-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
-- Date        : Sat Dec  9 05:07:19 2023
-- Host        : DESKTOP-4F755MS running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ block_design_hdmi_text_controller_0_0_sim_netlist.vhdl
-- Design      : block_design_hdmi_text_controller_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7s50csga324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz is
  port (
    clk_out1 : out STD_LOGIC;
    clk_out2 : out STD_LOGIC;
    clk_out3 : out STD_LOGIC;
    reset : in STD_LOGIC;
    locked : out STD_LOGIC;
    clk_in1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz is
  signal clk_in1_clk_wiz_0 : STD_LOGIC;
  signal clk_out1_clk_wiz_0 : STD_LOGIC;
  signal clk_out2_clk_wiz_0 : STD_LOGIC;
  signal clk_out3_clk_wiz_0 : STD_LOGIC;
  signal clkfbout_buf_clk_wiz_0 : STD_LOGIC;
  signal clkfbout_clk_wiz_0 : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_DRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_PSDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_DO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of clkf_buf : label is "PRIMITIVE";
  attribute BOX_TYPE of clkin1_ibufg : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of clkin1_ibufg : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of clkin1_ibufg : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of clkin1_ibufg : label is "AUTO";
  attribute BOX_TYPE of clkout1_buf : label is "PRIMITIVE";
  attribute BOX_TYPE of clkout2_buf : label is "PRIMITIVE";
  attribute BOX_TYPE of clkout3_buf : label is "PRIMITIVE";
  attribute BOX_TYPE of mmcm_adv_inst : label is "PRIMITIVE";
begin
clkf_buf: unisim.vcomponents.BUFG
     port map (
      I => clkfbout_clk_wiz_0,
      O => clkfbout_buf_clk_wiz_0
    );
clkin1_ibufg: unisim.vcomponents.IBUF
    generic map(
      CCIO_EN => "TRUE",
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => clk_in1,
      O => clk_in1_clk_wiz_0
    );
clkout1_buf: unisim.vcomponents.BUFG
     port map (
      I => clk_out1_clk_wiz_0,
      O => clk_out1
    );
clkout2_buf: unisim.vcomponents.BUFG
     port map (
      I => clk_out2_clk_wiz_0,
      O => clk_out2
    );
clkout3_buf: unisim.vcomponents.BUFG
     port map (
      I => clk_out3_clk_wiz_0,
      O => clk_out3
    );
mmcm_adv_inst: unisim.vcomponents.MMCME2_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_MULT_F => 10.000000,
      CLKFBOUT_PHASE => 0.000000,
      CLKFBOUT_USE_FINE_PS => false,
      CLKIN1_PERIOD => 10.000000,
      CLKIN2_PERIOD => 0.000000,
      CLKOUT0_DIVIDE_F => 40.000000,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT0_USE_FINE_PS => false,
      CLKOUT1_DIVIDE => 8,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT1_USE_FINE_PS => false,
      CLKOUT2_DIVIDE => 10,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT2_USE_FINE_PS => false,
      CLKOUT3_DIVIDE => 1,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT3_USE_FINE_PS => false,
      CLKOUT4_CASCADE => false,
      CLKOUT4_DIVIDE => 1,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT4_USE_FINE_PS => false,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      CLKOUT5_USE_FINE_PS => false,
      CLKOUT6_DIVIDE => 1,
      CLKOUT6_DUTY_CYCLE => 0.500000,
      CLKOUT6_PHASE => 0.000000,
      CLKOUT6_USE_FINE_PS => false,
      COMPENSATION => "ZHOLD",
      DIVCLK_DIVIDE => 1,
      IS_CLKINSEL_INVERTED => '0',
      IS_PSEN_INVERTED => '0',
      IS_PSINCDEC_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REF_JITTER1 => 0.010000,
      REF_JITTER2 => 0.010000,
      SS_EN => "FALSE",
      SS_MODE => "CENTER_HIGH",
      SS_MOD_PERIOD => 10000,
      STARTUP_WAIT => false
    )
        port map (
      CLKFBIN => clkfbout_buf_clk_wiz_0,
      CLKFBOUT => clkfbout_clk_wiz_0,
      CLKFBOUTB => NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED,
      CLKFBSTOPPED => NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED,
      CLKIN1 => clk_in1_clk_wiz_0,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKINSTOPPED => NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED,
      CLKOUT0 => clk_out1_clk_wiz_0,
      CLKOUT0B => NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED,
      CLKOUT1 => clk_out2_clk_wiz_0,
      CLKOUT1B => NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED,
      CLKOUT2 => clk_out3_clk_wiz_0,
      CLKOUT2B => NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED,
      CLKOUT3 => NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED,
      CLKOUT3B => NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED,
      CLKOUT4 => NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED,
      CLKOUT5 => NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED,
      CLKOUT6 => NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED,
      DADDR(6 downto 0) => B"0000000",
      DCLK => '0',
      DEN => '0',
      DI(15 downto 0) => B"0000000000000000",
      DO(15 downto 0) => NLW_mmcm_adv_inst_DO_UNCONNECTED(15 downto 0),
      DRDY => NLW_mmcm_adv_inst_DRDY_UNCONNECTED,
      DWE => '0',
      LOCKED => locked,
      PSCLK => '0',
      PSDONE => NLW_mmcm_adv_inst_PSDONE_UNCONNECTED,
      PSEN => '0',
      PSINCDEC => '0',
      PWRDWN => '0',
      RST => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode is
  port (
    vde_reg : out STD_LOGIC;
    ade_reg : out STD_LOGIC;
    ade_reg_qq : out STD_LOGIC;
    ade_reg_qq_reg_0 : out STD_LOGIC;
    ade_reg_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    c0_reg_reg_0 : out STD_LOGIC;
    vde_reg_reg_0 : out STD_LOGIC;
    c0_reg_reg_1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    pix_clk : in STD_LOGIC;
    data_o : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \dout_reg[9]_0\ : in STD_LOGIC;
    \dout_reg[9]_1\ : in STD_LOGIC;
    \dout_reg[8]_0\ : in STD_LOGIC;
    c0_reg : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode is
  signal ade_q : STD_LOGIC;
  signal \^ade_reg\ : STD_LOGIC;
  signal ade_reg_q : STD_LOGIC;
  signal \^ade_reg_qq\ : STD_LOGIC;
  signal \^ade_reg_qq_reg_0\ : STD_LOGIC;
  signal \^ade_reg_reg_0\ : STD_LOGIC;
  signal adin_q : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \adin_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal c0_q : STD_LOGIC;
  signal c0_reg_0 : STD_LOGIC;
  signal \^c0_reg_reg_0\ : STD_LOGIC;
  signal c1_q : STD_LOGIC;
  signal c1_reg : STD_LOGIC;
  signal cnt : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_5_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_6_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_7__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_8_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_10_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_11_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_12_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_13_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_14__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_15_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_16_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_6_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_7_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_8_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_9_n_0\ : STD_LOGIC;
  signal \dout[0]_i_1_n_0\ : STD_LOGIC;
  signal \dout[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[0]_i_3_n_0\ : STD_LOGIC;
  signal \dout[0]_i_4_n_0\ : STD_LOGIC;
  signal \dout[1]_i_1_n_0\ : STD_LOGIC;
  signal \dout[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[1]_i_3_n_0\ : STD_LOGIC;
  signal \dout[2]_i_1_n_0\ : STD_LOGIC;
  signal \dout[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[3]_i_1_n_0\ : STD_LOGIC;
  signal \dout[3]_i_2_n_0\ : STD_LOGIC;
  signal \dout[3]_i_3_n_0\ : STD_LOGIC;
  signal \dout[4]_i_1_n_0\ : STD_LOGIC;
  signal \dout[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[4]_i_3_n_0\ : STD_LOGIC;
  signal \dout[4]_i_4_n_0\ : STD_LOGIC;
  signal \dout[5]_i_1_n_0\ : STD_LOGIC;
  signal \dout[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout[6]_i_1_n_0\ : STD_LOGIC;
  signal \dout[6]_i_2_n_0\ : STD_LOGIC;
  signal \dout[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout[6]_i_4_n_0\ : STD_LOGIC;
  signal \dout[7]_i_1_n_0\ : STD_LOGIC;
  signal \dout[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[9]_i_1_n_0\ : STD_LOGIC;
  signal \dout[9]_i_2_n_0\ : STD_LOGIC;
  signal \dout[9]_i_3_n_0\ : STD_LOGIC;
  signal \dout[9]_i_4_n_0\ : STD_LOGIC;
  signal n0q_m : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal n0q_m0 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \n0q_m[3]_i_2_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_3_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_4_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_5_n_0\ : STD_LOGIC;
  signal n1d : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal n1d0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n1d[0]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[1]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[2]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_3_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_4_n_0\ : STD_LOGIC;
  signal n1q_m : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal n1q_m0 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \n1q_m[2]_i_1_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_2_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_3_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_2_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_3_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_4_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal p_0_in_1 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal q_m_1 : STD_LOGIC;
  signal q_m_2 : STD_LOGIC;
  signal q_m_3 : STD_LOGIC;
  signal q_m_4 : STD_LOGIC;
  signal q_m_6 : STD_LOGIC;
  signal q_m_7 : STD_LOGIC;
  signal \q_m_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \q_m_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal vde_q : STD_LOGIC;
  signal \^vde_reg\ : STD_LOGIC;
  signal \vdin_q_reg_n_0_[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt[1]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \cnt[2]_i_3__1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \cnt[3]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \cnt[3]_i_4\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \cnt[3]_i_5\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \cnt[3]_i_7__1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \cnt[3]_i_8\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \cnt[4]_i_11\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \cnt[4]_i_13\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \cnt[4]_i_14__1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \cnt[4]_i_16\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \cnt[4]_i_7\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \cnt[4]_i_8\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \dout[0]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \dout[0]_i_4\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \dout[3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \dout[4]_i_4\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \dout[6]_i_3__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \dout[6]_i_4\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \dout[7]_i_3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \dout[8]_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \dout[9]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \dout[9]_i_4\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \dout[9]_i_4__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \n0q_m[3]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \n0q_m[3]_i_4\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \n1d[0]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \n1d[3]_i_3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \n1q_m[1]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \n1q_m[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \n1q_m[2]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \n1q_m[3]_i_4\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \q_m_reg[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \q_m_reg[4]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \q_m_reg[8]_i_1\ : label is "soft_lutpair2";
begin
  ade_reg <= \^ade_reg\;
  ade_reg_qq <= \^ade_reg_qq\;
  ade_reg_qq_reg_0 <= \^ade_reg_qq_reg_0\;
  ade_reg_reg_0 <= \^ade_reg_reg_0\;
  c0_reg_reg_0 <= \^c0_reg_reg_0\;
  vde_reg <= \^vde_reg\;
ade_q_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(0),
      Q => ade_q,
      R => '0'
    );
ade_reg_q_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \^ade_reg\,
      Q => ade_reg_q,
      R => '0'
    );
ade_reg_qq_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => ade_reg_q,
      Q => \^ade_reg_qq\,
      R => '0'
    );
ade_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => ade_q,
      Q => \^ade_reg\,
      R => '0'
    );
\adin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(4),
      Q => adin_q(2),
      R => '0'
    );
\adin_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(5),
      Q => adin_q(3),
      R => '0'
    );
\adin_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => adin_q(2),
      Q => p_1_in,
      R => '0'
    );
\adin_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => adin_q(3),
      Q => \adin_reg_reg_n_0_[3]\,
      R => '0'
    );
c0_q_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(3),
      Q => c0_q,
      R => '0'
    );
c0_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => c0_q,
      Q => c0_reg_0,
      R => '0'
    );
c1_q_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(2),
      Q => c1_q,
      R => '0'
    );
c1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => c1_q,
      Q => c1_reg,
      R => '0'
    );
\cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A8228A0A08228"
    )
        port map (
      I0 => \^vde_reg\,
      I1 => \cnt[4]_i_3_n_0\,
      I2 => cnt(1),
      I3 => \cnt[1]_i_2_n_0\,
      I4 => \cnt[4]_i_5_n_0\,
      I5 => \cnt[1]_i_3_n_0\,
      O => \cnt[1]_i_1_n_0\
    );
\cnt[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => n0q_m(1),
      I1 => p_0_in,
      I2 => n1q_m(1),
      O => \cnt[1]_i_2_n_0\
    );
\cnt[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => n1q_m(1),
      I1 => n0q_m(1),
      O => \cnt[1]_i_3_n_0\
    );
\cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \^vde_reg\,
      I1 => \cnt[2]_i_2_n_0\,
      I2 => \cnt[4]_i_5_n_0\,
      I3 => \cnt[2]_i_3__1_n_0\,
      O => \cnt[2]_i_1_n_0\
    );
\cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C9CC9C6636C39C9"
    )
        port map (
      I0 => \cnt[4]_i_3_n_0\,
      I1 => \cnt[3]_i_8_n_0\,
      I2 => cnt(1),
      I3 => n0q_m(1),
      I4 => p_0_in,
      I5 => n1q_m(1),
      O => \cnt[2]_i_2_n_0\
    );
\cnt[2]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6996AA"
    )
        port map (
      I0 => \cnt[3]_i_8_n_0\,
      I1 => cnt(1),
      I2 => p_0_in,
      I3 => n0q_m(1),
      I4 => n1q_m(1),
      O => \cnt[2]_i_3__1_n_0\
    );
\cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2A202A20202A2"
    )
        port map (
      I0 => \^vde_reg\,
      I1 => \cnt[3]_i_2_n_0\,
      I2 => \cnt[4]_i_5_n_0\,
      I3 => \cnt[3]_i_3_n_0\,
      I4 => \cnt[3]_i_4_n_0\,
      I5 => \cnt[3]_i_5_n_0\,
      O => \cnt[3]_i_1_n_0\
    );
\cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60606F606F6F60"
    )
        port map (
      I0 => \cnt[4]_i_13_n_0\,
      I1 => \cnt[3]_i_6_n_0\,
      I2 => \cnt[4]_i_3_n_0\,
      I3 => \cnt[4]_i_7_n_0\,
      I4 => \cnt[3]_i_7__1_n_0\,
      I5 => \cnt[4]_i_8_n_0\,
      O => \cnt[3]_i_2_n_0\
    );
\cnt[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => cnt(3),
      I1 => n0q_m(3),
      I2 => n1q_m(3),
      O => \cnt[3]_i_3_n_0\
    );
\cnt[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B28E"
    )
        port map (
      I0 => cnt(2),
      I1 => n0q_m(2),
      I2 => n1q_m(2),
      I3 => p_0_in,
      O => \cnt[3]_i_4_n_0\
    );
\cnt[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBF0820"
    )
        port map (
      I0 => cnt(1),
      I1 => p_0_in,
      I2 => n0q_m(1),
      I3 => n1q_m(1),
      I4 => \cnt[3]_i_8_n_0\,
      O => \cnt[3]_i_5_n_0\
    );
\cnt[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696996966996"
    )
        port map (
      I0 => n1q_m(3),
      I1 => n0q_m(3),
      I2 => cnt(3),
      I3 => cnt(2),
      I4 => n1q_m(2),
      I5 => n0q_m(2),
      O => \cnt[3]_i_6_n_0\
    );
\cnt[3]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => n1q_m(3),
      I1 => n0q_m(3),
      I2 => cnt(3),
      I3 => n1q_m(2),
      I4 => n0q_m(2),
      O => \cnt[3]_i_7__1_n_0\
    );
\cnt[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => cnt(2),
      I1 => n0q_m(2),
      I2 => n1q_m(2),
      O => \cnt[3]_i_8_n_0\
    );
\cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => \^vde_reg\,
      I1 => \cnt[4]_i_2_n_0\,
      I2 => \cnt[4]_i_3_n_0\,
      I3 => \cnt[4]_i_4_n_0\,
      I4 => \cnt[4]_i_5_n_0\,
      I5 => \cnt[4]_i_6_n_0\,
      O => \cnt[4]_i_1_n_0\
    );
\cnt[4]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => n1q_m(3),
      I1 => n0q_m(3),
      O => \cnt[4]_i_10_n_0\
    );
\cnt[4]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => n1q_m(3),
      I1 => n0q_m(3),
      I2 => n1q_m(2),
      I3 => n0q_m(2),
      O => \cnt[4]_i_11_n_0\
    );
\cnt[4]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => n1q_m(2),
      I1 => n0q_m(2),
      O => \cnt[4]_i_12_n_0\
    );
\cnt[4]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF8E08"
    )
        port map (
      I0 => cnt(1),
      I1 => p_0_in,
      I2 => n1q_m(1),
      I3 => n0q_m(1),
      I4 => \cnt[3]_i_8_n_0\,
      O => \cnt[4]_i_13_n_0\
    );
\cnt[4]_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => n0q_m(2),
      I1 => n1q_m(2),
      I2 => cnt(2),
      O => \cnt[4]_i_14__1_n_0\
    );
\cnt[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => n0q_m(2),
      I1 => n1q_m(2),
      I2 => n1q_m(1),
      I3 => n0q_m(1),
      I4 => n1q_m(3),
      I5 => n0q_m(3),
      O => \cnt[4]_i_15_n_0\
    );
\cnt[4]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5965A96A"
    )
        port map (
      I0 => cnt(4),
      I1 => p_0_in,
      I2 => n1q_m(3),
      I3 => n0q_m(3),
      I4 => cnt(3),
      O => \cnt[4]_i_16_n_0\
    );
\cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288EBEE7D771411"
    )
        port map (
      I0 => \cnt[4]_i_7_n_0\,
      I1 => \cnt[3]_i_3_n_0\,
      I2 => n1q_m(2),
      I3 => n0q_m(2),
      I4 => \cnt[4]_i_8_n_0\,
      I5 => \cnt[4]_i_9_n_0\,
      O => \cnt[4]_i_2_n_0\
    );
\cnt[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6565656564666564"
    )
        port map (
      I0 => cnt(4),
      I1 => \cnt[4]_i_10_n_0\,
      I2 => \cnt[4]_i_11_n_0\,
      I3 => n1q_m(1),
      I4 => n0q_m(1),
      I5 => \cnt[4]_i_12_n_0\,
      O => \cnt[4]_i_3_n_0\
    );
\cnt[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A595965596565A6"
    )
        port map (
      I0 => cnt(4),
      I1 => \cnt[4]_i_13_n_0\,
      I2 => n1q_m(3),
      I3 => n0q_m(3),
      I4 => cnt(3),
      I5 => \cnt[4]_i_14__1_n_0\,
      O => \cnt[4]_i_4_n_0\
    );
\cnt[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \cnt[4]_i_15_n_0\,
      I1 => cnt(2),
      I2 => cnt(4),
      I3 => cnt(1),
      I4 => cnt(3),
      O => \cnt[4]_i_5_n_0\
    );
\cnt[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555596699669AAAA"
    )
        port map (
      I0 => \cnt[4]_i_16_n_0\,
      I1 => n1q_m(3),
      I2 => n0q_m(3),
      I3 => cnt(3),
      I4 => \cnt[3]_i_5_n_0\,
      I5 => \cnt[3]_i_4_n_0\,
      O => \cnt[4]_i_6_n_0\
    );
\cnt[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"52157A57"
    )
        port map (
      I0 => \cnt[3]_i_8_n_0\,
      I1 => n1q_m(1),
      I2 => p_0_in,
      I3 => n0q_m(1),
      I4 => cnt(1),
      O => \cnt[4]_i_7_n_0\
    );
\cnt[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6F660F6"
    )
        port map (
      I0 => n0q_m(2),
      I1 => n1q_m(2),
      I2 => cnt(2),
      I3 => n0q_m(1),
      I4 => p_0_in,
      O => \cnt[4]_i_8_n_0\
    );
\cnt[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7510EF758AEF108A"
    )
        port map (
      I0 => cnt(3),
      I1 => n1q_m(2),
      I2 => n0q_m(2),
      I3 => n0q_m(3),
      I4 => n1q_m(3),
      I5 => cnt(4),
      O => \cnt[4]_i_9_n_0\
    );
\cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[1]_i_1_n_0\,
      Q => cnt(1)
    );
\cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[2]_i_1_n_0\,
      Q => cnt(2)
    );
\cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[3]_i_1_n_0\,
      Q => cnt(3)
    );
\cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[4]_i_1_n_0\,
      Q => cnt(4)
    );
\dout[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBAA"
    )
        port map (
      I0 => \dout[0]_i_2__0_n_0\,
      I1 => \dout[9]_i_2_n_0\,
      I2 => \q_m_reg_reg_n_0_[0]\,
      I3 => \^vde_reg\,
      O => \dout[0]_i_1_n_0\
    );
\dout[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA000220AA008AA8"
    )
        port map (
      I0 => \dout[4]_i_4_n_0\,
      I1 => c1_reg,
      I2 => \dout[0]_i_3_n_0\,
      I3 => c0_reg_0,
      I4 => \^ade_reg_reg_0\,
      I5 => \dout[0]_i_4_n_0\,
      O => \dout[0]_i_2__0_n_0\
    );
\dout[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F10000"
    )
        port map (
      I0 => data_o(0),
      I1 => \^ade_reg_qq\,
      I2 => \^ade_reg\,
      I3 => \adin_reg_reg_n_0_[3]\,
      I4 => p_1_in,
      O => \dout[0]_i_3_n_0\
    );
\dout[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5501FF03"
    )
        port map (
      I0 => p_1_in,
      I1 => data_o(0),
      I2 => \^ade_reg_qq\,
      I3 => \^ade_reg\,
      I4 => \adin_reg_reg_n_0_[3]\,
      O => \dout[0]_i_4_n_0\
    );
\dout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87B4FFFF87B40000"
    )
        port map (
      I0 => p_0_in,
      I1 => \cnt[4]_i_5_n_0\,
      I2 => \q_m_reg_reg_n_0_[1]\,
      I3 => \cnt[4]_i_3_n_0\,
      I4 => \^vde_reg\,
      I5 => \dout[1]_i_2__0_n_0\,
      O => \dout[1]_i_1_n_0\
    );
\dout[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFE"
    )
        port map (
      I0 => \^ade_reg_qq\,
      I1 => data_o(0),
      I2 => \^ade_reg\,
      I3 => c0_reg_0,
      I4 => data_o(1),
      I5 => \dout[1]_i_3_n_0\,
      O => \dout[1]_i_2__0_n_0\
    );
\dout[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"623362001F001FFF"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => c1_reg,
      I2 => p_1_in,
      I3 => \^ade_reg\,
      I4 => \^ade_reg_qq_reg_0\,
      I5 => c0_reg_0,
      O => \dout[1]_i_3_n_0\
    );
\dout[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[2]\,
      I1 => \dout[9]_i_2_n_0\,
      I2 => \^vde_reg\,
      I3 => \dout[2]_i_2__1_n_0\,
      O => \dout[2]_i_1_n_0\
    );
\dout[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0064FFEB"
    )
        port map (
      I0 => \dout[6]_i_4_n_0\,
      I1 => \dout[6]_i_3__0_n_0\,
      I2 => c1_reg,
      I3 => \^ade_reg_reg_0\,
      I4 => c0_reg_0,
      I5 => data_o(1),
      O => \dout[2]_i_2__1_n_0\
    );
\dout[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[3]\,
      I1 => \dout[9]_i_2_n_0\,
      I2 => \^vde_reg\,
      I3 => \dout[3]_i_2_n_0\,
      O => \dout[3]_i_1_n_0\
    );
\dout[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100070"
    )
        port map (
      I0 => c1_reg,
      I1 => \dout[6]_i_3__0_n_0\,
      I2 => \^ade_reg\,
      I3 => p_1_in,
      I4 => c0_reg_0,
      I5 => \dout[3]_i_3_n_0\,
      O => \dout[3]_i_2_n_0\
    );
\dout[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBABFBAAFAAAFAAB"
    )
        port map (
      I0 => data_o(1),
      I1 => \dout[6]_i_4_n_0\,
      I2 => \^ade_reg_reg_0\,
      I3 => c0_reg_0,
      I4 => c1_reg,
      I5 => \dout[6]_i_3__0_n_0\,
      O => \dout[3]_i_3_n_0\
    );
\dout[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F44F4444"
    )
        port map (
      I0 => \dout[4]_i_2__0_n_0\,
      I1 => \dout[4]_i_3_n_0\,
      I2 => \q_m_reg_reg_n_0_[4]\,
      I3 => \dout[9]_i_2_n_0\,
      I4 => \^vde_reg\,
      O => \dout[4]_i_1_n_0\
    );
\dout[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFBFFFB33333333"
    )
        port map (
      I0 => \^ade_reg_reg_0\,
      I1 => \dout[4]_i_4_n_0\,
      I2 => c1_reg,
      I3 => \dout[6]_i_3__0_n_0\,
      I4 => p_1_in,
      I5 => c0_reg_0,
      O => \dout[4]_i_2__0_n_0\
    );
\dout[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF190019FF"
    )
        port map (
      I0 => c1_reg,
      I1 => \adin_reg_reg_n_0_[3]\,
      I2 => p_1_in,
      I3 => \^ade_reg\,
      I4 => \^ade_reg_qq_reg_0\,
      I5 => c0_reg_0,
      O => \dout[4]_i_3_n_0\
    );
\dout[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vde_reg\,
      I1 => data_o(1),
      O => \dout[4]_i_4_n_0\
    );
\dout[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F44F4444"
    )
        port map (
      I0 => \dout[5]_i_2__0_n_0\,
      I1 => \dout[5]_i_3__0_n_0\,
      I2 => \q_m_reg_reg_n_0_[5]\,
      I3 => \dout[9]_i_2_n_0\,
      I4 => \^vde_reg\,
      O => \dout[5]_i_1_n_0\
    );
\dout[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A85955A4F9085555"
    )
        port map (
      I0 => c0_reg_0,
      I1 => \^ade_reg_qq_reg_0\,
      I2 => \^ade_reg\,
      I3 => \adin_reg_reg_n_0_[3]\,
      I4 => c1_reg,
      I5 => p_1_in,
      O => \dout[5]_i_2__0_n_0\
    );
\dout[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFEFEFEFEE"
    )
        port map (
      I0 => \^vde_reg\,
      I1 => data_o(1),
      I2 => \^ade_reg\,
      I3 => data_o(0),
      I4 => \^ade_reg_qq\,
      I5 => c0_reg,
      O => vde_reg_reg_0
    );
\dout[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111111110"
    )
        port map (
      I0 => data_o(1),
      I1 => \^vde_reg\,
      I2 => c0_reg_0,
      I3 => \^ade_reg\,
      I4 => data_o(0),
      I5 => \^ade_reg_qq\,
      O => \dout[5]_i_3__0_n_0\
    );
\dout[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[6]\,
      I1 => \dout[9]_i_2_n_0\,
      I2 => \^vde_reg\,
      I3 => \dout[6]_i_2_n_0\,
      O => \dout[6]_i_1_n_0\
    );
\dout[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBEBABFBEBBBBBE"
    )
        port map (
      I0 => data_o(1),
      I1 => c0_reg_0,
      I2 => \^ade_reg_reg_0\,
      I3 => \dout[6]_i_3__0_n_0\,
      I4 => \dout[6]_i_4_n_0\,
      I5 => c1_reg,
      O => \dout[6]_i_2_n_0\
    );
\dout[6]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4445"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => \^ade_reg\,
      I2 => \^ade_reg_qq\,
      I3 => data_o(0),
      O => \dout[6]_i_3__0_n_0\
    );
\dout[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4445"
    )
        port map (
      I0 => p_1_in,
      I1 => \^ade_reg\,
      I2 => \^ade_reg_qq\,
      I3 => data_o(0),
      O => \dout[6]_i_4_n_0\
    );
\dout[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F9F9F90"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[7]\,
      I1 => \dout[9]_i_2_n_0\,
      I2 => \^vde_reg\,
      I3 => \dout[7]_i_2__1_n_0\,
      I4 => \dout[7]_i_3__0_n_0\,
      O => \dout[7]_i_1_n_0\
    );
\dout[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808A80854A4F4F4"
    )
        port map (
      I0 => c1_reg,
      I1 => \^ade_reg_qq_reg_0\,
      I2 => \^ade_reg\,
      I3 => \adin_reg_reg_n_0_[3]\,
      I4 => p_1_in,
      I5 => c0_reg_0,
      O => \dout[7]_i_2__1_n_0\
    );
\dout[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => c0_reg,
      I1 => \^ade_reg_qq\,
      I2 => data_o(0),
      I3 => \^ade_reg\,
      O => c0_reg_reg_1
    );
\dout[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8F888888"
    )
        port map (
      I0 => c0_reg_0,
      I1 => \^ade_reg_reg_0\,
      I2 => p_1_in,
      I3 => c1_reg,
      I4 => \^ade_reg\,
      I5 => data_o(1),
      O => \dout[7]_i_3__0_n_0\
    );
\dout[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AE00AEAE"
    )
        port map (
      I0 => \^c0_reg_reg_0\,
      I1 => \^ade_reg\,
      I2 => \dout_reg[9]_1\,
      I3 => \dout_reg[8]_0\,
      I4 => \^vde_reg\,
      O => D(0)
    );
\dout[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA03AA03AA03"
    )
        port map (
      I0 => p_0_in,
      I1 => \dout[8]_i_2__0_n_0\,
      I2 => data_o(1),
      I3 => \^vde_reg\,
      I4 => c0_reg_0,
      I5 => \^ade_reg_reg_0\,
      O => \dout[8]_i_1__1_n_0\
    );
\dout[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFCFCFFFFFFFD"
    )
        port map (
      I0 => c0_reg,
      I1 => \^vde_reg\,
      I2 => data_o(1),
      I3 => data_o(0),
      I4 => \^ade_reg_qq\,
      I5 => \^ade_reg\,
      O => \^c0_reg_reg_0\
    );
\dout[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E200E2EE2E0CEE"
    )
        port map (
      I0 => \^ade_reg_qq_reg_0\,
      I1 => \^ade_reg\,
      I2 => \adin_reg_reg_n_0_[3]\,
      I3 => c1_reg,
      I4 => c0_reg_0,
      I5 => p_1_in,
      O => \dout[8]_i_2__0_n_0\
    );
\dout[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^ade_reg\,
      I1 => data_o(0),
      I2 => \^ade_reg_qq\,
      O => \^ade_reg_reg_0\
    );
\dout[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7477"
    )
        port map (
      I0 => \dout[9]_i_2_n_0\,
      I1 => \^vde_reg\,
      I2 => data_o(1),
      I3 => \dout[9]_i_3_n_0\,
      O => \dout[9]_i_1_n_0\
    );
\dout[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555500005555FFC0"
    )
        port map (
      I0 => \dout_reg[9]_0\,
      I1 => \dout_reg[9]_1\,
      I2 => \^ade_reg\,
      I3 => \dout[9]_i_4_n_0\,
      I4 => \^vde_reg\,
      I5 => data_o(1),
      O => D(1)
    );
\dout[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => p_0_in,
      I1 => \cnt[4]_i_5_n_0\,
      I2 => \cnt[4]_i_3_n_0\,
      O => \dout[9]_i_2_n_0\
    );
\dout[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01F00DF0CDFC0130"
    )
        port map (
      I0 => \^ade_reg_qq_reg_0\,
      I1 => \^ade_reg\,
      I2 => c1_reg,
      I3 => c0_reg_0,
      I4 => p_1_in,
      I5 => \adin_reg_reg_n_0_[3]\,
      O => \dout[9]_i_3_n_0\
    );
\dout[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^ade_reg_qq\,
      I1 => data_o(0),
      I2 => \^ade_reg\,
      I3 => c0_reg,
      O => \dout[9]_i_4_n_0\
    );
\dout[9]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ade_reg_qq\,
      I1 => data_o(0),
      O => \^ade_reg_qq_reg_0\
    );
\dout_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[0]_i_1_n_0\,
      Q => Q(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[1]_i_1_n_0\,
      Q => Q(1)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[2]_i_1_n_0\,
      Q => Q(2)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[3]_i_1_n_0\,
      Q => Q(3)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[4]_i_1_n_0\,
      Q => Q(4)
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[5]_i_1_n_0\,
      Q => Q(5)
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[6]_i_1_n_0\,
      Q => Q(6)
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[7]_i_1_n_0\,
      Q => Q(7)
    );
\dout_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[8]_i_1__1_n_0\,
      Q => Q(8)
    );
\dout_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[9]_i_1_n_0\,
      Q => Q(9)
    );
\n0q_m[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996699996669996"
    )
        port map (
      I0 => \n1q_m[2]_i_2_n_0\,
      I1 => \n1q_m[2]_i_3_n_0\,
      I2 => \n0q_m[3]_i_3_n_0\,
      I3 => \n0q_m[3]_i_2_n_0\,
      I4 => \vdin_q_reg_n_0_[0]\,
      I5 => \n0q_m[3]_i_4_n_0\,
      O => n0q_m0(1)
    );
\n0q_m[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FBB2FBB2DFFF"
    )
        port map (
      I0 => \n0q_m[3]_i_4_n_0\,
      I1 => \vdin_q_reg_n_0_[0]\,
      I2 => \n0q_m[3]_i_2_n_0\,
      I3 => \n0q_m[3]_i_3_n_0\,
      I4 => \n1q_m[2]_i_3_n_0\,
      I5 => \n1q_m[2]_i_2_n_0\,
      O => n0q_m0(2)
    );
\n0q_m[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \n1q_m[2]_i_3_n_0\,
      I1 => \n1q_m[2]_i_2_n_0\,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => \n0q_m[3]_i_2_n_0\,
      I4 => \n0q_m[3]_i_3_n_0\,
      I5 => \n0q_m[3]_i_4_n_0\,
      O => n0q_m0(3)
    );
\n0q_m[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in2_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      I5 => \n0q_m[3]_i_5_n_0\,
      O => \n0q_m[3]_i_2_n_0\
    );
\n0q_m[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \q_m_reg[7]_i_3_n_0\,
      I2 => p_0_in1_in,
      I3 => \q_m_reg[7]_i_2_n_0\,
      I4 => p_0_in_1,
      O => \n0q_m[3]_i_3_n_0\
    );
\n0q_m[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in5_in,
      I2 => p_0_in3_in,
      O => \n0q_m[3]_i_4_n_0\
    );
\n0q_m[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555566666A66"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => n1d(2),
      I2 => n1d(0),
      I3 => \vdin_q_reg_n_0_[0]\,
      I4 => n1d(1),
      I5 => n1d(3),
      O => \n0q_m[3]_i_5_n_0\
    );
\n0q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n0q_m0(1),
      Q => n0q_m(1),
      R => '0'
    );
\n0q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n0q_m0(2),
      Q => n0q_m(2),
      R => '0'
    );
\n0q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n0q_m0(3),
      Q => n0q_m(3),
      R => '0'
    );
\n1d[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => data_o(6),
      I1 => data_o(13),
      I2 => \n1d[0]_i_2_n_0\,
      I3 => data_o(8),
      I4 => data_o(7),
      I5 => data_o(9),
      O => n1d0(0)
    );
\n1d[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data_o(12),
      I1 => data_o(10),
      I2 => data_o(11),
      O => \n1d[0]_i_2_n_0\
    );
\n1d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[1]_i_2_n_0\,
      I2 => \n1d[3]_i_3_n_0\,
      O => n1d0(1)
    );
\n1d[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => data_o(9),
      I1 => data_o(8),
      I2 => data_o(7),
      I3 => data_o(12),
      I4 => data_o(11),
      I5 => data_o(10),
      O => \n1d[1]_i_2_n_0\
    );
\n1d[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E7E7EE87EE8E8E8"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[3]_i_3_n_0\,
      I2 => \n1d[2]_i_2_n_0\,
      I3 => data_o(10),
      I4 => data_o(11),
      I5 => data_o(12),
      O => n1d0(2)
    );
\n1d[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_o(7),
      I1 => data_o(8),
      I2 => data_o(9),
      O => \n1d[2]_i_2_n_0\
    );
\n1d[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880800000000000"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[3]_i_3_n_0\,
      I2 => data_o(9),
      I3 => data_o(8),
      I4 => data_o(7),
      I5 => \n1d[3]_i_4_n_0\,
      O => n1d0(3)
    );
\n1d[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
        port map (
      I0 => data_o(8),
      I1 => data_o(7),
      I2 => data_o(9),
      I3 => data_o(6),
      I4 => data_o(13),
      I5 => \n1d[0]_i_2_n_0\,
      O => \n1d[3]_i_2_n_0\
    );
\n1d[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => data_o(13),
      I1 => data_o(6),
      I2 => data_o(11),
      I3 => data_o(10),
      I4 => data_o(12),
      O => \n1d[3]_i_3_n_0\
    );
\n1d[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_o(10),
      I1 => data_o(11),
      I2 => data_o(12),
      O => \n1d[3]_i_4_n_0\
    );
\n1d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n1d0(0),
      Q => n1d(0),
      R => '0'
    );
\n1d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n1d0(1),
      Q => n1d(1),
      R => '0'
    );
\n1d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n1d0(2),
      Q => n1d(2),
      R => '0'
    );
\n1d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n1d0(3),
      Q => n1d(3),
      R => '0'
    );
\n1q_m[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \n1q_m[2]_i_3_n_0\,
      I1 => \n1q_m[2]_i_2_n_0\,
      I2 => \n1q_m[3]_i_3_n_0\,
      I3 => \n1q_m[3]_i_4_n_0\,
      O => n1q_m0(1)
    );
\n1q_m[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \n1q_m[3]_i_4_n_0\,
      I1 => \n1q_m[2]_i_2_n_0\,
      I2 => \n1q_m[2]_i_3_n_0\,
      I3 => \n1q_m[3]_i_3_n_0\,
      O => \n1q_m[2]_i_1_n_0\
    );
\n1q_m[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E1EE178878778"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \q_m_reg[7]_i_2_n_0\,
      I2 => q_m_2,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      I5 => p_0_in1_in,
      O => \n1q_m[2]_i_2_n_0\
    );
\n1q_m[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B42D4BD2"
    )
        port map (
      I0 => \q_m_reg[7]_i_2_n_0\,
      I1 => p_0_in3_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      O => \n1q_m[2]_i_3_n_0\
    );
\n1q_m[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \n1q_m[3]_i_2_n_0\,
      I1 => \n1q_m[3]_i_3_n_0\,
      I2 => \n1q_m[3]_i_4_n_0\,
      O => n1q_m0(3)
    );
\n1q_m[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228882222888228"
    )
        port map (
      I0 => \n1q_m[2]_i_2_n_0\,
      I1 => p_0_in5_in,
      I2 => p_0_in4_in,
      I3 => \vdin_q_reg_n_0_[0]\,
      I4 => p_0_in3_in,
      I5 => \q_m_reg[7]_i_2_n_0\,
      O => \n1q_m[3]_i_2_n_0\
    );
\n1q_m[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC3AAAAAAAA3CC3"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in0_in,
      I2 => \q_m_reg[7]_i_2_n_0\,
      I3 => \q_m_reg[7]_i_3_n_0\,
      I4 => p_0_in1_in,
      I5 => p_0_in_1,
      O => \n1q_m[3]_i_3_n_0\
    );
\n1q_m[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060690"
    )
        port map (
      I0 => p_0_in_1,
      I1 => p_0_in1_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in3_in,
      I4 => p_0_in5_in,
      O => \n1q_m[3]_i_4_n_0\
    );
\n1q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n1q_m0(1),
      Q => n1q_m(1),
      R => '0'
    );
\n1q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[2]_i_1_n_0\,
      Q => n1q_m(2),
      R => '0'
    );
\n1q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n1q_m0(3),
      Q => n1q_m(3),
      R => '0'
    );
\q_m_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA800570055FFAA"
    )
        port map (
      I0 => n1d(2),
      I1 => n1d(0),
      I2 => n1d(1),
      I3 => n1d(3),
      I4 => p_0_in5_in,
      I5 => \vdin_q_reg_n_0_[0]\,
      O => q_m_1
    );
\q_m_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in4_in,
      I2 => p_0_in5_in,
      O => q_m_2
    );
\q_m_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in4_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in3_in,
      I4 => \q_m_reg[7]_i_2_n_0\,
      O => q_m_3
    );
\q_m_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in2_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      O => q_m_4
    );
\q_m_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \q_m_reg[7]_i_2_n_0\,
      I1 => q_m_2,
      I2 => p_0_in2_in,
      I3 => p_0_in3_in,
      I4 => p_0_in1_in,
      O => \q_m_reg[5]_i_1_n_0\
    );
\q_m_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in3_in,
      I2 => p_0_in2_in,
      I3 => q_m_2,
      I4 => p_0_in0_in,
      O => q_m_6
    );
\q_m_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => p_0_in_1,
      I1 => \q_m_reg[7]_i_2_n_0\,
      I2 => p_0_in1_in,
      I3 => \q_m_reg[7]_i_3_n_0\,
      I4 => p_0_in0_in,
      O => q_m_7
    );
\q_m_reg[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => n1d(3),
      I1 => n1d(1),
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => n1d(0),
      I4 => n1d(2),
      O => \q_m_reg[7]_i_2_n_0\
    );
\q_m_reg[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in4_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      O => \q_m_reg[7]_i_3_n_0\
    );
\q_m_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005575"
    )
        port map (
      I0 => n1d(2),
      I1 => n1d(0),
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => n1d(1),
      I4 => n1d(3),
      O => \q_m_reg[8]_i_1_n_0\
    );
\q_m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \vdin_q_reg_n_0_[0]\,
      Q => \q_m_reg_reg_n_0_[0]\,
      R => '0'
    );
\q_m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_1,
      Q => \q_m_reg_reg_n_0_[1]\,
      R => '0'
    );
\q_m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_2,
      Q => \q_m_reg_reg_n_0_[2]\,
      R => '0'
    );
\q_m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_3,
      Q => \q_m_reg_reg_n_0_[3]\,
      R => '0'
    );
\q_m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_4,
      Q => \q_m_reg_reg_n_0_[4]\,
      R => '0'
    );
\q_m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[5]_i_1_n_0\,
      Q => \q_m_reg_reg_n_0_[5]\,
      R => '0'
    );
\q_m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_6,
      Q => \q_m_reg_reg_n_0_[6]\,
      R => '0'
    );
\q_m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_7,
      Q => \q_m_reg_reg_n_0_[7]\,
      R => '0'
    );
\q_m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[8]_i_1_n_0\,
      Q => p_0_in,
      R => '0'
    );
vde_q_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(1),
      Q => vde_q,
      R => '0'
    );
vde_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => vde_q,
      Q => \^vde_reg\,
      R => '0'
    );
\vdin_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(6),
      Q => \vdin_q_reg_n_0_[0]\,
      R => '0'
    );
\vdin_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(7),
      Q => p_0_in5_in,
      R => '0'
    );
\vdin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(8),
      Q => p_0_in4_in,
      R => '0'
    );
\vdin_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(9),
      Q => p_0_in3_in,
      R => '0'
    );
\vdin_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(10),
      Q => p_0_in2_in,
      R => '0'
    );
\vdin_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(11),
      Q => p_0_in1_in,
      R => '0'
    );
\vdin_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(12),
      Q => p_0_in0_in,
      R => '0'
    );
\vdin_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(13),
      Q => p_0_in_1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode__parameterized0\ is
  port (
    c0_reg : out STD_LOGIC;
    \q_m_reg_reg[8]_0\ : out STD_LOGIC;
    \q_m_reg_reg[8]_1\ : out STD_LOGIC;
    \adin_reg_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    data_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    pix_clk : in STD_LOGIC;
    vde_reg : in STD_LOGIC;
    data_o : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \dout_reg[4]_0\ : in STD_LOGIC;
    ade_reg : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    \dout_reg[3]_0\ : in STD_LOGIC;
    ade_reg_qq : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode__parameterized0\ : entity is "encode";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode__parameterized0\ is
  signal \adin_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \adin_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \adin_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \adin_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal c0_q_reg_srl2_n_0 : STD_LOGIC;
  signal \^c0_reg\ : STD_LOGIC;
  signal cnt : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_6__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_7_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_10__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_11__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_12__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_13__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_14_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_15__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_16__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_17_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_18__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_8__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_9__0_n_0\ : STD_LOGIC;
  signal \dout[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[0]_i_2_n_0\ : STD_LOGIC;
  signal \dout[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[1]_i_2_n_0\ : STD_LOGIC;
  signal \dout[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[2]_i_2_n_0\ : STD_LOGIC;
  signal \dout[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[4]_i_2_n_0\ : STD_LOGIC;
  signal \dout[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[5]_i_2_n_0\ : STD_LOGIC;
  signal \dout[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[6]_i_3_n_0\ : STD_LOGIC;
  signal \dout[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[7]_i_2_n_0\ : STD_LOGIC;
  signal \n0q_m[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \n0q_m[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \n0q_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \n0q_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \n0q_m_reg_n_0_[3]\ : STD_LOGIC;
  signal n1d : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n1d[0]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[0]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[1]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[1]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[2]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[2]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_3_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_4_n_0\ : STD_LOGIC;
  signal \n1q_m[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \n1q_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \n1q_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \n1q_m_reg_n_0_[3]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal q_m_1 : STD_LOGIC;
  signal q_m_2 : STD_LOGIC;
  signal q_m_3 : STD_LOGIC;
  signal q_m_4 : STD_LOGIC;
  signal q_m_6 : STD_LOGIC;
  signal \q_m_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \q_m_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \^q_m_reg_reg[8]_0\ : STD_LOGIC;
  signal \^q_m_reg_reg[8]_1\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \vdin_q_reg_n_0_[0]\ : STD_LOGIC;
  attribute srl_name : string;
  attribute srl_name of c0_q_reg_srl2 : label is "\inst/vga_to_hdmi /\inst/encg/c0_q_reg_srl2 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt[1]_i_3__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \cnt[2]_i_2__1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \cnt[3]_i_6__1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \cnt[4]_i_12__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \cnt[4]_i_13__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \cnt[4]_i_14\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \cnt[4]_i_17\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \cnt[4]_i_18__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \cnt[4]_i_7__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \cnt[4]_i_8__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \cnt[4]_i_9__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \dout[9]_i_2__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \n0q_m[3]_i_3__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \n0q_m[3]_i_4__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \n1d[0]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \n1d[3]_i_3\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \n1q_m[1]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \n1q_m[2]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \n1q_m[2]_i_3__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \n1q_m[3]_i_4__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \q_m_reg[3]_i_1__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \q_m_reg[4]_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_1__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_2__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_3__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \q_m_reg[8]_i_1__0\ : label is "soft_lutpair20";
begin
  c0_reg <= \^c0_reg\;
  \q_m_reg_reg[8]_0\ <= \^q_m_reg_reg[8]_0\;
  \q_m_reg_reg[8]_1\ <= \^q_m_reg_reg[8]_1\;
\adin_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(2),
      Q => \adin_q_reg_n_0_[0]\,
      R => '0'
    );
\adin_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(3),
      Q => \adin_q_reg_n_0_[1]\,
      R => '0'
    );
\adin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(4),
      Q => \adin_q_reg_n_0_[2]\,
      R => '0'
    );
\adin_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(5),
      Q => \adin_q_reg_n_0_[3]\,
      R => '0'
    );
\adin_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[0]\,
      Q => \adin_reg_reg_n_0_[0]\,
      R => '0'
    );
\adin_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[1]\,
      Q => \adin_reg_reg_n_0_[1]\,
      R => '0'
    );
\adin_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[2]\,
      Q => \adin_reg_reg_n_0_[2]\,
      R => '0'
    );
\adin_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[3]\,
      Q => \adin_reg_reg_n_0_[3]\,
      R => '0'
    );
c0_q_reg_srl2: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => pix_clk,
      D => data_i(0),
      Q => c0_q_reg_srl2_n_0
    );
c0_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => c0_q_reg_srl2_n_0,
      Q => \^c0_reg\,
      R => '0'
    );
\cnt[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0280A280A28A028"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[1]_i_2__0_n_0\,
      I2 => cnt(1),
      I3 => \cnt[4]_i_3__0_n_0\,
      I4 => \cnt[4]_i_5__0_n_0\,
      I5 => \cnt[1]_i_3__0_n_0\,
      O => \cnt[1]_i_1__0_n_0\
    );
\cnt[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[1]\,
      I1 => \n0q_m_reg_n_0_[1]\,
      O => \cnt[1]_i_2__0_n_0\
    );
\cnt[1]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[1]\,
      I1 => \^q_m_reg_reg[8]_0\,
      I2 => \n1q_m_reg_n_0_[1]\,
      O => \cnt[1]_i_3__0_n_0\
    );
\cnt[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[2]_i_2__1_n_0\,
      I2 => \cnt[4]_i_3__0_n_0\,
      I3 => \cnt[2]_i_3_n_0\,
      O => \cnt[2]_i_1__0_n_0\
    );
\cnt[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6996AA"
    )
        port map (
      I0 => \cnt[3]_i_6__1_n_0\,
      I1 => cnt(1),
      I2 => \^q_m_reg_reg[8]_0\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \n1q_m_reg_n_0_[1]\,
      O => \cnt[2]_i_2__1_n_0\
    );
\cnt[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C9CC9C6636C39C9"
    )
        port map (
      I0 => \cnt[4]_i_5__0_n_0\,
      I1 => \cnt[3]_i_6__1_n_0\,
      I2 => cnt(1),
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \^q_m_reg_reg[8]_0\,
      I5 => \n1q_m_reg_n_0_[1]\,
      O => \cnt[2]_i_3_n_0\
    );
\cnt[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[3]_i_2__0_n_0\,
      I2 => \cnt[4]_i_3__0_n_0\,
      I3 => \cnt[3]_i_3__0_n_0\,
      I4 => \cnt[4]_i_5__0_n_0\,
      I5 => \cnt[3]_i_4__0_n_0\,
      O => \cnt[3]_i_1__0_n_0\
    );
\cnt[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A5995A965A66A56"
    )
        port map (
      I0 => \cnt[4]_i_8__0_n_0\,
      I1 => cnt(2),
      I2 => \n0q_m_reg_n_0_[2]\,
      I3 => \n1q_m_reg_n_0_[2]\,
      I4 => \^q_m_reg_reg[8]_0\,
      I5 => \cnt[4]_i_13__0_n_0\,
      O => \cnt[3]_i_2__0_n_0\
    );
\cnt[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \cnt[4]_i_12__0_n_0\,
      I1 => \cnt[3]_i_5__0_n_0\,
      I2 => \n1q_m_reg_n_0_[3]\,
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => cnt(3),
      I5 => \cnt[4]_i_14_n_0\,
      O => \cnt[3]_i_3__0_n_0\
    );
\cnt[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"13013713ECFEC8EC"
    )
        port map (
      I0 => cnt(1),
      I1 => \cnt[3]_i_6__1_n_0\,
      I2 => \^q_m_reg_reg[8]_0\,
      I3 => \n1q_m_reg_n_0_[1]\,
      I4 => \n0q_m_reg_n_0_[1]\,
      I5 => \cnt[3]_i_7_n_0\,
      O => \cnt[3]_i_4__0_n_0\
    );
\cnt[3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[2]\,
      I1 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[3]_i_5__0_n_0\
    );
\cnt[3]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => cnt(2),
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[3]_i_6__1_n_0\
    );
\cnt[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696996966996"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[3]\,
      I1 => \n0q_m_reg_n_0_[3]\,
      I2 => cnt(3),
      I3 => cnt(2),
      I4 => \n1q_m_reg_n_0_[2]\,
      I5 => \n0q_m_reg_n_0_[2]\,
      O => \cnt[3]_i_7_n_0\
    );
\cnt[4]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[3]\,
      I1 => \n1q_m_reg_n_0_[3]\,
      I2 => \n1q_m_reg_n_0_[1]\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \n1q_m_reg_n_0_[2]\,
      I5 => \n0q_m_reg_n_0_[2]\,
      O => \cnt[4]_i_10__0_n_0\
    );
\cnt[4]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F04FB4FB0FB04B0"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[2]\,
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => cnt(3),
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => \n1q_m_reg_n_0_[3]\,
      I5 => cnt(4),
      O => \cnt[4]_i_11__0_n_0\
    );
\cnt[4]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"52157A57"
    )
        port map (
      I0 => \cnt[3]_i_6__1_n_0\,
      I1 => \n1q_m_reg_n_0_[1]\,
      I2 => \^q_m_reg_reg[8]_0\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => cnt(1),
      O => \cnt[4]_i_12__0_n_0\
    );
\cnt[4]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => cnt(3),
      I1 => \n0q_m_reg_n_0_[3]\,
      I2 => \n1q_m_reg_n_0_[3]\,
      O => \cnt[4]_i_13__0_n_0\
    );
\cnt[4]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6F660F6"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[2]\,
      I1 => \n1q_m_reg_n_0_[2]\,
      I2 => cnt(2),
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \^q_m_reg_reg[8]_0\,
      O => \cnt[4]_i_14_n_0\
    );
\cnt[4]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2FFFFF2222FF2F"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[3]\,
      I1 => \n0q_m_reg_n_0_[3]\,
      I2 => \n0q_m_reg_n_0_[1]\,
      I3 => \n1q_m_reg_n_0_[1]\,
      I4 => \n0q_m_reg_n_0_[2]\,
      I5 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[4]_i_15__0_n_0\
    );
\cnt[4]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FDD0FDFFFFD0FD"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[1]\,
      I1 => \n0q_m_reg_n_0_[1]\,
      I2 => \n0q_m_reg_n_0_[2]\,
      I3 => \n1q_m_reg_n_0_[2]\,
      I4 => \n0q_m_reg_n_0_[3]\,
      I5 => \n1q_m_reg_n_0_[3]\,
      O => \cnt[4]_i_16__0_n_0\
    );
\cnt[4]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBB220"
    )
        port map (
      I0 => cnt(1),
      I1 => \n1q_m_reg_n_0_[1]\,
      I2 => \^q_m_reg_reg[8]_0\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \cnt[3]_i_6__1_n_0\,
      O => \cnt[4]_i_17_n_0\
    );
\cnt[4]_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[2]\,
      I1 => \n1q_m_reg_n_0_[2]\,
      I2 => cnt(2),
      O => \cnt[4]_i_18__0_n_0\
    );
\cnt[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[4]_i_2__0_n_0\,
      I2 => \cnt[4]_i_3__0_n_0\,
      I3 => \cnt[4]_i_4__0_n_0\,
      I4 => \cnt[4]_i_5__0_n_0\,
      I5 => \cnt[4]_i_6__0_n_0\,
      O => \cnt[4]_i_1__0_n_0\
    );
\cnt[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555596699669AAAA"
    )
        port map (
      I0 => \cnt[4]_i_7__0_n_0\,
      I1 => \n1q_m_reg_n_0_[3]\,
      I2 => \n0q_m_reg_n_0_[3]\,
      I3 => cnt(3),
      I4 => \cnt[4]_i_8__0_n_0\,
      I5 => \cnt[4]_i_9__0_n_0\,
      O => \cnt[4]_i_2__0_n_0\
    );
\cnt[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555554"
    )
        port map (
      I0 => \cnt[4]_i_10__0_n_0\,
      I1 => cnt(2),
      I2 => cnt(4),
      I3 => cnt(1),
      I4 => cnt(3),
      O => \cnt[4]_i_3__0_n_0\
    );
\cnt[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95995955A9AA9A99"
    )
        port map (
      I0 => \cnt[4]_i_11__0_n_0\,
      I1 => \cnt[4]_i_12__0_n_0\,
      I2 => \n1q_m_reg_n_0_[2]\,
      I3 => \n0q_m_reg_n_0_[2]\,
      I4 => \cnt[4]_i_13__0_n_0\,
      I5 => \cnt[4]_i_14_n_0\,
      O => \cnt[4]_i_4__0_n_0\
    );
\cnt[4]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47C477F7"
    )
        port map (
      I0 => \cnt[4]_i_15__0_n_0\,
      I1 => cnt(4),
      I2 => \n0q_m_reg_n_0_[3]\,
      I3 => \n1q_m_reg_n_0_[3]\,
      I4 => \cnt[4]_i_16__0_n_0\,
      O => \cnt[4]_i_5__0_n_0\
    );
\cnt[4]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E18187171E7E78E"
    )
        port map (
      I0 => \cnt[4]_i_17_n_0\,
      I1 => \cnt[4]_i_18__0_n_0\,
      I2 => \n1q_m_reg_n_0_[3]\,
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => cnt(3),
      I5 => cnt(4),
      O => \cnt[4]_i_6__0_n_0\
    );
\cnt[4]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5965A96A"
    )
        port map (
      I0 => cnt(4),
      I1 => \^q_m_reg_reg[8]_0\,
      I2 => \n1q_m_reg_n_0_[3]\,
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => cnt(3),
      O => \cnt[4]_i_7__0_n_0\
    );
\cnt[4]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBF0820"
    )
        port map (
      I0 => cnt(1),
      I1 => \^q_m_reg_reg[8]_0\,
      I2 => \n0q_m_reg_n_0_[1]\,
      I3 => \n1q_m_reg_n_0_[1]\,
      I4 => \cnt[3]_i_6__1_n_0\,
      O => \cnt[4]_i_8__0_n_0\
    );
\cnt[4]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B28E"
    )
        port map (
      I0 => cnt(2),
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => \n1q_m_reg_n_0_[2]\,
      I3 => \^q_m_reg_reg[8]_0\,
      O => \cnt[4]_i_9__0_n_0\
    );
\cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[1]_i_1__0_n_0\,
      Q => cnt(1)
    );
\cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[2]_i_1__0_n_0\,
      Q => cnt(2)
    );
\cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[3]_i_1__0_n_0\,
      Q => cnt(3)
    );
\cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[4]_i_1__0_n_0\,
      Q => cnt(4)
    );
\dout[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A22A"
    )
        port map (
      I0 => \dout[0]_i_2_n_0\,
      I1 => vde_reg,
      I2 => \q_m_reg_reg_n_0_[0]\,
      I3 => \^q_m_reg_reg[8]_1\,
      O => \dout[0]_i_1__0_n_0\
    );
\dout[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAAABEAAAAAAAA"
    )
        port map (
      I0 => \dout_reg[0]_0\,
      I1 => \adin_reg_reg_n_0_[2]\,
      I2 => \adin_reg_reg_n_0_[0]\,
      I3 => \adin_reg_reg_n_0_[1]\,
      I4 => \adin_reg_reg_n_0_[3]\,
      I5 => ade_reg,
      O => \dout[0]_i_2_n_0\
    );
\dout[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A22A"
    )
        port map (
      I0 => \dout[1]_i_2_n_0\,
      I1 => vde_reg,
      I2 => \q_m_reg_reg_n_0_[1]\,
      I3 => \^q_m_reg_reg[8]_1\,
      O => \dout[1]_i_1__0_n_0\
    );
\dout[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAABEAABAAAEEAA"
    )
        port map (
      I0 => \dout_reg[0]_0\,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[2]\,
      I3 => ade_reg,
      I4 => \adin_reg_reg_n_0_[3]\,
      I5 => \adin_reg_reg_n_0_[1]\,
      O => \dout[1]_i_2_n_0\
    );
\dout[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F1111"
    )
        port map (
      I0 => \dout[2]_i_2_n_0\,
      I1 => data_o(1),
      I2 => \q_m_reg_reg_n_0_[2]\,
      I3 => \^q_m_reg_reg[8]_1\,
      I4 => vde_reg,
      O => \dout[2]_i_1__0_n_0\
    );
\dout[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98B4FFFF98B40000"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => \adin_reg_reg_n_0_[2]\,
      I2 => \adin_reg_reg_n_0_[0]\,
      I3 => \adin_reg_reg_n_0_[1]\,
      I4 => ade_reg,
      I5 => \dout[6]_i_3_n_0\,
      O => \dout[2]_i_2_n_0\
    );
\dout[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F1111"
    )
        port map (
      I0 => \dout[3]_i_2__0_n_0\,
      I1 => data_o(1),
      I2 => \q_m_reg_reg_n_0_[3]\,
      I3 => \^q_m_reg_reg[8]_1\,
      I4 => vde_reg,
      O => \dout[3]_i_1__0_n_0\
    );
\dout[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DFD7D775"
    )
        port map (
      I0 => ade_reg,
      I1 => \adin_reg_reg_n_0_[3]\,
      I2 => \adin_reg_reg_n_0_[2]\,
      I3 => \adin_reg_reg_n_0_[1]\,
      I4 => \adin_reg_reg_n_0_[0]\,
      I5 => \dout_reg[3]_0\,
      O => \dout[3]_i_2__0_n_0\
    );
\dout[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A22A"
    )
        port map (
      I0 => \dout[4]_i_2_n_0\,
      I1 => vde_reg,
      I2 => \q_m_reg_reg_n_0_[4]\,
      I3 => \^q_m_reg_reg[8]_1\,
      O => \dout[4]_i_1__0_n_0\
    );
\dout[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEFAAAABEABAAAA"
    )
        port map (
      I0 => \dout_reg[4]_0\,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[1]\,
      I3 => \adin_reg_reg_n_0_[3]\,
      I4 => ade_reg,
      I5 => \adin_reg_reg_n_0_[2]\,
      O => \dout[4]_i_2_n_0\
    );
\dout[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A22A"
    )
        port map (
      I0 => \dout[5]_i_2_n_0\,
      I1 => vde_reg,
      I2 => \q_m_reg_reg_n_0_[5]\,
      I3 => \^q_m_reg_reg[8]_1\,
      O => \dout[5]_i_1__0_n_0\
    );
\dout[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF288222A0"
    )
        port map (
      I0 => ade_reg,
      I1 => \adin_reg_reg_n_0_[3]\,
      I2 => \adin_reg_reg_n_0_[0]\,
      I3 => \adin_reg_reg_n_0_[1]\,
      I4 => \adin_reg_reg_n_0_[2]\,
      I5 => \dout_reg[0]_0\,
      O => \dout[5]_i_2_n_0\
    );
\dout[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F1111"
    )
        port map (
      I0 => \dout[6]_i_2__0_n_0\,
      I1 => data_o(1),
      I2 => \q_m_reg_reg_n_0_[6]\,
      I3 => \^q_m_reg_reg[8]_1\,
      I4 => vde_reg,
      O => \dout[6]_i_1__0_n_0\
    );
\dout[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4669FFFF46690000"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => \adin_reg_reg_n_0_[2]\,
      I2 => \adin_reg_reg_n_0_[1]\,
      I3 => \adin_reg_reg_n_0_[0]\,
      I4 => ade_reg,
      I5 => \dout[6]_i_3_n_0\,
      O => \dout[6]_i_2__0_n_0\
    );
\dout[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^c0_reg\,
      I1 => data_o(0),
      I2 => ade_reg_qq,
      O => \dout[6]_i_3_n_0\
    );
\dout[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F1111"
    )
        port map (
      I0 => \dout[7]_i_2_n_0\,
      I1 => data_o(1),
      I2 => \q_m_reg_reg_n_0_[7]\,
      I3 => \^q_m_reg_reg[8]_1\,
      I4 => vde_reg,
      O => \dout[7]_i_1__0_n_0\
    );
\dout[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1445040455555555"
    )
        port map (
      I0 => \dout_reg[3]_0\,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[1]\,
      I3 => \adin_reg_reg_n_0_[3]\,
      I4 => \adin_reg_reg_n_0_[2]\,
      I5 => ade_reg,
      O => \dout[7]_i_2_n_0\
    );
\dout[9]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \cnt[4]_i_5__0_n_0\,
      I1 => \cnt[4]_i_3__0_n_0\,
      I2 => \^q_m_reg_reg[8]_0\,
      O => \^q_m_reg_reg[8]_1\
    );
\dout[9]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D09F"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[1]\,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[3]\,
      I3 => \adin_reg_reg_n_0_[2]\,
      O => \adin_reg_reg[1]_0\
    );
\dout_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[0]_i_1__0_n_0\,
      Q => Q(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[1]_i_1__0_n_0\,
      Q => Q(1)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[2]_i_1__0_n_0\,
      Q => Q(2)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[3]_i_1__0_n_0\,
      Q => Q(3)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[4]_i_1__0_n_0\,
      Q => Q(4)
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[5]_i_1__0_n_0\,
      Q => Q(5)
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[6]_i_1__0_n_0\,
      Q => Q(6)
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[7]_i_1__0_n_0\,
      Q => Q(7)
    );
\dout_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => D(0),
      Q => Q(8)
    );
\dout_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => D(1),
      Q => Q(9)
    );
\n0q_m[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996699996669996"
    )
        port map (
      I0 => \n1q_m[2]_i_2__0_n_0\,
      I1 => \n1q_m[2]_i_3__0_n_0\,
      I2 => \n0q_m[3]_i_3__0_n_0\,
      I3 => \n0q_m[3]_i_2__0_n_0\,
      I4 => \vdin_q_reg_n_0_[0]\,
      I5 => \n0q_m[3]_i_4__0_n_0\,
      O => \n0q_m[1]_i_1__0_n_0\
    );
\n0q_m[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FBB2FBB2DFFF"
    )
        port map (
      I0 => \n0q_m[3]_i_4__0_n_0\,
      I1 => \vdin_q_reg_n_0_[0]\,
      I2 => \n0q_m[3]_i_2__0_n_0\,
      I3 => \n0q_m[3]_i_3__0_n_0\,
      I4 => \n1q_m[2]_i_3__0_n_0\,
      I5 => \n1q_m[2]_i_2__0_n_0\,
      O => \n0q_m[2]_i_1__0_n_0\
    );
\n0q_m[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \n1q_m[2]_i_3__0_n_0\,
      I1 => \n1q_m[2]_i_2__0_n_0\,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => \n0q_m[3]_i_2__0_n_0\,
      I4 => \n0q_m[3]_i_3__0_n_0\,
      I5 => \n0q_m[3]_i_4__0_n_0\,
      O => \n0q_m[3]_i_1__0_n_0\
    );
\n0q_m[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in2_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      I5 => \n0q_m[3]_i_5__0_n_0\,
      O => \n0q_m[3]_i_2__0_n_0\
    );
\n0q_m[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \q_m_reg[7]_i_3__0_n_0\,
      I2 => p_0_in1_in,
      I3 => \q_m_reg[7]_i_2__0_n_0\,
      I4 => p_0_in,
      O => \n0q_m[3]_i_3__0_n_0\
    );
\n0q_m[3]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in5_in,
      I2 => p_0_in3_in,
      O => \n0q_m[3]_i_4__0_n_0\
    );
\n0q_m[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555566666A66"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => n1d(2),
      I2 => n1d(0),
      I3 => \vdin_q_reg_n_0_[0]\,
      I4 => n1d(1),
      I5 => n1d(3),
      O => \n0q_m[3]_i_5__0_n_0\
    );
\n0q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n0q_m[1]_i_1__0_n_0\,
      Q => \n0q_m_reg_n_0_[1]\,
      R => '0'
    );
\n0q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n0q_m[2]_i_1__0_n_0\,
      Q => \n0q_m_reg_n_0_[2]\,
      R => '0'
    );
\n0q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n0q_m[3]_i_1__0_n_0\,
      Q => \n0q_m_reg_n_0_[3]\,
      R => '0'
    );
\n1d[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => data_o(6),
      I1 => data_o(13),
      I2 => \n1d[0]_i_2_n_0\,
      I3 => data_o(8),
      I4 => data_o(7),
      I5 => data_o(9),
      O => \n1d[0]_i_1_n_0\
    );
\n1d[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data_o(12),
      I1 => data_o(10),
      I2 => data_o(11),
      O => \n1d[0]_i_2_n_0\
    );
\n1d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[1]_i_2_n_0\,
      I2 => \n1d[3]_i_3_n_0\,
      O => \n1d[1]_i_1_n_0\
    );
\n1d[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => data_o(9),
      I1 => data_o(8),
      I2 => data_o(7),
      I3 => data_o(12),
      I4 => data_o(11),
      I5 => data_o(10),
      O => \n1d[1]_i_2_n_0\
    );
\n1d[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E7E7EE87EE8E8E8"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[3]_i_3_n_0\,
      I2 => \n1d[2]_i_2_n_0\,
      I3 => data_o(10),
      I4 => data_o(11),
      I5 => data_o(12),
      O => \n1d[2]_i_1_n_0\
    );
\n1d[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_o(7),
      I1 => data_o(8),
      I2 => data_o(9),
      O => \n1d[2]_i_2_n_0\
    );
\n1d[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880800000000000"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[3]_i_3_n_0\,
      I2 => data_o(9),
      I3 => data_o(8),
      I4 => data_o(7),
      I5 => \n1d[3]_i_4_n_0\,
      O => \n1d[3]_i_1_n_0\
    );
\n1d[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
        port map (
      I0 => data_o(8),
      I1 => data_o(7),
      I2 => data_o(9),
      I3 => data_o(6),
      I4 => data_o(13),
      I5 => \n1d[0]_i_2_n_0\,
      O => \n1d[3]_i_2_n_0\
    );
\n1d[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => data_o(13),
      I1 => data_o(6),
      I2 => data_o(11),
      I3 => data_o(10),
      I4 => data_o(12),
      O => \n1d[3]_i_3_n_0\
    );
\n1d[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_o(10),
      I1 => data_o(11),
      I2 => data_o(12),
      O => \n1d[3]_i_4_n_0\
    );
\n1d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[0]_i_1_n_0\,
      Q => n1d(0),
      R => '0'
    );
\n1d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[1]_i_1_n_0\,
      Q => n1d(1),
      R => '0'
    );
\n1d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[2]_i_1_n_0\,
      Q => n1d(2),
      R => '0'
    );
\n1d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[3]_i_1_n_0\,
      Q => n1d(3),
      R => '0'
    );
\n1q_m[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \n1q_m[2]_i_3__0_n_0\,
      I1 => \n1q_m[2]_i_2__0_n_0\,
      I2 => \n1q_m[3]_i_3__0_n_0\,
      I3 => \n1q_m[3]_i_4__0_n_0\,
      O => \n1q_m[1]_i_1__0_n_0\
    );
\n1q_m[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \n1q_m[3]_i_4__0_n_0\,
      I1 => \n1q_m[2]_i_2__0_n_0\,
      I2 => \n1q_m[2]_i_3__0_n_0\,
      I3 => \n1q_m[3]_i_3__0_n_0\,
      O => \n1q_m[2]_i_1__0_n_0\
    );
\n1q_m[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E1EE178878778"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \q_m_reg[7]_i_2__0_n_0\,
      I2 => q_m_2,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      I5 => p_0_in1_in,
      O => \n1q_m[2]_i_2__0_n_0\
    );
\n1q_m[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B42D4BD2"
    )
        port map (
      I0 => \q_m_reg[7]_i_2__0_n_0\,
      I1 => p_0_in3_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      O => \n1q_m[2]_i_3__0_n_0\
    );
\n1q_m[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \n1q_m[3]_i_2__0_n_0\,
      I1 => \n1q_m[3]_i_3__0_n_0\,
      I2 => \n1q_m[3]_i_4__0_n_0\,
      O => \n1q_m[3]_i_1__0_n_0\
    );
\n1q_m[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228882222888228"
    )
        port map (
      I0 => \n1q_m[2]_i_2__0_n_0\,
      I1 => p_0_in5_in,
      I2 => p_0_in4_in,
      I3 => \vdin_q_reg_n_0_[0]\,
      I4 => p_0_in3_in,
      I5 => \q_m_reg[7]_i_2__0_n_0\,
      O => \n1q_m[3]_i_2__0_n_0\
    );
\n1q_m[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC3AAAAAAAA3CC3"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in0_in,
      I2 => \q_m_reg[7]_i_2__0_n_0\,
      I3 => \q_m_reg[7]_i_3__0_n_0\,
      I4 => p_0_in1_in,
      I5 => p_0_in,
      O => \n1q_m[3]_i_3__0_n_0\
    );
\n1q_m[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060690"
    )
        port map (
      I0 => p_0_in,
      I1 => p_0_in1_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in3_in,
      I4 => p_0_in5_in,
      O => \n1q_m[3]_i_4__0_n_0\
    );
\n1q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[1]_i_1__0_n_0\,
      Q => \n1q_m_reg_n_0_[1]\,
      R => '0'
    );
\n1q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[2]_i_1__0_n_0\,
      Q => \n1q_m_reg_n_0_[2]\,
      R => '0'
    );
\n1q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[3]_i_1__0_n_0\,
      Q => \n1q_m_reg_n_0_[3]\,
      R => '0'
    );
\q_m_reg[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA800570055FFAA"
    )
        port map (
      I0 => n1d(2),
      I1 => n1d(0),
      I2 => n1d(1),
      I3 => n1d(3),
      I4 => p_0_in5_in,
      I5 => \vdin_q_reg_n_0_[0]\,
      O => q_m_1
    );
\q_m_reg[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in4_in,
      I2 => p_0_in5_in,
      O => q_m_2
    );
\q_m_reg[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in4_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in3_in,
      I4 => \q_m_reg[7]_i_2__0_n_0\,
      O => q_m_3
    );
\q_m_reg[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in2_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      O => q_m_4
    );
\q_m_reg[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \q_m_reg[7]_i_2__0_n_0\,
      I1 => q_m_2,
      I2 => p_0_in2_in,
      I3 => p_0_in3_in,
      I4 => p_0_in1_in,
      O => \q_m_reg[5]_i_1__0_n_0\
    );
\q_m_reg[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in3_in,
      I2 => p_0_in2_in,
      I3 => q_m_2,
      I4 => p_0_in0_in,
      O => q_m_6
    );
\q_m_reg[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => p_0_in,
      I1 => \q_m_reg[7]_i_2__0_n_0\,
      I2 => p_0_in1_in,
      I3 => \q_m_reg[7]_i_3__0_n_0\,
      I4 => p_0_in0_in,
      O => \q_m_reg[7]_i_1__0_n_0\
    );
\q_m_reg[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => n1d(3),
      I1 => n1d(1),
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => n1d(0),
      I4 => n1d(2),
      O => \q_m_reg[7]_i_2__0_n_0\
    );
\q_m_reg[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in4_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      O => \q_m_reg[7]_i_3__0_n_0\
    );
\q_m_reg[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005575"
    )
        port map (
      I0 => n1d(2),
      I1 => n1d(0),
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => n1d(1),
      I4 => n1d(3),
      O => \q_m_reg[8]_i_1__0_n_0\
    );
\q_m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \vdin_q_reg_n_0_[0]\,
      Q => \q_m_reg_reg_n_0_[0]\,
      R => '0'
    );
\q_m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_1,
      Q => \q_m_reg_reg_n_0_[1]\,
      R => '0'
    );
\q_m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_2,
      Q => \q_m_reg_reg_n_0_[2]\,
      R => '0'
    );
\q_m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_3,
      Q => \q_m_reg_reg_n_0_[3]\,
      R => '0'
    );
\q_m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_4,
      Q => \q_m_reg_reg_n_0_[4]\,
      R => '0'
    );
\q_m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[5]_i_1__0_n_0\,
      Q => \q_m_reg_reg_n_0_[5]\,
      R => '0'
    );
\q_m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_6,
      Q => \q_m_reg_reg_n_0_[6]\,
      R => '0'
    );
\q_m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[7]_i_1__0_n_0\,
      Q => \q_m_reg_reg_n_0_[7]\,
      R => '0'
    );
\q_m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[8]_i_1__0_n_0\,
      Q => \^q_m_reg_reg[8]_0\,
      R => '0'
    );
\vdin_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(6),
      Q => \vdin_q_reg_n_0_[0]\,
      R => '0'
    );
\vdin_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(7),
      Q => p_0_in5_in,
      R => '0'
    );
\vdin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(8),
      Q => p_0_in4_in,
      R => '0'
    );
\vdin_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(9),
      Q => p_0_in3_in,
      R => '0'
    );
\vdin_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(10),
      Q => p_0_in2_in,
      R => '0'
    );
\vdin_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(11),
      Q => p_0_in1_in,
      R => '0'
    );
\vdin_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(12),
      Q => p_0_in0_in,
      R => '0'
    );
\vdin_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(13),
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode__parameterized1\ is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    pix_clk : in STD_LOGIC;
    ade_reg : in STD_LOGIC;
    data_o : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \dout_reg[0]_0\ : in STD_LOGIC;
    vde_reg : in STD_LOGIC;
    \dout_reg[5]_0\ : in STD_LOGIC;
    rst : in STD_LOGIC;
    pix_clk_locked : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode__parameterized1\ : entity is "encode";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode__parameterized1\ is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \adin_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \adin_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \adin_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \adin_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal cnt : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \cnt[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_10__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_11__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_12__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_13__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_14__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_15__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_16__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_17__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_18_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_6__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_7__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_8__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_9__1_n_0\ : STD_LOGIC;
  signal \dout[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[9]_i_3__1_n_0\ : STD_LOGIC;
  signal \n0q_m[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \n0q_m[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \n0q_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \n0q_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \n0q_m_reg_n_0_[3]\ : STD_LOGIC;
  signal n1d : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n1d[0]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[0]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[1]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[1]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[2]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[2]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_3_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_4_n_0\ : STD_LOGIC;
  signal \n1q_m[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \n1q_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \n1q_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \n1q_m_reg_n_0_[3]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal q_m_1 : STD_LOGIC;
  signal q_m_2 : STD_LOGIC;
  signal q_m_3 : STD_LOGIC;
  signal q_m_4 : STD_LOGIC;
  signal q_m_6 : STD_LOGIC;
  signal \q_m_reg[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \q_m_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \vdin_q_reg_n_0_[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt[1]_i_2__1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \cnt[2]_i_3__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \cnt[3]_i_6__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \cnt[4]_i_13__1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \cnt[4]_i_14__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \cnt[4]_i_16__1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \cnt[4]_i_17__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \cnt[4]_i_18\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \cnt[4]_i_7__1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \cnt[4]_i_8__1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \cnt[4]_i_9__1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \dout[2]_i_2__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \dout[3]_i_2__1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \dout[4]_i_2__1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \dout[6]_i_2__1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \dout[7]_i_2__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \dout[9]_i_2__1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \dout[9]_i_3__1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \n0q_m[3]_i_3__1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \n0q_m[3]_i_4__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \n1d[0]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \n1d[3]_i_3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \n1q_m[1]_i_1__1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \n1q_m[2]_i_1__1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \n1q_m[2]_i_3__1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \n1q_m[3]_i_4__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \q_m_reg[3]_i_1__1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \q_m_reg[4]_i_1__1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_1__1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_2__1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_3__1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \q_m_reg[8]_i_1__1\ : label is "soft_lutpair33";
begin
  AR(0) <= \^ar\(0);
\adin_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(1),
      Q => \adin_q_reg_n_0_[0]\,
      R => '0'
    );
\adin_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(2),
      Q => \adin_q_reg_n_0_[1]\,
      R => '0'
    );
\adin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(3),
      Q => \adin_q_reg_n_0_[2]\,
      R => '0'
    );
\adin_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(4),
      Q => \adin_q_reg_n_0_[3]\,
      R => '0'
    );
\adin_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[0]\,
      Q => \adin_reg_reg_n_0_[0]\,
      R => '0'
    );
\adin_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[1]\,
      Q => \adin_reg_reg_n_0_[1]\,
      R => '0'
    );
\adin_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[2]\,
      Q => \adin_reg_reg_n_0_[2]\,
      R => '0'
    );
\adin_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[3]\,
      Q => \adin_reg_reg_n_0_[3]\,
      R => '0'
    );
\cnt[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A8228A0A08228"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[4]_i_3__1_n_0\,
      I2 => cnt(1),
      I3 => \cnt[1]_i_2__1_n_0\,
      I4 => \cnt[4]_i_5__1_n_0\,
      I5 => \cnt[1]_i_3__1_n_0\,
      O => \cnt[1]_i_1__1_n_0\
    );
\cnt[1]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[1]\,
      I1 => \q_m_reg_reg_n_0_[8]\,
      I2 => \n1q_m_reg_n_0_[1]\,
      O => \cnt[1]_i_2__1_n_0\
    );
\cnt[1]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[1]\,
      I1 => \n0q_m_reg_n_0_[1]\,
      O => \cnt[1]_i_3__1_n_0\
    );
\cnt[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[2]_i_2__0_n_0\,
      I2 => \cnt[4]_i_5__1_n_0\,
      I3 => \cnt[2]_i_3__0_n_0\,
      O => \cnt[2]_i_1__1_n_0\
    );
\cnt[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"936336399C93C636"
    )
        port map (
      I0 => \cnt[4]_i_3__1_n_0\,
      I1 => \cnt[3]_i_6__0_n_0\,
      I2 => cnt(1),
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \q_m_reg_reg_n_0_[8]\,
      I5 => \n1q_m_reg_n_0_[1]\,
      O => \cnt[2]_i_2__0_n_0\
    );
\cnt[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56955965"
    )
        port map (
      I0 => \cnt[3]_i_6__0_n_0\,
      I1 => \q_m_reg_reg_n_0_[8]\,
      I2 => \n1q_m_reg_n_0_[1]\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => cnt(1),
      O => \cnt[2]_i_3__0_n_0\
    );
\cnt[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[3]_i_2__1_n_0\,
      I2 => \cnt[4]_i_3__1_n_0\,
      I3 => \cnt[3]_i_3__1_n_0\,
      I4 => \cnt[4]_i_5__1_n_0\,
      I5 => \cnt[3]_i_4__1_n_0\,
      O => \cnt[3]_i_1__1_n_0\
    );
\cnt[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \cnt[4]_i_7__1_n_0\,
      I1 => \cnt[3]_i_5__1_n_0\,
      I2 => \n1q_m_reg_n_0_[3]\,
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => cnt(3),
      I5 => \cnt[4]_i_8__1_n_0\,
      O => \cnt[3]_i_2__1_n_0\
    );
\cnt[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"71F700108E08FFEF"
    )
        port map (
      I0 => cnt(1),
      I1 => \q_m_reg_reg_n_0_[8]\,
      I2 => \n1q_m_reg_n_0_[1]\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \cnt[3]_i_6__0_n_0\,
      I5 => \cnt[3]_i_7__0_n_0\,
      O => \cnt[3]_i_3__1_n_0\
    );
\cnt[3]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A66A569A5995A9"
    )
        port map (
      I0 => \cnt[4]_i_17__0_n_0\,
      I1 => cnt(2),
      I2 => \n0q_m_reg_n_0_[2]\,
      I3 => \n1q_m_reg_n_0_[2]\,
      I4 => \q_m_reg_reg_n_0_[8]\,
      I5 => \cnt[4]_i_9__1_n_0\,
      O => \cnt[3]_i_4__1_n_0\
    );
\cnt[3]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[2]\,
      I1 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[3]_i_5__1_n_0\
    );
\cnt[3]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => cnt(2),
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[3]_i_6__0_n_0\
    );
\cnt[3]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969966996699696"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[3]\,
      I1 => \n0q_m_reg_n_0_[3]\,
      I2 => cnt(3),
      I3 => \n1q_m_reg_n_0_[2]\,
      I4 => \n0q_m_reg_n_0_[2]\,
      I5 => cnt(2),
      O => \cnt[3]_i_7__0_n_0\
    );
\cnt[4]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0FB04B04F04FB4F"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[2]\,
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => cnt(3),
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => \n1q_m_reg_n_0_[3]\,
      I5 => cnt(4),
      O => \cnt[4]_i_10__1_n_0\
    );
\cnt[4]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2FFFFF2222FF2F"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[3]\,
      I1 => \n0q_m_reg_n_0_[3]\,
      I2 => \n0q_m_reg_n_0_[1]\,
      I3 => \n1q_m_reg_n_0_[1]\,
      I4 => \n0q_m_reg_n_0_[2]\,
      I5 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[4]_i_11__1_n_0\
    );
\cnt[4]_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFD00F0FFFFDDFD"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[1]\,
      I1 => \n0q_m_reg_n_0_[1]\,
      I2 => \n0q_m_reg_n_0_[3]\,
      I3 => \n1q_m_reg_n_0_[3]\,
      I4 => \n0q_m_reg_n_0_[2]\,
      I5 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[4]_i_12__1_n_0\
    );
\cnt[4]_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B220FFFB"
    )
        port map (
      I0 => cnt(1),
      I1 => \n1q_m_reg_n_0_[1]\,
      I2 => \q_m_reg_reg_n_0_[8]\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \cnt[3]_i_6__0_n_0\,
      O => \cnt[4]_i_13__1_n_0\
    );
\cnt[4]_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => cnt(2),
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[4]_i_14__0_n_0\
    );
\cnt[4]_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[3]\,
      I1 => \n1q_m_reg_n_0_[3]\,
      I2 => \n1q_m_reg_n_0_[1]\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \n1q_m_reg_n_0_[2]\,
      I5 => \n0q_m_reg_n_0_[2]\,
      O => \cnt[4]_i_15__1_n_0\
    );
\cnt[4]_i_16__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5965A96A"
    )
        port map (
      I0 => cnt(4),
      I1 => \q_m_reg_reg_n_0_[8]\,
      I2 => \n1q_m_reg_n_0_[3]\,
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => cnt(3),
      O => \cnt[4]_i_16__1_n_0\
    );
\cnt[4]_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7FF0024"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[8]\,
      I1 => \n1q_m_reg_n_0_[1]\,
      I2 => \n0q_m_reg_n_0_[1]\,
      I3 => cnt(1),
      I4 => \cnt[3]_i_6__0_n_0\,
      O => \cnt[4]_i_17__0_n_0\
    );
\cnt[4]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B28E"
    )
        port map (
      I0 => cnt(2),
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => \n1q_m_reg_n_0_[2]\,
      I3 => \q_m_reg_reg_n_0_[8]\,
      O => \cnt[4]_i_18_n_0\
    );
\cnt[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[4]_i_2__1_n_0\,
      I2 => \cnt[4]_i_3__1_n_0\,
      I3 => \cnt[4]_i_4__1_n_0\,
      I4 => \cnt[4]_i_5__1_n_0\,
      I5 => \cnt[4]_i_6__1_n_0\,
      O => \cnt[4]_i_1__1_n_0\
    );
\cnt[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B2BB22BD4D44DD4"
    )
        port map (
      I0 => \cnt[4]_i_7__1_n_0\,
      I1 => \cnt[4]_i_8__1_n_0\,
      I2 => \cnt[4]_i_9__1_n_0\,
      I3 => \n0q_m_reg_n_0_[2]\,
      I4 => \n1q_m_reg_n_0_[2]\,
      I5 => \cnt[4]_i_10__1_n_0\,
      O => \cnt[4]_i_2__1_n_0\
    );
\cnt[4]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47C477F7"
    )
        port map (
      I0 => \cnt[4]_i_11__1_n_0\,
      I1 => cnt(4),
      I2 => \n0q_m_reg_n_0_[3]\,
      I3 => \n1q_m_reg_n_0_[3]\,
      I4 => \cnt[4]_i_12__1_n_0\,
      O => \cnt[4]_i_3__1_n_0\
    );
\cnt[4]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E18187171E7E78E"
    )
        port map (
      I0 => \cnt[4]_i_13__1_n_0\,
      I1 => \cnt[4]_i_14__0_n_0\,
      I2 => \n1q_m_reg_n_0_[3]\,
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => cnt(3),
      I5 => cnt(4),
      O => \cnt[4]_i_4__1_n_0\
    );
\cnt[4]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \cnt[4]_i_15__1_n_0\,
      I1 => cnt(2),
      I2 => cnt(4),
      I3 => cnt(1),
      I4 => cnt(3),
      O => \cnt[4]_i_5__1_n_0\
    );
\cnt[4]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96695555AAAA9669"
    )
        port map (
      I0 => \cnt[4]_i_16__1_n_0\,
      I1 => \n1q_m_reg_n_0_[3]\,
      I2 => \n0q_m_reg_n_0_[3]\,
      I3 => cnt(3),
      I4 => \cnt[4]_i_17__0_n_0\,
      I5 => \cnt[4]_i_18_n_0\,
      O => \cnt[4]_i_6__1_n_0\
    );
\cnt[4]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D595918"
    )
        port map (
      I0 => \cnt[3]_i_6__0_n_0\,
      I1 => \n0q_m_reg_n_0_[1]\,
      I2 => \q_m_reg_reg_n_0_[8]\,
      I3 => \n1q_m_reg_n_0_[1]\,
      I4 => cnt(1),
      O => \cnt[4]_i_7__1_n_0\
    );
\cnt[4]_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41D74141"
    )
        port map (
      I0 => cnt(2),
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => \n1q_m_reg_n_0_[2]\,
      I3 => \q_m_reg_reg_n_0_[8]\,
      I4 => \n0q_m_reg_n_0_[1]\,
      O => \cnt[4]_i_8__1_n_0\
    );
\cnt[4]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => cnt(3),
      I1 => \n0q_m_reg_n_0_[3]\,
      I2 => \n1q_m_reg_n_0_[3]\,
      O => \cnt[4]_i_9__1_n_0\
    );
\cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \cnt[1]_i_1__1_n_0\,
      Q => cnt(1)
    );
\cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \cnt[2]_i_1__1_n_0\,
      Q => cnt(2)
    );
\cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \cnt[3]_i_1__1_n_0\,
      Q => cnt(3)
    );
\cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \cnt[4]_i_1__1_n_0\,
      Q => cnt(4)
    );
\dout[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FF01010101"
    )
        port map (
      I0 => \dout[0]_i_2__1_n_0\,
      I1 => data_o(0),
      I2 => \dout_reg[0]_0\,
      I3 => \q_m_reg_reg_n_0_[0]\,
      I4 => \dout[9]_i_2__1_n_0\,
      I5 => vde_reg,
      O => \dout[0]_i_1__1_n_0\
    );
\dout[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A2A208A"
    )
        port map (
      I0 => ade_reg,
      I1 => \adin_reg_reg_n_0_[3]\,
      I2 => \adin_reg_reg_n_0_[2]\,
      I3 => \adin_reg_reg_n_0_[0]\,
      I4 => \adin_reg_reg_n_0_[1]\,
      O => \dout[0]_i_2__1_n_0\
    );
\dout[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F2222"
    )
        port map (
      I0 => \dout[1]_i_2__1_n_0\,
      I1 => data_o(0),
      I2 => \q_m_reg_reg_n_0_[1]\,
      I3 => \dout[9]_i_2__1_n_0\,
      I4 => vde_reg,
      O => \dout[1]_i_1__1_n_0\
    );
\dout[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC58FFFFBC580000"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => \adin_reg_reg_n_0_[2]\,
      I2 => \adin_reg_reg_n_0_[0]\,
      I3 => \adin_reg_reg_n_0_[1]\,
      I4 => ade_reg,
      I5 => \dout_reg[5]_0\,
      O => \dout[1]_i_2__1_n_0\
    );
\dout[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FFFEFEFEFE"
    )
        port map (
      I0 => data_o(0),
      I1 => \dout_reg[0]_0\,
      I2 => \dout[2]_i_2__0_n_0\,
      I3 => \dout[9]_i_2__1_n_0\,
      I4 => \q_m_reg_reg_n_0_[2]\,
      I5 => vde_reg,
      O => \dout[2]_i_1__1_n_0\
    );
\dout[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"674B0000"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => \adin_reg_reg_n_0_[2]\,
      I2 => \adin_reg_reg_n_0_[0]\,
      I3 => \adin_reg_reg_n_0_[1]\,
      I4 => ade_reg,
      O => \dout[2]_i_2__0_n_0\
    );
\dout[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00FDDDD"
    )
        port map (
      I0 => \dout[3]_i_2__1_n_0\,
      I1 => data_o(0),
      I2 => \dout[9]_i_2__1_n_0\,
      I3 => \q_m_reg_reg_n_0_[3]\,
      I4 => vde_reg,
      O => \dout[3]_i_1__1_n_0\
    );
\dout[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81EFFFF"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[0]\,
      I1 => \adin_reg_reg_n_0_[1]\,
      I2 => \adin_reg_reg_n_0_[2]\,
      I3 => \adin_reg_reg_n_0_[3]\,
      I4 => ade_reg,
      O => \dout[3]_i_2__1_n_0\
    );
\dout[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F1111"
    )
        port map (
      I0 => \dout[4]_i_2__1_n_0\,
      I1 => data_o(0),
      I2 => \q_m_reg_reg_n_0_[4]\,
      I3 => \dout[9]_i_2__1_n_0\,
      I4 => vde_reg,
      O => \dout[4]_i_1__1_n_0\
    );
\dout[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A28220A8"
    )
        port map (
      I0 => ade_reg,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[1]\,
      I3 => \adin_reg_reg_n_0_[2]\,
      I4 => \adin_reg_reg_n_0_[3]\,
      O => \dout[4]_i_2__1_n_0\
    );
\dout[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F2222"
    )
        port map (
      I0 => \dout[5]_i_2__1_n_0\,
      I1 => data_o(0),
      I2 => \q_m_reg_reg_n_0_[5]\,
      I3 => \dout[9]_i_2__1_n_0\,
      I4 => vde_reg,
      O => \dout[5]_i_1__1_n_0\
    );
\dout[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"695CFFFF695C0000"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[1]\,
      I3 => \adin_reg_reg_n_0_[2]\,
      I4 => ade_reg,
      I5 => \dout_reg[5]_0\,
      O => \dout[5]_i_2__1_n_0\
    );
\dout[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FFFEFEFEFE"
    )
        port map (
      I0 => data_o(0),
      I1 => \dout_reg[0]_0\,
      I2 => \dout[6]_i_2__1_n_0\,
      I3 => \dout[9]_i_2__1_n_0\,
      I4 => \q_m_reg_reg_n_0_[6]\,
      I5 => vde_reg,
      O => \dout[6]_i_1__1_n_0\
    );
\dout[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A88202A8"
    )
        port map (
      I0 => ade_reg,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[1]\,
      I3 => \adin_reg_reg_n_0_[2]\,
      I4 => \adin_reg_reg_n_0_[3]\,
      O => \dout[6]_i_2__1_n_0\
    );
\dout[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00FDDDD"
    )
        port map (
      I0 => \dout[7]_i_2__0_n_0\,
      I1 => data_o(0),
      I2 => \dout[9]_i_2__1_n_0\,
      I3 => \q_m_reg_reg_n_0_[7]\,
      I4 => vde_reg,
      O => \dout[7]_i_1__1_n_0\
    );
\dout[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75D5FF75"
    )
        port map (
      I0 => ade_reg,
      I1 => \adin_reg_reg_n_0_[3]\,
      I2 => \adin_reg_reg_n_0_[2]\,
      I3 => \adin_reg_reg_n_0_[0]\,
      I4 => \adin_reg_reg_n_0_[1]\,
      O => \dout[7]_i_2__0_n_0\
    );
\dout[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0A3"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[8]\,
      I1 => \dout[9]_i_3__1_n_0\,
      I2 => vde_reg,
      I3 => data_o(0),
      O => \dout[8]_i_1__0_n_0\
    );
\dout[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF55FC"
    )
        port map (
      I0 => \dout[9]_i_2__1_n_0\,
      I1 => \dout[9]_i_3__1_n_0\,
      I2 => data_o(0),
      I3 => vde_reg,
      I4 => \dout_reg[0]_0\,
      O => \dout[9]_i_1__1_n_0\
    );
\dout[9]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[8]\,
      I1 => \cnt[4]_i_5__1_n_0\,
      I2 => \cnt[4]_i_3__1_n_0\,
      O => \dout[9]_i_2__1_n_0\
    );
\dout[9]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D09000F0"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[1]\,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => ade_reg,
      I3 => \adin_reg_reg_n_0_[2]\,
      I4 => \adin_reg_reg_n_0_[3]\,
      O => \dout[9]_i_3__1_n_0\
    );
\dout_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[0]_i_1__1_n_0\,
      Q => Q(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[1]_i_1__1_n_0\,
      Q => Q(1)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[2]_i_1__1_n_0\,
      Q => Q(2)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[3]_i_1__1_n_0\,
      Q => Q(3)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[4]_i_1__1_n_0\,
      Q => Q(4)
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[5]_i_1__1_n_0\,
      Q => Q(5)
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[6]_i_1__1_n_0\,
      Q => Q(6)
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[7]_i_1__1_n_0\,
      Q => Q(7)
    );
\dout_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[8]_i_1__0_n_0\,
      Q => Q(8)
    );
\dout_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[9]_i_1__1_n_0\,
      Q => Q(9)
    );
\n0q_m[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996699996669996"
    )
        port map (
      I0 => \n1q_m[2]_i_2__1_n_0\,
      I1 => \n1q_m[2]_i_3__1_n_0\,
      I2 => \n0q_m[3]_i_3__1_n_0\,
      I3 => \n0q_m[3]_i_2__1_n_0\,
      I4 => \vdin_q_reg_n_0_[0]\,
      I5 => \n0q_m[3]_i_4__1_n_0\,
      O => \n0q_m[1]_i_1__1_n_0\
    );
\n0q_m[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FBB2FBB2DFFF"
    )
        port map (
      I0 => \n0q_m[3]_i_4__1_n_0\,
      I1 => \vdin_q_reg_n_0_[0]\,
      I2 => \n0q_m[3]_i_2__1_n_0\,
      I3 => \n0q_m[3]_i_3__1_n_0\,
      I4 => \n1q_m[2]_i_3__1_n_0\,
      I5 => \n1q_m[2]_i_2__1_n_0\,
      O => \n0q_m[2]_i_1__1_n_0\
    );
\n0q_m[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \n1q_m[2]_i_3__1_n_0\,
      I1 => \n1q_m[2]_i_2__1_n_0\,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => \n0q_m[3]_i_2__1_n_0\,
      I4 => \n0q_m[3]_i_3__1_n_0\,
      I5 => \n0q_m[3]_i_4__1_n_0\,
      O => \n0q_m[3]_i_1__1_n_0\
    );
\n0q_m[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in2_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      I5 => \n0q_m[3]_i_5__1_n_0\,
      O => \n0q_m[3]_i_2__1_n_0\
    );
\n0q_m[3]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \q_m_reg[7]_i_3__1_n_0\,
      I2 => p_0_in1_in,
      I3 => \q_m_reg[7]_i_2__1_n_0\,
      I4 => p_0_in,
      O => \n0q_m[3]_i_3__1_n_0\
    );
\n0q_m[3]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in5_in,
      I2 => p_0_in3_in,
      O => \n0q_m[3]_i_4__1_n_0\
    );
\n0q_m[3]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555566666A66"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => n1d(2),
      I2 => n1d(0),
      I3 => \vdin_q_reg_n_0_[0]\,
      I4 => n1d(1),
      I5 => n1d(3),
      O => \n0q_m[3]_i_5__1_n_0\
    );
\n0q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n0q_m[1]_i_1__1_n_0\,
      Q => \n0q_m_reg_n_0_[1]\,
      R => '0'
    );
\n0q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n0q_m[2]_i_1__1_n_0\,
      Q => \n0q_m_reg_n_0_[2]\,
      R => '0'
    );
\n0q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n0q_m[3]_i_1__1_n_0\,
      Q => \n0q_m_reg_n_0_[3]\,
      R => '0'
    );
\n1d[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => data_o(5),
      I1 => data_o(12),
      I2 => \n1d[0]_i_2_n_0\,
      I3 => data_o(7),
      I4 => data_o(6),
      I5 => data_o(8),
      O => \n1d[0]_i_1_n_0\
    );
\n1d[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data_o(11),
      I1 => data_o(9),
      I2 => data_o(10),
      O => \n1d[0]_i_2_n_0\
    );
\n1d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[1]_i_2_n_0\,
      I2 => \n1d[3]_i_3_n_0\,
      O => \n1d[1]_i_1_n_0\
    );
\n1d[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => data_o(8),
      I1 => data_o(7),
      I2 => data_o(6),
      I3 => data_o(11),
      I4 => data_o(10),
      I5 => data_o(9),
      O => \n1d[1]_i_2_n_0\
    );
\n1d[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E7E7EE87EE8E8E8"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[3]_i_3_n_0\,
      I2 => \n1d[2]_i_2_n_0\,
      I3 => data_o(9),
      I4 => data_o(10),
      I5 => data_o(11),
      O => \n1d[2]_i_1_n_0\
    );
\n1d[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_o(6),
      I1 => data_o(7),
      I2 => data_o(8),
      O => \n1d[2]_i_2_n_0\
    );
\n1d[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880800000000000"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[3]_i_3_n_0\,
      I2 => data_o(8),
      I3 => data_o(7),
      I4 => data_o(6),
      I5 => \n1d[3]_i_4_n_0\,
      O => \n1d[3]_i_1_n_0\
    );
\n1d[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
        port map (
      I0 => data_o(7),
      I1 => data_o(6),
      I2 => data_o(8),
      I3 => data_o(5),
      I4 => data_o(12),
      I5 => \n1d[0]_i_2_n_0\,
      O => \n1d[3]_i_2_n_0\
    );
\n1d[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => data_o(12),
      I1 => data_o(5),
      I2 => data_o(10),
      I3 => data_o(9),
      I4 => data_o(11),
      O => \n1d[3]_i_3_n_0\
    );
\n1d[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_o(9),
      I1 => data_o(10),
      I2 => data_o(11),
      O => \n1d[3]_i_4_n_0\
    );
\n1d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[0]_i_1_n_0\,
      Q => n1d(0),
      R => '0'
    );
\n1d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[1]_i_1_n_0\,
      Q => n1d(1),
      R => '0'
    );
\n1d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[2]_i_1_n_0\,
      Q => n1d(2),
      R => '0'
    );
\n1d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[3]_i_1_n_0\,
      Q => n1d(3),
      R => '0'
    );
\n1q_m[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \n1q_m[2]_i_3__1_n_0\,
      I1 => \n1q_m[2]_i_2__1_n_0\,
      I2 => \n1q_m[3]_i_3__1_n_0\,
      I3 => \n1q_m[3]_i_4__1_n_0\,
      O => \n1q_m[1]_i_1__1_n_0\
    );
\n1q_m[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \n1q_m[3]_i_4__1_n_0\,
      I1 => \n1q_m[2]_i_2__1_n_0\,
      I2 => \n1q_m[2]_i_3__1_n_0\,
      I3 => \n1q_m[3]_i_3__1_n_0\,
      O => \n1q_m[2]_i_1__1_n_0\
    );
\n1q_m[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E1EE178878778"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \q_m_reg[7]_i_2__1_n_0\,
      I2 => q_m_2,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      I5 => p_0_in1_in,
      O => \n1q_m[2]_i_2__1_n_0\
    );
\n1q_m[2]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B42D4BD2"
    )
        port map (
      I0 => \q_m_reg[7]_i_2__1_n_0\,
      I1 => p_0_in3_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      O => \n1q_m[2]_i_3__1_n_0\
    );
\n1q_m[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \n1q_m[3]_i_2__1_n_0\,
      I1 => \n1q_m[3]_i_3__1_n_0\,
      I2 => \n1q_m[3]_i_4__1_n_0\,
      O => \n1q_m[3]_i_1__1_n_0\
    );
\n1q_m[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228882222888228"
    )
        port map (
      I0 => \n1q_m[2]_i_2__1_n_0\,
      I1 => p_0_in5_in,
      I2 => p_0_in4_in,
      I3 => \vdin_q_reg_n_0_[0]\,
      I4 => p_0_in3_in,
      I5 => \q_m_reg[7]_i_2__1_n_0\,
      O => \n1q_m[3]_i_2__1_n_0\
    );
\n1q_m[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC3AAAAAAAA3CC3"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in0_in,
      I2 => \q_m_reg[7]_i_2__1_n_0\,
      I3 => \q_m_reg[7]_i_3__1_n_0\,
      I4 => p_0_in1_in,
      I5 => p_0_in,
      O => \n1q_m[3]_i_3__1_n_0\
    );
\n1q_m[3]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060690"
    )
        port map (
      I0 => p_0_in,
      I1 => p_0_in1_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in3_in,
      I4 => p_0_in5_in,
      O => \n1q_m[3]_i_4__1_n_0\
    );
\n1q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[1]_i_1__1_n_0\,
      Q => \n1q_m_reg_n_0_[1]\,
      R => '0'
    );
\n1q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[2]_i_1__1_n_0\,
      Q => \n1q_m_reg_n_0_[2]\,
      R => '0'
    );
\n1q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[3]_i_1__1_n_0\,
      Q => \n1q_m_reg_n_0_[3]\,
      R => '0'
    );
oserdes_m_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rst,
      I1 => pix_clk_locked,
      O => \^ar\(0)
    );
\q_m_reg[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA800570055FFAA"
    )
        port map (
      I0 => n1d(2),
      I1 => n1d(0),
      I2 => n1d(1),
      I3 => n1d(3),
      I4 => p_0_in5_in,
      I5 => \vdin_q_reg_n_0_[0]\,
      O => q_m_1
    );
\q_m_reg[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in4_in,
      I2 => p_0_in5_in,
      O => q_m_2
    );
\q_m_reg[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in4_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in3_in,
      I4 => \q_m_reg[7]_i_2__1_n_0\,
      O => q_m_3
    );
\q_m_reg[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in2_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      O => q_m_4
    );
\q_m_reg[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \q_m_reg[7]_i_2__1_n_0\,
      I1 => q_m_2,
      I2 => p_0_in2_in,
      I3 => p_0_in3_in,
      I4 => p_0_in1_in,
      O => \q_m_reg[5]_i_1__1_n_0\
    );
\q_m_reg[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in3_in,
      I2 => p_0_in2_in,
      I3 => q_m_2,
      I4 => p_0_in0_in,
      O => q_m_6
    );
\q_m_reg[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => p_0_in,
      I1 => \q_m_reg[7]_i_2__1_n_0\,
      I2 => p_0_in1_in,
      I3 => \q_m_reg[7]_i_3__1_n_0\,
      I4 => p_0_in0_in,
      O => \q_m_reg[7]_i_1__1_n_0\
    );
\q_m_reg[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => n1d(3),
      I1 => n1d(1),
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => n1d(0),
      I4 => n1d(2),
      O => \q_m_reg[7]_i_2__1_n_0\
    );
\q_m_reg[7]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in4_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      O => \q_m_reg[7]_i_3__1_n_0\
    );
\q_m_reg[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005575"
    )
        port map (
      I0 => n1d(2),
      I1 => n1d(0),
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => n1d(1),
      I4 => n1d(3),
      O => \q_m_reg[8]_i_1__1_n_0\
    );
\q_m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \vdin_q_reg_n_0_[0]\,
      Q => \q_m_reg_reg_n_0_[0]\,
      R => '0'
    );
\q_m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_1,
      Q => \q_m_reg_reg_n_0_[1]\,
      R => '0'
    );
\q_m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_2,
      Q => \q_m_reg_reg_n_0_[2]\,
      R => '0'
    );
\q_m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_3,
      Q => \q_m_reg_reg_n_0_[3]\,
      R => '0'
    );
\q_m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_4,
      Q => \q_m_reg_reg_n_0_[4]\,
      R => '0'
    );
\q_m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[5]_i_1__1_n_0\,
      Q => \q_m_reg_reg_n_0_[5]\,
      R => '0'
    );
\q_m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_6,
      Q => \q_m_reg_reg_n_0_[6]\,
      R => '0'
    );
\q_m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[7]_i_1__1_n_0\,
      Q => \q_m_reg_reg_n_0_[7]\,
      R => '0'
    );
\q_m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[8]_i_1__1_n_0\,
      Q => \q_m_reg_reg_n_0_[8]\,
      R => '0'
    );
\vdin_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(5),
      Q => \vdin_q_reg_n_0_[0]\,
      R => '0'
    );
\vdin_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(6),
      Q => p_0_in5_in,
      R => '0'
    );
\vdin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(7),
      Q => p_0_in4_in,
      R => '0'
    );
\vdin_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(8),
      Q => p_0_in3_in,
      R => '0'
    );
\vdin_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(9),
      Q => p_0_in2_in,
      R => '0'
    );
\vdin_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(10),
      Q => p_0_in1_in,
      R => '0'
    );
\vdin_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(11),
      Q => p_0_in0_in,
      R => '0'
    );
\vdin_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(12),
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_text_controller_v1_0_AXI is
  port (
    axi_wready : out STD_LOGIC;
    axi_awready_reg_0 : out STD_LOGIC;
    axi_arready : out STD_LOGIC;
    axi_bvalid : out STD_LOGIC;
    axi_rvalid : out STD_LOGIC;
    axi_aclk : in STD_LOGIC;
    axi_arvalid : in STD_LOGIC;
    axi_aresetn : in STD_LOGIC;
    axi_awvalid : in STD_LOGIC;
    axi_wvalid : in STD_LOGIC;
    axi_bready : in STD_LOGIC;
    axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_text_controller_v1_0_AXI;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_text_controller_v1_0_AXI is
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal \^axi_arready\ : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal \axi_awready0__0\ : STD_LOGIC;
  signal \^axi_awready_reg_0\ : STD_LOGIC;
  signal \^axi_bvalid\ : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal \^axi_rvalid\ : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal \^axi_wready\ : STD_LOGIC;
  signal \axi_wready0__0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_arready_i_1 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of axi_awready0 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of axi_rvalid_i_1 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of axi_wready0 : label is "soft_lutpair49";
begin
  axi_arready <= \^axi_arready\;
  axi_awready_reg_0 <= \^axi_awready_reg_0\;
  axi_bvalid <= \^axi_bvalid\;
  axi_rvalid <= \^axi_rvalid\;
  axi_wready <= \^axi_wready\;
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF700F700F700"
    )
        port map (
      I0 => axi_awvalid,
      I1 => axi_wvalid,
      I2 => \^axi_awready_reg_0\,
      I3 => aw_en_reg_n_0,
      I4 => axi_bready,
      I5 => \^axi_bvalid\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => axi_aclk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => p_0_in
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_arvalid,
      I1 => \^axi_arready\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^axi_arready\,
      R => p_0_in
    );
axi_awready0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => aw_en_reg_n_0,
      I1 => \^axi_awready_reg_0\,
      I2 => axi_wvalid,
      I3 => axi_awvalid,
      O => \axi_awready0__0\
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => axi_aresetn,
      O => p_0_in
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => '1',
      D => \axi_awready0__0\,
      Q => \^axi_awready_reg_0\,
      R => p_0_in
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => \^axi_awready_reg_0\,
      I1 => \^axi_wready\,
      I2 => axi_awvalid,
      I3 => axi_wvalid,
      I4 => axi_bready,
      I5 => \^axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^axi_bvalid\,
      R => p_0_in
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => \^axi_arready\,
      I1 => axi_arvalid,
      I2 => \^axi_rvalid\,
      I3 => axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^axi_rvalid\,
      R => p_0_in
    );
axi_wready0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => aw_en_reg_n_0,
      I1 => \^axi_wready\,
      I2 => axi_wvalid,
      I3 => axi_awvalid,
      O => \axi_wready0__0\
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => '1',
      D => \axi_wready0__0\,
      Q => \^axi_wready\,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1 is
  port (
    iob_data_out : out STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    pix_clk : in STD_LOGIC;
    datain : in STD_LOGIC_VECTOR ( 9 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1 is
  signal slave_shift_out1 : STD_LOGIC;
  signal slave_shift_out2 : STD_LOGIC;
  signal NLW_oserdes_m_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TQ_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of oserdes_m : label is "PRIMITIVE";
  attribute BOX_TYPE of oserdes_s : label is "PRIMITIVE";
begin
oserdes_m: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => datain(0),
      D2 => datain(1),
      D3 => datain(2),
      D4 => datain(3),
      D5 => datain(4),
      D6 => datain(5),
      D7 => datain(6),
      D8 => datain(7),
      OCE => '1',
      OFB => NLW_oserdes_m_OFB_UNCONNECTED,
      OQ => iob_data_out,
      RST => AR(0),
      SHIFTIN1 => slave_shift_out1,
      SHIFTIN2 => slave_shift_out2,
      SHIFTOUT1 => NLW_oserdes_m_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_oserdes_m_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_m_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_m_TFB_UNCONNECTED,
      TQ => NLW_oserdes_m_TQ_UNCONNECTED
    );
oserdes_s: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => '0',
      D2 => '0',
      D3 => datain(8),
      D4 => datain(9),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_oserdes_s_OFB_UNCONNECTED,
      OQ => NLW_oserdes_s_OQ_UNCONNECTED,
      RST => AR(0),
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => slave_shift_out1,
      SHIFTOUT2 => slave_shift_out2,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_s_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_s_TFB_UNCONNECTED,
      TQ => NLW_oserdes_s_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_1 is
  port (
    iob_data_out : out STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    pix_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_1 : entity is "serdes_10_to_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_1 is
  signal slave_shift_out1 : STD_LOGIC;
  signal slave_shift_out2 : STD_LOGIC;
  signal NLW_oserdes_m_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TQ_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of oserdes_m : label is "PRIMITIVE";
  attribute BOX_TYPE of oserdes_s : label is "PRIMITIVE";
begin
oserdes_m: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => '0',
      D2 => '0',
      D3 => '0',
      D4 => '0',
      D5 => '0',
      D6 => '1',
      D7 => '1',
      D8 => '1',
      OCE => '1',
      OFB => NLW_oserdes_m_OFB_UNCONNECTED,
      OQ => iob_data_out,
      RST => AR(0),
      SHIFTIN1 => slave_shift_out1,
      SHIFTIN2 => slave_shift_out2,
      SHIFTOUT1 => NLW_oserdes_m_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_oserdes_m_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_m_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_m_TFB_UNCONNECTED,
      TQ => NLW_oserdes_m_TQ_UNCONNECTED
    );
oserdes_s: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => '0',
      D2 => '0',
      D3 => '1',
      D4 => '1',
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_oserdes_s_OFB_UNCONNECTED,
      OQ => NLW_oserdes_s_OQ_UNCONNECTED,
      RST => AR(0),
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => slave_shift_out1,
      SHIFTOUT2 => slave_shift_out2,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_s_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_s_TFB_UNCONNECTED,
      TQ => NLW_oserdes_s_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_2 is
  port (
    iob_data_out : out STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    pix_clk : in STD_LOGIC;
    datain : in STD_LOGIC_VECTOR ( 9 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_2 : entity is "serdes_10_to_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_2 is
  signal slave_shift_out1 : STD_LOGIC;
  signal slave_shift_out2 : STD_LOGIC;
  signal NLW_oserdes_m_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TQ_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of oserdes_m : label is "PRIMITIVE";
  attribute BOX_TYPE of oserdes_s : label is "PRIMITIVE";
begin
oserdes_m: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => datain(0),
      D2 => datain(1),
      D3 => datain(2),
      D4 => datain(3),
      D5 => datain(4),
      D6 => datain(5),
      D7 => datain(6),
      D8 => datain(7),
      OCE => '1',
      OFB => NLW_oserdes_m_OFB_UNCONNECTED,
      OQ => iob_data_out,
      RST => AR(0),
      SHIFTIN1 => slave_shift_out1,
      SHIFTIN2 => slave_shift_out2,
      SHIFTOUT1 => NLW_oserdes_m_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_oserdes_m_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_m_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_m_TFB_UNCONNECTED,
      TQ => NLW_oserdes_m_TQ_UNCONNECTED
    );
oserdes_s: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => '0',
      D2 => '0',
      D3 => datain(8),
      D4 => datain(9),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_oserdes_s_OFB_UNCONNECTED,
      OQ => NLW_oserdes_s_OQ_UNCONNECTED,
      RST => AR(0),
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => slave_shift_out1,
      SHIFTOUT2 => slave_shift_out2,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_s_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_s_TFB_UNCONNECTED,
      TQ => NLW_oserdes_s_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_3 is
  port (
    iob_data_out : out STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    pix_clk : in STD_LOGIC;
    datain : in STD_LOGIC_VECTOR ( 9 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_3 : entity is "serdes_10_to_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_3 is
  signal slave_shift_out1 : STD_LOGIC;
  signal slave_shift_out2 : STD_LOGIC;
  signal NLW_oserdes_m_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TQ_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of oserdes_m : label is "PRIMITIVE";
  attribute BOX_TYPE of oserdes_s : label is "PRIMITIVE";
begin
oserdes_m: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => datain(0),
      D2 => datain(1),
      D3 => datain(2),
      D4 => datain(3),
      D5 => datain(4),
      D6 => datain(5),
      D7 => datain(6),
      D8 => datain(7),
      OCE => '1',
      OFB => NLW_oserdes_m_OFB_UNCONNECTED,
      OQ => iob_data_out,
      RST => AR(0),
      SHIFTIN1 => slave_shift_out1,
      SHIFTIN2 => slave_shift_out2,
      SHIFTOUT1 => NLW_oserdes_m_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_oserdes_m_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_m_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_m_TFB_UNCONNECTED,
      TQ => NLW_oserdes_m_TQ_UNCONNECTED
    );
oserdes_s: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => '0',
      D2 => '0',
      D3 => datain(8),
      D4 => datain(9),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_oserdes_s_OFB_UNCONNECTED,
      OQ => NLW_oserdes_s_OQ_UNCONNECTED,
      RST => AR(0),
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => slave_shift_out1,
      SHIFTOUT2 => slave_shift_out2,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_s_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_s_TFB_UNCONNECTED,
      TQ => NLW_oserdes_s_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sine_table is
  port (
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \red6__17_i_67\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \yaw_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \yaw_reg[7]_0\ : out STD_LOGIC;
    \yaw_reg[6]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    red70_in : out STD_LOGIC_VECTOR ( 30 downto 0 );
    A : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \red6__7_i_12\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \yaw_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \yaw_reg[7]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \red6__11_i_32\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \red6__11_i_12\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cos_yaw : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \yaw_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \yaw_reg[7]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \yaw_reg[7]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \yaw_reg[7]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \yaw_reg[7]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \yaw_reg[7]_7\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \red6__17_i_46_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \translated_vertex3_2D[0]0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \red6__6\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \red6__6_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \red6__6_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__6_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__4_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__4_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__4_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_4_in : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \red6__9\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \red6__9_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__9_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__8_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__8_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__8_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__8_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \red6__8_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \red6__13_i_37\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_in : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \red6__13\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \red6__13_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__13_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__12\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__12_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__12_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__12_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__12_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \red6__12_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \red6__13_i_48\ : in STD_LOGIC;
    \red6__13_i_48_0\ : in STD_LOGIC;
    \red6__13_i_45_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \red6__13_i_45_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \red6__6_3\ : in STD_LOGIC;
    \vertex1_2D[0]4\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \red6__13_i_78\ : in STD_LOGIC;
    \red6__13_i_64\ : in STD_LOGIC;
    \red6__13_i_64_0\ : in STD_LOGIC;
    \red6__13_i_64_1\ : in STD_LOGIC;
    \red6__13_i_64_2\ : in STD_LOGIC;
    \red6__13_i_46\ : in STD_LOGIC;
    \red6__13_i_46_0\ : in STD_LOGIC;
    \red6__13_i_46_1\ : in STD_LOGIC;
    \red6__13_i_46_2\ : in STD_LOGIC;
    \red6__13_i_27\ : in STD_LOGIC;
    \red6__13_i_27_0\ : in STD_LOGIC;
    \red6__13_i_27_1\ : in STD_LOGIC;
    p_5_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sine_table;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sine_table is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^cos_yaw\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \data0_carry__0_n_0\ : STD_LOGIC;
  signal \data0_carry__0_n_1\ : STD_LOGIC;
  signal \data0_carry__0_n_2\ : STD_LOGIC;
  signal \data0_carry__0_n_3\ : STD_LOGIC;
  signal \data0_carry__0_n_4\ : STD_LOGIC;
  signal \data0_carry__0_n_5\ : STD_LOGIC;
  signal \data0_carry__0_n_6\ : STD_LOGIC;
  signal \data0_carry__0_n_7\ : STD_LOGIC;
  signal \data0_carry__1_n_0\ : STD_LOGIC;
  signal \data0_carry__1_n_1\ : STD_LOGIC;
  signal \data0_carry__1_n_2\ : STD_LOGIC;
  signal \data0_carry__1_n_3\ : STD_LOGIC;
  signal \data0_carry__1_n_4\ : STD_LOGIC;
  signal \data0_carry__1_n_5\ : STD_LOGIC;
  signal \data0_carry__1_n_6\ : STD_LOGIC;
  signal \data0_carry__1_n_7\ : STD_LOGIC;
  signal \data0_carry__2_n_7\ : STD_LOGIC;
  signal data0_carry_n_0 : STD_LOGIC;
  signal data0_carry_n_1 : STD_LOGIC;
  signal data0_carry_n_2 : STD_LOGIC;
  signal data0_carry_n_3 : STD_LOGIC;
  signal data0_carry_n_4 : STD_LOGIC;
  signal data0_carry_n_5 : STD_LOGIC;
  signal data0_carry_n_6 : STD_LOGIC;
  signal \g0_b2__0_i_6_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal p_1_in : STD_LOGIC_VECTOR ( 30 to 30 );
  signal \red6__11_i_1_n_2\ : STD_LOGIC;
  signal \red6__11_i_1_n_3\ : STD_LOGIC;
  signal \red6__11_i_2_n_0\ : STD_LOGIC;
  signal \red6__11_i_2_n_1\ : STD_LOGIC;
  signal \red6__11_i_2_n_2\ : STD_LOGIC;
  signal \red6__11_i_2_n_3\ : STD_LOGIC;
  signal \red6__11_i_3_n_0\ : STD_LOGIC;
  signal \red6__11_i_3_n_1\ : STD_LOGIC;
  signal \red6__11_i_3_n_2\ : STD_LOGIC;
  signal \red6__11_i_3_n_3\ : STD_LOGIC;
  signal \red6__11_i_4_n_0\ : STD_LOGIC;
  signal \red6__11_i_4_n_1\ : STD_LOGIC;
  signal \red6__11_i_4_n_2\ : STD_LOGIC;
  signal \red6__11_i_4_n_3\ : STD_LOGIC;
  signal \red6__11_i_5_n_0\ : STD_LOGIC;
  signal \red6__11_i_5_n_1\ : STD_LOGIC;
  signal \red6__11_i_5_n_2\ : STD_LOGIC;
  signal \red6__11_i_5_n_3\ : STD_LOGIC;
  signal \red6__13_i_15_n_0\ : STD_LOGIC;
  signal \red6__13_i_1_n_0\ : STD_LOGIC;
  signal \red6__13_i_1_n_1\ : STD_LOGIC;
  signal \red6__13_i_1_n_2\ : STD_LOGIC;
  signal \red6__13_i_1_n_3\ : STD_LOGIC;
  signal \red6__13_i_2_n_0\ : STD_LOGIC;
  signal \red6__13_i_2_n_1\ : STD_LOGIC;
  signal \red6__13_i_2_n_2\ : STD_LOGIC;
  signal \red6__13_i_2_n_3\ : STD_LOGIC;
  signal \red6__13_i_3_n_0\ : STD_LOGIC;
  signal \red6__13_i_3_n_1\ : STD_LOGIC;
  signal \red6__13_i_3_n_2\ : STD_LOGIC;
  signal \red6__13_i_3_n_3\ : STD_LOGIC;
  signal \red6__13_i_62_n_0\ : STD_LOGIC;
  signal \red6__13_i_63_n_0\ : STD_LOGIC;
  signal \red6__15_i_106_n_0\ : STD_LOGIC;
  signal \red6__15_i_106_n_1\ : STD_LOGIC;
  signal \red6__15_i_106_n_2\ : STD_LOGIC;
  signal \red6__15_i_106_n_3\ : STD_LOGIC;
  signal \red6__15_i_112_n_0\ : STD_LOGIC;
  signal \red6__15_i_112_n_1\ : STD_LOGIC;
  signal \red6__15_i_112_n_2\ : STD_LOGIC;
  signal \red6__15_i_112_n_3\ : STD_LOGIC;
  signal \red6__15_i_118_n_0\ : STD_LOGIC;
  signal \red6__15_i_118_n_1\ : STD_LOGIC;
  signal \red6__15_i_118_n_2\ : STD_LOGIC;
  signal \red6__15_i_118_n_3\ : STD_LOGIC;
  signal \red6__15_i_124_n_0\ : STD_LOGIC;
  signal \red6__15_i_124_n_1\ : STD_LOGIC;
  signal \red6__15_i_124_n_2\ : STD_LOGIC;
  signal \red6__15_i_124_n_3\ : STD_LOGIC;
  signal \red6__15_i_95_n_0\ : STD_LOGIC;
  signal \red6__15_i_95_n_1\ : STD_LOGIC;
  signal \red6__15_i_95_n_2\ : STD_LOGIC;
  signal \red6__15_i_95_n_3\ : STD_LOGIC;
  signal \red6__15_i_96_n_0\ : STD_LOGIC;
  signal \red6__15_i_96_n_1\ : STD_LOGIC;
  signal \red6__15_i_96_n_2\ : STD_LOGIC;
  signal \red6__15_i_96_n_3\ : STD_LOGIC;
  signal \red6__17_i_105_n_0\ : STD_LOGIC;
  signal \red6__17_i_109_n_0\ : STD_LOGIC;
  signal \red6__17_i_110_n_0\ : STD_LOGIC;
  signal \red6__17_i_111_n_0\ : STD_LOGIC;
  signal \red6__17_i_27_n_0\ : STD_LOGIC;
  signal \red6__17_i_27_n_1\ : STD_LOGIC;
  signal \red6__17_i_27_n_2\ : STD_LOGIC;
  signal \red6__17_i_27_n_3\ : STD_LOGIC;
  signal \red6__17_i_45_n_3\ : STD_LOGIC;
  signal \red6__17_i_46_n_0\ : STD_LOGIC;
  signal \red6__17_i_46_n_1\ : STD_LOGIC;
  signal \red6__17_i_46_n_2\ : STD_LOGIC;
  signal \red6__17_i_46_n_3\ : STD_LOGIC;
  signal \red6__17_i_47_n_0\ : STD_LOGIC;
  signal \red6__17_i_47_n_1\ : STD_LOGIC;
  signal \red6__17_i_47_n_2\ : STD_LOGIC;
  signal \red6__17_i_47_n_3\ : STD_LOGIC;
  signal \red6__17_i_48_n_0\ : STD_LOGIC;
  signal \red6__17_i_49_n_0\ : STD_LOGIC;
  signal \red6__17_i_50_n_0\ : STD_LOGIC;
  signal \red6__17_i_51_n_0\ : STD_LOGIC;
  signal \red6__17_i_52_n_0\ : STD_LOGIC;
  signal \red6__17_i_53_n_0\ : STD_LOGIC;
  signal \red6__17_i_54_n_0\ : STD_LOGIC;
  signal \red6__17_i_55_n_0\ : STD_LOGIC;
  signal \red6__17_i_68_n_0\ : STD_LOGIC;
  signal \red6__17_i_69_n_0\ : STD_LOGIC;
  signal \red6__17_i_69_n_1\ : STD_LOGIC;
  signal \red6__17_i_69_n_2\ : STD_LOGIC;
  signal \red6__17_i_69_n_3\ : STD_LOGIC;
  signal \red6__17_i_70_n_0\ : STD_LOGIC;
  signal \red6__17_i_71_n_0\ : STD_LOGIC;
  signal \red6__17_i_72_n_0\ : STD_LOGIC;
  signal \red6__17_i_73_n_0\ : STD_LOGIC;
  signal \red6__17_i_74_n_0\ : STD_LOGIC;
  signal \red6__17_i_75_n_0\ : STD_LOGIC;
  signal \red6__17_i_76_n_0\ : STD_LOGIC;
  signal \red6__17_i_77_n_0\ : STD_LOGIC;
  signal \red6__17_i_83_n_0\ : STD_LOGIC;
  signal \red6__17_i_83_n_1\ : STD_LOGIC;
  signal \red6__17_i_83_n_2\ : STD_LOGIC;
  signal \red6__17_i_83_n_3\ : STD_LOGIC;
  signal \red6__17_i_84_n_0\ : STD_LOGIC;
  signal \red6__17_i_85_n_0\ : STD_LOGIC;
  signal \red6__17_i_86_n_0\ : STD_LOGIC;
  signal \red6__17_i_87_n_0\ : STD_LOGIC;
  signal \red6__17_i_88_n_0\ : STD_LOGIC;
  signal \red6__17_i_89_n_0\ : STD_LOGIC;
  signal \red6__17_i_90_n_0\ : STD_LOGIC;
  signal \red6__17_i_91_n_0\ : STD_LOGIC;
  signal \red6__1_i_15_n_3\ : STD_LOGIC;
  signal \red6__1_i_16_n_0\ : STD_LOGIC;
  signal \red6__1_i_1_n_0\ : STD_LOGIC;
  signal \red6__1_i_1_n_1\ : STD_LOGIC;
  signal \red6__1_i_1_n_2\ : STD_LOGIC;
  signal \red6__1_i_1_n_3\ : STD_LOGIC;
  signal \red6__1_i_21_n_0\ : STD_LOGIC;
  signal \red6__1_i_23_n_0\ : STD_LOGIC;
  signal \red6__1_i_24_n_0\ : STD_LOGIC;
  signal \red6__1_i_2_n_0\ : STD_LOGIC;
  signal \red6__1_i_2_n_1\ : STD_LOGIC;
  signal \red6__1_i_2_n_2\ : STD_LOGIC;
  signal \red6__1_i_2_n_3\ : STD_LOGIC;
  signal \red6__1_i_3_n_0\ : STD_LOGIC;
  signal \red6__1_i_3_n_1\ : STD_LOGIC;
  signal \red6__1_i_3_n_2\ : STD_LOGIC;
  signal \red6__1_i_3_n_3\ : STD_LOGIC;
  signal \red6__1_i_8_n_3\ : STD_LOGIC;
  signal \red6__7_i_1_n_2\ : STD_LOGIC;
  signal \red6__7_i_1_n_3\ : STD_LOGIC;
  signal \red6__7_i_2_n_0\ : STD_LOGIC;
  signal \red6__7_i_2_n_1\ : STD_LOGIC;
  signal \red6__7_i_2_n_2\ : STD_LOGIC;
  signal \red6__7_i_2_n_3\ : STD_LOGIC;
  signal \red6__7_i_3_n_0\ : STD_LOGIC;
  signal \red6__7_i_3_n_1\ : STD_LOGIC;
  signal \red6__7_i_3_n_2\ : STD_LOGIC;
  signal \red6__7_i_3_n_3\ : STD_LOGIC;
  signal \red6__7_i_4_n_0\ : STD_LOGIC;
  signal \red6__7_i_4_n_1\ : STD_LOGIC;
  signal \red6__7_i_4_n_2\ : STD_LOGIC;
  signal \red6__7_i_4_n_3\ : STD_LOGIC;
  signal \red6__7_i_5_n_0\ : STD_LOGIC;
  signal \red6__7_i_5_n_1\ : STD_LOGIC;
  signal \red6__7_i_5_n_2\ : STD_LOGIC;
  signal \red6__7_i_5_n_3\ : STD_LOGIC;
  signal \red6__9_i_15_n_0\ : STD_LOGIC;
  signal \red6__9_i_1_n_0\ : STD_LOGIC;
  signal \red6__9_i_1_n_1\ : STD_LOGIC;
  signal \red6__9_i_1_n_2\ : STD_LOGIC;
  signal \red6__9_i_1_n_3\ : STD_LOGIC;
  signal \red6__9_i_2_n_0\ : STD_LOGIC;
  signal \red6__9_i_2_n_1\ : STD_LOGIC;
  signal \red6__9_i_2_n_2\ : STD_LOGIC;
  signal \red6__9_i_2_n_3\ : STD_LOGIC;
  signal \red6__9_i_3_n_0\ : STD_LOGIC;
  signal \red6__9_i_3_n_1\ : STD_LOGIC;
  signal \red6__9_i_3_n_2\ : STD_LOGIC;
  signal \red6__9_i_3_n_3\ : STD_LOGIC;
  signal red6_i_1_n_2 : STD_LOGIC;
  signal red6_i_1_n_3 : STD_LOGIC;
  signal red6_i_2_n_0 : STD_LOGIC;
  signal red6_i_2_n_1 : STD_LOGIC;
  signal red6_i_2_n_2 : STD_LOGIC;
  signal red6_i_2_n_3 : STD_LOGIC;
  signal red6_i_3_n_0 : STD_LOGIC;
  signal red6_i_3_n_1 : STD_LOGIC;
  signal red6_i_3_n_2 : STD_LOGIC;
  signal red6_i_3_n_3 : STD_LOGIC;
  signal red6_i_4_n_0 : STD_LOGIC;
  signal red6_i_4_n_1 : STD_LOGIC;
  signal red6_i_4_n_2 : STD_LOGIC;
  signal red6_i_4_n_3 : STD_LOGIC;
  signal red6_i_5_n_0 : STD_LOGIC;
  signal red6_i_5_n_1 : STD_LOGIC;
  signal red6_i_5_n_2 : STD_LOGIC;
  signal red6_i_5_n_3 : STD_LOGIC;
  signal \^sel\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^yaw_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^yaw_reg[6]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^yaw_reg[7]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^yaw_reg[7]_0\ : STD_LOGIC;
  signal \NLW_data0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red6__11_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red6__11_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_red6__13_i_45_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__13_i_45_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red6__17_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_red6__17_i_45_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red6__17_i_45_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red6__17_i_47_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__17_i_69_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__17_i_83_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__1_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red6__1_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red6__1_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red6__1_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red6__7_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red6__7_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_red6_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_red6_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \g0_b2__0_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \g0_b2__0_i_2\ : label is "soft_lutpair50";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \red6__15_i_106\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__15_i_112\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__15_i_118\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__15_i_124\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__15_i_95\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__15_i_96\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__17_i_27\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__17_i_45\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__17_i_46\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__17_i_47\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__17_i_69\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__17_i_83\ : label is 35;
begin
  CO(0) <= \^co\(0);
  O(0) <= \^o\(0);
  cos_yaw(11 downto 0) <= \^cos_yaw\(11 downto 0);
  sel(4 downto 0) <= \^sel\(4 downto 0);
  \yaw_reg[0]\(0) <= \^yaw_reg[0]\(0);
  \yaw_reg[6]\(2 downto 0) <= \^yaw_reg[6]\(2 downto 0);
  \yaw_reg[7]\(3 downto 0) <= \^yaw_reg[7]\(3 downto 0);
  \yaw_reg[7]_0\ <= \^yaw_reg[7]_0\;
data0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => data0_carry_n_0,
      CO(2) => data0_carry_n_1,
      CO(1) => data0_carry_n_2,
      CO(0) => data0_carry_n_3,
      CYINIT => p_0_in(0),
      DI(3 downto 0) => B"0000",
      O(3) => data0_carry_n_4,
      O(2) => data0_carry_n_5,
      O(1) => data0_carry_n_6,
      O(0) => \^o\(0),
      S(3 downto 0) => p_0_in(4 downto 1)
    );
\data0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => data0_carry_n_0,
      CO(3) => \data0_carry__0_n_0\,
      CO(2) => \data0_carry__0_n_1\,
      CO(1) => \data0_carry__0_n_2\,
      CO(0) => \data0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \data0_carry__0_n_4\,
      O(2) => \data0_carry__0_n_5\,
      O(1) => \data0_carry__0_n_6\,
      O(0) => \data0_carry__0_n_7\,
      S(3 downto 0) => p_0_in(8 downto 5)
    );
\data0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_out(10),
      O => p_0_in(8)
    );
\data0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_out(9),
      O => p_0_in(7)
    );
\data0_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_out(8),
      O => p_0_in(6)
    );
\data0_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_out(7),
      O => p_0_in(5)
    );
\data0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data0_carry__0_n_0\,
      CO(3) => \data0_carry__1_n_0\,
      CO(2) => \data0_carry__1_n_1\,
      CO(1) => \data0_carry__1_n_2\,
      CO(0) => \data0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \data0_carry__1_n_4\,
      O(2) => \data0_carry__1_n_5\,
      O(1) => \data0_carry__1_n_6\,
      O(0) => \data0_carry__1_n_7\,
      S(3 downto 0) => p_0_in(12 downto 9)
    );
\data0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_out(14),
      O => p_0_in(12)
    );
\data0_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_out(13),
      O => p_0_in(11)
    );
\data0_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_out(12),
      O => p_0_in(10)
    );
\data0_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_out(11),
      O => p_0_in(9)
    );
\data0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data0_carry__1_n_0\,
      CO(3 downto 2) => \NLW_data0_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^co\(0),
      CO(0) => \NLW_data0_carry__2_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_data0_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => \data0_carry__2_n_7\,
      S(3 downto 1) => B"001",
      S(0) => p_0_in(13)
    );
\data0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_out(15),
      O => p_0_in(13)
    );
data0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_out(6),
      O => p_0_in(4)
    );
data0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_out(5),
      O => p_0_in(3)
    );
data0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_out(4),
      O => p_0_in(2)
    );
data0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^yaw_reg[0]\(0),
      O => p_0_in(1)
    );
\g0_b10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE3369552926CC66"
    )
        port map (
      I0 => Q(0),
      I1 => \^sel\(0),
      I2 => \^sel\(1),
      I3 => \^sel\(2),
      I4 => \^sel\(3),
      I5 => \^sel\(4),
      O => p_0_out(10)
    );
\g0_b11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC38E664DB496B4"
    )
        port map (
      I0 => Q(0),
      I1 => \^sel\(0),
      I2 => \^sel\(1),
      I3 => \^sel\(2),
      I4 => \^sel\(3),
      I5 => \^sel\(4),
      O => p_0_out(11)
    );
\g0_b12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFC0F878E38E738"
    )
        port map (
      I0 => Q(0),
      I1 => \^sel\(0),
      I2 => \^sel\(1),
      I3 => \^sel\(2),
      I4 => \^sel\(3),
      I5 => \^sel\(4),
      O => p_0_out(12)
    );
\g0_b13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF007F03F07C0"
    )
        port map (
      I0 => Q(0),
      I1 => \^sel\(0),
      I2 => \^sel\(1),
      I3 => \^sel\(2),
      I4 => \^sel\(3),
      I5 => \^sel\(4),
      O => p_0_out(13)
    );
\g0_b14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF8003FF800"
    )
        port map (
      I0 => Q(0),
      I1 => \^sel\(0),
      I2 => \^sel\(1),
      I3 => \^sel\(2),
      I4 => \^sel\(3),
      I5 => \^sel\(4),
      O => p_0_out(14)
    );
\g0_b15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \^sel\(0),
      I1 => \^sel\(1),
      I2 => \^sel\(2),
      I3 => \^sel\(3),
      I4 => \^sel\(4),
      O => p_0_out(15)
    );
\g0_b2__0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4EB7A32A5F099157"
    )
        port map (
      I0 => Q(0),
      I1 => \^sel\(0),
      I2 => \^sel\(1),
      I3 => \^sel\(2),
      I4 => \^sel\(3),
      I5 => \^sel\(4),
      O => p_0_in(0)
    );
\g0_b2__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(5),
      I3 => Q(6),
      O => \^sel\(0)
    );
\g0_b2__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"969696AA"
    )
        port map (
      I0 => Q(2),
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(0),
      I4 => Q(1),
      O => \^sel\(1)
    );
\g0_b2__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA55565556AAAA"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(5),
      I5 => Q(6),
      O => \^sel\(2)
    );
\g0_b2__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666666666666666A"
    )
        port map (
      I0 => Q(4),
      I1 => \g0_b2__0_i_6_n_0\,
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => \^sel\(3)
    );
\g0_b2__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => Q(5),
      I1 => \red6__6_3\,
      I2 => Q(6),
      O => \^sel\(4)
    );
\g0_b2__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      O => \g0_b2__0_i_6_n_0\
    );
\g0_b3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6B6EBCE537B6012"
    )
        port map (
      I0 => Q(0),
      I1 => \^sel\(0),
      I2 => \^sel\(1),
      I3 => \^sel\(2),
      I4 => \^sel\(3),
      I5 => \^sel\(4),
      O => \^yaw_reg[0]\(0)
    );
\g0_b4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F7A0D6821CF577C"
    )
        port map (
      I0 => Q(0),
      I1 => \^sel\(0),
      I2 => \^sel\(1),
      I3 => \^sel\(2),
      I4 => \^sel\(3),
      I5 => \^sel\(4),
      O => p_0_out(4)
    );
\g0_b5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C630681673B7C500"
    )
        port map (
      I0 => Q(0),
      I1 => \^sel\(0),
      I2 => \^sel\(1),
      I3 => \^sel\(2),
      I4 => \^sel\(3),
      I5 => \^sel\(4),
      O => p_0_out(5)
    );
\g0_b6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0D253BA528539AA"
    )
        port map (
      I0 => Q(0),
      I1 => \^sel\(0),
      I2 => \^sel\(1),
      I3 => \^sel\(2),
      I4 => \^sel\(3),
      I5 => \^sel\(4),
      O => p_0_out(6)
    );
\g0_b7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0B33D7CCCD301CC"
    )
        port map (
      I0 => Q(0),
      I1 => \^sel\(0),
      I2 => \^sel\(1),
      I3 => \^sel\(2),
      I4 => \^sel\(3),
      I5 => \^sel\(4),
      O => p_0_out(7)
    );
\g0_b8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E58C54FF6A4F01F0"
    )
        port map (
      I0 => Q(0),
      I1 => \^sel\(0),
      I2 => \^sel\(1),
      I3 => \^sel\(2),
      I4 => \^sel\(3),
      I5 => \^sel\(4),
      O => p_0_out(8)
    );
\g0_b9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F92ACC00736A54AA"
    )
        port map (
      I0 => Q(0),
      I1 => \^sel\(0),
      I2 => \^sel\(1),
      I3 => \^sel\(2),
      I4 => \^sel\(3),
      I5 => \^sel\(4),
      O => p_0_out(9)
    );
\red6__11_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__11_i_2_n_0\,
      CO(3 downto 2) => \NLW_red6__11_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \red6__11_i_1_n_2\,
      CO(0) => \red6__11_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red6__12_3\(0),
      DI(0) => p_3_in(28),
      O(3) => \NLW_red6__11_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => \red6__11_i_12\(15 downto 13),
      S(3 downto 2) => B"01",
      S(1 downto 0) => \red6__12_4\(1 downto 0)
    );
\red6__11_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__11_i_3_n_0\,
      CO(3) => \red6__11_i_2_n_0\,
      CO(2) => \red6__11_i_2_n_1\,
      CO(1) => \red6__11_i_2_n_2\,
      CO(0) => \red6__11_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_3_in(27 downto 24),
      O(3 downto 0) => \red6__11_i_12\(12 downto 9),
      S(3 downto 0) => \red6__12_2\(3 downto 0)
    );
\red6__11_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__11_i_4_n_0\,
      CO(3) => \red6__11_i_3_n_0\,
      CO(2) => \red6__11_i_3_n_1\,
      CO(1) => \red6__11_i_3_n_2\,
      CO(0) => \red6__11_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_3_in(23 downto 20),
      O(3 downto 0) => \red6__11_i_12\(8 downto 5),
      S(3 downto 0) => \red6__12_1\(3 downto 0)
    );
\red6__11_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__11_i_5_n_0\,
      CO(3) => \red6__11_i_4_n_0\,
      CO(2) => \red6__11_i_4_n_1\,
      CO(1) => \red6__11_i_4_n_2\,
      CO(0) => \red6__11_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_3_in(19 downto 16),
      O(3 downto 0) => \red6__11_i_12\(4 downto 1),
      S(3 downto 0) => \red6__12_0\(3 downto 0)
    );
\red6__11_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__13_i_1_n_0\,
      CO(3) => \red6__11_i_5_n_0\,
      CO(2) => \red6__11_i_5_n_1\,
      CO(1) => \red6__11_i_5_n_2\,
      CO(0) => \red6__11_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_3_in(15 downto 12),
      O(3) => \red6__11_i_12\(0),
      O(2 downto 0) => \red6__11_i_32\(14 downto 12),
      S(3 downto 0) => \red6__12\(3 downto 0)
    );
\red6__13_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__13_i_2_n_0\,
      CO(3) => \red6__13_i_1_n_0\,
      CO(2) => \red6__13_i_1_n_1\,
      CO(1) => \red6__13_i_1_n_2\,
      CO(0) => \red6__13_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_3_in(11 downto 8),
      O(3 downto 0) => \red6__11_i_32\(11 downto 8),
      S(3 downto 0) => \red6__13_1\(3 downto 0)
    );
\red6__13_i_101\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44F4"
    )
        port map (
      I0 => \red6__13_i_48\,
      I1 => data0_carry_n_5,
      I2 => p_0_out(5),
      I3 => \red6__13_i_48_0\,
      O => \^cos_yaw\(1)
    );
\red6__13_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_3_in(3),
      I1 => \^yaw_reg[7]\(3),
      O => \red6__13_i_15_n_0\
    );
\red6__13_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__13_i_3_n_0\,
      CO(3) => \red6__13_i_2_n_0\,
      CO(2) => \red6__13_i_2_n_1\,
      CO(1) => \red6__13_i_2_n_2\,
      CO(0) => \red6__13_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_3_in(7 downto 4),
      O(3 downto 0) => \red6__11_i_32\(7 downto 4),
      S(3 downto 0) => \red6__13_0\(3 downto 0)
    );
\red6__13_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red6__13_i_3_n_0\,
      CO(2) => \red6__13_i_3_n_1\,
      CO(1) => \red6__13_i_3_n_2\,
      CO(0) => \red6__13_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => p_3_in(3 downto 0),
      O(3 downto 0) => \red6__11_i_32\(3 downto 0),
      S(3) => \red6__13_i_15_n_0\,
      S(2 downto 0) => \red6__13\(2 downto 0)
    );
\red6__13_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__13_i_37\(0),
      CO(3 downto 2) => \NLW_red6__13_i_45_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \yaw_reg[7]_1\(0),
      CO(0) => \NLW_red6__13_i_45_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \red6__13_i_62_n_0\,
      O(3 downto 1) => \NLW_red6__13_i_45_O_UNCONNECTED\(3 downto 1),
      O(0) => \yaw_reg[7]_2\(0),
      S(3 downto 1) => B"001",
      S(0) => \red6__13_i_63_n_0\
    );
\red6__13_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0405"
    )
        port map (
      I0 => \^yaw_reg[7]\(3),
      I1 => \red6__13_i_45_0\(0),
      I2 => \red6__13_i_45_1\,
      I3 => Q(7),
      O => \yaw_reg[7]_3\(0)
    );
\red6__13_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44B444BBBB4BBB44"
    )
        port map (
      I0 => \^cos_yaw\(11),
      I1 => \red6__13_i_27_1\,
      I2 => \red6__13_i_45_0\(0),
      I3 => \red6__13_i_45_1\,
      I4 => Q(7),
      I5 => \^yaw_reg[7]\(3),
      O => \yaw_reg[7]_7\(2)
    );
\red6__13_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^cos_yaw\(10),
      I1 => \red6__13_i_27_0\,
      I2 => \red6__13_i_27_1\,
      I3 => \^cos_yaw\(11),
      O => \yaw_reg[7]_7\(1)
    );
\red6__13_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^cos_yaw\(9),
      I1 => \red6__13_i_27\,
      I2 => \red6__13_i_27_0\,
      I3 => \^cos_yaw\(10),
      O => \yaw_reg[7]_7\(0)
    );
\red6__13_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0455"
    )
        port map (
      I0 => \^yaw_reg[7]_0\,
      I1 => \red6__13_i_45_0\(0),
      I2 => \red6__13_i_45_1\,
      I3 => Q(7),
      O => \red6__13_i_62_n_0\
    );
\red6__13_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => \^yaw_reg[7]_0\,
      I1 => \red6__13_i_45_0\(0),
      I2 => \red6__13_i_45_1\,
      I3 => Q(7),
      O => \red6__13_i_63_n_0\
    );
\red6__13_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^cos_yaw\(8),
      I1 => \red6__13_i_46_2\,
      I2 => \red6__13_i_27\,
      I3 => \^cos_yaw\(9),
      O => \yaw_reg[7]_6\(3)
    );
\red6__13_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^cos_yaw\(7),
      I1 => \red6__13_i_46_1\,
      I2 => \red6__13_i_46_2\,
      I3 => \^cos_yaw\(8),
      O => \yaw_reg[7]_6\(2)
    );
\red6__13_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^cos_yaw\(6),
      I1 => \red6__13_i_46_0\,
      I2 => \red6__13_i_46_1\,
      I3 => \^cos_yaw\(7),
      O => \yaw_reg[7]_6\(1)
    );
\red6__13_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^cos_yaw\(5),
      I1 => \red6__13_i_46\,
      I2 => \red6__13_i_46_0\,
      I3 => \^cos_yaw\(6),
      O => \yaw_reg[7]_6\(0)
    );
\red6__13_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44F4"
    )
        port map (
      I0 => \red6__13_i_48\,
      I1 => \data0_carry__1_n_5\,
      I2 => p_0_out(13),
      I3 => \red6__13_i_48_0\,
      O => \^cos_yaw\(9)
    );
\red6__13_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^cos_yaw\(4),
      I1 => \red6__13_i_64_2\,
      I2 => \red6__13_i_46\,
      I3 => \^cos_yaw\(5),
      O => \yaw_reg[7]_5\(3)
    );
\red6__13_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^cos_yaw\(3),
      I1 => \red6__13_i_64_1\,
      I2 => \red6__13_i_64_2\,
      I3 => \^cos_yaw\(4),
      O => \yaw_reg[7]_5\(2)
    );
\red6__13_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^cos_yaw\(2),
      I1 => \red6__13_i_64_0\,
      I2 => \red6__13_i_64_1\,
      I3 => \^cos_yaw\(3),
      O => \yaw_reg[7]_5\(1)
    );
\red6__13_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^cos_yaw\(1),
      I1 => \red6__13_i_64\,
      I2 => \red6__13_i_64_0\,
      I3 => \^cos_yaw\(2),
      O => \yaw_reg[7]_5\(0)
    );
\red6__13_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44F4"
    )
        port map (
      I0 => \red6__13_i_48\,
      I1 => \data0_carry__0_n_5\,
      I2 => p_0_out(9),
      I3 => \red6__13_i_48_0\,
      O => \^cos_yaw\(5)
    );
\red6__13_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^cos_yaw\(0),
      I1 => \red6__13_i_78\,
      I2 => \red6__13_i_64\,
      I3 => \^cos_yaw\(1),
      O => \yaw_reg[7]_4\(0)
    );
\red6__15_i_106\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__15_i_112_n_0\,
      CO(3) => \red6__15_i_106_n_0\,
      CO(2) => \red6__15_i_106_n_1\,
      CO(1) => \red6__15_i_106_n_2\,
      CO(0) => \red6__15_i_106_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \red6__17_i_67\(21 downto 18),
      S(3) => \red6__17_i_46_0\(0),
      S(2) => \red6__17_i_46_0\(0),
      S(1) => \red6__17_i_46_0\(0),
      S(0) => \red6__17_i_46_0\(0)
    );
\red6__15_i_112\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__15_i_118_n_0\,
      CO(3) => \red6__15_i_112_n_0\,
      CO(2) => \red6__15_i_112_n_1\,
      CO(1) => \red6__15_i_112_n_2\,
      CO(0) => \red6__15_i_112_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \red6__17_i_67\(17 downto 14),
      S(3) => \red6__17_i_46_0\(0),
      S(2) => \red6__17_i_46_0\(0),
      S(1) => \red6__17_i_46_0\(0),
      S(0) => \red6__17_i_46_0\(0)
    );
\red6__15_i_118\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__15_i_124_n_0\,
      CO(3) => \red6__15_i_118_n_0\,
      CO(2) => \red6__15_i_118_n_1\,
      CO(1) => \red6__15_i_118_n_2\,
      CO(0) => \red6__15_i_118_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \red6__17_i_67\(13 downto 10),
      S(3) => \red6__17_i_46_0\(0),
      S(2) => \red6__17_i_46_0\(0),
      S(1) => \red6__17_i_46_0\(0),
      S(0) => \red6__17_i_46_0\(0)
    );
\red6__15_i_124\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__17_i_46_n_0\,
      CO(3) => \red6__15_i_124_n_0\,
      CO(2) => \red6__15_i_124_n_1\,
      CO(1) => \red6__15_i_124_n_2\,
      CO(0) => \red6__15_i_124_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \red6__17_i_67\(9 downto 6),
      S(3) => \red6__17_i_46_0\(0),
      S(2) => \red6__17_i_46_0\(0),
      S(1) => \red6__17_i_46_0\(0),
      S(0) => \red6__17_i_46_0\(0)
    );
\red6__15_i_95\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__15_i_96_n_0\,
      CO(3) => \red6__15_i_95_n_0\,
      CO(2) => \red6__15_i_95_n_1\,
      CO(1) => \red6__15_i_95_n_2\,
      CO(0) => \red6__15_i_95_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \red6__17_i_67\(29 downto 26),
      S(3) => \red6__17_i_46_0\(0),
      S(2) => \red6__17_i_46_0\(0),
      S(1) => \red6__17_i_46_0\(0),
      S(0) => \red6__17_i_46_0\(0)
    );
\red6__15_i_96\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__15_i_106_n_0\,
      CO(3) => \red6__15_i_96_n_0\,
      CO(2) => \red6__15_i_96_n_1\,
      CO(1) => \red6__15_i_96_n_2\,
      CO(0) => \red6__15_i_96_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \red6__17_i_67\(25 downto 22),
      S(3) => \red6__17_i_46_0\(0),
      S(2) => \red6__17_i_46_0\(0),
      S(1) => \red6__17_i_46_0\(0),
      S(0) => \red6__17_i_46_0\(0)
    );
\red6__17_i_105\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45450045"
    )
        port map (
      I0 => \vertex1_2D[0]4\(0),
      I1 => \red6__13_i_48_0\,
      I2 => p_0_out(4),
      I3 => data0_carry_n_6,
      I4 => \red6__13_i_48\,
      O => \red6__17_i_105_n_0\
    );
\red6__17_i_109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^cos_yaw\(0),
      I1 => \vertex1_2D[0]4\(0),
      I2 => \^cos_yaw\(1),
      I3 => \vertex1_2D[0]4\(1),
      O => \red6__17_i_109_n_0\
    );
\red6__17_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9A559A6565AA65"
    )
        port map (
      I0 => DI(1),
      I1 => \red6__13_i_48\,
      I2 => data0_carry_n_6,
      I3 => p_0_out(4),
      I4 => \red6__13_i_48_0\,
      I5 => \vertex1_2D[0]4\(0),
      O => \red6__17_i_110_n_0\
    );
\red6__17_i_111\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"59AA5959"
    )
        port map (
      I0 => DI(1),
      I1 => \^yaw_reg[0]\(0),
      I2 => \red6__13_i_48_0\,
      I3 => \red6__13_i_48\,
      I4 => \^o\(0),
      O => \red6__17_i_111_n_0\
    );
\red6__17_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__17_i_47_n_0\,
      CO(3) => \red6__17_i_27_n_0\,
      CO(2) => \red6__17_i_27_n_1\,
      CO(1) => \red6__17_i_27_n_2\,
      CO(0) => \red6__17_i_27_n_3\,
      CYINIT => '0',
      DI(3) => \red6__17_i_48_n_0\,
      DI(2) => \red6__17_i_49_n_0\,
      DI(1) => \red6__17_i_50_n_0\,
      DI(0) => \red6__17_i_51_n_0\,
      O(3 downto 2) => \red6__17_i_67\(1 downto 0),
      O(1 downto 0) => \NLW_red6__17_i_27_O_UNCONNECTED\(1 downto 0),
      S(3) => \red6__17_i_52_n_0\,
      S(2) => \red6__17_i_53_n_0\,
      S(1) => \red6__17_i_54_n_0\,
      S(0) => \red6__17_i_55_n_0\
    );
\red6__17_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__15_i_95_n_0\,
      CO(3 downto 1) => \NLW_red6__17_i_45_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \red6__17_i_45_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_red6__17_i_45_O_UNCONNECTED\(3 downto 2),
      O(1) => \red6__17_i_67\(30),
      O(0) => p_1_in(30),
      S(3 downto 2) => B"00",
      S(1) => \red6__17_i_46_0\(0),
      S(0) => \red6__17_i_46_0\(0)
    );
\red6__17_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__17_i_27_n_0\,
      CO(3) => \red6__17_i_46_n_0\,
      CO(2) => \red6__17_i_46_n_1\,
      CO(1) => \red6__17_i_46_n_2\,
      CO(0) => \red6__17_i_46_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \red6__17_i_46_0\(0),
      O(3 downto 0) => \red6__17_i_67\(5 downto 2),
      S(3) => \red6__17_i_46_0\(0),
      S(2) => \red6__17_i_46_0\(0),
      S(1) => \red6__17_i_46_0\(0),
      S(0) => \red6__17_i_68_n_0\
    );
\red6__17_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__17_i_69_n_0\,
      CO(3) => \red6__17_i_47_n_0\,
      CO(2) => \red6__17_i_47_n_1\,
      CO(1) => \red6__17_i_47_n_2\,
      CO(0) => \red6__17_i_47_n_3\,
      CYINIT => '0',
      DI(3) => \red6__17_i_70_n_0\,
      DI(2) => \red6__17_i_71_n_0\,
      DI(1) => \red6__17_i_72_n_0\,
      DI(0) => \red6__17_i_73_n_0\,
      O(3 downto 0) => \NLW_red6__17_i_47_O_UNCONNECTED\(3 downto 0),
      S(3) => \red6__17_i_74_n_0\,
      S(2) => \red6__17_i_75_n_0\,
      S(1) => \red6__17_i_76_n_0\,
      S(0) => \red6__17_i_77_n_0\
    );
\red6__17_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF3FA515"
    )
        port map (
      I0 => Q(7),
      I1 => \red6__6_3\,
      I2 => Q(5),
      I3 => Q(6),
      I4 => \^co\(0),
      I5 => \vertex1_2D[0]4\(12),
      O => \red6__17_i_48_n_0\
    );
\red6__17_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45450045"
    )
        port map (
      I0 => \vertex1_2D[0]4\(11),
      I1 => \red6__13_i_48_0\,
      I2 => p_0_out(15),
      I3 => \data0_carry__2_n_7\,
      I4 => \red6__13_i_48\,
      O => \red6__17_i_49_n_0\
    );
\red6__17_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45450045"
    )
        port map (
      I0 => \vertex1_2D[0]4\(10),
      I1 => \red6__13_i_48_0\,
      I2 => p_0_out(14),
      I3 => \data0_carry__1_n_4\,
      I4 => \red6__13_i_48\,
      O => \red6__17_i_50_n_0\
    );
\red6__17_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45450045"
    )
        port map (
      I0 => \vertex1_2D[0]4\(9),
      I1 => \red6__13_i_48_0\,
      I2 => p_0_out(13),
      I3 => \data0_carry__1_n_5\,
      I4 => \red6__13_i_48\,
      O => \red6__17_i_51_n_0\
    );
\red6__17_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \vertex1_2D[0]4\(12),
      I1 => \^yaw_reg[7]\(3),
      I2 => \^yaw_reg[7]_0\,
      I3 => \vertex1_2D[0]4\(13),
      O => \red6__17_i_52_n_0\
    );
\red6__17_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^cos_yaw\(11),
      I1 => \vertex1_2D[0]4\(11),
      I2 => \^yaw_reg[7]\(3),
      I3 => \vertex1_2D[0]4\(12),
      O => \red6__17_i_53_n_0\
    );
\red6__17_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^cos_yaw\(10),
      I1 => \vertex1_2D[0]4\(10),
      I2 => \^cos_yaw\(11),
      I3 => \vertex1_2D[0]4\(11),
      O => \red6__17_i_54_n_0\
    );
\red6__17_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^cos_yaw\(9),
      I1 => \vertex1_2D[0]4\(9),
      I2 => \^cos_yaw\(10),
      I3 => \vertex1_2D[0]4\(10),
      O => \red6__17_i_55_n_0\
    );
\red6__17_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \vertex1_2D[0]4\(13),
      I1 => \^yaw_reg[7]_0\,
      I2 => \red6__17_i_46_0\(0),
      O => \red6__17_i_68_n_0\
    );
\red6__17_i_69\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__17_i_83_n_0\,
      CO(3) => \red6__17_i_69_n_0\,
      CO(2) => \red6__17_i_69_n_1\,
      CO(1) => \red6__17_i_69_n_2\,
      CO(0) => \red6__17_i_69_n_3\,
      CYINIT => '0',
      DI(3) => \red6__17_i_84_n_0\,
      DI(2) => \red6__17_i_85_n_0\,
      DI(1) => \red6__17_i_86_n_0\,
      DI(0) => \red6__17_i_87_n_0\,
      O(3 downto 0) => \NLW_red6__17_i_69_O_UNCONNECTED\(3 downto 0),
      S(3) => \red6__17_i_88_n_0\,
      S(2) => \red6__17_i_89_n_0\,
      S(1) => \red6__17_i_90_n_0\,
      S(0) => \red6__17_i_91_n_0\
    );
\red6__17_i_70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45450045"
    )
        port map (
      I0 => \vertex1_2D[0]4\(8),
      I1 => \red6__13_i_48_0\,
      I2 => p_0_out(12),
      I3 => \data0_carry__1_n_6\,
      I4 => \red6__13_i_48\,
      O => \red6__17_i_70_n_0\
    );
\red6__17_i_71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45450045"
    )
        port map (
      I0 => \vertex1_2D[0]4\(7),
      I1 => \red6__13_i_48_0\,
      I2 => p_0_out(11),
      I3 => \data0_carry__1_n_7\,
      I4 => \red6__13_i_48\,
      O => \red6__17_i_71_n_0\
    );
\red6__17_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45450045"
    )
        port map (
      I0 => \vertex1_2D[0]4\(6),
      I1 => \red6__13_i_48_0\,
      I2 => p_0_out(10),
      I3 => \data0_carry__0_n_4\,
      I4 => \red6__13_i_48\,
      O => \red6__17_i_72_n_0\
    );
\red6__17_i_73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45450045"
    )
        port map (
      I0 => \vertex1_2D[0]4\(5),
      I1 => \red6__13_i_48_0\,
      I2 => p_0_out(9),
      I3 => \data0_carry__0_n_5\,
      I4 => \red6__13_i_48\,
      O => \red6__17_i_73_n_0\
    );
\red6__17_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^cos_yaw\(8),
      I1 => \vertex1_2D[0]4\(8),
      I2 => \^cos_yaw\(9),
      I3 => \vertex1_2D[0]4\(9),
      O => \red6__17_i_74_n_0\
    );
\red6__17_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^cos_yaw\(7),
      I1 => \vertex1_2D[0]4\(7),
      I2 => \^cos_yaw\(8),
      I3 => \vertex1_2D[0]4\(8),
      O => \red6__17_i_75_n_0\
    );
\red6__17_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^cos_yaw\(6),
      I1 => \vertex1_2D[0]4\(6),
      I2 => \^cos_yaw\(7),
      I3 => \vertex1_2D[0]4\(7),
      O => \red6__17_i_76_n_0\
    );
\red6__17_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^cos_yaw\(5),
      I1 => \vertex1_2D[0]4\(5),
      I2 => \^cos_yaw\(6),
      I3 => \vertex1_2D[0]4\(6),
      O => \red6__17_i_77_n_0\
    );
\red6__17_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red6__17_i_83_n_0\,
      CO(2) => \red6__17_i_83_n_1\,
      CO(1) => \red6__17_i_83_n_2\,
      CO(0) => \red6__17_i_83_n_3\,
      CYINIT => '0',
      DI(3) => \red6__17_i_105_n_0\,
      DI(2 downto 0) => DI(2 downto 0),
      O(3 downto 0) => \NLW_red6__17_i_83_O_UNCONNECTED\(3 downto 0),
      S(3) => \red6__17_i_109_n_0\,
      S(2) => \red6__17_i_110_n_0\,
      S(1) => \red6__17_i_111_n_0\,
      S(0) => S(0)
    );
\red6__17_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45450045"
    )
        port map (
      I0 => \vertex1_2D[0]4\(4),
      I1 => \red6__13_i_48_0\,
      I2 => p_0_out(8),
      I3 => \data0_carry__0_n_6\,
      I4 => \red6__13_i_48\,
      O => \red6__17_i_84_n_0\
    );
\red6__17_i_85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45450045"
    )
        port map (
      I0 => \vertex1_2D[0]4\(3),
      I1 => \red6__13_i_48_0\,
      I2 => p_0_out(7),
      I3 => \data0_carry__0_n_7\,
      I4 => \red6__13_i_48\,
      O => \red6__17_i_85_n_0\
    );
\red6__17_i_86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45450045"
    )
        port map (
      I0 => \vertex1_2D[0]4\(2),
      I1 => \red6__13_i_48_0\,
      I2 => p_0_out(6),
      I3 => data0_carry_n_4,
      I4 => \red6__13_i_48\,
      O => \red6__17_i_86_n_0\
    );
\red6__17_i_87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45450045"
    )
        port map (
      I0 => \vertex1_2D[0]4\(1),
      I1 => \red6__13_i_48_0\,
      I2 => p_0_out(5),
      I3 => data0_carry_n_5,
      I4 => \red6__13_i_48\,
      O => \red6__17_i_87_n_0\
    );
\red6__17_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^cos_yaw\(4),
      I1 => \vertex1_2D[0]4\(4),
      I2 => \^cos_yaw\(5),
      I3 => \vertex1_2D[0]4\(5),
      O => \red6__17_i_88_n_0\
    );
\red6__17_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^cos_yaw\(3),
      I1 => \vertex1_2D[0]4\(3),
      I2 => \^cos_yaw\(4),
      I3 => \vertex1_2D[0]4\(4),
      O => \red6__17_i_89_n_0\
    );
\red6__17_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^cos_yaw\(2),
      I1 => \vertex1_2D[0]4\(2),
      I2 => \^cos_yaw\(3),
      I3 => \vertex1_2D[0]4\(3),
      O => \red6__17_i_90_n_0\
    );
\red6__17_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^cos_yaw\(1),
      I1 => \vertex1_2D[0]4\(1),
      I2 => \^cos_yaw\(2),
      I3 => \vertex1_2D[0]4\(2),
      O => \red6__17_i_91_n_0\
    );
\red6__1_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__1_i_2_n_0\,
      CO(3) => \red6__1_i_1_n_0\,
      CO(2) => \red6__1_i_1_n_1\,
      CO(1) => \red6__1_i_1_n_2\,
      CO(0) => \red6__1_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => red70_in(11 downto 8),
      S(3 downto 0) => \red6__6_2\(3 downto 0)
    );
\red6__1_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C05AEA"
    )
        port map (
      I0 => Q(7),
      I1 => \red6__6_3\,
      I2 => Q(5),
      I3 => Q(6),
      I4 => \^co\(0),
      O => \^yaw_reg[7]\(3)
    );
\red6__1_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_red6__1_i_15_CO_UNCONNECTED\(3),
      CO(2) => \^yaw_reg[7]\(2),
      CO(1) => \NLW_red6__1_i_15_CO_UNCONNECTED\(1),
      CO(0) => \red6__1_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^yaw_reg[7]_0\,
      DI(0) => '0',
      O(3 downto 2) => \NLW_red6__1_i_15_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^yaw_reg[7]\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \red6__1_i_23_n_0\,
      S(0) => \red6__1_i_24_n_0\
    );
\red6__1_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^yaw_reg[7]\(3),
      I1 => p_5_in(0),
      O => \red6__1_i_16_n_0\
    );
\red6__1_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__1_i_3_n_0\,
      CO(3) => \red6__1_i_2_n_0\,
      CO(2) => \red6__1_i_2_n_1\,
      CO(1) => \red6__1_i_2_n_2\,
      CO(0) => \red6__1_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^yaw_reg[6]\(2 downto 0),
      DI(0) => \red6__6_0\(0),
      O(3 downto 0) => red70_in(7 downto 4),
      S(3 downto 0) => \red6__6_1\(3 downto 0)
    );
\red6__1_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00805AAA"
    )
        port map (
      I0 => Q(7),
      I1 => \red6__6_3\,
      I2 => Q(5),
      I3 => Q(6),
      I4 => \^co\(0),
      O => \red6__1_i_21_n_0\
    );
\red6__1_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00805AAA"
    )
        port map (
      I0 => Q(7),
      I1 => \red6__6_3\,
      I2 => Q(5),
      I3 => Q(6),
      I4 => \^co\(0),
      O => \^yaw_reg[7]_0\
    );
\red6__1_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^yaw_reg[7]_0\,
      O => \red6__1_i_23_n_0\
    );
\red6__1_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C05AEA"
    )
        port map (
      I0 => Q(7),
      I1 => \red6__6_3\,
      I2 => Q(5),
      I3 => Q(6),
      I4 => \^co\(0),
      O => \red6__1_i_24_n_0\
    );
\red6__1_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red6__1_i_3_n_0\,
      CO(2) => \red6__1_i_3_n_1\,
      CO(1) => \red6__1_i_3_n_2\,
      CO(0) => \red6__1_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^yaw_reg[7]\(3 downto 0),
      O(3 downto 0) => red70_in(3 downto 0),
      S(3) => \red6__1_i_16_n_0\,
      S(2 downto 0) => \red6__6\(2 downto 0)
    );
\red6__1_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_red6__1_i_8_CO_UNCONNECTED\(3),
      CO(2) => \^yaw_reg[6]\(2),
      CO(1) => \NLW_red6__1_i_8_CO_UNCONNECTED\(1),
      CO(0) => \red6__1_i_8_n_3\,
      CYINIT => \translated_vertex3_2D[0]0\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_red6__1_i_8_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^yaw_reg[6]\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \red6__1_i_21_n_0\,
      S(0) => '1'
    );
\red6__7_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__7_i_2_n_0\,
      CO(3 downto 2) => \NLW_red6__7_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \red6__7_i_1_n_2\,
      CO(0) => \red6__7_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red6__8_3\(0),
      DI(0) => p_4_in(28),
      O(3) => \NLW_red6__7_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => \red6__7_i_12\(15 downto 13),
      S(3 downto 2) => B"01",
      S(1 downto 0) => \red6__8_4\(1 downto 0)
    );
\red6__7_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__7_i_3_n_0\,
      CO(3) => \red6__7_i_2_n_0\,
      CO(2) => \red6__7_i_2_n_1\,
      CO(1) => \red6__7_i_2_n_2\,
      CO(0) => \red6__7_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_4_in(27 downto 24),
      O(3 downto 0) => \red6__7_i_12\(12 downto 9),
      S(3 downto 0) => \red6__8_2\(3 downto 0)
    );
\red6__7_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__7_i_4_n_0\,
      CO(3) => \red6__7_i_3_n_0\,
      CO(2) => \red6__7_i_3_n_1\,
      CO(1) => \red6__7_i_3_n_2\,
      CO(0) => \red6__7_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_4_in(23 downto 20),
      O(3 downto 0) => \red6__7_i_12\(8 downto 5),
      S(3 downto 0) => \red6__8_1\(3 downto 0)
    );
\red6__7_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__7_i_5_n_0\,
      CO(3) => \red6__7_i_4_n_0\,
      CO(2) => \red6__7_i_4_n_1\,
      CO(1) => \red6__7_i_4_n_2\,
      CO(0) => \red6__7_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_4_in(19 downto 16),
      O(3 downto 0) => \red6__7_i_12\(4 downto 1),
      S(3 downto 0) => \red6__8_0\(3 downto 0)
    );
\red6__7_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__9_i_1_n_0\,
      CO(3) => \red6__7_i_5_n_0\,
      CO(2) => \red6__7_i_5_n_1\,
      CO(1) => \red6__7_i_5_n_2\,
      CO(0) => \red6__7_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_4_in(15 downto 12),
      O(3) => \red6__7_i_12\(0),
      O(2 downto 0) => A(14 downto 12),
      S(3 downto 0) => \red6__8\(3 downto 0)
    );
\red6__9_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__9_i_2_n_0\,
      CO(3) => \red6__9_i_1_n_0\,
      CO(2) => \red6__9_i_1_n_1\,
      CO(1) => \red6__9_i_1_n_2\,
      CO(0) => \red6__9_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_4_in(11 downto 8),
      O(3 downto 0) => A(11 downto 8),
      S(3 downto 0) => \red6__9_1\(3 downto 0)
    );
\red6__9_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_4_in(3),
      I1 => \^yaw_reg[7]\(3),
      O => \red6__9_i_15_n_0\
    );
\red6__9_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__9_i_3_n_0\,
      CO(3) => \red6__9_i_2_n_0\,
      CO(2) => \red6__9_i_2_n_1\,
      CO(1) => \red6__9_i_2_n_2\,
      CO(0) => \red6__9_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_4_in(7 downto 4),
      O(3 downto 0) => A(7 downto 4),
      S(3 downto 0) => \red6__9_0\(3 downto 0)
    );
\red6__9_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red6__9_i_3_n_0\,
      CO(2) => \red6__9_i_3_n_1\,
      CO(1) => \red6__9_i_3_n_2\,
      CO(0) => \red6__9_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => p_4_in(3 downto 0),
      O(3 downto 0) => A(3 downto 0),
      S(3) => \red6__9_i_15_n_0\,
      S(2 downto 0) => \red6__9\(2 downto 0)
    );
\red6__9_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44F4"
    )
        port map (
      I0 => \red6__13_i_48\,
      I1 => \data0_carry__2_n_7\,
      I2 => p_0_out(15),
      I3 => \red6__13_i_48_0\,
      O => \^cos_yaw\(11)
    );
\red6__9_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44F4"
    )
        port map (
      I0 => \red6__13_i_48\,
      I1 => \data0_carry__1_n_4\,
      I2 => p_0_out(14),
      I3 => \red6__13_i_48_0\,
      O => \^cos_yaw\(10)
    );
\red6__9_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44F4"
    )
        port map (
      I0 => \red6__13_i_48\,
      I1 => \data0_carry__1_n_6\,
      I2 => p_0_out(12),
      I3 => \red6__13_i_48_0\,
      O => \^cos_yaw\(8)
    );
\red6__9_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44F4"
    )
        port map (
      I0 => \red6__13_i_48\,
      I1 => \data0_carry__1_n_7\,
      I2 => p_0_out(11),
      I3 => \red6__13_i_48_0\,
      O => \^cos_yaw\(7)
    );
\red6__9_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44F4"
    )
        port map (
      I0 => \red6__13_i_48\,
      I1 => \data0_carry__0_n_4\,
      I2 => p_0_out(10),
      I3 => \red6__13_i_48_0\,
      O => \^cos_yaw\(6)
    );
\red6__9_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44F4"
    )
        port map (
      I0 => \red6__13_i_48\,
      I1 => \data0_carry__0_n_6\,
      I2 => p_0_out(8),
      I3 => \red6__13_i_48_0\,
      O => \^cos_yaw\(4)
    );
\red6__9_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44F4"
    )
        port map (
      I0 => \red6__13_i_48\,
      I1 => \data0_carry__0_n_7\,
      I2 => p_0_out(7),
      I3 => \red6__13_i_48_0\,
      O => \^cos_yaw\(3)
    );
\red6__9_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44F4"
    )
        port map (
      I0 => \red6__13_i_48\,
      I1 => data0_carry_n_4,
      I2 => p_0_out(6),
      I3 => \red6__13_i_48_0\,
      O => \^cos_yaw\(2)
    );
\red6__9_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44F4"
    )
        port map (
      I0 => \red6__13_i_48\,
      I1 => data0_carry_n_6,
      I2 => p_0_out(4),
      I3 => \red6__13_i_48_0\,
      O => \^cos_yaw\(0)
    );
red6_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => red6_i_2_n_0,
      CO(3 downto 2) => NLW_red6_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => red6_i_1_n_2,
      CO(0) => red6_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0010",
      O(3) => NLW_red6_i_1_O_UNCONNECTED(3),
      O(2 downto 0) => red70_in(30 downto 28),
      S(3 downto 2) => B"01",
      S(1 downto 0) => \red6__4_3\(1 downto 0)
    );
red6_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => red6_i_3_n_0,
      CO(3) => red6_i_2_n_0,
      CO(2) => red6_i_2_n_1,
      CO(1) => red6_i_2_n_2,
      CO(0) => red6_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => red70_in(27 downto 24),
      S(3 downto 0) => \red6__4_2\(3 downto 0)
    );
red6_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => red6_i_4_n_0,
      CO(3) => red6_i_3_n_0,
      CO(2) => red6_i_3_n_1,
      CO(1) => red6_i_3_n_2,
      CO(0) => red6_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => red70_in(23 downto 20),
      S(3 downto 0) => \red6__4_1\(3 downto 0)
    );
red6_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => red6_i_5_n_0,
      CO(3) => red6_i_4_n_0,
      CO(2) => red6_i_4_n_1,
      CO(1) => red6_i_4_n_2,
      CO(0) => red6_i_4_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => red70_in(19 downto 16),
      S(3 downto 0) => \red6__4_0\(3 downto 0)
    );
red6_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__1_i_1_n_0\,
      CO(3) => red6_i_5_n_0,
      CO(2) => red6_i_5_n_1,
      CO(1) => red6_i_5_n_2,
      CO(0) => red6_i_5_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => red70_in(15 downto 12),
      S(3 downto 0) => \red6__4\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sine_table_0 is
  port (
    \data0_carry__2_i_1__0_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \vertex1_2D[0]4\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \yaw_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \red6__17_i_78_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \yaw_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \red6__9_i_27_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \yaw_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \yaw_reg[7]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sel : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \yaw_reg[0]\ : out STD_LOGIC;
    \yaw_reg[7]_3\ : out STD_LOGIC;
    \yaw_reg[7]_4\ : out STD_LOGIC;
    \yaw_reg[7]_5\ : out STD_LOGIC;
    \yaw_reg[7]_6\ : out STD_LOGIC;
    \yaw_reg[7]_7\ : out STD_LOGIC;
    \yaw_reg[7]_8\ : out STD_LOGIC;
    \yaw_reg[7]_9\ : out STD_LOGIC;
    \yaw_reg[7]_10\ : out STD_LOGIC;
    \yaw_reg[7]_11\ : out STD_LOGIC;
    \yaw_reg[7]_12\ : out STD_LOGIC;
    \yaw_reg[7]_13\ : out STD_LOGIC;
    \yaw_reg[7]_14\ : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \red6__9_i_60_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \red6__9_i_27_1\ : in STD_LOGIC;
    \red6__13_i_64_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \red6__13_i_64_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \red6__13_i_46_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__13_i_27_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__13_i_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \red6__13_i_14_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \red6__9_i_27_2\ : in STD_LOGIC;
    \red6__9_i_46_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    cos_yaw : in STD_LOGIC_VECTOR ( 11 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \red6__9_i_27_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \red6__9_i_73_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \red6__9_i_73_1\ : in STD_LOGIC;
    \red6__9_i_73_2\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sine_table_0 : entity is "sine_table";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sine_table_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sine_table_0 is
  signal \data0_carry__0_n_0\ : STD_LOGIC;
  signal \data0_carry__0_n_1\ : STD_LOGIC;
  signal \data0_carry__0_n_2\ : STD_LOGIC;
  signal \data0_carry__0_n_3\ : STD_LOGIC;
  signal \data0_carry__0_n_4\ : STD_LOGIC;
  signal \data0_carry__0_n_5\ : STD_LOGIC;
  signal \data0_carry__0_n_6\ : STD_LOGIC;
  signal \data0_carry__0_n_7\ : STD_LOGIC;
  signal \data0_carry__1_n_0\ : STD_LOGIC;
  signal \data0_carry__1_n_1\ : STD_LOGIC;
  signal \data0_carry__1_n_2\ : STD_LOGIC;
  signal \data0_carry__1_n_3\ : STD_LOGIC;
  signal \data0_carry__1_n_4\ : STD_LOGIC;
  signal \data0_carry__1_n_5\ : STD_LOGIC;
  signal \data0_carry__1_n_6\ : STD_LOGIC;
  signal \data0_carry__1_n_7\ : STD_LOGIC;
  signal \^data0_carry__2_i_1__0_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data0_carry__2_n_7\ : STD_LOGIC;
  signal data0_carry_n_0 : STD_LOGIC;
  signal data0_carry_n_1 : STD_LOGIC;
  signal data0_carry_n_2 : STD_LOGIC;
  signal data0_carry_n_3 : STD_LOGIC;
  signal data0_carry_n_4 : STD_LOGIC;
  signal data0_carry_n_5 : STD_LOGIC;
  signal data0_carry_n_6 : STD_LOGIC;
  signal data0_carry_n_7 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal \red6__13_i_27_n_1\ : STD_LOGIC;
  signal \red6__13_i_27_n_2\ : STD_LOGIC;
  signal \red6__13_i_27_n_3\ : STD_LOGIC;
  signal \red6__13_i_46_n_0\ : STD_LOGIC;
  signal \red6__13_i_46_n_1\ : STD_LOGIC;
  signal \red6__13_i_46_n_2\ : STD_LOGIC;
  signal \red6__13_i_46_n_3\ : STD_LOGIC;
  signal \red6__13_i_48_n_0\ : STD_LOGIC;
  signal \red6__13_i_49_n_0\ : STD_LOGIC;
  signal \red6__13_i_50_n_0\ : STD_LOGIC;
  signal \red6__13_i_51_n_0\ : STD_LOGIC;
  signal \red6__13_i_64_n_0\ : STD_LOGIC;
  signal \red6__13_i_64_n_1\ : STD_LOGIC;
  signal \red6__13_i_64_n_2\ : STD_LOGIC;
  signal \red6__13_i_64_n_3\ : STD_LOGIC;
  signal \red6__13_i_65_n_0\ : STD_LOGIC;
  signal \red6__13_i_66_n_0\ : STD_LOGIC;
  signal \red6__13_i_67_n_0\ : STD_LOGIC;
  signal \red6__13_i_68_n_0\ : STD_LOGIC;
  signal \red6__13_i_78_n_0\ : STD_LOGIC;
  signal \red6__13_i_78_n_1\ : STD_LOGIC;
  signal \red6__13_i_78_n_2\ : STD_LOGIC;
  signal \red6__13_i_78_n_3\ : STD_LOGIC;
  signal \red6__13_i_79_n_0\ : STD_LOGIC;
  signal \red6__13_i_80_n_0\ : STD_LOGIC;
  signal \red6__13_i_81_n_0\ : STD_LOGIC;
  signal \red6__13_i_82_n_0\ : STD_LOGIC;
  signal \red6__13_i_94_n_0\ : STD_LOGIC;
  signal \red6__13_i_98_n_0\ : STD_LOGIC;
  signal \red6__13_i_99_n_0\ : STD_LOGIC;
  signal \red6__17_i_100_n_0\ : STD_LOGIC;
  signal \red6__17_i_107_n_0\ : STD_LOGIC;
  signal \red6__17_i_107_n_1\ : STD_LOGIC;
  signal \red6__17_i_107_n_2\ : STD_LOGIC;
  signal \red6__17_i_107_n_3\ : STD_LOGIC;
  signal \red6__17_i_113_n_0\ : STD_LOGIC;
  signal \red6__17_i_114_n_0\ : STD_LOGIC;
  signal \red6__17_i_115_n_0\ : STD_LOGIC;
  signal \red6__17_i_116_n_0\ : STD_LOGIC;
  signal \red6__17_i_117_n_0\ : STD_LOGIC;
  signal \red6__17_i_118_n_0\ : STD_LOGIC;
  signal \red6__17_i_119_n_0\ : STD_LOGIC;
  signal \red6__17_i_78_n_0\ : STD_LOGIC;
  signal \red6__17_i_78_n_1\ : STD_LOGIC;
  signal \red6__17_i_78_n_2\ : STD_LOGIC;
  signal \red6__17_i_78_n_3\ : STD_LOGIC;
  signal \red6__17_i_81_n_0\ : STD_LOGIC;
  signal \red6__17_i_81_n_1\ : STD_LOGIC;
  signal \red6__17_i_81_n_2\ : STD_LOGIC;
  signal \red6__17_i_81_n_3\ : STD_LOGIC;
  signal \red6__17_i_92_n_0\ : STD_LOGIC;
  signal \red6__17_i_92_n_1\ : STD_LOGIC;
  signal \red6__17_i_92_n_2\ : STD_LOGIC;
  signal \red6__17_i_92_n_3\ : STD_LOGIC;
  signal \red6__17_i_93_n_0\ : STD_LOGIC;
  signal \red6__17_i_94_n_0\ : STD_LOGIC;
  signal \red6__17_i_95_n_0\ : STD_LOGIC;
  signal \red6__17_i_96_n_0\ : STD_LOGIC;
  signal \red6__17_i_97_n_0\ : STD_LOGIC;
  signal \red6__17_i_98_n_0\ : STD_LOGIC;
  signal \red6__17_i_99_n_0\ : STD_LOGIC;
  signal \red6__9_i_27_n_0\ : STD_LOGIC;
  signal \red6__9_i_27_n_1\ : STD_LOGIC;
  signal \red6__9_i_27_n_2\ : STD_LOGIC;
  signal \red6__9_i_27_n_3\ : STD_LOGIC;
  signal \red6__9_i_46_n_0\ : STD_LOGIC;
  signal \red6__9_i_46_n_1\ : STD_LOGIC;
  signal \red6__9_i_46_n_2\ : STD_LOGIC;
  signal \red6__9_i_46_n_3\ : STD_LOGIC;
  signal \red6__9_i_47_n_0\ : STD_LOGIC;
  signal \red6__9_i_48_n_0\ : STD_LOGIC;
  signal \red6__9_i_49_n_0\ : STD_LOGIC;
  signal \red6__9_i_50_n_0\ : STD_LOGIC;
  signal \red6__9_i_51_n_0\ : STD_LOGIC;
  signal \red6__9_i_52_n_0\ : STD_LOGIC;
  signal \red6__9_i_53_n_0\ : STD_LOGIC;
  signal \red6__9_i_60_n_0\ : STD_LOGIC;
  signal \red6__9_i_60_n_1\ : STD_LOGIC;
  signal \red6__9_i_60_n_2\ : STD_LOGIC;
  signal \red6__9_i_60_n_3\ : STD_LOGIC;
  signal \red6__9_i_61_n_0\ : STD_LOGIC;
  signal \red6__9_i_62_n_0\ : STD_LOGIC;
  signal \red6__9_i_63_n_0\ : STD_LOGIC;
  signal \red6__9_i_64_n_0\ : STD_LOGIC;
  signal \red6__9_i_65_n_0\ : STD_LOGIC;
  signal \red6__9_i_66_n_0\ : STD_LOGIC;
  signal \red6__9_i_67_n_0\ : STD_LOGIC;
  signal \red6__9_i_68_n_0\ : STD_LOGIC;
  signal \red6__9_i_73_n_0\ : STD_LOGIC;
  signal \red6__9_i_73_n_1\ : STD_LOGIC;
  signal \red6__9_i_73_n_2\ : STD_LOGIC;
  signal \red6__9_i_73_n_3\ : STD_LOGIC;
  signal \red6__9_i_74_n_0\ : STD_LOGIC;
  signal \red6__9_i_75_n_0\ : STD_LOGIC;
  signal \red6__9_i_76_n_0\ : STD_LOGIC;
  signal \red6__9_i_77_n_0\ : STD_LOGIC;
  signal \red6__9_i_78_n_0\ : STD_LOGIC;
  signal \red6__9_i_79_n_0\ : STD_LOGIC;
  signal \red6__9_i_80_n_0\ : STD_LOGIC;
  signal \red6__9_i_81_n_0\ : STD_LOGIC;
  signal \red6__9_i_86_n_0\ : STD_LOGIC;
  signal \red6__9_i_87_n_0\ : STD_LOGIC;
  signal \red6__9_i_88_n_0\ : STD_LOGIC;
  signal \red6__9_i_90_n_0\ : STD_LOGIC;
  signal \red6__9_i_91_n_0\ : STD_LOGIC;
  signal \red6__9_i_92_n_0\ : STD_LOGIC;
  signal \^sel\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sin_yaw : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^yaw_reg[0]\ : STD_LOGIC;
  signal \NLW_data0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red6__13_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_red6__13_i_46_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__13_i_64_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__13_i_78_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__17_i_67_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red6__17_i_67_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__9_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_red6__9_i_45_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red6__9_i_45_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__9_i_46_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__9_i_60_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__9_i_73_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  \data0_carry__2_i_1__0_0\(0) <= \^data0_carry__2_i_1__0_0\(0);
  sel(4 downto 0) <= \^sel\(4 downto 0);
  \yaw_reg[0]\ <= \^yaw_reg[0]\;
data0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => data0_carry_n_0,
      CO(2) => data0_carry_n_1,
      CO(1) => data0_carry_n_2,
      CO(0) => data0_carry_n_3,
      CYINIT => p_0_in(0),
      DI(3 downto 0) => B"0000",
      O(3) => data0_carry_n_4,
      O(2) => data0_carry_n_5,
      O(1) => data0_carry_n_6,
      O(0) => data0_carry_n_7,
      S(3 downto 0) => p_0_in(4 downto 1)
    );
\data0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => data0_carry_n_0,
      CO(3) => \data0_carry__0_n_0\,
      CO(2) => \data0_carry__0_n_1\,
      CO(1) => \data0_carry__0_n_2\,
      CO(0) => \data0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \data0_carry__0_n_4\,
      O(2) => \data0_carry__0_n_5\,
      O(1) => \data0_carry__0_n_6\,
      O(0) => \data0_carry__0_n_7\,
      S(3 downto 0) => p_0_in(8 downto 5)
    );
\data0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data0_carry__0_n_0\,
      CO(3) => \data0_carry__1_n_0\,
      CO(2) => \data0_carry__1_n_1\,
      CO(1) => \data0_carry__1_n_2\,
      CO(0) => \data0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \data0_carry__1_n_4\,
      O(2) => \data0_carry__1_n_5\,
      O(1) => \data0_carry__1_n_6\,
      O(0) => \data0_carry__1_n_7\,
      S(3 downto 0) => p_0_in(12 downto 9)
    );
\data0_carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_out(14),
      O => p_0_in(12)
    );
\data0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data0_carry__1_n_0\,
      CO(3 downto 2) => \NLW_data0_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^data0_carry__2_i_1__0_0\(0),
      CO(0) => \NLW_data0_carry__2_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_data0_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => \data0_carry__2_n_7\,
      S(3 downto 1) => B"001",
      S(0) => p_0_in(13)
    );
\data0_carry__2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_out(15),
      O => p_0_in(13)
    );
\g0_b10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01CC96AAD6D93399"
    )
        port map (
      I0 => Q(0),
      I1 => \^sel\(0),
      I2 => \^sel\(1),
      I3 => \^sel\(2),
      I4 => \^sel\(3),
      I5 => \^sel\(4),
      O => p_0_in(8)
    );
\g0_b11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003C7199B24B694B"
    )
        port map (
      I0 => Q(0),
      I1 => \^sel\(0),
      I2 => \^sel\(1),
      I3 => \^sel\(2),
      I4 => \^sel\(3),
      I5 => \^sel\(4),
      O => p_0_in(9)
    );
\g0_b12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003F07871C718C7"
    )
        port map (
      I0 => Q(0),
      I1 => \^sel\(0),
      I2 => \^sel\(1),
      I3 => \^sel\(2),
      I4 => \^sel\(3),
      I5 => \^sel\(4),
      O => p_0_in(10)
    );
\g0_b13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000FF80FC0F83F"
    )
        port map (
      I0 => Q(0),
      I1 => \^sel\(0),
      I2 => \^sel\(1),
      I3 => \^sel\(2),
      I4 => \^sel\(3),
      I5 => \^sel\(4),
      O => p_0_in(11)
    );
g0_b14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF8003FF800"
    )
        port map (
      I0 => Q(0),
      I1 => \^sel\(0),
      I2 => \^sel\(1),
      I3 => \^sel\(2),
      I4 => \^sel\(3),
      I5 => \^sel\(4),
      O => p_0_out(14)
    );
g0_b15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \^sel\(0),
      I1 => \^sel\(1),
      I2 => \^sel\(2),
      I3 => \^sel\(3),
      I4 => \^sel\(4),
      O => p_0_out(15)
    );
\g0_b2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4EB7A32A5F099157"
    )
        port map (
      I0 => Q(0),
      I1 => \^sel\(0),
      I2 => \^sel\(1),
      I3 => \^sel\(2),
      I4 => \^sel\(3),
      I5 => \^sel\(4),
      O => p_0_in(0)
    );
g0_b2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => Q(1),
      I1 => Q(6),
      I2 => Q(0),
      O => \^sel\(0)
    );
g0_b2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"666A"
    )
        port map (
      I0 => Q(2),
      I1 => Q(6),
      I2 => Q(0),
      I3 => Q(1),
      O => \^sel\(1)
    );
g0_b2_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5556AAAA"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(6),
      O => \^sel\(2)
    );
g0_b2_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666666666666666A"
    )
        port map (
      I0 => Q(4),
      I1 => Q(6),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => \^sel\(3)
    );
g0_b2_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \^yaw_reg[0]\,
      I1 => Q(5),
      I2 => Q(6),
      O => \^sel\(4)
    );
g0_b2_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(3),
      O => \^yaw_reg[0]\
    );
\g0_b3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59491431AC849FED"
    )
        port map (
      I0 => Q(0),
      I1 => \^sel\(0),
      I2 => \^sel\(1),
      I3 => \^sel\(2),
      I4 => \^sel\(3),
      I5 => \^sel\(4),
      O => p_0_in(1)
    );
\g0_b4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B085F297DE30A883"
    )
        port map (
      I0 => Q(0),
      I1 => \^sel\(0),
      I2 => \^sel\(1),
      I3 => \^sel\(2),
      I4 => \^sel\(3),
      I5 => \^sel\(4),
      O => p_0_in(2)
    );
\g0_b5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"39CF97E98C483AFF"
    )
        port map (
      I0 => Q(0),
      I1 => \^sel\(0),
      I2 => \^sel\(1),
      I3 => \^sel\(2),
      I4 => \^sel\(3),
      I5 => \^sel\(4),
      O => p_0_in(3)
    );
\g0_b6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F2DAC45AD7AC655"
    )
        port map (
      I0 => Q(0),
      I1 => \^sel\(0),
      I2 => \^sel\(1),
      I3 => \^sel\(2),
      I4 => \^sel\(3),
      I5 => \^sel\(4),
      O => p_0_in(4)
    );
\g0_b7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F4CC283332CFE33"
    )
        port map (
      I0 => Q(0),
      I1 => \^sel\(0),
      I2 => \^sel\(1),
      I3 => \^sel\(2),
      I4 => \^sel\(3),
      I5 => \^sel\(4),
      O => p_0_in(5)
    );
\g0_b8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1A73AB0095B0FE0F"
    )
        port map (
      I0 => Q(0),
      I1 => \^sel\(0),
      I2 => \^sel\(1),
      I3 => \^sel\(2),
      I4 => \^sel\(3),
      I5 => \^sel\(4),
      O => p_0_in(6)
    );
\g0_b9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06D533FF8C95AB55"
    )
        port map (
      I0 => Q(0),
      I1 => \^sel\(0),
      I2 => \^sel\(1),
      I3 => \^sel\(2),
      I4 => \^sel\(3),
      I5 => \^sel\(4),
      O => p_0_in(7)
    );
\red6__13_i_102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \red6__9_i_27_2\,
      I1 => \red6__9_i_46_0\(5),
      I2 => Q(7),
      I3 => \data0_carry__0_n_6\,
      O => \yaw_reg[7]_12\
    );
\red6__13_i_103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \red6__9_i_27_2\,
      I1 => \red6__9_i_46_0\(4),
      I2 => Q(7),
      I3 => \data0_carry__0_n_7\,
      O => \yaw_reg[7]_11\
    );
\red6__13_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \red6__9_i_27_2\,
      I1 => \red6__9_i_46_0\(3),
      I2 => Q(7),
      I3 => data0_carry_n_4,
      O => \yaw_reg[7]_10\
    );
\red6__13_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \red6__9_i_27_2\,
      I1 => \red6__9_i_46_0\(2),
      I2 => Q(7),
      I3 => data0_carry_n_5,
      O => \yaw_reg[7]_13\
    );
\red6__13_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \red6__9_i_27_2\,
      I1 => \red6__9_i_46_0\(1),
      I2 => Q(7),
      I3 => data0_carry_n_6,
      O => \yaw_reg[7]_14\
    );
\red6__13_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__13_i_46_n_0\,
      CO(3) => \yaw_reg[7]_1\(0),
      CO(2) => \red6__13_i_27_n_1\,
      CO(1) => \red6__13_i_27_n_2\,
      CO(0) => \red6__13_i_27_n_3\,
      CYINIT => '0',
      DI(3) => \red6__13_i_14\(0),
      DI(2) => \red6__13_i_48_n_0\,
      DI(1) => \red6__13_i_49_n_0\,
      DI(0) => \red6__13_i_50_n_0\,
      O(3 downto 2) => \yaw_reg[7]_2\(1 downto 0),
      O(1 downto 0) => \NLW_red6__13_i_27_O_UNCONNECTED\(1 downto 0),
      S(3) => \red6__13_i_51_n_0\,
      S(2 downto 0) => \red6__13_i_14_0\(2 downto 0)
    );
\red6__13_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__13_i_64_n_0\,
      CO(3) => \red6__13_i_46_n_0\,
      CO(2) => \red6__13_i_46_n_1\,
      CO(1) => \red6__13_i_46_n_2\,
      CO(0) => \red6__13_i_46_n_3\,
      CYINIT => '0',
      DI(3) => \red6__13_i_65_n_0\,
      DI(2) => \red6__13_i_66_n_0\,
      DI(1) => \red6__13_i_67_n_0\,
      DI(0) => \red6__13_i_68_n_0\,
      O(3 downto 0) => \NLW_red6__13_i_46_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \red6__13_i_27_0\(3 downto 0)
    );
\red6__13_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF47"
    )
        port map (
      I0 => \data0_carry__2_n_7\,
      I1 => Q(7),
      I2 => p_0_out(15),
      I3 => \red6__9_i_27_2\,
      I4 => cos_yaw(11),
      O => \red6__13_i_48_n_0\
    );
\red6__13_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF47"
    )
        port map (
      I0 => \data0_carry__1_n_4\,
      I1 => Q(7),
      I2 => p_0_out(14),
      I3 => \red6__9_i_27_2\,
      I4 => cos_yaw(10),
      O => \red6__13_i_49_n_0\
    );
\red6__13_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF47"
    )
        port map (
      I0 => \data0_carry__1_n_5\,
      I1 => Q(7),
      I2 => \red6__9_i_46_0\(10),
      I3 => \red6__9_i_27_2\,
      I4 => cos_yaw(9),
      O => \red6__13_i_50_n_0\
    );
\red6__13_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACEFEEEF00FFFFF"
    )
        port map (
      I0 => \^data0_carry__2_i_1__0_0\(0),
      I1 => CO(0),
      I2 => Q(6),
      I3 => Q(5),
      I4 => \^yaw_reg[0]\,
      I5 => Q(7),
      O => \red6__13_i_51_n_0\
    );
\red6__13_i_64\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__13_i_78_n_0\,
      CO(3) => \red6__13_i_64_n_0\,
      CO(2) => \red6__13_i_64_n_1\,
      CO(1) => \red6__13_i_64_n_2\,
      CO(0) => \red6__13_i_64_n_3\,
      CYINIT => '0',
      DI(3) => \red6__13_i_79_n_0\,
      DI(2) => \red6__13_i_80_n_0\,
      DI(1) => \red6__13_i_81_n_0\,
      DI(0) => \red6__13_i_82_n_0\,
      O(3 downto 0) => \NLW_red6__13_i_64_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \red6__13_i_46_0\(3 downto 0)
    );
\red6__13_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF47"
    )
        port map (
      I0 => \data0_carry__1_n_6\,
      I1 => Q(7),
      I2 => \red6__9_i_46_0\(9),
      I3 => \red6__9_i_27_2\,
      I4 => cos_yaw(8),
      O => \red6__13_i_65_n_0\
    );
\red6__13_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF47"
    )
        port map (
      I0 => \data0_carry__1_n_7\,
      I1 => Q(7),
      I2 => \red6__9_i_46_0\(8),
      I3 => \red6__9_i_27_2\,
      I4 => cos_yaw(7),
      O => \red6__13_i_66_n_0\
    );
\red6__13_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF47"
    )
        port map (
      I0 => \data0_carry__0_n_4\,
      I1 => Q(7),
      I2 => \red6__9_i_46_0\(7),
      I3 => \red6__9_i_27_2\,
      I4 => cos_yaw(6),
      O => \red6__13_i_67_n_0\
    );
\red6__13_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF47"
    )
        port map (
      I0 => \data0_carry__0_n_5\,
      I1 => Q(7),
      I2 => \red6__9_i_46_0\(6),
      I3 => \red6__9_i_27_2\,
      I4 => cos_yaw(5),
      O => \red6__13_i_68_n_0\
    );
\red6__13_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \red6__9_i_27_2\,
      I1 => p_0_out(15),
      I2 => Q(7),
      I3 => \data0_carry__2_n_7\,
      O => \yaw_reg[7]_4\
    );
\red6__13_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \red6__9_i_27_2\,
      I1 => p_0_out(14),
      I2 => Q(7),
      I3 => \data0_carry__1_n_4\,
      O => \yaw_reg[7]_3\
    );
\red6__13_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \red6__9_i_27_2\,
      I1 => \red6__9_i_46_0\(10),
      I2 => Q(7),
      I3 => \data0_carry__1_n_5\,
      O => \yaw_reg[7]_5\
    );
\red6__13_i_78\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red6__13_i_78_n_0\,
      CO(2) => \red6__13_i_78_n_1\,
      CO(1) => \red6__13_i_78_n_2\,
      CO(0) => \red6__13_i_78_n_3\,
      CYINIT => '0',
      DI(3) => \red6__13_i_94_n_0\,
      DI(2) => \red6__9_i_88_n_0\,
      DI(1) => sin_yaw(1),
      DI(0) => \red6__13_i_64_0\(0),
      O(3 downto 0) => \NLW_red6__13_i_78_O_UNCONNECTED\(3 downto 0),
      S(3) => \red6__13_i_64_1\(1),
      S(2) => \red6__13_i_98_n_0\,
      S(1) => \red6__13_i_99_n_0\,
      S(0) => \red6__13_i_64_1\(0)
    );
\red6__13_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF47"
    )
        port map (
      I0 => \data0_carry__0_n_6\,
      I1 => Q(7),
      I2 => \red6__9_i_46_0\(5),
      I3 => \red6__9_i_27_2\,
      I4 => cos_yaw(4),
      O => \red6__13_i_79_n_0\
    );
\red6__13_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF47"
    )
        port map (
      I0 => \data0_carry__0_n_7\,
      I1 => Q(7),
      I2 => \red6__9_i_46_0\(4),
      I3 => \red6__9_i_27_2\,
      I4 => cos_yaw(3),
      O => \red6__13_i_80_n_0\
    );
\red6__13_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF47"
    )
        port map (
      I0 => data0_carry_n_4,
      I1 => Q(7),
      I2 => \red6__9_i_46_0\(3),
      I3 => \red6__9_i_27_2\,
      I4 => cos_yaw(2),
      O => \red6__13_i_81_n_0\
    );
\red6__13_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF47"
    )
        port map (
      I0 => data0_carry_n_5,
      I1 => Q(7),
      I2 => \red6__9_i_46_0\(2),
      I3 => \red6__9_i_27_2\,
      I4 => cos_yaw(1),
      O => \red6__13_i_82_n_0\
    );
\red6__13_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \red6__9_i_27_2\,
      I1 => \red6__9_i_46_0\(9),
      I2 => Q(7),
      I3 => \data0_carry__1_n_6\,
      O => \yaw_reg[7]_8\
    );
\red6__13_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \red6__9_i_27_2\,
      I1 => \red6__9_i_46_0\(8),
      I2 => Q(7),
      I3 => \data0_carry__1_n_7\,
      O => \yaw_reg[7]_7\
    );
\red6__13_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \red6__9_i_27_2\,
      I1 => \red6__9_i_46_0\(7),
      I2 => Q(7),
      I3 => \data0_carry__0_n_4\,
      O => \yaw_reg[7]_6\
    );
\red6__13_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \red6__9_i_27_2\,
      I1 => \red6__9_i_46_0\(6),
      I2 => Q(7),
      I3 => \data0_carry__0_n_5\,
      O => \yaw_reg[7]_9\
    );
\red6__13_i_94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF47"
    )
        port map (
      I0 => data0_carry_n_6,
      I1 => Q(7),
      I2 => \red6__9_i_46_0\(1),
      I3 => \red6__9_i_27_2\,
      I4 => cos_yaw(0),
      O => \red6__13_i_94_n_0\
    );
\red6__13_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5404"
    )
        port map (
      I0 => \red6__9_i_27_2\,
      I1 => \red6__9_i_46_0\(0),
      I2 => Q(7),
      I3 => data0_carry_n_7,
      O => sin_yaw(1)
    );
\red6__13_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55559A95AAAA656A"
    )
        port map (
      I0 => \red6__9_i_88_n_0\,
      I1 => data0_carry_n_6,
      I2 => Q(7),
      I3 => \red6__9_i_46_0\(1),
      I4 => \red6__9_i_27_2\,
      I5 => cos_yaw(0),
      O => \red6__13_i_98_n_0\
    );
\red6__13_i_99\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A655A6A6"
    )
        port map (
      I0 => \red6__9_i_88_n_0\,
      I1 => \red6__9_i_73_0\(0),
      I2 => \red6__9_i_73_1\,
      I3 => \red6__9_i_73_2\,
      I4 => O(0),
      O => \red6__13_i_99_n_0\
    );
\red6__17_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \red6__9_i_27_2\,
      I1 => \red6__9_i_46_0\(7),
      I2 => Q(7),
      I3 => \data0_carry__0_n_4\,
      O => \red6__17_i_100_n_0\
    );
\red6__17_i_107\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red6__17_i_107_n_0\,
      CO(2) => \red6__17_i_107_n_1\,
      CO(1) => \red6__17_i_107_n_2\,
      CO(0) => \red6__17_i_107_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 2) => \vertex1_2D[0]4\(2 downto 1),
      O(1) => \yaw_reg[7]\(0),
      O(0) => \vertex1_2D[0]4\(0),
      S(3) => \red6__17_i_117_n_0\,
      S(2) => \red6__17_i_118_n_0\,
      S(1) => \red6__17_i_119_n_0\,
      S(0) => S(0)
    );
\red6__17_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \red6__9_i_27_2\,
      I1 => \red6__9_i_46_0\(6),
      I2 => Q(7),
      I3 => \data0_carry__0_n_5\,
      O => \red6__17_i_113_n_0\
    );
\red6__17_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \red6__9_i_27_2\,
      I1 => \red6__9_i_46_0\(5),
      I2 => Q(7),
      I3 => \data0_carry__0_n_6\,
      O => \red6__17_i_114_n_0\
    );
\red6__17_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \red6__9_i_27_2\,
      I1 => \red6__9_i_46_0\(4),
      I2 => Q(7),
      I3 => \data0_carry__0_n_7\,
      O => \red6__17_i_115_n_0\
    );
\red6__17_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \red6__9_i_27_2\,
      I1 => \red6__9_i_46_0\(3),
      I2 => Q(7),
      I3 => data0_carry_n_4,
      O => \red6__17_i_116_n_0\
    );
\red6__17_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \red6__9_i_27_2\,
      I1 => \red6__9_i_46_0\(2),
      I2 => Q(7),
      I3 => data0_carry_n_5,
      O => \red6__17_i_117_n_0\
    );
\red6__17_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \red6__9_i_27_2\,
      I1 => \red6__9_i_46_0\(1),
      I2 => Q(7),
      I3 => data0_carry_n_6,
      O => \red6__17_i_118_n_0\
    );
\red6__17_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF47"
    )
        port map (
      I0 => data0_carry_n_7,
      I1 => Q(7),
      I2 => \red6__9_i_46_0\(0),
      I3 => \red6__9_i_27_2\,
      O => \red6__17_i_119_n_0\
    );
\red6__17_i_67\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__17_i_78_n_0\,
      CO(3 downto 1) => \NLW_red6__17_i_67_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \red6__17_i_78_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_red6__17_i_67_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\red6__17_i_78\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__17_i_81_n_0\,
      CO(3) => \red6__17_i_78_n_0\,
      CO(2) => \red6__17_i_78_n_1\,
      CO(1) => \red6__17_i_78_n_2\,
      CO(0) => \red6__17_i_78_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \vertex1_2D[0]4\(14 downto 11),
      S(3) => \red6__17_i_93_n_0\,
      S(2) => \red6__17_i_94_n_0\,
      S(1) => \red6__17_i_95_n_0\,
      S(0) => \red6__17_i_96_n_0\
    );
\red6__17_i_81\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__17_i_92_n_0\,
      CO(3) => \red6__17_i_81_n_0\,
      CO(2) => \red6__17_i_81_n_1\,
      CO(1) => \red6__17_i_81_n_2\,
      CO(0) => \red6__17_i_81_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \vertex1_2D[0]4\(10 downto 7),
      S(3) => \red6__17_i_97_n_0\,
      S(2) => \red6__17_i_98_n_0\,
      S(1) => \red6__17_i_99_n_0\,
      S(0) => \red6__17_i_100_n_0\
    );
\red6__17_i_92\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__17_i_107_n_0\,
      CO(3) => \red6__17_i_92_n_0\,
      CO(2) => \red6__17_i_92_n_1\,
      CO(1) => \red6__17_i_92_n_2\,
      CO(0) => \red6__17_i_92_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \vertex1_2D[0]4\(6 downto 3),
      S(3) => \red6__17_i_113_n_0\,
      S(2) => \red6__17_i_114_n_0\,
      S(1) => \red6__17_i_115_n_0\,
      S(0) => \red6__17_i_116_n_0\
    );
\red6__17_i_93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \^data0_carry__2_i_1__0_0\(0),
      I1 => \red6__9_i_27_2\,
      I2 => Q(7),
      O => \red6__17_i_93_n_0\
    );
\red6__17_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"23"
    )
        port map (
      I0 => \^data0_carry__2_i_1__0_0\(0),
      I1 => \red6__9_i_27_2\,
      I2 => Q(7),
      O => \red6__17_i_94_n_0\
    );
\red6__17_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \red6__9_i_27_2\,
      I1 => p_0_out(15),
      I2 => Q(7),
      I3 => \data0_carry__2_n_7\,
      O => \red6__17_i_95_n_0\
    );
\red6__17_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \red6__9_i_27_2\,
      I1 => p_0_out(14),
      I2 => Q(7),
      I3 => \data0_carry__1_n_4\,
      O => \red6__17_i_96_n_0\
    );
\red6__17_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \red6__9_i_27_2\,
      I1 => \red6__9_i_46_0\(10),
      I2 => Q(7),
      I3 => \data0_carry__1_n_5\,
      O => \red6__17_i_97_n_0\
    );
\red6__17_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \red6__9_i_27_2\,
      I1 => \red6__9_i_46_0\(9),
      I2 => Q(7),
      I3 => \data0_carry__1_n_6\,
      O => \red6__17_i_98_n_0\
    );
\red6__17_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \red6__9_i_27_2\,
      I1 => \red6__9_i_46_0\(8),
      I2 => Q(7),
      I3 => \data0_carry__1_n_7\,
      O => \red6__17_i_99_n_0\
    );
\red6__9_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__9_i_46_n_0\,
      CO(3) => \red6__9_i_27_n_0\,
      CO(2) => \red6__9_i_27_n_1\,
      CO(1) => \red6__9_i_27_n_2\,
      CO(0) => \red6__9_i_27_n_3\,
      CYINIT => '0',
      DI(3) => \red6__9_i_27_1\,
      DI(2) => \red6__9_i_47_n_0\,
      DI(1) => \red6__9_i_48_n_0\,
      DI(0) => \red6__9_i_49_n_0\,
      O(3 downto 2) => \yaw_reg[7]_0\(1 downto 0),
      O(1 downto 0) => \NLW_red6__9_i_27_O_UNCONNECTED\(1 downto 0),
      S(3) => \red6__9_i_50_n_0\,
      S(2) => \red6__9_i_51_n_0\,
      S(1) => \red6__9_i_52_n_0\,
      S(0) => \red6__9_i_53_n_0\
    );
\red6__9_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__9_i_27_n_0\,
      CO(3 downto 1) => \NLW_red6__9_i_45_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \red6__9_i_27_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_red6__9_i_45_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\red6__9_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__9_i_60_n_0\,
      CO(3) => \red6__9_i_46_n_0\,
      CO(2) => \red6__9_i_46_n_1\,
      CO(1) => \red6__9_i_46_n_2\,
      CO(0) => \red6__9_i_46_n_3\,
      CYINIT => '0',
      DI(3) => \red6__9_i_61_n_0\,
      DI(2) => \red6__9_i_62_n_0\,
      DI(1) => \red6__9_i_63_n_0\,
      DI(0) => \red6__9_i_64_n_0\,
      O(3 downto 0) => \NLW_red6__9_i_46_O_UNCONNECTED\(3 downto 0),
      S(3) => \red6__9_i_65_n_0\,
      S(2) => \red6__9_i_66_n_0\,
      S(1) => \red6__9_i_67_n_0\,
      S(0) => \red6__9_i_68_n_0\
    );
\red6__9_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"23"
    )
        port map (
      I0 => \^data0_carry__2_i_1__0_0\(0),
      I1 => \red6__9_i_27_2\,
      I2 => Q(7),
      O => \red6__9_i_47_n_0\
    );
\red6__9_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \red6__9_i_27_2\,
      I1 => p_0_out(15),
      I2 => Q(7),
      I3 => \data0_carry__2_n_7\,
      O => \red6__9_i_48_n_0\
    );
\red6__9_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \red6__9_i_27_2\,
      I1 => p_0_out(14),
      I2 => Q(7),
      I3 => \data0_carry__1_n_4\,
      O => \red6__9_i_49_n_0\
    );
\red6__9_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D02F"
    )
        port map (
      I0 => \^data0_carry__2_i_1__0_0\(0),
      I1 => \red6__9_i_27_2\,
      I2 => Q(7),
      I3 => \red6__9_i_27_1\,
      O => \red6__9_i_50_n_0\
    );
\red6__9_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DC23"
    )
        port map (
      I0 => \^data0_carry__2_i_1__0_0\(0),
      I1 => \red6__9_i_27_2\,
      I2 => Q(7),
      I3 => \red6__9_i_27_3\(0),
      O => \red6__9_i_51_n_0\
    );
\red6__9_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B8FF47"
    )
        port map (
      I0 => \data0_carry__2_n_7\,
      I1 => Q(7),
      I2 => p_0_out(15),
      I3 => \red6__9_i_27_2\,
      I4 => cos_yaw(11),
      O => \red6__9_i_52_n_0\
    );
\red6__9_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B8FF47"
    )
        port map (
      I0 => \data0_carry__1_n_4\,
      I1 => Q(7),
      I2 => p_0_out(14),
      I3 => \red6__9_i_27_2\,
      I4 => cos_yaw(10),
      O => \red6__9_i_53_n_0\
    );
\red6__9_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__9_i_73_n_0\,
      CO(3) => \red6__9_i_60_n_0\,
      CO(2) => \red6__9_i_60_n_1\,
      CO(1) => \red6__9_i_60_n_2\,
      CO(0) => \red6__9_i_60_n_3\,
      CYINIT => '0',
      DI(3) => \red6__9_i_74_n_0\,
      DI(2) => \red6__9_i_75_n_0\,
      DI(1) => \red6__9_i_76_n_0\,
      DI(0) => \red6__9_i_77_n_0\,
      O(3 downto 0) => \NLW_red6__9_i_60_O_UNCONNECTED\(3 downto 0),
      S(3) => \red6__9_i_78_n_0\,
      S(2) => \red6__9_i_79_n_0\,
      S(1) => \red6__9_i_80_n_0\,
      S(0) => \red6__9_i_81_n_0\
    );
\red6__9_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \red6__9_i_27_2\,
      I1 => \red6__9_i_46_0\(10),
      I2 => Q(7),
      I3 => \data0_carry__1_n_5\,
      O => \red6__9_i_61_n_0\
    );
\red6__9_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \red6__9_i_27_2\,
      I1 => \red6__9_i_46_0\(9),
      I2 => Q(7),
      I3 => \data0_carry__1_n_6\,
      O => \red6__9_i_62_n_0\
    );
\red6__9_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \red6__9_i_27_2\,
      I1 => \red6__9_i_46_0\(8),
      I2 => Q(7),
      I3 => \data0_carry__1_n_7\,
      O => \red6__9_i_63_n_0\
    );
\red6__9_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \red6__9_i_27_2\,
      I1 => \red6__9_i_46_0\(7),
      I2 => Q(7),
      I3 => \data0_carry__0_n_4\,
      O => \red6__9_i_64_n_0\
    );
\red6__9_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B8FF47"
    )
        port map (
      I0 => \data0_carry__1_n_5\,
      I1 => Q(7),
      I2 => \red6__9_i_46_0\(10),
      I3 => \red6__9_i_27_2\,
      I4 => cos_yaw(9),
      O => \red6__9_i_65_n_0\
    );
\red6__9_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B8FF47"
    )
        port map (
      I0 => \data0_carry__1_n_6\,
      I1 => Q(7),
      I2 => \red6__9_i_46_0\(9),
      I3 => \red6__9_i_27_2\,
      I4 => cos_yaw(8),
      O => \red6__9_i_66_n_0\
    );
\red6__9_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B8FF47"
    )
        port map (
      I0 => \data0_carry__1_n_7\,
      I1 => Q(7),
      I2 => \red6__9_i_46_0\(8),
      I3 => \red6__9_i_27_2\,
      I4 => cos_yaw(7),
      O => \red6__9_i_67_n_0\
    );
\red6__9_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B8FF47"
    )
        port map (
      I0 => \data0_carry__0_n_4\,
      I1 => Q(7),
      I2 => \red6__9_i_46_0\(7),
      I3 => \red6__9_i_27_2\,
      I4 => cos_yaw(6),
      O => \red6__9_i_68_n_0\
    );
\red6__9_i_73\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red6__9_i_73_n_0\,
      CO(2) => \red6__9_i_73_n_1\,
      CO(1) => \red6__9_i_73_n_2\,
      CO(0) => \red6__9_i_73_n_3\,
      CYINIT => '1',
      DI(3) => \red6__9_i_86_n_0\,
      DI(2) => \red6__9_i_87_n_0\,
      DI(1) => \red6__9_i_88_n_0\,
      DI(0) => DI(0),
      O(3 downto 0) => \NLW_red6__9_i_73_O_UNCONNECTED\(3 downto 0),
      S(3) => \red6__9_i_90_n_0\,
      S(2) => \red6__9_i_91_n_0\,
      S(1) => \red6__9_i_92_n_0\,
      S(0) => \red6__9_i_60_0\(0)
    );
\red6__9_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \red6__9_i_27_2\,
      I1 => \red6__9_i_46_0\(6),
      I2 => Q(7),
      I3 => \data0_carry__0_n_5\,
      O => \red6__9_i_74_n_0\
    );
\red6__9_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \red6__9_i_27_2\,
      I1 => \red6__9_i_46_0\(5),
      I2 => Q(7),
      I3 => \data0_carry__0_n_6\,
      O => \red6__9_i_75_n_0\
    );
\red6__9_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \red6__9_i_27_2\,
      I1 => \red6__9_i_46_0\(4),
      I2 => Q(7),
      I3 => \data0_carry__0_n_7\,
      O => \red6__9_i_76_n_0\
    );
\red6__9_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \red6__9_i_27_2\,
      I1 => \red6__9_i_46_0\(3),
      I2 => Q(7),
      I3 => data0_carry_n_4,
      O => \red6__9_i_77_n_0\
    );
\red6__9_i_78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B8FF47"
    )
        port map (
      I0 => \data0_carry__0_n_5\,
      I1 => Q(7),
      I2 => \red6__9_i_46_0\(6),
      I3 => \red6__9_i_27_2\,
      I4 => cos_yaw(5),
      O => \red6__9_i_78_n_0\
    );
\red6__9_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B8FF47"
    )
        port map (
      I0 => \data0_carry__0_n_6\,
      I1 => Q(7),
      I2 => \red6__9_i_46_0\(5),
      I3 => \red6__9_i_27_2\,
      I4 => cos_yaw(4),
      O => \red6__9_i_79_n_0\
    );
\red6__9_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B8FF47"
    )
        port map (
      I0 => \data0_carry__0_n_7\,
      I1 => Q(7),
      I2 => \red6__9_i_46_0\(4),
      I3 => \red6__9_i_27_2\,
      I4 => cos_yaw(3),
      O => \red6__9_i_80_n_0\
    );
\red6__9_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B8FF47"
    )
        port map (
      I0 => data0_carry_n_4,
      I1 => Q(7),
      I2 => \red6__9_i_46_0\(3),
      I3 => \red6__9_i_27_2\,
      I4 => cos_yaw(2),
      O => \red6__9_i_81_n_0\
    );
\red6__9_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \red6__9_i_27_2\,
      I1 => \red6__9_i_46_0\(2),
      I2 => Q(7),
      I3 => data0_carry_n_5,
      O => \red6__9_i_86_n_0\
    );
\red6__9_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \red6__9_i_27_2\,
      I1 => \red6__9_i_46_0\(1),
      I2 => Q(7),
      I3 => data0_carry_n_6,
      O => \red6__9_i_87_n_0\
    );
\red6__9_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF47"
    )
        port map (
      I0 => data0_carry_n_7,
      I1 => Q(7),
      I2 => \red6__9_i_46_0\(0),
      I3 => \red6__9_i_27_2\,
      O => \red6__9_i_88_n_0\
    );
\red6__9_i_90\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B8FF47"
    )
        port map (
      I0 => data0_carry_n_5,
      I1 => Q(7),
      I2 => \red6__9_i_46_0\(2),
      I3 => \red6__9_i_27_2\,
      I4 => cos_yaw(1),
      O => \red6__9_i_90_n_0\
    );
\red6__9_i_91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B8FF47"
    )
        port map (
      I0 => data0_carry_n_6,
      I1 => Q(7),
      I2 => \red6__9_i_46_0\(1),
      I3 => \red6__9_i_27_2\,
      I4 => cos_yaw(0),
      O => \red6__9_i_91_n_0\
    );
\red6__9_i_92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A655A6A6"
    )
        port map (
      I0 => \red6__9_i_88_n_0\,
      I1 => \red6__9_i_73_0\(0),
      I2 => \red6__9_i_73_1\,
      I3 => \red6__9_i_73_2\,
      I4 => O(0),
      O => \red6__9_i_92_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srldelay is
  port (
    data_o : out STD_LOGIC_VECTOR ( 37 downto 0 );
    pix_clk : in STD_LOGIC;
    data_i : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srldelay;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srldelay is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \srl[0].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \srl[0].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name : string;
  attribute srl_name of \srl[0].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[0].srl16_i ";
  attribute BOX_TYPE of \srl[10].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[10].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[10].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[10].srl16_i ";
  attribute BOX_TYPE of \srl[11].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[11].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[11].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[11].srl16_i ";
  attribute BOX_TYPE of \srl[14].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[14].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[14].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[14].srl16_i ";
  attribute BOX_TYPE of \srl[15].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[15].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[15].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[15].srl16_i ";
  attribute BOX_TYPE of \srl[16].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[16].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[16].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[16].srl16_i ";
  attribute BOX_TYPE of \srl[17].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[17].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[17].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[17].srl16_i ";
  attribute BOX_TYPE of \srl[18].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[18].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[18].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[18].srl16_i ";
  attribute BOX_TYPE of \srl[19].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[19].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[19].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[19].srl16_i ";
  attribute BOX_TYPE of \srl[1].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[1].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[1].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[1].srl16_i ";
  attribute BOX_TYPE of \srl[20].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[20].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[20].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[20].srl16_i ";
  attribute BOX_TYPE of \srl[21].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[21].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[21].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[21].srl16_i ";
  attribute BOX_TYPE of \srl[22].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[22].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[22].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[22].srl16_i ";
  attribute BOX_TYPE of \srl[23].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[23].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[23].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[23].srl16_i ";
  attribute BOX_TYPE of \srl[24].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[24].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[24].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[24].srl16_i ";
  attribute BOX_TYPE of \srl[25].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[25].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[25].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[25].srl16_i ";
  attribute BOX_TYPE of \srl[26].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[26].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[26].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[26].srl16_i ";
  attribute BOX_TYPE of \srl[27].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[27].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[27].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[27].srl16_i ";
  attribute BOX_TYPE of \srl[28].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[28].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[28].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[28].srl16_i ";
  attribute BOX_TYPE of \srl[29].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[29].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[29].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[29].srl16_i ";
  attribute BOX_TYPE of \srl[2].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[2].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[2].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[2].srl16_i ";
  attribute BOX_TYPE of \srl[30].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[30].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[30].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[30].srl16_i ";
  attribute BOX_TYPE of \srl[31].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[31].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[31].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[31].srl16_i ";
  attribute BOX_TYPE of \srl[32].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[32].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[32].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[32].srl16_i ";
  attribute BOX_TYPE of \srl[33].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[33].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[33].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[33].srl16_i ";
  attribute BOX_TYPE of \srl[34].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[34].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[34].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[34].srl16_i ";
  attribute BOX_TYPE of \srl[35].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[35].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[35].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[35].srl16_i ";
  attribute BOX_TYPE of \srl[36].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[36].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[36].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[36].srl16_i ";
  attribute BOX_TYPE of \srl[37].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[37].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[37].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[37].srl16_i ";
  attribute BOX_TYPE of \srl[38].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[38].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[38].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[38].srl16_i ";
  attribute BOX_TYPE of \srl[39].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[39].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[39].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[39].srl16_i ";
  attribute BOX_TYPE of \srl[3].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[3].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[3].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[3].srl16_i ";
  attribute BOX_TYPE of \srl[4].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[4].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[4].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[4].srl16_i ";
  attribute BOX_TYPE of \srl[5].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[5].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[5].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[5].srl16_i ";
  attribute BOX_TYPE of \srl[6].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[6].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[6].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[6].srl16_i ";
  attribute BOX_TYPE of \srl[7].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[7].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[7].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[7].srl16_i ";
  attribute BOX_TYPE of \srl[8].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[8].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[8].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[8].srl16_i ";
  attribute BOX_TYPE of \srl[9].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[9].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[9].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[9].srl16_i ";
begin
\srl[0].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(0)
    );
\srl[10].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(10)
    );
\srl[11].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(11)
    );
\srl[14].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(12)
    );
\srl[15].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(13)
    );
\srl[16].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(14)
    );
\srl[17].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(15)
    );
\srl[18].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(16)
    );
\srl[19].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(17)
    );
\srl[1].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(0),
      Q => data_o(1)
    );
\srl[20].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(18)
    );
\srl[21].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(3),
      Q => data_o(19)
    );
\srl[22].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(3),
      Q => data_o(20)
    );
\srl[23].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(3),
      Q => data_o(21)
    );
\srl[24].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(22)
    );
\srl[25].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(23)
    );
\srl[26].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(24)
    );
\srl[27].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(25)
    );
\srl[28].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(26)
    );
\srl[29].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(4),
      Q => data_o(27)
    );
\srl[2].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(1),
      Q => data_o(2)
    );
\srl[30].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(4),
      Q => data_o(28)
    );
\srl[31].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(4),
      Q => data_o(29)
    );
\srl[32].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(30)
    );
\srl[33].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(31)
    );
\srl[34].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(32)
    );
\srl[35].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(33)
    );
\srl[36].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(34)
    );
\srl[37].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(35)
    );
\srl[38].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(5),
      Q => data_o(36)
    );
\srl[39].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(5),
      Q => data_o(37)
    );
\srl[3].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(2),
      Q => data_o(3)
    );
\srl[4].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(4)
    );
\srl[5].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(5)
    );
\srl[6].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(6)
    );
\srl[7].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(7)
    );
\srl[8].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(8)
    );
\srl[9].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_controller is
  port (
    hsync : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    vsync : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \red6__15_i_37\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \red6__0_i_2_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    red7 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \red6__19_i_32\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \vc_reg[6]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \hc_reg[7]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \vc_reg[7]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \vc_reg[9]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \red6__16_i_2_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \red6__20_i_2_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    raw_reset_0 : out STD_LOGIC;
    vde : out STD_LOGIC;
    CLK : in STD_LOGIC;
    red6 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    red6_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__0_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \red6__3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__4_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \red6__11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \red6__15\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \red6__15_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__16\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__16_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__16_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__16_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__19\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \red6__19_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__20\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__20_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__20_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__20_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    screen_restart_delayed : in STD_LOGIC;
    raw_reset : in STD_LOGIC;
    \red6__7_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_5_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \red6__9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \red6__9_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \red6__7_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_4_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_3_in : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_controller;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_controller is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^b\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal drawX : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal drawY : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal hc : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \hc[9]_i_2_n_0\ : STD_LOGIC;
  signal hs_i_1_n_0 : STD_LOGIC;
  signal hs_i_2_n_0 : STD_LOGIC;
  signal \^raw_reset_0\ : STD_LOGIC;
  signal \red6__0_i_2_n_0\ : STD_LOGIC;
  signal \red6__0_i_2_n_1\ : STD_LOGIC;
  signal \red6__0_i_2_n_2\ : STD_LOGIC;
  signal \red6__0_i_2_n_3\ : STD_LOGIC;
  signal \red6__0_i_3_n_0\ : STD_LOGIC;
  signal \red6__0_i_3_n_1\ : STD_LOGIC;
  signal \red6__0_i_3_n_2\ : STD_LOGIC;
  signal \red6__0_i_3_n_3\ : STD_LOGIC;
  signal \red6__0_i_4_n_0\ : STD_LOGIC;
  signal \red6__0_i_4_n_1\ : STD_LOGIC;
  signal \red6__0_i_4_n_2\ : STD_LOGIC;
  signal \red6__0_i_4_n_3\ : STD_LOGIC;
  signal \red6__11_i_33_n_0\ : STD_LOGIC;
  signal \red6__11_i_34_n_0\ : STD_LOGIC;
  signal \red6__11_i_35_n_0\ : STD_LOGIC;
  signal \red6__11_i_37_n_0\ : STD_LOGIC;
  signal \red6__11_i_38_n_0\ : STD_LOGIC;
  signal \red6__11_i_39_n_0\ : STD_LOGIC;
  signal \red6__11_i_40_n_0\ : STD_LOGIC;
  signal \red6__11_i_41_n_0\ : STD_LOGIC;
  signal \red6__11_i_42_n_0\ : STD_LOGIC;
  signal \red6__11_i_6_n_2\ : STD_LOGIC;
  signal \red6__11_i_6_n_3\ : STD_LOGIC;
  signal \red6__11_i_7_n_0\ : STD_LOGIC;
  signal \red6__11_i_7_n_1\ : STD_LOGIC;
  signal \red6__11_i_7_n_2\ : STD_LOGIC;
  signal \red6__11_i_7_n_3\ : STD_LOGIC;
  signal \red6__11_i_8_n_0\ : STD_LOGIC;
  signal \red6__11_i_8_n_1\ : STD_LOGIC;
  signal \red6__11_i_8_n_2\ : STD_LOGIC;
  signal \red6__11_i_8_n_3\ : STD_LOGIC;
  signal \red6__15_i_10_n_0\ : STD_LOGIC;
  signal \red6__15_i_10_n_1\ : STD_LOGIC;
  signal \red6__15_i_10_n_2\ : STD_LOGIC;
  signal \red6__15_i_10_n_3\ : STD_LOGIC;
  signal \red6__15_i_44_n_0\ : STD_LOGIC;
  signal \red6__15_i_45_n_0\ : STD_LOGIC;
  signal \red6__15_i_46_n_0\ : STD_LOGIC;
  signal \red6__15_i_47_n_0\ : STD_LOGIC;
  signal \red6__15_i_48_n_0\ : STD_LOGIC;
  signal \red6__15_i_49_n_0\ : STD_LOGIC;
  signal \red6__15_i_50_n_0\ : STD_LOGIC;
  signal \red6__15_i_51_n_0\ : STD_LOGIC;
  signal \red6__15_i_52_n_0\ : STD_LOGIC;
  signal \red6__15_i_53_n_0\ : STD_LOGIC;
  signal \red6__15_i_6_n_0\ : STD_LOGIC;
  signal \red6__15_i_6_n_1\ : STD_LOGIC;
  signal \red6__15_i_6_n_2\ : STD_LOGIC;
  signal \red6__15_i_6_n_3\ : STD_LOGIC;
  signal \red6__15_i_7_n_0\ : STD_LOGIC;
  signal \red6__15_i_7_n_1\ : STD_LOGIC;
  signal \red6__15_i_7_n_2\ : STD_LOGIC;
  signal \red6__15_i_7_n_3\ : STD_LOGIC;
  signal \red6__15_i_8_n_0\ : STD_LOGIC;
  signal \red6__15_i_8_n_1\ : STD_LOGIC;
  signal \red6__15_i_8_n_2\ : STD_LOGIC;
  signal \red6__15_i_8_n_3\ : STD_LOGIC;
  signal \red6__15_i_9_n_0\ : STD_LOGIC;
  signal \red6__15_i_9_n_1\ : STD_LOGIC;
  signal \red6__15_i_9_n_2\ : STD_LOGIC;
  signal \red6__15_i_9_n_3\ : STD_LOGIC;
  signal \red6__16_i_2_n_0\ : STD_LOGIC;
  signal \red6__16_i_2_n_1\ : STD_LOGIC;
  signal \red6__16_i_2_n_2\ : STD_LOGIC;
  signal \red6__16_i_2_n_3\ : STD_LOGIC;
  signal \red6__16_i_3_n_0\ : STD_LOGIC;
  signal \red6__16_i_3_n_1\ : STD_LOGIC;
  signal \red6__16_i_3_n_2\ : STD_LOGIC;
  signal \red6__16_i_3_n_3\ : STD_LOGIC;
  signal \red6__16_i_4_n_0\ : STD_LOGIC;
  signal \red6__16_i_4_n_1\ : STD_LOGIC;
  signal \red6__16_i_4_n_2\ : STD_LOGIC;
  signal \red6__16_i_4_n_3\ : STD_LOGIC;
  signal \red6__19_i_10_n_0\ : STD_LOGIC;
  signal \red6__19_i_10_n_1\ : STD_LOGIC;
  signal \red6__19_i_10_n_2\ : STD_LOGIC;
  signal \red6__19_i_10_n_3\ : STD_LOGIC;
  signal \red6__19_i_39_n_0\ : STD_LOGIC;
  signal \red6__19_i_40_n_0\ : STD_LOGIC;
  signal \red6__19_i_41_n_0\ : STD_LOGIC;
  signal \red6__19_i_42_n_0\ : STD_LOGIC;
  signal \red6__19_i_43_n_0\ : STD_LOGIC;
  signal \red6__19_i_44_n_0\ : STD_LOGIC;
  signal \red6__19_i_45_n_0\ : STD_LOGIC;
  signal \red6__19_i_46_n_0\ : STD_LOGIC;
  signal \red6__19_i_47_n_0\ : STD_LOGIC;
  signal \red6__19_i_48_n_0\ : STD_LOGIC;
  signal \red6__19_i_6_n_0\ : STD_LOGIC;
  signal \red6__19_i_6_n_1\ : STD_LOGIC;
  signal \red6__19_i_6_n_2\ : STD_LOGIC;
  signal \red6__19_i_6_n_3\ : STD_LOGIC;
  signal \red6__19_i_7_n_0\ : STD_LOGIC;
  signal \red6__19_i_7_n_1\ : STD_LOGIC;
  signal \red6__19_i_7_n_2\ : STD_LOGIC;
  signal \red6__19_i_7_n_3\ : STD_LOGIC;
  signal \red6__19_i_8_n_0\ : STD_LOGIC;
  signal \red6__19_i_8_n_1\ : STD_LOGIC;
  signal \red6__19_i_8_n_2\ : STD_LOGIC;
  signal \red6__19_i_8_n_3\ : STD_LOGIC;
  signal \red6__19_i_9_n_0\ : STD_LOGIC;
  signal \red6__19_i_9_n_1\ : STD_LOGIC;
  signal \red6__19_i_9_n_2\ : STD_LOGIC;
  signal \red6__19_i_9_n_3\ : STD_LOGIC;
  signal \red6__20_i_2_n_0\ : STD_LOGIC;
  signal \red6__20_i_2_n_1\ : STD_LOGIC;
  signal \red6__20_i_2_n_2\ : STD_LOGIC;
  signal \red6__20_i_2_n_3\ : STD_LOGIC;
  signal \red6__20_i_3_n_0\ : STD_LOGIC;
  signal \red6__20_i_3_n_1\ : STD_LOGIC;
  signal \red6__20_i_3_n_2\ : STD_LOGIC;
  signal \red6__20_i_3_n_3\ : STD_LOGIC;
  signal \red6__20_i_4_n_0\ : STD_LOGIC;
  signal \red6__20_i_4_n_1\ : STD_LOGIC;
  signal \red6__20_i_4_n_2\ : STD_LOGIC;
  signal \red6__20_i_4_n_3\ : STD_LOGIC;
  signal \red6__3_i_16_n_0\ : STD_LOGIC;
  signal \red6__3_i_17_n_0\ : STD_LOGIC;
  signal \red6__3_i_18_n_0\ : STD_LOGIC;
  signal \red6__3_i_19_n_0\ : STD_LOGIC;
  signal \red6__3_i_1_n_0\ : STD_LOGIC;
  signal \red6__3_i_1_n_1\ : STD_LOGIC;
  signal \red6__3_i_1_n_2\ : STD_LOGIC;
  signal \red6__3_i_1_n_3\ : STD_LOGIC;
  signal \red6__3_i_20_n_0\ : STD_LOGIC;
  signal \red6__3_i_21_n_0\ : STD_LOGIC;
  signal \red6__3_i_22_n_0\ : STD_LOGIC;
  signal \red6__3_i_23_n_0\ : STD_LOGIC;
  signal \red6__3_i_24_n_0\ : STD_LOGIC;
  signal \red6__3_i_25_n_0\ : STD_LOGIC;
  signal \red6__3_i_2_n_0\ : STD_LOGIC;
  signal \red6__3_i_2_n_1\ : STD_LOGIC;
  signal \red6__3_i_2_n_2\ : STD_LOGIC;
  signal \red6__3_i_2_n_3\ : STD_LOGIC;
  signal \red6__3_i_3_n_0\ : STD_LOGIC;
  signal \red6__3_i_3_n_1\ : STD_LOGIC;
  signal \red6__3_i_3_n_2\ : STD_LOGIC;
  signal \red6__3_i_3_n_3\ : STD_LOGIC;
  signal \red6__3_i_4_n_0\ : STD_LOGIC;
  signal \red6__3_i_4_n_1\ : STD_LOGIC;
  signal \red6__3_i_4_n_2\ : STD_LOGIC;
  signal \red6__3_i_4_n_3\ : STD_LOGIC;
  signal \red6__3_i_5_n_0\ : STD_LOGIC;
  signal \red6__3_i_5_n_1\ : STD_LOGIC;
  signal \red6__3_i_5_n_2\ : STD_LOGIC;
  signal \red6__3_i_5_n_3\ : STD_LOGIC;
  signal \red6__4_i_2_n_0\ : STD_LOGIC;
  signal \red6__4_i_2_n_1\ : STD_LOGIC;
  signal \red6__4_i_2_n_2\ : STD_LOGIC;
  signal \red6__4_i_2_n_3\ : STD_LOGIC;
  signal \red6__4_i_3_n_0\ : STD_LOGIC;
  signal \red6__4_i_3_n_1\ : STD_LOGIC;
  signal \red6__4_i_3_n_2\ : STD_LOGIC;
  signal \red6__4_i_3_n_3\ : STD_LOGIC;
  signal \red6__4_i_4_n_0\ : STD_LOGIC;
  signal \red6__4_i_4_n_1\ : STD_LOGIC;
  signal \red6__4_i_4_n_2\ : STD_LOGIC;
  signal \red6__4_i_4_n_3\ : STD_LOGIC;
  signal \red6__7_i_33_n_0\ : STD_LOGIC;
  signal \red6__7_i_34_n_0\ : STD_LOGIC;
  signal \red6__7_i_35_n_0\ : STD_LOGIC;
  signal \red6__7_i_37_n_0\ : STD_LOGIC;
  signal \red6__7_i_38_n_0\ : STD_LOGIC;
  signal \red6__7_i_39_n_0\ : STD_LOGIC;
  signal \red6__7_i_40_n_0\ : STD_LOGIC;
  signal \red6__7_i_41_n_0\ : STD_LOGIC;
  signal \red6__7_i_42_n_0\ : STD_LOGIC;
  signal \red6__7_i_6_n_2\ : STD_LOGIC;
  signal \red6__7_i_6_n_3\ : STD_LOGIC;
  signal \red6__7_i_7_n_0\ : STD_LOGIC;
  signal \red6__7_i_7_n_1\ : STD_LOGIC;
  signal \red6__7_i_7_n_2\ : STD_LOGIC;
  signal \red6__7_i_7_n_3\ : STD_LOGIC;
  signal \red6__7_i_8_n_0\ : STD_LOGIC;
  signal \red6__7_i_8_n_1\ : STD_LOGIC;
  signal \red6__7_i_8_n_2\ : STD_LOGIC;
  signal \red6__7_i_8_n_3\ : STD_LOGIC;
  signal red6_i_10_n_0 : STD_LOGIC;
  signal red6_i_10_n_1 : STD_LOGIC;
  signal red6_i_10_n_2 : STD_LOGIC;
  signal red6_i_10_n_3 : STD_LOGIC;
  signal red6_i_39_n_0 : STD_LOGIC;
  signal red6_i_40_n_0 : STD_LOGIC;
  signal red6_i_41_n_0 : STD_LOGIC;
  signal red6_i_42_n_0 : STD_LOGIC;
  signal red6_i_43_n_0 : STD_LOGIC;
  signal red6_i_44_n_0 : STD_LOGIC;
  signal red6_i_45_n_0 : STD_LOGIC;
  signal red6_i_46_n_0 : STD_LOGIC;
  signal red6_i_47_n_0 : STD_LOGIC;
  signal red6_i_48_n_0 : STD_LOGIC;
  signal red6_i_6_n_0 : STD_LOGIC;
  signal red6_i_6_n_1 : STD_LOGIC;
  signal red6_i_6_n_2 : STD_LOGIC;
  signal red6_i_6_n_3 : STD_LOGIC;
  signal red6_i_7_n_0 : STD_LOGIC;
  signal red6_i_7_n_1 : STD_LOGIC;
  signal red6_i_7_n_2 : STD_LOGIC;
  signal red6_i_7_n_3 : STD_LOGIC;
  signal red6_i_8_n_0 : STD_LOGIC;
  signal red6_i_8_n_1 : STD_LOGIC;
  signal red6_i_8_n_2 : STD_LOGIC;
  signal red6_i_8_n_3 : STD_LOGIC;
  signal red6_i_9_n_0 : STD_LOGIC;
  signal red6_i_9_n_1 : STD_LOGIC;
  signal red6_i_9_n_2 : STD_LOGIC;
  signal red6_i_9_n_3 : STD_LOGIC;
  signal screen_restart_delayed_i_2_n_0 : STD_LOGIC;
  signal vc : STD_LOGIC;
  signal \vc[0]_i_1_n_0\ : STD_LOGIC;
  signal \vc[1]_i_1_n_0\ : STD_LOGIC;
  signal \vc[2]_i_1_n_0\ : STD_LOGIC;
  signal \vc[3]_i_1_n_0\ : STD_LOGIC;
  signal \vc[3]_i_2_n_0\ : STD_LOGIC;
  signal \vc[4]_i_1_n_0\ : STD_LOGIC;
  signal \vc[5]_i_1_n_0\ : STD_LOGIC;
  signal \vc[6]_i_1_n_0\ : STD_LOGIC;
  signal \vc[7]_i_1_n_0\ : STD_LOGIC;
  signal \vc[8]_i_1_n_0\ : STD_LOGIC;
  signal \vc[8]_i_2_n_0\ : STD_LOGIC;
  signal \vc[9]_i_2_n_0\ : STD_LOGIC;
  signal \vc[9]_i_3_n_0\ : STD_LOGIC;
  signal \vc[9]_i_4_n_0\ : STD_LOGIC;
  signal \^vc_reg[6]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^vde\ : STD_LOGIC;
  signal vga_to_hdmi_i_13_n_0 : STD_LOGIC;
  signal vs_i_1_n_0 : STD_LOGIC;
  signal vs_i_2_n_0 : STD_LOGIC;
  signal \NLW_red6__0_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red6__11_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red6__11_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_red6__11_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_red6__15_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_red6__16_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__16_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red6__19_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_red6__20_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__20_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red6__4_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__4_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red6__7_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red6__7_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_red6__7_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \hc[1]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \hc[2]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \hc[3]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \hc[4]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \hc[6]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \hc[7]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \hc[9]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of hs_i_2 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of screen_restart_delayed_i_2 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \vc[0]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \vc[1]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \vc[2]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \vc[3]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \vc[4]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \vc[7]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \vc[8]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \vc[8]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of vga_to_hdmi_i_13 : label is "soft_lutpair56";
begin
  AR(0) <= \^ar\(0);
  B(16 downto 0) <= \^b\(16 downto 0);
  Q(0) <= \^q\(0);
  raw_reset_0 <= \^raw_reset_0\;
  \vc_reg[6]_0\(1 downto 0) <= \^vc_reg[6]_0\(1 downto 0);
  vde <= \^vde\;
\hc[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^b\(0),
      O => hc(0)
    );
\hc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^b\(0),
      I1 => drawX(1),
      O => hc(1)
    );
\hc[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => drawX(1),
      I1 => \^b\(0),
      I2 => drawX(2),
      O => hc(2)
    );
\hc[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => drawX(2),
      I1 => \^b\(0),
      I2 => drawX(1),
      I3 => drawX(3),
      O => hc(3)
    );
\hc[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => drawX(3),
      I1 => drawX(1),
      I2 => \^b\(0),
      I3 => drawX(2),
      I4 => drawX(4),
      O => hc(4)
    );
\hc[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA55515555"
    )
        port map (
      I0 => \hc[9]_i_2_n_0\,
      I1 => drawX(8),
      I2 => drawX(7),
      I3 => \^q\(0),
      I4 => drawX(9),
      I5 => drawX(5),
      O => hc(5)
    );
\hc[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => drawX(5),
      I1 => \hc[9]_i_2_n_0\,
      I2 => \^q\(0),
      O => hc(6)
    );
\hc[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \^q\(0),
      I1 => \hc[9]_i_2_n_0\,
      I2 => drawX(5),
      I3 => drawX(7),
      O => hc(7)
    );
\hc[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC3CCCCCC4"
    )
        port map (
      I0 => drawX(9),
      I1 => drawX(8),
      I2 => drawX(5),
      I3 => \^q\(0),
      I4 => drawX(7),
      I5 => \hc[9]_i_2_n_0\,
      O => hc(8)
    );
\hc[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAA2"
    )
        port map (
      I0 => drawX(9),
      I1 => drawX(8),
      I2 => \hc[9]_i_2_n_0\,
      I3 => drawX(5),
      I4 => drawX(7),
      I5 => \^q\(0),
      O => hc(9)
    );
\hc[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => drawX(3),
      I1 => drawX(1),
      I2 => \^b\(0),
      I3 => drawX(2),
      I4 => drawX(4),
      O => \hc[9]_i_2_n_0\
    );
\hc_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \^ar\(0),
      D => hc(0),
      Q => \^b\(0)
    );
\hc_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \^ar\(0),
      D => hc(1),
      Q => drawX(1)
    );
\hc_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \^ar\(0),
      D => hc(2),
      Q => drawX(2)
    );
\hc_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \^ar\(0),
      D => hc(3),
      Q => drawX(3)
    );
\hc_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \^ar\(0),
      D => hc(4),
      Q => drawX(4)
    );
\hc_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \^ar\(0),
      D => hc(5),
      Q => drawX(5)
    );
\hc_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \^ar\(0),
      D => hc(6),
      Q => \^q\(0)
    );
\hc_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \^ar\(0),
      D => hc(7),
      Q => drawX(7)
    );
\hc_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \^ar\(0),
      D => hc(8),
      Q => drawX(8)
    );
\hc_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \^ar\(0),
      D => hc(9),
      Q => drawX(9)
    );
hs_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF81FFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => drawX(5),
      I2 => hs_i_2_n_0,
      I3 => drawX(7),
      I4 => drawX(9),
      I5 => drawX(8),
      O => hs_i_1_n_0
    );
hs_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => drawX(4),
      I1 => drawX(3),
      I2 => drawX(1),
      I3 => \^b\(0),
      I4 => drawX(2),
      O => hs_i_2_n_0
    );
hs_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \^ar\(0),
      D => hs_i_1_n_0,
      Q => hsync
    );
\red6__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__0_i_2_n_0\,
      CO(3 downto 0) => \NLW_red6__0_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_red6__0_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \red6__0_i_2_0\(15),
      S(3 downto 0) => B"0001"
    );
\red6__0_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__0_i_3_n_0\,
      CO(3) => \red6__0_i_2_n_0\,
      CO(2) => \red6__0_i_2_n_1\,
      CO(1) => \red6__0_i_2_n_2\,
      CO(0) => \red6__0_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1000",
      O(3 downto 0) => \red6__0_i_2_0\(14 downto 11),
      S(3 downto 0) => \red6__0_2\(3 downto 0)
    );
\red6__0_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__0_i_4_n_0\,
      CO(3) => \red6__0_i_3_n_0\,
      CO(2) => \red6__0_i_3_n_1\,
      CO(1) => \red6__0_i_3_n_2\,
      CO(0) => \red6__0_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \red6__0_i_2_0\(10 downto 7),
      S(3 downto 0) => \red6__0_1\(3 downto 0)
    );
\red6__0_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => red6_i_6_n_0,
      CO(3) => \red6__0_i_4_n_0\,
      CO(2) => \red6__0_i_4_n_1\,
      CO(1) => \red6__0_i_4_n_2\,
      CO(0) => \red6__0_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \red6__0_i_2_0\(6 downto 3),
      S(3 downto 0) => \red6__0_0\(3 downto 0)
    );
\red6__11_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => drawY(9),
      I1 => \red6__9\(0),
      O => \red6__11_i_33_n_0\
    );
\red6__11_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => drawY(8),
      I1 => \red6__9_0\(1),
      O => \red6__11_i_34_n_0\
    );
\red6__11_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => drawY(7),
      I1 => \red6__9_0\(0),
      O => \red6__11_i_35_n_0\
    );
\red6__11_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => drawY(5),
      I1 => \red6__7_0\(0),
      O => \red6__11_i_37_n_0\
    );
\red6__11_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => drawY(4),
      I1 => CO(0),
      O => \red6__11_i_38_n_0\
    );
\red6__11_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => drawY(3),
      I1 => \red6__7_1\(1),
      O => \red6__11_i_39_n_0\
    );
\red6__11_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => drawY(2),
      I1 => \red6__7_1\(0),
      O => \red6__11_i_40_n_0\
    );
\red6__11_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => drawY(1),
      O => \red6__11_i_41_n_0\
    );
\red6__11_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vc_reg[6]_0\(0),
      O => \red6__11_i_42_n_0\
    );
\red6__11_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__11_i_7_n_0\,
      CO(3 downto 2) => \NLW_red6__11_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \red6__11_i_6_n_2\,
      CO(0) => \red6__11_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => drawY(9 downto 8),
      O(3) => \NLW_red6__11_i_6_O_UNCONNECTED\(3),
      O(2 downto 0) => \vc_reg[9]_0\(2 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \red6__11_i_33_n_0\,
      S(0) => \red6__11_i_34_n_0\
    );
\red6__11_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__11_i_8_n_0\,
      CO(3) => \red6__11_i_7_n_0\,
      CO(2) => \red6__11_i_7_n_1\,
      CO(1) => \red6__11_i_7_n_2\,
      CO(0) => \red6__11_i_7_n_3\,
      CYINIT => '0',
      DI(3) => drawY(7),
      DI(2) => \^vc_reg[6]_0\(1),
      DI(1 downto 0) => drawY(5 downto 4),
      O(3 downto 0) => \vc_reg[7]_0\(6 downto 3),
      S(3) => \red6__11_i_35_n_0\,
      S(2) => \red6__11\(0),
      S(1) => \red6__11_i_37_n_0\,
      S(0) => \red6__11_i_38_n_0\
    );
\red6__11_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red6__11_i_8_n_0\,
      CO(2) => \red6__11_i_8_n_1\,
      CO(1) => \red6__11_i_8_n_2\,
      CO(0) => \red6__11_i_8_n_3\,
      CYINIT => '1',
      DI(3 downto 1) => drawY(3 downto 1),
      DI(0) => \^vc_reg[6]_0\(0),
      O(3 downto 1) => \vc_reg[7]_0\(2 downto 0),
      O(0) => \NLW_red6__11_i_8_O_UNCONNECTED\(0),
      S(3) => \red6__11_i_39_n_0\,
      S(2) => \red6__11_i_40_n_0\,
      S(1) => \red6__11_i_41_n_0\,
      S(0) => \red6__11_i_42_n_0\
    );
\red6__15_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red6__15_i_10_n_0\,
      CO(2) => \red6__15_i_10_n_1\,
      CO(1) => \red6__15_i_10_n_2\,
      CO(0) => \red6__15_i_10_n_3\,
      CYINIT => '1',
      DI(3 downto 1) => drawX(3 downto 1),
      DI(0) => \^b\(0),
      O(3 downto 1) => \red6__15_i_37\(3 downto 1),
      O(0) => \NLW_red6__15_i_10_O_UNCONNECTED\(0),
      S(3) => \red6__15_i_50_n_0\,
      S(2) => \red6__15_i_51_n_0\,
      S(1) => \red6__15_i_52_n_0\,
      S(0) => \red6__15_i_53_n_0\
    );
\red6__15_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => drawX(9),
      I1 => p_3_in(7),
      O => \red6__15_i_44_n_0\
    );
\red6__15_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => drawX(8),
      I1 => p_3_in(6),
      O => \red6__15_i_45_n_0\
    );
\red6__15_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => drawX(7),
      I1 => p_3_in(5),
      O => \red6__15_i_46_n_0\
    );
\red6__15_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_3_in(4),
      O => \red6__15_i_47_n_0\
    );
\red6__15_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => drawX(5),
      I1 => p_3_in(3),
      O => \red6__15_i_48_n_0\
    );
\red6__15_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => drawX(4),
      I1 => p_3_in(2),
      O => \red6__15_i_49_n_0\
    );
\red6__15_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => drawX(3),
      I1 => p_3_in(1),
      O => \red6__15_i_50_n_0\
    );
\red6__15_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => drawX(2),
      I1 => p_3_in(0),
      O => \red6__15_i_51_n_0\
    );
\red6__15_i_52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => drawX(1),
      O => \red6__15_i_52_n_0\
    );
\red6__15_i_53\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^b\(0),
      O => \red6__15_i_53_n_0\
    );
\red6__15_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__15_i_7_n_0\,
      CO(3) => \red6__15_i_6_n_0\,
      CO(2) => \red6__15_i_6_n_1\,
      CO(1) => \red6__15_i_6_n_2\,
      CO(0) => \red6__15_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \red6__16_i_2_0\(2 downto 0),
      O(0) => \red6__15_i_37\(16),
      S(3 downto 0) => \red6__16\(3 downto 0)
    );
\red6__15_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__15_i_8_n_0\,
      CO(3) => \red6__15_i_7_n_0\,
      CO(2) => \red6__15_i_7_n_1\,
      CO(1) => \red6__15_i_7_n_2\,
      CO(0) => \red6__15_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \red6__15_i_37\(15 downto 12),
      S(3 downto 0) => \red6__15_0\(3 downto 0)
    );
\red6__15_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__15_i_9_n_0\,
      CO(3) => \red6__15_i_8_n_0\,
      CO(2) => \red6__15_i_8_n_1\,
      CO(1) => \red6__15_i_8_n_2\,
      CO(0) => \red6__15_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => drawX(9 downto 8),
      O(3 downto 0) => \red6__15_i_37\(11 downto 8),
      S(3 downto 2) => \red6__15\(1 downto 0),
      S(1) => \red6__15_i_44_n_0\,
      S(0) => \red6__15_i_45_n_0\
    );
\red6__15_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__15_i_10_n_0\,
      CO(3) => \red6__15_i_9_n_0\,
      CO(2) => \red6__15_i_9_n_1\,
      CO(1) => \red6__15_i_9_n_2\,
      CO(0) => \red6__15_i_9_n_3\,
      CYINIT => '0',
      DI(3) => drawX(7),
      DI(2) => \^q\(0),
      DI(1 downto 0) => drawX(5 downto 4),
      O(3 downto 0) => \red6__15_i_37\(7 downto 4),
      S(3) => \red6__15_i_46_n_0\,
      S(2) => \red6__15_i_47_n_0\,
      S(1) => \red6__15_i_48_n_0\,
      S(0) => \red6__15_i_49_n_0\
    );
\red6__16_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__16_i_2_n_0\,
      CO(3 downto 0) => \NLW_red6__16_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_red6__16_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \red6__16_i_2_0\(15),
      S(3 downto 0) => B"0001"
    );
\red6__16_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__16_i_3_n_0\,
      CO(3) => \red6__16_i_2_n_0\,
      CO(2) => \red6__16_i_2_n_1\,
      CO(1) => \red6__16_i_2_n_2\,
      CO(0) => \red6__16_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1000",
      O(3 downto 0) => \red6__16_i_2_0\(14 downto 11),
      S(3 downto 0) => \red6__16_2\(3 downto 0)
    );
\red6__16_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__16_i_4_n_0\,
      CO(3) => \red6__16_i_3_n_0\,
      CO(2) => \red6__16_i_3_n_1\,
      CO(1) => \red6__16_i_3_n_2\,
      CO(0) => \red6__16_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \red6__16_i_2_0\(10 downto 7),
      S(3 downto 0) => \red6__16_1\(3 downto 0)
    );
\red6__16_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__15_i_6_n_0\,
      CO(3) => \red6__16_i_4_n_0\,
      CO(2) => \red6__16_i_4_n_1\,
      CO(1) => \red6__16_i_4_n_2\,
      CO(0) => \red6__16_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \red6__16_i_2_0\(6 downto 3),
      S(3 downto 0) => \red6__16_0\(3 downto 0)
    );
\red6__19_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red6__19_i_10_n_0\,
      CO(2) => \red6__19_i_10_n_1\,
      CO(1) => \red6__19_i_10_n_2\,
      CO(0) => \red6__19_i_10_n_3\,
      CYINIT => '1',
      DI(3 downto 1) => drawY(3 downto 1),
      DI(0) => \^vc_reg[6]_0\(0),
      O(3 downto 1) => \red6__19_i_32\(3 downto 1),
      O(0) => \NLW_red6__19_i_10_O_UNCONNECTED\(0),
      S(3) => \red6__19_i_45_n_0\,
      S(2) => \red6__19_i_46_n_0\,
      S(1) => \red6__19_i_47_n_0\,
      S(0) => \red6__19_i_48_n_0\
    );
\red6__19_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => drawY(9),
      I1 => p_4_in(7),
      O => \red6__19_i_39_n_0\
    );
\red6__19_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => drawY(8),
      I1 => p_4_in(6),
      O => \red6__19_i_40_n_0\
    );
\red6__19_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => drawY(7),
      I1 => p_4_in(5),
      O => \red6__19_i_41_n_0\
    );
\red6__19_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^vc_reg[6]_0\(1),
      I1 => p_4_in(4),
      O => \red6__19_i_42_n_0\
    );
\red6__19_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => drawY(5),
      I1 => p_4_in(3),
      O => \red6__19_i_43_n_0\
    );
\red6__19_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => drawY(4),
      I1 => p_4_in(2),
      O => \red6__19_i_44_n_0\
    );
\red6__19_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => drawY(3),
      I1 => p_4_in(1),
      O => \red6__19_i_45_n_0\
    );
\red6__19_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => drawY(2),
      I1 => p_4_in(0),
      O => \red6__19_i_46_n_0\
    );
\red6__19_i_47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => drawY(1),
      O => \red6__19_i_47_n_0\
    );
\red6__19_i_48\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vc_reg[6]_0\(0),
      O => \red6__19_i_48_n_0\
    );
\red6__19_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__19_i_7_n_0\,
      CO(3) => \red6__19_i_6_n_0\,
      CO(2) => \red6__19_i_6_n_1\,
      CO(1) => \red6__19_i_6_n_2\,
      CO(0) => \red6__19_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \red6__20_i_2_0\(2 downto 0),
      O(0) => \red6__19_i_32\(16),
      S(3 downto 0) => \red6__20\(3 downto 0)
    );
\red6__19_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__19_i_8_n_0\,
      CO(3) => \red6__19_i_7_n_0\,
      CO(2) => \red6__19_i_7_n_1\,
      CO(1) => \red6__19_i_7_n_2\,
      CO(0) => \red6__19_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \red6__19_i_32\(15 downto 12),
      S(3 downto 0) => \red6__19_0\(3 downto 0)
    );
\red6__19_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__19_i_9_n_0\,
      CO(3) => \red6__19_i_8_n_0\,
      CO(2) => \red6__19_i_8_n_1\,
      CO(1) => \red6__19_i_8_n_2\,
      CO(0) => \red6__19_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => drawY(9 downto 8),
      O(3 downto 0) => \red6__19_i_32\(11 downto 8),
      S(3 downto 2) => \red6__19\(1 downto 0),
      S(1) => \red6__19_i_39_n_0\,
      S(0) => \red6__19_i_40_n_0\
    );
\red6__19_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__19_i_10_n_0\,
      CO(3) => \red6__19_i_9_n_0\,
      CO(2) => \red6__19_i_9_n_1\,
      CO(1) => \red6__19_i_9_n_2\,
      CO(0) => \red6__19_i_9_n_3\,
      CYINIT => '0',
      DI(3) => drawY(7),
      DI(2) => \^vc_reg[6]_0\(1),
      DI(1 downto 0) => drawY(5 downto 4),
      O(3 downto 0) => \red6__19_i_32\(7 downto 4),
      S(3) => \red6__19_i_41_n_0\,
      S(2) => \red6__19_i_42_n_0\,
      S(1) => \red6__19_i_43_n_0\,
      S(0) => \red6__19_i_44_n_0\
    );
\red6__20_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__20_i_2_n_0\,
      CO(3 downto 0) => \NLW_red6__20_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_red6__20_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \red6__20_i_2_0\(15),
      S(3 downto 0) => B"0001"
    );
\red6__20_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__20_i_3_n_0\,
      CO(3) => \red6__20_i_2_n_0\,
      CO(2) => \red6__20_i_2_n_1\,
      CO(1) => \red6__20_i_2_n_2\,
      CO(0) => \red6__20_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1000",
      O(3 downto 0) => \red6__20_i_2_0\(14 downto 11),
      S(3 downto 0) => \red6__20_2\(3 downto 0)
    );
\red6__20_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__20_i_4_n_0\,
      CO(3) => \red6__20_i_3_n_0\,
      CO(2) => \red6__20_i_3_n_1\,
      CO(1) => \red6__20_i_3_n_2\,
      CO(0) => \red6__20_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \red6__20_i_2_0\(10 downto 7),
      S(3 downto 0) => \red6__20_1\(3 downto 0)
    );
\red6__20_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__19_i_6_n_0\,
      CO(3) => \red6__20_i_4_n_0\,
      CO(2) => \red6__20_i_4_n_1\,
      CO(1) => \red6__20_i_4_n_2\,
      CO(0) => \red6__20_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \red6__20_i_2_0\(6 downto 3),
      S(3 downto 0) => \red6__20_0\(3 downto 0)
    );
\red6__3_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__3_i_2_n_0\,
      CO(3) => \red6__3_i_1_n_0\,
      CO(2) => \red6__3_i_1_n_1\,
      CO(1) => \red6__3_i_1_n_2\,
      CO(0) => \red6__3_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => red7(18 downto 15),
      S(3 downto 0) => \red6__4\(3 downto 0)
    );
\red6__3_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => drawY(9),
      I1 => p_5_in(7),
      O => \red6__3_i_16_n_0\
    );
\red6__3_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => drawY(8),
      I1 => p_5_in(6),
      O => \red6__3_i_17_n_0\
    );
\red6__3_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => drawY(7),
      I1 => p_5_in(5),
      O => \red6__3_i_18_n_0\
    );
\red6__3_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^vc_reg[6]_0\(1),
      I1 => p_5_in(4),
      O => \red6__3_i_19_n_0\
    );
\red6__3_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__3_i_3_n_0\,
      CO(3) => \red6__3_i_2_n_0\,
      CO(2) => \red6__3_i_2_n_1\,
      CO(1) => \red6__3_i_2_n_2\,
      CO(0) => \red6__3_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => red7(14 downto 11),
      S(3 downto 0) => \red6__3_0\(3 downto 0)
    );
\red6__3_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => drawY(5),
      I1 => p_5_in(3),
      O => \red6__3_i_20_n_0\
    );
\red6__3_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => drawY(4),
      I1 => p_5_in(2),
      O => \red6__3_i_21_n_0\
    );
\red6__3_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => drawY(3),
      I1 => p_5_in(1),
      O => \red6__3_i_22_n_0\
    );
\red6__3_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => drawY(2),
      I1 => p_5_in(0),
      O => \red6__3_i_23_n_0\
    );
\red6__3_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => drawY(1),
      O => \red6__3_i_24_n_0\
    );
\red6__3_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vc_reg[6]_0\(0),
      O => \red6__3_i_25_n_0\
    );
\red6__3_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__3_i_4_n_0\,
      CO(3) => \red6__3_i_3_n_0\,
      CO(2) => \red6__3_i_3_n_1\,
      CO(1) => \red6__3_i_3_n_2\,
      CO(0) => \red6__3_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => drawY(9 downto 8),
      O(3 downto 0) => red7(10 downto 7),
      S(3 downto 2) => \red6__3\(1 downto 0),
      S(1) => \red6__3_i_16_n_0\,
      S(0) => \red6__3_i_17_n_0\
    );
\red6__3_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__3_i_5_n_0\,
      CO(3) => \red6__3_i_4_n_0\,
      CO(2) => \red6__3_i_4_n_1\,
      CO(1) => \red6__3_i_4_n_2\,
      CO(0) => \red6__3_i_4_n_3\,
      CYINIT => '0',
      DI(3) => drawY(7),
      DI(2) => \^vc_reg[6]_0\(1),
      DI(1 downto 0) => drawY(5 downto 4),
      O(3 downto 0) => red7(6 downto 3),
      S(3) => \red6__3_i_18_n_0\,
      S(2) => \red6__3_i_19_n_0\,
      S(1) => \red6__3_i_20_n_0\,
      S(0) => \red6__3_i_21_n_0\
    );
\red6__3_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red6__3_i_5_n_0\,
      CO(2) => \red6__3_i_5_n_1\,
      CO(1) => \red6__3_i_5_n_2\,
      CO(0) => \red6__3_i_5_n_3\,
      CYINIT => '1',
      DI(3 downto 1) => drawY(3 downto 1),
      DI(0) => \^vc_reg[6]_0\(0),
      O(3 downto 1) => red7(2 downto 0),
      O(0) => \red6__19_i_32\(0),
      S(3) => \red6__3_i_22_n_0\,
      S(2) => \red6__3_i_23_n_0\,
      S(1) => \red6__3_i_24_n_0\,
      S(0) => \red6__3_i_25_n_0\
    );
\red6__4_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__4_i_2_n_0\,
      CO(3 downto 0) => \NLW_red6__4_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_red6__4_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => red7(31),
      S(3 downto 0) => B"0001"
    );
\red6__4_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__4_i_3_n_0\,
      CO(3) => \red6__4_i_2_n_0\,
      CO(2) => \red6__4_i_2_n_1\,
      CO(1) => \red6__4_i_2_n_2\,
      CO(0) => \red6__4_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1000",
      O(3 downto 0) => red7(30 downto 27),
      S(3 downto 0) => S(3 downto 0)
    );
\red6__4_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__4_i_4_n_0\,
      CO(3) => \red6__4_i_3_n_0\,
      CO(2) => \red6__4_i_3_n_1\,
      CO(1) => \red6__4_i_3_n_2\,
      CO(0) => \red6__4_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => red7(26 downto 23),
      S(3 downto 0) => \red6__4_1\(3 downto 0)
    );
\red6__4_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__3_i_1_n_0\,
      CO(3) => \red6__4_i_4_n_0\,
      CO(2) => \red6__4_i_4_n_1\,
      CO(1) => \red6__4_i_4_n_2\,
      CO(0) => \red6__4_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => red7(22 downto 19),
      S(3 downto 0) => \red6__4_0\(3 downto 0)
    );
\red6__7_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => drawX(9),
      I1 => \red6__9\(0),
      O => \red6__7_i_33_n_0\
    );
\red6__7_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => drawX(8),
      I1 => \red6__9_0\(1),
      O => \red6__7_i_34_n_0\
    );
\red6__7_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => drawX(7),
      I1 => \red6__9_0\(0),
      O => \red6__7_i_35_n_0\
    );
\red6__7_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => drawX(5),
      I1 => \red6__7_0\(0),
      O => \red6__7_i_37_n_0\
    );
\red6__7_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => drawX(4),
      I1 => CO(0),
      O => \red6__7_i_38_n_0\
    );
\red6__7_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => drawX(3),
      I1 => \red6__7_1\(1),
      O => \red6__7_i_39_n_0\
    );
\red6__7_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => drawX(2),
      I1 => \red6__7_1\(0),
      O => \red6__7_i_40_n_0\
    );
\red6__7_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => drawX(1),
      O => \red6__7_i_41_n_0\
    );
\red6__7_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^b\(0),
      O => \red6__7_i_42_n_0\
    );
\red6__7_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__7_i_7_n_0\,
      CO(3 downto 2) => \NLW_red6__7_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \red6__7_i_6_n_2\,
      CO(0) => \red6__7_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => drawX(9 downto 8),
      O(3) => \NLW_red6__7_i_6_O_UNCONNECTED\(3),
      O(2 downto 0) => O(2 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \red6__7_i_33_n_0\,
      S(0) => \red6__7_i_34_n_0\
    );
\red6__7_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__7_i_8_n_0\,
      CO(3) => \red6__7_i_7_n_0\,
      CO(2) => \red6__7_i_7_n_1\,
      CO(1) => \red6__7_i_7_n_2\,
      CO(0) => \red6__7_i_7_n_3\,
      CYINIT => '0',
      DI(3) => drawX(7),
      DI(2) => \^q\(0),
      DI(1 downto 0) => drawX(5 downto 4),
      O(3 downto 0) => \hc_reg[7]_0\(6 downto 3),
      S(3) => \red6__7_i_35_n_0\,
      S(2) => \red6__7\(0),
      S(1) => \red6__7_i_37_n_0\,
      S(0) => \red6__7_i_38_n_0\
    );
\red6__7_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red6__7_i_8_n_0\,
      CO(2) => \red6__7_i_8_n_1\,
      CO(1) => \red6__7_i_8_n_2\,
      CO(0) => \red6__7_i_8_n_3\,
      CYINIT => '1',
      DI(3 downto 1) => drawX(3 downto 1),
      DI(0) => \^b\(0),
      O(3 downto 1) => \hc_reg[7]_0\(2 downto 0),
      O(0) => \NLW_red6__7_i_8_O_UNCONNECTED\(0),
      S(3) => \red6__7_i_39_n_0\,
      S(2) => \red6__7_i_40_n_0\,
      S(1) => \red6__7_i_41_n_0\,
      S(0) => \red6__7_i_42_n_0\
    );
red6_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => red6_i_10_n_0,
      CO(2) => red6_i_10_n_1,
      CO(1) => red6_i_10_n_2,
      CO(0) => red6_i_10_n_3,
      CYINIT => '1',
      DI(3 downto 1) => drawX(3 downto 1),
      DI(0) => \^b\(0),
      O(3 downto 1) => \^b\(3 downto 1),
      O(0) => \red6__15_i_37\(0),
      S(3) => red6_i_45_n_0,
      S(2) => red6_i_46_n_0,
      S(1) => red6_i_47_n_0,
      S(0) => red6_i_48_n_0
    );
red6_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => drawX(9),
      I1 => p_5_in(7),
      O => red6_i_39_n_0
    );
red6_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => drawX(8),
      I1 => p_5_in(6),
      O => red6_i_40_n_0
    );
red6_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => drawX(7),
      I1 => p_5_in(5),
      O => red6_i_41_n_0
    );
red6_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_5_in(4),
      O => red6_i_42_n_0
    );
red6_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => drawX(5),
      I1 => p_5_in(3),
      O => red6_i_43_n_0
    );
red6_i_44: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => drawX(4),
      I1 => p_5_in(2),
      O => red6_i_44_n_0
    );
red6_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => drawX(3),
      I1 => p_5_in(1),
      O => red6_i_45_n_0
    );
red6_i_46: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => drawX(2),
      I1 => p_5_in(0),
      O => red6_i_46_n_0
    );
red6_i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => drawX(1),
      O => red6_i_47_n_0
    );
red6_i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^b\(0),
      O => red6_i_48_n_0
    );
red6_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => red6_i_7_n_0,
      CO(3) => red6_i_6_n_0,
      CO(2) => red6_i_6_n_1,
      CO(1) => red6_i_6_n_2,
      CO(0) => red6_i_6_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \red6__0_i_2_0\(2 downto 0),
      O(0) => \^b\(16),
      S(3 downto 0) => \red6__0\(3 downto 0)
    );
red6_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => red6_i_8_n_0,
      CO(3) => red6_i_7_n_0,
      CO(2) => red6_i_7_n_1,
      CO(1) => red6_i_7_n_2,
      CO(0) => red6_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^b\(15 downto 12),
      S(3 downto 0) => red6_0(3 downto 0)
    );
red6_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => red6_i_9_n_0,
      CO(3) => red6_i_8_n_0,
      CO(2) => red6_i_8_n_1,
      CO(1) => red6_i_8_n_2,
      CO(0) => red6_i_8_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => drawX(9 downto 8),
      O(3 downto 0) => \^b\(11 downto 8),
      S(3 downto 2) => red6(1 downto 0),
      S(1) => red6_i_39_n_0,
      S(0) => red6_i_40_n_0
    );
red6_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => red6_i_10_n_0,
      CO(3) => red6_i_9_n_0,
      CO(2) => red6_i_9_n_1,
      CO(1) => red6_i_9_n_2,
      CO(0) => red6_i_9_n_3,
      CYINIT => '0',
      DI(3) => drawX(7),
      DI(2) => \^q\(0),
      DI(1 downto 0) => drawX(5 downto 4),
      O(3 downto 0) => \^b\(7 downto 4),
      S(3) => red6_i_41_n_0,
      S(2) => red6_i_42_n_0,
      S(1) => red6_i_43_n_0,
      S(0) => red6_i_44_n_0
    );
screen_restart_delayed_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^vde\,
      I1 => screen_restart_delayed_i_2_n_0,
      I2 => raw_reset,
      O => \^raw_reset_0\
    );
screen_restart_delayed_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => drawY(9),
      I1 => drawY(8),
      I2 => drawY(5),
      I3 => drawY(7),
      I4 => \^vc_reg[6]_0\(1),
      O => screen_restart_delayed_i_2_n_0
    );
\vc[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00BF"
    )
        port map (
      I0 => \vc[3]_i_2_n_0\,
      I1 => drawY(3),
      I2 => drawY(2),
      I3 => \^vc_reg[6]_0\(0),
      I4 => drawY(1),
      O => \vc[0]_i_1_n_0\
    );
\vc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^vc_reg[6]_0\(0),
      I1 => drawY(1),
      O => \vc[1]_i_1_n_0\
    );
\vc[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33CCCCC4"
    )
        port map (
      I0 => drawY(3),
      I1 => drawY(2),
      I2 => \vc[3]_i_2_n_0\,
      I3 => drawY(1),
      I4 => \^vc_reg[6]_0\(0),
      O => \vc[2]_i_1_n_0\
    );
\vc[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66CCCCC4"
    )
        port map (
      I0 => drawY(2),
      I1 => drawY(3),
      I2 => \vc[3]_i_2_n_0\,
      I3 => drawY(1),
      I4 => \^vc_reg[6]_0\(0),
      O => \vc[3]_i_1_n_0\
    );
\vc[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => drawY(5),
      I1 => \^vc_reg[6]_0\(1),
      I2 => drawY(8),
      I3 => drawY(7),
      I4 => drawY(4),
      I5 => drawY(9),
      O => \vc[3]_i_2_n_0\
    );
\vc[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => drawY(2),
      I1 => drawY(3),
      I2 => \^vc_reg[6]_0\(0),
      I3 => drawY(1),
      I4 => drawY(4),
      O => \vc[4]_i_1_n_0\
    );
\vc[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => drawY(4),
      I1 => drawY(1),
      I2 => \^vc_reg[6]_0\(0),
      I3 => drawY(3),
      I4 => drawY(2),
      I5 => drawY(5),
      O => \vc[5]_i_1_n_0\
    );
\vc[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => drawY(5),
      I1 => \vc[8]_i_2_n_0\,
      I2 => \^vc_reg[6]_0\(1),
      O => \vc[6]_i_1_n_0\
    );
\vc[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => drawY(5),
      I1 => \^vc_reg[6]_0\(1),
      I2 => \vc[8]_i_2_n_0\,
      I3 => drawY(7),
      O => \vc[7]_i_1_n_0\
    );
\vc[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0080"
    )
        port map (
      I0 => \^vc_reg[6]_0\(1),
      I1 => drawY(5),
      I2 => drawY(7),
      I3 => \vc[8]_i_2_n_0\,
      I4 => drawY(8),
      O => \vc[8]_i_1_n_0\
    );
\vc[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => drawY(2),
      I1 => drawY(3),
      I2 => \^vc_reg[6]_0\(0),
      I3 => drawY(1),
      I4 => drawY(4),
      O => \vc[8]_i_2_n_0\
    );
\vc[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => drawX(5),
      I1 => drawX(9),
      I2 => \^q\(0),
      I3 => drawX(7),
      I4 => drawX(8),
      I5 => \hc[9]_i_2_n_0\,
      O => vc
    );
\vc[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAAFFAAFFAABFAA"
    )
        port map (
      I0 => \vc[9]_i_3_n_0\,
      I1 => drawY(3),
      I2 => drawY(2),
      I3 => drawY(9),
      I4 => \^vc_reg[6]_0\(0),
      I5 => drawY(1),
      O => \vc[9]_i_2_n_0\
    );
\vc[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FF0505CCCC0505"
    )
        port map (
      I0 => \vc[8]_i_2_n_0\,
      I1 => \vc[9]_i_4_n_0\,
      I2 => vga_to_hdmi_i_13_n_0,
      I3 => drawY(4),
      I4 => drawY(9),
      I5 => drawY(1),
      O => \vc[9]_i_3_n_0\
    );
\vc[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => drawY(4),
      I1 => drawY(7),
      I2 => drawY(8),
      I3 => \^vc_reg[6]_0\(1),
      I4 => drawY(5),
      O => \vc[9]_i_4_n_0\
    );
\vc_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => vc,
      CLR => \^ar\(0),
      D => \vc[0]_i_1_n_0\,
      Q => \^vc_reg[6]_0\(0)
    );
\vc_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => vc,
      CLR => \^ar\(0),
      D => \vc[1]_i_1_n_0\,
      Q => drawY(1)
    );
\vc_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => vc,
      CLR => \^ar\(0),
      D => \vc[2]_i_1_n_0\,
      Q => drawY(2)
    );
\vc_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => vc,
      CLR => \^ar\(0),
      D => \vc[3]_i_1_n_0\,
      Q => drawY(3)
    );
\vc_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => vc,
      CLR => \^ar\(0),
      D => \vc[4]_i_1_n_0\,
      Q => drawY(4)
    );
\vc_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => vc,
      CLR => \^ar\(0),
      D => \vc[5]_i_1_n_0\,
      Q => drawY(5)
    );
\vc_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => vc,
      CLR => \^ar\(0),
      D => \vc[6]_i_1_n_0\,
      Q => \^vc_reg[6]_0\(1)
    );
\vc_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => vc,
      CLR => \^ar\(0),
      D => \vc[7]_i_1_n_0\,
      Q => drawY(7)
    );
\vc_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => vc,
      CLR => \^ar\(0),
      D => \vc[8]_i_1_n_0\,
      Q => drawY(8)
    );
\vc_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => vc,
      CLR => \^ar\(0),
      D => \vc[9]_i_2_n_0\,
      Q => drawY(9)
    );
vga_to_hdmi_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raw_reset,
      O => \^ar\(0)
    );
vga_to_hdmi_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => drawY(7),
      I1 => drawY(5),
      I2 => \^vc_reg[6]_0\(1),
      I3 => drawY(8),
      O => vga_to_hdmi_i_13_n_0
    );
vga_to_hdmi_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01550000"
    )
        port map (
      I0 => drawY(9),
      I1 => drawX(8),
      I2 => drawX(7),
      I3 => drawX(9),
      I4 => vga_to_hdmi_i_13_n_0,
      O => \^vde\
    );
vs_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFFF"
    )
        port map (
      I0 => drawY(2),
      I1 => vs_i_2_n_0,
      I2 => drawY(9),
      I3 => drawY(4),
      I4 => drawY(1),
      I5 => \^vc_reg[6]_0\(0),
      O => vs_i_1_n_0
    );
vs_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => drawY(8),
      I1 => \^vc_reg[6]_0\(1),
      I2 => drawY(5),
      I3 => drawY(7),
      I4 => drawY(3),
      O => vs_i_2_n_0
    );
vs_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => \^ar\(0),
      D => vs_i_1_n_0,
      Q => vsync
    );
\yaw[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^raw_reset_0\,
      I1 => screen_restart_delayed,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0 is
  port (
    clk_out1 : out STD_LOGIC;
    clk_out2 : out STD_LOGIC;
    clk_out3 : out STD_LOGIC;
    reset : in STD_LOGIC;
    locked : out STD_LOGIC;
    clk_in1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0 is
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz
     port map (
      clk_in1 => clk_in1,
      clk_out1 => clk_out1,
      clk_out2 => clk_out2,
      clk_out3 => clk_out3,
      locked => locked,
      reset => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_tx_v1_0 is
  port (
    TMDS_DATA_P : out STD_LOGIC_VECTOR ( 2 downto 0 );
    TMDS_DATA_N : out STD_LOGIC_VECTOR ( 2 downto 0 );
    TMDS_CLK_P : out STD_LOGIC;
    TMDS_CLK_N : out STD_LOGIC;
    data_i : in STD_LOGIC_VECTOR ( 5 downto 0 );
    pix_clk : in STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    rst : in STD_LOGIC;
    pix_clk_locked : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_tx_v1_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_tx_v1_0 is
  signal TMDSINT_0 : STD_LOGIC;
  signal TMDSINT_1 : STD_LOGIC;
  signal TMDSINT_2 : STD_LOGIC;
  signal ade_reg : STD_LOGIC;
  signal ade_reg_qq : STD_LOGIC;
  signal aux0_dly : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal aux1_dly : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal aux2_dly : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal blue_dly : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal c0_reg : STD_LOGIC;
  signal encb_n_3 : STD_LOGIC;
  signal encb_n_4 : STD_LOGIC;
  signal encb_n_5 : STD_LOGIC;
  signal encb_n_6 : STD_LOGIC;
  signal encb_n_7 : STD_LOGIC;
  signal encb_n_8 : STD_LOGIC;
  signal encb_n_9 : STD_LOGIC;
  signal encg_n_1 : STD_LOGIC;
  signal encg_n_2 : STD_LOGIC;
  signal encg_n_3 : STD_LOGIC;
  signal green_dly : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal hsync_dly : STD_LOGIC;
  signal red_dly : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rst_i : STD_LOGIC;
  signal srldly_0_n_37 : STD_LOGIC;
  signal tmds_blue : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmds_green : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmds_red : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmdsclk : STD_LOGIC;
  signal vde_dly : STD_LOGIC;
  signal vde_reg : STD_LOGIC;
  signal vsync_dly : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of OBUFDS_B : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of OBUFDS_B : label is "DONT_CARE";
  attribute BOX_TYPE of OBUFDS_CLK : label is "PRIMITIVE";
  attribute CAPACITANCE of OBUFDS_CLK : label is "DONT_CARE";
  attribute BOX_TYPE of OBUFDS_G : label is "PRIMITIVE";
  attribute CAPACITANCE of OBUFDS_G : label is "DONT_CARE";
  attribute BOX_TYPE of OBUFDS_R : label is "PRIMITIVE";
  attribute CAPACITANCE of OBUFDS_R : label is "DONT_CARE";
begin
OBUFDS_B: unisim.vcomponents.OBUFDS
     port map (
      I => TMDSINT_0,
      O => TMDS_DATA_P(0),
      OB => TMDS_DATA_N(0)
    );
OBUFDS_CLK: unisim.vcomponents.OBUFDS
     port map (
      I => tmdsclk,
      O => TMDS_CLK_P,
      OB => TMDS_CLK_N
    );
OBUFDS_G: unisim.vcomponents.OBUFDS
     port map (
      I => TMDSINT_1,
      O => TMDS_DATA_P(1),
      OB => TMDS_DATA_N(1)
    );
OBUFDS_R: unisim.vcomponents.OBUFDS
     port map (
      I => TMDSINT_2,
      O => TMDS_DATA_P(2),
      OB => TMDS_DATA_N(2)
    );
encb: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode
     port map (
      AR(0) => rst_i,
      D(1) => encb_n_5,
      D(0) => encb_n_6,
      Q(9 downto 0) => tmds_blue(9 downto 0),
      ade_reg => ade_reg,
      ade_reg_qq => ade_reg_qq,
      ade_reg_qq_reg_0 => encb_n_3,
      ade_reg_reg_0 => encb_n_4,
      c0_reg => c0_reg,
      c0_reg_reg_0 => encb_n_7,
      c0_reg_reg_1 => encb_n_9,
      data_o(13 downto 6) => blue_dly(7 downto 0),
      data_o(5 downto 4) => aux0_dly(3 downto 2),
      data_o(3) => hsync_dly,
      data_o(2) => vsync_dly,
      data_o(1) => vde_dly,
      data_o(0) => srldly_0_n_37,
      \dout_reg[8]_0\ => encg_n_1,
      \dout_reg[9]_0\ => encg_n_2,
      \dout_reg[9]_1\ => encg_n_3,
      pix_clk => pix_clk,
      vde_reg => vde_reg,
      vde_reg_reg_0 => encb_n_8
    );
encg: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode__parameterized0\
     port map (
      AR(0) => rst_i,
      D(1) => encb_n_5,
      D(0) => encb_n_6,
      Q(9 downto 0) => tmds_green(9 downto 0),
      ade_reg => ade_reg,
      ade_reg_qq => ade_reg_qq,
      \adin_reg_reg[1]_0\ => encg_n_3,
      c0_reg => c0_reg,
      data_i(0) => data_i(0),
      data_o(13 downto 6) => green_dly(7 downto 0),
      data_o(5 downto 2) => aux1_dly(3 downto 0),
      data_o(1) => vde_dly,
      data_o(0) => srldly_0_n_37,
      \dout_reg[0]_0\ => encb_n_8,
      \dout_reg[3]_0\ => encb_n_9,
      \dout_reg[4]_0\ => encb_n_7,
      pix_clk => pix_clk,
      \q_m_reg_reg[8]_0\ => encg_n_1,
      \q_m_reg_reg[8]_1\ => encg_n_2,
      vde_reg => vde_reg
    );
encr: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode__parameterized1\
     port map (
      AR(0) => rst_i,
      Q(9 downto 0) => tmds_red(9 downto 0),
      ade_reg => ade_reg,
      data_o(12 downto 5) => red_dly(7 downto 0),
      data_o(4 downto 1) => aux2_dly(3 downto 0),
      data_o(0) => vde_dly,
      \dout_reg[0]_0\ => encb_n_4,
      \dout_reg[5]_0\ => encb_n_3,
      pix_clk => pix_clk,
      pix_clk_locked => pix_clk_locked,
      rst => rst,
      vde_reg => vde_reg
    );
serial_b: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1
     port map (
      AR(0) => rst_i,
      datain(9 downto 0) => tmds_blue(9 downto 0),
      iob_data_out => TMDSINT_0,
      pix_clk => pix_clk,
      pix_clkx5 => pix_clkx5
    );
serial_clk: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_1
     port map (
      AR(0) => rst_i,
      iob_data_out => tmdsclk,
      pix_clk => pix_clk,
      pix_clkx5 => pix_clkx5
    );
serial_g: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_2
     port map (
      AR(0) => rst_i,
      datain(9 downto 0) => tmds_green(9 downto 0),
      iob_data_out => TMDSINT_1,
      pix_clk => pix_clk,
      pix_clkx5 => pix_clkx5
    );
serial_r: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_3
     port map (
      AR(0) => rst_i,
      datain(9 downto 0) => tmds_red(9 downto 0),
      iob_data_out => TMDSINT_2,
      pix_clk => pix_clk,
      pix_clkx5 => pix_clkx5
    );
srldly_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srldelay
     port map (
      data_i(5 downto 0) => data_i(5 downto 0),
      data_o(37 downto 30) => blue_dly(7 downto 0),
      data_o(29 downto 22) => green_dly(7 downto 0),
      data_o(21 downto 14) => red_dly(7 downto 0),
      data_o(13 downto 12) => aux0_dly(3 downto 2),
      data_o(11 downto 8) => aux1_dly(3 downto 0),
      data_o(7 downto 4) => aux2_dly(3 downto 0),
      data_o(3) => hsync_dly,
      data_o(2) => vsync_dly,
      data_o(1) => vde_dly,
      data_o(0) => srldly_0_n_37,
      pix_clk => pix_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_triangle_pipeline is
  port (
    red5 : out STD_LOGIC_VECTOR ( 63 downto 0 );
    screen_restart_delayed : out STD_LOGIC;
    \yaw_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \red6__17_i_67\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \yaw_reg[7]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \yaw_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \yaw_reg[6]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \yaw_reg[7]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \yaw_reg[7]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \red6__9_i_27\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \yaw_reg[7]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \yaw_reg[7]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \yaw_reg[7]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__7_i_10\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__7_i_13\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__7_i_18\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__7_i_23\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__7_i_28\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__9_i_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \red6__11_i_10\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__11_i_13\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__11_i_18\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__11_i_23\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__11_i_28\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__13_i_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \red6__15_i_14\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__15_i_19\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__15_i_24\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__15_i_29\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__17_i_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \red6__17_i_4_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \red6__15_i_29_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__15_i_24_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__15_i_19_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__15_i_14_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red6__15_i_11\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red4__19\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \red4__18_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \green3__9\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \yaw_reg[6]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \yaw_reg[6]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \red4__18_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red4__18_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red4__18_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red4__18_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red4__18_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red4__10_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red4__10_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    blue : out STD_LOGIC_VECTOR ( 0 to 0 );
    green : out STD_LOGIC_VECTOR ( 0 to 0 );
    red : out STD_LOGIC_VECTOR ( 0 to 0 );
    B : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \red6__0_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    red7 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \red6__7_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \red6__13_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \red6__11_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \red6__15_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \red6__16_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \red6__19_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \red6__20_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    screen_restart_delayed_reg_0 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_4_in : in STD_LOGIC_VECTOR ( 29 downto 0 );
    p_3_in : in STD_LOGIC_VECTOR ( 29 downto 0 );
    p_5_in : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \red6__7_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    vga_to_hdmi_i_51_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    vga_to_hdmi_i_51_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    vga_to_hdmi_i_14_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    vga_to_hdmi_i_14_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    vga_to_hdmi_i_6_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    vga_to_hdmi_i_6_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \srl[23].srl16_i\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \srl[23].srl16_i_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    vga_to_hdmi_i_63_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    vga_to_hdmi_i_63_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    vga_to_hdmi_i_23_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    vga_to_hdmi_i_23_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    vga_to_hdmi_i_7_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    vga_to_hdmi_i_7_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \srl[23].srl16_i_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \srl[23].srl16_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    vga_to_hdmi_i_183_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    vga_to_hdmi_i_183_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    vga_to_hdmi_i_84_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    vga_to_hdmi_i_84_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    vga_to_hdmi_i_41_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    vga_to_hdmi_i_41_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    vga_to_hdmi_i_9_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    vga_to_hdmi_i_9_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    vga_to_hdmi_i_98_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    vga_to_hdmi_i_45_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    vga_to_hdmi_i_11_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \srl[39].srl16_i\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    vga_to_hdmi_i_93_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    vga_to_hdmi_i_42_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    vga_to_hdmi_i_10_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \srl[39].srl16_i_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    vga_to_hdmi_i_103_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    vga_to_hdmi_i_48_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    vga_to_hdmi_i_12_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \srl[39].srl16_i_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \srl[39].srl16_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    raw_reset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_triangle_pipeline;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_triangle_pipeline is
  signal B_0 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cos_table_inst_n_0 : STD_LOGIC;
  signal cos_table_inst_n_1 : STD_LOGIC;
  signal cos_table_inst_n_100 : STD_LOGIC;
  signal cos_table_inst_n_101 : STD_LOGIC;
  signal cos_table_inst_n_102 : STD_LOGIC;
  signal cos_table_inst_n_105 : STD_LOGIC;
  signal cos_table_inst_n_106 : STD_LOGIC;
  signal cos_table_inst_n_107 : STD_LOGIC;
  signal cos_table_inst_n_108 : STD_LOGIC;
  signal cos_table_inst_n_109 : STD_LOGIC;
  signal cos_table_inst_n_110 : STD_LOGIC;
  signal cos_table_inst_n_111 : STD_LOGIC;
  signal cos_table_inst_n_112 : STD_LOGIC;
  signal cos_table_inst_n_113 : STD_LOGIC;
  signal cos_table_inst_n_114 : STD_LOGIC;
  signal cos_table_inst_n_115 : STD_LOGIC;
  signal cos_table_inst_n_116 : STD_LOGIC;
  signal cos_table_inst_n_117 : STD_LOGIC;
  signal cos_table_inst_n_118 : STD_LOGIC;
  signal cos_table_inst_n_119 : STD_LOGIC;
  signal cos_table_inst_n_120 : STD_LOGIC;
  signal cos_table_inst_n_121 : STD_LOGIC;
  signal cos_table_inst_n_122 : STD_LOGIC;
  signal cos_table_inst_n_123 : STD_LOGIC;
  signal cos_table_inst_n_124 : STD_LOGIC;
  signal cos_table_inst_n_125 : STD_LOGIC;
  signal cos_table_inst_n_126 : STD_LOGIC;
  signal cos_table_inst_n_127 : STD_LOGIC;
  signal cos_table_inst_n_128 : STD_LOGIC;
  signal cos_table_inst_n_129 : STD_LOGIC;
  signal cos_table_inst_n_130 : STD_LOGIC;
  signal cos_table_inst_n_131 : STD_LOGIC;
  signal cos_table_inst_n_132 : STD_LOGIC;
  signal cos_table_inst_n_133 : STD_LOGIC;
  signal cos_table_inst_n_134 : STD_LOGIC;
  signal cos_table_inst_n_135 : STD_LOGIC;
  signal cos_table_inst_n_149 : STD_LOGIC;
  signal cos_table_inst_n_155 : STD_LOGIC;
  signal cos_table_inst_n_156 : STD_LOGIC;
  signal cos_table_inst_n_157 : STD_LOGIC;
  signal cos_table_inst_n_158 : STD_LOGIC;
  signal cos_table_inst_n_159 : STD_LOGIC;
  signal cos_table_inst_n_160 : STD_LOGIC;
  signal cos_table_inst_n_161 : STD_LOGIC;
  signal cos_table_inst_n_162 : STD_LOGIC;
  signal cos_table_inst_n_163 : STD_LOGIC;
  signal cos_table_inst_n_164 : STD_LOGIC;
  signal cos_table_inst_n_165 : STD_LOGIC;
  signal cos_table_inst_n_166 : STD_LOGIC;
  signal cos_table_inst_n_37 : STD_LOGIC;
  signal cos_table_inst_n_72 : STD_LOGIC;
  signal cos_table_inst_n_73 : STD_LOGIC;
  signal cos_table_inst_n_74 : STD_LOGIC;
  signal cos_table_inst_n_75 : STD_LOGIC;
  signal cos_table_inst_n_76 : STD_LOGIC;
  signal cos_table_inst_n_77 : STD_LOGIC;
  signal cos_table_inst_n_78 : STD_LOGIC;
  signal cos_table_inst_n_79 : STD_LOGIC;
  signal cos_table_inst_n_80 : STD_LOGIC;
  signal cos_table_inst_n_81 : STD_LOGIC;
  signal cos_table_inst_n_82 : STD_LOGIC;
  signal cos_table_inst_n_83 : STD_LOGIC;
  signal cos_table_inst_n_84 : STD_LOGIC;
  signal cos_table_inst_n_85 : STD_LOGIC;
  signal cos_table_inst_n_86 : STD_LOGIC;
  signal cos_table_inst_n_87 : STD_LOGIC;
  signal cos_table_inst_n_88 : STD_LOGIC;
  signal cos_table_inst_n_89 : STD_LOGIC;
  signal cos_table_inst_n_90 : STD_LOGIC;
  signal cos_table_inst_n_91 : STD_LOGIC;
  signal cos_table_inst_n_92 : STD_LOGIC;
  signal cos_table_inst_n_93 : STD_LOGIC;
  signal cos_table_inst_n_94 : STD_LOGIC;
  signal cos_table_inst_n_95 : STD_LOGIC;
  signal cos_table_inst_n_96 : STD_LOGIC;
  signal cos_table_inst_n_97 : STD_LOGIC;
  signal cos_table_inst_n_98 : STD_LOGIC;
  signal cos_table_inst_n_99 : STD_LOGIC;
  signal cos_yaw : STD_LOGIC_VECTOR ( 13 downto 2 );
  signal green2 : STD_LOGIC;
  signal green31_in : STD_LOGIC;
  signal \green3__0_n_100\ : STD_LOGIC;
  signal \green3__0_n_101\ : STD_LOGIC;
  signal \green3__0_n_102\ : STD_LOGIC;
  signal \green3__0_n_103\ : STD_LOGIC;
  signal \green3__0_n_104\ : STD_LOGIC;
  signal \green3__0_n_105\ : STD_LOGIC;
  signal \green3__0_n_58\ : STD_LOGIC;
  signal \green3__0_n_59\ : STD_LOGIC;
  signal \green3__0_n_60\ : STD_LOGIC;
  signal \green3__0_n_61\ : STD_LOGIC;
  signal \green3__0_n_62\ : STD_LOGIC;
  signal \green3__0_n_63\ : STD_LOGIC;
  signal \green3__0_n_64\ : STD_LOGIC;
  signal \green3__0_n_65\ : STD_LOGIC;
  signal \green3__0_n_66\ : STD_LOGIC;
  signal \green3__0_n_67\ : STD_LOGIC;
  signal \green3__0_n_68\ : STD_LOGIC;
  signal \green3__0_n_69\ : STD_LOGIC;
  signal \green3__0_n_70\ : STD_LOGIC;
  signal \green3__0_n_71\ : STD_LOGIC;
  signal \green3__0_n_72\ : STD_LOGIC;
  signal \green3__0_n_73\ : STD_LOGIC;
  signal \green3__0_n_74\ : STD_LOGIC;
  signal \green3__0_n_75\ : STD_LOGIC;
  signal \green3__0_n_76\ : STD_LOGIC;
  signal \green3__0_n_77\ : STD_LOGIC;
  signal \green3__0_n_78\ : STD_LOGIC;
  signal \green3__0_n_79\ : STD_LOGIC;
  signal \green3__0_n_80\ : STD_LOGIC;
  signal \green3__0_n_81\ : STD_LOGIC;
  signal \green3__0_n_82\ : STD_LOGIC;
  signal \green3__0_n_83\ : STD_LOGIC;
  signal \green3__0_n_84\ : STD_LOGIC;
  signal \green3__0_n_85\ : STD_LOGIC;
  signal \green3__0_n_86\ : STD_LOGIC;
  signal \green3__0_n_87\ : STD_LOGIC;
  signal \green3__0_n_88\ : STD_LOGIC;
  signal \green3__0_n_89\ : STD_LOGIC;
  signal \green3__0_n_90\ : STD_LOGIC;
  signal \green3__0_n_91\ : STD_LOGIC;
  signal \green3__0_n_92\ : STD_LOGIC;
  signal \green3__0_n_93\ : STD_LOGIC;
  signal \green3__0_n_94\ : STD_LOGIC;
  signal \green3__0_n_95\ : STD_LOGIC;
  signal \green3__0_n_96\ : STD_LOGIC;
  signal \green3__0_n_97\ : STD_LOGIC;
  signal \green3__0_n_98\ : STD_LOGIC;
  signal \green3__0_n_99\ : STD_LOGIC;
  signal \green3__15\ : STD_LOGIC;
  signal \green3__1_n_100\ : STD_LOGIC;
  signal \green3__1_n_101\ : STD_LOGIC;
  signal \green3__1_n_102\ : STD_LOGIC;
  signal \green3__1_n_103\ : STD_LOGIC;
  signal \green3__1_n_104\ : STD_LOGIC;
  signal \green3__1_n_105\ : STD_LOGIC;
  signal \green3__1_n_106\ : STD_LOGIC;
  signal \green3__1_n_107\ : STD_LOGIC;
  signal \green3__1_n_108\ : STD_LOGIC;
  signal \green3__1_n_109\ : STD_LOGIC;
  signal \green3__1_n_110\ : STD_LOGIC;
  signal \green3__1_n_111\ : STD_LOGIC;
  signal \green3__1_n_112\ : STD_LOGIC;
  signal \green3__1_n_113\ : STD_LOGIC;
  signal \green3__1_n_114\ : STD_LOGIC;
  signal \green3__1_n_115\ : STD_LOGIC;
  signal \green3__1_n_116\ : STD_LOGIC;
  signal \green3__1_n_117\ : STD_LOGIC;
  signal \green3__1_n_118\ : STD_LOGIC;
  signal \green3__1_n_119\ : STD_LOGIC;
  signal \green3__1_n_120\ : STD_LOGIC;
  signal \green3__1_n_121\ : STD_LOGIC;
  signal \green3__1_n_122\ : STD_LOGIC;
  signal \green3__1_n_123\ : STD_LOGIC;
  signal \green3__1_n_124\ : STD_LOGIC;
  signal \green3__1_n_125\ : STD_LOGIC;
  signal \green3__1_n_126\ : STD_LOGIC;
  signal \green3__1_n_127\ : STD_LOGIC;
  signal \green3__1_n_128\ : STD_LOGIC;
  signal \green3__1_n_129\ : STD_LOGIC;
  signal \green3__1_n_130\ : STD_LOGIC;
  signal \green3__1_n_131\ : STD_LOGIC;
  signal \green3__1_n_132\ : STD_LOGIC;
  signal \green3__1_n_133\ : STD_LOGIC;
  signal \green3__1_n_134\ : STD_LOGIC;
  signal \green3__1_n_135\ : STD_LOGIC;
  signal \green3__1_n_136\ : STD_LOGIC;
  signal \green3__1_n_137\ : STD_LOGIC;
  signal \green3__1_n_138\ : STD_LOGIC;
  signal \green3__1_n_139\ : STD_LOGIC;
  signal \green3__1_n_140\ : STD_LOGIC;
  signal \green3__1_n_141\ : STD_LOGIC;
  signal \green3__1_n_142\ : STD_LOGIC;
  signal \green3__1_n_143\ : STD_LOGIC;
  signal \green3__1_n_144\ : STD_LOGIC;
  signal \green3__1_n_145\ : STD_LOGIC;
  signal \green3__1_n_146\ : STD_LOGIC;
  signal \green3__1_n_147\ : STD_LOGIC;
  signal \green3__1_n_148\ : STD_LOGIC;
  signal \green3__1_n_149\ : STD_LOGIC;
  signal \green3__1_n_150\ : STD_LOGIC;
  signal \green3__1_n_151\ : STD_LOGIC;
  signal \green3__1_n_152\ : STD_LOGIC;
  signal \green3__1_n_153\ : STD_LOGIC;
  signal \green3__1_n_58\ : STD_LOGIC;
  signal \green3__1_n_59\ : STD_LOGIC;
  signal \green3__1_n_60\ : STD_LOGIC;
  signal \green3__1_n_61\ : STD_LOGIC;
  signal \green3__1_n_62\ : STD_LOGIC;
  signal \green3__1_n_63\ : STD_LOGIC;
  signal \green3__1_n_64\ : STD_LOGIC;
  signal \green3__1_n_65\ : STD_LOGIC;
  signal \green3__1_n_66\ : STD_LOGIC;
  signal \green3__1_n_67\ : STD_LOGIC;
  signal \green3__1_n_68\ : STD_LOGIC;
  signal \green3__1_n_69\ : STD_LOGIC;
  signal \green3__1_n_70\ : STD_LOGIC;
  signal \green3__1_n_71\ : STD_LOGIC;
  signal \green3__1_n_72\ : STD_LOGIC;
  signal \green3__1_n_73\ : STD_LOGIC;
  signal \green3__1_n_74\ : STD_LOGIC;
  signal \green3__1_n_75\ : STD_LOGIC;
  signal \green3__1_n_76\ : STD_LOGIC;
  signal \green3__1_n_77\ : STD_LOGIC;
  signal \green3__1_n_78\ : STD_LOGIC;
  signal \green3__1_n_79\ : STD_LOGIC;
  signal \green3__1_n_80\ : STD_LOGIC;
  signal \green3__1_n_81\ : STD_LOGIC;
  signal \green3__1_n_82\ : STD_LOGIC;
  signal \green3__1_n_83\ : STD_LOGIC;
  signal \green3__1_n_84\ : STD_LOGIC;
  signal \green3__1_n_85\ : STD_LOGIC;
  signal \green3__1_n_86\ : STD_LOGIC;
  signal \green3__1_n_87\ : STD_LOGIC;
  signal \green3__1_n_88\ : STD_LOGIC;
  signal \green3__1_n_89\ : STD_LOGIC;
  signal \green3__1_n_90\ : STD_LOGIC;
  signal \green3__1_n_91\ : STD_LOGIC;
  signal \green3__1_n_92\ : STD_LOGIC;
  signal \green3__1_n_93\ : STD_LOGIC;
  signal \green3__1_n_94\ : STD_LOGIC;
  signal \green3__1_n_95\ : STD_LOGIC;
  signal \green3__1_n_96\ : STD_LOGIC;
  signal \green3__1_n_97\ : STD_LOGIC;
  signal \green3__1_n_98\ : STD_LOGIC;
  signal \green3__1_n_99\ : STD_LOGIC;
  signal \green3__2_n_100\ : STD_LOGIC;
  signal \green3__2_n_101\ : STD_LOGIC;
  signal \green3__2_n_102\ : STD_LOGIC;
  signal \green3__2_n_103\ : STD_LOGIC;
  signal \green3__2_n_104\ : STD_LOGIC;
  signal \green3__2_n_105\ : STD_LOGIC;
  signal \green3__2_n_106\ : STD_LOGIC;
  signal \green3__2_n_107\ : STD_LOGIC;
  signal \green3__2_n_108\ : STD_LOGIC;
  signal \green3__2_n_109\ : STD_LOGIC;
  signal \green3__2_n_110\ : STD_LOGIC;
  signal \green3__2_n_111\ : STD_LOGIC;
  signal \green3__2_n_112\ : STD_LOGIC;
  signal \green3__2_n_113\ : STD_LOGIC;
  signal \green3__2_n_114\ : STD_LOGIC;
  signal \green3__2_n_115\ : STD_LOGIC;
  signal \green3__2_n_116\ : STD_LOGIC;
  signal \green3__2_n_117\ : STD_LOGIC;
  signal \green3__2_n_118\ : STD_LOGIC;
  signal \green3__2_n_119\ : STD_LOGIC;
  signal \green3__2_n_120\ : STD_LOGIC;
  signal \green3__2_n_121\ : STD_LOGIC;
  signal \green3__2_n_122\ : STD_LOGIC;
  signal \green3__2_n_123\ : STD_LOGIC;
  signal \green3__2_n_124\ : STD_LOGIC;
  signal \green3__2_n_125\ : STD_LOGIC;
  signal \green3__2_n_126\ : STD_LOGIC;
  signal \green3__2_n_127\ : STD_LOGIC;
  signal \green3__2_n_128\ : STD_LOGIC;
  signal \green3__2_n_129\ : STD_LOGIC;
  signal \green3__2_n_130\ : STD_LOGIC;
  signal \green3__2_n_131\ : STD_LOGIC;
  signal \green3__2_n_132\ : STD_LOGIC;
  signal \green3__2_n_133\ : STD_LOGIC;
  signal \green3__2_n_134\ : STD_LOGIC;
  signal \green3__2_n_135\ : STD_LOGIC;
  signal \green3__2_n_136\ : STD_LOGIC;
  signal \green3__2_n_137\ : STD_LOGIC;
  signal \green3__2_n_138\ : STD_LOGIC;
  signal \green3__2_n_139\ : STD_LOGIC;
  signal \green3__2_n_140\ : STD_LOGIC;
  signal \green3__2_n_141\ : STD_LOGIC;
  signal \green3__2_n_142\ : STD_LOGIC;
  signal \green3__2_n_143\ : STD_LOGIC;
  signal \green3__2_n_144\ : STD_LOGIC;
  signal \green3__2_n_145\ : STD_LOGIC;
  signal \green3__2_n_146\ : STD_LOGIC;
  signal \green3__2_n_147\ : STD_LOGIC;
  signal \green3__2_n_148\ : STD_LOGIC;
  signal \green3__2_n_149\ : STD_LOGIC;
  signal \green3__2_n_150\ : STD_LOGIC;
  signal \green3__2_n_151\ : STD_LOGIC;
  signal \green3__2_n_152\ : STD_LOGIC;
  signal \green3__2_n_153\ : STD_LOGIC;
  signal \green3__2_n_58\ : STD_LOGIC;
  signal \green3__2_n_59\ : STD_LOGIC;
  signal \green3__2_n_60\ : STD_LOGIC;
  signal \green3__2_n_61\ : STD_LOGIC;
  signal \green3__2_n_62\ : STD_LOGIC;
  signal \green3__2_n_63\ : STD_LOGIC;
  signal \green3__2_n_64\ : STD_LOGIC;
  signal \green3__2_n_65\ : STD_LOGIC;
  signal \green3__2_n_66\ : STD_LOGIC;
  signal \green3__2_n_67\ : STD_LOGIC;
  signal \green3__2_n_68\ : STD_LOGIC;
  signal \green3__2_n_69\ : STD_LOGIC;
  signal \green3__2_n_70\ : STD_LOGIC;
  signal \green3__2_n_71\ : STD_LOGIC;
  signal \green3__2_n_72\ : STD_LOGIC;
  signal \green3__2_n_73\ : STD_LOGIC;
  signal \green3__2_n_74\ : STD_LOGIC;
  signal \green3__2_n_75\ : STD_LOGIC;
  signal \green3__2_n_76\ : STD_LOGIC;
  signal \green3__2_n_77\ : STD_LOGIC;
  signal \green3__2_n_78\ : STD_LOGIC;
  signal \green3__2_n_79\ : STD_LOGIC;
  signal \green3__2_n_80\ : STD_LOGIC;
  signal \green3__2_n_81\ : STD_LOGIC;
  signal \green3__2_n_82\ : STD_LOGIC;
  signal \green3__2_n_83\ : STD_LOGIC;
  signal \green3__2_n_84\ : STD_LOGIC;
  signal \green3__2_n_85\ : STD_LOGIC;
  signal \green3__2_n_86\ : STD_LOGIC;
  signal \green3__2_n_87\ : STD_LOGIC;
  signal \green3__2_n_88\ : STD_LOGIC;
  signal \green3__2_n_89\ : STD_LOGIC;
  signal \green3__2_n_90\ : STD_LOGIC;
  signal \green3__2_n_91\ : STD_LOGIC;
  signal \green3__2_n_92\ : STD_LOGIC;
  signal \green3__2_n_93\ : STD_LOGIC;
  signal \green3__2_n_94\ : STD_LOGIC;
  signal \green3__2_n_95\ : STD_LOGIC;
  signal \green3__2_n_96\ : STD_LOGIC;
  signal \green3__2_n_97\ : STD_LOGIC;
  signal \green3__2_n_98\ : STD_LOGIC;
  signal \green3__2_n_99\ : STD_LOGIC;
  signal \green3__3_n_100\ : STD_LOGIC;
  signal \green3__3_n_101\ : STD_LOGIC;
  signal \green3__3_n_102\ : STD_LOGIC;
  signal \green3__3_n_103\ : STD_LOGIC;
  signal \green3__3_n_104\ : STD_LOGIC;
  signal \green3__3_n_105\ : STD_LOGIC;
  signal \green3__3_n_106\ : STD_LOGIC;
  signal \green3__3_n_107\ : STD_LOGIC;
  signal \green3__3_n_108\ : STD_LOGIC;
  signal \green3__3_n_109\ : STD_LOGIC;
  signal \green3__3_n_110\ : STD_LOGIC;
  signal \green3__3_n_111\ : STD_LOGIC;
  signal \green3__3_n_112\ : STD_LOGIC;
  signal \green3__3_n_113\ : STD_LOGIC;
  signal \green3__3_n_114\ : STD_LOGIC;
  signal \green3__3_n_115\ : STD_LOGIC;
  signal \green3__3_n_116\ : STD_LOGIC;
  signal \green3__3_n_117\ : STD_LOGIC;
  signal \green3__3_n_118\ : STD_LOGIC;
  signal \green3__3_n_119\ : STD_LOGIC;
  signal \green3__3_n_120\ : STD_LOGIC;
  signal \green3__3_n_121\ : STD_LOGIC;
  signal \green3__3_n_122\ : STD_LOGIC;
  signal \green3__3_n_123\ : STD_LOGIC;
  signal \green3__3_n_124\ : STD_LOGIC;
  signal \green3__3_n_125\ : STD_LOGIC;
  signal \green3__3_n_126\ : STD_LOGIC;
  signal \green3__3_n_127\ : STD_LOGIC;
  signal \green3__3_n_128\ : STD_LOGIC;
  signal \green3__3_n_129\ : STD_LOGIC;
  signal \green3__3_n_130\ : STD_LOGIC;
  signal \green3__3_n_131\ : STD_LOGIC;
  signal \green3__3_n_132\ : STD_LOGIC;
  signal \green3__3_n_133\ : STD_LOGIC;
  signal \green3__3_n_134\ : STD_LOGIC;
  signal \green3__3_n_135\ : STD_LOGIC;
  signal \green3__3_n_136\ : STD_LOGIC;
  signal \green3__3_n_137\ : STD_LOGIC;
  signal \green3__3_n_138\ : STD_LOGIC;
  signal \green3__3_n_139\ : STD_LOGIC;
  signal \green3__3_n_140\ : STD_LOGIC;
  signal \green3__3_n_141\ : STD_LOGIC;
  signal \green3__3_n_142\ : STD_LOGIC;
  signal \green3__3_n_143\ : STD_LOGIC;
  signal \green3__3_n_144\ : STD_LOGIC;
  signal \green3__3_n_145\ : STD_LOGIC;
  signal \green3__3_n_146\ : STD_LOGIC;
  signal \green3__3_n_147\ : STD_LOGIC;
  signal \green3__3_n_148\ : STD_LOGIC;
  signal \green3__3_n_149\ : STD_LOGIC;
  signal \green3__3_n_150\ : STD_LOGIC;
  signal \green3__3_n_151\ : STD_LOGIC;
  signal \green3__3_n_152\ : STD_LOGIC;
  signal \green3__3_n_153\ : STD_LOGIC;
  signal \green3__3_n_93\ : STD_LOGIC;
  signal \green3__3_n_94\ : STD_LOGIC;
  signal \green3__3_n_95\ : STD_LOGIC;
  signal \green3__3_n_96\ : STD_LOGIC;
  signal \green3__3_n_97\ : STD_LOGIC;
  signal \green3__3_n_98\ : STD_LOGIC;
  signal \green3__3_n_99\ : STD_LOGIC;
  signal \green3__4_n_100\ : STD_LOGIC;
  signal \green3__4_n_101\ : STD_LOGIC;
  signal \green3__4_n_102\ : STD_LOGIC;
  signal \green3__4_n_103\ : STD_LOGIC;
  signal \green3__4_n_104\ : STD_LOGIC;
  signal \green3__4_n_105\ : STD_LOGIC;
  signal \green3__4_n_93\ : STD_LOGIC;
  signal \green3__4_n_94\ : STD_LOGIC;
  signal \green3__4_n_95\ : STD_LOGIC;
  signal \green3__4_n_96\ : STD_LOGIC;
  signal \green3__4_n_97\ : STD_LOGIC;
  signal \green3__4_n_98\ : STD_LOGIC;
  signal \green3__4_n_99\ : STD_LOGIC;
  signal \green3__5_n_100\ : STD_LOGIC;
  signal \green3__5_n_101\ : STD_LOGIC;
  signal \green3__5_n_102\ : STD_LOGIC;
  signal \green3__5_n_103\ : STD_LOGIC;
  signal \green3__5_n_104\ : STD_LOGIC;
  signal \green3__5_n_105\ : STD_LOGIC;
  signal \green3__5_n_106\ : STD_LOGIC;
  signal \green3__5_n_107\ : STD_LOGIC;
  signal \green3__5_n_108\ : STD_LOGIC;
  signal \green3__5_n_109\ : STD_LOGIC;
  signal \green3__5_n_110\ : STD_LOGIC;
  signal \green3__5_n_111\ : STD_LOGIC;
  signal \green3__5_n_112\ : STD_LOGIC;
  signal \green3__5_n_113\ : STD_LOGIC;
  signal \green3__5_n_114\ : STD_LOGIC;
  signal \green3__5_n_115\ : STD_LOGIC;
  signal \green3__5_n_116\ : STD_LOGIC;
  signal \green3__5_n_117\ : STD_LOGIC;
  signal \green3__5_n_118\ : STD_LOGIC;
  signal \green3__5_n_119\ : STD_LOGIC;
  signal \green3__5_n_120\ : STD_LOGIC;
  signal \green3__5_n_121\ : STD_LOGIC;
  signal \green3__5_n_122\ : STD_LOGIC;
  signal \green3__5_n_123\ : STD_LOGIC;
  signal \green3__5_n_124\ : STD_LOGIC;
  signal \green3__5_n_125\ : STD_LOGIC;
  signal \green3__5_n_126\ : STD_LOGIC;
  signal \green3__5_n_127\ : STD_LOGIC;
  signal \green3__5_n_128\ : STD_LOGIC;
  signal \green3__5_n_129\ : STD_LOGIC;
  signal \green3__5_n_130\ : STD_LOGIC;
  signal \green3__5_n_131\ : STD_LOGIC;
  signal \green3__5_n_132\ : STD_LOGIC;
  signal \green3__5_n_133\ : STD_LOGIC;
  signal \green3__5_n_134\ : STD_LOGIC;
  signal \green3__5_n_135\ : STD_LOGIC;
  signal \green3__5_n_136\ : STD_LOGIC;
  signal \green3__5_n_137\ : STD_LOGIC;
  signal \green3__5_n_138\ : STD_LOGIC;
  signal \green3__5_n_139\ : STD_LOGIC;
  signal \green3__5_n_140\ : STD_LOGIC;
  signal \green3__5_n_141\ : STD_LOGIC;
  signal \green3__5_n_142\ : STD_LOGIC;
  signal \green3__5_n_143\ : STD_LOGIC;
  signal \green3__5_n_144\ : STD_LOGIC;
  signal \green3__5_n_145\ : STD_LOGIC;
  signal \green3__5_n_146\ : STD_LOGIC;
  signal \green3__5_n_147\ : STD_LOGIC;
  signal \green3__5_n_148\ : STD_LOGIC;
  signal \green3__5_n_149\ : STD_LOGIC;
  signal \green3__5_n_150\ : STD_LOGIC;
  signal \green3__5_n_151\ : STD_LOGIC;
  signal \green3__5_n_152\ : STD_LOGIC;
  signal \green3__5_n_153\ : STD_LOGIC;
  signal \green3__5_n_58\ : STD_LOGIC;
  signal \green3__5_n_59\ : STD_LOGIC;
  signal \green3__5_n_60\ : STD_LOGIC;
  signal \green3__5_n_61\ : STD_LOGIC;
  signal \green3__5_n_62\ : STD_LOGIC;
  signal \green3__5_n_63\ : STD_LOGIC;
  signal \green3__5_n_64\ : STD_LOGIC;
  signal \green3__5_n_65\ : STD_LOGIC;
  signal \green3__5_n_66\ : STD_LOGIC;
  signal \green3__5_n_67\ : STD_LOGIC;
  signal \green3__5_n_68\ : STD_LOGIC;
  signal \green3__5_n_69\ : STD_LOGIC;
  signal \green3__5_n_70\ : STD_LOGIC;
  signal \green3__5_n_71\ : STD_LOGIC;
  signal \green3__5_n_72\ : STD_LOGIC;
  signal \green3__5_n_73\ : STD_LOGIC;
  signal \green3__5_n_74\ : STD_LOGIC;
  signal \green3__5_n_75\ : STD_LOGIC;
  signal \green3__5_n_76\ : STD_LOGIC;
  signal \green3__5_n_77\ : STD_LOGIC;
  signal \green3__5_n_78\ : STD_LOGIC;
  signal \green3__5_n_79\ : STD_LOGIC;
  signal \green3__5_n_80\ : STD_LOGIC;
  signal \green3__5_n_81\ : STD_LOGIC;
  signal \green3__5_n_82\ : STD_LOGIC;
  signal \green3__5_n_83\ : STD_LOGIC;
  signal \green3__5_n_84\ : STD_LOGIC;
  signal \green3__5_n_85\ : STD_LOGIC;
  signal \green3__5_n_86\ : STD_LOGIC;
  signal \green3__5_n_87\ : STD_LOGIC;
  signal \green3__5_n_88\ : STD_LOGIC;
  signal \green3__5_n_89\ : STD_LOGIC;
  signal \green3__5_n_90\ : STD_LOGIC;
  signal \green3__5_n_91\ : STD_LOGIC;
  signal \green3__5_n_92\ : STD_LOGIC;
  signal \green3__5_n_93\ : STD_LOGIC;
  signal \green3__5_n_94\ : STD_LOGIC;
  signal \green3__5_n_95\ : STD_LOGIC;
  signal \green3__5_n_96\ : STD_LOGIC;
  signal \green3__5_n_97\ : STD_LOGIC;
  signal \green3__5_n_98\ : STD_LOGIC;
  signal \green3__5_n_99\ : STD_LOGIC;
  signal \green3__6_n_100\ : STD_LOGIC;
  signal \green3__6_n_101\ : STD_LOGIC;
  signal \green3__6_n_102\ : STD_LOGIC;
  signal \green3__6_n_103\ : STD_LOGIC;
  signal \green3__6_n_104\ : STD_LOGIC;
  signal \green3__6_n_105\ : STD_LOGIC;
  signal \green3__6_n_106\ : STD_LOGIC;
  signal \green3__6_n_107\ : STD_LOGIC;
  signal \green3__6_n_108\ : STD_LOGIC;
  signal \green3__6_n_109\ : STD_LOGIC;
  signal \green3__6_n_110\ : STD_LOGIC;
  signal \green3__6_n_111\ : STD_LOGIC;
  signal \green3__6_n_112\ : STD_LOGIC;
  signal \green3__6_n_113\ : STD_LOGIC;
  signal \green3__6_n_114\ : STD_LOGIC;
  signal \green3__6_n_115\ : STD_LOGIC;
  signal \green3__6_n_116\ : STD_LOGIC;
  signal \green3__6_n_117\ : STD_LOGIC;
  signal \green3__6_n_118\ : STD_LOGIC;
  signal \green3__6_n_119\ : STD_LOGIC;
  signal \green3__6_n_120\ : STD_LOGIC;
  signal \green3__6_n_121\ : STD_LOGIC;
  signal \green3__6_n_122\ : STD_LOGIC;
  signal \green3__6_n_123\ : STD_LOGIC;
  signal \green3__6_n_124\ : STD_LOGIC;
  signal \green3__6_n_125\ : STD_LOGIC;
  signal \green3__6_n_126\ : STD_LOGIC;
  signal \green3__6_n_127\ : STD_LOGIC;
  signal \green3__6_n_128\ : STD_LOGIC;
  signal \green3__6_n_129\ : STD_LOGIC;
  signal \green3__6_n_130\ : STD_LOGIC;
  signal \green3__6_n_131\ : STD_LOGIC;
  signal \green3__6_n_132\ : STD_LOGIC;
  signal \green3__6_n_133\ : STD_LOGIC;
  signal \green3__6_n_134\ : STD_LOGIC;
  signal \green3__6_n_135\ : STD_LOGIC;
  signal \green3__6_n_136\ : STD_LOGIC;
  signal \green3__6_n_137\ : STD_LOGIC;
  signal \green3__6_n_138\ : STD_LOGIC;
  signal \green3__6_n_139\ : STD_LOGIC;
  signal \green3__6_n_140\ : STD_LOGIC;
  signal \green3__6_n_141\ : STD_LOGIC;
  signal \green3__6_n_142\ : STD_LOGIC;
  signal \green3__6_n_143\ : STD_LOGIC;
  signal \green3__6_n_144\ : STD_LOGIC;
  signal \green3__6_n_145\ : STD_LOGIC;
  signal \green3__6_n_146\ : STD_LOGIC;
  signal \green3__6_n_147\ : STD_LOGIC;
  signal \green3__6_n_148\ : STD_LOGIC;
  signal \green3__6_n_149\ : STD_LOGIC;
  signal \green3__6_n_150\ : STD_LOGIC;
  signal \green3__6_n_151\ : STD_LOGIC;
  signal \green3__6_n_152\ : STD_LOGIC;
  signal \green3__6_n_153\ : STD_LOGIC;
  signal \green3__6_n_58\ : STD_LOGIC;
  signal \green3__6_n_59\ : STD_LOGIC;
  signal \green3__6_n_60\ : STD_LOGIC;
  signal \green3__6_n_61\ : STD_LOGIC;
  signal \green3__6_n_62\ : STD_LOGIC;
  signal \green3__6_n_63\ : STD_LOGIC;
  signal \green3__6_n_64\ : STD_LOGIC;
  signal \green3__6_n_65\ : STD_LOGIC;
  signal \green3__6_n_66\ : STD_LOGIC;
  signal \green3__6_n_67\ : STD_LOGIC;
  signal \green3__6_n_68\ : STD_LOGIC;
  signal \green3__6_n_69\ : STD_LOGIC;
  signal \green3__6_n_70\ : STD_LOGIC;
  signal \green3__6_n_71\ : STD_LOGIC;
  signal \green3__6_n_72\ : STD_LOGIC;
  signal \green3__6_n_73\ : STD_LOGIC;
  signal \green3__6_n_74\ : STD_LOGIC;
  signal \green3__6_n_75\ : STD_LOGIC;
  signal \green3__6_n_76\ : STD_LOGIC;
  signal \green3__6_n_77\ : STD_LOGIC;
  signal \green3__6_n_78\ : STD_LOGIC;
  signal \green3__6_n_79\ : STD_LOGIC;
  signal \green3__6_n_80\ : STD_LOGIC;
  signal \green3__6_n_81\ : STD_LOGIC;
  signal \green3__6_n_82\ : STD_LOGIC;
  signal \green3__6_n_83\ : STD_LOGIC;
  signal \green3__6_n_84\ : STD_LOGIC;
  signal \green3__6_n_85\ : STD_LOGIC;
  signal \green3__6_n_86\ : STD_LOGIC;
  signal \green3__6_n_87\ : STD_LOGIC;
  signal \green3__6_n_88\ : STD_LOGIC;
  signal \green3__6_n_89\ : STD_LOGIC;
  signal \green3__6_n_90\ : STD_LOGIC;
  signal \green3__6_n_91\ : STD_LOGIC;
  signal \green3__6_n_92\ : STD_LOGIC;
  signal \green3__6_n_93\ : STD_LOGIC;
  signal \green3__6_n_94\ : STD_LOGIC;
  signal \green3__6_n_95\ : STD_LOGIC;
  signal \green3__6_n_96\ : STD_LOGIC;
  signal \green3__6_n_97\ : STD_LOGIC;
  signal \green3__6_n_98\ : STD_LOGIC;
  signal \green3__6_n_99\ : STD_LOGIC;
  signal \green3__7_n_100\ : STD_LOGIC;
  signal \green3__7_n_101\ : STD_LOGIC;
  signal \green3__7_n_102\ : STD_LOGIC;
  signal \green3__7_n_103\ : STD_LOGIC;
  signal \green3__7_n_104\ : STD_LOGIC;
  signal \green3__7_n_105\ : STD_LOGIC;
  signal \green3__7_n_106\ : STD_LOGIC;
  signal \green3__7_n_107\ : STD_LOGIC;
  signal \green3__7_n_108\ : STD_LOGIC;
  signal \green3__7_n_109\ : STD_LOGIC;
  signal \green3__7_n_110\ : STD_LOGIC;
  signal \green3__7_n_111\ : STD_LOGIC;
  signal \green3__7_n_112\ : STD_LOGIC;
  signal \green3__7_n_113\ : STD_LOGIC;
  signal \green3__7_n_114\ : STD_LOGIC;
  signal \green3__7_n_115\ : STD_LOGIC;
  signal \green3__7_n_116\ : STD_LOGIC;
  signal \green3__7_n_117\ : STD_LOGIC;
  signal \green3__7_n_118\ : STD_LOGIC;
  signal \green3__7_n_119\ : STD_LOGIC;
  signal \green3__7_n_120\ : STD_LOGIC;
  signal \green3__7_n_121\ : STD_LOGIC;
  signal \green3__7_n_122\ : STD_LOGIC;
  signal \green3__7_n_123\ : STD_LOGIC;
  signal \green3__7_n_124\ : STD_LOGIC;
  signal \green3__7_n_125\ : STD_LOGIC;
  signal \green3__7_n_126\ : STD_LOGIC;
  signal \green3__7_n_127\ : STD_LOGIC;
  signal \green3__7_n_128\ : STD_LOGIC;
  signal \green3__7_n_129\ : STD_LOGIC;
  signal \green3__7_n_130\ : STD_LOGIC;
  signal \green3__7_n_131\ : STD_LOGIC;
  signal \green3__7_n_132\ : STD_LOGIC;
  signal \green3__7_n_133\ : STD_LOGIC;
  signal \green3__7_n_134\ : STD_LOGIC;
  signal \green3__7_n_135\ : STD_LOGIC;
  signal \green3__7_n_136\ : STD_LOGIC;
  signal \green3__7_n_137\ : STD_LOGIC;
  signal \green3__7_n_138\ : STD_LOGIC;
  signal \green3__7_n_139\ : STD_LOGIC;
  signal \green3__7_n_140\ : STD_LOGIC;
  signal \green3__7_n_141\ : STD_LOGIC;
  signal \green3__7_n_142\ : STD_LOGIC;
  signal \green3__7_n_143\ : STD_LOGIC;
  signal \green3__7_n_144\ : STD_LOGIC;
  signal \green3__7_n_145\ : STD_LOGIC;
  signal \green3__7_n_146\ : STD_LOGIC;
  signal \green3__7_n_147\ : STD_LOGIC;
  signal \green3__7_n_148\ : STD_LOGIC;
  signal \green3__7_n_149\ : STD_LOGIC;
  signal \green3__7_n_150\ : STD_LOGIC;
  signal \green3__7_n_151\ : STD_LOGIC;
  signal \green3__7_n_152\ : STD_LOGIC;
  signal \green3__7_n_153\ : STD_LOGIC;
  signal \green3__7_n_58\ : STD_LOGIC;
  signal \green3__7_n_59\ : STD_LOGIC;
  signal \green3__7_n_60\ : STD_LOGIC;
  signal \green3__7_n_61\ : STD_LOGIC;
  signal \green3__7_n_62\ : STD_LOGIC;
  signal \green3__7_n_63\ : STD_LOGIC;
  signal \green3__7_n_64\ : STD_LOGIC;
  signal \green3__7_n_65\ : STD_LOGIC;
  signal \green3__7_n_66\ : STD_LOGIC;
  signal \green3__7_n_67\ : STD_LOGIC;
  signal \green3__7_n_68\ : STD_LOGIC;
  signal \green3__7_n_69\ : STD_LOGIC;
  signal \green3__7_n_70\ : STD_LOGIC;
  signal \green3__7_n_71\ : STD_LOGIC;
  signal \green3__7_n_72\ : STD_LOGIC;
  signal \green3__7_n_73\ : STD_LOGIC;
  signal \green3__7_n_74\ : STD_LOGIC;
  signal \green3__7_n_75\ : STD_LOGIC;
  signal \green3__7_n_76\ : STD_LOGIC;
  signal \green3__7_n_77\ : STD_LOGIC;
  signal \green3__7_n_78\ : STD_LOGIC;
  signal \green3__7_n_79\ : STD_LOGIC;
  signal \green3__7_n_80\ : STD_LOGIC;
  signal \green3__7_n_81\ : STD_LOGIC;
  signal \green3__7_n_82\ : STD_LOGIC;
  signal \green3__7_n_83\ : STD_LOGIC;
  signal \green3__7_n_84\ : STD_LOGIC;
  signal \green3__7_n_85\ : STD_LOGIC;
  signal \green3__7_n_86\ : STD_LOGIC;
  signal \green3__7_n_87\ : STD_LOGIC;
  signal \green3__7_n_88\ : STD_LOGIC;
  signal \green3__7_n_89\ : STD_LOGIC;
  signal \green3__7_n_90\ : STD_LOGIC;
  signal \green3__7_n_91\ : STD_LOGIC;
  signal \green3__7_n_92\ : STD_LOGIC;
  signal \green3__7_n_93\ : STD_LOGIC;
  signal \green3__7_n_94\ : STD_LOGIC;
  signal \green3__7_n_95\ : STD_LOGIC;
  signal \green3__7_n_96\ : STD_LOGIC;
  signal \green3__7_n_97\ : STD_LOGIC;
  signal \green3__7_n_98\ : STD_LOGIC;
  signal \green3__7_n_99\ : STD_LOGIC;
  signal \green3__8_n_100\ : STD_LOGIC;
  signal \green3__8_n_101\ : STD_LOGIC;
  signal \green3__8_n_102\ : STD_LOGIC;
  signal \green3__8_n_103\ : STD_LOGIC;
  signal \green3__8_n_104\ : STD_LOGIC;
  signal \green3__8_n_105\ : STD_LOGIC;
  signal \green3__8_n_76\ : STD_LOGIC;
  signal \green3__8_n_77\ : STD_LOGIC;
  signal \green3__8_n_78\ : STD_LOGIC;
  signal \green3__8_n_79\ : STD_LOGIC;
  signal \green3__8_n_80\ : STD_LOGIC;
  signal \green3__8_n_81\ : STD_LOGIC;
  signal \green3__8_n_82\ : STD_LOGIC;
  signal \green3__8_n_83\ : STD_LOGIC;
  signal \green3__8_n_84\ : STD_LOGIC;
  signal \green3__8_n_85\ : STD_LOGIC;
  signal \green3__8_n_86\ : STD_LOGIC;
  signal \green3__8_n_87\ : STD_LOGIC;
  signal \green3__8_n_88\ : STD_LOGIC;
  signal \green3__8_n_89\ : STD_LOGIC;
  signal \green3__8_n_90\ : STD_LOGIC;
  signal \green3__8_n_91\ : STD_LOGIC;
  signal \green3__8_n_92\ : STD_LOGIC;
  signal \green3__8_n_93\ : STD_LOGIC;
  signal \green3__8_n_94\ : STD_LOGIC;
  signal \green3__8_n_95\ : STD_LOGIC;
  signal \green3__8_n_96\ : STD_LOGIC;
  signal \green3__8_n_97\ : STD_LOGIC;
  signal \green3__8_n_98\ : STD_LOGIC;
  signal \green3__8_n_99\ : STD_LOGIC;
  signal \^green3__9\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal green3_n_100 : STD_LOGIC;
  signal green3_n_101 : STD_LOGIC;
  signal green3_n_102 : STD_LOGIC;
  signal green3_n_103 : STD_LOGIC;
  signal green3_n_104 : STD_LOGIC;
  signal green3_n_105 : STD_LOGIC;
  signal green3_n_106 : STD_LOGIC;
  signal green3_n_107 : STD_LOGIC;
  signal green3_n_108 : STD_LOGIC;
  signal green3_n_109 : STD_LOGIC;
  signal green3_n_110 : STD_LOGIC;
  signal green3_n_111 : STD_LOGIC;
  signal green3_n_112 : STD_LOGIC;
  signal green3_n_113 : STD_LOGIC;
  signal green3_n_114 : STD_LOGIC;
  signal green3_n_115 : STD_LOGIC;
  signal green3_n_116 : STD_LOGIC;
  signal green3_n_117 : STD_LOGIC;
  signal green3_n_118 : STD_LOGIC;
  signal green3_n_119 : STD_LOGIC;
  signal green3_n_120 : STD_LOGIC;
  signal green3_n_121 : STD_LOGIC;
  signal green3_n_122 : STD_LOGIC;
  signal green3_n_123 : STD_LOGIC;
  signal green3_n_124 : STD_LOGIC;
  signal green3_n_125 : STD_LOGIC;
  signal green3_n_126 : STD_LOGIC;
  signal green3_n_127 : STD_LOGIC;
  signal green3_n_128 : STD_LOGIC;
  signal green3_n_129 : STD_LOGIC;
  signal green3_n_130 : STD_LOGIC;
  signal green3_n_131 : STD_LOGIC;
  signal green3_n_132 : STD_LOGIC;
  signal green3_n_133 : STD_LOGIC;
  signal green3_n_134 : STD_LOGIC;
  signal green3_n_135 : STD_LOGIC;
  signal green3_n_136 : STD_LOGIC;
  signal green3_n_137 : STD_LOGIC;
  signal green3_n_138 : STD_LOGIC;
  signal green3_n_139 : STD_LOGIC;
  signal green3_n_140 : STD_LOGIC;
  signal green3_n_141 : STD_LOGIC;
  signal green3_n_142 : STD_LOGIC;
  signal green3_n_143 : STD_LOGIC;
  signal green3_n_144 : STD_LOGIC;
  signal green3_n_145 : STD_LOGIC;
  signal green3_n_146 : STD_LOGIC;
  signal green3_n_147 : STD_LOGIC;
  signal green3_n_148 : STD_LOGIC;
  signal green3_n_149 : STD_LOGIC;
  signal green3_n_150 : STD_LOGIC;
  signal green3_n_151 : STD_LOGIC;
  signal green3_n_152 : STD_LOGIC;
  signal green3_n_153 : STD_LOGIC;
  signal green3_n_58 : STD_LOGIC;
  signal green3_n_59 : STD_LOGIC;
  signal green3_n_60 : STD_LOGIC;
  signal green3_n_61 : STD_LOGIC;
  signal green3_n_62 : STD_LOGIC;
  signal green3_n_63 : STD_LOGIC;
  signal green3_n_64 : STD_LOGIC;
  signal green3_n_65 : STD_LOGIC;
  signal green3_n_66 : STD_LOGIC;
  signal green3_n_67 : STD_LOGIC;
  signal green3_n_68 : STD_LOGIC;
  signal green3_n_69 : STD_LOGIC;
  signal green3_n_70 : STD_LOGIC;
  signal green3_n_71 : STD_LOGIC;
  signal green3_n_72 : STD_LOGIC;
  signal green3_n_73 : STD_LOGIC;
  signal green3_n_74 : STD_LOGIC;
  signal green3_n_75 : STD_LOGIC;
  signal green3_n_76 : STD_LOGIC;
  signal green3_n_77 : STD_LOGIC;
  signal green3_n_78 : STD_LOGIC;
  signal green3_n_79 : STD_LOGIC;
  signal green3_n_80 : STD_LOGIC;
  signal green3_n_81 : STD_LOGIC;
  signal green3_n_82 : STD_LOGIC;
  signal green3_n_83 : STD_LOGIC;
  signal green3_n_84 : STD_LOGIC;
  signal green3_n_85 : STD_LOGIC;
  signal green3_n_86 : STD_LOGIC;
  signal green3_n_87 : STD_LOGIC;
  signal green3_n_88 : STD_LOGIC;
  signal green3_n_89 : STD_LOGIC;
  signal green3_n_90 : STD_LOGIC;
  signal green3_n_91 : STD_LOGIC;
  signal green3_n_92 : STD_LOGIC;
  signal green3_n_93 : STD_LOGIC;
  signal green3_n_94 : STD_LOGIC;
  signal green3_n_95 : STD_LOGIC;
  signal green3_n_96 : STD_LOGIC;
  signal green3_n_97 : STD_LOGIC;
  signal green3_n_98 : STD_LOGIC;
  signal green3_n_99 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_0_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 13 downto 2 );
  signal p_0_out_1 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \p_2_in__0\ : STD_LOGIC_VECTOR ( 63 downto 34 );
  signal red3 : STD_LOGIC;
  signal red30_in : STD_LOGIC;
  signal \red4__0_i_10_n_0\ : STD_LOGIC;
  signal \red4__0_i_11_n_0\ : STD_LOGIC;
  signal \red4__0_i_12_n_0\ : STD_LOGIC;
  signal \red4__0_i_13_n_0\ : STD_LOGIC;
  signal \red4__0_i_13_n_1\ : STD_LOGIC;
  signal \red4__0_i_13_n_2\ : STD_LOGIC;
  signal \red4__0_i_13_n_3\ : STD_LOGIC;
  signal \red4__0_i_13_n_4\ : STD_LOGIC;
  signal \red4__0_i_13_n_5\ : STD_LOGIC;
  signal \red4__0_i_13_n_6\ : STD_LOGIC;
  signal \red4__0_i_13_n_7\ : STD_LOGIC;
  signal \red4__0_i_14_n_0\ : STD_LOGIC;
  signal \red4__0_i_15_n_0\ : STD_LOGIC;
  signal \red4__0_i_16_n_0\ : STD_LOGIC;
  signal \red4__0_i_17_n_0\ : STD_LOGIC;
  signal \red4__0_i_18_n_0\ : STD_LOGIC;
  signal \red4__0_i_18_n_1\ : STD_LOGIC;
  signal \red4__0_i_18_n_2\ : STD_LOGIC;
  signal \red4__0_i_18_n_3\ : STD_LOGIC;
  signal \red4__0_i_18_n_4\ : STD_LOGIC;
  signal \red4__0_i_18_n_5\ : STD_LOGIC;
  signal \red4__0_i_18_n_6\ : STD_LOGIC;
  signal \red4__0_i_18_n_7\ : STD_LOGIC;
  signal \red4__0_i_19_n_0\ : STD_LOGIC;
  signal \red4__0_i_1_n_1\ : STD_LOGIC;
  signal \red4__0_i_1_n_2\ : STD_LOGIC;
  signal \red4__0_i_1_n_3\ : STD_LOGIC;
  signal \red4__0_i_20_n_0\ : STD_LOGIC;
  signal \red4__0_i_21_n_0\ : STD_LOGIC;
  signal \red4__0_i_22_n_0\ : STD_LOGIC;
  signal \red4__0_i_23_n_0\ : STD_LOGIC;
  signal \red4__0_i_24_n_0\ : STD_LOGIC;
  signal \red4__0_i_25_n_0\ : STD_LOGIC;
  signal \red4__0_i_26_n_0\ : STD_LOGIC;
  signal \red4__0_i_27_n_0\ : STD_LOGIC;
  signal \red4__0_i_28_n_0\ : STD_LOGIC;
  signal \red4__0_i_29_n_0\ : STD_LOGIC;
  signal \red4__0_i_2_n_0\ : STD_LOGIC;
  signal \red4__0_i_2_n_1\ : STD_LOGIC;
  signal \red4__0_i_2_n_2\ : STD_LOGIC;
  signal \red4__0_i_2_n_3\ : STD_LOGIC;
  signal \red4__0_i_30_n_0\ : STD_LOGIC;
  signal \red4__0_i_31_n_0\ : STD_LOGIC;
  signal \red4__0_i_32_n_0\ : STD_LOGIC;
  signal \red4__0_i_33_n_0\ : STD_LOGIC;
  signal \red4__0_i_34_n_0\ : STD_LOGIC;
  signal \red4__0_i_35_n_0\ : STD_LOGIC;
  signal \red4__0_i_36_n_0\ : STD_LOGIC;
  signal \red4__0_i_37_n_0\ : STD_LOGIC;
  signal \red4__0_i_38_n_0\ : STD_LOGIC;
  signal \red4__0_i_39_n_0\ : STD_LOGIC;
  signal \red4__0_i_3_n_0\ : STD_LOGIC;
  signal \red4__0_i_3_n_1\ : STD_LOGIC;
  signal \red4__0_i_3_n_2\ : STD_LOGIC;
  signal \red4__0_i_3_n_3\ : STD_LOGIC;
  signal \red4__0_i_40_n_0\ : STD_LOGIC;
  signal \red4__0_i_41_n_0\ : STD_LOGIC;
  signal \red4__0_i_42_n_0\ : STD_LOGIC;
  signal \red4__0_i_43_n_1\ : STD_LOGIC;
  signal \red4__0_i_43_n_2\ : STD_LOGIC;
  signal \red4__0_i_43_n_3\ : STD_LOGIC;
  signal \red4__0_i_43_n_4\ : STD_LOGIC;
  signal \red4__0_i_43_n_5\ : STD_LOGIC;
  signal \red4__0_i_43_n_6\ : STD_LOGIC;
  signal \red4__0_i_43_n_7\ : STD_LOGIC;
  signal \red4__0_i_44_n_0\ : STD_LOGIC;
  signal \red4__0_i_45_n_0\ : STD_LOGIC;
  signal \red4__0_i_46_n_0\ : STD_LOGIC;
  signal \red4__0_i_47_n_0\ : STD_LOGIC;
  signal \red4__0_i_48_n_0\ : STD_LOGIC;
  signal \red4__0_i_48_n_1\ : STD_LOGIC;
  signal \red4__0_i_48_n_2\ : STD_LOGIC;
  signal \red4__0_i_48_n_3\ : STD_LOGIC;
  signal \red4__0_i_48_n_4\ : STD_LOGIC;
  signal \red4__0_i_48_n_5\ : STD_LOGIC;
  signal \red4__0_i_48_n_6\ : STD_LOGIC;
  signal \red4__0_i_48_n_7\ : STD_LOGIC;
  signal \red4__0_i_49_n_0\ : STD_LOGIC;
  signal \red4__0_i_4_n_0\ : STD_LOGIC;
  signal \red4__0_i_4_n_1\ : STD_LOGIC;
  signal \red4__0_i_4_n_2\ : STD_LOGIC;
  signal \red4__0_i_4_n_3\ : STD_LOGIC;
  signal \red4__0_i_4_n_4\ : STD_LOGIC;
  signal \red4__0_i_4_n_5\ : STD_LOGIC;
  signal \red4__0_i_4_n_6\ : STD_LOGIC;
  signal \red4__0_i_4_n_7\ : STD_LOGIC;
  signal \red4__0_i_50_n_0\ : STD_LOGIC;
  signal \red4__0_i_51_n_0\ : STD_LOGIC;
  signal \red4__0_i_52_n_0\ : STD_LOGIC;
  signal \red4__0_i_53_n_0\ : STD_LOGIC;
  signal \red4__0_i_53_n_1\ : STD_LOGIC;
  signal \red4__0_i_53_n_2\ : STD_LOGIC;
  signal \red4__0_i_53_n_3\ : STD_LOGIC;
  signal \red4__0_i_53_n_4\ : STD_LOGIC;
  signal \red4__0_i_53_n_5\ : STD_LOGIC;
  signal \red4__0_i_53_n_6\ : STD_LOGIC;
  signal \red4__0_i_53_n_7\ : STD_LOGIC;
  signal \red4__0_i_54_n_0\ : STD_LOGIC;
  signal \red4__0_i_55_n_0\ : STD_LOGIC;
  signal \red4__0_i_56_n_0\ : STD_LOGIC;
  signal \red4__0_i_57_n_0\ : STD_LOGIC;
  signal \red4__0_i_58_n_0\ : STD_LOGIC;
  signal \red4__0_i_59_n_0\ : STD_LOGIC;
  signal \red4__0_i_5_n_0\ : STD_LOGIC;
  signal \red4__0_i_5_n_1\ : STD_LOGIC;
  signal \red4__0_i_5_n_2\ : STD_LOGIC;
  signal \red4__0_i_5_n_3\ : STD_LOGIC;
  signal \red4__0_i_5_n_4\ : STD_LOGIC;
  signal \red4__0_i_5_n_5\ : STD_LOGIC;
  signal \red4__0_i_5_n_6\ : STD_LOGIC;
  signal \red4__0_i_5_n_7\ : STD_LOGIC;
  signal \red4__0_i_60_n_0\ : STD_LOGIC;
  signal \red4__0_i_61_n_0\ : STD_LOGIC;
  signal \red4__0_i_62_n_0\ : STD_LOGIC;
  signal \red4__0_i_63_n_0\ : STD_LOGIC;
  signal \red4__0_i_64_n_0\ : STD_LOGIC;
  signal \red4__0_i_65_n_0\ : STD_LOGIC;
  signal \red4__0_i_6_n_0\ : STD_LOGIC;
  signal \red4__0_i_6_n_1\ : STD_LOGIC;
  signal \red4__0_i_6_n_2\ : STD_LOGIC;
  signal \red4__0_i_6_n_3\ : STD_LOGIC;
  signal \red4__0_i_6_n_4\ : STD_LOGIC;
  signal \red4__0_i_6_n_5\ : STD_LOGIC;
  signal \red4__0_i_6_n_6\ : STD_LOGIC;
  signal \red4__0_i_6_n_7\ : STD_LOGIC;
  signal \red4__0_i_7_n_0\ : STD_LOGIC;
  signal \red4__0_i_7_n_1\ : STD_LOGIC;
  signal \red4__0_i_7_n_2\ : STD_LOGIC;
  signal \red4__0_i_7_n_3\ : STD_LOGIC;
  signal \red4__0_i_7_n_4\ : STD_LOGIC;
  signal \red4__0_i_7_n_5\ : STD_LOGIC;
  signal \red4__0_i_7_n_6\ : STD_LOGIC;
  signal \red4__0_i_7_n_7\ : STD_LOGIC;
  signal \red4__0_i_8_n_1\ : STD_LOGIC;
  signal \red4__0_i_8_n_2\ : STD_LOGIC;
  signal \red4__0_i_8_n_3\ : STD_LOGIC;
  signal \red4__0_i_8_n_4\ : STD_LOGIC;
  signal \red4__0_i_8_n_5\ : STD_LOGIC;
  signal \red4__0_i_8_n_6\ : STD_LOGIC;
  signal \red4__0_i_8_n_7\ : STD_LOGIC;
  signal \red4__0_i_9_n_0\ : STD_LOGIC;
  signal \red4__0_n_100\ : STD_LOGIC;
  signal \red4__0_n_101\ : STD_LOGIC;
  signal \red4__0_n_102\ : STD_LOGIC;
  signal \red4__0_n_103\ : STD_LOGIC;
  signal \red4__0_n_104\ : STD_LOGIC;
  signal \red4__0_n_105\ : STD_LOGIC;
  signal \red4__0_n_58\ : STD_LOGIC;
  signal \red4__0_n_59\ : STD_LOGIC;
  signal \red4__0_n_60\ : STD_LOGIC;
  signal \red4__0_n_61\ : STD_LOGIC;
  signal \red4__0_n_62\ : STD_LOGIC;
  signal \red4__0_n_63\ : STD_LOGIC;
  signal \red4__0_n_64\ : STD_LOGIC;
  signal \red4__0_n_65\ : STD_LOGIC;
  signal \red4__0_n_66\ : STD_LOGIC;
  signal \red4__0_n_67\ : STD_LOGIC;
  signal \red4__0_n_68\ : STD_LOGIC;
  signal \red4__0_n_69\ : STD_LOGIC;
  signal \red4__0_n_70\ : STD_LOGIC;
  signal \red4__0_n_71\ : STD_LOGIC;
  signal \red4__0_n_72\ : STD_LOGIC;
  signal \red4__0_n_73\ : STD_LOGIC;
  signal \red4__0_n_74\ : STD_LOGIC;
  signal \red4__0_n_75\ : STD_LOGIC;
  signal \red4__0_n_76\ : STD_LOGIC;
  signal \red4__0_n_77\ : STD_LOGIC;
  signal \red4__0_n_78\ : STD_LOGIC;
  signal \red4__0_n_79\ : STD_LOGIC;
  signal \red4__0_n_80\ : STD_LOGIC;
  signal \red4__0_n_81\ : STD_LOGIC;
  signal \red4__0_n_82\ : STD_LOGIC;
  signal \red4__0_n_83\ : STD_LOGIC;
  signal \red4__0_n_84\ : STD_LOGIC;
  signal \red4__0_n_85\ : STD_LOGIC;
  signal \red4__0_n_86\ : STD_LOGIC;
  signal \red4__0_n_87\ : STD_LOGIC;
  signal \red4__0_n_88\ : STD_LOGIC;
  signal \red4__0_n_89\ : STD_LOGIC;
  signal \red4__0_n_90\ : STD_LOGIC;
  signal \red4__0_n_91\ : STD_LOGIC;
  signal \red4__0_n_92\ : STD_LOGIC;
  signal \red4__0_n_93\ : STD_LOGIC;
  signal \red4__0_n_94\ : STD_LOGIC;
  signal \red4__0_n_95\ : STD_LOGIC;
  signal \red4__0_n_96\ : STD_LOGIC;
  signal \red4__0_n_97\ : STD_LOGIC;
  signal \red4__0_n_98\ : STD_LOGIC;
  signal \red4__0_n_99\ : STD_LOGIC;
  signal \red4__10_i_10_n_0\ : STD_LOGIC;
  signal \red4__10_i_11_n_0\ : STD_LOGIC;
  signal \red4__10_i_12_n_0\ : STD_LOGIC;
  signal \red4__10_i_13_n_0\ : STD_LOGIC;
  signal \red4__10_i_14_n_0\ : STD_LOGIC;
  signal \red4__10_i_14_n_1\ : STD_LOGIC;
  signal \red4__10_i_14_n_2\ : STD_LOGIC;
  signal \red4__10_i_14_n_3\ : STD_LOGIC;
  signal \red4__10_i_14_n_4\ : STD_LOGIC;
  signal \red4__10_i_14_n_5\ : STD_LOGIC;
  signal \red4__10_i_14_n_6\ : STD_LOGIC;
  signal \red4__10_i_14_n_7\ : STD_LOGIC;
  signal \red4__10_i_15_n_0\ : STD_LOGIC;
  signal \red4__10_i_16_n_0\ : STD_LOGIC;
  signal \red4__10_i_17_n_0\ : STD_LOGIC;
  signal \red4__10_i_18_n_0\ : STD_LOGIC;
  signal \red4__10_i_19_n_0\ : STD_LOGIC;
  signal \red4__10_i_1_n_1\ : STD_LOGIC;
  signal \red4__10_i_1_n_2\ : STD_LOGIC;
  signal \red4__10_i_1_n_3\ : STD_LOGIC;
  signal \red4__10_i_20_n_0\ : STD_LOGIC;
  signal \red4__10_i_21_n_0\ : STD_LOGIC;
  signal \red4__10_i_22_n_0\ : STD_LOGIC;
  signal \red4__10_i_23_n_1\ : STD_LOGIC;
  signal \red4__10_i_23_n_2\ : STD_LOGIC;
  signal \red4__10_i_23_n_3\ : STD_LOGIC;
  signal \red4__10_i_23_n_4\ : STD_LOGIC;
  signal \red4__10_i_23_n_5\ : STD_LOGIC;
  signal \red4__10_i_23_n_6\ : STD_LOGIC;
  signal \red4__10_i_23_n_7\ : STD_LOGIC;
  signal \red4__10_i_24_n_0\ : STD_LOGIC;
  signal \red4__10_i_25_n_0\ : STD_LOGIC;
  signal \red4__10_i_26_n_0\ : STD_LOGIC;
  signal \red4__10_i_27_n_0\ : STD_LOGIC;
  signal \red4__10_i_28_n_0\ : STD_LOGIC;
  signal \red4__10_i_28_n_1\ : STD_LOGIC;
  signal \red4__10_i_28_n_2\ : STD_LOGIC;
  signal \red4__10_i_28_n_3\ : STD_LOGIC;
  signal \red4__10_i_28_n_4\ : STD_LOGIC;
  signal \red4__10_i_28_n_5\ : STD_LOGIC;
  signal \red4__10_i_28_n_6\ : STD_LOGIC;
  signal \red4__10_i_28_n_7\ : STD_LOGIC;
  signal \red4__10_i_29_n_0\ : STD_LOGIC;
  signal \red4__10_i_2_n_0\ : STD_LOGIC;
  signal \red4__10_i_2_n_1\ : STD_LOGIC;
  signal \red4__10_i_2_n_2\ : STD_LOGIC;
  signal \red4__10_i_2_n_3\ : STD_LOGIC;
  signal \red4__10_i_30_n_0\ : STD_LOGIC;
  signal \red4__10_i_31_n_0\ : STD_LOGIC;
  signal \red4__10_i_32_n_0\ : STD_LOGIC;
  signal \red4__10_i_33_n_0\ : STD_LOGIC;
  signal \red4__10_i_33_n_1\ : STD_LOGIC;
  signal \red4__10_i_33_n_2\ : STD_LOGIC;
  signal \red4__10_i_33_n_3\ : STD_LOGIC;
  signal \red4__10_i_33_n_4\ : STD_LOGIC;
  signal \red4__10_i_33_n_5\ : STD_LOGIC;
  signal \red4__10_i_33_n_6\ : STD_LOGIC;
  signal \red4__10_i_33_n_7\ : STD_LOGIC;
  signal \red4__10_i_34_n_0\ : STD_LOGIC;
  signal \red4__10_i_35_n_0\ : STD_LOGIC;
  signal \red4__10_i_36_n_0\ : STD_LOGIC;
  signal \red4__10_i_37_n_0\ : STD_LOGIC;
  signal \red4__10_i_38_n_0\ : STD_LOGIC;
  signal \red4__10_i_39_n_0\ : STD_LOGIC;
  signal \red4__10_i_3_n_0\ : STD_LOGIC;
  signal \red4__10_i_3_n_1\ : STD_LOGIC;
  signal \red4__10_i_3_n_2\ : STD_LOGIC;
  signal \red4__10_i_3_n_3\ : STD_LOGIC;
  signal \red4__10_i_40_n_0\ : STD_LOGIC;
  signal \red4__10_i_41_n_0\ : STD_LOGIC;
  signal \red4__10_i_42_n_0\ : STD_LOGIC;
  signal \red4__10_i_43_n_0\ : STD_LOGIC;
  signal \red4__10_i_44_n_0\ : STD_LOGIC;
  signal \red4__10_i_45_n_0\ : STD_LOGIC;
  signal \red4__10_i_4_n_1\ : STD_LOGIC;
  signal \red4__10_i_4_n_2\ : STD_LOGIC;
  signal \red4__10_i_4_n_3\ : STD_LOGIC;
  signal \red4__10_i_4_n_4\ : STD_LOGIC;
  signal \red4__10_i_4_n_5\ : STD_LOGIC;
  signal \red4__10_i_4_n_6\ : STD_LOGIC;
  signal \red4__10_i_4_n_7\ : STD_LOGIC;
  signal \red4__10_i_5_n_0\ : STD_LOGIC;
  signal \red4__10_i_6_n_0\ : STD_LOGIC;
  signal \red4__10_i_7_n_0\ : STD_LOGIC;
  signal \red4__10_i_8_n_0\ : STD_LOGIC;
  signal \red4__10_i_9_n_0\ : STD_LOGIC;
  signal \red4__10_i_9_n_1\ : STD_LOGIC;
  signal \red4__10_i_9_n_2\ : STD_LOGIC;
  signal \red4__10_i_9_n_3\ : STD_LOGIC;
  signal \red4__10_i_9_n_4\ : STD_LOGIC;
  signal \red4__10_i_9_n_5\ : STD_LOGIC;
  signal \red4__10_i_9_n_6\ : STD_LOGIC;
  signal \red4__10_i_9_n_7\ : STD_LOGIC;
  signal \red4__10_n_100\ : STD_LOGIC;
  signal \red4__10_n_101\ : STD_LOGIC;
  signal \red4__10_n_102\ : STD_LOGIC;
  signal \red4__10_n_103\ : STD_LOGIC;
  signal \red4__10_n_104\ : STD_LOGIC;
  signal \red4__10_n_105\ : STD_LOGIC;
  signal \red4__10_n_58\ : STD_LOGIC;
  signal \red4__10_n_59\ : STD_LOGIC;
  signal \red4__10_n_60\ : STD_LOGIC;
  signal \red4__10_n_61\ : STD_LOGIC;
  signal \red4__10_n_62\ : STD_LOGIC;
  signal \red4__10_n_63\ : STD_LOGIC;
  signal \red4__10_n_64\ : STD_LOGIC;
  signal \red4__10_n_65\ : STD_LOGIC;
  signal \red4__10_n_66\ : STD_LOGIC;
  signal \red4__10_n_67\ : STD_LOGIC;
  signal \red4__10_n_68\ : STD_LOGIC;
  signal \red4__10_n_69\ : STD_LOGIC;
  signal \red4__10_n_70\ : STD_LOGIC;
  signal \red4__10_n_71\ : STD_LOGIC;
  signal \red4__10_n_72\ : STD_LOGIC;
  signal \red4__10_n_73\ : STD_LOGIC;
  signal \red4__10_n_74\ : STD_LOGIC;
  signal \red4__10_n_75\ : STD_LOGIC;
  signal \red4__10_n_76\ : STD_LOGIC;
  signal \red4__10_n_77\ : STD_LOGIC;
  signal \red4__10_n_78\ : STD_LOGIC;
  signal \red4__10_n_79\ : STD_LOGIC;
  signal \red4__10_n_80\ : STD_LOGIC;
  signal \red4__10_n_81\ : STD_LOGIC;
  signal \red4__10_n_82\ : STD_LOGIC;
  signal \red4__10_n_83\ : STD_LOGIC;
  signal \red4__10_n_84\ : STD_LOGIC;
  signal \red4__10_n_85\ : STD_LOGIC;
  signal \red4__10_n_86\ : STD_LOGIC;
  signal \red4__10_n_87\ : STD_LOGIC;
  signal \red4__10_n_88\ : STD_LOGIC;
  signal \red4__10_n_89\ : STD_LOGIC;
  signal \red4__10_n_90\ : STD_LOGIC;
  signal \red4__10_n_91\ : STD_LOGIC;
  signal \red4__10_n_92\ : STD_LOGIC;
  signal \red4__10_n_93\ : STD_LOGIC;
  signal \red4__10_n_94\ : STD_LOGIC;
  signal \red4__10_n_95\ : STD_LOGIC;
  signal \red4__10_n_96\ : STD_LOGIC;
  signal \red4__10_n_97\ : STD_LOGIC;
  signal \red4__10_n_98\ : STD_LOGIC;
  signal \red4__10_n_99\ : STD_LOGIC;
  signal \red4__11_i_10_n_0\ : STD_LOGIC;
  signal \red4__11_i_10_n_1\ : STD_LOGIC;
  signal \red4__11_i_10_n_2\ : STD_LOGIC;
  signal \red4__11_i_10_n_3\ : STD_LOGIC;
  signal \red4__11_i_10_n_4\ : STD_LOGIC;
  signal \red4__11_i_10_n_5\ : STD_LOGIC;
  signal \red4__11_i_10_n_6\ : STD_LOGIC;
  signal \red4__11_i_10_n_7\ : STD_LOGIC;
  signal \red4__11_i_11_n_0\ : STD_LOGIC;
  signal \red4__11_i_12_n_0\ : STD_LOGIC;
  signal \red4__11_i_13_n_0\ : STD_LOGIC;
  signal \red4__11_i_14_n_0\ : STD_LOGIC;
  signal \red4__11_i_15_n_0\ : STD_LOGIC;
  signal \red4__11_i_15_n_1\ : STD_LOGIC;
  signal \red4__11_i_15_n_2\ : STD_LOGIC;
  signal \red4__11_i_15_n_3\ : STD_LOGIC;
  signal \red4__11_i_15_n_4\ : STD_LOGIC;
  signal \red4__11_i_15_n_5\ : STD_LOGIC;
  signal \red4__11_i_15_n_6\ : STD_LOGIC;
  signal \red4__11_i_15_n_7\ : STD_LOGIC;
  signal \red4__11_i_16_n_0\ : STD_LOGIC;
  signal \red4__11_i_17_n_0\ : STD_LOGIC;
  signal \red4__11_i_18_n_0\ : STD_LOGIC;
  signal \red4__11_i_19_n_0\ : STD_LOGIC;
  signal \red4__11_i_1_n_0\ : STD_LOGIC;
  signal \red4__11_i_1_n_1\ : STD_LOGIC;
  signal \red4__11_i_1_n_2\ : STD_LOGIC;
  signal \red4__11_i_1_n_3\ : STD_LOGIC;
  signal \red4__11_i_20_n_0\ : STD_LOGIC;
  signal \red4__11_i_20_n_1\ : STD_LOGIC;
  signal \red4__11_i_20_n_2\ : STD_LOGIC;
  signal \red4__11_i_20_n_3\ : STD_LOGIC;
  signal \red4__11_i_20_n_4\ : STD_LOGIC;
  signal \red4__11_i_20_n_5\ : STD_LOGIC;
  signal \red4__11_i_20_n_6\ : STD_LOGIC;
  signal \red4__11_i_20_n_7\ : STD_LOGIC;
  signal \red4__11_i_21_n_0\ : STD_LOGIC;
  signal \red4__11_i_22_n_0\ : STD_LOGIC;
  signal \red4__11_i_23_n_0\ : STD_LOGIC;
  signal \red4__11_i_24_n_0\ : STD_LOGIC;
  signal \red4__11_i_25_n_0\ : STD_LOGIC;
  signal \red4__11_i_26_n_0\ : STD_LOGIC;
  signal \red4__11_i_27_n_0\ : STD_LOGIC;
  signal \red4__11_i_28_n_0\ : STD_LOGIC;
  signal \red4__11_i_29_n_0\ : STD_LOGIC;
  signal \red4__11_i_29_n_1\ : STD_LOGIC;
  signal \red4__11_i_29_n_2\ : STD_LOGIC;
  signal \red4__11_i_29_n_3\ : STD_LOGIC;
  signal \red4__11_i_29_n_4\ : STD_LOGIC;
  signal \red4__11_i_29_n_5\ : STD_LOGIC;
  signal \red4__11_i_29_n_6\ : STD_LOGIC;
  signal \red4__11_i_29_n_7\ : STD_LOGIC;
  signal \red4__11_i_2_n_0\ : STD_LOGIC;
  signal \red4__11_i_2_n_1\ : STD_LOGIC;
  signal \red4__11_i_2_n_2\ : STD_LOGIC;
  signal \red4__11_i_2_n_3\ : STD_LOGIC;
  signal \red4__11_i_30_n_0\ : STD_LOGIC;
  signal \red4__11_i_31_n_0\ : STD_LOGIC;
  signal \red4__11_i_32_n_0\ : STD_LOGIC;
  signal \red4__11_i_33_n_0\ : STD_LOGIC;
  signal \red4__11_i_34_n_0\ : STD_LOGIC;
  signal \red4__11_i_34_n_1\ : STD_LOGIC;
  signal \red4__11_i_34_n_2\ : STD_LOGIC;
  signal \red4__11_i_34_n_3\ : STD_LOGIC;
  signal \red4__11_i_34_n_4\ : STD_LOGIC;
  signal \red4__11_i_34_n_5\ : STD_LOGIC;
  signal \red4__11_i_34_n_6\ : STD_LOGIC;
  signal \red4__11_i_34_n_7\ : STD_LOGIC;
  signal \red4__11_i_35_n_0\ : STD_LOGIC;
  signal \red4__11_i_36_n_0\ : STD_LOGIC;
  signal \red4__11_i_37_n_0\ : STD_LOGIC;
  signal \red4__11_i_38_n_0\ : STD_LOGIC;
  signal \red4__11_i_39_n_0\ : STD_LOGIC;
  signal \red4__11_i_39_n_1\ : STD_LOGIC;
  signal \red4__11_i_39_n_2\ : STD_LOGIC;
  signal \red4__11_i_39_n_3\ : STD_LOGIC;
  signal \red4__11_i_39_n_4\ : STD_LOGIC;
  signal \red4__11_i_39_n_5\ : STD_LOGIC;
  signal \red4__11_i_39_n_6\ : STD_LOGIC;
  signal \red4__11_i_39_n_7\ : STD_LOGIC;
  signal \red4__11_i_3_n_0\ : STD_LOGIC;
  signal \red4__11_i_3_n_1\ : STD_LOGIC;
  signal \red4__11_i_3_n_2\ : STD_LOGIC;
  signal \red4__11_i_3_n_3\ : STD_LOGIC;
  signal \red4__11_i_40_n_0\ : STD_LOGIC;
  signal \red4__11_i_41_n_0\ : STD_LOGIC;
  signal \red4__11_i_42_n_0\ : STD_LOGIC;
  signal \red4__11_i_43_n_0\ : STD_LOGIC;
  signal \red4__11_i_43_n_1\ : STD_LOGIC;
  signal \red4__11_i_43_n_2\ : STD_LOGIC;
  signal \red4__11_i_43_n_3\ : STD_LOGIC;
  signal \red4__11_i_43_n_4\ : STD_LOGIC;
  signal \red4__11_i_43_n_5\ : STD_LOGIC;
  signal \red4__11_i_43_n_6\ : STD_LOGIC;
  signal \red4__11_i_43_n_7\ : STD_LOGIC;
  signal \red4__11_i_44_n_0\ : STD_LOGIC;
  signal \red4__11_i_45_n_0\ : STD_LOGIC;
  signal \red4__11_i_46_n_0\ : STD_LOGIC;
  signal \red4__11_i_47_n_0\ : STD_LOGIC;
  signal \red4__11_i_48_n_0\ : STD_LOGIC;
  signal \red4__11_i_49_n_0\ : STD_LOGIC;
  signal \red4__11_i_4_n_0\ : STD_LOGIC;
  signal \red4__11_i_4_n_1\ : STD_LOGIC;
  signal \red4__11_i_4_n_2\ : STD_LOGIC;
  signal \red4__11_i_4_n_3\ : STD_LOGIC;
  signal \red4__11_i_50_n_0\ : STD_LOGIC;
  signal \red4__11_i_51_n_0\ : STD_LOGIC;
  signal \red4__11_i_52_n_0\ : STD_LOGIC;
  signal \red4__11_i_53_n_0\ : STD_LOGIC;
  signal \red4__11_i_54_n_0\ : STD_LOGIC;
  signal \red4__11_i_55_n_0\ : STD_LOGIC;
  signal \red4__11_i_56_n_0\ : STD_LOGIC;
  signal \red4__11_i_57_n_0\ : STD_LOGIC;
  signal \red4__11_i_58_n_0\ : STD_LOGIC;
  signal \red4__11_i_5_n_0\ : STD_LOGIC;
  signal \red4__11_i_5_n_1\ : STD_LOGIC;
  signal \red4__11_i_5_n_2\ : STD_LOGIC;
  signal \red4__11_i_5_n_3\ : STD_LOGIC;
  signal \red4__11_i_5_n_4\ : STD_LOGIC;
  signal \red4__11_i_5_n_5\ : STD_LOGIC;
  signal \red4__11_i_5_n_6\ : STD_LOGIC;
  signal \red4__11_i_5_n_7\ : STD_LOGIC;
  signal \red4__11_i_6_n_0\ : STD_LOGIC;
  signal \red4__11_i_7_n_0\ : STD_LOGIC;
  signal \red4__11_i_8_n_0\ : STD_LOGIC;
  signal \red4__11_i_9_n_0\ : STD_LOGIC;
  signal \red4__11_n_100\ : STD_LOGIC;
  signal \red4__11_n_101\ : STD_LOGIC;
  signal \red4__11_n_102\ : STD_LOGIC;
  signal \red4__11_n_103\ : STD_LOGIC;
  signal \red4__11_n_104\ : STD_LOGIC;
  signal \red4__11_n_105\ : STD_LOGIC;
  signal \red4__11_n_106\ : STD_LOGIC;
  signal \red4__11_n_107\ : STD_LOGIC;
  signal \red4__11_n_108\ : STD_LOGIC;
  signal \red4__11_n_109\ : STD_LOGIC;
  signal \red4__11_n_110\ : STD_LOGIC;
  signal \red4__11_n_111\ : STD_LOGIC;
  signal \red4__11_n_112\ : STD_LOGIC;
  signal \red4__11_n_113\ : STD_LOGIC;
  signal \red4__11_n_114\ : STD_LOGIC;
  signal \red4__11_n_115\ : STD_LOGIC;
  signal \red4__11_n_116\ : STD_LOGIC;
  signal \red4__11_n_117\ : STD_LOGIC;
  signal \red4__11_n_118\ : STD_LOGIC;
  signal \red4__11_n_119\ : STD_LOGIC;
  signal \red4__11_n_120\ : STD_LOGIC;
  signal \red4__11_n_121\ : STD_LOGIC;
  signal \red4__11_n_122\ : STD_LOGIC;
  signal \red4__11_n_123\ : STD_LOGIC;
  signal \red4__11_n_124\ : STD_LOGIC;
  signal \red4__11_n_125\ : STD_LOGIC;
  signal \red4__11_n_126\ : STD_LOGIC;
  signal \red4__11_n_127\ : STD_LOGIC;
  signal \red4__11_n_128\ : STD_LOGIC;
  signal \red4__11_n_129\ : STD_LOGIC;
  signal \red4__11_n_130\ : STD_LOGIC;
  signal \red4__11_n_131\ : STD_LOGIC;
  signal \red4__11_n_132\ : STD_LOGIC;
  signal \red4__11_n_133\ : STD_LOGIC;
  signal \red4__11_n_134\ : STD_LOGIC;
  signal \red4__11_n_135\ : STD_LOGIC;
  signal \red4__11_n_136\ : STD_LOGIC;
  signal \red4__11_n_137\ : STD_LOGIC;
  signal \red4__11_n_138\ : STD_LOGIC;
  signal \red4__11_n_139\ : STD_LOGIC;
  signal \red4__11_n_140\ : STD_LOGIC;
  signal \red4__11_n_141\ : STD_LOGIC;
  signal \red4__11_n_142\ : STD_LOGIC;
  signal \red4__11_n_143\ : STD_LOGIC;
  signal \red4__11_n_144\ : STD_LOGIC;
  signal \red4__11_n_145\ : STD_LOGIC;
  signal \red4__11_n_146\ : STD_LOGIC;
  signal \red4__11_n_147\ : STD_LOGIC;
  signal \red4__11_n_148\ : STD_LOGIC;
  signal \red4__11_n_149\ : STD_LOGIC;
  signal \red4__11_n_150\ : STD_LOGIC;
  signal \red4__11_n_151\ : STD_LOGIC;
  signal \red4__11_n_152\ : STD_LOGIC;
  signal \red4__11_n_153\ : STD_LOGIC;
  signal \red4__11_n_58\ : STD_LOGIC;
  signal \red4__11_n_59\ : STD_LOGIC;
  signal \red4__11_n_60\ : STD_LOGIC;
  signal \red4__11_n_61\ : STD_LOGIC;
  signal \red4__11_n_62\ : STD_LOGIC;
  signal \red4__11_n_63\ : STD_LOGIC;
  signal \red4__11_n_64\ : STD_LOGIC;
  signal \red4__11_n_65\ : STD_LOGIC;
  signal \red4__11_n_66\ : STD_LOGIC;
  signal \red4__11_n_67\ : STD_LOGIC;
  signal \red4__11_n_68\ : STD_LOGIC;
  signal \red4__11_n_69\ : STD_LOGIC;
  signal \red4__11_n_70\ : STD_LOGIC;
  signal \red4__11_n_71\ : STD_LOGIC;
  signal \red4__11_n_72\ : STD_LOGIC;
  signal \red4__11_n_73\ : STD_LOGIC;
  signal \red4__11_n_74\ : STD_LOGIC;
  signal \red4__11_n_75\ : STD_LOGIC;
  signal \red4__11_n_76\ : STD_LOGIC;
  signal \red4__11_n_77\ : STD_LOGIC;
  signal \red4__11_n_78\ : STD_LOGIC;
  signal \red4__11_n_79\ : STD_LOGIC;
  signal \red4__11_n_80\ : STD_LOGIC;
  signal \red4__11_n_81\ : STD_LOGIC;
  signal \red4__11_n_82\ : STD_LOGIC;
  signal \red4__11_n_83\ : STD_LOGIC;
  signal \red4__11_n_84\ : STD_LOGIC;
  signal \red4__11_n_85\ : STD_LOGIC;
  signal \red4__11_n_86\ : STD_LOGIC;
  signal \red4__11_n_87\ : STD_LOGIC;
  signal \red4__11_n_88\ : STD_LOGIC;
  signal \red4__11_n_89\ : STD_LOGIC;
  signal \red4__11_n_90\ : STD_LOGIC;
  signal \red4__11_n_91\ : STD_LOGIC;
  signal \red4__11_n_92\ : STD_LOGIC;
  signal \red4__11_n_93\ : STD_LOGIC;
  signal \red4__11_n_94\ : STD_LOGIC;
  signal \red4__11_n_95\ : STD_LOGIC;
  signal \red4__11_n_96\ : STD_LOGIC;
  signal \red4__11_n_97\ : STD_LOGIC;
  signal \red4__11_n_98\ : STD_LOGIC;
  signal \red4__11_n_99\ : STD_LOGIC;
  signal \red4__12_n_100\ : STD_LOGIC;
  signal \red4__12_n_101\ : STD_LOGIC;
  signal \red4__12_n_102\ : STD_LOGIC;
  signal \red4__12_n_103\ : STD_LOGIC;
  signal \red4__12_n_104\ : STD_LOGIC;
  signal \red4__12_n_105\ : STD_LOGIC;
  signal \red4__12_n_106\ : STD_LOGIC;
  signal \red4__12_n_107\ : STD_LOGIC;
  signal \red4__12_n_108\ : STD_LOGIC;
  signal \red4__12_n_109\ : STD_LOGIC;
  signal \red4__12_n_110\ : STD_LOGIC;
  signal \red4__12_n_111\ : STD_LOGIC;
  signal \red4__12_n_112\ : STD_LOGIC;
  signal \red4__12_n_113\ : STD_LOGIC;
  signal \red4__12_n_114\ : STD_LOGIC;
  signal \red4__12_n_115\ : STD_LOGIC;
  signal \red4__12_n_116\ : STD_LOGIC;
  signal \red4__12_n_117\ : STD_LOGIC;
  signal \red4__12_n_118\ : STD_LOGIC;
  signal \red4__12_n_119\ : STD_LOGIC;
  signal \red4__12_n_120\ : STD_LOGIC;
  signal \red4__12_n_121\ : STD_LOGIC;
  signal \red4__12_n_122\ : STD_LOGIC;
  signal \red4__12_n_123\ : STD_LOGIC;
  signal \red4__12_n_124\ : STD_LOGIC;
  signal \red4__12_n_125\ : STD_LOGIC;
  signal \red4__12_n_126\ : STD_LOGIC;
  signal \red4__12_n_127\ : STD_LOGIC;
  signal \red4__12_n_128\ : STD_LOGIC;
  signal \red4__12_n_129\ : STD_LOGIC;
  signal \red4__12_n_130\ : STD_LOGIC;
  signal \red4__12_n_131\ : STD_LOGIC;
  signal \red4__12_n_132\ : STD_LOGIC;
  signal \red4__12_n_133\ : STD_LOGIC;
  signal \red4__12_n_134\ : STD_LOGIC;
  signal \red4__12_n_135\ : STD_LOGIC;
  signal \red4__12_n_136\ : STD_LOGIC;
  signal \red4__12_n_137\ : STD_LOGIC;
  signal \red4__12_n_138\ : STD_LOGIC;
  signal \red4__12_n_139\ : STD_LOGIC;
  signal \red4__12_n_140\ : STD_LOGIC;
  signal \red4__12_n_141\ : STD_LOGIC;
  signal \red4__12_n_142\ : STD_LOGIC;
  signal \red4__12_n_143\ : STD_LOGIC;
  signal \red4__12_n_144\ : STD_LOGIC;
  signal \red4__12_n_145\ : STD_LOGIC;
  signal \red4__12_n_146\ : STD_LOGIC;
  signal \red4__12_n_147\ : STD_LOGIC;
  signal \red4__12_n_148\ : STD_LOGIC;
  signal \red4__12_n_149\ : STD_LOGIC;
  signal \red4__12_n_150\ : STD_LOGIC;
  signal \red4__12_n_151\ : STD_LOGIC;
  signal \red4__12_n_152\ : STD_LOGIC;
  signal \red4__12_n_153\ : STD_LOGIC;
  signal \red4__12_n_58\ : STD_LOGIC;
  signal \red4__12_n_59\ : STD_LOGIC;
  signal \red4__12_n_60\ : STD_LOGIC;
  signal \red4__12_n_61\ : STD_LOGIC;
  signal \red4__12_n_62\ : STD_LOGIC;
  signal \red4__12_n_63\ : STD_LOGIC;
  signal \red4__12_n_64\ : STD_LOGIC;
  signal \red4__12_n_65\ : STD_LOGIC;
  signal \red4__12_n_66\ : STD_LOGIC;
  signal \red4__12_n_67\ : STD_LOGIC;
  signal \red4__12_n_68\ : STD_LOGIC;
  signal \red4__12_n_69\ : STD_LOGIC;
  signal \red4__12_n_70\ : STD_LOGIC;
  signal \red4__12_n_71\ : STD_LOGIC;
  signal \red4__12_n_72\ : STD_LOGIC;
  signal \red4__12_n_73\ : STD_LOGIC;
  signal \red4__12_n_74\ : STD_LOGIC;
  signal \red4__12_n_75\ : STD_LOGIC;
  signal \red4__12_n_76\ : STD_LOGIC;
  signal \red4__12_n_77\ : STD_LOGIC;
  signal \red4__12_n_78\ : STD_LOGIC;
  signal \red4__12_n_79\ : STD_LOGIC;
  signal \red4__12_n_80\ : STD_LOGIC;
  signal \red4__12_n_81\ : STD_LOGIC;
  signal \red4__12_n_82\ : STD_LOGIC;
  signal \red4__12_n_83\ : STD_LOGIC;
  signal \red4__12_n_84\ : STD_LOGIC;
  signal \red4__12_n_85\ : STD_LOGIC;
  signal \red4__12_n_86\ : STD_LOGIC;
  signal \red4__12_n_87\ : STD_LOGIC;
  signal \red4__12_n_88\ : STD_LOGIC;
  signal \red4__12_n_89\ : STD_LOGIC;
  signal \red4__12_n_90\ : STD_LOGIC;
  signal \red4__12_n_91\ : STD_LOGIC;
  signal \red4__12_n_92\ : STD_LOGIC;
  signal \red4__12_n_93\ : STD_LOGIC;
  signal \red4__12_n_94\ : STD_LOGIC;
  signal \red4__12_n_95\ : STD_LOGIC;
  signal \red4__12_n_96\ : STD_LOGIC;
  signal \red4__12_n_97\ : STD_LOGIC;
  signal \red4__12_n_98\ : STD_LOGIC;
  signal \red4__12_n_99\ : STD_LOGIC;
  signal \red4__13_i_10_n_0\ : STD_LOGIC;
  signal \red4__13_i_11_n_0\ : STD_LOGIC;
  signal \red4__13_i_12_n_0\ : STD_LOGIC;
  signal \red4__13_i_13_n_0\ : STD_LOGIC;
  signal \red4__13_i_14_n_0\ : STD_LOGIC;
  signal \red4__13_i_15_n_0\ : STD_LOGIC;
  signal \red4__13_i_16_n_0\ : STD_LOGIC;
  signal \red4__13_i_17_n_0\ : STD_LOGIC;
  signal \red4__13_i_18_n_0\ : STD_LOGIC;
  signal \red4__13_i_19_n_0\ : STD_LOGIC;
  signal \red4__13_i_1_n_0\ : STD_LOGIC;
  signal \red4__13_i_1_n_1\ : STD_LOGIC;
  signal \red4__13_i_1_n_2\ : STD_LOGIC;
  signal \red4__13_i_1_n_3\ : STD_LOGIC;
  signal \red4__13_i_20_n_0\ : STD_LOGIC;
  signal \red4__13_i_2_n_0\ : STD_LOGIC;
  signal \red4__13_i_2_n_1\ : STD_LOGIC;
  signal \red4__13_i_2_n_2\ : STD_LOGIC;
  signal \red4__13_i_2_n_3\ : STD_LOGIC;
  signal \red4__13_i_3_n_0\ : STD_LOGIC;
  signal \red4__13_i_3_n_1\ : STD_LOGIC;
  signal \red4__13_i_3_n_2\ : STD_LOGIC;
  signal \red4__13_i_3_n_3\ : STD_LOGIC;
  signal \red4__13_i_4_n_0\ : STD_LOGIC;
  signal \red4__13_i_4_n_1\ : STD_LOGIC;
  signal \red4__13_i_4_n_2\ : STD_LOGIC;
  signal \red4__13_i_4_n_3\ : STD_LOGIC;
  signal \red4__13_i_5_n_0\ : STD_LOGIC;
  signal \red4__13_i_6_n_0\ : STD_LOGIC;
  signal \red4__13_i_7_n_0\ : STD_LOGIC;
  signal \red4__13_i_8_n_0\ : STD_LOGIC;
  signal \red4__13_i_9_n_0\ : STD_LOGIC;
  signal \red4__13_n_100\ : STD_LOGIC;
  signal \red4__13_n_101\ : STD_LOGIC;
  signal \red4__13_n_102\ : STD_LOGIC;
  signal \red4__13_n_103\ : STD_LOGIC;
  signal \red4__13_n_104\ : STD_LOGIC;
  signal \red4__13_n_105\ : STD_LOGIC;
  signal \red4__13_n_106\ : STD_LOGIC;
  signal \red4__13_n_107\ : STD_LOGIC;
  signal \red4__13_n_108\ : STD_LOGIC;
  signal \red4__13_n_109\ : STD_LOGIC;
  signal \red4__13_n_110\ : STD_LOGIC;
  signal \red4__13_n_111\ : STD_LOGIC;
  signal \red4__13_n_112\ : STD_LOGIC;
  signal \red4__13_n_113\ : STD_LOGIC;
  signal \red4__13_n_114\ : STD_LOGIC;
  signal \red4__13_n_115\ : STD_LOGIC;
  signal \red4__13_n_116\ : STD_LOGIC;
  signal \red4__13_n_117\ : STD_LOGIC;
  signal \red4__13_n_118\ : STD_LOGIC;
  signal \red4__13_n_119\ : STD_LOGIC;
  signal \red4__13_n_120\ : STD_LOGIC;
  signal \red4__13_n_121\ : STD_LOGIC;
  signal \red4__13_n_122\ : STD_LOGIC;
  signal \red4__13_n_123\ : STD_LOGIC;
  signal \red4__13_n_124\ : STD_LOGIC;
  signal \red4__13_n_125\ : STD_LOGIC;
  signal \red4__13_n_126\ : STD_LOGIC;
  signal \red4__13_n_127\ : STD_LOGIC;
  signal \red4__13_n_128\ : STD_LOGIC;
  signal \red4__13_n_129\ : STD_LOGIC;
  signal \red4__13_n_130\ : STD_LOGIC;
  signal \red4__13_n_131\ : STD_LOGIC;
  signal \red4__13_n_132\ : STD_LOGIC;
  signal \red4__13_n_133\ : STD_LOGIC;
  signal \red4__13_n_134\ : STD_LOGIC;
  signal \red4__13_n_135\ : STD_LOGIC;
  signal \red4__13_n_136\ : STD_LOGIC;
  signal \red4__13_n_137\ : STD_LOGIC;
  signal \red4__13_n_138\ : STD_LOGIC;
  signal \red4__13_n_139\ : STD_LOGIC;
  signal \red4__13_n_140\ : STD_LOGIC;
  signal \red4__13_n_141\ : STD_LOGIC;
  signal \red4__13_n_142\ : STD_LOGIC;
  signal \red4__13_n_143\ : STD_LOGIC;
  signal \red4__13_n_144\ : STD_LOGIC;
  signal \red4__13_n_145\ : STD_LOGIC;
  signal \red4__13_n_146\ : STD_LOGIC;
  signal \red4__13_n_147\ : STD_LOGIC;
  signal \red4__13_n_148\ : STD_LOGIC;
  signal \red4__13_n_149\ : STD_LOGIC;
  signal \red4__13_n_150\ : STD_LOGIC;
  signal \red4__13_n_151\ : STD_LOGIC;
  signal \red4__13_n_152\ : STD_LOGIC;
  signal \red4__13_n_153\ : STD_LOGIC;
  signal \red4__13_n_93\ : STD_LOGIC;
  signal \red4__13_n_94\ : STD_LOGIC;
  signal \red4__13_n_95\ : STD_LOGIC;
  signal \red4__13_n_96\ : STD_LOGIC;
  signal \red4__13_n_97\ : STD_LOGIC;
  signal \red4__13_n_98\ : STD_LOGIC;
  signal \red4__13_n_99\ : STD_LOGIC;
  signal \red4__14_n_100\ : STD_LOGIC;
  signal \red4__14_n_101\ : STD_LOGIC;
  signal \red4__14_n_102\ : STD_LOGIC;
  signal \red4__14_n_103\ : STD_LOGIC;
  signal \red4__14_n_104\ : STD_LOGIC;
  signal \red4__14_n_105\ : STD_LOGIC;
  signal \red4__14_n_93\ : STD_LOGIC;
  signal \red4__14_n_94\ : STD_LOGIC;
  signal \red4__14_n_95\ : STD_LOGIC;
  signal \red4__14_n_96\ : STD_LOGIC;
  signal \red4__14_n_97\ : STD_LOGIC;
  signal \red4__14_n_98\ : STD_LOGIC;
  signal \red4__14_n_99\ : STD_LOGIC;
  signal \red4__15_n_100\ : STD_LOGIC;
  signal \red4__15_n_101\ : STD_LOGIC;
  signal \red4__15_n_102\ : STD_LOGIC;
  signal \red4__15_n_103\ : STD_LOGIC;
  signal \red4__15_n_104\ : STD_LOGIC;
  signal \red4__15_n_105\ : STD_LOGIC;
  signal \red4__15_n_106\ : STD_LOGIC;
  signal \red4__15_n_107\ : STD_LOGIC;
  signal \red4__15_n_108\ : STD_LOGIC;
  signal \red4__15_n_109\ : STD_LOGIC;
  signal \red4__15_n_110\ : STD_LOGIC;
  signal \red4__15_n_111\ : STD_LOGIC;
  signal \red4__15_n_112\ : STD_LOGIC;
  signal \red4__15_n_113\ : STD_LOGIC;
  signal \red4__15_n_114\ : STD_LOGIC;
  signal \red4__15_n_115\ : STD_LOGIC;
  signal \red4__15_n_116\ : STD_LOGIC;
  signal \red4__15_n_117\ : STD_LOGIC;
  signal \red4__15_n_118\ : STD_LOGIC;
  signal \red4__15_n_119\ : STD_LOGIC;
  signal \red4__15_n_120\ : STD_LOGIC;
  signal \red4__15_n_121\ : STD_LOGIC;
  signal \red4__15_n_122\ : STD_LOGIC;
  signal \red4__15_n_123\ : STD_LOGIC;
  signal \red4__15_n_124\ : STD_LOGIC;
  signal \red4__15_n_125\ : STD_LOGIC;
  signal \red4__15_n_126\ : STD_LOGIC;
  signal \red4__15_n_127\ : STD_LOGIC;
  signal \red4__15_n_128\ : STD_LOGIC;
  signal \red4__15_n_129\ : STD_LOGIC;
  signal \red4__15_n_130\ : STD_LOGIC;
  signal \red4__15_n_131\ : STD_LOGIC;
  signal \red4__15_n_132\ : STD_LOGIC;
  signal \red4__15_n_133\ : STD_LOGIC;
  signal \red4__15_n_134\ : STD_LOGIC;
  signal \red4__15_n_135\ : STD_LOGIC;
  signal \red4__15_n_136\ : STD_LOGIC;
  signal \red4__15_n_137\ : STD_LOGIC;
  signal \red4__15_n_138\ : STD_LOGIC;
  signal \red4__15_n_139\ : STD_LOGIC;
  signal \red4__15_n_140\ : STD_LOGIC;
  signal \red4__15_n_141\ : STD_LOGIC;
  signal \red4__15_n_142\ : STD_LOGIC;
  signal \red4__15_n_143\ : STD_LOGIC;
  signal \red4__15_n_144\ : STD_LOGIC;
  signal \red4__15_n_145\ : STD_LOGIC;
  signal \red4__15_n_146\ : STD_LOGIC;
  signal \red4__15_n_147\ : STD_LOGIC;
  signal \red4__15_n_148\ : STD_LOGIC;
  signal \red4__15_n_149\ : STD_LOGIC;
  signal \red4__15_n_150\ : STD_LOGIC;
  signal \red4__15_n_151\ : STD_LOGIC;
  signal \red4__15_n_152\ : STD_LOGIC;
  signal \red4__15_n_153\ : STD_LOGIC;
  signal \red4__15_n_58\ : STD_LOGIC;
  signal \red4__15_n_59\ : STD_LOGIC;
  signal \red4__15_n_60\ : STD_LOGIC;
  signal \red4__15_n_61\ : STD_LOGIC;
  signal \red4__15_n_62\ : STD_LOGIC;
  signal \red4__15_n_63\ : STD_LOGIC;
  signal \red4__15_n_64\ : STD_LOGIC;
  signal \red4__15_n_65\ : STD_LOGIC;
  signal \red4__15_n_66\ : STD_LOGIC;
  signal \red4__15_n_67\ : STD_LOGIC;
  signal \red4__15_n_68\ : STD_LOGIC;
  signal \red4__15_n_69\ : STD_LOGIC;
  signal \red4__15_n_70\ : STD_LOGIC;
  signal \red4__15_n_71\ : STD_LOGIC;
  signal \red4__15_n_72\ : STD_LOGIC;
  signal \red4__15_n_73\ : STD_LOGIC;
  signal \red4__15_n_74\ : STD_LOGIC;
  signal \red4__15_n_75\ : STD_LOGIC;
  signal \red4__15_n_76\ : STD_LOGIC;
  signal \red4__15_n_77\ : STD_LOGIC;
  signal \red4__15_n_78\ : STD_LOGIC;
  signal \red4__15_n_79\ : STD_LOGIC;
  signal \red4__15_n_80\ : STD_LOGIC;
  signal \red4__15_n_81\ : STD_LOGIC;
  signal \red4__15_n_82\ : STD_LOGIC;
  signal \red4__15_n_83\ : STD_LOGIC;
  signal \red4__15_n_84\ : STD_LOGIC;
  signal \red4__15_n_85\ : STD_LOGIC;
  signal \red4__15_n_86\ : STD_LOGIC;
  signal \red4__15_n_87\ : STD_LOGIC;
  signal \red4__15_n_88\ : STD_LOGIC;
  signal \red4__15_n_89\ : STD_LOGIC;
  signal \red4__15_n_90\ : STD_LOGIC;
  signal \red4__15_n_91\ : STD_LOGIC;
  signal \red4__15_n_92\ : STD_LOGIC;
  signal \red4__15_n_93\ : STD_LOGIC;
  signal \red4__15_n_94\ : STD_LOGIC;
  signal \red4__15_n_95\ : STD_LOGIC;
  signal \red4__15_n_96\ : STD_LOGIC;
  signal \red4__15_n_97\ : STD_LOGIC;
  signal \red4__15_n_98\ : STD_LOGIC;
  signal \red4__15_n_99\ : STD_LOGIC;
  signal \red4__16_n_100\ : STD_LOGIC;
  signal \red4__16_n_101\ : STD_LOGIC;
  signal \red4__16_n_102\ : STD_LOGIC;
  signal \red4__16_n_103\ : STD_LOGIC;
  signal \red4__16_n_104\ : STD_LOGIC;
  signal \red4__16_n_105\ : STD_LOGIC;
  signal \red4__16_n_106\ : STD_LOGIC;
  signal \red4__16_n_107\ : STD_LOGIC;
  signal \red4__16_n_108\ : STD_LOGIC;
  signal \red4__16_n_109\ : STD_LOGIC;
  signal \red4__16_n_110\ : STD_LOGIC;
  signal \red4__16_n_111\ : STD_LOGIC;
  signal \red4__16_n_112\ : STD_LOGIC;
  signal \red4__16_n_113\ : STD_LOGIC;
  signal \red4__16_n_114\ : STD_LOGIC;
  signal \red4__16_n_115\ : STD_LOGIC;
  signal \red4__16_n_116\ : STD_LOGIC;
  signal \red4__16_n_117\ : STD_LOGIC;
  signal \red4__16_n_118\ : STD_LOGIC;
  signal \red4__16_n_119\ : STD_LOGIC;
  signal \red4__16_n_120\ : STD_LOGIC;
  signal \red4__16_n_121\ : STD_LOGIC;
  signal \red4__16_n_122\ : STD_LOGIC;
  signal \red4__16_n_123\ : STD_LOGIC;
  signal \red4__16_n_124\ : STD_LOGIC;
  signal \red4__16_n_125\ : STD_LOGIC;
  signal \red4__16_n_126\ : STD_LOGIC;
  signal \red4__16_n_127\ : STD_LOGIC;
  signal \red4__16_n_128\ : STD_LOGIC;
  signal \red4__16_n_129\ : STD_LOGIC;
  signal \red4__16_n_130\ : STD_LOGIC;
  signal \red4__16_n_131\ : STD_LOGIC;
  signal \red4__16_n_132\ : STD_LOGIC;
  signal \red4__16_n_133\ : STD_LOGIC;
  signal \red4__16_n_134\ : STD_LOGIC;
  signal \red4__16_n_135\ : STD_LOGIC;
  signal \red4__16_n_136\ : STD_LOGIC;
  signal \red4__16_n_137\ : STD_LOGIC;
  signal \red4__16_n_138\ : STD_LOGIC;
  signal \red4__16_n_139\ : STD_LOGIC;
  signal \red4__16_n_140\ : STD_LOGIC;
  signal \red4__16_n_141\ : STD_LOGIC;
  signal \red4__16_n_142\ : STD_LOGIC;
  signal \red4__16_n_143\ : STD_LOGIC;
  signal \red4__16_n_144\ : STD_LOGIC;
  signal \red4__16_n_145\ : STD_LOGIC;
  signal \red4__16_n_146\ : STD_LOGIC;
  signal \red4__16_n_147\ : STD_LOGIC;
  signal \red4__16_n_148\ : STD_LOGIC;
  signal \red4__16_n_149\ : STD_LOGIC;
  signal \red4__16_n_150\ : STD_LOGIC;
  signal \red4__16_n_151\ : STD_LOGIC;
  signal \red4__16_n_152\ : STD_LOGIC;
  signal \red4__16_n_153\ : STD_LOGIC;
  signal \red4__16_n_58\ : STD_LOGIC;
  signal \red4__16_n_59\ : STD_LOGIC;
  signal \red4__16_n_60\ : STD_LOGIC;
  signal \red4__16_n_61\ : STD_LOGIC;
  signal \red4__16_n_62\ : STD_LOGIC;
  signal \red4__16_n_63\ : STD_LOGIC;
  signal \red4__16_n_64\ : STD_LOGIC;
  signal \red4__16_n_65\ : STD_LOGIC;
  signal \red4__16_n_66\ : STD_LOGIC;
  signal \red4__16_n_67\ : STD_LOGIC;
  signal \red4__16_n_68\ : STD_LOGIC;
  signal \red4__16_n_69\ : STD_LOGIC;
  signal \red4__16_n_70\ : STD_LOGIC;
  signal \red4__16_n_71\ : STD_LOGIC;
  signal \red4__16_n_72\ : STD_LOGIC;
  signal \red4__16_n_73\ : STD_LOGIC;
  signal \red4__16_n_74\ : STD_LOGIC;
  signal \red4__16_n_75\ : STD_LOGIC;
  signal \red4__16_n_76\ : STD_LOGIC;
  signal \red4__16_n_77\ : STD_LOGIC;
  signal \red4__16_n_78\ : STD_LOGIC;
  signal \red4__16_n_79\ : STD_LOGIC;
  signal \red4__16_n_80\ : STD_LOGIC;
  signal \red4__16_n_81\ : STD_LOGIC;
  signal \red4__16_n_82\ : STD_LOGIC;
  signal \red4__16_n_83\ : STD_LOGIC;
  signal \red4__16_n_84\ : STD_LOGIC;
  signal \red4__16_n_85\ : STD_LOGIC;
  signal \red4__16_n_86\ : STD_LOGIC;
  signal \red4__16_n_87\ : STD_LOGIC;
  signal \red4__16_n_88\ : STD_LOGIC;
  signal \red4__16_n_89\ : STD_LOGIC;
  signal \red4__16_n_90\ : STD_LOGIC;
  signal \red4__16_n_91\ : STD_LOGIC;
  signal \red4__16_n_92\ : STD_LOGIC;
  signal \red4__16_n_93\ : STD_LOGIC;
  signal \red4__16_n_94\ : STD_LOGIC;
  signal \red4__16_n_95\ : STD_LOGIC;
  signal \red4__16_n_96\ : STD_LOGIC;
  signal \red4__16_n_97\ : STD_LOGIC;
  signal \red4__16_n_98\ : STD_LOGIC;
  signal \red4__16_n_99\ : STD_LOGIC;
  signal \red4__17_n_100\ : STD_LOGIC;
  signal \red4__17_n_101\ : STD_LOGIC;
  signal \red4__17_n_102\ : STD_LOGIC;
  signal \red4__17_n_103\ : STD_LOGIC;
  signal \red4__17_n_104\ : STD_LOGIC;
  signal \red4__17_n_105\ : STD_LOGIC;
  signal \red4__17_n_106\ : STD_LOGIC;
  signal \red4__17_n_107\ : STD_LOGIC;
  signal \red4__17_n_108\ : STD_LOGIC;
  signal \red4__17_n_109\ : STD_LOGIC;
  signal \red4__17_n_110\ : STD_LOGIC;
  signal \red4__17_n_111\ : STD_LOGIC;
  signal \red4__17_n_112\ : STD_LOGIC;
  signal \red4__17_n_113\ : STD_LOGIC;
  signal \red4__17_n_114\ : STD_LOGIC;
  signal \red4__17_n_115\ : STD_LOGIC;
  signal \red4__17_n_116\ : STD_LOGIC;
  signal \red4__17_n_117\ : STD_LOGIC;
  signal \red4__17_n_118\ : STD_LOGIC;
  signal \red4__17_n_119\ : STD_LOGIC;
  signal \red4__17_n_120\ : STD_LOGIC;
  signal \red4__17_n_121\ : STD_LOGIC;
  signal \red4__17_n_122\ : STD_LOGIC;
  signal \red4__17_n_123\ : STD_LOGIC;
  signal \red4__17_n_124\ : STD_LOGIC;
  signal \red4__17_n_125\ : STD_LOGIC;
  signal \red4__17_n_126\ : STD_LOGIC;
  signal \red4__17_n_127\ : STD_LOGIC;
  signal \red4__17_n_128\ : STD_LOGIC;
  signal \red4__17_n_129\ : STD_LOGIC;
  signal \red4__17_n_130\ : STD_LOGIC;
  signal \red4__17_n_131\ : STD_LOGIC;
  signal \red4__17_n_132\ : STD_LOGIC;
  signal \red4__17_n_133\ : STD_LOGIC;
  signal \red4__17_n_134\ : STD_LOGIC;
  signal \red4__17_n_135\ : STD_LOGIC;
  signal \red4__17_n_136\ : STD_LOGIC;
  signal \red4__17_n_137\ : STD_LOGIC;
  signal \red4__17_n_138\ : STD_LOGIC;
  signal \red4__17_n_139\ : STD_LOGIC;
  signal \red4__17_n_140\ : STD_LOGIC;
  signal \red4__17_n_141\ : STD_LOGIC;
  signal \red4__17_n_142\ : STD_LOGIC;
  signal \red4__17_n_143\ : STD_LOGIC;
  signal \red4__17_n_144\ : STD_LOGIC;
  signal \red4__17_n_145\ : STD_LOGIC;
  signal \red4__17_n_146\ : STD_LOGIC;
  signal \red4__17_n_147\ : STD_LOGIC;
  signal \red4__17_n_148\ : STD_LOGIC;
  signal \red4__17_n_149\ : STD_LOGIC;
  signal \red4__17_n_150\ : STD_LOGIC;
  signal \red4__17_n_151\ : STD_LOGIC;
  signal \red4__17_n_152\ : STD_LOGIC;
  signal \red4__17_n_153\ : STD_LOGIC;
  signal \red4__17_n_58\ : STD_LOGIC;
  signal \red4__17_n_59\ : STD_LOGIC;
  signal \red4__17_n_60\ : STD_LOGIC;
  signal \red4__17_n_61\ : STD_LOGIC;
  signal \red4__17_n_62\ : STD_LOGIC;
  signal \red4__17_n_63\ : STD_LOGIC;
  signal \red4__17_n_64\ : STD_LOGIC;
  signal \red4__17_n_65\ : STD_LOGIC;
  signal \red4__17_n_66\ : STD_LOGIC;
  signal \red4__17_n_67\ : STD_LOGIC;
  signal \red4__17_n_68\ : STD_LOGIC;
  signal \red4__17_n_69\ : STD_LOGIC;
  signal \red4__17_n_70\ : STD_LOGIC;
  signal \red4__17_n_71\ : STD_LOGIC;
  signal \red4__17_n_72\ : STD_LOGIC;
  signal \red4__17_n_73\ : STD_LOGIC;
  signal \red4__17_n_74\ : STD_LOGIC;
  signal \red4__17_n_75\ : STD_LOGIC;
  signal \red4__17_n_76\ : STD_LOGIC;
  signal \red4__17_n_77\ : STD_LOGIC;
  signal \red4__17_n_78\ : STD_LOGIC;
  signal \red4__17_n_79\ : STD_LOGIC;
  signal \red4__17_n_80\ : STD_LOGIC;
  signal \red4__17_n_81\ : STD_LOGIC;
  signal \red4__17_n_82\ : STD_LOGIC;
  signal \red4__17_n_83\ : STD_LOGIC;
  signal \red4__17_n_84\ : STD_LOGIC;
  signal \red4__17_n_85\ : STD_LOGIC;
  signal \red4__17_n_86\ : STD_LOGIC;
  signal \red4__17_n_87\ : STD_LOGIC;
  signal \red4__17_n_88\ : STD_LOGIC;
  signal \red4__17_n_89\ : STD_LOGIC;
  signal \red4__17_n_90\ : STD_LOGIC;
  signal \red4__17_n_91\ : STD_LOGIC;
  signal \red4__17_n_92\ : STD_LOGIC;
  signal \red4__17_n_93\ : STD_LOGIC;
  signal \red4__17_n_94\ : STD_LOGIC;
  signal \red4__17_n_95\ : STD_LOGIC;
  signal \red4__17_n_96\ : STD_LOGIC;
  signal \red4__17_n_97\ : STD_LOGIC;
  signal \red4__17_n_98\ : STD_LOGIC;
  signal \red4__17_n_99\ : STD_LOGIC;
  signal \^red4__18_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \red4__18_n_100\ : STD_LOGIC;
  signal \red4__18_n_101\ : STD_LOGIC;
  signal \red4__18_n_102\ : STD_LOGIC;
  signal \red4__18_n_103\ : STD_LOGIC;
  signal \red4__18_n_104\ : STD_LOGIC;
  signal \red4__18_n_105\ : STD_LOGIC;
  signal \red4__18_n_76\ : STD_LOGIC;
  signal \red4__18_n_77\ : STD_LOGIC;
  signal \red4__18_n_78\ : STD_LOGIC;
  signal \red4__18_n_79\ : STD_LOGIC;
  signal \red4__18_n_80\ : STD_LOGIC;
  signal \red4__18_n_81\ : STD_LOGIC;
  signal \red4__18_n_82\ : STD_LOGIC;
  signal \red4__18_n_83\ : STD_LOGIC;
  signal \red4__18_n_84\ : STD_LOGIC;
  signal \red4__18_n_85\ : STD_LOGIC;
  signal \red4__18_n_86\ : STD_LOGIC;
  signal \red4__18_n_87\ : STD_LOGIC;
  signal \red4__18_n_88\ : STD_LOGIC;
  signal \red4__18_n_89\ : STD_LOGIC;
  signal \red4__18_n_90\ : STD_LOGIC;
  signal \red4__18_n_91\ : STD_LOGIC;
  signal \red4__18_n_92\ : STD_LOGIC;
  signal \red4__18_n_93\ : STD_LOGIC;
  signal \red4__18_n_94\ : STD_LOGIC;
  signal \red4__18_n_95\ : STD_LOGIC;
  signal \red4__18_n_96\ : STD_LOGIC;
  signal \red4__18_n_97\ : STD_LOGIC;
  signal \red4__18_n_98\ : STD_LOGIC;
  signal \red4__18_n_99\ : STD_LOGIC;
  signal \^red4__19\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \red4__1_i_10_n_0\ : STD_LOGIC;
  signal \red4__1_i_10_n_1\ : STD_LOGIC;
  signal \red4__1_i_10_n_2\ : STD_LOGIC;
  signal \red4__1_i_10_n_3\ : STD_LOGIC;
  signal \red4__1_i_10_n_4\ : STD_LOGIC;
  signal \red4__1_i_10_n_5\ : STD_LOGIC;
  signal \red4__1_i_10_n_6\ : STD_LOGIC;
  signal \red4__1_i_10_n_7\ : STD_LOGIC;
  signal \red4__1_i_11_n_0\ : STD_LOGIC;
  signal \red4__1_i_12_n_0\ : STD_LOGIC;
  signal \red4__1_i_13_n_0\ : STD_LOGIC;
  signal \red4__1_i_14_n_0\ : STD_LOGIC;
  signal \red4__1_i_15_n_0\ : STD_LOGIC;
  signal \red4__1_i_15_n_1\ : STD_LOGIC;
  signal \red4__1_i_15_n_2\ : STD_LOGIC;
  signal \red4__1_i_15_n_3\ : STD_LOGIC;
  signal \red4__1_i_15_n_4\ : STD_LOGIC;
  signal \red4__1_i_15_n_5\ : STD_LOGIC;
  signal \red4__1_i_15_n_6\ : STD_LOGIC;
  signal \red4__1_i_15_n_7\ : STD_LOGIC;
  signal \red4__1_i_16_n_0\ : STD_LOGIC;
  signal \red4__1_i_17_n_0\ : STD_LOGIC;
  signal \red4__1_i_18_n_0\ : STD_LOGIC;
  signal \red4__1_i_19_n_0\ : STD_LOGIC;
  signal \red4__1_i_1_n_0\ : STD_LOGIC;
  signal \red4__1_i_1_n_1\ : STD_LOGIC;
  signal \red4__1_i_1_n_2\ : STD_LOGIC;
  signal \red4__1_i_1_n_3\ : STD_LOGIC;
  signal \red4__1_i_1_n_4\ : STD_LOGIC;
  signal \red4__1_i_1_n_5\ : STD_LOGIC;
  signal \red4__1_i_1_n_6\ : STD_LOGIC;
  signal \red4__1_i_1_n_7\ : STD_LOGIC;
  signal \red4__1_i_20_n_0\ : STD_LOGIC;
  signal \red4__1_i_20_n_1\ : STD_LOGIC;
  signal \red4__1_i_20_n_2\ : STD_LOGIC;
  signal \red4__1_i_20_n_3\ : STD_LOGIC;
  signal \red4__1_i_20_n_4\ : STD_LOGIC;
  signal \red4__1_i_20_n_5\ : STD_LOGIC;
  signal \red4__1_i_20_n_6\ : STD_LOGIC;
  signal \red4__1_i_20_n_7\ : STD_LOGIC;
  signal \red4__1_i_21_n_0\ : STD_LOGIC;
  signal \red4__1_i_22_n_0\ : STD_LOGIC;
  signal \red4__1_i_23_n_0\ : STD_LOGIC;
  signal \red4__1_i_24_n_0\ : STD_LOGIC;
  signal \red4__1_i_25_n_0\ : STD_LOGIC;
  signal \red4__1_i_26_n_0\ : STD_LOGIC;
  signal \red4__1_i_27_n_0\ : STD_LOGIC;
  signal \red4__1_i_28_n_0\ : STD_LOGIC;
  signal \red4__1_i_29_n_0\ : STD_LOGIC;
  signal \red4__1_i_29_n_1\ : STD_LOGIC;
  signal \red4__1_i_29_n_2\ : STD_LOGIC;
  signal \red4__1_i_29_n_3\ : STD_LOGIC;
  signal \red4__1_i_29_n_4\ : STD_LOGIC;
  signal \red4__1_i_29_n_5\ : STD_LOGIC;
  signal \red4__1_i_29_n_6\ : STD_LOGIC;
  signal \red4__1_i_29_n_7\ : STD_LOGIC;
  signal \red4__1_i_2_n_0\ : STD_LOGIC;
  signal \red4__1_i_2_n_1\ : STD_LOGIC;
  signal \red4__1_i_2_n_2\ : STD_LOGIC;
  signal \red4__1_i_2_n_3\ : STD_LOGIC;
  signal \red4__1_i_2_n_4\ : STD_LOGIC;
  signal \red4__1_i_2_n_5\ : STD_LOGIC;
  signal \red4__1_i_2_n_6\ : STD_LOGIC;
  signal \red4__1_i_2_n_7\ : STD_LOGIC;
  signal \red4__1_i_30_n_0\ : STD_LOGIC;
  signal \red4__1_i_31_n_0\ : STD_LOGIC;
  signal \red4__1_i_32_n_0\ : STD_LOGIC;
  signal \red4__1_i_33_n_0\ : STD_LOGIC;
  signal \red4__1_i_34_n_0\ : STD_LOGIC;
  signal \red4__1_i_34_n_1\ : STD_LOGIC;
  signal \red4__1_i_34_n_2\ : STD_LOGIC;
  signal \red4__1_i_34_n_3\ : STD_LOGIC;
  signal \red4__1_i_34_n_4\ : STD_LOGIC;
  signal \red4__1_i_34_n_5\ : STD_LOGIC;
  signal \red4__1_i_34_n_6\ : STD_LOGIC;
  signal \red4__1_i_34_n_7\ : STD_LOGIC;
  signal \red4__1_i_35_n_0\ : STD_LOGIC;
  signal \red4__1_i_36_n_0\ : STD_LOGIC;
  signal \red4__1_i_37_n_0\ : STD_LOGIC;
  signal \red4__1_i_38_n_0\ : STD_LOGIC;
  signal \red4__1_i_39_n_0\ : STD_LOGIC;
  signal \red4__1_i_39_n_1\ : STD_LOGIC;
  signal \red4__1_i_39_n_2\ : STD_LOGIC;
  signal \red4__1_i_39_n_3\ : STD_LOGIC;
  signal \red4__1_i_39_n_4\ : STD_LOGIC;
  signal \red4__1_i_39_n_5\ : STD_LOGIC;
  signal \red4__1_i_39_n_6\ : STD_LOGIC;
  signal \red4__1_i_39_n_7\ : STD_LOGIC;
  signal \red4__1_i_3_n_0\ : STD_LOGIC;
  signal \red4__1_i_3_n_1\ : STD_LOGIC;
  signal \red4__1_i_3_n_2\ : STD_LOGIC;
  signal \red4__1_i_3_n_3\ : STD_LOGIC;
  signal \red4__1_i_3_n_4\ : STD_LOGIC;
  signal \red4__1_i_3_n_5\ : STD_LOGIC;
  signal \red4__1_i_3_n_6\ : STD_LOGIC;
  signal \red4__1_i_3_n_7\ : STD_LOGIC;
  signal \red4__1_i_40_n_0\ : STD_LOGIC;
  signal \red4__1_i_41_n_0\ : STD_LOGIC;
  signal \red4__1_i_42_n_0\ : STD_LOGIC;
  signal \red4__1_i_43_n_0\ : STD_LOGIC;
  signal \red4__1_i_43_n_1\ : STD_LOGIC;
  signal \red4__1_i_43_n_2\ : STD_LOGIC;
  signal \red4__1_i_43_n_3\ : STD_LOGIC;
  signal \red4__1_i_43_n_4\ : STD_LOGIC;
  signal \red4__1_i_43_n_5\ : STD_LOGIC;
  signal \red4__1_i_43_n_6\ : STD_LOGIC;
  signal \red4__1_i_43_n_7\ : STD_LOGIC;
  signal \red4__1_i_44_n_0\ : STD_LOGIC;
  signal \red4__1_i_45_n_0\ : STD_LOGIC;
  signal \red4__1_i_46_n_0\ : STD_LOGIC;
  signal \red4__1_i_47_n_0\ : STD_LOGIC;
  signal \red4__1_i_48_n_0\ : STD_LOGIC;
  signal \red4__1_i_49_n_0\ : STD_LOGIC;
  signal \red4__1_i_4_n_0\ : STD_LOGIC;
  signal \red4__1_i_4_n_1\ : STD_LOGIC;
  signal \red4__1_i_4_n_2\ : STD_LOGIC;
  signal \red4__1_i_4_n_3\ : STD_LOGIC;
  signal \red4__1_i_4_n_4\ : STD_LOGIC;
  signal \red4__1_i_4_n_5\ : STD_LOGIC;
  signal \red4__1_i_4_n_6\ : STD_LOGIC;
  signal \red4__1_i_4_n_7\ : STD_LOGIC;
  signal \red4__1_i_50_n_0\ : STD_LOGIC;
  signal \red4__1_i_51_n_0\ : STD_LOGIC;
  signal \red4__1_i_52_n_0\ : STD_LOGIC;
  signal \red4__1_i_53_n_0\ : STD_LOGIC;
  signal \red4__1_i_54_n_0\ : STD_LOGIC;
  signal \red4__1_i_55_n_0\ : STD_LOGIC;
  signal \red4__1_i_56_n_0\ : STD_LOGIC;
  signal \red4__1_i_57_n_0\ : STD_LOGIC;
  signal \red4__1_i_58_n_0\ : STD_LOGIC;
  signal \red4__1_i_5_n_0\ : STD_LOGIC;
  signal \red4__1_i_5_n_1\ : STD_LOGIC;
  signal \red4__1_i_5_n_2\ : STD_LOGIC;
  signal \red4__1_i_5_n_3\ : STD_LOGIC;
  signal \red4__1_i_5_n_4\ : STD_LOGIC;
  signal \red4__1_i_5_n_5\ : STD_LOGIC;
  signal \red4__1_i_5_n_6\ : STD_LOGIC;
  signal \red4__1_i_5_n_7\ : STD_LOGIC;
  signal \red4__1_i_6_n_0\ : STD_LOGIC;
  signal \red4__1_i_7_n_0\ : STD_LOGIC;
  signal \red4__1_i_8_n_0\ : STD_LOGIC;
  signal \red4__1_i_9_n_0\ : STD_LOGIC;
  signal \red4__1_n_100\ : STD_LOGIC;
  signal \red4__1_n_101\ : STD_LOGIC;
  signal \red4__1_n_102\ : STD_LOGIC;
  signal \red4__1_n_103\ : STD_LOGIC;
  signal \red4__1_n_104\ : STD_LOGIC;
  signal \red4__1_n_105\ : STD_LOGIC;
  signal \red4__1_n_106\ : STD_LOGIC;
  signal \red4__1_n_107\ : STD_LOGIC;
  signal \red4__1_n_108\ : STD_LOGIC;
  signal \red4__1_n_109\ : STD_LOGIC;
  signal \red4__1_n_110\ : STD_LOGIC;
  signal \red4__1_n_111\ : STD_LOGIC;
  signal \red4__1_n_112\ : STD_LOGIC;
  signal \red4__1_n_113\ : STD_LOGIC;
  signal \red4__1_n_114\ : STD_LOGIC;
  signal \red4__1_n_115\ : STD_LOGIC;
  signal \red4__1_n_116\ : STD_LOGIC;
  signal \red4__1_n_117\ : STD_LOGIC;
  signal \red4__1_n_118\ : STD_LOGIC;
  signal \red4__1_n_119\ : STD_LOGIC;
  signal \red4__1_n_120\ : STD_LOGIC;
  signal \red4__1_n_121\ : STD_LOGIC;
  signal \red4__1_n_122\ : STD_LOGIC;
  signal \red4__1_n_123\ : STD_LOGIC;
  signal \red4__1_n_124\ : STD_LOGIC;
  signal \red4__1_n_125\ : STD_LOGIC;
  signal \red4__1_n_126\ : STD_LOGIC;
  signal \red4__1_n_127\ : STD_LOGIC;
  signal \red4__1_n_128\ : STD_LOGIC;
  signal \red4__1_n_129\ : STD_LOGIC;
  signal \red4__1_n_130\ : STD_LOGIC;
  signal \red4__1_n_131\ : STD_LOGIC;
  signal \red4__1_n_132\ : STD_LOGIC;
  signal \red4__1_n_133\ : STD_LOGIC;
  signal \red4__1_n_134\ : STD_LOGIC;
  signal \red4__1_n_135\ : STD_LOGIC;
  signal \red4__1_n_136\ : STD_LOGIC;
  signal \red4__1_n_137\ : STD_LOGIC;
  signal \red4__1_n_138\ : STD_LOGIC;
  signal \red4__1_n_139\ : STD_LOGIC;
  signal \red4__1_n_140\ : STD_LOGIC;
  signal \red4__1_n_141\ : STD_LOGIC;
  signal \red4__1_n_142\ : STD_LOGIC;
  signal \red4__1_n_143\ : STD_LOGIC;
  signal \red4__1_n_144\ : STD_LOGIC;
  signal \red4__1_n_145\ : STD_LOGIC;
  signal \red4__1_n_146\ : STD_LOGIC;
  signal \red4__1_n_147\ : STD_LOGIC;
  signal \red4__1_n_148\ : STD_LOGIC;
  signal \red4__1_n_149\ : STD_LOGIC;
  signal \red4__1_n_150\ : STD_LOGIC;
  signal \red4__1_n_151\ : STD_LOGIC;
  signal \red4__1_n_152\ : STD_LOGIC;
  signal \red4__1_n_153\ : STD_LOGIC;
  signal \red4__1_n_58\ : STD_LOGIC;
  signal \red4__1_n_59\ : STD_LOGIC;
  signal \red4__1_n_60\ : STD_LOGIC;
  signal \red4__1_n_61\ : STD_LOGIC;
  signal \red4__1_n_62\ : STD_LOGIC;
  signal \red4__1_n_63\ : STD_LOGIC;
  signal \red4__1_n_64\ : STD_LOGIC;
  signal \red4__1_n_65\ : STD_LOGIC;
  signal \red4__1_n_66\ : STD_LOGIC;
  signal \red4__1_n_67\ : STD_LOGIC;
  signal \red4__1_n_68\ : STD_LOGIC;
  signal \red4__1_n_69\ : STD_LOGIC;
  signal \red4__1_n_70\ : STD_LOGIC;
  signal \red4__1_n_71\ : STD_LOGIC;
  signal \red4__1_n_72\ : STD_LOGIC;
  signal \red4__1_n_73\ : STD_LOGIC;
  signal \red4__1_n_74\ : STD_LOGIC;
  signal \red4__1_n_75\ : STD_LOGIC;
  signal \red4__1_n_76\ : STD_LOGIC;
  signal \red4__1_n_77\ : STD_LOGIC;
  signal \red4__1_n_78\ : STD_LOGIC;
  signal \red4__1_n_79\ : STD_LOGIC;
  signal \red4__1_n_80\ : STD_LOGIC;
  signal \red4__1_n_81\ : STD_LOGIC;
  signal \red4__1_n_82\ : STD_LOGIC;
  signal \red4__1_n_83\ : STD_LOGIC;
  signal \red4__1_n_84\ : STD_LOGIC;
  signal \red4__1_n_85\ : STD_LOGIC;
  signal \red4__1_n_86\ : STD_LOGIC;
  signal \red4__1_n_87\ : STD_LOGIC;
  signal \red4__1_n_88\ : STD_LOGIC;
  signal \red4__1_n_89\ : STD_LOGIC;
  signal \red4__1_n_90\ : STD_LOGIC;
  signal \red4__1_n_91\ : STD_LOGIC;
  signal \red4__1_n_92\ : STD_LOGIC;
  signal \red4__1_n_93\ : STD_LOGIC;
  signal \red4__1_n_94\ : STD_LOGIC;
  signal \red4__1_n_95\ : STD_LOGIC;
  signal \red4__1_n_96\ : STD_LOGIC;
  signal \red4__1_n_97\ : STD_LOGIC;
  signal \red4__1_n_98\ : STD_LOGIC;
  signal \red4__1_n_99\ : STD_LOGIC;
  signal \red4__2_n_106\ : STD_LOGIC;
  signal \red4__2_n_107\ : STD_LOGIC;
  signal \red4__2_n_108\ : STD_LOGIC;
  signal \red4__2_n_109\ : STD_LOGIC;
  signal \red4__2_n_110\ : STD_LOGIC;
  signal \red4__2_n_111\ : STD_LOGIC;
  signal \red4__2_n_112\ : STD_LOGIC;
  signal \red4__2_n_113\ : STD_LOGIC;
  signal \red4__2_n_114\ : STD_LOGIC;
  signal \red4__2_n_115\ : STD_LOGIC;
  signal \red4__2_n_116\ : STD_LOGIC;
  signal \red4__2_n_117\ : STD_LOGIC;
  signal \red4__2_n_118\ : STD_LOGIC;
  signal \red4__2_n_119\ : STD_LOGIC;
  signal \red4__2_n_120\ : STD_LOGIC;
  signal \red4__2_n_121\ : STD_LOGIC;
  signal \red4__2_n_122\ : STD_LOGIC;
  signal \red4__2_n_123\ : STD_LOGIC;
  signal \red4__2_n_124\ : STD_LOGIC;
  signal \red4__2_n_125\ : STD_LOGIC;
  signal \red4__2_n_126\ : STD_LOGIC;
  signal \red4__2_n_127\ : STD_LOGIC;
  signal \red4__2_n_128\ : STD_LOGIC;
  signal \red4__2_n_129\ : STD_LOGIC;
  signal \red4__2_n_130\ : STD_LOGIC;
  signal \red4__2_n_131\ : STD_LOGIC;
  signal \red4__2_n_132\ : STD_LOGIC;
  signal \red4__2_n_133\ : STD_LOGIC;
  signal \red4__2_n_134\ : STD_LOGIC;
  signal \red4__2_n_135\ : STD_LOGIC;
  signal \red4__2_n_136\ : STD_LOGIC;
  signal \red4__2_n_137\ : STD_LOGIC;
  signal \red4__2_n_138\ : STD_LOGIC;
  signal \red4__2_n_139\ : STD_LOGIC;
  signal \red4__2_n_140\ : STD_LOGIC;
  signal \red4__2_n_141\ : STD_LOGIC;
  signal \red4__2_n_142\ : STD_LOGIC;
  signal \red4__2_n_143\ : STD_LOGIC;
  signal \red4__2_n_144\ : STD_LOGIC;
  signal \red4__2_n_145\ : STD_LOGIC;
  signal \red4__2_n_146\ : STD_LOGIC;
  signal \red4__2_n_147\ : STD_LOGIC;
  signal \red4__2_n_148\ : STD_LOGIC;
  signal \red4__2_n_149\ : STD_LOGIC;
  signal \red4__2_n_150\ : STD_LOGIC;
  signal \red4__2_n_151\ : STD_LOGIC;
  signal \red4__2_n_152\ : STD_LOGIC;
  signal \red4__2_n_153\ : STD_LOGIC;
  signal \red4__2_n_58\ : STD_LOGIC;
  signal \red4__2_n_59\ : STD_LOGIC;
  signal \red4__2_n_60\ : STD_LOGIC;
  signal \red4__2_n_61\ : STD_LOGIC;
  signal \red4__2_n_62\ : STD_LOGIC;
  signal \red4__2_n_63\ : STD_LOGIC;
  signal \red4__2_n_64\ : STD_LOGIC;
  signal \red4__2_n_65\ : STD_LOGIC;
  signal \red4__2_n_66\ : STD_LOGIC;
  signal \red4__2_n_67\ : STD_LOGIC;
  signal \red4__2_n_68\ : STD_LOGIC;
  signal \red4__2_n_69\ : STD_LOGIC;
  signal \red4__2_n_70\ : STD_LOGIC;
  signal \red4__2_n_71\ : STD_LOGIC;
  signal \red4__2_n_72\ : STD_LOGIC;
  signal \red4__2_n_73\ : STD_LOGIC;
  signal \red4__2_n_74\ : STD_LOGIC;
  signal \red4__2_n_75\ : STD_LOGIC;
  signal \red4__2_n_76\ : STD_LOGIC;
  signal \red4__2_n_77\ : STD_LOGIC;
  signal \red4__2_n_78\ : STD_LOGIC;
  signal \red4__2_n_79\ : STD_LOGIC;
  signal \red4__2_n_80\ : STD_LOGIC;
  signal \red4__2_n_81\ : STD_LOGIC;
  signal \red4__2_n_82\ : STD_LOGIC;
  signal \red4__2_n_83\ : STD_LOGIC;
  signal \red4__2_n_84\ : STD_LOGIC;
  signal \red4__2_n_85\ : STD_LOGIC;
  signal \red4__2_n_86\ : STD_LOGIC;
  signal \red4__2_n_87\ : STD_LOGIC;
  signal \red4__2_n_88\ : STD_LOGIC;
  signal \red4__3_i_10_n_0\ : STD_LOGIC;
  signal \red4__3_i_11_n_0\ : STD_LOGIC;
  signal \red4__3_i_12_n_0\ : STD_LOGIC;
  signal \red4__3_i_13_n_0\ : STD_LOGIC;
  signal \red4__3_i_14_n_0\ : STD_LOGIC;
  signal \red4__3_i_14_n_1\ : STD_LOGIC;
  signal \red4__3_i_14_n_2\ : STD_LOGIC;
  signal \red4__3_i_14_n_3\ : STD_LOGIC;
  signal \red4__3_i_14_n_4\ : STD_LOGIC;
  signal \red4__3_i_14_n_5\ : STD_LOGIC;
  signal \red4__3_i_14_n_6\ : STD_LOGIC;
  signal \red4__3_i_14_n_7\ : STD_LOGIC;
  signal \red4__3_i_15_n_0\ : STD_LOGIC;
  signal \red4__3_i_16_n_0\ : STD_LOGIC;
  signal \red4__3_i_17_n_0\ : STD_LOGIC;
  signal \red4__3_i_18_n_0\ : STD_LOGIC;
  signal \red4__3_i_19_n_0\ : STD_LOGIC;
  signal \red4__3_i_19_n_1\ : STD_LOGIC;
  signal \red4__3_i_19_n_2\ : STD_LOGIC;
  signal \red4__3_i_19_n_3\ : STD_LOGIC;
  signal \red4__3_i_19_n_4\ : STD_LOGIC;
  signal \red4__3_i_19_n_5\ : STD_LOGIC;
  signal \red4__3_i_19_n_6\ : STD_LOGIC;
  signal \red4__3_i_19_n_7\ : STD_LOGIC;
  signal \red4__3_i_1_n_1\ : STD_LOGIC;
  signal \red4__3_i_1_n_2\ : STD_LOGIC;
  signal \red4__3_i_1_n_3\ : STD_LOGIC;
  signal \red4__3_i_1_n_4\ : STD_LOGIC;
  signal \red4__3_i_1_n_5\ : STD_LOGIC;
  signal \red4__3_i_1_n_6\ : STD_LOGIC;
  signal \red4__3_i_1_n_7\ : STD_LOGIC;
  signal \red4__3_i_20_n_0\ : STD_LOGIC;
  signal \red4__3_i_21_n_0\ : STD_LOGIC;
  signal \red4__3_i_22_n_0\ : STD_LOGIC;
  signal \red4__3_i_23_n_0\ : STD_LOGIC;
  signal \red4__3_i_24_n_0\ : STD_LOGIC;
  signal \red4__3_i_24_n_1\ : STD_LOGIC;
  signal \red4__3_i_24_n_2\ : STD_LOGIC;
  signal \red4__3_i_24_n_3\ : STD_LOGIC;
  signal \red4__3_i_24_n_4\ : STD_LOGIC;
  signal \red4__3_i_24_n_5\ : STD_LOGIC;
  signal \red4__3_i_24_n_6\ : STD_LOGIC;
  signal \red4__3_i_24_n_7\ : STD_LOGIC;
  signal \red4__3_i_25_n_0\ : STD_LOGIC;
  signal \red4__3_i_26_n_0\ : STD_LOGIC;
  signal \red4__3_i_27_n_0\ : STD_LOGIC;
  signal \red4__3_i_28_n_0\ : STD_LOGIC;
  signal \red4__3_i_29_n_0\ : STD_LOGIC;
  signal \red4__3_i_2_n_0\ : STD_LOGIC;
  signal \red4__3_i_2_n_1\ : STD_LOGIC;
  signal \red4__3_i_2_n_2\ : STD_LOGIC;
  signal \red4__3_i_2_n_3\ : STD_LOGIC;
  signal \red4__3_i_2_n_4\ : STD_LOGIC;
  signal \red4__3_i_2_n_5\ : STD_LOGIC;
  signal \red4__3_i_2_n_6\ : STD_LOGIC;
  signal \red4__3_i_2_n_7\ : STD_LOGIC;
  signal \red4__3_i_30_n_0\ : STD_LOGIC;
  signal \red4__3_i_31_n_0\ : STD_LOGIC;
  signal \red4__3_i_32_n_0\ : STD_LOGIC;
  signal \red4__3_i_33_n_0\ : STD_LOGIC;
  signal \red4__3_i_34_n_0\ : STD_LOGIC;
  signal \red4__3_i_35_n_0\ : STD_LOGIC;
  signal \red4__3_i_36_n_0\ : STD_LOGIC;
  signal \red4__3_i_37_n_0\ : STD_LOGIC;
  signal \red4__3_i_38_n_0\ : STD_LOGIC;
  signal \red4__3_i_39_n_0\ : STD_LOGIC;
  signal \red4__3_i_3_n_0\ : STD_LOGIC;
  signal \red4__3_i_3_n_1\ : STD_LOGIC;
  signal \red4__3_i_3_n_2\ : STD_LOGIC;
  signal \red4__3_i_3_n_3\ : STD_LOGIC;
  signal \red4__3_i_3_n_4\ : STD_LOGIC;
  signal \red4__3_i_3_n_5\ : STD_LOGIC;
  signal \red4__3_i_3_n_6\ : STD_LOGIC;
  signal \red4__3_i_3_n_7\ : STD_LOGIC;
  signal \red4__3_i_40_n_0\ : STD_LOGIC;
  signal \red4__3_i_41_n_0\ : STD_LOGIC;
  signal \red4__3_i_42_n_0\ : STD_LOGIC;
  signal \red4__3_i_43_n_0\ : STD_LOGIC;
  signal \red4__3_i_44_n_0\ : STD_LOGIC;
  signal \red4__3_i_45_n_0\ : STD_LOGIC;
  signal \red4__3_i_46_n_0\ : STD_LOGIC;
  signal \red4__3_i_47_n_0\ : STD_LOGIC;
  signal \red4__3_i_48_n_0\ : STD_LOGIC;
  signal \red4__3_i_49_n_1\ : STD_LOGIC;
  signal \red4__3_i_49_n_2\ : STD_LOGIC;
  signal \red4__3_i_49_n_3\ : STD_LOGIC;
  signal \red4__3_i_49_n_4\ : STD_LOGIC;
  signal \red4__3_i_49_n_5\ : STD_LOGIC;
  signal \red4__3_i_49_n_6\ : STD_LOGIC;
  signal \red4__3_i_49_n_7\ : STD_LOGIC;
  signal \red4__3_i_4_n_0\ : STD_LOGIC;
  signal \red4__3_i_4_n_1\ : STD_LOGIC;
  signal \red4__3_i_4_n_2\ : STD_LOGIC;
  signal \red4__3_i_4_n_3\ : STD_LOGIC;
  signal \red4__3_i_4_n_4\ : STD_LOGIC;
  signal \red4__3_i_4_n_5\ : STD_LOGIC;
  signal \red4__3_i_4_n_6\ : STD_LOGIC;
  signal \red4__3_i_4_n_7\ : STD_LOGIC;
  signal \red4__3_i_50_n_0\ : STD_LOGIC;
  signal \red4__3_i_51_n_0\ : STD_LOGIC;
  signal \red4__3_i_52_n_0\ : STD_LOGIC;
  signal \red4__3_i_53_n_0\ : STD_LOGIC;
  signal \red4__3_i_54_n_0\ : STD_LOGIC;
  signal \red4__3_i_54_n_1\ : STD_LOGIC;
  signal \red4__3_i_54_n_2\ : STD_LOGIC;
  signal \red4__3_i_54_n_3\ : STD_LOGIC;
  signal \red4__3_i_54_n_4\ : STD_LOGIC;
  signal \red4__3_i_54_n_5\ : STD_LOGIC;
  signal \red4__3_i_54_n_6\ : STD_LOGIC;
  signal \red4__3_i_54_n_7\ : STD_LOGIC;
  signal \red4__3_i_55_n_0\ : STD_LOGIC;
  signal \red4__3_i_56_n_0\ : STD_LOGIC;
  signal \red4__3_i_57_n_0\ : STD_LOGIC;
  signal \red4__3_i_58_n_0\ : STD_LOGIC;
  signal \red4__3_i_59_n_0\ : STD_LOGIC;
  signal \red4__3_i_59_n_1\ : STD_LOGIC;
  signal \red4__3_i_59_n_2\ : STD_LOGIC;
  signal \red4__3_i_59_n_3\ : STD_LOGIC;
  signal \red4__3_i_59_n_4\ : STD_LOGIC;
  signal \red4__3_i_59_n_5\ : STD_LOGIC;
  signal \red4__3_i_59_n_6\ : STD_LOGIC;
  signal \red4__3_i_59_n_7\ : STD_LOGIC;
  signal \red4__3_i_5_n_0\ : STD_LOGIC;
  signal \red4__3_i_5_n_1\ : STD_LOGIC;
  signal \red4__3_i_5_n_2\ : STD_LOGIC;
  signal \red4__3_i_5_n_3\ : STD_LOGIC;
  signal \red4__3_i_5_n_4\ : STD_LOGIC;
  signal \red4__3_i_5_n_5\ : STD_LOGIC;
  signal \red4__3_i_5_n_6\ : STD_LOGIC;
  signal \red4__3_i_5_n_7\ : STD_LOGIC;
  signal \red4__3_i_60_n_0\ : STD_LOGIC;
  signal \red4__3_i_61_n_0\ : STD_LOGIC;
  signal \red4__3_i_62_n_0\ : STD_LOGIC;
  signal \red4__3_i_63_n_0\ : STD_LOGIC;
  signal \red4__3_i_64_n_0\ : STD_LOGIC;
  signal \red4__3_i_64_n_1\ : STD_LOGIC;
  signal \red4__3_i_64_n_2\ : STD_LOGIC;
  signal \red4__3_i_64_n_3\ : STD_LOGIC;
  signal \red4__3_i_64_n_4\ : STD_LOGIC;
  signal \red4__3_i_64_n_5\ : STD_LOGIC;
  signal \red4__3_i_64_n_6\ : STD_LOGIC;
  signal \red4__3_i_64_n_7\ : STD_LOGIC;
  signal \red4__3_i_65_n_0\ : STD_LOGIC;
  signal \red4__3_i_66_n_0\ : STD_LOGIC;
  signal \red4__3_i_67_n_0\ : STD_LOGIC;
  signal \red4__3_i_68_n_0\ : STD_LOGIC;
  signal \red4__3_i_69_n_0\ : STD_LOGIC;
  signal \red4__3_i_6_n_0\ : STD_LOGIC;
  signal \red4__3_i_6_n_1\ : STD_LOGIC;
  signal \red4__3_i_6_n_2\ : STD_LOGIC;
  signal \red4__3_i_6_n_3\ : STD_LOGIC;
  signal \red4__3_i_6_n_4\ : STD_LOGIC;
  signal \red4__3_i_6_n_5\ : STD_LOGIC;
  signal \red4__3_i_6_n_6\ : STD_LOGIC;
  signal \red4__3_i_6_n_7\ : STD_LOGIC;
  signal \red4__3_i_70_n_0\ : STD_LOGIC;
  signal \red4__3_i_71_n_0\ : STD_LOGIC;
  signal \red4__3_i_72_n_0\ : STD_LOGIC;
  signal \red4__3_i_73_n_0\ : STD_LOGIC;
  signal \red4__3_i_74_n_0\ : STD_LOGIC;
  signal \red4__3_i_75_n_0\ : STD_LOGIC;
  signal \red4__3_i_76_n_0\ : STD_LOGIC;
  signal \red4__3_i_77_n_0\ : STD_LOGIC;
  signal \red4__3_i_78_n_0\ : STD_LOGIC;
  signal \red4__3_i_79_n_0\ : STD_LOGIC;
  signal \red4__3_i_7_n_0\ : STD_LOGIC;
  signal \red4__3_i_7_n_1\ : STD_LOGIC;
  signal \red4__3_i_7_n_2\ : STD_LOGIC;
  signal \red4__3_i_7_n_3\ : STD_LOGIC;
  signal \red4__3_i_7_n_4\ : STD_LOGIC;
  signal \red4__3_i_7_n_5\ : STD_LOGIC;
  signal \red4__3_i_7_n_6\ : STD_LOGIC;
  signal \red4__3_i_7_n_7\ : STD_LOGIC;
  signal \red4__3_i_80_n_0\ : STD_LOGIC;
  signal \red4__3_i_8_n_0\ : STD_LOGIC;
  signal \red4__3_i_8_n_1\ : STD_LOGIC;
  signal \red4__3_i_8_n_2\ : STD_LOGIC;
  signal \red4__3_i_8_n_3\ : STD_LOGIC;
  signal \red4__3_i_8_n_4\ : STD_LOGIC;
  signal \red4__3_i_8_n_5\ : STD_LOGIC;
  signal \red4__3_i_8_n_6\ : STD_LOGIC;
  signal \red4__3_i_8_n_7\ : STD_LOGIC;
  signal \red4__3_i_9_n_1\ : STD_LOGIC;
  signal \red4__3_i_9_n_2\ : STD_LOGIC;
  signal \red4__3_i_9_n_3\ : STD_LOGIC;
  signal \red4__3_i_9_n_4\ : STD_LOGIC;
  signal \red4__3_i_9_n_5\ : STD_LOGIC;
  signal \red4__3_i_9_n_6\ : STD_LOGIC;
  signal \red4__3_i_9_n_7\ : STD_LOGIC;
  signal \red4__3_n_100\ : STD_LOGIC;
  signal \red4__3_n_101\ : STD_LOGIC;
  signal \red4__3_n_102\ : STD_LOGIC;
  signal \red4__3_n_103\ : STD_LOGIC;
  signal \red4__3_n_104\ : STD_LOGIC;
  signal \red4__3_n_105\ : STD_LOGIC;
  signal \red4__3_n_106\ : STD_LOGIC;
  signal \red4__3_n_107\ : STD_LOGIC;
  signal \red4__3_n_108\ : STD_LOGIC;
  signal \red4__3_n_109\ : STD_LOGIC;
  signal \red4__3_n_110\ : STD_LOGIC;
  signal \red4__3_n_111\ : STD_LOGIC;
  signal \red4__3_n_112\ : STD_LOGIC;
  signal \red4__3_n_113\ : STD_LOGIC;
  signal \red4__3_n_114\ : STD_LOGIC;
  signal \red4__3_n_115\ : STD_LOGIC;
  signal \red4__3_n_116\ : STD_LOGIC;
  signal \red4__3_n_117\ : STD_LOGIC;
  signal \red4__3_n_118\ : STD_LOGIC;
  signal \red4__3_n_119\ : STD_LOGIC;
  signal \red4__3_n_120\ : STD_LOGIC;
  signal \red4__3_n_121\ : STD_LOGIC;
  signal \red4__3_n_122\ : STD_LOGIC;
  signal \red4__3_n_123\ : STD_LOGIC;
  signal \red4__3_n_124\ : STD_LOGIC;
  signal \red4__3_n_125\ : STD_LOGIC;
  signal \red4__3_n_126\ : STD_LOGIC;
  signal \red4__3_n_127\ : STD_LOGIC;
  signal \red4__3_n_128\ : STD_LOGIC;
  signal \red4__3_n_129\ : STD_LOGIC;
  signal \red4__3_n_130\ : STD_LOGIC;
  signal \red4__3_n_131\ : STD_LOGIC;
  signal \red4__3_n_132\ : STD_LOGIC;
  signal \red4__3_n_133\ : STD_LOGIC;
  signal \red4__3_n_134\ : STD_LOGIC;
  signal \red4__3_n_135\ : STD_LOGIC;
  signal \red4__3_n_136\ : STD_LOGIC;
  signal \red4__3_n_137\ : STD_LOGIC;
  signal \red4__3_n_138\ : STD_LOGIC;
  signal \red4__3_n_139\ : STD_LOGIC;
  signal \red4__3_n_140\ : STD_LOGIC;
  signal \red4__3_n_141\ : STD_LOGIC;
  signal \red4__3_n_142\ : STD_LOGIC;
  signal \red4__3_n_143\ : STD_LOGIC;
  signal \red4__3_n_144\ : STD_LOGIC;
  signal \red4__3_n_145\ : STD_LOGIC;
  signal \red4__3_n_146\ : STD_LOGIC;
  signal \red4__3_n_147\ : STD_LOGIC;
  signal \red4__3_n_148\ : STD_LOGIC;
  signal \red4__3_n_149\ : STD_LOGIC;
  signal \red4__3_n_150\ : STD_LOGIC;
  signal \red4__3_n_151\ : STD_LOGIC;
  signal \red4__3_n_152\ : STD_LOGIC;
  signal \red4__3_n_153\ : STD_LOGIC;
  signal \red4__3_n_93\ : STD_LOGIC;
  signal \red4__3_n_94\ : STD_LOGIC;
  signal \red4__3_n_95\ : STD_LOGIC;
  signal \red4__3_n_96\ : STD_LOGIC;
  signal \red4__3_n_97\ : STD_LOGIC;
  signal \red4__3_n_98\ : STD_LOGIC;
  signal \red4__3_n_99\ : STD_LOGIC;
  signal \red4__4_i_10_n_0\ : STD_LOGIC;
  signal \red4__4_i_11_n_0\ : STD_LOGIC;
  signal \red4__4_i_12_n_0\ : STD_LOGIC;
  signal \red4__4_i_13_n_0\ : STD_LOGIC;
  signal \red4__4_i_14_n_0\ : STD_LOGIC;
  signal \red4__4_i_14_n_1\ : STD_LOGIC;
  signal \red4__4_i_14_n_2\ : STD_LOGIC;
  signal \red4__4_i_14_n_3\ : STD_LOGIC;
  signal \red4__4_i_14_n_4\ : STD_LOGIC;
  signal \red4__4_i_14_n_5\ : STD_LOGIC;
  signal \red4__4_i_14_n_6\ : STD_LOGIC;
  signal \red4__4_i_14_n_7\ : STD_LOGIC;
  signal \red4__4_i_15_n_0\ : STD_LOGIC;
  signal \red4__4_i_16_n_0\ : STD_LOGIC;
  signal \red4__4_i_17_n_0\ : STD_LOGIC;
  signal \red4__4_i_18_n_0\ : STD_LOGIC;
  signal \red4__4_i_19_n_0\ : STD_LOGIC;
  signal \red4__4_i_1_n_0\ : STD_LOGIC;
  signal \red4__4_i_1_n_1\ : STD_LOGIC;
  signal \red4__4_i_1_n_2\ : STD_LOGIC;
  signal \red4__4_i_1_n_3\ : STD_LOGIC;
  signal \red4__4_i_1_n_4\ : STD_LOGIC;
  signal \red4__4_i_1_n_5\ : STD_LOGIC;
  signal \red4__4_i_1_n_6\ : STD_LOGIC;
  signal \red4__4_i_1_n_7\ : STD_LOGIC;
  signal \red4__4_i_20_n_0\ : STD_LOGIC;
  signal \red4__4_i_21_n_0\ : STD_LOGIC;
  signal \red4__4_i_22_n_0\ : STD_LOGIC;
  signal \red4__4_i_23_n_0\ : STD_LOGIC;
  signal \red4__4_i_23_n_1\ : STD_LOGIC;
  signal \red4__4_i_23_n_2\ : STD_LOGIC;
  signal \red4__4_i_23_n_3\ : STD_LOGIC;
  signal \red4__4_i_23_n_4\ : STD_LOGIC;
  signal \red4__4_i_23_n_5\ : STD_LOGIC;
  signal \red4__4_i_23_n_6\ : STD_LOGIC;
  signal \red4__4_i_23_n_7\ : STD_LOGIC;
  signal \red4__4_i_24_n_0\ : STD_LOGIC;
  signal \red4__4_i_25_n_0\ : STD_LOGIC;
  signal \red4__4_i_26_n_0\ : STD_LOGIC;
  signal \red4__4_i_27_n_0\ : STD_LOGIC;
  signal \red4__4_i_28_n_0\ : STD_LOGIC;
  signal \red4__4_i_28_n_1\ : STD_LOGIC;
  signal \red4__4_i_28_n_2\ : STD_LOGIC;
  signal \red4__4_i_28_n_3\ : STD_LOGIC;
  signal \red4__4_i_28_n_4\ : STD_LOGIC;
  signal \red4__4_i_28_n_5\ : STD_LOGIC;
  signal \red4__4_i_28_n_6\ : STD_LOGIC;
  signal \red4__4_i_28_n_7\ : STD_LOGIC;
  signal \red4__4_i_29_n_0\ : STD_LOGIC;
  signal \red4__4_i_2_n_0\ : STD_LOGIC;
  signal \red4__4_i_2_n_1\ : STD_LOGIC;
  signal \red4__4_i_2_n_2\ : STD_LOGIC;
  signal \red4__4_i_2_n_3\ : STD_LOGIC;
  signal \red4__4_i_2_n_4\ : STD_LOGIC;
  signal \red4__4_i_2_n_5\ : STD_LOGIC;
  signal \red4__4_i_2_n_6\ : STD_LOGIC;
  signal \red4__4_i_2_n_7\ : STD_LOGIC;
  signal \red4__4_i_30_n_0\ : STD_LOGIC;
  signal \red4__4_i_31_n_0\ : STD_LOGIC;
  signal \red4__4_i_32_n_0\ : STD_LOGIC;
  signal \red4__4_i_33_n_0\ : STD_LOGIC;
  signal \red4__4_i_33_n_1\ : STD_LOGIC;
  signal \red4__4_i_33_n_2\ : STD_LOGIC;
  signal \red4__4_i_33_n_3\ : STD_LOGIC;
  signal \red4__4_i_33_n_4\ : STD_LOGIC;
  signal \red4__4_i_33_n_5\ : STD_LOGIC;
  signal \red4__4_i_33_n_6\ : STD_LOGIC;
  signal \red4__4_i_33_n_7\ : STD_LOGIC;
  signal \red4__4_i_34_n_0\ : STD_LOGIC;
  signal \red4__4_i_35_n_0\ : STD_LOGIC;
  signal \red4__4_i_36_n_0\ : STD_LOGIC;
  signal \red4__4_i_37_n_0\ : STD_LOGIC;
  signal \red4__4_i_38_n_0\ : STD_LOGIC;
  signal \red4__4_i_39_n_0\ : STD_LOGIC;
  signal \red4__4_i_3_n_0\ : STD_LOGIC;
  signal \red4__4_i_3_n_1\ : STD_LOGIC;
  signal \red4__4_i_3_n_2\ : STD_LOGIC;
  signal \red4__4_i_3_n_3\ : STD_LOGIC;
  signal \red4__4_i_3_n_4\ : STD_LOGIC;
  signal \red4__4_i_3_n_5\ : STD_LOGIC;
  signal \red4__4_i_3_n_6\ : STD_LOGIC;
  signal \red4__4_i_3_n_7\ : STD_LOGIC;
  signal \red4__4_i_40_n_0\ : STD_LOGIC;
  signal \red4__4_i_41_n_0\ : STD_LOGIC;
  signal \red4__4_i_42_n_0\ : STD_LOGIC;
  signal \red4__4_i_43_n_0\ : STD_LOGIC;
  signal \red4__4_i_44_n_0\ : STD_LOGIC;
  signal \red4__4_i_45_n_0\ : STD_LOGIC;
  signal \red4__4_i_4_n_0\ : STD_LOGIC;
  signal \red4__4_i_4_n_1\ : STD_LOGIC;
  signal \red4__4_i_4_n_2\ : STD_LOGIC;
  signal \red4__4_i_4_n_3\ : STD_LOGIC;
  signal \red4__4_i_4_n_4\ : STD_LOGIC;
  signal \red4__4_i_4_n_5\ : STD_LOGIC;
  signal \red4__4_i_4_n_6\ : STD_LOGIC;
  signal \red4__4_i_4_n_7\ : STD_LOGIC;
  signal \red4__4_i_5_n_0\ : STD_LOGIC;
  signal \red4__4_i_6_n_0\ : STD_LOGIC;
  signal \red4__4_i_7_n_0\ : STD_LOGIC;
  signal \red4__4_i_8_n_0\ : STD_LOGIC;
  signal \red4__4_i_9_n_0\ : STD_LOGIC;
  signal \red4__4_i_9_n_1\ : STD_LOGIC;
  signal \red4__4_i_9_n_2\ : STD_LOGIC;
  signal \red4__4_i_9_n_3\ : STD_LOGIC;
  signal \red4__4_i_9_n_4\ : STD_LOGIC;
  signal \red4__4_i_9_n_5\ : STD_LOGIC;
  signal \red4__4_i_9_n_6\ : STD_LOGIC;
  signal \red4__4_i_9_n_7\ : STD_LOGIC;
  signal \red4__5_n_100\ : STD_LOGIC;
  signal \red4__5_n_101\ : STD_LOGIC;
  signal \red4__5_n_102\ : STD_LOGIC;
  signal \red4__5_n_103\ : STD_LOGIC;
  signal \red4__5_n_104\ : STD_LOGIC;
  signal \red4__5_n_105\ : STD_LOGIC;
  signal \red4__5_n_106\ : STD_LOGIC;
  signal \red4__5_n_107\ : STD_LOGIC;
  signal \red4__5_n_108\ : STD_LOGIC;
  signal \red4__5_n_109\ : STD_LOGIC;
  signal \red4__5_n_110\ : STD_LOGIC;
  signal \red4__5_n_111\ : STD_LOGIC;
  signal \red4__5_n_112\ : STD_LOGIC;
  signal \red4__5_n_113\ : STD_LOGIC;
  signal \red4__5_n_114\ : STD_LOGIC;
  signal \red4__5_n_115\ : STD_LOGIC;
  signal \red4__5_n_116\ : STD_LOGIC;
  signal \red4__5_n_117\ : STD_LOGIC;
  signal \red4__5_n_118\ : STD_LOGIC;
  signal \red4__5_n_119\ : STD_LOGIC;
  signal \red4__5_n_120\ : STD_LOGIC;
  signal \red4__5_n_121\ : STD_LOGIC;
  signal \red4__5_n_122\ : STD_LOGIC;
  signal \red4__5_n_123\ : STD_LOGIC;
  signal \red4__5_n_124\ : STD_LOGIC;
  signal \red4__5_n_125\ : STD_LOGIC;
  signal \red4__5_n_126\ : STD_LOGIC;
  signal \red4__5_n_127\ : STD_LOGIC;
  signal \red4__5_n_128\ : STD_LOGIC;
  signal \red4__5_n_129\ : STD_LOGIC;
  signal \red4__5_n_130\ : STD_LOGIC;
  signal \red4__5_n_131\ : STD_LOGIC;
  signal \red4__5_n_132\ : STD_LOGIC;
  signal \red4__5_n_133\ : STD_LOGIC;
  signal \red4__5_n_134\ : STD_LOGIC;
  signal \red4__5_n_135\ : STD_LOGIC;
  signal \red4__5_n_136\ : STD_LOGIC;
  signal \red4__5_n_137\ : STD_LOGIC;
  signal \red4__5_n_138\ : STD_LOGIC;
  signal \red4__5_n_139\ : STD_LOGIC;
  signal \red4__5_n_140\ : STD_LOGIC;
  signal \red4__5_n_141\ : STD_LOGIC;
  signal \red4__5_n_142\ : STD_LOGIC;
  signal \red4__5_n_143\ : STD_LOGIC;
  signal \red4__5_n_144\ : STD_LOGIC;
  signal \red4__5_n_145\ : STD_LOGIC;
  signal \red4__5_n_146\ : STD_LOGIC;
  signal \red4__5_n_147\ : STD_LOGIC;
  signal \red4__5_n_148\ : STD_LOGIC;
  signal \red4__5_n_149\ : STD_LOGIC;
  signal \red4__5_n_150\ : STD_LOGIC;
  signal \red4__5_n_151\ : STD_LOGIC;
  signal \red4__5_n_152\ : STD_LOGIC;
  signal \red4__5_n_153\ : STD_LOGIC;
  signal \red4__5_n_58\ : STD_LOGIC;
  signal \red4__5_n_59\ : STD_LOGIC;
  signal \red4__5_n_60\ : STD_LOGIC;
  signal \red4__5_n_61\ : STD_LOGIC;
  signal \red4__5_n_62\ : STD_LOGIC;
  signal \red4__5_n_63\ : STD_LOGIC;
  signal \red4__5_n_64\ : STD_LOGIC;
  signal \red4__5_n_65\ : STD_LOGIC;
  signal \red4__5_n_66\ : STD_LOGIC;
  signal \red4__5_n_67\ : STD_LOGIC;
  signal \red4__5_n_68\ : STD_LOGIC;
  signal \red4__5_n_69\ : STD_LOGIC;
  signal \red4__5_n_70\ : STD_LOGIC;
  signal \red4__5_n_71\ : STD_LOGIC;
  signal \red4__5_n_72\ : STD_LOGIC;
  signal \red4__5_n_73\ : STD_LOGIC;
  signal \red4__5_n_74\ : STD_LOGIC;
  signal \red4__5_n_75\ : STD_LOGIC;
  signal \red4__5_n_76\ : STD_LOGIC;
  signal \red4__5_n_77\ : STD_LOGIC;
  signal \red4__5_n_78\ : STD_LOGIC;
  signal \red4__5_n_79\ : STD_LOGIC;
  signal \red4__5_n_80\ : STD_LOGIC;
  signal \red4__5_n_81\ : STD_LOGIC;
  signal \red4__5_n_82\ : STD_LOGIC;
  signal \red4__5_n_83\ : STD_LOGIC;
  signal \red4__5_n_84\ : STD_LOGIC;
  signal \red4__5_n_85\ : STD_LOGIC;
  signal \red4__5_n_86\ : STD_LOGIC;
  signal \red4__5_n_87\ : STD_LOGIC;
  signal \red4__5_n_88\ : STD_LOGIC;
  signal \red4__5_n_89\ : STD_LOGIC;
  signal \red4__5_n_90\ : STD_LOGIC;
  signal \red4__5_n_91\ : STD_LOGIC;
  signal \red4__5_n_92\ : STD_LOGIC;
  signal \red4__5_n_93\ : STD_LOGIC;
  signal \red4__5_n_94\ : STD_LOGIC;
  signal \red4__5_n_95\ : STD_LOGIC;
  signal \red4__5_n_96\ : STD_LOGIC;
  signal \red4__5_n_97\ : STD_LOGIC;
  signal \red4__5_n_98\ : STD_LOGIC;
  signal \red4__5_n_99\ : STD_LOGIC;
  signal \red4__6_n_100\ : STD_LOGIC;
  signal \red4__6_n_101\ : STD_LOGIC;
  signal \red4__6_n_102\ : STD_LOGIC;
  signal \red4__6_n_103\ : STD_LOGIC;
  signal \red4__6_n_104\ : STD_LOGIC;
  signal \red4__6_n_105\ : STD_LOGIC;
  signal \red4__6_n_106\ : STD_LOGIC;
  signal \red4__6_n_107\ : STD_LOGIC;
  signal \red4__6_n_108\ : STD_LOGIC;
  signal \red4__6_n_109\ : STD_LOGIC;
  signal \red4__6_n_110\ : STD_LOGIC;
  signal \red4__6_n_111\ : STD_LOGIC;
  signal \red4__6_n_112\ : STD_LOGIC;
  signal \red4__6_n_113\ : STD_LOGIC;
  signal \red4__6_n_114\ : STD_LOGIC;
  signal \red4__6_n_115\ : STD_LOGIC;
  signal \red4__6_n_116\ : STD_LOGIC;
  signal \red4__6_n_117\ : STD_LOGIC;
  signal \red4__6_n_118\ : STD_LOGIC;
  signal \red4__6_n_119\ : STD_LOGIC;
  signal \red4__6_n_120\ : STD_LOGIC;
  signal \red4__6_n_121\ : STD_LOGIC;
  signal \red4__6_n_122\ : STD_LOGIC;
  signal \red4__6_n_123\ : STD_LOGIC;
  signal \red4__6_n_124\ : STD_LOGIC;
  signal \red4__6_n_125\ : STD_LOGIC;
  signal \red4__6_n_126\ : STD_LOGIC;
  signal \red4__6_n_127\ : STD_LOGIC;
  signal \red4__6_n_128\ : STD_LOGIC;
  signal \red4__6_n_129\ : STD_LOGIC;
  signal \red4__6_n_130\ : STD_LOGIC;
  signal \red4__6_n_131\ : STD_LOGIC;
  signal \red4__6_n_132\ : STD_LOGIC;
  signal \red4__6_n_133\ : STD_LOGIC;
  signal \red4__6_n_134\ : STD_LOGIC;
  signal \red4__6_n_135\ : STD_LOGIC;
  signal \red4__6_n_136\ : STD_LOGIC;
  signal \red4__6_n_137\ : STD_LOGIC;
  signal \red4__6_n_138\ : STD_LOGIC;
  signal \red4__6_n_139\ : STD_LOGIC;
  signal \red4__6_n_140\ : STD_LOGIC;
  signal \red4__6_n_141\ : STD_LOGIC;
  signal \red4__6_n_142\ : STD_LOGIC;
  signal \red4__6_n_143\ : STD_LOGIC;
  signal \red4__6_n_144\ : STD_LOGIC;
  signal \red4__6_n_145\ : STD_LOGIC;
  signal \red4__6_n_146\ : STD_LOGIC;
  signal \red4__6_n_147\ : STD_LOGIC;
  signal \red4__6_n_148\ : STD_LOGIC;
  signal \red4__6_n_149\ : STD_LOGIC;
  signal \red4__6_n_150\ : STD_LOGIC;
  signal \red4__6_n_151\ : STD_LOGIC;
  signal \red4__6_n_152\ : STD_LOGIC;
  signal \red4__6_n_153\ : STD_LOGIC;
  signal \red4__6_n_58\ : STD_LOGIC;
  signal \red4__6_n_59\ : STD_LOGIC;
  signal \red4__6_n_60\ : STD_LOGIC;
  signal \red4__6_n_61\ : STD_LOGIC;
  signal \red4__6_n_62\ : STD_LOGIC;
  signal \red4__6_n_63\ : STD_LOGIC;
  signal \red4__6_n_64\ : STD_LOGIC;
  signal \red4__6_n_65\ : STD_LOGIC;
  signal \red4__6_n_66\ : STD_LOGIC;
  signal \red4__6_n_67\ : STD_LOGIC;
  signal \red4__6_n_68\ : STD_LOGIC;
  signal \red4__6_n_69\ : STD_LOGIC;
  signal \red4__6_n_70\ : STD_LOGIC;
  signal \red4__6_n_71\ : STD_LOGIC;
  signal \red4__6_n_72\ : STD_LOGIC;
  signal \red4__6_n_73\ : STD_LOGIC;
  signal \red4__6_n_74\ : STD_LOGIC;
  signal \red4__6_n_75\ : STD_LOGIC;
  signal \red4__6_n_76\ : STD_LOGIC;
  signal \red4__6_n_77\ : STD_LOGIC;
  signal \red4__6_n_78\ : STD_LOGIC;
  signal \red4__6_n_79\ : STD_LOGIC;
  signal \red4__6_n_80\ : STD_LOGIC;
  signal \red4__6_n_81\ : STD_LOGIC;
  signal \red4__6_n_82\ : STD_LOGIC;
  signal \red4__6_n_83\ : STD_LOGIC;
  signal \red4__6_n_84\ : STD_LOGIC;
  signal \red4__6_n_85\ : STD_LOGIC;
  signal \red4__6_n_86\ : STD_LOGIC;
  signal \red4__6_n_87\ : STD_LOGIC;
  signal \red4__6_n_88\ : STD_LOGIC;
  signal \red4__6_n_89\ : STD_LOGIC;
  signal \red4__6_n_90\ : STD_LOGIC;
  signal \red4__6_n_91\ : STD_LOGIC;
  signal \red4__6_n_92\ : STD_LOGIC;
  signal \red4__6_n_93\ : STD_LOGIC;
  signal \red4__6_n_94\ : STD_LOGIC;
  signal \red4__6_n_95\ : STD_LOGIC;
  signal \red4__6_n_96\ : STD_LOGIC;
  signal \red4__6_n_97\ : STD_LOGIC;
  signal \red4__6_n_98\ : STD_LOGIC;
  signal \red4__6_n_99\ : STD_LOGIC;
  signal \red4__7_n_100\ : STD_LOGIC;
  signal \red4__7_n_101\ : STD_LOGIC;
  signal \red4__7_n_102\ : STD_LOGIC;
  signal \red4__7_n_103\ : STD_LOGIC;
  signal \red4__7_n_104\ : STD_LOGIC;
  signal \red4__7_n_105\ : STD_LOGIC;
  signal \red4__7_n_106\ : STD_LOGIC;
  signal \red4__7_n_107\ : STD_LOGIC;
  signal \red4__7_n_108\ : STD_LOGIC;
  signal \red4__7_n_109\ : STD_LOGIC;
  signal \red4__7_n_110\ : STD_LOGIC;
  signal \red4__7_n_111\ : STD_LOGIC;
  signal \red4__7_n_112\ : STD_LOGIC;
  signal \red4__7_n_113\ : STD_LOGIC;
  signal \red4__7_n_114\ : STD_LOGIC;
  signal \red4__7_n_115\ : STD_LOGIC;
  signal \red4__7_n_116\ : STD_LOGIC;
  signal \red4__7_n_117\ : STD_LOGIC;
  signal \red4__7_n_118\ : STD_LOGIC;
  signal \red4__7_n_119\ : STD_LOGIC;
  signal \red4__7_n_120\ : STD_LOGIC;
  signal \red4__7_n_121\ : STD_LOGIC;
  signal \red4__7_n_122\ : STD_LOGIC;
  signal \red4__7_n_123\ : STD_LOGIC;
  signal \red4__7_n_124\ : STD_LOGIC;
  signal \red4__7_n_125\ : STD_LOGIC;
  signal \red4__7_n_126\ : STD_LOGIC;
  signal \red4__7_n_127\ : STD_LOGIC;
  signal \red4__7_n_128\ : STD_LOGIC;
  signal \red4__7_n_129\ : STD_LOGIC;
  signal \red4__7_n_130\ : STD_LOGIC;
  signal \red4__7_n_131\ : STD_LOGIC;
  signal \red4__7_n_132\ : STD_LOGIC;
  signal \red4__7_n_133\ : STD_LOGIC;
  signal \red4__7_n_134\ : STD_LOGIC;
  signal \red4__7_n_135\ : STD_LOGIC;
  signal \red4__7_n_136\ : STD_LOGIC;
  signal \red4__7_n_137\ : STD_LOGIC;
  signal \red4__7_n_138\ : STD_LOGIC;
  signal \red4__7_n_139\ : STD_LOGIC;
  signal \red4__7_n_140\ : STD_LOGIC;
  signal \red4__7_n_141\ : STD_LOGIC;
  signal \red4__7_n_142\ : STD_LOGIC;
  signal \red4__7_n_143\ : STD_LOGIC;
  signal \red4__7_n_144\ : STD_LOGIC;
  signal \red4__7_n_145\ : STD_LOGIC;
  signal \red4__7_n_146\ : STD_LOGIC;
  signal \red4__7_n_147\ : STD_LOGIC;
  signal \red4__7_n_148\ : STD_LOGIC;
  signal \red4__7_n_149\ : STD_LOGIC;
  signal \red4__7_n_150\ : STD_LOGIC;
  signal \red4__7_n_151\ : STD_LOGIC;
  signal \red4__7_n_152\ : STD_LOGIC;
  signal \red4__7_n_153\ : STD_LOGIC;
  signal \red4__7_n_58\ : STD_LOGIC;
  signal \red4__7_n_59\ : STD_LOGIC;
  signal \red4__7_n_60\ : STD_LOGIC;
  signal \red4__7_n_61\ : STD_LOGIC;
  signal \red4__7_n_62\ : STD_LOGIC;
  signal \red4__7_n_63\ : STD_LOGIC;
  signal \red4__7_n_64\ : STD_LOGIC;
  signal \red4__7_n_65\ : STD_LOGIC;
  signal \red4__7_n_66\ : STD_LOGIC;
  signal \red4__7_n_67\ : STD_LOGIC;
  signal \red4__7_n_68\ : STD_LOGIC;
  signal \red4__7_n_69\ : STD_LOGIC;
  signal \red4__7_n_70\ : STD_LOGIC;
  signal \red4__7_n_71\ : STD_LOGIC;
  signal \red4__7_n_72\ : STD_LOGIC;
  signal \red4__7_n_73\ : STD_LOGIC;
  signal \red4__7_n_74\ : STD_LOGIC;
  signal \red4__7_n_75\ : STD_LOGIC;
  signal \red4__7_n_76\ : STD_LOGIC;
  signal \red4__7_n_77\ : STD_LOGIC;
  signal \red4__7_n_78\ : STD_LOGIC;
  signal \red4__7_n_79\ : STD_LOGIC;
  signal \red4__7_n_80\ : STD_LOGIC;
  signal \red4__7_n_81\ : STD_LOGIC;
  signal \red4__7_n_82\ : STD_LOGIC;
  signal \red4__7_n_83\ : STD_LOGIC;
  signal \red4__7_n_84\ : STD_LOGIC;
  signal \red4__7_n_85\ : STD_LOGIC;
  signal \red4__7_n_86\ : STD_LOGIC;
  signal \red4__7_n_87\ : STD_LOGIC;
  signal \red4__7_n_88\ : STD_LOGIC;
  signal \red4__7_n_89\ : STD_LOGIC;
  signal \red4__7_n_90\ : STD_LOGIC;
  signal \red4__7_n_91\ : STD_LOGIC;
  signal \red4__7_n_92\ : STD_LOGIC;
  signal \red4__7_n_93\ : STD_LOGIC;
  signal \red4__7_n_94\ : STD_LOGIC;
  signal \red4__7_n_95\ : STD_LOGIC;
  signal \red4__7_n_96\ : STD_LOGIC;
  signal \red4__7_n_97\ : STD_LOGIC;
  signal \red4__7_n_98\ : STD_LOGIC;
  signal \red4__7_n_99\ : STD_LOGIC;
  signal \red4__8_n_100\ : STD_LOGIC;
  signal \red4__8_n_101\ : STD_LOGIC;
  signal \red4__8_n_102\ : STD_LOGIC;
  signal \red4__8_n_103\ : STD_LOGIC;
  signal \red4__8_n_104\ : STD_LOGIC;
  signal \red4__8_n_105\ : STD_LOGIC;
  signal \red4__8_n_76\ : STD_LOGIC;
  signal \red4__8_n_77\ : STD_LOGIC;
  signal \red4__8_n_78\ : STD_LOGIC;
  signal \red4__8_n_79\ : STD_LOGIC;
  signal \red4__8_n_80\ : STD_LOGIC;
  signal \red4__8_n_81\ : STD_LOGIC;
  signal \red4__8_n_82\ : STD_LOGIC;
  signal \red4__8_n_83\ : STD_LOGIC;
  signal \red4__8_n_84\ : STD_LOGIC;
  signal \red4__8_n_85\ : STD_LOGIC;
  signal \red4__8_n_86\ : STD_LOGIC;
  signal \red4__8_n_87\ : STD_LOGIC;
  signal \red4__8_n_88\ : STD_LOGIC;
  signal \red4__8_n_89\ : STD_LOGIC;
  signal \red4__8_n_90\ : STD_LOGIC;
  signal \red4__8_n_91\ : STD_LOGIC;
  signal \red4__8_n_92\ : STD_LOGIC;
  signal \red4__8_n_93\ : STD_LOGIC;
  signal \red4__8_n_94\ : STD_LOGIC;
  signal \red4__8_n_95\ : STD_LOGIC;
  signal \red4__8_n_96\ : STD_LOGIC;
  signal \red4__8_n_97\ : STD_LOGIC;
  signal \red4__8_n_98\ : STD_LOGIC;
  signal \red4__8_n_99\ : STD_LOGIC;
  signal \red4__9_i_10_n_0\ : STD_LOGIC;
  signal \red4__9_i_11_n_0\ : STD_LOGIC;
  signal \red4__9_i_11_n_1\ : STD_LOGIC;
  signal \red4__9_i_11_n_2\ : STD_LOGIC;
  signal \red4__9_i_11_n_3\ : STD_LOGIC;
  signal \red4__9_i_11_n_4\ : STD_LOGIC;
  signal \red4__9_i_11_n_5\ : STD_LOGIC;
  signal \red4__9_i_11_n_6\ : STD_LOGIC;
  signal \red4__9_i_11_n_7\ : STD_LOGIC;
  signal \red4__9_i_12_n_0\ : STD_LOGIC;
  signal \red4__9_i_13_n_0\ : STD_LOGIC;
  signal \red4__9_i_14_n_0\ : STD_LOGIC;
  signal \red4__9_i_15_n_0\ : STD_LOGIC;
  signal \red4__9_i_16_n_0\ : STD_LOGIC;
  signal \red4__9_i_16_n_1\ : STD_LOGIC;
  signal \red4__9_i_16_n_2\ : STD_LOGIC;
  signal \red4__9_i_16_n_3\ : STD_LOGIC;
  signal \red4__9_i_16_n_4\ : STD_LOGIC;
  signal \red4__9_i_16_n_5\ : STD_LOGIC;
  signal \red4__9_i_16_n_6\ : STD_LOGIC;
  signal \red4__9_i_16_n_7\ : STD_LOGIC;
  signal \red4__9_i_17_n_0\ : STD_LOGIC;
  signal \red4__9_i_18_n_0\ : STD_LOGIC;
  signal \red4__9_i_19_n_0\ : STD_LOGIC;
  signal \red4__9_i_1_n_0\ : STD_LOGIC;
  signal \red4__9_i_1_n_1\ : STD_LOGIC;
  signal \red4__9_i_1_n_2\ : STD_LOGIC;
  signal \red4__9_i_1_n_3\ : STD_LOGIC;
  signal \red4__9_i_20_n_0\ : STD_LOGIC;
  signal \red4__9_i_21_n_0\ : STD_LOGIC;
  signal \red4__9_i_21_n_1\ : STD_LOGIC;
  signal \red4__9_i_21_n_2\ : STD_LOGIC;
  signal \red4__9_i_21_n_3\ : STD_LOGIC;
  signal \red4__9_i_21_n_4\ : STD_LOGIC;
  signal \red4__9_i_21_n_5\ : STD_LOGIC;
  signal \red4__9_i_21_n_6\ : STD_LOGIC;
  signal \red4__9_i_21_n_7\ : STD_LOGIC;
  signal \red4__9_i_22_n_0\ : STD_LOGIC;
  signal \red4__9_i_23_n_0\ : STD_LOGIC;
  signal \red4__9_i_24_n_0\ : STD_LOGIC;
  signal \red4__9_i_25_n_0\ : STD_LOGIC;
  signal \red4__9_i_26_n_0\ : STD_LOGIC;
  signal \red4__9_i_26_n_1\ : STD_LOGIC;
  signal \red4__9_i_26_n_2\ : STD_LOGIC;
  signal \red4__9_i_26_n_3\ : STD_LOGIC;
  signal \red4__9_i_26_n_4\ : STD_LOGIC;
  signal \red4__9_i_26_n_5\ : STD_LOGIC;
  signal \red4__9_i_26_n_6\ : STD_LOGIC;
  signal \red4__9_i_26_n_7\ : STD_LOGIC;
  signal \red4__9_i_27_n_0\ : STD_LOGIC;
  signal \red4__9_i_28_n_0\ : STD_LOGIC;
  signal \red4__9_i_29_n_0\ : STD_LOGIC;
  signal \red4__9_i_2_n_0\ : STD_LOGIC;
  signal \red4__9_i_2_n_1\ : STD_LOGIC;
  signal \red4__9_i_2_n_2\ : STD_LOGIC;
  signal \red4__9_i_2_n_3\ : STD_LOGIC;
  signal \red4__9_i_30_n_0\ : STD_LOGIC;
  signal \red4__9_i_31_n_0\ : STD_LOGIC;
  signal \red4__9_i_32_n_0\ : STD_LOGIC;
  signal \red4__9_i_33_n_0\ : STD_LOGIC;
  signal \red4__9_i_34_n_0\ : STD_LOGIC;
  signal \red4__9_i_35_n_0\ : STD_LOGIC;
  signal \red4__9_i_35_n_1\ : STD_LOGIC;
  signal \red4__9_i_35_n_2\ : STD_LOGIC;
  signal \red4__9_i_35_n_3\ : STD_LOGIC;
  signal \red4__9_i_35_n_4\ : STD_LOGIC;
  signal \red4__9_i_35_n_5\ : STD_LOGIC;
  signal \red4__9_i_35_n_6\ : STD_LOGIC;
  signal \red4__9_i_35_n_7\ : STD_LOGIC;
  signal \red4__9_i_36_n_0\ : STD_LOGIC;
  signal \red4__9_i_37_n_0\ : STD_LOGIC;
  signal \red4__9_i_38_n_0\ : STD_LOGIC;
  signal \red4__9_i_39_n_0\ : STD_LOGIC;
  signal \red4__9_i_3_n_0\ : STD_LOGIC;
  signal \red4__9_i_3_n_1\ : STD_LOGIC;
  signal \red4__9_i_3_n_2\ : STD_LOGIC;
  signal \red4__9_i_3_n_3\ : STD_LOGIC;
  signal \red4__9_i_40_n_0\ : STD_LOGIC;
  signal \red4__9_i_40_n_1\ : STD_LOGIC;
  signal \red4__9_i_40_n_2\ : STD_LOGIC;
  signal \red4__9_i_40_n_3\ : STD_LOGIC;
  signal \red4__9_i_40_n_4\ : STD_LOGIC;
  signal \red4__9_i_40_n_5\ : STD_LOGIC;
  signal \red4__9_i_40_n_6\ : STD_LOGIC;
  signal \red4__9_i_40_n_7\ : STD_LOGIC;
  signal \red4__9_i_41_n_0\ : STD_LOGIC;
  signal \red4__9_i_42_n_0\ : STD_LOGIC;
  signal \red4__9_i_43_n_0\ : STD_LOGIC;
  signal \red4__9_i_44_n_0\ : STD_LOGIC;
  signal \red4__9_i_45_n_0\ : STD_LOGIC;
  signal \red4__9_i_45_n_1\ : STD_LOGIC;
  signal \red4__9_i_45_n_2\ : STD_LOGIC;
  signal \red4__9_i_45_n_3\ : STD_LOGIC;
  signal \red4__9_i_45_n_4\ : STD_LOGIC;
  signal \red4__9_i_45_n_5\ : STD_LOGIC;
  signal \red4__9_i_45_n_6\ : STD_LOGIC;
  signal \red4__9_i_45_n_7\ : STD_LOGIC;
  signal \red4__9_i_46_n_0\ : STD_LOGIC;
  signal \red4__9_i_47_n_0\ : STD_LOGIC;
  signal \red4__9_i_48_n_0\ : STD_LOGIC;
  signal \red4__9_i_49_n_0\ : STD_LOGIC;
  signal \red4__9_i_4_n_0\ : STD_LOGIC;
  signal \red4__9_i_4_n_1\ : STD_LOGIC;
  signal \red4__9_i_4_n_2\ : STD_LOGIC;
  signal \red4__9_i_4_n_3\ : STD_LOGIC;
  signal \red4__9_i_50_n_0\ : STD_LOGIC;
  signal \red4__9_i_50_n_1\ : STD_LOGIC;
  signal \red4__9_i_50_n_2\ : STD_LOGIC;
  signal \red4__9_i_50_n_3\ : STD_LOGIC;
  signal \red4__9_i_50_n_4\ : STD_LOGIC;
  signal \red4__9_i_50_n_5\ : STD_LOGIC;
  signal \red4__9_i_50_n_6\ : STD_LOGIC;
  signal \red4__9_i_50_n_7\ : STD_LOGIC;
  signal \red4__9_i_51_n_0\ : STD_LOGIC;
  signal \red4__9_i_52_n_0\ : STD_LOGIC;
  signal \red4__9_i_53_n_0\ : STD_LOGIC;
  signal \red4__9_i_54_n_0\ : STD_LOGIC;
  signal \red4__9_i_55_n_0\ : STD_LOGIC;
  signal \red4__9_i_55_n_1\ : STD_LOGIC;
  signal \red4__9_i_55_n_2\ : STD_LOGIC;
  signal \red4__9_i_55_n_3\ : STD_LOGIC;
  signal \red4__9_i_55_n_4\ : STD_LOGIC;
  signal \red4__9_i_55_n_5\ : STD_LOGIC;
  signal \red4__9_i_55_n_6\ : STD_LOGIC;
  signal \red4__9_i_55_n_7\ : STD_LOGIC;
  signal \red4__9_i_56_n_0\ : STD_LOGIC;
  signal \red4__9_i_57_n_0\ : STD_LOGIC;
  signal \red4__9_i_58_n_0\ : STD_LOGIC;
  signal \red4__9_i_59_n_0\ : STD_LOGIC;
  signal \red4__9_i_5_n_0\ : STD_LOGIC;
  signal \red4__9_i_5_n_1\ : STD_LOGIC;
  signal \red4__9_i_5_n_2\ : STD_LOGIC;
  signal \red4__9_i_5_n_3\ : STD_LOGIC;
  signal \red4__9_i_60_n_0\ : STD_LOGIC;
  signal \red4__9_i_61_n_0\ : STD_LOGIC;
  signal \red4__9_i_62_n_0\ : STD_LOGIC;
  signal \red4__9_i_63_n_0\ : STD_LOGIC;
  signal \red4__9_i_64_n_0\ : STD_LOGIC;
  signal \red4__9_i_65_n_0\ : STD_LOGIC;
  signal \red4__9_i_66_n_0\ : STD_LOGIC;
  signal \red4__9_i_67_n_0\ : STD_LOGIC;
  signal \red4__9_i_68_n_0\ : STD_LOGIC;
  signal \red4__9_i_69_n_0\ : STD_LOGIC;
  signal \red4__9_i_6_n_0\ : STD_LOGIC;
  signal \red4__9_i_6_n_1\ : STD_LOGIC;
  signal \red4__9_i_6_n_2\ : STD_LOGIC;
  signal \red4__9_i_6_n_3\ : STD_LOGIC;
  signal \red4__9_i_6_n_4\ : STD_LOGIC;
  signal \red4__9_i_6_n_5\ : STD_LOGIC;
  signal \red4__9_i_6_n_6\ : STD_LOGIC;
  signal \red4__9_i_6_n_7\ : STD_LOGIC;
  signal \red4__9_i_70_n_0\ : STD_LOGIC;
  signal \red4__9_i_71_n_0\ : STD_LOGIC;
  signal \red4__9_i_72_n_0\ : STD_LOGIC;
  signal \red4__9_i_73_n_0\ : STD_LOGIC;
  signal \red4__9_i_74_n_0\ : STD_LOGIC;
  signal \red4__9_i_75_n_0\ : STD_LOGIC;
  signal \red4__9_i_7_n_0\ : STD_LOGIC;
  signal \red4__9_i_8_n_0\ : STD_LOGIC;
  signal \red4__9_i_9_n_0\ : STD_LOGIC;
  signal \red4__9_n_100\ : STD_LOGIC;
  signal \red4__9_n_101\ : STD_LOGIC;
  signal \red4__9_n_102\ : STD_LOGIC;
  signal \red4__9_n_103\ : STD_LOGIC;
  signal \red4__9_n_104\ : STD_LOGIC;
  signal \red4__9_n_105\ : STD_LOGIC;
  signal \red4__9_n_106\ : STD_LOGIC;
  signal \red4__9_n_107\ : STD_LOGIC;
  signal \red4__9_n_108\ : STD_LOGIC;
  signal \red4__9_n_109\ : STD_LOGIC;
  signal \red4__9_n_110\ : STD_LOGIC;
  signal \red4__9_n_111\ : STD_LOGIC;
  signal \red4__9_n_112\ : STD_LOGIC;
  signal \red4__9_n_113\ : STD_LOGIC;
  signal \red4__9_n_114\ : STD_LOGIC;
  signal \red4__9_n_115\ : STD_LOGIC;
  signal \red4__9_n_116\ : STD_LOGIC;
  signal \red4__9_n_117\ : STD_LOGIC;
  signal \red4__9_n_118\ : STD_LOGIC;
  signal \red4__9_n_119\ : STD_LOGIC;
  signal \red4__9_n_120\ : STD_LOGIC;
  signal \red4__9_n_121\ : STD_LOGIC;
  signal \red4__9_n_122\ : STD_LOGIC;
  signal \red4__9_n_123\ : STD_LOGIC;
  signal \red4__9_n_124\ : STD_LOGIC;
  signal \red4__9_n_125\ : STD_LOGIC;
  signal \red4__9_n_126\ : STD_LOGIC;
  signal \red4__9_n_127\ : STD_LOGIC;
  signal \red4__9_n_128\ : STD_LOGIC;
  signal \red4__9_n_129\ : STD_LOGIC;
  signal \red4__9_n_130\ : STD_LOGIC;
  signal \red4__9_n_131\ : STD_LOGIC;
  signal \red4__9_n_132\ : STD_LOGIC;
  signal \red4__9_n_133\ : STD_LOGIC;
  signal \red4__9_n_134\ : STD_LOGIC;
  signal \red4__9_n_135\ : STD_LOGIC;
  signal \red4__9_n_136\ : STD_LOGIC;
  signal \red4__9_n_137\ : STD_LOGIC;
  signal \red4__9_n_138\ : STD_LOGIC;
  signal \red4__9_n_139\ : STD_LOGIC;
  signal \red4__9_n_140\ : STD_LOGIC;
  signal \red4__9_n_141\ : STD_LOGIC;
  signal \red4__9_n_142\ : STD_LOGIC;
  signal \red4__9_n_143\ : STD_LOGIC;
  signal \red4__9_n_144\ : STD_LOGIC;
  signal \red4__9_n_145\ : STD_LOGIC;
  signal \red4__9_n_146\ : STD_LOGIC;
  signal \red4__9_n_147\ : STD_LOGIC;
  signal \red4__9_n_148\ : STD_LOGIC;
  signal \red4__9_n_149\ : STD_LOGIC;
  signal \red4__9_n_150\ : STD_LOGIC;
  signal \red4__9_n_151\ : STD_LOGIC;
  signal \red4__9_n_152\ : STD_LOGIC;
  signal \red4__9_n_153\ : STD_LOGIC;
  signal \red4__9_n_58\ : STD_LOGIC;
  signal \red4__9_n_59\ : STD_LOGIC;
  signal \red4__9_n_60\ : STD_LOGIC;
  signal \red4__9_n_61\ : STD_LOGIC;
  signal \red4__9_n_62\ : STD_LOGIC;
  signal \red4__9_n_63\ : STD_LOGIC;
  signal \red4__9_n_64\ : STD_LOGIC;
  signal \red4__9_n_65\ : STD_LOGIC;
  signal \red4__9_n_66\ : STD_LOGIC;
  signal \red4__9_n_67\ : STD_LOGIC;
  signal \red4__9_n_68\ : STD_LOGIC;
  signal \red4__9_n_69\ : STD_LOGIC;
  signal \red4__9_n_70\ : STD_LOGIC;
  signal \red4__9_n_71\ : STD_LOGIC;
  signal \red4__9_n_72\ : STD_LOGIC;
  signal \red4__9_n_73\ : STD_LOGIC;
  signal \red4__9_n_74\ : STD_LOGIC;
  signal \red4__9_n_75\ : STD_LOGIC;
  signal \red4__9_n_76\ : STD_LOGIC;
  signal \red4__9_n_77\ : STD_LOGIC;
  signal \red4__9_n_78\ : STD_LOGIC;
  signal \red4__9_n_79\ : STD_LOGIC;
  signal \red4__9_n_80\ : STD_LOGIC;
  signal \red4__9_n_81\ : STD_LOGIC;
  signal \red4__9_n_82\ : STD_LOGIC;
  signal \red4__9_n_83\ : STD_LOGIC;
  signal \red4__9_n_84\ : STD_LOGIC;
  signal \red4__9_n_85\ : STD_LOGIC;
  signal \red4__9_n_86\ : STD_LOGIC;
  signal \red4__9_n_87\ : STD_LOGIC;
  signal \red4__9_n_88\ : STD_LOGIC;
  signal \red4__9_n_89\ : STD_LOGIC;
  signal \red4__9_n_90\ : STD_LOGIC;
  signal \red4__9_n_91\ : STD_LOGIC;
  signal \red4__9_n_92\ : STD_LOGIC;
  signal \red4__9_n_93\ : STD_LOGIC;
  signal \red4__9_n_94\ : STD_LOGIC;
  signal \red4__9_n_95\ : STD_LOGIC;
  signal \red4__9_n_96\ : STD_LOGIC;
  signal \red4__9_n_97\ : STD_LOGIC;
  signal \red4__9_n_98\ : STD_LOGIC;
  signal \red4__9_n_99\ : STD_LOGIC;
  signal red4_i_100_n_0 : STD_LOGIC;
  signal red4_i_101_n_0 : STD_LOGIC;
  signal red4_i_102_n_0 : STD_LOGIC;
  signal red4_i_103_n_0 : STD_LOGIC;
  signal red4_i_104_n_0 : STD_LOGIC;
  signal red4_i_104_n_1 : STD_LOGIC;
  signal red4_i_104_n_2 : STD_LOGIC;
  signal red4_i_104_n_3 : STD_LOGIC;
  signal red4_i_104_n_4 : STD_LOGIC;
  signal red4_i_104_n_5 : STD_LOGIC;
  signal red4_i_104_n_6 : STD_LOGIC;
  signal red4_i_104_n_7 : STD_LOGIC;
  signal red4_i_105_n_0 : STD_LOGIC;
  signal red4_i_106_n_0 : STD_LOGIC;
  signal red4_i_107_n_0 : STD_LOGIC;
  signal red4_i_108_n_0 : STD_LOGIC;
  signal red4_i_109_n_0 : STD_LOGIC;
  signal red4_i_109_n_1 : STD_LOGIC;
  signal red4_i_109_n_2 : STD_LOGIC;
  signal red4_i_109_n_3 : STD_LOGIC;
  signal red4_i_109_n_4 : STD_LOGIC;
  signal red4_i_109_n_5 : STD_LOGIC;
  signal red4_i_109_n_6 : STD_LOGIC;
  signal red4_i_109_n_7 : STD_LOGIC;
  signal red4_i_10_n_0 : STD_LOGIC;
  signal red4_i_10_n_1 : STD_LOGIC;
  signal red4_i_10_n_2 : STD_LOGIC;
  signal red4_i_10_n_3 : STD_LOGIC;
  signal red4_i_10_n_4 : STD_LOGIC;
  signal red4_i_10_n_5 : STD_LOGIC;
  signal red4_i_10_n_6 : STD_LOGIC;
  signal red4_i_10_n_7 : STD_LOGIC;
  signal red4_i_110_n_0 : STD_LOGIC;
  signal red4_i_111_n_0 : STD_LOGIC;
  signal red4_i_112_n_0 : STD_LOGIC;
  signal red4_i_113_n_0 : STD_LOGIC;
  signal red4_i_114_n_0 : STD_LOGIC;
  signal red4_i_115_n_0 : STD_LOGIC;
  signal red4_i_116_n_0 : STD_LOGIC;
  signal red4_i_117_n_0 : STD_LOGIC;
  signal red4_i_118_n_0 : STD_LOGIC;
  signal red4_i_119_n_0 : STD_LOGIC;
  signal red4_i_11_n_0 : STD_LOGIC;
  signal red4_i_11_n_1 : STD_LOGIC;
  signal red4_i_11_n_2 : STD_LOGIC;
  signal red4_i_11_n_3 : STD_LOGIC;
  signal red4_i_11_n_4 : STD_LOGIC;
  signal red4_i_11_n_5 : STD_LOGIC;
  signal red4_i_11_n_6 : STD_LOGIC;
  signal red4_i_11_n_7 : STD_LOGIC;
  signal red4_i_120_n_0 : STD_LOGIC;
  signal red4_i_121_n_0 : STD_LOGIC;
  signal red4_i_122_n_0 : STD_LOGIC;
  signal red4_i_123_n_0 : STD_LOGIC;
  signal red4_i_124_n_0 : STD_LOGIC;
  signal red4_i_125_n_0 : STD_LOGIC;
  signal red4_i_126_n_0 : STD_LOGIC;
  signal red4_i_127_n_0 : STD_LOGIC;
  signal red4_i_128_n_0 : STD_LOGIC;
  signal red4_i_129_n_0 : STD_LOGIC;
  signal red4_i_12_n_0 : STD_LOGIC;
  signal red4_i_130_n_0 : STD_LOGIC;
  signal red4_i_131_n_0 : STD_LOGIC;
  signal red4_i_132_n_0 : STD_LOGIC;
  signal red4_i_133_n_0 : STD_LOGIC;
  signal red4_i_134_n_0 : STD_LOGIC;
  signal red4_i_135_n_0 : STD_LOGIC;
  signal red4_i_136_n_0 : STD_LOGIC;
  signal red4_i_137_n_0 : STD_LOGIC;
  signal red4_i_138_n_0 : STD_LOGIC;
  signal red4_i_139_n_0 : STD_LOGIC;
  signal red4_i_13_n_0 : STD_LOGIC;
  signal red4_i_140_n_0 : STD_LOGIC;
  signal red4_i_141_n_0 : STD_LOGIC;
  signal red4_i_142_n_0 : STD_LOGIC;
  signal red4_i_143_n_0 : STD_LOGIC;
  signal red4_i_144_n_0 : STD_LOGIC;
  signal red4_i_145_n_0 : STD_LOGIC;
  signal red4_i_146_n_0 : STD_LOGIC;
  signal red4_i_147_n_0 : STD_LOGIC;
  signal red4_i_148_n_0 : STD_LOGIC;
  signal red4_i_14_n_0 : STD_LOGIC;
  signal red4_i_15_n_0 : STD_LOGIC;
  signal red4_i_16_n_0 : STD_LOGIC;
  signal red4_i_16_n_1 : STD_LOGIC;
  signal red4_i_16_n_2 : STD_LOGIC;
  signal red4_i_16_n_3 : STD_LOGIC;
  signal red4_i_16_n_4 : STD_LOGIC;
  signal red4_i_16_n_5 : STD_LOGIC;
  signal red4_i_16_n_6 : STD_LOGIC;
  signal red4_i_16_n_7 : STD_LOGIC;
  signal red4_i_17_n_0 : STD_LOGIC;
  signal red4_i_18_n_0 : STD_LOGIC;
  signal red4_i_19_n_0 : STD_LOGIC;
  signal red4_i_1_n_0 : STD_LOGIC;
  signal red4_i_1_n_1 : STD_LOGIC;
  signal red4_i_1_n_2 : STD_LOGIC;
  signal red4_i_1_n_3 : STD_LOGIC;
  signal red4_i_1_n_4 : STD_LOGIC;
  signal red4_i_1_n_5 : STD_LOGIC;
  signal red4_i_1_n_6 : STD_LOGIC;
  signal red4_i_1_n_7 : STD_LOGIC;
  signal red4_i_20_n_0 : STD_LOGIC;
  signal red4_i_21_n_0 : STD_LOGIC;
  signal red4_i_21_n_1 : STD_LOGIC;
  signal red4_i_21_n_2 : STD_LOGIC;
  signal red4_i_21_n_3 : STD_LOGIC;
  signal red4_i_21_n_4 : STD_LOGIC;
  signal red4_i_21_n_5 : STD_LOGIC;
  signal red4_i_21_n_6 : STD_LOGIC;
  signal red4_i_21_n_7 : STD_LOGIC;
  signal red4_i_22_n_0 : STD_LOGIC;
  signal red4_i_23_n_0 : STD_LOGIC;
  signal red4_i_24_n_0 : STD_LOGIC;
  signal red4_i_25_n_0 : STD_LOGIC;
  signal red4_i_26_n_0 : STD_LOGIC;
  signal red4_i_26_n_1 : STD_LOGIC;
  signal red4_i_26_n_2 : STD_LOGIC;
  signal red4_i_26_n_3 : STD_LOGIC;
  signal red4_i_26_n_4 : STD_LOGIC;
  signal red4_i_26_n_5 : STD_LOGIC;
  signal red4_i_26_n_6 : STD_LOGIC;
  signal red4_i_26_n_7 : STD_LOGIC;
  signal red4_i_27_n_0 : STD_LOGIC;
  signal red4_i_28_n_0 : STD_LOGIC;
  signal red4_i_29_n_0 : STD_LOGIC;
  signal red4_i_2_n_0 : STD_LOGIC;
  signal red4_i_2_n_1 : STD_LOGIC;
  signal red4_i_2_n_2 : STD_LOGIC;
  signal red4_i_2_n_3 : STD_LOGIC;
  signal red4_i_2_n_4 : STD_LOGIC;
  signal red4_i_2_n_5 : STD_LOGIC;
  signal red4_i_2_n_6 : STD_LOGIC;
  signal red4_i_2_n_7 : STD_LOGIC;
  signal red4_i_30_n_0 : STD_LOGIC;
  signal red4_i_31_n_0 : STD_LOGIC;
  signal red4_i_31_n_1 : STD_LOGIC;
  signal red4_i_31_n_2 : STD_LOGIC;
  signal red4_i_31_n_3 : STD_LOGIC;
  signal red4_i_31_n_4 : STD_LOGIC;
  signal red4_i_31_n_5 : STD_LOGIC;
  signal red4_i_31_n_6 : STD_LOGIC;
  signal red4_i_31_n_7 : STD_LOGIC;
  signal red4_i_32_n_0 : STD_LOGIC;
  signal red4_i_33_n_0 : STD_LOGIC;
  signal red4_i_34_n_0 : STD_LOGIC;
  signal red4_i_35_n_0 : STD_LOGIC;
  signal red4_i_36_n_0 : STD_LOGIC;
  signal red4_i_36_n_1 : STD_LOGIC;
  signal red4_i_36_n_2 : STD_LOGIC;
  signal red4_i_36_n_3 : STD_LOGIC;
  signal red4_i_36_n_4 : STD_LOGIC;
  signal red4_i_36_n_5 : STD_LOGIC;
  signal red4_i_36_n_6 : STD_LOGIC;
  signal red4_i_36_n_7 : STD_LOGIC;
  signal red4_i_37_n_0 : STD_LOGIC;
  signal red4_i_38_n_0 : STD_LOGIC;
  signal red4_i_39_n_0 : STD_LOGIC;
  signal red4_i_3_n_0 : STD_LOGIC;
  signal red4_i_3_n_1 : STD_LOGIC;
  signal red4_i_3_n_2 : STD_LOGIC;
  signal red4_i_3_n_3 : STD_LOGIC;
  signal red4_i_3_n_4 : STD_LOGIC;
  signal red4_i_3_n_5 : STD_LOGIC;
  signal red4_i_3_n_6 : STD_LOGIC;
  signal red4_i_3_n_7 : STD_LOGIC;
  signal red4_i_40_n_0 : STD_LOGIC;
  signal red4_i_41_n_0 : STD_LOGIC;
  signal red4_i_41_n_1 : STD_LOGIC;
  signal red4_i_41_n_2 : STD_LOGIC;
  signal red4_i_41_n_3 : STD_LOGIC;
  signal red4_i_41_n_4 : STD_LOGIC;
  signal red4_i_41_n_5 : STD_LOGIC;
  signal red4_i_41_n_6 : STD_LOGIC;
  signal red4_i_41_n_7 : STD_LOGIC;
  signal red4_i_42_n_0 : STD_LOGIC;
  signal red4_i_43_n_0 : STD_LOGIC;
  signal red4_i_44_n_0 : STD_LOGIC;
  signal red4_i_45_n_0 : STD_LOGIC;
  signal red4_i_46_n_0 : STD_LOGIC;
  signal red4_i_46_n_1 : STD_LOGIC;
  signal red4_i_46_n_2 : STD_LOGIC;
  signal red4_i_46_n_3 : STD_LOGIC;
  signal red4_i_46_n_4 : STD_LOGIC;
  signal red4_i_46_n_5 : STD_LOGIC;
  signal red4_i_46_n_6 : STD_LOGIC;
  signal red4_i_46_n_7 : STD_LOGIC;
  signal red4_i_47_n_0 : STD_LOGIC;
  signal red4_i_48_n_0 : STD_LOGIC;
  signal red4_i_49_n_0 : STD_LOGIC;
  signal red4_i_4_n_0 : STD_LOGIC;
  signal red4_i_4_n_1 : STD_LOGIC;
  signal red4_i_4_n_2 : STD_LOGIC;
  signal red4_i_4_n_3 : STD_LOGIC;
  signal red4_i_4_n_4 : STD_LOGIC;
  signal red4_i_4_n_5 : STD_LOGIC;
  signal red4_i_4_n_6 : STD_LOGIC;
  signal red4_i_4_n_7 : STD_LOGIC;
  signal red4_i_50_n_0 : STD_LOGIC;
  signal red4_i_51_n_0 : STD_LOGIC;
  signal red4_i_51_n_1 : STD_LOGIC;
  signal red4_i_51_n_2 : STD_LOGIC;
  signal red4_i_51_n_3 : STD_LOGIC;
  signal red4_i_51_n_4 : STD_LOGIC;
  signal red4_i_51_n_5 : STD_LOGIC;
  signal red4_i_51_n_6 : STD_LOGIC;
  signal red4_i_51_n_7 : STD_LOGIC;
  signal red4_i_52_n_0 : STD_LOGIC;
  signal red4_i_53_n_0 : STD_LOGIC;
  signal red4_i_54_n_0 : STD_LOGIC;
  signal red4_i_55_n_0 : STD_LOGIC;
  signal red4_i_56_n_0 : STD_LOGIC;
  signal red4_i_56_n_1 : STD_LOGIC;
  signal red4_i_56_n_2 : STD_LOGIC;
  signal red4_i_56_n_3 : STD_LOGIC;
  signal red4_i_56_n_4 : STD_LOGIC;
  signal red4_i_56_n_5 : STD_LOGIC;
  signal red4_i_56_n_6 : STD_LOGIC;
  signal red4_i_56_n_7 : STD_LOGIC;
  signal red4_i_57_n_0 : STD_LOGIC;
  signal red4_i_58_n_0 : STD_LOGIC;
  signal red4_i_59_n_0 : STD_LOGIC;
  signal red4_i_5_n_0 : STD_LOGIC;
  signal red4_i_5_n_1 : STD_LOGIC;
  signal red4_i_5_n_2 : STD_LOGIC;
  signal red4_i_5_n_3 : STD_LOGIC;
  signal red4_i_5_n_4 : STD_LOGIC;
  signal red4_i_5_n_5 : STD_LOGIC;
  signal red4_i_5_n_6 : STD_LOGIC;
  signal red4_i_5_n_7 : STD_LOGIC;
  signal red4_i_60_n_0 : STD_LOGIC;
  signal red4_i_61_n_0 : STD_LOGIC;
  signal red4_i_62_n_0 : STD_LOGIC;
  signal red4_i_63_n_0 : STD_LOGIC;
  signal red4_i_64_n_0 : STD_LOGIC;
  signal red4_i_65_n_0 : STD_LOGIC;
  signal red4_i_65_n_1 : STD_LOGIC;
  signal red4_i_65_n_2 : STD_LOGIC;
  signal red4_i_65_n_3 : STD_LOGIC;
  signal red4_i_65_n_4 : STD_LOGIC;
  signal red4_i_65_n_5 : STD_LOGIC;
  signal red4_i_65_n_6 : STD_LOGIC;
  signal red4_i_65_n_7 : STD_LOGIC;
  signal red4_i_66_n_0 : STD_LOGIC;
  signal red4_i_67_n_0 : STD_LOGIC;
  signal red4_i_68_n_0 : STD_LOGIC;
  signal red4_i_69_n_0 : STD_LOGIC;
  signal red4_i_6_n_0 : STD_LOGIC;
  signal red4_i_6_n_1 : STD_LOGIC;
  signal red4_i_6_n_2 : STD_LOGIC;
  signal red4_i_6_n_3 : STD_LOGIC;
  signal red4_i_6_n_5 : STD_LOGIC;
  signal red4_i_6_n_6 : STD_LOGIC;
  signal red4_i_6_n_7 : STD_LOGIC;
  signal red4_i_70_n_0 : STD_LOGIC;
  signal red4_i_70_n_1 : STD_LOGIC;
  signal red4_i_70_n_2 : STD_LOGIC;
  signal red4_i_70_n_3 : STD_LOGIC;
  signal red4_i_70_n_4 : STD_LOGIC;
  signal red4_i_70_n_5 : STD_LOGIC;
  signal red4_i_70_n_6 : STD_LOGIC;
  signal red4_i_70_n_7 : STD_LOGIC;
  signal red4_i_71_n_0 : STD_LOGIC;
  signal red4_i_72_n_0 : STD_LOGIC;
  signal red4_i_73_n_0 : STD_LOGIC;
  signal red4_i_74_n_0 : STD_LOGIC;
  signal red4_i_75_n_0 : STD_LOGIC;
  signal red4_i_75_n_1 : STD_LOGIC;
  signal red4_i_75_n_2 : STD_LOGIC;
  signal red4_i_75_n_3 : STD_LOGIC;
  signal red4_i_75_n_4 : STD_LOGIC;
  signal red4_i_75_n_5 : STD_LOGIC;
  signal red4_i_75_n_6 : STD_LOGIC;
  signal red4_i_75_n_7 : STD_LOGIC;
  signal red4_i_76_n_0 : STD_LOGIC;
  signal red4_i_77_n_0 : STD_LOGIC;
  signal red4_i_78_n_0 : STD_LOGIC;
  signal red4_i_79_n_0 : STD_LOGIC;
  signal red4_i_7_n_0 : STD_LOGIC;
  signal red4_i_7_n_1 : STD_LOGIC;
  signal red4_i_7_n_2 : STD_LOGIC;
  signal red4_i_7_n_3 : STD_LOGIC;
  signal red4_i_7_n_4 : STD_LOGIC;
  signal red4_i_7_n_5 : STD_LOGIC;
  signal red4_i_7_n_6 : STD_LOGIC;
  signal red4_i_7_n_7 : STD_LOGIC;
  signal red4_i_80_n_0 : STD_LOGIC;
  signal red4_i_80_n_1 : STD_LOGIC;
  signal red4_i_80_n_2 : STD_LOGIC;
  signal red4_i_80_n_3 : STD_LOGIC;
  signal red4_i_80_n_4 : STD_LOGIC;
  signal red4_i_80_n_5 : STD_LOGIC;
  signal red4_i_80_n_6 : STD_LOGIC;
  signal red4_i_80_n_7 : STD_LOGIC;
  signal red4_i_81_n_0 : STD_LOGIC;
  signal red4_i_82_n_0 : STD_LOGIC;
  signal red4_i_83_n_0 : STD_LOGIC;
  signal red4_i_84_n_0 : STD_LOGIC;
  signal red4_i_84_n_1 : STD_LOGIC;
  signal red4_i_84_n_2 : STD_LOGIC;
  signal red4_i_84_n_3 : STD_LOGIC;
  signal red4_i_84_n_4 : STD_LOGIC;
  signal red4_i_84_n_5 : STD_LOGIC;
  signal red4_i_84_n_6 : STD_LOGIC;
  signal red4_i_84_n_7 : STD_LOGIC;
  signal red4_i_85_n_0 : STD_LOGIC;
  signal red4_i_86_n_0 : STD_LOGIC;
  signal red4_i_87_n_0 : STD_LOGIC;
  signal red4_i_88_n_0 : STD_LOGIC;
  signal red4_i_89_n_0 : STD_LOGIC;
  signal red4_i_89_n_1 : STD_LOGIC;
  signal red4_i_89_n_2 : STD_LOGIC;
  signal red4_i_89_n_3 : STD_LOGIC;
  signal red4_i_89_n_4 : STD_LOGIC;
  signal red4_i_89_n_5 : STD_LOGIC;
  signal red4_i_89_n_6 : STD_LOGIC;
  signal red4_i_89_n_7 : STD_LOGIC;
  signal red4_i_8_n_0 : STD_LOGIC;
  signal red4_i_8_n_1 : STD_LOGIC;
  signal red4_i_8_n_2 : STD_LOGIC;
  signal red4_i_8_n_3 : STD_LOGIC;
  signal red4_i_8_n_4 : STD_LOGIC;
  signal red4_i_8_n_5 : STD_LOGIC;
  signal red4_i_8_n_6 : STD_LOGIC;
  signal red4_i_8_n_7 : STD_LOGIC;
  signal red4_i_90_n_0 : STD_LOGIC;
  signal red4_i_91_n_0 : STD_LOGIC;
  signal red4_i_92_n_0 : STD_LOGIC;
  signal red4_i_93_n_0 : STD_LOGIC;
  signal red4_i_94_n_0 : STD_LOGIC;
  signal red4_i_94_n_1 : STD_LOGIC;
  signal red4_i_94_n_2 : STD_LOGIC;
  signal red4_i_94_n_3 : STD_LOGIC;
  signal red4_i_94_n_4 : STD_LOGIC;
  signal red4_i_94_n_5 : STD_LOGIC;
  signal red4_i_94_n_6 : STD_LOGIC;
  signal red4_i_94_n_7 : STD_LOGIC;
  signal red4_i_95_n_0 : STD_LOGIC;
  signal red4_i_96_n_0 : STD_LOGIC;
  signal red4_i_97_n_0 : STD_LOGIC;
  signal red4_i_98_n_0 : STD_LOGIC;
  signal red4_i_99_n_0 : STD_LOGIC;
  signal red4_i_99_n_1 : STD_LOGIC;
  signal red4_i_99_n_2 : STD_LOGIC;
  signal red4_i_99_n_3 : STD_LOGIC;
  signal red4_i_99_n_4 : STD_LOGIC;
  signal red4_i_99_n_5 : STD_LOGIC;
  signal red4_i_99_n_6 : STD_LOGIC;
  signal red4_i_99_n_7 : STD_LOGIC;
  signal red4_i_9_n_0 : STD_LOGIC;
  signal red4_i_9_n_1 : STD_LOGIC;
  signal red4_i_9_n_2 : STD_LOGIC;
  signal red4_i_9_n_3 : STD_LOGIC;
  signal red4_i_9_n_4 : STD_LOGIC;
  signal red4_i_9_n_5 : STD_LOGIC;
  signal red4_i_9_n_6 : STD_LOGIC;
  signal red4_i_9_n_7 : STD_LOGIC;
  signal red4_n_100 : STD_LOGIC;
  signal red4_n_101 : STD_LOGIC;
  signal red4_n_102 : STD_LOGIC;
  signal red4_n_103 : STD_LOGIC;
  signal red4_n_104 : STD_LOGIC;
  signal red4_n_105 : STD_LOGIC;
  signal red4_n_106 : STD_LOGIC;
  signal red4_n_107 : STD_LOGIC;
  signal red4_n_108 : STD_LOGIC;
  signal red4_n_109 : STD_LOGIC;
  signal red4_n_110 : STD_LOGIC;
  signal red4_n_111 : STD_LOGIC;
  signal red4_n_112 : STD_LOGIC;
  signal red4_n_113 : STD_LOGIC;
  signal red4_n_114 : STD_LOGIC;
  signal red4_n_115 : STD_LOGIC;
  signal red4_n_116 : STD_LOGIC;
  signal red4_n_117 : STD_LOGIC;
  signal red4_n_118 : STD_LOGIC;
  signal red4_n_119 : STD_LOGIC;
  signal red4_n_120 : STD_LOGIC;
  signal red4_n_121 : STD_LOGIC;
  signal red4_n_122 : STD_LOGIC;
  signal red4_n_123 : STD_LOGIC;
  signal red4_n_124 : STD_LOGIC;
  signal red4_n_125 : STD_LOGIC;
  signal red4_n_126 : STD_LOGIC;
  signal red4_n_127 : STD_LOGIC;
  signal red4_n_128 : STD_LOGIC;
  signal red4_n_129 : STD_LOGIC;
  signal red4_n_130 : STD_LOGIC;
  signal red4_n_131 : STD_LOGIC;
  signal red4_n_132 : STD_LOGIC;
  signal red4_n_133 : STD_LOGIC;
  signal red4_n_134 : STD_LOGIC;
  signal red4_n_135 : STD_LOGIC;
  signal red4_n_136 : STD_LOGIC;
  signal red4_n_137 : STD_LOGIC;
  signal red4_n_138 : STD_LOGIC;
  signal red4_n_139 : STD_LOGIC;
  signal red4_n_140 : STD_LOGIC;
  signal red4_n_141 : STD_LOGIC;
  signal red4_n_142 : STD_LOGIC;
  signal red4_n_143 : STD_LOGIC;
  signal red4_n_144 : STD_LOGIC;
  signal red4_n_145 : STD_LOGIC;
  signal red4_n_146 : STD_LOGIC;
  signal red4_n_147 : STD_LOGIC;
  signal red4_n_148 : STD_LOGIC;
  signal red4_n_149 : STD_LOGIC;
  signal red4_n_150 : STD_LOGIC;
  signal red4_n_151 : STD_LOGIC;
  signal red4_n_152 : STD_LOGIC;
  signal red4_n_153 : STD_LOGIC;
  signal red4_n_58 : STD_LOGIC;
  signal red4_n_59 : STD_LOGIC;
  signal red4_n_60 : STD_LOGIC;
  signal red4_n_61 : STD_LOGIC;
  signal red4_n_62 : STD_LOGIC;
  signal red4_n_63 : STD_LOGIC;
  signal red4_n_64 : STD_LOGIC;
  signal red4_n_65 : STD_LOGIC;
  signal red4_n_66 : STD_LOGIC;
  signal red4_n_67 : STD_LOGIC;
  signal red4_n_68 : STD_LOGIC;
  signal red4_n_69 : STD_LOGIC;
  signal red4_n_70 : STD_LOGIC;
  signal red4_n_71 : STD_LOGIC;
  signal red4_n_72 : STD_LOGIC;
  signal red4_n_73 : STD_LOGIC;
  signal red4_n_74 : STD_LOGIC;
  signal red4_n_75 : STD_LOGIC;
  signal red4_n_76 : STD_LOGIC;
  signal red4_n_77 : STD_LOGIC;
  signal red4_n_78 : STD_LOGIC;
  signal red4_n_79 : STD_LOGIC;
  signal red4_n_80 : STD_LOGIC;
  signal red4_n_81 : STD_LOGIC;
  signal red4_n_82 : STD_LOGIC;
  signal red4_n_83 : STD_LOGIC;
  signal red4_n_84 : STD_LOGIC;
  signal red4_n_85 : STD_LOGIC;
  signal red4_n_86 : STD_LOGIC;
  signal red4_n_87 : STD_LOGIC;
  signal red4_n_88 : STD_LOGIC;
  signal red4_n_89 : STD_LOGIC;
  signal red4_n_90 : STD_LOGIC;
  signal red4_n_91 : STD_LOGIC;
  signal red4_n_92 : STD_LOGIC;
  signal red4_n_93 : STD_LOGIC;
  signal red4_n_94 : STD_LOGIC;
  signal red4_n_95 : STD_LOGIC;
  signal red4_n_96 : STD_LOGIC;
  signal red4_n_97 : STD_LOGIC;
  signal red4_n_98 : STD_LOGIC;
  signal red4_n_99 : STD_LOGIC;
  signal \^red5\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \red6__0_n_100\ : STD_LOGIC;
  signal \red6__0_n_101\ : STD_LOGIC;
  signal \red6__0_n_102\ : STD_LOGIC;
  signal \red6__0_n_103\ : STD_LOGIC;
  signal \red6__0_n_104\ : STD_LOGIC;
  signal \red6__0_n_105\ : STD_LOGIC;
  signal \red6__0_n_58\ : STD_LOGIC;
  signal \red6__0_n_59\ : STD_LOGIC;
  signal \red6__0_n_60\ : STD_LOGIC;
  signal \red6__0_n_61\ : STD_LOGIC;
  signal \red6__0_n_62\ : STD_LOGIC;
  signal \red6__0_n_63\ : STD_LOGIC;
  signal \red6__0_n_64\ : STD_LOGIC;
  signal \red6__0_n_65\ : STD_LOGIC;
  signal \red6__0_n_66\ : STD_LOGIC;
  signal \red6__0_n_67\ : STD_LOGIC;
  signal \red6__0_n_68\ : STD_LOGIC;
  signal \red6__0_n_69\ : STD_LOGIC;
  signal \red6__0_n_70\ : STD_LOGIC;
  signal \red6__0_n_71\ : STD_LOGIC;
  signal \red6__0_n_72\ : STD_LOGIC;
  signal \red6__0_n_73\ : STD_LOGIC;
  signal \red6__0_n_74\ : STD_LOGIC;
  signal \red6__0_n_75\ : STD_LOGIC;
  signal \red6__0_n_76\ : STD_LOGIC;
  signal \red6__0_n_77\ : STD_LOGIC;
  signal \red6__0_n_78\ : STD_LOGIC;
  signal \red6__0_n_79\ : STD_LOGIC;
  signal \red6__0_n_80\ : STD_LOGIC;
  signal \red6__0_n_81\ : STD_LOGIC;
  signal \red6__0_n_82\ : STD_LOGIC;
  signal \red6__0_n_83\ : STD_LOGIC;
  signal \red6__0_n_84\ : STD_LOGIC;
  signal \red6__0_n_85\ : STD_LOGIC;
  signal \red6__0_n_86\ : STD_LOGIC;
  signal \red6__0_n_87\ : STD_LOGIC;
  signal \red6__0_n_88\ : STD_LOGIC;
  signal \red6__0_n_89\ : STD_LOGIC;
  signal \red6__0_n_90\ : STD_LOGIC;
  signal \red6__0_n_91\ : STD_LOGIC;
  signal \red6__0_n_92\ : STD_LOGIC;
  signal \red6__0_n_93\ : STD_LOGIC;
  signal \red6__0_n_94\ : STD_LOGIC;
  signal \red6__0_n_95\ : STD_LOGIC;
  signal \red6__0_n_96\ : STD_LOGIC;
  signal \red6__0_n_97\ : STD_LOGIC;
  signal \red6__0_n_98\ : STD_LOGIC;
  signal \red6__0_n_99\ : STD_LOGIC;
  signal \red6__10_n_100\ : STD_LOGIC;
  signal \red6__10_n_101\ : STD_LOGIC;
  signal \red6__10_n_102\ : STD_LOGIC;
  signal \red6__10_n_103\ : STD_LOGIC;
  signal \red6__10_n_104\ : STD_LOGIC;
  signal \red6__10_n_105\ : STD_LOGIC;
  signal \red6__10_n_58\ : STD_LOGIC;
  signal \red6__10_n_59\ : STD_LOGIC;
  signal \red6__10_n_60\ : STD_LOGIC;
  signal \red6__10_n_61\ : STD_LOGIC;
  signal \red6__10_n_62\ : STD_LOGIC;
  signal \red6__10_n_63\ : STD_LOGIC;
  signal \red6__10_n_64\ : STD_LOGIC;
  signal \red6__10_n_65\ : STD_LOGIC;
  signal \red6__10_n_66\ : STD_LOGIC;
  signal \red6__10_n_67\ : STD_LOGIC;
  signal \red6__10_n_68\ : STD_LOGIC;
  signal \red6__10_n_69\ : STD_LOGIC;
  signal \red6__10_n_70\ : STD_LOGIC;
  signal \red6__10_n_71\ : STD_LOGIC;
  signal \red6__10_n_72\ : STD_LOGIC;
  signal \red6__10_n_73\ : STD_LOGIC;
  signal \red6__10_n_74\ : STD_LOGIC;
  signal \red6__10_n_75\ : STD_LOGIC;
  signal \red6__10_n_76\ : STD_LOGIC;
  signal \red6__10_n_77\ : STD_LOGIC;
  signal \red6__10_n_78\ : STD_LOGIC;
  signal \red6__10_n_79\ : STD_LOGIC;
  signal \red6__10_n_80\ : STD_LOGIC;
  signal \red6__10_n_81\ : STD_LOGIC;
  signal \red6__10_n_82\ : STD_LOGIC;
  signal \red6__10_n_83\ : STD_LOGIC;
  signal \red6__10_n_84\ : STD_LOGIC;
  signal \red6__10_n_85\ : STD_LOGIC;
  signal \red6__10_n_86\ : STD_LOGIC;
  signal \red6__10_n_87\ : STD_LOGIC;
  signal \red6__10_n_88\ : STD_LOGIC;
  signal \red6__10_n_89\ : STD_LOGIC;
  signal \red6__10_n_90\ : STD_LOGIC;
  signal \red6__10_n_91\ : STD_LOGIC;
  signal \red6__10_n_92\ : STD_LOGIC;
  signal \red6__10_n_93\ : STD_LOGIC;
  signal \red6__10_n_94\ : STD_LOGIC;
  signal \red6__10_n_95\ : STD_LOGIC;
  signal \red6__10_n_96\ : STD_LOGIC;
  signal \red6__10_n_97\ : STD_LOGIC;
  signal \red6__10_n_98\ : STD_LOGIC;
  signal \red6__10_n_99\ : STD_LOGIC;
  signal \red6__11_i_11_n_0\ : STD_LOGIC;
  signal \red6__11_i_12_n_0\ : STD_LOGIC;
  signal \red6__11_i_14_n_0\ : STD_LOGIC;
  signal \red6__11_i_15_n_0\ : STD_LOGIC;
  signal \red6__11_i_16_n_0\ : STD_LOGIC;
  signal \red6__11_i_17_n_0\ : STD_LOGIC;
  signal \red6__11_i_19_n_0\ : STD_LOGIC;
  signal \red6__11_i_20_n_0\ : STD_LOGIC;
  signal \red6__11_i_21_n_0\ : STD_LOGIC;
  signal \red6__11_i_22_n_0\ : STD_LOGIC;
  signal \red6__11_i_24_n_0\ : STD_LOGIC;
  signal \red6__11_i_25_n_0\ : STD_LOGIC;
  signal \red6__11_i_26_n_0\ : STD_LOGIC;
  signal \red6__11_i_27_n_0\ : STD_LOGIC;
  signal \red6__11_i_29_n_0\ : STD_LOGIC;
  signal \red6__11_i_30_n_0\ : STD_LOGIC;
  signal \red6__11_i_31_n_0\ : STD_LOGIC;
  signal \red6__11_i_32_n_0\ : STD_LOGIC;
  signal \red6__11_i_9_n_0\ : STD_LOGIC;
  signal \red6__11_n_100\ : STD_LOGIC;
  signal \red6__11_n_101\ : STD_LOGIC;
  signal \red6__11_n_102\ : STD_LOGIC;
  signal \red6__11_n_103\ : STD_LOGIC;
  signal \red6__11_n_104\ : STD_LOGIC;
  signal \red6__11_n_105\ : STD_LOGIC;
  signal \red6__11_n_106\ : STD_LOGIC;
  signal \red6__11_n_107\ : STD_LOGIC;
  signal \red6__11_n_108\ : STD_LOGIC;
  signal \red6__11_n_109\ : STD_LOGIC;
  signal \red6__11_n_110\ : STD_LOGIC;
  signal \red6__11_n_111\ : STD_LOGIC;
  signal \red6__11_n_112\ : STD_LOGIC;
  signal \red6__11_n_113\ : STD_LOGIC;
  signal \red6__11_n_114\ : STD_LOGIC;
  signal \red6__11_n_115\ : STD_LOGIC;
  signal \red6__11_n_116\ : STD_LOGIC;
  signal \red6__11_n_117\ : STD_LOGIC;
  signal \red6__11_n_118\ : STD_LOGIC;
  signal \red6__11_n_119\ : STD_LOGIC;
  signal \red6__11_n_120\ : STD_LOGIC;
  signal \red6__11_n_121\ : STD_LOGIC;
  signal \red6__11_n_122\ : STD_LOGIC;
  signal \red6__11_n_123\ : STD_LOGIC;
  signal \red6__11_n_124\ : STD_LOGIC;
  signal \red6__11_n_125\ : STD_LOGIC;
  signal \red6__11_n_126\ : STD_LOGIC;
  signal \red6__11_n_127\ : STD_LOGIC;
  signal \red6__11_n_128\ : STD_LOGIC;
  signal \red6__11_n_129\ : STD_LOGIC;
  signal \red6__11_n_130\ : STD_LOGIC;
  signal \red6__11_n_131\ : STD_LOGIC;
  signal \red6__11_n_132\ : STD_LOGIC;
  signal \red6__11_n_133\ : STD_LOGIC;
  signal \red6__11_n_134\ : STD_LOGIC;
  signal \red6__11_n_135\ : STD_LOGIC;
  signal \red6__11_n_136\ : STD_LOGIC;
  signal \red6__11_n_137\ : STD_LOGIC;
  signal \red6__11_n_138\ : STD_LOGIC;
  signal \red6__11_n_139\ : STD_LOGIC;
  signal \red6__11_n_140\ : STD_LOGIC;
  signal \red6__11_n_141\ : STD_LOGIC;
  signal \red6__11_n_142\ : STD_LOGIC;
  signal \red6__11_n_143\ : STD_LOGIC;
  signal \red6__11_n_144\ : STD_LOGIC;
  signal \red6__11_n_145\ : STD_LOGIC;
  signal \red6__11_n_146\ : STD_LOGIC;
  signal \red6__11_n_147\ : STD_LOGIC;
  signal \red6__11_n_148\ : STD_LOGIC;
  signal \red6__11_n_149\ : STD_LOGIC;
  signal \red6__11_n_150\ : STD_LOGIC;
  signal \red6__11_n_151\ : STD_LOGIC;
  signal \red6__11_n_152\ : STD_LOGIC;
  signal \red6__11_n_153\ : STD_LOGIC;
  signal \red6__11_n_58\ : STD_LOGIC;
  signal \red6__11_n_59\ : STD_LOGIC;
  signal \red6__11_n_60\ : STD_LOGIC;
  signal \red6__11_n_61\ : STD_LOGIC;
  signal \red6__11_n_62\ : STD_LOGIC;
  signal \red6__11_n_63\ : STD_LOGIC;
  signal \red6__11_n_64\ : STD_LOGIC;
  signal \red6__11_n_65\ : STD_LOGIC;
  signal \red6__11_n_66\ : STD_LOGIC;
  signal \red6__11_n_67\ : STD_LOGIC;
  signal \red6__11_n_68\ : STD_LOGIC;
  signal \red6__11_n_69\ : STD_LOGIC;
  signal \red6__11_n_70\ : STD_LOGIC;
  signal \red6__11_n_71\ : STD_LOGIC;
  signal \red6__11_n_72\ : STD_LOGIC;
  signal \red6__11_n_73\ : STD_LOGIC;
  signal \red6__11_n_74\ : STD_LOGIC;
  signal \red6__11_n_75\ : STD_LOGIC;
  signal \red6__11_n_76\ : STD_LOGIC;
  signal \red6__11_n_77\ : STD_LOGIC;
  signal \red6__11_n_78\ : STD_LOGIC;
  signal \red6__11_n_79\ : STD_LOGIC;
  signal \red6__11_n_80\ : STD_LOGIC;
  signal \red6__11_n_81\ : STD_LOGIC;
  signal \red6__11_n_82\ : STD_LOGIC;
  signal \red6__11_n_83\ : STD_LOGIC;
  signal \red6__11_n_84\ : STD_LOGIC;
  signal \red6__11_n_85\ : STD_LOGIC;
  signal \red6__11_n_86\ : STD_LOGIC;
  signal \red6__11_n_87\ : STD_LOGIC;
  signal \red6__11_n_88\ : STD_LOGIC;
  signal \red6__11_n_89\ : STD_LOGIC;
  signal \red6__11_n_90\ : STD_LOGIC;
  signal \red6__11_n_91\ : STD_LOGIC;
  signal \red6__11_n_92\ : STD_LOGIC;
  signal \red6__11_n_93\ : STD_LOGIC;
  signal \red6__11_n_94\ : STD_LOGIC;
  signal \red6__11_n_95\ : STD_LOGIC;
  signal \red6__11_n_96\ : STD_LOGIC;
  signal \red6__11_n_97\ : STD_LOGIC;
  signal \red6__11_n_98\ : STD_LOGIC;
  signal \red6__11_n_99\ : STD_LOGIC;
  signal \red6__12_n_100\ : STD_LOGIC;
  signal \red6__12_n_101\ : STD_LOGIC;
  signal \red6__12_n_102\ : STD_LOGIC;
  signal \red6__12_n_103\ : STD_LOGIC;
  signal \red6__12_n_104\ : STD_LOGIC;
  signal \red6__12_n_105\ : STD_LOGIC;
  signal \red6__12_n_58\ : STD_LOGIC;
  signal \red6__12_n_59\ : STD_LOGIC;
  signal \red6__12_n_60\ : STD_LOGIC;
  signal \red6__12_n_61\ : STD_LOGIC;
  signal \red6__12_n_62\ : STD_LOGIC;
  signal \red6__12_n_63\ : STD_LOGIC;
  signal \red6__12_n_64\ : STD_LOGIC;
  signal \red6__12_n_65\ : STD_LOGIC;
  signal \red6__12_n_66\ : STD_LOGIC;
  signal \red6__12_n_67\ : STD_LOGIC;
  signal \red6__12_n_68\ : STD_LOGIC;
  signal \red6__12_n_69\ : STD_LOGIC;
  signal \red6__12_n_70\ : STD_LOGIC;
  signal \red6__12_n_71\ : STD_LOGIC;
  signal \red6__12_n_72\ : STD_LOGIC;
  signal \red6__12_n_73\ : STD_LOGIC;
  signal \red6__12_n_74\ : STD_LOGIC;
  signal \red6__12_n_75\ : STD_LOGIC;
  signal \red6__12_n_76\ : STD_LOGIC;
  signal \red6__12_n_77\ : STD_LOGIC;
  signal \red6__12_n_78\ : STD_LOGIC;
  signal \red6__12_n_79\ : STD_LOGIC;
  signal \red6__12_n_80\ : STD_LOGIC;
  signal \red6__12_n_81\ : STD_LOGIC;
  signal \red6__12_n_82\ : STD_LOGIC;
  signal \red6__12_n_83\ : STD_LOGIC;
  signal \red6__12_n_84\ : STD_LOGIC;
  signal \red6__12_n_85\ : STD_LOGIC;
  signal \red6__12_n_86\ : STD_LOGIC;
  signal \red6__12_n_87\ : STD_LOGIC;
  signal \red6__12_n_88\ : STD_LOGIC;
  signal \red6__12_n_89\ : STD_LOGIC;
  signal \red6__12_n_90\ : STD_LOGIC;
  signal \red6__12_n_91\ : STD_LOGIC;
  signal \red6__12_n_92\ : STD_LOGIC;
  signal \red6__12_n_93\ : STD_LOGIC;
  signal \red6__12_n_94\ : STD_LOGIC;
  signal \red6__12_n_95\ : STD_LOGIC;
  signal \red6__12_n_96\ : STD_LOGIC;
  signal \red6__12_n_97\ : STD_LOGIC;
  signal \red6__12_n_98\ : STD_LOGIC;
  signal \red6__12_n_99\ : STD_LOGIC;
  signal \red6__13_i_100_n_0\ : STD_LOGIC;
  signal \red6__13_i_10_n_0\ : STD_LOGIC;
  signal \red6__13_i_11_n_0\ : STD_LOGIC;
  signal \red6__13_i_12_n_0\ : STD_LOGIC;
  signal \red6__13_i_13_n_0\ : STD_LOGIC;
  signal \red6__13_i_16_n_0\ : STD_LOGIC;
  signal \red6__13_i_17_n_0\ : STD_LOGIC;
  signal \red6__13_i_18_n_0\ : STD_LOGIC;
  signal \red6__13_i_5_n_0\ : STD_LOGIC;
  signal \red6__13_i_6_n_0\ : STD_LOGIC;
  signal \red6__13_i_7_n_0\ : STD_LOGIC;
  signal \red6__13_i_8_n_0\ : STD_LOGIC;
  signal \red6__13_n_100\ : STD_LOGIC;
  signal \red6__13_n_101\ : STD_LOGIC;
  signal \red6__13_n_102\ : STD_LOGIC;
  signal \red6__13_n_103\ : STD_LOGIC;
  signal \red6__13_n_104\ : STD_LOGIC;
  signal \red6__13_n_105\ : STD_LOGIC;
  signal \red6__13_n_106\ : STD_LOGIC;
  signal \red6__13_n_107\ : STD_LOGIC;
  signal \red6__13_n_108\ : STD_LOGIC;
  signal \red6__13_n_109\ : STD_LOGIC;
  signal \red6__13_n_110\ : STD_LOGIC;
  signal \red6__13_n_111\ : STD_LOGIC;
  signal \red6__13_n_112\ : STD_LOGIC;
  signal \red6__13_n_113\ : STD_LOGIC;
  signal \red6__13_n_114\ : STD_LOGIC;
  signal \red6__13_n_115\ : STD_LOGIC;
  signal \red6__13_n_116\ : STD_LOGIC;
  signal \red6__13_n_117\ : STD_LOGIC;
  signal \red6__13_n_118\ : STD_LOGIC;
  signal \red6__13_n_119\ : STD_LOGIC;
  signal \red6__13_n_120\ : STD_LOGIC;
  signal \red6__13_n_121\ : STD_LOGIC;
  signal \red6__13_n_122\ : STD_LOGIC;
  signal \red6__13_n_123\ : STD_LOGIC;
  signal \red6__13_n_124\ : STD_LOGIC;
  signal \red6__13_n_125\ : STD_LOGIC;
  signal \red6__13_n_126\ : STD_LOGIC;
  signal \red6__13_n_127\ : STD_LOGIC;
  signal \red6__13_n_128\ : STD_LOGIC;
  signal \red6__13_n_129\ : STD_LOGIC;
  signal \red6__13_n_130\ : STD_LOGIC;
  signal \red6__13_n_131\ : STD_LOGIC;
  signal \red6__13_n_132\ : STD_LOGIC;
  signal \red6__13_n_133\ : STD_LOGIC;
  signal \red6__13_n_134\ : STD_LOGIC;
  signal \red6__13_n_135\ : STD_LOGIC;
  signal \red6__13_n_136\ : STD_LOGIC;
  signal \red6__13_n_137\ : STD_LOGIC;
  signal \red6__13_n_138\ : STD_LOGIC;
  signal \red6__13_n_139\ : STD_LOGIC;
  signal \red6__13_n_140\ : STD_LOGIC;
  signal \red6__13_n_141\ : STD_LOGIC;
  signal \red6__13_n_142\ : STD_LOGIC;
  signal \red6__13_n_143\ : STD_LOGIC;
  signal \red6__13_n_144\ : STD_LOGIC;
  signal \red6__13_n_145\ : STD_LOGIC;
  signal \red6__13_n_146\ : STD_LOGIC;
  signal \red6__13_n_147\ : STD_LOGIC;
  signal \red6__13_n_148\ : STD_LOGIC;
  signal \red6__13_n_149\ : STD_LOGIC;
  signal \red6__13_n_150\ : STD_LOGIC;
  signal \red6__13_n_151\ : STD_LOGIC;
  signal \red6__13_n_152\ : STD_LOGIC;
  signal \red6__13_n_153\ : STD_LOGIC;
  signal \red6__13_n_24\ : STD_LOGIC;
  signal \red6__13_n_25\ : STD_LOGIC;
  signal \red6__13_n_26\ : STD_LOGIC;
  signal \red6__13_n_27\ : STD_LOGIC;
  signal \red6__13_n_28\ : STD_LOGIC;
  signal \red6__13_n_29\ : STD_LOGIC;
  signal \red6__13_n_30\ : STD_LOGIC;
  signal \red6__13_n_31\ : STD_LOGIC;
  signal \red6__13_n_32\ : STD_LOGIC;
  signal \red6__13_n_33\ : STD_LOGIC;
  signal \red6__13_n_34\ : STD_LOGIC;
  signal \red6__13_n_35\ : STD_LOGIC;
  signal \red6__13_n_36\ : STD_LOGIC;
  signal \red6__13_n_37\ : STD_LOGIC;
  signal \red6__13_n_38\ : STD_LOGIC;
  signal \red6__13_n_39\ : STD_LOGIC;
  signal \red6__13_n_40\ : STD_LOGIC;
  signal \red6__13_n_41\ : STD_LOGIC;
  signal \red6__13_n_42\ : STD_LOGIC;
  signal \red6__13_n_43\ : STD_LOGIC;
  signal \red6__13_n_44\ : STD_LOGIC;
  signal \red6__13_n_45\ : STD_LOGIC;
  signal \red6__13_n_46\ : STD_LOGIC;
  signal \red6__13_n_47\ : STD_LOGIC;
  signal \red6__13_n_48\ : STD_LOGIC;
  signal \red6__13_n_49\ : STD_LOGIC;
  signal \red6__13_n_50\ : STD_LOGIC;
  signal \red6__13_n_51\ : STD_LOGIC;
  signal \red6__13_n_52\ : STD_LOGIC;
  signal \red6__13_n_53\ : STD_LOGIC;
  signal \red6__13_n_58\ : STD_LOGIC;
  signal \red6__13_n_59\ : STD_LOGIC;
  signal \red6__13_n_60\ : STD_LOGIC;
  signal \red6__13_n_61\ : STD_LOGIC;
  signal \red6__13_n_62\ : STD_LOGIC;
  signal \red6__13_n_63\ : STD_LOGIC;
  signal \red6__13_n_64\ : STD_LOGIC;
  signal \red6__13_n_65\ : STD_LOGIC;
  signal \red6__13_n_66\ : STD_LOGIC;
  signal \red6__13_n_67\ : STD_LOGIC;
  signal \red6__13_n_68\ : STD_LOGIC;
  signal \red6__13_n_69\ : STD_LOGIC;
  signal \red6__13_n_70\ : STD_LOGIC;
  signal \red6__13_n_71\ : STD_LOGIC;
  signal \red6__13_n_72\ : STD_LOGIC;
  signal \red6__13_n_73\ : STD_LOGIC;
  signal \red6__13_n_74\ : STD_LOGIC;
  signal \red6__13_n_75\ : STD_LOGIC;
  signal \red6__13_n_76\ : STD_LOGIC;
  signal \red6__13_n_77\ : STD_LOGIC;
  signal \red6__13_n_78\ : STD_LOGIC;
  signal \red6__13_n_79\ : STD_LOGIC;
  signal \red6__13_n_80\ : STD_LOGIC;
  signal \red6__13_n_81\ : STD_LOGIC;
  signal \red6__13_n_82\ : STD_LOGIC;
  signal \red6__13_n_83\ : STD_LOGIC;
  signal \red6__13_n_84\ : STD_LOGIC;
  signal \red6__13_n_85\ : STD_LOGIC;
  signal \red6__13_n_86\ : STD_LOGIC;
  signal \red6__13_n_87\ : STD_LOGIC;
  signal \red6__13_n_88\ : STD_LOGIC;
  signal \red6__13_n_89\ : STD_LOGIC;
  signal \red6__13_n_90\ : STD_LOGIC;
  signal \red6__13_n_91\ : STD_LOGIC;
  signal \red6__13_n_92\ : STD_LOGIC;
  signal \red6__13_n_93\ : STD_LOGIC;
  signal \red6__13_n_94\ : STD_LOGIC;
  signal \red6__13_n_95\ : STD_LOGIC;
  signal \red6__13_n_96\ : STD_LOGIC;
  signal \red6__13_n_97\ : STD_LOGIC;
  signal \red6__13_n_98\ : STD_LOGIC;
  signal \red6__13_n_99\ : STD_LOGIC;
  signal \red6__14_n_100\ : STD_LOGIC;
  signal \red6__14_n_101\ : STD_LOGIC;
  signal \red6__14_n_102\ : STD_LOGIC;
  signal \red6__14_n_103\ : STD_LOGIC;
  signal \red6__14_n_104\ : STD_LOGIC;
  signal \red6__14_n_105\ : STD_LOGIC;
  signal \red6__14_n_58\ : STD_LOGIC;
  signal \red6__14_n_59\ : STD_LOGIC;
  signal \red6__14_n_60\ : STD_LOGIC;
  signal \red6__14_n_61\ : STD_LOGIC;
  signal \red6__14_n_62\ : STD_LOGIC;
  signal \red6__14_n_63\ : STD_LOGIC;
  signal \red6__14_n_64\ : STD_LOGIC;
  signal \red6__14_n_65\ : STD_LOGIC;
  signal \red6__14_n_66\ : STD_LOGIC;
  signal \red6__14_n_67\ : STD_LOGIC;
  signal \red6__14_n_68\ : STD_LOGIC;
  signal \red6__14_n_69\ : STD_LOGIC;
  signal \red6__14_n_70\ : STD_LOGIC;
  signal \red6__14_n_71\ : STD_LOGIC;
  signal \red6__14_n_72\ : STD_LOGIC;
  signal \red6__14_n_73\ : STD_LOGIC;
  signal \red6__14_n_74\ : STD_LOGIC;
  signal \red6__14_n_75\ : STD_LOGIC;
  signal \red6__14_n_76\ : STD_LOGIC;
  signal \red6__14_n_77\ : STD_LOGIC;
  signal \red6__14_n_78\ : STD_LOGIC;
  signal \red6__14_n_79\ : STD_LOGIC;
  signal \red6__14_n_80\ : STD_LOGIC;
  signal \red6__14_n_81\ : STD_LOGIC;
  signal \red6__14_n_82\ : STD_LOGIC;
  signal \red6__14_n_83\ : STD_LOGIC;
  signal \red6__14_n_84\ : STD_LOGIC;
  signal \red6__14_n_85\ : STD_LOGIC;
  signal \red6__14_n_86\ : STD_LOGIC;
  signal \red6__14_n_87\ : STD_LOGIC;
  signal \red6__14_n_88\ : STD_LOGIC;
  signal \red6__14_n_89\ : STD_LOGIC;
  signal \red6__14_n_90\ : STD_LOGIC;
  signal \red6__14_n_91\ : STD_LOGIC;
  signal \red6__14_n_92\ : STD_LOGIC;
  signal \red6__14_n_93\ : STD_LOGIC;
  signal \red6__14_n_94\ : STD_LOGIC;
  signal \red6__14_n_95\ : STD_LOGIC;
  signal \red6__14_n_96\ : STD_LOGIC;
  signal \red6__14_n_97\ : STD_LOGIC;
  signal \red6__14_n_98\ : STD_LOGIC;
  signal \red6__14_n_99\ : STD_LOGIC;
  signal \red6__15_i_12_n_0\ : STD_LOGIC;
  signal \red6__15_i_13_n_0\ : STD_LOGIC;
  signal \red6__15_i_15_n_0\ : STD_LOGIC;
  signal \red6__15_i_16_n_0\ : STD_LOGIC;
  signal \red6__15_i_17_n_0\ : STD_LOGIC;
  signal \red6__15_i_18_n_0\ : STD_LOGIC;
  signal \red6__15_i_1_n_2\ : STD_LOGIC;
  signal \red6__15_i_1_n_3\ : STD_LOGIC;
  signal \red6__15_i_1_n_5\ : STD_LOGIC;
  signal \red6__15_i_1_n_6\ : STD_LOGIC;
  signal \red6__15_i_1_n_7\ : STD_LOGIC;
  signal \red6__15_i_20_n_0\ : STD_LOGIC;
  signal \red6__15_i_21_n_0\ : STD_LOGIC;
  signal \red6__15_i_22_n_0\ : STD_LOGIC;
  signal \red6__15_i_23_n_0\ : STD_LOGIC;
  signal \red6__15_i_25_n_0\ : STD_LOGIC;
  signal \red6__15_i_26_n_0\ : STD_LOGIC;
  signal \red6__15_i_27_n_0\ : STD_LOGIC;
  signal \red6__15_i_28_n_0\ : STD_LOGIC;
  signal \red6__15_i_2_n_0\ : STD_LOGIC;
  signal \red6__15_i_2_n_1\ : STD_LOGIC;
  signal \red6__15_i_2_n_2\ : STD_LOGIC;
  signal \red6__15_i_2_n_3\ : STD_LOGIC;
  signal \red6__15_i_2_n_4\ : STD_LOGIC;
  signal \red6__15_i_2_n_5\ : STD_LOGIC;
  signal \red6__15_i_2_n_6\ : STD_LOGIC;
  signal \red6__15_i_2_n_7\ : STD_LOGIC;
  signal \red6__15_i_30_n_0\ : STD_LOGIC;
  signal \red6__15_i_31_n_0\ : STD_LOGIC;
  signal \red6__15_i_32_n_0\ : STD_LOGIC;
  signal \red6__15_i_33_n_0\ : STD_LOGIC;
  signal \red6__15_i_3_n_0\ : STD_LOGIC;
  signal \red6__15_i_3_n_1\ : STD_LOGIC;
  signal \red6__15_i_3_n_2\ : STD_LOGIC;
  signal \red6__15_i_3_n_3\ : STD_LOGIC;
  signal \red6__15_i_3_n_4\ : STD_LOGIC;
  signal \red6__15_i_3_n_5\ : STD_LOGIC;
  signal \red6__15_i_3_n_6\ : STD_LOGIC;
  signal \red6__15_i_3_n_7\ : STD_LOGIC;
  signal \red6__15_i_4_n_0\ : STD_LOGIC;
  signal \red6__15_i_4_n_1\ : STD_LOGIC;
  signal \red6__15_i_4_n_2\ : STD_LOGIC;
  signal \red6__15_i_4_n_3\ : STD_LOGIC;
  signal \red6__15_i_4_n_4\ : STD_LOGIC;
  signal \red6__15_i_4_n_5\ : STD_LOGIC;
  signal \red6__15_i_4_n_6\ : STD_LOGIC;
  signal \red6__15_i_4_n_7\ : STD_LOGIC;
  signal \red6__15_i_5_n_0\ : STD_LOGIC;
  signal \red6__15_i_5_n_1\ : STD_LOGIC;
  signal \red6__15_i_5_n_2\ : STD_LOGIC;
  signal \red6__15_i_5_n_3\ : STD_LOGIC;
  signal \red6__15_i_5_n_4\ : STD_LOGIC;
  signal \red6__15_i_5_n_5\ : STD_LOGIC;
  signal \red6__15_i_5_n_6\ : STD_LOGIC;
  signal \red6__15_i_5_n_7\ : STD_LOGIC;
  signal \red6__15_n_100\ : STD_LOGIC;
  signal \red6__15_n_101\ : STD_LOGIC;
  signal \red6__15_n_102\ : STD_LOGIC;
  signal \red6__15_n_103\ : STD_LOGIC;
  signal \red6__15_n_104\ : STD_LOGIC;
  signal \red6__15_n_105\ : STD_LOGIC;
  signal \red6__15_n_106\ : STD_LOGIC;
  signal \red6__15_n_107\ : STD_LOGIC;
  signal \red6__15_n_108\ : STD_LOGIC;
  signal \red6__15_n_109\ : STD_LOGIC;
  signal \red6__15_n_110\ : STD_LOGIC;
  signal \red6__15_n_111\ : STD_LOGIC;
  signal \red6__15_n_112\ : STD_LOGIC;
  signal \red6__15_n_113\ : STD_LOGIC;
  signal \red6__15_n_114\ : STD_LOGIC;
  signal \red6__15_n_115\ : STD_LOGIC;
  signal \red6__15_n_116\ : STD_LOGIC;
  signal \red6__15_n_117\ : STD_LOGIC;
  signal \red6__15_n_118\ : STD_LOGIC;
  signal \red6__15_n_119\ : STD_LOGIC;
  signal \red6__15_n_120\ : STD_LOGIC;
  signal \red6__15_n_121\ : STD_LOGIC;
  signal \red6__15_n_122\ : STD_LOGIC;
  signal \red6__15_n_123\ : STD_LOGIC;
  signal \red6__15_n_124\ : STD_LOGIC;
  signal \red6__15_n_125\ : STD_LOGIC;
  signal \red6__15_n_126\ : STD_LOGIC;
  signal \red6__15_n_127\ : STD_LOGIC;
  signal \red6__15_n_128\ : STD_LOGIC;
  signal \red6__15_n_129\ : STD_LOGIC;
  signal \red6__15_n_130\ : STD_LOGIC;
  signal \red6__15_n_131\ : STD_LOGIC;
  signal \red6__15_n_132\ : STD_LOGIC;
  signal \red6__15_n_133\ : STD_LOGIC;
  signal \red6__15_n_134\ : STD_LOGIC;
  signal \red6__15_n_135\ : STD_LOGIC;
  signal \red6__15_n_136\ : STD_LOGIC;
  signal \red6__15_n_137\ : STD_LOGIC;
  signal \red6__15_n_138\ : STD_LOGIC;
  signal \red6__15_n_139\ : STD_LOGIC;
  signal \red6__15_n_140\ : STD_LOGIC;
  signal \red6__15_n_141\ : STD_LOGIC;
  signal \red6__15_n_142\ : STD_LOGIC;
  signal \red6__15_n_143\ : STD_LOGIC;
  signal \red6__15_n_144\ : STD_LOGIC;
  signal \red6__15_n_145\ : STD_LOGIC;
  signal \red6__15_n_146\ : STD_LOGIC;
  signal \red6__15_n_147\ : STD_LOGIC;
  signal \red6__15_n_148\ : STD_LOGIC;
  signal \red6__15_n_149\ : STD_LOGIC;
  signal \red6__15_n_150\ : STD_LOGIC;
  signal \red6__15_n_151\ : STD_LOGIC;
  signal \red6__15_n_152\ : STD_LOGIC;
  signal \red6__15_n_153\ : STD_LOGIC;
  signal \red6__15_n_58\ : STD_LOGIC;
  signal \red6__15_n_59\ : STD_LOGIC;
  signal \red6__15_n_60\ : STD_LOGIC;
  signal \red6__15_n_61\ : STD_LOGIC;
  signal \red6__15_n_62\ : STD_LOGIC;
  signal \red6__15_n_63\ : STD_LOGIC;
  signal \red6__15_n_64\ : STD_LOGIC;
  signal \red6__15_n_65\ : STD_LOGIC;
  signal \red6__15_n_66\ : STD_LOGIC;
  signal \red6__15_n_67\ : STD_LOGIC;
  signal \red6__15_n_68\ : STD_LOGIC;
  signal \red6__15_n_69\ : STD_LOGIC;
  signal \red6__15_n_70\ : STD_LOGIC;
  signal \red6__15_n_71\ : STD_LOGIC;
  signal \red6__15_n_72\ : STD_LOGIC;
  signal \red6__15_n_73\ : STD_LOGIC;
  signal \red6__15_n_74\ : STD_LOGIC;
  signal \red6__15_n_75\ : STD_LOGIC;
  signal \red6__15_n_76\ : STD_LOGIC;
  signal \red6__15_n_77\ : STD_LOGIC;
  signal \red6__15_n_78\ : STD_LOGIC;
  signal \red6__15_n_79\ : STD_LOGIC;
  signal \red6__15_n_80\ : STD_LOGIC;
  signal \red6__15_n_81\ : STD_LOGIC;
  signal \red6__15_n_82\ : STD_LOGIC;
  signal \red6__15_n_83\ : STD_LOGIC;
  signal \red6__15_n_84\ : STD_LOGIC;
  signal \red6__15_n_85\ : STD_LOGIC;
  signal \red6__15_n_86\ : STD_LOGIC;
  signal \red6__15_n_87\ : STD_LOGIC;
  signal \red6__15_n_88\ : STD_LOGIC;
  signal \red6__15_n_89\ : STD_LOGIC;
  signal \red6__15_n_90\ : STD_LOGIC;
  signal \red6__15_n_91\ : STD_LOGIC;
  signal \red6__15_n_92\ : STD_LOGIC;
  signal \red6__15_n_93\ : STD_LOGIC;
  signal \red6__15_n_94\ : STD_LOGIC;
  signal \red6__15_n_95\ : STD_LOGIC;
  signal \red6__15_n_96\ : STD_LOGIC;
  signal \red6__15_n_97\ : STD_LOGIC;
  signal \red6__15_n_98\ : STD_LOGIC;
  signal \red6__15_n_99\ : STD_LOGIC;
  signal \red6__16_n_100\ : STD_LOGIC;
  signal \red6__16_n_101\ : STD_LOGIC;
  signal \red6__16_n_102\ : STD_LOGIC;
  signal \red6__16_n_103\ : STD_LOGIC;
  signal \red6__16_n_104\ : STD_LOGIC;
  signal \red6__16_n_105\ : STD_LOGIC;
  signal \red6__16_n_58\ : STD_LOGIC;
  signal \red6__16_n_59\ : STD_LOGIC;
  signal \red6__16_n_60\ : STD_LOGIC;
  signal \red6__16_n_61\ : STD_LOGIC;
  signal \red6__16_n_62\ : STD_LOGIC;
  signal \red6__16_n_63\ : STD_LOGIC;
  signal \red6__16_n_64\ : STD_LOGIC;
  signal \red6__16_n_65\ : STD_LOGIC;
  signal \red6__16_n_66\ : STD_LOGIC;
  signal \red6__16_n_67\ : STD_LOGIC;
  signal \red6__16_n_68\ : STD_LOGIC;
  signal \red6__16_n_69\ : STD_LOGIC;
  signal \red6__16_n_70\ : STD_LOGIC;
  signal \red6__16_n_71\ : STD_LOGIC;
  signal \red6__16_n_72\ : STD_LOGIC;
  signal \red6__16_n_73\ : STD_LOGIC;
  signal \red6__16_n_74\ : STD_LOGIC;
  signal \red6__16_n_75\ : STD_LOGIC;
  signal \red6__16_n_76\ : STD_LOGIC;
  signal \red6__16_n_77\ : STD_LOGIC;
  signal \red6__16_n_78\ : STD_LOGIC;
  signal \red6__16_n_79\ : STD_LOGIC;
  signal \red6__16_n_80\ : STD_LOGIC;
  signal \red6__16_n_81\ : STD_LOGIC;
  signal \red6__16_n_82\ : STD_LOGIC;
  signal \red6__16_n_83\ : STD_LOGIC;
  signal \red6__16_n_84\ : STD_LOGIC;
  signal \red6__16_n_85\ : STD_LOGIC;
  signal \red6__16_n_86\ : STD_LOGIC;
  signal \red6__16_n_87\ : STD_LOGIC;
  signal \red6__16_n_88\ : STD_LOGIC;
  signal \red6__16_n_89\ : STD_LOGIC;
  signal \red6__16_n_90\ : STD_LOGIC;
  signal \red6__16_n_91\ : STD_LOGIC;
  signal \red6__16_n_92\ : STD_LOGIC;
  signal \red6__16_n_93\ : STD_LOGIC;
  signal \red6__16_n_94\ : STD_LOGIC;
  signal \red6__16_n_95\ : STD_LOGIC;
  signal \red6__16_n_96\ : STD_LOGIC;
  signal \red6__16_n_97\ : STD_LOGIC;
  signal \red6__16_n_98\ : STD_LOGIC;
  signal \red6__16_n_99\ : STD_LOGIC;
  signal \red6__17_i_108_n_0\ : STD_LOGIC;
  signal \red6__17_i_10_n_0\ : STD_LOGIC;
  signal \red6__17_i_112_n_0\ : STD_LOGIC;
  signal \red6__17_i_11_n_0\ : STD_LOGIC;
  signal \red6__17_i_12_n_0\ : STD_LOGIC;
  signal \red6__17_i_13_n_0\ : STD_LOGIC;
  signal \red6__17_i_15_n_0\ : STD_LOGIC;
  signal \red6__17_i_16_n_0\ : STD_LOGIC;
  signal \red6__17_i_17_n_0\ : STD_LOGIC;
  signal \red6__17_i_18_n_0\ : STD_LOGIC;
  signal \red6__17_i_1_n_0\ : STD_LOGIC;
  signal \red6__17_i_1_n_1\ : STD_LOGIC;
  signal \red6__17_i_1_n_2\ : STD_LOGIC;
  signal \red6__17_i_1_n_3\ : STD_LOGIC;
  signal \red6__17_i_1_n_4\ : STD_LOGIC;
  signal \red6__17_i_1_n_5\ : STD_LOGIC;
  signal \red6__17_i_1_n_6\ : STD_LOGIC;
  signal \red6__17_i_1_n_7\ : STD_LOGIC;
  signal \red6__17_i_2_n_0\ : STD_LOGIC;
  signal \red6__17_i_2_n_1\ : STD_LOGIC;
  signal \red6__17_i_2_n_2\ : STD_LOGIC;
  signal \red6__17_i_2_n_3\ : STD_LOGIC;
  signal \red6__17_i_2_n_4\ : STD_LOGIC;
  signal \red6__17_i_2_n_5\ : STD_LOGIC;
  signal \red6__17_i_2_n_6\ : STD_LOGIC;
  signal \red6__17_i_2_n_7\ : STD_LOGIC;
  signal \red6__17_i_3_n_0\ : STD_LOGIC;
  signal \red6__17_i_3_n_1\ : STD_LOGIC;
  signal \red6__17_i_3_n_2\ : STD_LOGIC;
  signal \red6__17_i_3_n_3\ : STD_LOGIC;
  signal \red6__17_i_3_n_4\ : STD_LOGIC;
  signal \red6__17_i_3_n_5\ : STD_LOGIC;
  signal \red6__17_i_3_n_6\ : STD_LOGIC;
  signal \red6__17_i_3_n_7\ : STD_LOGIC;
  signal \red6__17_i_5_n_0\ : STD_LOGIC;
  signal \red6__17_i_6_n_0\ : STD_LOGIC;
  signal \red6__17_i_79_n_0\ : STD_LOGIC;
  signal \red6__17_i_7_n_0\ : STD_LOGIC;
  signal \red6__17_i_80_n_0\ : STD_LOGIC;
  signal \red6__17_i_8_n_0\ : STD_LOGIC;
  signal \red6__17_n_100\ : STD_LOGIC;
  signal \red6__17_n_101\ : STD_LOGIC;
  signal \red6__17_n_102\ : STD_LOGIC;
  signal \red6__17_n_103\ : STD_LOGIC;
  signal \red6__17_n_104\ : STD_LOGIC;
  signal \red6__17_n_105\ : STD_LOGIC;
  signal \red6__17_n_106\ : STD_LOGIC;
  signal \red6__17_n_107\ : STD_LOGIC;
  signal \red6__17_n_108\ : STD_LOGIC;
  signal \red6__17_n_109\ : STD_LOGIC;
  signal \red6__17_n_110\ : STD_LOGIC;
  signal \red6__17_n_111\ : STD_LOGIC;
  signal \red6__17_n_112\ : STD_LOGIC;
  signal \red6__17_n_113\ : STD_LOGIC;
  signal \red6__17_n_114\ : STD_LOGIC;
  signal \red6__17_n_115\ : STD_LOGIC;
  signal \red6__17_n_116\ : STD_LOGIC;
  signal \red6__17_n_117\ : STD_LOGIC;
  signal \red6__17_n_118\ : STD_LOGIC;
  signal \red6__17_n_119\ : STD_LOGIC;
  signal \red6__17_n_120\ : STD_LOGIC;
  signal \red6__17_n_121\ : STD_LOGIC;
  signal \red6__17_n_122\ : STD_LOGIC;
  signal \red6__17_n_123\ : STD_LOGIC;
  signal \red6__17_n_124\ : STD_LOGIC;
  signal \red6__17_n_125\ : STD_LOGIC;
  signal \red6__17_n_126\ : STD_LOGIC;
  signal \red6__17_n_127\ : STD_LOGIC;
  signal \red6__17_n_128\ : STD_LOGIC;
  signal \red6__17_n_129\ : STD_LOGIC;
  signal \red6__17_n_130\ : STD_LOGIC;
  signal \red6__17_n_131\ : STD_LOGIC;
  signal \red6__17_n_132\ : STD_LOGIC;
  signal \red6__17_n_133\ : STD_LOGIC;
  signal \red6__17_n_134\ : STD_LOGIC;
  signal \red6__17_n_135\ : STD_LOGIC;
  signal \red6__17_n_136\ : STD_LOGIC;
  signal \red6__17_n_137\ : STD_LOGIC;
  signal \red6__17_n_138\ : STD_LOGIC;
  signal \red6__17_n_139\ : STD_LOGIC;
  signal \red6__17_n_140\ : STD_LOGIC;
  signal \red6__17_n_141\ : STD_LOGIC;
  signal \red6__17_n_142\ : STD_LOGIC;
  signal \red6__17_n_143\ : STD_LOGIC;
  signal \red6__17_n_144\ : STD_LOGIC;
  signal \red6__17_n_145\ : STD_LOGIC;
  signal \red6__17_n_146\ : STD_LOGIC;
  signal \red6__17_n_147\ : STD_LOGIC;
  signal \red6__17_n_148\ : STD_LOGIC;
  signal \red6__17_n_149\ : STD_LOGIC;
  signal \red6__17_n_150\ : STD_LOGIC;
  signal \red6__17_n_151\ : STD_LOGIC;
  signal \red6__17_n_152\ : STD_LOGIC;
  signal \red6__17_n_153\ : STD_LOGIC;
  signal \red6__17_n_24\ : STD_LOGIC;
  signal \red6__17_n_25\ : STD_LOGIC;
  signal \red6__17_n_26\ : STD_LOGIC;
  signal \red6__17_n_27\ : STD_LOGIC;
  signal \red6__17_n_28\ : STD_LOGIC;
  signal \red6__17_n_29\ : STD_LOGIC;
  signal \red6__17_n_30\ : STD_LOGIC;
  signal \red6__17_n_31\ : STD_LOGIC;
  signal \red6__17_n_32\ : STD_LOGIC;
  signal \red6__17_n_33\ : STD_LOGIC;
  signal \red6__17_n_34\ : STD_LOGIC;
  signal \red6__17_n_35\ : STD_LOGIC;
  signal \red6__17_n_36\ : STD_LOGIC;
  signal \red6__17_n_37\ : STD_LOGIC;
  signal \red6__17_n_38\ : STD_LOGIC;
  signal \red6__17_n_39\ : STD_LOGIC;
  signal \red6__17_n_40\ : STD_LOGIC;
  signal \red6__17_n_41\ : STD_LOGIC;
  signal \red6__17_n_42\ : STD_LOGIC;
  signal \red6__17_n_43\ : STD_LOGIC;
  signal \red6__17_n_44\ : STD_LOGIC;
  signal \red6__17_n_45\ : STD_LOGIC;
  signal \red6__17_n_46\ : STD_LOGIC;
  signal \red6__17_n_47\ : STD_LOGIC;
  signal \red6__17_n_48\ : STD_LOGIC;
  signal \red6__17_n_49\ : STD_LOGIC;
  signal \red6__17_n_50\ : STD_LOGIC;
  signal \red6__17_n_51\ : STD_LOGIC;
  signal \red6__17_n_52\ : STD_LOGIC;
  signal \red6__17_n_53\ : STD_LOGIC;
  signal \red6__17_n_58\ : STD_LOGIC;
  signal \red6__17_n_59\ : STD_LOGIC;
  signal \red6__17_n_60\ : STD_LOGIC;
  signal \red6__17_n_61\ : STD_LOGIC;
  signal \red6__17_n_62\ : STD_LOGIC;
  signal \red6__17_n_63\ : STD_LOGIC;
  signal \red6__17_n_64\ : STD_LOGIC;
  signal \red6__17_n_65\ : STD_LOGIC;
  signal \red6__17_n_66\ : STD_LOGIC;
  signal \red6__17_n_67\ : STD_LOGIC;
  signal \red6__17_n_68\ : STD_LOGIC;
  signal \red6__17_n_69\ : STD_LOGIC;
  signal \red6__17_n_70\ : STD_LOGIC;
  signal \red6__17_n_71\ : STD_LOGIC;
  signal \red6__17_n_72\ : STD_LOGIC;
  signal \red6__17_n_73\ : STD_LOGIC;
  signal \red6__17_n_74\ : STD_LOGIC;
  signal \red6__17_n_75\ : STD_LOGIC;
  signal \red6__17_n_76\ : STD_LOGIC;
  signal \red6__17_n_77\ : STD_LOGIC;
  signal \red6__17_n_78\ : STD_LOGIC;
  signal \red6__17_n_79\ : STD_LOGIC;
  signal \red6__17_n_80\ : STD_LOGIC;
  signal \red6__17_n_81\ : STD_LOGIC;
  signal \red6__17_n_82\ : STD_LOGIC;
  signal \red6__17_n_83\ : STD_LOGIC;
  signal \red6__17_n_84\ : STD_LOGIC;
  signal \red6__17_n_85\ : STD_LOGIC;
  signal \red6__17_n_86\ : STD_LOGIC;
  signal \red6__17_n_87\ : STD_LOGIC;
  signal \red6__17_n_88\ : STD_LOGIC;
  signal \red6__17_n_89\ : STD_LOGIC;
  signal \red6__17_n_90\ : STD_LOGIC;
  signal \red6__17_n_91\ : STD_LOGIC;
  signal \red6__17_n_92\ : STD_LOGIC;
  signal \red6__17_n_93\ : STD_LOGIC;
  signal \red6__17_n_94\ : STD_LOGIC;
  signal \red6__17_n_95\ : STD_LOGIC;
  signal \red6__17_n_96\ : STD_LOGIC;
  signal \red6__17_n_97\ : STD_LOGIC;
  signal \red6__17_n_98\ : STD_LOGIC;
  signal \red6__17_n_99\ : STD_LOGIC;
  signal \red6__18_n_100\ : STD_LOGIC;
  signal \red6__18_n_101\ : STD_LOGIC;
  signal \red6__18_n_102\ : STD_LOGIC;
  signal \red6__18_n_103\ : STD_LOGIC;
  signal \red6__18_n_104\ : STD_LOGIC;
  signal \red6__18_n_105\ : STD_LOGIC;
  signal \red6__18_n_58\ : STD_LOGIC;
  signal \red6__18_n_59\ : STD_LOGIC;
  signal \red6__18_n_60\ : STD_LOGIC;
  signal \red6__18_n_61\ : STD_LOGIC;
  signal \red6__18_n_62\ : STD_LOGIC;
  signal \red6__18_n_63\ : STD_LOGIC;
  signal \red6__18_n_64\ : STD_LOGIC;
  signal \red6__18_n_65\ : STD_LOGIC;
  signal \red6__18_n_66\ : STD_LOGIC;
  signal \red6__18_n_67\ : STD_LOGIC;
  signal \red6__18_n_68\ : STD_LOGIC;
  signal \red6__18_n_69\ : STD_LOGIC;
  signal \red6__18_n_70\ : STD_LOGIC;
  signal \red6__18_n_71\ : STD_LOGIC;
  signal \red6__18_n_72\ : STD_LOGIC;
  signal \red6__18_n_73\ : STD_LOGIC;
  signal \red6__18_n_74\ : STD_LOGIC;
  signal \red6__18_n_75\ : STD_LOGIC;
  signal \red6__18_n_76\ : STD_LOGIC;
  signal \red6__18_n_77\ : STD_LOGIC;
  signal \red6__18_n_78\ : STD_LOGIC;
  signal \red6__18_n_79\ : STD_LOGIC;
  signal \red6__18_n_80\ : STD_LOGIC;
  signal \red6__18_n_81\ : STD_LOGIC;
  signal \red6__18_n_82\ : STD_LOGIC;
  signal \red6__18_n_83\ : STD_LOGIC;
  signal \red6__18_n_84\ : STD_LOGIC;
  signal \red6__18_n_85\ : STD_LOGIC;
  signal \red6__18_n_86\ : STD_LOGIC;
  signal \red6__18_n_87\ : STD_LOGIC;
  signal \red6__18_n_88\ : STD_LOGIC;
  signal \red6__18_n_89\ : STD_LOGIC;
  signal \red6__18_n_90\ : STD_LOGIC;
  signal \red6__18_n_91\ : STD_LOGIC;
  signal \red6__18_n_92\ : STD_LOGIC;
  signal \red6__18_n_93\ : STD_LOGIC;
  signal \red6__18_n_94\ : STD_LOGIC;
  signal \red6__18_n_95\ : STD_LOGIC;
  signal \red6__18_n_96\ : STD_LOGIC;
  signal \red6__18_n_97\ : STD_LOGIC;
  signal \red6__18_n_98\ : STD_LOGIC;
  signal \red6__18_n_99\ : STD_LOGIC;
  signal \red6__19_i_11_n_0\ : STD_LOGIC;
  signal \red6__19_i_12_n_0\ : STD_LOGIC;
  signal \red6__19_i_13_n_0\ : STD_LOGIC;
  signal \red6__19_i_14_n_0\ : STD_LOGIC;
  signal \red6__19_i_15_n_0\ : STD_LOGIC;
  signal \red6__19_i_16_n_0\ : STD_LOGIC;
  signal \red6__19_i_17_n_0\ : STD_LOGIC;
  signal \red6__19_i_18_n_0\ : STD_LOGIC;
  signal \red6__19_i_19_n_0\ : STD_LOGIC;
  signal \red6__19_i_1_n_2\ : STD_LOGIC;
  signal \red6__19_i_1_n_3\ : STD_LOGIC;
  signal \red6__19_i_1_n_5\ : STD_LOGIC;
  signal \red6__19_i_1_n_6\ : STD_LOGIC;
  signal \red6__19_i_1_n_7\ : STD_LOGIC;
  signal \red6__19_i_20_n_0\ : STD_LOGIC;
  signal \red6__19_i_21_n_0\ : STD_LOGIC;
  signal \red6__19_i_22_n_0\ : STD_LOGIC;
  signal \red6__19_i_23_n_0\ : STD_LOGIC;
  signal \red6__19_i_24_n_0\ : STD_LOGIC;
  signal \red6__19_i_25_n_0\ : STD_LOGIC;
  signal \red6__19_i_26_n_0\ : STD_LOGIC;
  signal \red6__19_i_27_n_0\ : STD_LOGIC;
  signal \red6__19_i_28_n_0\ : STD_LOGIC;
  signal \red6__19_i_2_n_0\ : STD_LOGIC;
  signal \red6__19_i_2_n_1\ : STD_LOGIC;
  signal \red6__19_i_2_n_2\ : STD_LOGIC;
  signal \red6__19_i_2_n_3\ : STD_LOGIC;
  signal \red6__19_i_2_n_4\ : STD_LOGIC;
  signal \red6__19_i_2_n_5\ : STD_LOGIC;
  signal \red6__19_i_2_n_6\ : STD_LOGIC;
  signal \red6__19_i_2_n_7\ : STD_LOGIC;
  signal \red6__19_i_3_n_0\ : STD_LOGIC;
  signal \red6__19_i_3_n_1\ : STD_LOGIC;
  signal \red6__19_i_3_n_2\ : STD_LOGIC;
  signal \red6__19_i_3_n_3\ : STD_LOGIC;
  signal \red6__19_i_3_n_4\ : STD_LOGIC;
  signal \red6__19_i_3_n_5\ : STD_LOGIC;
  signal \red6__19_i_3_n_6\ : STD_LOGIC;
  signal \red6__19_i_3_n_7\ : STD_LOGIC;
  signal \red6__19_i_4_n_0\ : STD_LOGIC;
  signal \red6__19_i_4_n_1\ : STD_LOGIC;
  signal \red6__19_i_4_n_2\ : STD_LOGIC;
  signal \red6__19_i_4_n_3\ : STD_LOGIC;
  signal \red6__19_i_4_n_4\ : STD_LOGIC;
  signal \red6__19_i_4_n_5\ : STD_LOGIC;
  signal \red6__19_i_4_n_6\ : STD_LOGIC;
  signal \red6__19_i_4_n_7\ : STD_LOGIC;
  signal \red6__19_i_5_n_0\ : STD_LOGIC;
  signal \red6__19_i_5_n_1\ : STD_LOGIC;
  signal \red6__19_i_5_n_2\ : STD_LOGIC;
  signal \red6__19_i_5_n_3\ : STD_LOGIC;
  signal \red6__19_i_5_n_4\ : STD_LOGIC;
  signal \red6__19_i_5_n_5\ : STD_LOGIC;
  signal \red6__19_i_5_n_6\ : STD_LOGIC;
  signal \red6__19_i_5_n_7\ : STD_LOGIC;
  signal \red6__19_n_100\ : STD_LOGIC;
  signal \red6__19_n_101\ : STD_LOGIC;
  signal \red6__19_n_102\ : STD_LOGIC;
  signal \red6__19_n_103\ : STD_LOGIC;
  signal \red6__19_n_104\ : STD_LOGIC;
  signal \red6__19_n_105\ : STD_LOGIC;
  signal \red6__19_n_106\ : STD_LOGIC;
  signal \red6__19_n_107\ : STD_LOGIC;
  signal \red6__19_n_108\ : STD_LOGIC;
  signal \red6__19_n_109\ : STD_LOGIC;
  signal \red6__19_n_110\ : STD_LOGIC;
  signal \red6__19_n_111\ : STD_LOGIC;
  signal \red6__19_n_112\ : STD_LOGIC;
  signal \red6__19_n_113\ : STD_LOGIC;
  signal \red6__19_n_114\ : STD_LOGIC;
  signal \red6__19_n_115\ : STD_LOGIC;
  signal \red6__19_n_116\ : STD_LOGIC;
  signal \red6__19_n_117\ : STD_LOGIC;
  signal \red6__19_n_118\ : STD_LOGIC;
  signal \red6__19_n_119\ : STD_LOGIC;
  signal \red6__19_n_120\ : STD_LOGIC;
  signal \red6__19_n_121\ : STD_LOGIC;
  signal \red6__19_n_122\ : STD_LOGIC;
  signal \red6__19_n_123\ : STD_LOGIC;
  signal \red6__19_n_124\ : STD_LOGIC;
  signal \red6__19_n_125\ : STD_LOGIC;
  signal \red6__19_n_126\ : STD_LOGIC;
  signal \red6__19_n_127\ : STD_LOGIC;
  signal \red6__19_n_128\ : STD_LOGIC;
  signal \red6__19_n_129\ : STD_LOGIC;
  signal \red6__19_n_130\ : STD_LOGIC;
  signal \red6__19_n_131\ : STD_LOGIC;
  signal \red6__19_n_132\ : STD_LOGIC;
  signal \red6__19_n_133\ : STD_LOGIC;
  signal \red6__19_n_134\ : STD_LOGIC;
  signal \red6__19_n_135\ : STD_LOGIC;
  signal \red6__19_n_136\ : STD_LOGIC;
  signal \red6__19_n_137\ : STD_LOGIC;
  signal \red6__19_n_138\ : STD_LOGIC;
  signal \red6__19_n_139\ : STD_LOGIC;
  signal \red6__19_n_140\ : STD_LOGIC;
  signal \red6__19_n_141\ : STD_LOGIC;
  signal \red6__19_n_142\ : STD_LOGIC;
  signal \red6__19_n_143\ : STD_LOGIC;
  signal \red6__19_n_144\ : STD_LOGIC;
  signal \red6__19_n_145\ : STD_LOGIC;
  signal \red6__19_n_146\ : STD_LOGIC;
  signal \red6__19_n_147\ : STD_LOGIC;
  signal \red6__19_n_148\ : STD_LOGIC;
  signal \red6__19_n_149\ : STD_LOGIC;
  signal \red6__19_n_150\ : STD_LOGIC;
  signal \red6__19_n_151\ : STD_LOGIC;
  signal \red6__19_n_152\ : STD_LOGIC;
  signal \red6__19_n_153\ : STD_LOGIC;
  signal \red6__19_n_58\ : STD_LOGIC;
  signal \red6__19_n_59\ : STD_LOGIC;
  signal \red6__19_n_60\ : STD_LOGIC;
  signal \red6__19_n_61\ : STD_LOGIC;
  signal \red6__19_n_62\ : STD_LOGIC;
  signal \red6__19_n_63\ : STD_LOGIC;
  signal \red6__19_n_64\ : STD_LOGIC;
  signal \red6__19_n_65\ : STD_LOGIC;
  signal \red6__19_n_66\ : STD_LOGIC;
  signal \red6__19_n_67\ : STD_LOGIC;
  signal \red6__19_n_68\ : STD_LOGIC;
  signal \red6__19_n_69\ : STD_LOGIC;
  signal \red6__19_n_70\ : STD_LOGIC;
  signal \red6__19_n_71\ : STD_LOGIC;
  signal \red6__19_n_72\ : STD_LOGIC;
  signal \red6__19_n_73\ : STD_LOGIC;
  signal \red6__19_n_74\ : STD_LOGIC;
  signal \red6__19_n_75\ : STD_LOGIC;
  signal \red6__19_n_76\ : STD_LOGIC;
  signal \red6__19_n_77\ : STD_LOGIC;
  signal \red6__19_n_78\ : STD_LOGIC;
  signal \red6__19_n_79\ : STD_LOGIC;
  signal \red6__19_n_80\ : STD_LOGIC;
  signal \red6__19_n_81\ : STD_LOGIC;
  signal \red6__19_n_82\ : STD_LOGIC;
  signal \red6__19_n_83\ : STD_LOGIC;
  signal \red6__19_n_84\ : STD_LOGIC;
  signal \red6__19_n_85\ : STD_LOGIC;
  signal \red6__19_n_86\ : STD_LOGIC;
  signal \red6__19_n_87\ : STD_LOGIC;
  signal \red6__19_n_88\ : STD_LOGIC;
  signal \red6__19_n_89\ : STD_LOGIC;
  signal \red6__19_n_90\ : STD_LOGIC;
  signal \red6__19_n_91\ : STD_LOGIC;
  signal \red6__19_n_92\ : STD_LOGIC;
  signal \red6__19_n_93\ : STD_LOGIC;
  signal \red6__19_n_94\ : STD_LOGIC;
  signal \red6__19_n_95\ : STD_LOGIC;
  signal \red6__19_n_96\ : STD_LOGIC;
  signal \red6__19_n_97\ : STD_LOGIC;
  signal \red6__19_n_98\ : STD_LOGIC;
  signal \red6__19_n_99\ : STD_LOGIC;
  signal \red6__1_i_10_n_0\ : STD_LOGIC;
  signal \red6__1_i_11_n_0\ : STD_LOGIC;
  signal \red6__1_i_12_n_0\ : STD_LOGIC;
  signal \red6__1_i_13_n_0\ : STD_LOGIC;
  signal \red6__1_i_17_n_0\ : STD_LOGIC;
  signal \red6__1_i_18_n_0\ : STD_LOGIC;
  signal \red6__1_i_19_n_0\ : STD_LOGIC;
  signal \red6__1_i_4_n_0\ : STD_LOGIC;
  signal \red6__1_i_5_n_0\ : STD_LOGIC;
  signal \red6__1_i_6_n_0\ : STD_LOGIC;
  signal \red6__1_i_7_n_0\ : STD_LOGIC;
  signal \red6__1_i_9_n_0\ : STD_LOGIC;
  signal \red6__1_n_100\ : STD_LOGIC;
  signal \red6__1_n_101\ : STD_LOGIC;
  signal \red6__1_n_102\ : STD_LOGIC;
  signal \red6__1_n_103\ : STD_LOGIC;
  signal \red6__1_n_104\ : STD_LOGIC;
  signal \red6__1_n_105\ : STD_LOGIC;
  signal \red6__1_n_106\ : STD_LOGIC;
  signal \red6__1_n_107\ : STD_LOGIC;
  signal \red6__1_n_108\ : STD_LOGIC;
  signal \red6__1_n_109\ : STD_LOGIC;
  signal \red6__1_n_110\ : STD_LOGIC;
  signal \red6__1_n_111\ : STD_LOGIC;
  signal \red6__1_n_112\ : STD_LOGIC;
  signal \red6__1_n_113\ : STD_LOGIC;
  signal \red6__1_n_114\ : STD_LOGIC;
  signal \red6__1_n_115\ : STD_LOGIC;
  signal \red6__1_n_116\ : STD_LOGIC;
  signal \red6__1_n_117\ : STD_LOGIC;
  signal \red6__1_n_118\ : STD_LOGIC;
  signal \red6__1_n_119\ : STD_LOGIC;
  signal \red6__1_n_120\ : STD_LOGIC;
  signal \red6__1_n_121\ : STD_LOGIC;
  signal \red6__1_n_122\ : STD_LOGIC;
  signal \red6__1_n_123\ : STD_LOGIC;
  signal \red6__1_n_124\ : STD_LOGIC;
  signal \red6__1_n_125\ : STD_LOGIC;
  signal \red6__1_n_126\ : STD_LOGIC;
  signal \red6__1_n_127\ : STD_LOGIC;
  signal \red6__1_n_128\ : STD_LOGIC;
  signal \red6__1_n_129\ : STD_LOGIC;
  signal \red6__1_n_130\ : STD_LOGIC;
  signal \red6__1_n_131\ : STD_LOGIC;
  signal \red6__1_n_132\ : STD_LOGIC;
  signal \red6__1_n_133\ : STD_LOGIC;
  signal \red6__1_n_134\ : STD_LOGIC;
  signal \red6__1_n_135\ : STD_LOGIC;
  signal \red6__1_n_136\ : STD_LOGIC;
  signal \red6__1_n_137\ : STD_LOGIC;
  signal \red6__1_n_138\ : STD_LOGIC;
  signal \red6__1_n_139\ : STD_LOGIC;
  signal \red6__1_n_140\ : STD_LOGIC;
  signal \red6__1_n_141\ : STD_LOGIC;
  signal \red6__1_n_142\ : STD_LOGIC;
  signal \red6__1_n_143\ : STD_LOGIC;
  signal \red6__1_n_144\ : STD_LOGIC;
  signal \red6__1_n_145\ : STD_LOGIC;
  signal \red6__1_n_146\ : STD_LOGIC;
  signal \red6__1_n_147\ : STD_LOGIC;
  signal \red6__1_n_148\ : STD_LOGIC;
  signal \red6__1_n_149\ : STD_LOGIC;
  signal \red6__1_n_150\ : STD_LOGIC;
  signal \red6__1_n_151\ : STD_LOGIC;
  signal \red6__1_n_152\ : STD_LOGIC;
  signal \red6__1_n_153\ : STD_LOGIC;
  signal \red6__1_n_58\ : STD_LOGIC;
  signal \red6__1_n_59\ : STD_LOGIC;
  signal \red6__1_n_60\ : STD_LOGIC;
  signal \red6__1_n_61\ : STD_LOGIC;
  signal \red6__1_n_62\ : STD_LOGIC;
  signal \red6__1_n_63\ : STD_LOGIC;
  signal \red6__1_n_64\ : STD_LOGIC;
  signal \red6__1_n_65\ : STD_LOGIC;
  signal \red6__1_n_66\ : STD_LOGIC;
  signal \red6__1_n_67\ : STD_LOGIC;
  signal \red6__1_n_68\ : STD_LOGIC;
  signal \red6__1_n_69\ : STD_LOGIC;
  signal \red6__1_n_70\ : STD_LOGIC;
  signal \red6__1_n_71\ : STD_LOGIC;
  signal \red6__1_n_72\ : STD_LOGIC;
  signal \red6__1_n_73\ : STD_LOGIC;
  signal \red6__1_n_74\ : STD_LOGIC;
  signal \red6__1_n_75\ : STD_LOGIC;
  signal \red6__1_n_76\ : STD_LOGIC;
  signal \red6__1_n_77\ : STD_LOGIC;
  signal \red6__1_n_78\ : STD_LOGIC;
  signal \red6__1_n_79\ : STD_LOGIC;
  signal \red6__1_n_80\ : STD_LOGIC;
  signal \red6__1_n_81\ : STD_LOGIC;
  signal \red6__1_n_82\ : STD_LOGIC;
  signal \red6__1_n_83\ : STD_LOGIC;
  signal \red6__1_n_84\ : STD_LOGIC;
  signal \red6__1_n_85\ : STD_LOGIC;
  signal \red6__1_n_86\ : STD_LOGIC;
  signal \red6__1_n_87\ : STD_LOGIC;
  signal \red6__1_n_88\ : STD_LOGIC;
  signal \red6__1_n_89\ : STD_LOGIC;
  signal \red6__1_n_90\ : STD_LOGIC;
  signal \red6__1_n_91\ : STD_LOGIC;
  signal \red6__1_n_92\ : STD_LOGIC;
  signal \red6__1_n_93\ : STD_LOGIC;
  signal \red6__1_n_94\ : STD_LOGIC;
  signal \red6__1_n_95\ : STD_LOGIC;
  signal \red6__1_n_96\ : STD_LOGIC;
  signal \red6__1_n_97\ : STD_LOGIC;
  signal \red6__1_n_98\ : STD_LOGIC;
  signal \red6__1_n_99\ : STD_LOGIC;
  signal \red6__20_n_100\ : STD_LOGIC;
  signal \red6__20_n_101\ : STD_LOGIC;
  signal \red6__20_n_102\ : STD_LOGIC;
  signal \red6__20_n_103\ : STD_LOGIC;
  signal \red6__20_n_104\ : STD_LOGIC;
  signal \red6__20_n_105\ : STD_LOGIC;
  signal \red6__20_n_58\ : STD_LOGIC;
  signal \red6__20_n_59\ : STD_LOGIC;
  signal \red6__20_n_60\ : STD_LOGIC;
  signal \red6__20_n_61\ : STD_LOGIC;
  signal \red6__20_n_62\ : STD_LOGIC;
  signal \red6__20_n_63\ : STD_LOGIC;
  signal \red6__20_n_64\ : STD_LOGIC;
  signal \red6__20_n_65\ : STD_LOGIC;
  signal \red6__20_n_66\ : STD_LOGIC;
  signal \red6__20_n_67\ : STD_LOGIC;
  signal \red6__20_n_68\ : STD_LOGIC;
  signal \red6__20_n_69\ : STD_LOGIC;
  signal \red6__20_n_70\ : STD_LOGIC;
  signal \red6__20_n_71\ : STD_LOGIC;
  signal \red6__20_n_72\ : STD_LOGIC;
  signal \red6__20_n_73\ : STD_LOGIC;
  signal \red6__20_n_74\ : STD_LOGIC;
  signal \red6__20_n_75\ : STD_LOGIC;
  signal \red6__20_n_76\ : STD_LOGIC;
  signal \red6__20_n_77\ : STD_LOGIC;
  signal \red6__20_n_78\ : STD_LOGIC;
  signal \red6__20_n_79\ : STD_LOGIC;
  signal \red6__20_n_80\ : STD_LOGIC;
  signal \red6__20_n_81\ : STD_LOGIC;
  signal \red6__20_n_82\ : STD_LOGIC;
  signal \red6__20_n_83\ : STD_LOGIC;
  signal \red6__20_n_84\ : STD_LOGIC;
  signal \red6__20_n_85\ : STD_LOGIC;
  signal \red6__20_n_86\ : STD_LOGIC;
  signal \red6__20_n_87\ : STD_LOGIC;
  signal \red6__20_n_88\ : STD_LOGIC;
  signal \red6__20_n_89\ : STD_LOGIC;
  signal \red6__20_n_90\ : STD_LOGIC;
  signal \red6__20_n_91\ : STD_LOGIC;
  signal \red6__20_n_92\ : STD_LOGIC;
  signal \red6__20_n_93\ : STD_LOGIC;
  signal \red6__20_n_94\ : STD_LOGIC;
  signal \red6__20_n_95\ : STD_LOGIC;
  signal \red6__20_n_96\ : STD_LOGIC;
  signal \red6__20_n_97\ : STD_LOGIC;
  signal \red6__20_n_98\ : STD_LOGIC;
  signal \red6__20_n_99\ : STD_LOGIC;
  signal \red6__21_i_10_n_0\ : STD_LOGIC;
  signal \red6__21_i_11_n_0\ : STD_LOGIC;
  signal \red6__21_i_12_n_0\ : STD_LOGIC;
  signal \red6__21_i_13_n_0\ : STD_LOGIC;
  signal \red6__21_i_14_n_0\ : STD_LOGIC;
  signal \red6__21_i_15_n_0\ : STD_LOGIC;
  signal \red6__21_i_1_n_0\ : STD_LOGIC;
  signal \red6__21_i_1_n_1\ : STD_LOGIC;
  signal \red6__21_i_1_n_2\ : STD_LOGIC;
  signal \red6__21_i_1_n_3\ : STD_LOGIC;
  signal \red6__21_i_1_n_4\ : STD_LOGIC;
  signal \red6__21_i_1_n_5\ : STD_LOGIC;
  signal \red6__21_i_1_n_6\ : STD_LOGIC;
  signal \red6__21_i_1_n_7\ : STD_LOGIC;
  signal \red6__21_i_2_n_0\ : STD_LOGIC;
  signal \red6__21_i_2_n_1\ : STD_LOGIC;
  signal \red6__21_i_2_n_2\ : STD_LOGIC;
  signal \red6__21_i_2_n_3\ : STD_LOGIC;
  signal \red6__21_i_2_n_4\ : STD_LOGIC;
  signal \red6__21_i_2_n_5\ : STD_LOGIC;
  signal \red6__21_i_2_n_6\ : STD_LOGIC;
  signal \red6__21_i_2_n_7\ : STD_LOGIC;
  signal \red6__21_i_3_n_0\ : STD_LOGIC;
  signal \red6__21_i_3_n_1\ : STD_LOGIC;
  signal \red6__21_i_3_n_2\ : STD_LOGIC;
  signal \red6__21_i_3_n_3\ : STD_LOGIC;
  signal \red6__21_i_3_n_4\ : STD_LOGIC;
  signal \red6__21_i_3_n_5\ : STD_LOGIC;
  signal \red6__21_i_3_n_6\ : STD_LOGIC;
  signal \red6__21_i_3_n_7\ : STD_LOGIC;
  signal \red6__21_i_4_n_0\ : STD_LOGIC;
  signal \red6__21_i_5_n_0\ : STD_LOGIC;
  signal \red6__21_i_6_n_0\ : STD_LOGIC;
  signal \red6__21_i_7_n_0\ : STD_LOGIC;
  signal \red6__21_i_8_n_0\ : STD_LOGIC;
  signal \red6__21_i_9_n_0\ : STD_LOGIC;
  signal \red6__21_n_100\ : STD_LOGIC;
  signal \red6__21_n_101\ : STD_LOGIC;
  signal \red6__21_n_102\ : STD_LOGIC;
  signal \red6__21_n_103\ : STD_LOGIC;
  signal \red6__21_n_104\ : STD_LOGIC;
  signal \red6__21_n_105\ : STD_LOGIC;
  signal \red6__21_n_106\ : STD_LOGIC;
  signal \red6__21_n_107\ : STD_LOGIC;
  signal \red6__21_n_108\ : STD_LOGIC;
  signal \red6__21_n_109\ : STD_LOGIC;
  signal \red6__21_n_110\ : STD_LOGIC;
  signal \red6__21_n_111\ : STD_LOGIC;
  signal \red6__21_n_112\ : STD_LOGIC;
  signal \red6__21_n_113\ : STD_LOGIC;
  signal \red6__21_n_114\ : STD_LOGIC;
  signal \red6__21_n_115\ : STD_LOGIC;
  signal \red6__21_n_116\ : STD_LOGIC;
  signal \red6__21_n_117\ : STD_LOGIC;
  signal \red6__21_n_118\ : STD_LOGIC;
  signal \red6__21_n_119\ : STD_LOGIC;
  signal \red6__21_n_120\ : STD_LOGIC;
  signal \red6__21_n_121\ : STD_LOGIC;
  signal \red6__21_n_122\ : STD_LOGIC;
  signal \red6__21_n_123\ : STD_LOGIC;
  signal \red6__21_n_124\ : STD_LOGIC;
  signal \red6__21_n_125\ : STD_LOGIC;
  signal \red6__21_n_126\ : STD_LOGIC;
  signal \red6__21_n_127\ : STD_LOGIC;
  signal \red6__21_n_128\ : STD_LOGIC;
  signal \red6__21_n_129\ : STD_LOGIC;
  signal \red6__21_n_130\ : STD_LOGIC;
  signal \red6__21_n_131\ : STD_LOGIC;
  signal \red6__21_n_132\ : STD_LOGIC;
  signal \red6__21_n_133\ : STD_LOGIC;
  signal \red6__21_n_134\ : STD_LOGIC;
  signal \red6__21_n_135\ : STD_LOGIC;
  signal \red6__21_n_136\ : STD_LOGIC;
  signal \red6__21_n_137\ : STD_LOGIC;
  signal \red6__21_n_138\ : STD_LOGIC;
  signal \red6__21_n_139\ : STD_LOGIC;
  signal \red6__21_n_140\ : STD_LOGIC;
  signal \red6__21_n_141\ : STD_LOGIC;
  signal \red6__21_n_142\ : STD_LOGIC;
  signal \red6__21_n_143\ : STD_LOGIC;
  signal \red6__21_n_144\ : STD_LOGIC;
  signal \red6__21_n_145\ : STD_LOGIC;
  signal \red6__21_n_146\ : STD_LOGIC;
  signal \red6__21_n_147\ : STD_LOGIC;
  signal \red6__21_n_148\ : STD_LOGIC;
  signal \red6__21_n_149\ : STD_LOGIC;
  signal \red6__21_n_150\ : STD_LOGIC;
  signal \red6__21_n_151\ : STD_LOGIC;
  signal \red6__21_n_152\ : STD_LOGIC;
  signal \red6__21_n_153\ : STD_LOGIC;
  signal \red6__21_n_24\ : STD_LOGIC;
  signal \red6__21_n_25\ : STD_LOGIC;
  signal \red6__21_n_26\ : STD_LOGIC;
  signal \red6__21_n_27\ : STD_LOGIC;
  signal \red6__21_n_28\ : STD_LOGIC;
  signal \red6__21_n_29\ : STD_LOGIC;
  signal \red6__21_n_30\ : STD_LOGIC;
  signal \red6__21_n_31\ : STD_LOGIC;
  signal \red6__21_n_32\ : STD_LOGIC;
  signal \red6__21_n_33\ : STD_LOGIC;
  signal \red6__21_n_34\ : STD_LOGIC;
  signal \red6__21_n_35\ : STD_LOGIC;
  signal \red6__21_n_36\ : STD_LOGIC;
  signal \red6__21_n_37\ : STD_LOGIC;
  signal \red6__21_n_38\ : STD_LOGIC;
  signal \red6__21_n_39\ : STD_LOGIC;
  signal \red6__21_n_40\ : STD_LOGIC;
  signal \red6__21_n_41\ : STD_LOGIC;
  signal \red6__21_n_42\ : STD_LOGIC;
  signal \red6__21_n_43\ : STD_LOGIC;
  signal \red6__21_n_44\ : STD_LOGIC;
  signal \red6__21_n_45\ : STD_LOGIC;
  signal \red6__21_n_46\ : STD_LOGIC;
  signal \red6__21_n_47\ : STD_LOGIC;
  signal \red6__21_n_48\ : STD_LOGIC;
  signal \red6__21_n_49\ : STD_LOGIC;
  signal \red6__21_n_50\ : STD_LOGIC;
  signal \red6__21_n_51\ : STD_LOGIC;
  signal \red6__21_n_52\ : STD_LOGIC;
  signal \red6__21_n_53\ : STD_LOGIC;
  signal \red6__21_n_58\ : STD_LOGIC;
  signal \red6__21_n_59\ : STD_LOGIC;
  signal \red6__21_n_60\ : STD_LOGIC;
  signal \red6__21_n_61\ : STD_LOGIC;
  signal \red6__21_n_62\ : STD_LOGIC;
  signal \red6__21_n_63\ : STD_LOGIC;
  signal \red6__21_n_64\ : STD_LOGIC;
  signal \red6__21_n_65\ : STD_LOGIC;
  signal \red6__21_n_66\ : STD_LOGIC;
  signal \red6__21_n_67\ : STD_LOGIC;
  signal \red6__21_n_68\ : STD_LOGIC;
  signal \red6__21_n_69\ : STD_LOGIC;
  signal \red6__21_n_70\ : STD_LOGIC;
  signal \red6__21_n_71\ : STD_LOGIC;
  signal \red6__21_n_72\ : STD_LOGIC;
  signal \red6__21_n_73\ : STD_LOGIC;
  signal \red6__21_n_74\ : STD_LOGIC;
  signal \red6__21_n_75\ : STD_LOGIC;
  signal \red6__21_n_76\ : STD_LOGIC;
  signal \red6__21_n_77\ : STD_LOGIC;
  signal \red6__21_n_78\ : STD_LOGIC;
  signal \red6__21_n_79\ : STD_LOGIC;
  signal \red6__21_n_80\ : STD_LOGIC;
  signal \red6__21_n_81\ : STD_LOGIC;
  signal \red6__21_n_82\ : STD_LOGIC;
  signal \red6__21_n_83\ : STD_LOGIC;
  signal \red6__21_n_84\ : STD_LOGIC;
  signal \red6__21_n_85\ : STD_LOGIC;
  signal \red6__21_n_86\ : STD_LOGIC;
  signal \red6__21_n_87\ : STD_LOGIC;
  signal \red6__21_n_88\ : STD_LOGIC;
  signal \red6__21_n_89\ : STD_LOGIC;
  signal \red6__21_n_90\ : STD_LOGIC;
  signal \red6__21_n_91\ : STD_LOGIC;
  signal \red6__21_n_92\ : STD_LOGIC;
  signal \red6__21_n_93\ : STD_LOGIC;
  signal \red6__21_n_94\ : STD_LOGIC;
  signal \red6__21_n_95\ : STD_LOGIC;
  signal \red6__21_n_96\ : STD_LOGIC;
  signal \red6__21_n_97\ : STD_LOGIC;
  signal \red6__21_n_98\ : STD_LOGIC;
  signal \red6__21_n_99\ : STD_LOGIC;
  signal \red6__22_n_100\ : STD_LOGIC;
  signal \red6__22_n_101\ : STD_LOGIC;
  signal \red6__22_n_102\ : STD_LOGIC;
  signal \red6__22_n_103\ : STD_LOGIC;
  signal \red6__22_n_104\ : STD_LOGIC;
  signal \red6__22_n_105\ : STD_LOGIC;
  signal \red6__22_n_58\ : STD_LOGIC;
  signal \red6__22_n_59\ : STD_LOGIC;
  signal \red6__22_n_60\ : STD_LOGIC;
  signal \red6__22_n_61\ : STD_LOGIC;
  signal \red6__22_n_62\ : STD_LOGIC;
  signal \red6__22_n_63\ : STD_LOGIC;
  signal \red6__22_n_64\ : STD_LOGIC;
  signal \red6__22_n_65\ : STD_LOGIC;
  signal \red6__22_n_66\ : STD_LOGIC;
  signal \red6__22_n_67\ : STD_LOGIC;
  signal \red6__22_n_68\ : STD_LOGIC;
  signal \red6__22_n_69\ : STD_LOGIC;
  signal \red6__22_n_70\ : STD_LOGIC;
  signal \red6__22_n_71\ : STD_LOGIC;
  signal \red6__22_n_72\ : STD_LOGIC;
  signal \red6__22_n_73\ : STD_LOGIC;
  signal \red6__22_n_74\ : STD_LOGIC;
  signal \red6__22_n_75\ : STD_LOGIC;
  signal \red6__22_n_76\ : STD_LOGIC;
  signal \red6__22_n_77\ : STD_LOGIC;
  signal \red6__22_n_78\ : STD_LOGIC;
  signal \red6__22_n_79\ : STD_LOGIC;
  signal \red6__22_n_80\ : STD_LOGIC;
  signal \red6__22_n_81\ : STD_LOGIC;
  signal \red6__22_n_82\ : STD_LOGIC;
  signal \red6__22_n_83\ : STD_LOGIC;
  signal \red6__22_n_84\ : STD_LOGIC;
  signal \red6__22_n_85\ : STD_LOGIC;
  signal \red6__22_n_86\ : STD_LOGIC;
  signal \red6__22_n_87\ : STD_LOGIC;
  signal \red6__22_n_88\ : STD_LOGIC;
  signal \red6__22_n_89\ : STD_LOGIC;
  signal \red6__22_n_90\ : STD_LOGIC;
  signal \red6__22_n_91\ : STD_LOGIC;
  signal \red6__22_n_92\ : STD_LOGIC;
  signal \red6__22_n_93\ : STD_LOGIC;
  signal \red6__22_n_94\ : STD_LOGIC;
  signal \red6__22_n_95\ : STD_LOGIC;
  signal \red6__22_n_96\ : STD_LOGIC;
  signal \red6__22_n_97\ : STD_LOGIC;
  signal \red6__22_n_98\ : STD_LOGIC;
  signal \red6__22_n_99\ : STD_LOGIC;
  signal \red6__2_n_100\ : STD_LOGIC;
  signal \red6__2_n_101\ : STD_LOGIC;
  signal \red6__2_n_102\ : STD_LOGIC;
  signal \red6__2_n_103\ : STD_LOGIC;
  signal \red6__2_n_104\ : STD_LOGIC;
  signal \red6__2_n_105\ : STD_LOGIC;
  signal \red6__2_n_58\ : STD_LOGIC;
  signal \red6__2_n_59\ : STD_LOGIC;
  signal \red6__2_n_60\ : STD_LOGIC;
  signal \red6__2_n_61\ : STD_LOGIC;
  signal \red6__2_n_62\ : STD_LOGIC;
  signal \red6__2_n_63\ : STD_LOGIC;
  signal \red6__2_n_64\ : STD_LOGIC;
  signal \red6__2_n_65\ : STD_LOGIC;
  signal \red6__2_n_66\ : STD_LOGIC;
  signal \red6__2_n_67\ : STD_LOGIC;
  signal \red6__2_n_68\ : STD_LOGIC;
  signal \red6__2_n_69\ : STD_LOGIC;
  signal \red6__2_n_70\ : STD_LOGIC;
  signal \red6__2_n_71\ : STD_LOGIC;
  signal \red6__2_n_72\ : STD_LOGIC;
  signal \red6__2_n_73\ : STD_LOGIC;
  signal \red6__2_n_74\ : STD_LOGIC;
  signal \red6__2_n_75\ : STD_LOGIC;
  signal \red6__2_n_76\ : STD_LOGIC;
  signal \red6__2_n_77\ : STD_LOGIC;
  signal \red6__2_n_78\ : STD_LOGIC;
  signal \red6__2_n_79\ : STD_LOGIC;
  signal \red6__2_n_80\ : STD_LOGIC;
  signal \red6__2_n_81\ : STD_LOGIC;
  signal \red6__2_n_82\ : STD_LOGIC;
  signal \red6__2_n_83\ : STD_LOGIC;
  signal \red6__2_n_84\ : STD_LOGIC;
  signal \red6__2_n_85\ : STD_LOGIC;
  signal \red6__2_n_86\ : STD_LOGIC;
  signal \red6__2_n_87\ : STD_LOGIC;
  signal \red6__2_n_88\ : STD_LOGIC;
  signal \red6__2_n_89\ : STD_LOGIC;
  signal \red6__2_n_90\ : STD_LOGIC;
  signal \red6__2_n_91\ : STD_LOGIC;
  signal \red6__2_n_92\ : STD_LOGIC;
  signal \red6__2_n_93\ : STD_LOGIC;
  signal \red6__2_n_94\ : STD_LOGIC;
  signal \red6__2_n_95\ : STD_LOGIC;
  signal \red6__2_n_96\ : STD_LOGIC;
  signal \red6__2_n_97\ : STD_LOGIC;
  signal \red6__2_n_98\ : STD_LOGIC;
  signal \red6__2_n_99\ : STD_LOGIC;
  signal \red6__3_n_100\ : STD_LOGIC;
  signal \red6__3_n_101\ : STD_LOGIC;
  signal \red6__3_n_102\ : STD_LOGIC;
  signal \red6__3_n_103\ : STD_LOGIC;
  signal \red6__3_n_104\ : STD_LOGIC;
  signal \red6__3_n_105\ : STD_LOGIC;
  signal \red6__3_n_106\ : STD_LOGIC;
  signal \red6__3_n_107\ : STD_LOGIC;
  signal \red6__3_n_108\ : STD_LOGIC;
  signal \red6__3_n_109\ : STD_LOGIC;
  signal \red6__3_n_110\ : STD_LOGIC;
  signal \red6__3_n_111\ : STD_LOGIC;
  signal \red6__3_n_112\ : STD_LOGIC;
  signal \red6__3_n_113\ : STD_LOGIC;
  signal \red6__3_n_114\ : STD_LOGIC;
  signal \red6__3_n_115\ : STD_LOGIC;
  signal \red6__3_n_116\ : STD_LOGIC;
  signal \red6__3_n_117\ : STD_LOGIC;
  signal \red6__3_n_118\ : STD_LOGIC;
  signal \red6__3_n_119\ : STD_LOGIC;
  signal \red6__3_n_120\ : STD_LOGIC;
  signal \red6__3_n_121\ : STD_LOGIC;
  signal \red6__3_n_122\ : STD_LOGIC;
  signal \red6__3_n_123\ : STD_LOGIC;
  signal \red6__3_n_124\ : STD_LOGIC;
  signal \red6__3_n_125\ : STD_LOGIC;
  signal \red6__3_n_126\ : STD_LOGIC;
  signal \red6__3_n_127\ : STD_LOGIC;
  signal \red6__3_n_128\ : STD_LOGIC;
  signal \red6__3_n_129\ : STD_LOGIC;
  signal \red6__3_n_130\ : STD_LOGIC;
  signal \red6__3_n_131\ : STD_LOGIC;
  signal \red6__3_n_132\ : STD_LOGIC;
  signal \red6__3_n_133\ : STD_LOGIC;
  signal \red6__3_n_134\ : STD_LOGIC;
  signal \red6__3_n_135\ : STD_LOGIC;
  signal \red6__3_n_136\ : STD_LOGIC;
  signal \red6__3_n_137\ : STD_LOGIC;
  signal \red6__3_n_138\ : STD_LOGIC;
  signal \red6__3_n_139\ : STD_LOGIC;
  signal \red6__3_n_140\ : STD_LOGIC;
  signal \red6__3_n_141\ : STD_LOGIC;
  signal \red6__3_n_142\ : STD_LOGIC;
  signal \red6__3_n_143\ : STD_LOGIC;
  signal \red6__3_n_144\ : STD_LOGIC;
  signal \red6__3_n_145\ : STD_LOGIC;
  signal \red6__3_n_146\ : STD_LOGIC;
  signal \red6__3_n_147\ : STD_LOGIC;
  signal \red6__3_n_148\ : STD_LOGIC;
  signal \red6__3_n_149\ : STD_LOGIC;
  signal \red6__3_n_150\ : STD_LOGIC;
  signal \red6__3_n_151\ : STD_LOGIC;
  signal \red6__3_n_152\ : STD_LOGIC;
  signal \red6__3_n_153\ : STD_LOGIC;
  signal \red6__3_n_58\ : STD_LOGIC;
  signal \red6__3_n_59\ : STD_LOGIC;
  signal \red6__3_n_60\ : STD_LOGIC;
  signal \red6__3_n_61\ : STD_LOGIC;
  signal \red6__3_n_62\ : STD_LOGIC;
  signal \red6__3_n_63\ : STD_LOGIC;
  signal \red6__3_n_64\ : STD_LOGIC;
  signal \red6__3_n_65\ : STD_LOGIC;
  signal \red6__3_n_66\ : STD_LOGIC;
  signal \red6__3_n_67\ : STD_LOGIC;
  signal \red6__3_n_68\ : STD_LOGIC;
  signal \red6__3_n_69\ : STD_LOGIC;
  signal \red6__3_n_70\ : STD_LOGIC;
  signal \red6__3_n_71\ : STD_LOGIC;
  signal \red6__3_n_72\ : STD_LOGIC;
  signal \red6__3_n_73\ : STD_LOGIC;
  signal \red6__3_n_74\ : STD_LOGIC;
  signal \red6__3_n_75\ : STD_LOGIC;
  signal \red6__3_n_76\ : STD_LOGIC;
  signal \red6__3_n_77\ : STD_LOGIC;
  signal \red6__3_n_78\ : STD_LOGIC;
  signal \red6__3_n_79\ : STD_LOGIC;
  signal \red6__3_n_80\ : STD_LOGIC;
  signal \red6__3_n_81\ : STD_LOGIC;
  signal \red6__3_n_82\ : STD_LOGIC;
  signal \red6__3_n_83\ : STD_LOGIC;
  signal \red6__3_n_84\ : STD_LOGIC;
  signal \red6__3_n_85\ : STD_LOGIC;
  signal \red6__3_n_86\ : STD_LOGIC;
  signal \red6__3_n_87\ : STD_LOGIC;
  signal \red6__3_n_88\ : STD_LOGIC;
  signal \red6__3_n_89\ : STD_LOGIC;
  signal \red6__3_n_90\ : STD_LOGIC;
  signal \red6__3_n_91\ : STD_LOGIC;
  signal \red6__3_n_92\ : STD_LOGIC;
  signal \red6__3_n_93\ : STD_LOGIC;
  signal \red6__3_n_94\ : STD_LOGIC;
  signal \red6__3_n_95\ : STD_LOGIC;
  signal \red6__3_n_96\ : STD_LOGIC;
  signal \red6__3_n_97\ : STD_LOGIC;
  signal \red6__3_n_98\ : STD_LOGIC;
  signal \red6__3_n_99\ : STD_LOGIC;
  signal \red6__4_n_100\ : STD_LOGIC;
  signal \red6__4_n_101\ : STD_LOGIC;
  signal \red6__4_n_102\ : STD_LOGIC;
  signal \red6__4_n_103\ : STD_LOGIC;
  signal \red6__4_n_104\ : STD_LOGIC;
  signal \red6__4_n_105\ : STD_LOGIC;
  signal \red6__4_n_58\ : STD_LOGIC;
  signal \red6__4_n_59\ : STD_LOGIC;
  signal \red6__4_n_60\ : STD_LOGIC;
  signal \red6__4_n_61\ : STD_LOGIC;
  signal \red6__4_n_62\ : STD_LOGIC;
  signal \red6__4_n_63\ : STD_LOGIC;
  signal \red6__4_n_64\ : STD_LOGIC;
  signal \red6__4_n_65\ : STD_LOGIC;
  signal \red6__4_n_66\ : STD_LOGIC;
  signal \red6__4_n_67\ : STD_LOGIC;
  signal \red6__4_n_68\ : STD_LOGIC;
  signal \red6__4_n_69\ : STD_LOGIC;
  signal \red6__4_n_70\ : STD_LOGIC;
  signal \red6__4_n_71\ : STD_LOGIC;
  signal \red6__4_n_72\ : STD_LOGIC;
  signal \red6__4_n_73\ : STD_LOGIC;
  signal \red6__4_n_74\ : STD_LOGIC;
  signal \red6__4_n_75\ : STD_LOGIC;
  signal \red6__4_n_76\ : STD_LOGIC;
  signal \red6__4_n_77\ : STD_LOGIC;
  signal \red6__4_n_78\ : STD_LOGIC;
  signal \red6__4_n_79\ : STD_LOGIC;
  signal \red6__4_n_80\ : STD_LOGIC;
  signal \red6__4_n_81\ : STD_LOGIC;
  signal \red6__4_n_82\ : STD_LOGIC;
  signal \red6__4_n_83\ : STD_LOGIC;
  signal \red6__4_n_84\ : STD_LOGIC;
  signal \red6__4_n_85\ : STD_LOGIC;
  signal \red6__4_n_86\ : STD_LOGIC;
  signal \red6__4_n_87\ : STD_LOGIC;
  signal \red6__4_n_88\ : STD_LOGIC;
  signal \red6__4_n_89\ : STD_LOGIC;
  signal \red6__4_n_90\ : STD_LOGIC;
  signal \red6__4_n_91\ : STD_LOGIC;
  signal \red6__4_n_92\ : STD_LOGIC;
  signal \red6__4_n_93\ : STD_LOGIC;
  signal \red6__4_n_94\ : STD_LOGIC;
  signal \red6__4_n_95\ : STD_LOGIC;
  signal \red6__4_n_96\ : STD_LOGIC;
  signal \red6__4_n_97\ : STD_LOGIC;
  signal \red6__4_n_98\ : STD_LOGIC;
  signal \red6__4_n_99\ : STD_LOGIC;
  signal \red6__5_n_100\ : STD_LOGIC;
  signal \red6__5_n_101\ : STD_LOGIC;
  signal \red6__5_n_102\ : STD_LOGIC;
  signal \red6__5_n_103\ : STD_LOGIC;
  signal \red6__5_n_104\ : STD_LOGIC;
  signal \red6__5_n_105\ : STD_LOGIC;
  signal \red6__5_n_106\ : STD_LOGIC;
  signal \red6__5_n_107\ : STD_LOGIC;
  signal \red6__5_n_108\ : STD_LOGIC;
  signal \red6__5_n_109\ : STD_LOGIC;
  signal \red6__5_n_110\ : STD_LOGIC;
  signal \red6__5_n_111\ : STD_LOGIC;
  signal \red6__5_n_112\ : STD_LOGIC;
  signal \red6__5_n_113\ : STD_LOGIC;
  signal \red6__5_n_114\ : STD_LOGIC;
  signal \red6__5_n_115\ : STD_LOGIC;
  signal \red6__5_n_116\ : STD_LOGIC;
  signal \red6__5_n_117\ : STD_LOGIC;
  signal \red6__5_n_118\ : STD_LOGIC;
  signal \red6__5_n_119\ : STD_LOGIC;
  signal \red6__5_n_120\ : STD_LOGIC;
  signal \red6__5_n_121\ : STD_LOGIC;
  signal \red6__5_n_122\ : STD_LOGIC;
  signal \red6__5_n_123\ : STD_LOGIC;
  signal \red6__5_n_124\ : STD_LOGIC;
  signal \red6__5_n_125\ : STD_LOGIC;
  signal \red6__5_n_126\ : STD_LOGIC;
  signal \red6__5_n_127\ : STD_LOGIC;
  signal \red6__5_n_128\ : STD_LOGIC;
  signal \red6__5_n_129\ : STD_LOGIC;
  signal \red6__5_n_130\ : STD_LOGIC;
  signal \red6__5_n_131\ : STD_LOGIC;
  signal \red6__5_n_132\ : STD_LOGIC;
  signal \red6__5_n_133\ : STD_LOGIC;
  signal \red6__5_n_134\ : STD_LOGIC;
  signal \red6__5_n_135\ : STD_LOGIC;
  signal \red6__5_n_136\ : STD_LOGIC;
  signal \red6__5_n_137\ : STD_LOGIC;
  signal \red6__5_n_138\ : STD_LOGIC;
  signal \red6__5_n_139\ : STD_LOGIC;
  signal \red6__5_n_140\ : STD_LOGIC;
  signal \red6__5_n_141\ : STD_LOGIC;
  signal \red6__5_n_142\ : STD_LOGIC;
  signal \red6__5_n_143\ : STD_LOGIC;
  signal \red6__5_n_144\ : STD_LOGIC;
  signal \red6__5_n_145\ : STD_LOGIC;
  signal \red6__5_n_146\ : STD_LOGIC;
  signal \red6__5_n_147\ : STD_LOGIC;
  signal \red6__5_n_148\ : STD_LOGIC;
  signal \red6__5_n_149\ : STD_LOGIC;
  signal \red6__5_n_150\ : STD_LOGIC;
  signal \red6__5_n_151\ : STD_LOGIC;
  signal \red6__5_n_152\ : STD_LOGIC;
  signal \red6__5_n_153\ : STD_LOGIC;
  signal \red6__5_n_58\ : STD_LOGIC;
  signal \red6__5_n_59\ : STD_LOGIC;
  signal \red6__5_n_60\ : STD_LOGIC;
  signal \red6__5_n_61\ : STD_LOGIC;
  signal \red6__5_n_62\ : STD_LOGIC;
  signal \red6__5_n_63\ : STD_LOGIC;
  signal \red6__5_n_64\ : STD_LOGIC;
  signal \red6__5_n_65\ : STD_LOGIC;
  signal \red6__5_n_66\ : STD_LOGIC;
  signal \red6__5_n_67\ : STD_LOGIC;
  signal \red6__5_n_68\ : STD_LOGIC;
  signal \red6__5_n_69\ : STD_LOGIC;
  signal \red6__5_n_70\ : STD_LOGIC;
  signal \red6__5_n_71\ : STD_LOGIC;
  signal \red6__5_n_72\ : STD_LOGIC;
  signal \red6__5_n_73\ : STD_LOGIC;
  signal \red6__5_n_74\ : STD_LOGIC;
  signal \red6__5_n_75\ : STD_LOGIC;
  signal \red6__5_n_76\ : STD_LOGIC;
  signal \red6__5_n_77\ : STD_LOGIC;
  signal \red6__5_n_78\ : STD_LOGIC;
  signal \red6__5_n_79\ : STD_LOGIC;
  signal \red6__5_n_80\ : STD_LOGIC;
  signal \red6__5_n_81\ : STD_LOGIC;
  signal \red6__5_n_82\ : STD_LOGIC;
  signal \red6__5_n_83\ : STD_LOGIC;
  signal \red6__5_n_84\ : STD_LOGIC;
  signal \red6__5_n_85\ : STD_LOGIC;
  signal \red6__5_n_86\ : STD_LOGIC;
  signal \red6__5_n_87\ : STD_LOGIC;
  signal \red6__5_n_88\ : STD_LOGIC;
  signal \red6__5_n_89\ : STD_LOGIC;
  signal \red6__5_n_90\ : STD_LOGIC;
  signal \red6__5_n_91\ : STD_LOGIC;
  signal \red6__5_n_92\ : STD_LOGIC;
  signal \red6__5_n_93\ : STD_LOGIC;
  signal \red6__5_n_94\ : STD_LOGIC;
  signal \red6__5_n_95\ : STD_LOGIC;
  signal \red6__5_n_96\ : STD_LOGIC;
  signal \red6__5_n_97\ : STD_LOGIC;
  signal \red6__5_n_98\ : STD_LOGIC;
  signal \red6__5_n_99\ : STD_LOGIC;
  signal \red6__6_n_100\ : STD_LOGIC;
  signal \red6__6_n_101\ : STD_LOGIC;
  signal \red6__6_n_102\ : STD_LOGIC;
  signal \red6__6_n_103\ : STD_LOGIC;
  signal \red6__6_n_104\ : STD_LOGIC;
  signal \red6__6_n_105\ : STD_LOGIC;
  signal \red6__6_n_58\ : STD_LOGIC;
  signal \red6__6_n_59\ : STD_LOGIC;
  signal \red6__6_n_60\ : STD_LOGIC;
  signal \red6__6_n_61\ : STD_LOGIC;
  signal \red6__6_n_62\ : STD_LOGIC;
  signal \red6__6_n_63\ : STD_LOGIC;
  signal \red6__6_n_64\ : STD_LOGIC;
  signal \red6__6_n_65\ : STD_LOGIC;
  signal \red6__6_n_66\ : STD_LOGIC;
  signal \red6__6_n_67\ : STD_LOGIC;
  signal \red6__6_n_68\ : STD_LOGIC;
  signal \red6__6_n_69\ : STD_LOGIC;
  signal \red6__6_n_70\ : STD_LOGIC;
  signal \red6__6_n_71\ : STD_LOGIC;
  signal \red6__6_n_72\ : STD_LOGIC;
  signal \red6__6_n_73\ : STD_LOGIC;
  signal \red6__6_n_74\ : STD_LOGIC;
  signal \red6__6_n_75\ : STD_LOGIC;
  signal \red6__6_n_76\ : STD_LOGIC;
  signal \red6__6_n_77\ : STD_LOGIC;
  signal \red6__6_n_78\ : STD_LOGIC;
  signal \red6__6_n_79\ : STD_LOGIC;
  signal \red6__6_n_80\ : STD_LOGIC;
  signal \red6__6_n_81\ : STD_LOGIC;
  signal \red6__6_n_82\ : STD_LOGIC;
  signal \red6__6_n_83\ : STD_LOGIC;
  signal \red6__6_n_84\ : STD_LOGIC;
  signal \red6__6_n_85\ : STD_LOGIC;
  signal \red6__6_n_86\ : STD_LOGIC;
  signal \red6__6_n_87\ : STD_LOGIC;
  signal \red6__6_n_88\ : STD_LOGIC;
  signal \red6__6_n_89\ : STD_LOGIC;
  signal \red6__6_n_90\ : STD_LOGIC;
  signal \red6__6_n_91\ : STD_LOGIC;
  signal \red6__6_n_92\ : STD_LOGIC;
  signal \red6__6_n_93\ : STD_LOGIC;
  signal \red6__6_n_94\ : STD_LOGIC;
  signal \red6__6_n_95\ : STD_LOGIC;
  signal \red6__6_n_96\ : STD_LOGIC;
  signal \red6__6_n_97\ : STD_LOGIC;
  signal \red6__6_n_98\ : STD_LOGIC;
  signal \red6__6_n_99\ : STD_LOGIC;
  signal \red6__7_i_11_n_0\ : STD_LOGIC;
  signal \red6__7_i_12_n_0\ : STD_LOGIC;
  signal \red6__7_i_14_n_0\ : STD_LOGIC;
  signal \red6__7_i_15_n_0\ : STD_LOGIC;
  signal \red6__7_i_16_n_0\ : STD_LOGIC;
  signal \red6__7_i_17_n_0\ : STD_LOGIC;
  signal \red6__7_i_19_n_0\ : STD_LOGIC;
  signal \red6__7_i_20_n_0\ : STD_LOGIC;
  signal \red6__7_i_21_n_0\ : STD_LOGIC;
  signal \red6__7_i_22_n_0\ : STD_LOGIC;
  signal \red6__7_i_24_n_0\ : STD_LOGIC;
  signal \red6__7_i_25_n_0\ : STD_LOGIC;
  signal \red6__7_i_26_n_0\ : STD_LOGIC;
  signal \red6__7_i_27_n_0\ : STD_LOGIC;
  signal \red6__7_i_29_n_0\ : STD_LOGIC;
  signal \red6__7_i_30_n_0\ : STD_LOGIC;
  signal \red6__7_i_31_n_0\ : STD_LOGIC;
  signal \red6__7_i_32_n_0\ : STD_LOGIC;
  signal \red6__7_i_9_n_0\ : STD_LOGIC;
  signal \red6__7_n_100\ : STD_LOGIC;
  signal \red6__7_n_101\ : STD_LOGIC;
  signal \red6__7_n_102\ : STD_LOGIC;
  signal \red6__7_n_103\ : STD_LOGIC;
  signal \red6__7_n_104\ : STD_LOGIC;
  signal \red6__7_n_105\ : STD_LOGIC;
  signal \red6__7_n_106\ : STD_LOGIC;
  signal \red6__7_n_107\ : STD_LOGIC;
  signal \red6__7_n_108\ : STD_LOGIC;
  signal \red6__7_n_109\ : STD_LOGIC;
  signal \red6__7_n_110\ : STD_LOGIC;
  signal \red6__7_n_111\ : STD_LOGIC;
  signal \red6__7_n_112\ : STD_LOGIC;
  signal \red6__7_n_113\ : STD_LOGIC;
  signal \red6__7_n_114\ : STD_LOGIC;
  signal \red6__7_n_115\ : STD_LOGIC;
  signal \red6__7_n_116\ : STD_LOGIC;
  signal \red6__7_n_117\ : STD_LOGIC;
  signal \red6__7_n_118\ : STD_LOGIC;
  signal \red6__7_n_119\ : STD_LOGIC;
  signal \red6__7_n_120\ : STD_LOGIC;
  signal \red6__7_n_121\ : STD_LOGIC;
  signal \red6__7_n_122\ : STD_LOGIC;
  signal \red6__7_n_123\ : STD_LOGIC;
  signal \red6__7_n_124\ : STD_LOGIC;
  signal \red6__7_n_125\ : STD_LOGIC;
  signal \red6__7_n_126\ : STD_LOGIC;
  signal \red6__7_n_127\ : STD_LOGIC;
  signal \red6__7_n_128\ : STD_LOGIC;
  signal \red6__7_n_129\ : STD_LOGIC;
  signal \red6__7_n_130\ : STD_LOGIC;
  signal \red6__7_n_131\ : STD_LOGIC;
  signal \red6__7_n_132\ : STD_LOGIC;
  signal \red6__7_n_133\ : STD_LOGIC;
  signal \red6__7_n_134\ : STD_LOGIC;
  signal \red6__7_n_135\ : STD_LOGIC;
  signal \red6__7_n_136\ : STD_LOGIC;
  signal \red6__7_n_137\ : STD_LOGIC;
  signal \red6__7_n_138\ : STD_LOGIC;
  signal \red6__7_n_139\ : STD_LOGIC;
  signal \red6__7_n_140\ : STD_LOGIC;
  signal \red6__7_n_141\ : STD_LOGIC;
  signal \red6__7_n_142\ : STD_LOGIC;
  signal \red6__7_n_143\ : STD_LOGIC;
  signal \red6__7_n_144\ : STD_LOGIC;
  signal \red6__7_n_145\ : STD_LOGIC;
  signal \red6__7_n_146\ : STD_LOGIC;
  signal \red6__7_n_147\ : STD_LOGIC;
  signal \red6__7_n_148\ : STD_LOGIC;
  signal \red6__7_n_149\ : STD_LOGIC;
  signal \red6__7_n_150\ : STD_LOGIC;
  signal \red6__7_n_151\ : STD_LOGIC;
  signal \red6__7_n_152\ : STD_LOGIC;
  signal \red6__7_n_153\ : STD_LOGIC;
  signal \red6__7_n_58\ : STD_LOGIC;
  signal \red6__7_n_59\ : STD_LOGIC;
  signal \red6__7_n_60\ : STD_LOGIC;
  signal \red6__7_n_61\ : STD_LOGIC;
  signal \red6__7_n_62\ : STD_LOGIC;
  signal \red6__7_n_63\ : STD_LOGIC;
  signal \red6__7_n_64\ : STD_LOGIC;
  signal \red6__7_n_65\ : STD_LOGIC;
  signal \red6__7_n_66\ : STD_LOGIC;
  signal \red6__7_n_67\ : STD_LOGIC;
  signal \red6__7_n_68\ : STD_LOGIC;
  signal \red6__7_n_69\ : STD_LOGIC;
  signal \red6__7_n_70\ : STD_LOGIC;
  signal \red6__7_n_71\ : STD_LOGIC;
  signal \red6__7_n_72\ : STD_LOGIC;
  signal \red6__7_n_73\ : STD_LOGIC;
  signal \red6__7_n_74\ : STD_LOGIC;
  signal \red6__7_n_75\ : STD_LOGIC;
  signal \red6__7_n_76\ : STD_LOGIC;
  signal \red6__7_n_77\ : STD_LOGIC;
  signal \red6__7_n_78\ : STD_LOGIC;
  signal \red6__7_n_79\ : STD_LOGIC;
  signal \red6__7_n_80\ : STD_LOGIC;
  signal \red6__7_n_81\ : STD_LOGIC;
  signal \red6__7_n_82\ : STD_LOGIC;
  signal \red6__7_n_83\ : STD_LOGIC;
  signal \red6__7_n_84\ : STD_LOGIC;
  signal \red6__7_n_85\ : STD_LOGIC;
  signal \red6__7_n_86\ : STD_LOGIC;
  signal \red6__7_n_87\ : STD_LOGIC;
  signal \red6__7_n_88\ : STD_LOGIC;
  signal \red6__7_n_89\ : STD_LOGIC;
  signal \red6__7_n_90\ : STD_LOGIC;
  signal \red6__7_n_91\ : STD_LOGIC;
  signal \red6__7_n_92\ : STD_LOGIC;
  signal \red6__7_n_93\ : STD_LOGIC;
  signal \red6__7_n_94\ : STD_LOGIC;
  signal \red6__7_n_95\ : STD_LOGIC;
  signal \red6__7_n_96\ : STD_LOGIC;
  signal \red6__7_n_97\ : STD_LOGIC;
  signal \red6__7_n_98\ : STD_LOGIC;
  signal \red6__7_n_99\ : STD_LOGIC;
  signal \red6__8_n_100\ : STD_LOGIC;
  signal \red6__8_n_101\ : STD_LOGIC;
  signal \red6__8_n_102\ : STD_LOGIC;
  signal \red6__8_n_103\ : STD_LOGIC;
  signal \red6__8_n_104\ : STD_LOGIC;
  signal \red6__8_n_105\ : STD_LOGIC;
  signal \red6__8_n_58\ : STD_LOGIC;
  signal \red6__8_n_59\ : STD_LOGIC;
  signal \red6__8_n_60\ : STD_LOGIC;
  signal \red6__8_n_61\ : STD_LOGIC;
  signal \red6__8_n_62\ : STD_LOGIC;
  signal \red6__8_n_63\ : STD_LOGIC;
  signal \red6__8_n_64\ : STD_LOGIC;
  signal \red6__8_n_65\ : STD_LOGIC;
  signal \red6__8_n_66\ : STD_LOGIC;
  signal \red6__8_n_67\ : STD_LOGIC;
  signal \red6__8_n_68\ : STD_LOGIC;
  signal \red6__8_n_69\ : STD_LOGIC;
  signal \red6__8_n_70\ : STD_LOGIC;
  signal \red6__8_n_71\ : STD_LOGIC;
  signal \red6__8_n_72\ : STD_LOGIC;
  signal \red6__8_n_73\ : STD_LOGIC;
  signal \red6__8_n_74\ : STD_LOGIC;
  signal \red6__8_n_75\ : STD_LOGIC;
  signal \red6__8_n_76\ : STD_LOGIC;
  signal \red6__8_n_77\ : STD_LOGIC;
  signal \red6__8_n_78\ : STD_LOGIC;
  signal \red6__8_n_79\ : STD_LOGIC;
  signal \red6__8_n_80\ : STD_LOGIC;
  signal \red6__8_n_81\ : STD_LOGIC;
  signal \red6__8_n_82\ : STD_LOGIC;
  signal \red6__8_n_83\ : STD_LOGIC;
  signal \red6__8_n_84\ : STD_LOGIC;
  signal \red6__8_n_85\ : STD_LOGIC;
  signal \red6__8_n_86\ : STD_LOGIC;
  signal \red6__8_n_87\ : STD_LOGIC;
  signal \red6__8_n_88\ : STD_LOGIC;
  signal \red6__8_n_89\ : STD_LOGIC;
  signal \red6__8_n_90\ : STD_LOGIC;
  signal \red6__8_n_91\ : STD_LOGIC;
  signal \red6__8_n_92\ : STD_LOGIC;
  signal \red6__8_n_93\ : STD_LOGIC;
  signal \red6__8_n_94\ : STD_LOGIC;
  signal \red6__8_n_95\ : STD_LOGIC;
  signal \red6__8_n_96\ : STD_LOGIC;
  signal \red6__8_n_97\ : STD_LOGIC;
  signal \red6__8_n_98\ : STD_LOGIC;
  signal \red6__8_n_99\ : STD_LOGIC;
  signal \red6__9_i_10_n_0\ : STD_LOGIC;
  signal \red6__9_i_11_n_0\ : STD_LOGIC;
  signal \red6__9_i_12_n_0\ : STD_LOGIC;
  signal \red6__9_i_13_n_0\ : STD_LOGIC;
  signal \red6__9_i_16_n_0\ : STD_LOGIC;
  signal \red6__9_i_17_n_0\ : STD_LOGIC;
  signal \red6__9_i_18_n_0\ : STD_LOGIC;
  signal \red6__9_i_5_n_0\ : STD_LOGIC;
  signal \red6__9_i_69_n_0\ : STD_LOGIC;
  signal \red6__9_i_6_n_0\ : STD_LOGIC;
  signal \red6__9_i_7_n_0\ : STD_LOGIC;
  signal \red6__9_i_89_n_0\ : STD_LOGIC;
  signal \red6__9_i_8_n_0\ : STD_LOGIC;
  signal \red6__9_i_93_n_0\ : STD_LOGIC;
  signal \red6__9_n_100\ : STD_LOGIC;
  signal \red6__9_n_101\ : STD_LOGIC;
  signal \red6__9_n_102\ : STD_LOGIC;
  signal \red6__9_n_103\ : STD_LOGIC;
  signal \red6__9_n_104\ : STD_LOGIC;
  signal \red6__9_n_105\ : STD_LOGIC;
  signal \red6__9_n_106\ : STD_LOGIC;
  signal \red6__9_n_107\ : STD_LOGIC;
  signal \red6__9_n_108\ : STD_LOGIC;
  signal \red6__9_n_109\ : STD_LOGIC;
  signal \red6__9_n_110\ : STD_LOGIC;
  signal \red6__9_n_111\ : STD_LOGIC;
  signal \red6__9_n_112\ : STD_LOGIC;
  signal \red6__9_n_113\ : STD_LOGIC;
  signal \red6__9_n_114\ : STD_LOGIC;
  signal \red6__9_n_115\ : STD_LOGIC;
  signal \red6__9_n_116\ : STD_LOGIC;
  signal \red6__9_n_117\ : STD_LOGIC;
  signal \red6__9_n_118\ : STD_LOGIC;
  signal \red6__9_n_119\ : STD_LOGIC;
  signal \red6__9_n_120\ : STD_LOGIC;
  signal \red6__9_n_121\ : STD_LOGIC;
  signal \red6__9_n_122\ : STD_LOGIC;
  signal \red6__9_n_123\ : STD_LOGIC;
  signal \red6__9_n_124\ : STD_LOGIC;
  signal \red6__9_n_125\ : STD_LOGIC;
  signal \red6__9_n_126\ : STD_LOGIC;
  signal \red6__9_n_127\ : STD_LOGIC;
  signal \red6__9_n_128\ : STD_LOGIC;
  signal \red6__9_n_129\ : STD_LOGIC;
  signal \red6__9_n_130\ : STD_LOGIC;
  signal \red6__9_n_131\ : STD_LOGIC;
  signal \red6__9_n_132\ : STD_LOGIC;
  signal \red6__9_n_133\ : STD_LOGIC;
  signal \red6__9_n_134\ : STD_LOGIC;
  signal \red6__9_n_135\ : STD_LOGIC;
  signal \red6__9_n_136\ : STD_LOGIC;
  signal \red6__9_n_137\ : STD_LOGIC;
  signal \red6__9_n_138\ : STD_LOGIC;
  signal \red6__9_n_139\ : STD_LOGIC;
  signal \red6__9_n_140\ : STD_LOGIC;
  signal \red6__9_n_141\ : STD_LOGIC;
  signal \red6__9_n_142\ : STD_LOGIC;
  signal \red6__9_n_143\ : STD_LOGIC;
  signal \red6__9_n_144\ : STD_LOGIC;
  signal \red6__9_n_145\ : STD_LOGIC;
  signal \red6__9_n_146\ : STD_LOGIC;
  signal \red6__9_n_147\ : STD_LOGIC;
  signal \red6__9_n_148\ : STD_LOGIC;
  signal \red6__9_n_149\ : STD_LOGIC;
  signal \red6__9_n_150\ : STD_LOGIC;
  signal \red6__9_n_151\ : STD_LOGIC;
  signal \red6__9_n_152\ : STD_LOGIC;
  signal \red6__9_n_153\ : STD_LOGIC;
  signal \red6__9_n_24\ : STD_LOGIC;
  signal \red6__9_n_25\ : STD_LOGIC;
  signal \red6__9_n_26\ : STD_LOGIC;
  signal \red6__9_n_27\ : STD_LOGIC;
  signal \red6__9_n_28\ : STD_LOGIC;
  signal \red6__9_n_29\ : STD_LOGIC;
  signal \red6__9_n_30\ : STD_LOGIC;
  signal \red6__9_n_31\ : STD_LOGIC;
  signal \red6__9_n_32\ : STD_LOGIC;
  signal \red6__9_n_33\ : STD_LOGIC;
  signal \red6__9_n_34\ : STD_LOGIC;
  signal \red6__9_n_35\ : STD_LOGIC;
  signal \red6__9_n_36\ : STD_LOGIC;
  signal \red6__9_n_37\ : STD_LOGIC;
  signal \red6__9_n_38\ : STD_LOGIC;
  signal \red6__9_n_39\ : STD_LOGIC;
  signal \red6__9_n_40\ : STD_LOGIC;
  signal \red6__9_n_41\ : STD_LOGIC;
  signal \red6__9_n_42\ : STD_LOGIC;
  signal \red6__9_n_43\ : STD_LOGIC;
  signal \red6__9_n_44\ : STD_LOGIC;
  signal \red6__9_n_45\ : STD_LOGIC;
  signal \red6__9_n_46\ : STD_LOGIC;
  signal \red6__9_n_47\ : STD_LOGIC;
  signal \red6__9_n_48\ : STD_LOGIC;
  signal \red6__9_n_49\ : STD_LOGIC;
  signal \red6__9_n_50\ : STD_LOGIC;
  signal \red6__9_n_51\ : STD_LOGIC;
  signal \red6__9_n_52\ : STD_LOGIC;
  signal \red6__9_n_53\ : STD_LOGIC;
  signal \red6__9_n_58\ : STD_LOGIC;
  signal \red6__9_n_59\ : STD_LOGIC;
  signal \red6__9_n_60\ : STD_LOGIC;
  signal \red6__9_n_61\ : STD_LOGIC;
  signal \red6__9_n_62\ : STD_LOGIC;
  signal \red6__9_n_63\ : STD_LOGIC;
  signal \red6__9_n_64\ : STD_LOGIC;
  signal \red6__9_n_65\ : STD_LOGIC;
  signal \red6__9_n_66\ : STD_LOGIC;
  signal \red6__9_n_67\ : STD_LOGIC;
  signal \red6__9_n_68\ : STD_LOGIC;
  signal \red6__9_n_69\ : STD_LOGIC;
  signal \red6__9_n_70\ : STD_LOGIC;
  signal \red6__9_n_71\ : STD_LOGIC;
  signal \red6__9_n_72\ : STD_LOGIC;
  signal \red6__9_n_73\ : STD_LOGIC;
  signal \red6__9_n_74\ : STD_LOGIC;
  signal \red6__9_n_75\ : STD_LOGIC;
  signal \red6__9_n_76\ : STD_LOGIC;
  signal \red6__9_n_77\ : STD_LOGIC;
  signal \red6__9_n_78\ : STD_LOGIC;
  signal \red6__9_n_79\ : STD_LOGIC;
  signal \red6__9_n_80\ : STD_LOGIC;
  signal \red6__9_n_81\ : STD_LOGIC;
  signal \red6__9_n_82\ : STD_LOGIC;
  signal \red6__9_n_83\ : STD_LOGIC;
  signal \red6__9_n_84\ : STD_LOGIC;
  signal \red6__9_n_85\ : STD_LOGIC;
  signal \red6__9_n_86\ : STD_LOGIC;
  signal \red6__9_n_87\ : STD_LOGIC;
  signal \red6__9_n_88\ : STD_LOGIC;
  signal \red6__9_n_89\ : STD_LOGIC;
  signal \red6__9_n_90\ : STD_LOGIC;
  signal \red6__9_n_91\ : STD_LOGIC;
  signal \red6__9_n_92\ : STD_LOGIC;
  signal \red6__9_n_93\ : STD_LOGIC;
  signal \red6__9_n_94\ : STD_LOGIC;
  signal \red6__9_n_95\ : STD_LOGIC;
  signal \red6__9_n_96\ : STD_LOGIC;
  signal \red6__9_n_97\ : STD_LOGIC;
  signal \red6__9_n_98\ : STD_LOGIC;
  signal \red6__9_n_99\ : STD_LOGIC;
  signal red6_i_11_n_0 : STD_LOGIC;
  signal red6_i_12_n_0 : STD_LOGIC;
  signal red6_i_13_n_0 : STD_LOGIC;
  signal red6_i_14_n_0 : STD_LOGIC;
  signal red6_i_15_n_0 : STD_LOGIC;
  signal red6_i_16_n_0 : STD_LOGIC;
  signal red6_i_17_n_0 : STD_LOGIC;
  signal red6_i_18_n_0 : STD_LOGIC;
  signal red6_i_19_n_0 : STD_LOGIC;
  signal red6_i_20_n_0 : STD_LOGIC;
  signal red6_i_21_n_0 : STD_LOGIC;
  signal red6_i_22_n_0 : STD_LOGIC;
  signal red6_i_23_n_0 : STD_LOGIC;
  signal red6_i_24_n_0 : STD_LOGIC;
  signal red6_i_25_n_0 : STD_LOGIC;
  signal red6_i_26_n_0 : STD_LOGIC;
  signal red6_i_27_n_0 : STD_LOGIC;
  signal red6_i_28_n_0 : STD_LOGIC;
  signal red6_n_100 : STD_LOGIC;
  signal red6_n_101 : STD_LOGIC;
  signal red6_n_102 : STD_LOGIC;
  signal red6_n_103 : STD_LOGIC;
  signal red6_n_104 : STD_LOGIC;
  signal red6_n_105 : STD_LOGIC;
  signal red6_n_106 : STD_LOGIC;
  signal red6_n_107 : STD_LOGIC;
  signal red6_n_108 : STD_LOGIC;
  signal red6_n_109 : STD_LOGIC;
  signal red6_n_110 : STD_LOGIC;
  signal red6_n_111 : STD_LOGIC;
  signal red6_n_112 : STD_LOGIC;
  signal red6_n_113 : STD_LOGIC;
  signal red6_n_114 : STD_LOGIC;
  signal red6_n_115 : STD_LOGIC;
  signal red6_n_116 : STD_LOGIC;
  signal red6_n_117 : STD_LOGIC;
  signal red6_n_118 : STD_LOGIC;
  signal red6_n_119 : STD_LOGIC;
  signal red6_n_120 : STD_LOGIC;
  signal red6_n_121 : STD_LOGIC;
  signal red6_n_122 : STD_LOGIC;
  signal red6_n_123 : STD_LOGIC;
  signal red6_n_124 : STD_LOGIC;
  signal red6_n_125 : STD_LOGIC;
  signal red6_n_126 : STD_LOGIC;
  signal red6_n_127 : STD_LOGIC;
  signal red6_n_128 : STD_LOGIC;
  signal red6_n_129 : STD_LOGIC;
  signal red6_n_130 : STD_LOGIC;
  signal red6_n_131 : STD_LOGIC;
  signal red6_n_132 : STD_LOGIC;
  signal red6_n_133 : STD_LOGIC;
  signal red6_n_134 : STD_LOGIC;
  signal red6_n_135 : STD_LOGIC;
  signal red6_n_136 : STD_LOGIC;
  signal red6_n_137 : STD_LOGIC;
  signal red6_n_138 : STD_LOGIC;
  signal red6_n_139 : STD_LOGIC;
  signal red6_n_140 : STD_LOGIC;
  signal red6_n_141 : STD_LOGIC;
  signal red6_n_142 : STD_LOGIC;
  signal red6_n_143 : STD_LOGIC;
  signal red6_n_144 : STD_LOGIC;
  signal red6_n_145 : STD_LOGIC;
  signal red6_n_146 : STD_LOGIC;
  signal red6_n_147 : STD_LOGIC;
  signal red6_n_148 : STD_LOGIC;
  signal red6_n_149 : STD_LOGIC;
  signal red6_n_150 : STD_LOGIC;
  signal red6_n_151 : STD_LOGIC;
  signal red6_n_152 : STD_LOGIC;
  signal red6_n_153 : STD_LOGIC;
  signal red6_n_58 : STD_LOGIC;
  signal red6_n_59 : STD_LOGIC;
  signal red6_n_60 : STD_LOGIC;
  signal red6_n_61 : STD_LOGIC;
  signal red6_n_62 : STD_LOGIC;
  signal red6_n_63 : STD_LOGIC;
  signal red6_n_64 : STD_LOGIC;
  signal red6_n_65 : STD_LOGIC;
  signal red6_n_66 : STD_LOGIC;
  signal red6_n_67 : STD_LOGIC;
  signal red6_n_68 : STD_LOGIC;
  signal red6_n_69 : STD_LOGIC;
  signal red6_n_70 : STD_LOGIC;
  signal red6_n_71 : STD_LOGIC;
  signal red6_n_72 : STD_LOGIC;
  signal red6_n_73 : STD_LOGIC;
  signal red6_n_74 : STD_LOGIC;
  signal red6_n_75 : STD_LOGIC;
  signal red6_n_76 : STD_LOGIC;
  signal red6_n_77 : STD_LOGIC;
  signal red6_n_78 : STD_LOGIC;
  signal red6_n_79 : STD_LOGIC;
  signal red6_n_80 : STD_LOGIC;
  signal red6_n_81 : STD_LOGIC;
  signal red6_n_82 : STD_LOGIC;
  signal red6_n_83 : STD_LOGIC;
  signal red6_n_84 : STD_LOGIC;
  signal red6_n_85 : STD_LOGIC;
  signal red6_n_86 : STD_LOGIC;
  signal red6_n_87 : STD_LOGIC;
  signal red6_n_88 : STD_LOGIC;
  signal red6_n_89 : STD_LOGIC;
  signal red6_n_90 : STD_LOGIC;
  signal red6_n_91 : STD_LOGIC;
  signal red6_n_92 : STD_LOGIC;
  signal red6_n_93 : STD_LOGIC;
  signal red6_n_94 : STD_LOGIC;
  signal red6_n_95 : STD_LOGIC;
  signal red6_n_96 : STD_LOGIC;
  signal red6_n_97 : STD_LOGIC;
  signal red6_n_98 : STD_LOGIC;
  signal red6_n_99 : STD_LOGIC;
  signal red70_in : STD_LOGIC_VECTOR ( 32 downto 2 );
  signal \^screen_restart_delayed\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal sel_2 : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal sin_yaw : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sine_table_inst_n_0 : STD_LOGIC;
  signal sine_table_inst_n_17 : STD_LOGIC;
  signal sine_table_inst_n_21 : STD_LOGIC;
  signal sine_table_inst_n_29 : STD_LOGIC;
  signal sine_table_inst_n_30 : STD_LOGIC;
  signal sine_table_inst_n_31 : STD_LOGIC;
  signal sine_table_inst_n_32 : STD_LOGIC;
  signal sine_table_inst_n_33 : STD_LOGIC;
  signal sine_table_inst_n_34 : STD_LOGIC;
  signal sine_table_inst_n_35 : STD_LOGIC;
  signal sine_table_inst_n_36 : STD_LOGIC;
  signal sine_table_inst_n_37 : STD_LOGIC;
  signal sine_table_inst_n_38 : STD_LOGIC;
  signal sine_table_inst_n_39 : STD_LOGIC;
  signal sine_table_inst_n_40 : STD_LOGIC;
  signal sine_table_inst_n_41 : STD_LOGIC;
  signal \translated_vertex3_2D[0]0\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \vertex1_2D[0]4\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal vga_to_hdmi_i_103_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_103_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_103_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_103_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_108_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_108_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_109_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_109_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_109_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_109_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_10_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_110_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_110_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_110_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_110_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_119_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_119_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_119_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_119_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_11_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_120_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_120_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_120_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_120_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_121_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_122_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_123_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_124_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_125_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_126_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_127_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_128_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_129_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_12_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_130_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_131_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_132_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_133_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_134_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_135_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_136_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_137_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_138_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_139_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_140_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_141_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_142_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_142_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_142_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_142_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_14_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_14_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_14_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_14_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_151_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_151_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_151_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_151_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_152_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_152_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_152_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_152_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_153_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_154_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_155_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_156_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_157_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_158_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_159_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_160_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_161_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_162_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_163_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_164_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_165_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_166_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_167_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_168_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_169_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_170_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_171_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_172_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_173_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_183_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_183_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_183_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_183_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_192_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_192_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_192_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_192_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_193_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_193_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_193_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_193_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_198_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_198_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_198_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_198_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_203_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_203_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_203_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_203_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_208_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_208_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_208_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_208_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_209_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_209_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_209_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_209_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_210_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_211_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_212_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_213_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_214_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_215_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_216_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_217_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_218_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_219_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_220_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_221_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_222_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_223_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_223_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_223_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_223_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_227_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_231_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_232_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_232_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_232_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_232_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_233_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_233_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_233_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_233_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_234_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_235_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_236_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_237_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_238_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_239_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_23_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_23_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_23_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_23_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_240_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_241_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_242_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_243_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_243_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_243_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_243_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_247_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_251_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_252_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_252_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_252_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_252_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_253_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_253_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_253_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_253_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_254_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_255_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_256_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_257_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_258_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_259_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_260_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_261_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_262_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_272_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_272_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_272_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_272_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_281_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_282_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_283_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_284_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_285_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_286_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_287_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_288_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_289_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_289_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_289_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_289_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_291_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_292_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_293_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_294_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_294_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_294_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_294_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_295_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_295_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_295_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_295_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_297_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_298_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_299_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_300_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_300_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_300_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_300_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_301_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_301_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_301_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_301_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_303_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_304_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_305_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_306_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_306_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_306_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_306_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_307_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_307_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_307_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_307_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_308_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_308_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_308_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_308_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_309_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_310_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_311_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_312_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_313_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_314_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_315_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_316_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_317_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_318_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_318_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_318_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_318_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_319_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_320_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_321_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_322_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_323_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_324_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_325_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_326_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_327_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_328_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_329_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_330_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_331_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_332_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_333_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_334_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_335_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_335_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_335_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_335_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_336_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_337_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_338_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_339_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_340_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_341_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_342_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_343_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_344_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_345_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_346_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_347_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_348_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_349_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_350_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_351_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_361_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_361_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_361_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_361_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_365_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_369_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_370_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_370_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_370_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_370_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_371_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_372_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_373_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_374_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_375_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_376_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_377_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_378_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_378_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_378_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_378_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_379_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_380_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_381_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_382_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_383_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_384_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_385_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_386_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_386_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_386_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_386_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_387_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_388_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_389_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_390_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_391_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_392_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_393_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_394_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_395_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_396_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_397_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_398_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_399_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_400_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_401_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_402_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_402_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_402_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_402_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_403_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_404_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_405_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_406_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_407_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_408_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_409_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_410_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_411_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_411_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_411_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_411_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_412_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_413_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_414_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_415_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_416_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_417_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_418_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_419_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_41_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_41_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_41_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_41_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_429_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_429_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_429_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_429_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_42_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_42_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_42_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_42_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_430_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_431_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_432_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_433_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_434_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_435_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_436_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_437_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_438_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_439_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_440_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_441_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_442_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_443_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_444_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_445_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_446_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_447_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_448_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_449_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_450_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_450_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_450_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_450_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_451_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_452_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_453_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_454_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_455_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_456_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_457_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_458_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_459_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_459_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_459_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_459_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_45_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_45_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_45_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_45_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_460_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_461_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_462_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_463_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_464_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_465_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_466_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_467_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_477_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_477_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_477_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_477_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_478_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_479_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_480_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_481_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_482_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_483_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_484_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_485_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_486_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_487_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_488_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_489_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_48_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_48_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_48_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_48_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_490_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_491_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_492_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_493_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_494_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_495_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_496_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_497_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_498_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_499_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_500_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_501_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_510_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_510_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_510_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_510_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_511_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_512_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_513_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_514_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_515_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_516_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_517_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_518_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_519_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_51_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_51_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_51_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_51_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_520_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_521_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_522_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_523_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_524_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_525_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_526_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_60_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_60_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_61_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_61_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_61_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_61_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_62_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_62_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_62_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_62_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_63_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_63_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_63_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_63_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_6_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_6_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_6_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_72_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_72_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_73_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_73_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_73_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_73_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_74_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_74_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_74_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_74_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_7_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_7_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_7_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_84_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_84_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_84_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_84_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_93_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_93_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_93_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_93_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_98_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_98_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_98_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_98_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_9_n_0 : STD_LOGIC;
  signal \yaw[0]_i_1_n_0\ : STD_LOGIC;
  signal \yaw[2]_i_1_n_0\ : STD_LOGIC;
  signal \yaw[3]_i_1_n_0\ : STD_LOGIC;
  signal \yaw[5]_i_1_n_0\ : STD_LOGIC;
  signal \yaw[7]_i_1_n_0\ : STD_LOGIC;
  signal \yaw[7]_i_4_n_0\ : STD_LOGIC;
  signal \yaw[7]_i_5_n_0\ : STD_LOGIC;
  signal yaw_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^yaw_reg[6]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^yaw_reg[6]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^yaw_reg[7]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^yaw_reg[7]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^yaw_reg[7]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal yaw_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \yaw_state[0]_i_1_n_0\ : STD_LOGIC;
  signal NLW_green3_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_green3_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_green3_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_green3_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_green3_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_green3_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_green3_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_green3_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_green3_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_green3__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_green3__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_green3__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_green3__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_green3__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_green3__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_green3__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_green3__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_green3__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_green3__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_green3__3_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__3_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__3_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__3_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__3_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__3_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__3_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_green3__3_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_green3__3_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_green3__3_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal \NLW_green3__4_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__4_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__4_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__4_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__4_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__4_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__4_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_green3__4_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_green3__4_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_green3__4_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal \NLW_green3__4_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_green3__5_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__5_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__5_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__5_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__5_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__5_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__5_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_green3__5_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_green3__5_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_green3__6_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__6_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__6_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__6_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__6_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__6_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__6_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_green3__6_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_green3__6_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_green3__7_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__7_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__7_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__7_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__7_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__7_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__7_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_green3__7_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_green3__7_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_green3__8_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__8_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__8_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__8_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__8_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__8_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green3__8_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_green3__8_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_green3__8_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_green3__8_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 30 );
  signal \NLW_green3__8_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_red4_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_red4_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_red4_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_red4_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_red4_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_red4_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_red4_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_red4_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_red4_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red4__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_red4__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red4__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red4__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_red4__0_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_red4__0_i_43_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_red4__0_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_red4__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_red4__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red4__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red4__10_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__10_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__10_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__10_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__10_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__10_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__10_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_red4__10_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red4__10_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red4__10_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_red4__10_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_red4__10_i_23_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_red4__10_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_red4__11_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__11_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__11_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__11_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__11_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__11_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__11_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_red4__11_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red4__11_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red4__12_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__12_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__12_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__12_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__12_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__12_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__12_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_red4__12_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red4__12_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red4__13_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__13_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__13_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__13_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__13_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__13_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__13_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_red4__13_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red4__13_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red4__13_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal \NLW_red4__14_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__14_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__14_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__14_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__14_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__14_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__14_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_red4__14_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red4__14_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red4__14_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal \NLW_red4__14_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_red4__15_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__15_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__15_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__15_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__15_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__15_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__15_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_red4__15_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red4__15_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red4__16_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__16_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__16_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__16_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__16_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__16_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__16_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_red4__16_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red4__16_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red4__17_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__17_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__17_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__17_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__17_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__17_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__17_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_red4__17_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red4__17_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red4__18_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__18_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__18_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__18_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__18_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__18_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__18_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_red4__18_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red4__18_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red4__18_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 30 );
  signal \NLW_red4__18_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_red4__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_red4__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red4__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red4__3_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__3_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__3_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__3_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__3_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__3_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__3_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_red4__3_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red4__3_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red4__3_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal \NLW_red4__3_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_red4__3_i_49_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_red4__3_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_red4__4_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__4_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__4_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__4_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__4_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__4_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__4_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_red4__4_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red4__4_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red4__4_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal \NLW_red4__4_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_red4__5_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__5_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__5_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__5_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__5_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__5_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__5_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_red4__5_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red4__5_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red4__6_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__6_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__6_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__6_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__6_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__6_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__6_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_red4__6_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red4__6_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red4__7_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__7_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__7_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__7_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__7_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__7_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__7_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_red4__7_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red4__7_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red4__8_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__8_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__8_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__8_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__8_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__8_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__8_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_red4__8_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red4__8_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red4__8_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 30 );
  signal \NLW_red4__8_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_red4__9_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__9_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__9_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__9_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__9_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__9_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red4__9_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_red4__9_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red4__9_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_red6_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_red6_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_red6_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_red6_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_red6_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_red6_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_red6_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_red6_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_red6_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_red6__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red6__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_red6__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_red6__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red6__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__10_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__10_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__10_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__10_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__10_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__10_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__10_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_red6__10_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red6__10_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__10_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_red6__11_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__11_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__11_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__11_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__11_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__11_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__11_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_red6__11_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red6__11_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__12_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__12_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__12_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__12_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__12_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__12_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__12_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_red6__12_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red6__12_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__12_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_red6__13_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__13_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__13_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__13_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__13_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__13_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__13_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red6__13_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__14_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__14_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__14_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__14_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__14_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__14_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__14_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_red6__14_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red6__14_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__14_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_red6__15_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__15_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__15_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__15_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__15_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__15_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__15_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_red6__15_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red6__15_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__15_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red6__15_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_red6__16_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__16_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__16_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__16_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__16_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__16_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__16_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_red6__16_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red6__16_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__16_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_red6__17_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__17_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__17_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__17_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__17_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__17_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__17_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red6__17_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__18_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__18_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__18_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__18_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__18_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__18_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__18_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_red6__18_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red6__18_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__18_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_red6__19_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__19_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__19_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__19_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__19_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__19_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__19_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_red6__19_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red6__19_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__19_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red6__19_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_red6__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_red6__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red6__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_red6__20_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__20_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__20_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__20_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__20_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__20_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__20_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_red6__20_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red6__20_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__20_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_red6__21_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__21_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__21_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__21_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__21_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__21_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__21_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red6__21_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__22_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__22_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__22_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__22_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__22_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__22_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__22_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_red6__22_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red6__22_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__22_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_red6__3_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__3_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__3_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__3_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__3_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__3_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__3_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_red6__3_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red6__3_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__4_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__4_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__4_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__4_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__4_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__4_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__4_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_red6__4_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red6__4_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__4_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_red6__5_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__5_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__5_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__5_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__5_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__5_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__5_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_red6__5_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red6__5_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__6_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__6_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__6_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__6_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__6_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__6_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__6_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_red6__6_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red6__6_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__6_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_red6__7_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__7_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__7_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__7_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__7_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__7_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__7_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_red6__7_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red6__7_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__8_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__8_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__8_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__8_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__8_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__8_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__8_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_red6__8_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red6__8_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__8_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_red6__9_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__9_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__9_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__9_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__9_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__9_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red6__9_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red6__9_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_10_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_vga_to_hdmi_i_10_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_103_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_108_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_vga_to_hdmi_i_108_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_vga_to_hdmi_i_11_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_vga_to_hdmi_i_11_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_110_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_12_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_vga_to_hdmi_i_12_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_14_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_142_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_183_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_193_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_198_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_203_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_223_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_23_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_243_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_272_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_289_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_295_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_301_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_318_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_335_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_361_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_370_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_378_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_386_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_402_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_41_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_411_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_42_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_429_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_45_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_450_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_459_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_477_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_48_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_51_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_510_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_60_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_vga_to_hdmi_i_60_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_vga_to_hdmi_i_63_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_72_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_vga_to_hdmi_i_72_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_vga_to_hdmi_i_84_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_93_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_98_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of green3 : label is "{SYNTH-10 {cell *THIS*} {string 18x18 16}}";
  attribute METHODOLOGY_DRC_VIOS of \green3__0\ : label is "{SYNTH-10 {cell *THIS*} {string 13x18 16}}";
  attribute METHODOLOGY_DRC_VIOS of \green3__1\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 16}}";
  attribute METHODOLOGY_DRC_VIOS of \green3__2\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 16}}";
  attribute METHODOLOGY_DRC_VIOS of \green3__3\ : label is "{SYNTH-10 {cell *THIS*} {string 18x13 16}}";
  attribute METHODOLOGY_DRC_VIOS of \green3__4\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 16}}";
  attribute METHODOLOGY_DRC_VIOS of \green3__5\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 16}}";
  attribute METHODOLOGY_DRC_VIOS of \green3__6\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 16}}";
  attribute METHODOLOGY_DRC_VIOS of \green3__7\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 16}}";
  attribute METHODOLOGY_DRC_VIOS of \green3__8\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 16}}";
  attribute METHODOLOGY_DRC_VIOS of red4 : label is "{SYNTH-10 {cell *THIS*} {string 18x18 16}}";
  attribute METHODOLOGY_DRC_VIOS of \red4__0\ : label is "{SYNTH-10 {cell *THIS*} {string 13x18 16}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \red4__0_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__0_i_13\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__0_i_18\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__0_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__0_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__0_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__0_i_43\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__0_i_48\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__0_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__0_i_53\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__0_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__0_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__0_i_8\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \red4__1\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 16}}";
  attribute METHODOLOGY_DRC_VIOS of \red4__10\ : label is "{SYNTH-10 {cell *THIS*} {string 13x18 16}}";
  attribute ADDER_THRESHOLD of \red4__10_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__10_i_14\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__10_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__10_i_23\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__10_i_28\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__10_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__10_i_33\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__10_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__10_i_9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \red4__11\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 16}}";
  attribute ADDER_THRESHOLD of \red4__11_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__11_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__11_i_15\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__11_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__11_i_20\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__11_i_29\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__11_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__11_i_34\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__11_i_39\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__11_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__11_i_43\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__11_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \red4__12\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 16}}";
  attribute METHODOLOGY_DRC_VIOS of \red4__13\ : label is "{SYNTH-10 {cell *THIS*} {string 18x13 16}}";
  attribute ADDER_THRESHOLD of \red4__13_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__13_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__13_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__13_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \red4__14\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 16}}";
  attribute METHODOLOGY_DRC_VIOS of \red4__15\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 16}}";
  attribute METHODOLOGY_DRC_VIOS of \red4__16\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 16}}";
  attribute METHODOLOGY_DRC_VIOS of \red4__17\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 16}}";
  attribute METHODOLOGY_DRC_VIOS of \red4__18\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 16}}";
  attribute ADDER_THRESHOLD of \red4__1_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__1_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__1_i_15\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__1_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__1_i_20\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__1_i_29\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__1_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__1_i_34\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__1_i_39\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__1_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__1_i_43\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__1_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \red4__2\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 16}}";
  attribute METHODOLOGY_DRC_VIOS of \red4__3\ : label is "{SYNTH-10 {cell *THIS*} {string 18x13 16}}";
  attribute ADDER_THRESHOLD of \red4__3_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__3_i_14\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__3_i_19\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__3_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__3_i_24\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__3_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__3_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__3_i_49\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__3_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__3_i_54\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__3_i_59\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__3_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__3_i_64\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__3_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__3_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__3_i_9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \red4__4\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 16}}";
  attribute ADDER_THRESHOLD of \red4__4_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__4_i_14\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__4_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__4_i_23\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__4_i_28\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__4_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__4_i_33\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__4_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__4_i_9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \red4__5\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 16}}";
  attribute METHODOLOGY_DRC_VIOS of \red4__6\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 16}}";
  attribute METHODOLOGY_DRC_VIOS of \red4__7\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 16}}";
  attribute METHODOLOGY_DRC_VIOS of \red4__8\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 16}}";
  attribute METHODOLOGY_DRC_VIOS of \red4__9\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 16}}";
  attribute ADDER_THRESHOLD of \red4__9_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__9_i_11\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__9_i_16\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__9_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__9_i_21\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__9_i_26\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__9_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__9_i_35\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__9_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__9_i_40\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__9_i_45\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__9_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__9_i_50\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__9_i_55\ : label is 35;
  attribute ADDER_THRESHOLD of \red4__9_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of red4_i_1 : label is 35;
  attribute ADDER_THRESHOLD of red4_i_10 : label is 35;
  attribute ADDER_THRESHOLD of red4_i_104 : label is 35;
  attribute ADDER_THRESHOLD of red4_i_109 : label is 35;
  attribute ADDER_THRESHOLD of red4_i_11 : label is 35;
  attribute ADDER_THRESHOLD of red4_i_16 : label is 35;
  attribute ADDER_THRESHOLD of red4_i_2 : label is 35;
  attribute ADDER_THRESHOLD of red4_i_21 : label is 35;
  attribute ADDER_THRESHOLD of red4_i_26 : label is 35;
  attribute ADDER_THRESHOLD of red4_i_3 : label is 35;
  attribute ADDER_THRESHOLD of red4_i_31 : label is 35;
  attribute ADDER_THRESHOLD of red4_i_36 : label is 35;
  attribute ADDER_THRESHOLD of red4_i_4 : label is 35;
  attribute ADDER_THRESHOLD of red4_i_41 : label is 35;
  attribute ADDER_THRESHOLD of red4_i_46 : label is 35;
  attribute ADDER_THRESHOLD of red4_i_5 : label is 35;
  attribute ADDER_THRESHOLD of red4_i_51 : label is 35;
  attribute ADDER_THRESHOLD of red4_i_56 : label is 35;
  attribute ADDER_THRESHOLD of red4_i_6 : label is 35;
  attribute ADDER_THRESHOLD of red4_i_65 : label is 35;
  attribute ADDER_THRESHOLD of red4_i_7 : label is 35;
  attribute ADDER_THRESHOLD of red4_i_70 : label is 35;
  attribute ADDER_THRESHOLD of red4_i_75 : label is 35;
  attribute ADDER_THRESHOLD of red4_i_8 : label is 35;
  attribute ADDER_THRESHOLD of red4_i_80 : label is 35;
  attribute ADDER_THRESHOLD of red4_i_84 : label is 35;
  attribute ADDER_THRESHOLD of red4_i_89 : label is 35;
  attribute ADDER_THRESHOLD of red4_i_9 : label is 35;
  attribute ADDER_THRESHOLD of red4_i_94 : label is 35;
  attribute ADDER_THRESHOLD of red4_i_99 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of red6 : label is "{SYNTH-10 {cell *THIS*} {string 16x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \red6__0\ : label is "{SYNTH-10 {cell *THIS*} {string 16x16 4}}";
  attribute METHODOLOGY_DRC_VIOS of \red6__1\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \red6__10\ : label is "{SYNTH-10 {cell *THIS*} {string 18x16 4}}";
  attribute METHODOLOGY_DRC_VIOS of \red6__11\ : label is "{SYNTH-10 {cell *THIS*} {string 16x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \red6__12\ : label is "{SYNTH-10 {cell *THIS*} {string 16x16 4}}";
  attribute METHODOLOGY_DRC_VIOS of \red6__13\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \red6__14\ : label is "{SYNTH-10 {cell *THIS*} {string 18x16 4}}";
  attribute METHODOLOGY_DRC_VIOS of \red6__15\ : label is "{SYNTH-10 {cell *THIS*} {string 16x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \red6__16\ : label is "{SYNTH-10 {cell *THIS*} {string 16x16 4}}";
  attribute METHODOLOGY_DRC_VIOS of \red6__17\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \red6__17_i_79\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \red6__17_i_80\ : label is "soft_lutpair52";
  attribute METHODOLOGY_DRC_VIOS of \red6__18\ : label is "{SYNTH-10 {cell *THIS*} {string 18x16 4}}";
  attribute METHODOLOGY_DRC_VIOS of \red6__19\ : label is "{SYNTH-10 {cell *THIS*} {string 16x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \red6__2\ : label is "{SYNTH-10 {cell *THIS*} {string 18x16 4}}";
  attribute METHODOLOGY_DRC_VIOS of \red6__20\ : label is "{SYNTH-10 {cell *THIS*} {string 16x16 4}}";
  attribute METHODOLOGY_DRC_VIOS of \red6__21\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \red6__22\ : label is "{SYNTH-10 {cell *THIS*} {string 18x16 4}}";
  attribute METHODOLOGY_DRC_VIOS of \red6__3\ : label is "{SYNTH-10 {cell *THIS*} {string 16x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \red6__4\ : label is "{SYNTH-10 {cell *THIS*} {string 16x16 4}}";
  attribute METHODOLOGY_DRC_VIOS of \red6__5\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \red6__6\ : label is "{SYNTH-10 {cell *THIS*} {string 18x16 4}}";
  attribute METHODOLOGY_DRC_VIOS of \red6__7\ : label is "{SYNTH-10 {cell *THIS*} {string 16x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \red6__8\ : label is "{SYNTH-10 {cell *THIS*} {string 16x16 4}}";
  attribute METHODOLOGY_DRC_VIOS of \red6__9\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute ADDER_THRESHOLD of vga_to_hdmi_i_108 : label is 35;
  attribute ADDER_THRESHOLD of vga_to_hdmi_i_109 : label is 35;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of vga_to_hdmi_i_110 : label is 11;
  attribute ADDER_THRESHOLD of vga_to_hdmi_i_119 : label is 35;
  attribute ADDER_THRESHOLD of vga_to_hdmi_i_120 : label is 35;
  attribute COMPARATOR_THRESHOLD of vga_to_hdmi_i_14 : label is 11;
  attribute COMPARATOR_THRESHOLD of vga_to_hdmi_i_142 : label is 11;
  attribute ADDER_THRESHOLD of vga_to_hdmi_i_151 : label is 35;
  attribute ADDER_THRESHOLD of vga_to_hdmi_i_152 : label is 35;
  attribute COMPARATOR_THRESHOLD of vga_to_hdmi_i_183 : label is 11;
  attribute ADDER_THRESHOLD of vga_to_hdmi_i_192 : label is 35;
  attribute ADDER_THRESHOLD of vga_to_hdmi_i_208 : label is 35;
  attribute ADDER_THRESHOLD of vga_to_hdmi_i_209 : label is 35;
  attribute COMPARATOR_THRESHOLD of vga_to_hdmi_i_223 : label is 11;
  attribute COMPARATOR_THRESHOLD of vga_to_hdmi_i_23 : label is 11;
  attribute ADDER_THRESHOLD of vga_to_hdmi_i_232 : label is 35;
  attribute ADDER_THRESHOLD of vga_to_hdmi_i_233 : label is 35;
  attribute COMPARATOR_THRESHOLD of vga_to_hdmi_i_243 : label is 11;
  attribute ADDER_THRESHOLD of vga_to_hdmi_i_252 : label is 35;
  attribute ADDER_THRESHOLD of vga_to_hdmi_i_253 : label is 35;
  attribute COMPARATOR_THRESHOLD of vga_to_hdmi_i_272 : label is 11;
  attribute ADDER_THRESHOLD of vga_to_hdmi_i_294 : label is 35;
  attribute ADDER_THRESHOLD of vga_to_hdmi_i_300 : label is 35;
  attribute ADDER_THRESHOLD of vga_to_hdmi_i_306 : label is 35;
  attribute ADDER_THRESHOLD of vga_to_hdmi_i_307 : label is 35;
  attribute ADDER_THRESHOLD of vga_to_hdmi_i_308 : label is 35;
  attribute COMPARATOR_THRESHOLD of vga_to_hdmi_i_318 : label is 11;
  attribute COMPARATOR_THRESHOLD of vga_to_hdmi_i_335 : label is 11;
  attribute COMPARATOR_THRESHOLD of vga_to_hdmi_i_361 : label is 11;
  attribute COMPARATOR_THRESHOLD of vga_to_hdmi_i_402 : label is 11;
  attribute COMPARATOR_THRESHOLD of vga_to_hdmi_i_41 : label is 11;
  attribute COMPARATOR_THRESHOLD of vga_to_hdmi_i_411 : label is 11;
  attribute COMPARATOR_THRESHOLD of vga_to_hdmi_i_429 : label is 11;
  attribute COMPARATOR_THRESHOLD of vga_to_hdmi_i_450 : label is 11;
  attribute COMPARATOR_THRESHOLD of vga_to_hdmi_i_459 : label is 11;
  attribute COMPARATOR_THRESHOLD of vga_to_hdmi_i_477 : label is 11;
  attribute COMPARATOR_THRESHOLD of vga_to_hdmi_i_51 : label is 11;
  attribute COMPARATOR_THRESHOLD of vga_to_hdmi_i_510 : label is 11;
  attribute COMPARATOR_THRESHOLD of vga_to_hdmi_i_6 : label is 11;
  attribute ADDER_THRESHOLD of vga_to_hdmi_i_60 : label is 35;
  attribute ADDER_THRESHOLD of vga_to_hdmi_i_61 : label is 35;
  attribute ADDER_THRESHOLD of vga_to_hdmi_i_62 : label is 35;
  attribute COMPARATOR_THRESHOLD of vga_to_hdmi_i_63 : label is 11;
  attribute COMPARATOR_THRESHOLD of vga_to_hdmi_i_7 : label is 11;
  attribute ADDER_THRESHOLD of vga_to_hdmi_i_72 : label is 35;
  attribute ADDER_THRESHOLD of vga_to_hdmi_i_73 : label is 35;
  attribute ADDER_THRESHOLD of vga_to_hdmi_i_74 : label is 35;
  attribute COMPARATOR_THRESHOLD of vga_to_hdmi_i_84 : label is 11;
  attribute SOFT_HLUTNM of \yaw[0]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \yaw[1]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \yaw[2]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \yaw[3]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \yaw[4]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \yaw[7]_i_3\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \yaw[7]_i_4\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \yaw[7]_i_5\ : label is "soft_lutpair51";
begin
  CO(0) <= \^co\(0);
  \green3__9\(30 downto 0) <= \^green3__9\(30 downto 0);
  \red4__18_0\(3 downto 0) <= \^red4__18_0\(3 downto 0);
  \red4__19\(30 downto 0) <= \^red4__19\(30 downto 0);
  red5(63 downto 0) <= \^red5\(63 downto 0);
  screen_restart_delayed <= \^screen_restart_delayed\;
  \yaw_reg[6]_0\(0) <= \^yaw_reg[6]_0\(0);
  \yaw_reg[6]_1\(1 downto 0) <= \^yaw_reg[6]_1\(1 downto 0);
  \yaw_reg[7]_0\(0) <= \^yaw_reg[7]_0\(0);
  \yaw_reg[7]_1\(1 downto 0) <= \^yaw_reg[7]_1\(1 downto 0);
  \yaw_reg[7]_2\(0) <= \^yaw_reg[7]_2\(0);
cos_table_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sine_table
     port map (
      A(14) => cos_table_inst_n_72,
      A(13) => cos_table_inst_n_73,
      A(12) => cos_table_inst_n_74,
      A(11) => cos_table_inst_n_75,
      A(10) => cos_table_inst_n_76,
      A(9) => cos_table_inst_n_77,
      A(8) => cos_table_inst_n_78,
      A(7) => cos_table_inst_n_79,
      A(6) => cos_table_inst_n_80,
      A(5) => cos_table_inst_n_81,
      A(4) => cos_table_inst_n_82,
      A(3) => cos_table_inst_n_83,
      A(2) => cos_table_inst_n_84,
      A(1) => cos_table_inst_n_85,
      A(0) => cos_table_inst_n_86,
      CO(0) => cos_table_inst_n_1,
      DI(2) => DI(0),
      DI(1) => \^yaw_reg[7]_0\(0),
      DI(0) => \red6__17_i_108_n_0\,
      O(0) => cos_table_inst_n_0,
      Q(7 downto 0) => yaw_reg(7 downto 0),
      S(0) => \red6__17_i_112_n_0\,
      cos_yaw(11 downto 0) => cos_yaw(13 downto 2),
      p_3_in(28 downto 0) => p_3_in(28 downto 0),
      p_4_in(28 downto 0) => p_4_in(28 downto 0),
      p_5_in(0) => p_5_in(3),
      \red6__11_i_12\(15) => cos_table_inst_n_120,
      \red6__11_i_12\(14) => cos_table_inst_n_121,
      \red6__11_i_12\(13) => cos_table_inst_n_122,
      \red6__11_i_12\(12) => cos_table_inst_n_123,
      \red6__11_i_12\(11) => cos_table_inst_n_124,
      \red6__11_i_12\(10) => cos_table_inst_n_125,
      \red6__11_i_12\(9) => cos_table_inst_n_126,
      \red6__11_i_12\(8) => cos_table_inst_n_127,
      \red6__11_i_12\(7) => cos_table_inst_n_128,
      \red6__11_i_12\(6) => cos_table_inst_n_129,
      \red6__11_i_12\(5) => cos_table_inst_n_130,
      \red6__11_i_12\(4) => cos_table_inst_n_131,
      \red6__11_i_12\(3) => cos_table_inst_n_132,
      \red6__11_i_12\(2) => cos_table_inst_n_133,
      \red6__11_i_12\(1) => cos_table_inst_n_134,
      \red6__11_i_12\(0) => cos_table_inst_n_135,
      \red6__11_i_32\(14) => cos_table_inst_n_105,
      \red6__11_i_32\(13) => cos_table_inst_n_106,
      \red6__11_i_32\(12) => cos_table_inst_n_107,
      \red6__11_i_32\(11) => cos_table_inst_n_108,
      \red6__11_i_32\(10) => cos_table_inst_n_109,
      \red6__11_i_32\(9) => cos_table_inst_n_110,
      \red6__11_i_32\(8) => cos_table_inst_n_111,
      \red6__11_i_32\(7) => cos_table_inst_n_112,
      \red6__11_i_32\(6) => cos_table_inst_n_113,
      \red6__11_i_32\(5) => cos_table_inst_n_114,
      \red6__11_i_32\(4) => cos_table_inst_n_115,
      \red6__11_i_32\(3) => cos_table_inst_n_116,
      \red6__11_i_32\(2) => cos_table_inst_n_117,
      \red6__11_i_32\(1) => cos_table_inst_n_118,
      \red6__11_i_32\(0) => cos_table_inst_n_119,
      \red6__12\(3) => \red6__11_i_29_n_0\,
      \red6__12\(2) => \red6__11_i_30_n_0\,
      \red6__12\(1) => \red6__11_i_31_n_0\,
      \red6__12\(0) => \red6__11_i_32_n_0\,
      \red6__12_0\(3) => \red6__11_i_24_n_0\,
      \red6__12_0\(2) => \red6__11_i_25_n_0\,
      \red6__12_0\(1) => \red6__11_i_26_n_0\,
      \red6__12_0\(0) => \red6__11_i_27_n_0\,
      \red6__12_1\(3) => \red6__11_i_19_n_0\,
      \red6__12_1\(2) => \red6__11_i_20_n_0\,
      \red6__12_1\(1) => \red6__11_i_21_n_0\,
      \red6__12_1\(0) => \red6__11_i_22_n_0\,
      \red6__12_2\(3) => \red6__11_i_14_n_0\,
      \red6__12_2\(2) => \red6__11_i_15_n_0\,
      \red6__12_2\(1) => \red6__11_i_16_n_0\,
      \red6__12_2\(0) => \red6__11_i_17_n_0\,
      \red6__12_3\(0) => \red6__11_i_9_n_0\,
      \red6__12_4\(1) => \red6__11_i_11_n_0\,
      \red6__12_4\(0) => \red6__11_i_12_n_0\,
      \red6__13\(2) => \red6__13_i_16_n_0\,
      \red6__13\(1) => \red6__13_i_17_n_0\,
      \red6__13\(0) => \red6__13_i_18_n_0\,
      \red6__13_0\(3) => \red6__13_i_10_n_0\,
      \red6__13_0\(2) => \red6__13_i_11_n_0\,
      \red6__13_0\(1) => \red6__13_i_12_n_0\,
      \red6__13_0\(0) => \red6__13_i_13_n_0\,
      \red6__13_1\(3) => \red6__13_i_5_n_0\,
      \red6__13_1\(2) => \red6__13_i_6_n_0\,
      \red6__13_1\(1) => \red6__13_i_7_n_0\,
      \red6__13_1\(0) => \red6__13_i_8_n_0\,
      \red6__13_i_27\ => sine_table_inst_n_32,
      \red6__13_i_27_0\ => sine_table_inst_n_30,
      \red6__13_i_27_1\ => sine_table_inst_n_31,
      \red6__13_i_37\(0) => sine_table_inst_n_21,
      \red6__13_i_45_0\(0) => sine_table_inst_n_0,
      \red6__13_i_45_1\ => \red6__9_i_69_n_0\,
      \red6__13_i_46\ => sine_table_inst_n_36,
      \red6__13_i_46_0\ => sine_table_inst_n_33,
      \red6__13_i_46_1\ => sine_table_inst_n_34,
      \red6__13_i_46_2\ => sine_table_inst_n_35,
      \red6__13_i_48\ => \red6__17_i_80_n_0\,
      \red6__13_i_48_0\ => \red6__17_i_79_n_0\,
      \red6__13_i_64\ => sine_table_inst_n_40,
      \red6__13_i_64_0\ => sine_table_inst_n_37,
      \red6__13_i_64_1\ => sine_table_inst_n_38,
      \red6__13_i_64_2\ => sine_table_inst_n_39,
      \red6__13_i_78\ => sine_table_inst_n_41,
      \red6__17_i_46_0\(0) => sine_table_inst_n_17,
      \red6__17_i_67\(30 downto 0) => \red6__17_i_67\(30 downto 0),
      \red6__4\(3) => red6_i_25_n_0,
      \red6__4\(2) => red6_i_26_n_0,
      \red6__4\(1) => red6_i_27_n_0,
      \red6__4\(0) => red6_i_28_n_0,
      \red6__4_0\(3) => red6_i_21_n_0,
      \red6__4_0\(2) => red6_i_22_n_0,
      \red6__4_0\(1) => red6_i_23_n_0,
      \red6__4_0\(0) => red6_i_24_n_0,
      \red6__4_1\(3) => red6_i_17_n_0,
      \red6__4_1\(2) => red6_i_18_n_0,
      \red6__4_1\(1) => red6_i_19_n_0,
      \red6__4_1\(0) => red6_i_20_n_0,
      \red6__4_2\(3) => red6_i_13_n_0,
      \red6__4_2\(2) => red6_i_14_n_0,
      \red6__4_2\(1) => red6_i_15_n_0,
      \red6__4_2\(0) => red6_i_16_n_0,
      \red6__4_3\(1) => red6_i_11_n_0,
      \red6__4_3\(0) => red6_i_12_n_0,
      \red6__6\(2) => \red6__1_i_17_n_0\,
      \red6__6\(1) => \red6__1_i_18_n_0\,
      \red6__6\(0) => \red6__1_i_19_n_0\,
      \red6__6_0\(0) => \red6__1_i_9_n_0\,
      \red6__6_1\(3) => \red6__1_i_10_n_0\,
      \red6__6_1\(2) => \red6__1_i_11_n_0\,
      \red6__6_1\(1) => \red6__1_i_12_n_0\,
      \red6__6_1\(0) => \red6__1_i_13_n_0\,
      \red6__6_2\(3) => \red6__1_i_4_n_0\,
      \red6__6_2\(2) => \red6__1_i_5_n_0\,
      \red6__6_2\(1) => \red6__1_i_6_n_0\,
      \red6__6_2\(0) => \red6__1_i_7_n_0\,
      \red6__6_3\ => sine_table_inst_n_29,
      \red6__7_i_12\(15) => cos_table_inst_n_87,
      \red6__7_i_12\(14) => cos_table_inst_n_88,
      \red6__7_i_12\(13) => cos_table_inst_n_89,
      \red6__7_i_12\(12) => cos_table_inst_n_90,
      \red6__7_i_12\(11) => cos_table_inst_n_91,
      \red6__7_i_12\(10) => cos_table_inst_n_92,
      \red6__7_i_12\(9) => cos_table_inst_n_93,
      \red6__7_i_12\(8) => cos_table_inst_n_94,
      \red6__7_i_12\(7) => cos_table_inst_n_95,
      \red6__7_i_12\(6) => cos_table_inst_n_96,
      \red6__7_i_12\(5) => cos_table_inst_n_97,
      \red6__7_i_12\(4) => cos_table_inst_n_98,
      \red6__7_i_12\(3) => cos_table_inst_n_99,
      \red6__7_i_12\(2) => cos_table_inst_n_100,
      \red6__7_i_12\(1) => cos_table_inst_n_101,
      \red6__7_i_12\(0) => cos_table_inst_n_102,
      \red6__8\(3) => \red6__7_i_29_n_0\,
      \red6__8\(2) => \red6__7_i_30_n_0\,
      \red6__8\(1) => \red6__7_i_31_n_0\,
      \red6__8\(0) => \red6__7_i_32_n_0\,
      \red6__8_0\(3) => \red6__7_i_24_n_0\,
      \red6__8_0\(2) => \red6__7_i_25_n_0\,
      \red6__8_0\(1) => \red6__7_i_26_n_0\,
      \red6__8_0\(0) => \red6__7_i_27_n_0\,
      \red6__8_1\(3) => \red6__7_i_19_n_0\,
      \red6__8_1\(2) => \red6__7_i_20_n_0\,
      \red6__8_1\(1) => \red6__7_i_21_n_0\,
      \red6__8_1\(0) => \red6__7_i_22_n_0\,
      \red6__8_2\(3) => \red6__7_i_14_n_0\,
      \red6__8_2\(2) => \red6__7_i_15_n_0\,
      \red6__8_2\(1) => \red6__7_i_16_n_0\,
      \red6__8_2\(0) => \red6__7_i_17_n_0\,
      \red6__8_3\(0) => \red6__7_i_9_n_0\,
      \red6__8_4\(1) => \red6__7_i_11_n_0\,
      \red6__8_4\(0) => \red6__7_i_12_n_0\,
      \red6__9\(2) => \red6__9_i_16_n_0\,
      \red6__9\(1) => \red6__9_i_17_n_0\,
      \red6__9\(0) => \red6__9_i_18_n_0\,
      \red6__9_0\(3) => \red6__9_i_10_n_0\,
      \red6__9_0\(2) => \red6__9_i_11_n_0\,
      \red6__9_0\(1) => \red6__9_i_12_n_0\,
      \red6__9_0\(0) => \red6__9_i_13_n_0\,
      \red6__9_1\(3) => \red6__9_i_5_n_0\,
      \red6__9_1\(2) => \red6__9_i_6_n_0\,
      \red6__9_1\(1) => \red6__9_i_7_n_0\,
      \red6__9_1\(0) => \red6__9_i_8_n_0\,
      red70_in(30 downto 0) => red70_in(32 downto 2),
      sel(4 downto 0) => sel(5 downto 1),
      \translated_vertex3_2D[0]0\(0) => \translated_vertex3_2D[0]0\(6),
      \vertex1_2D[0]4\(13 downto 0) => \vertex1_2D[0]4\(15 downto 2),
      \yaw_reg[0]\(0) => p_0_out_1(3),
      \yaw_reg[6]\(2) => \^yaw_reg[6]_0\(0),
      \yaw_reg[6]\(1 downto 0) => \^yaw_reg[6]_1\(1 downto 0),
      \yaw_reg[7]\(3) => \^yaw_reg[7]_2\(0),
      \yaw_reg[7]\(2) => \^co\(0),
      \yaw_reg[7]\(1 downto 0) => \^yaw_reg[7]_1\(1 downto 0),
      \yaw_reg[7]_0\ => cos_table_inst_n_37,
      \yaw_reg[7]_1\(0) => \yaw_reg[7]_5\(0),
      \yaw_reg[7]_2\(0) => \yaw_reg[7]_6\(0),
      \yaw_reg[7]_3\(0) => cos_table_inst_n_149,
      \yaw_reg[7]_4\(0) => cos_table_inst_n_155,
      \yaw_reg[7]_5\(3) => cos_table_inst_n_156,
      \yaw_reg[7]_5\(2) => cos_table_inst_n_157,
      \yaw_reg[7]_5\(1) => cos_table_inst_n_158,
      \yaw_reg[7]_5\(0) => cos_table_inst_n_159,
      \yaw_reg[7]_6\(3) => cos_table_inst_n_160,
      \yaw_reg[7]_6\(2) => cos_table_inst_n_161,
      \yaw_reg[7]_6\(1) => cos_table_inst_n_162,
      \yaw_reg[7]_6\(0) => cos_table_inst_n_163,
      \yaw_reg[7]_7\(2) => cos_table_inst_n_164,
      \yaw_reg[7]_7\(1) => cos_table_inst_n_165,
      \yaw_reg[7]_7\(0) => cos_table_inst_n_166
    );
g0_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE3369552926CC66"
    )
        port map (
      I0 => yaw_reg(0),
      I1 => sel_2(1),
      I2 => sel_2(2),
      I3 => sel_2(3),
      I4 => sel_2(4),
      I5 => sel_2(5),
      O => p_0_out_0(10)
    );
g0_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC38E664DB496B4"
    )
        port map (
      I0 => yaw_reg(0),
      I1 => sel_2(1),
      I2 => sel_2(2),
      I3 => sel_2(3),
      I4 => sel_2(4),
      I5 => sel_2(5),
      O => p_0_out_0(11)
    );
g0_b12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFC0F878E38E738"
    )
        port map (
      I0 => yaw_reg(0),
      I1 => sel_2(1),
      I2 => sel_2(2),
      I3 => sel_2(3),
      I4 => sel_2(4),
      I5 => sel_2(5),
      O => p_0_out_0(12)
    );
g0_b13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF007F03F07C0"
    )
        port map (
      I0 => yaw_reg(0),
      I1 => sel_2(1),
      I2 => sel_2(2),
      I3 => sel_2(3),
      I4 => sel_2(4),
      I5 => sel_2(5),
      O => p_0_out_0(13)
    );
g0_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B1485CD5A0F66EA8"
    )
        port map (
      I0 => yaw_reg(0),
      I1 => sel_2(1),
      I2 => sel_2(2),
      I3 => sel_2(3),
      I4 => sel_2(4),
      I5 => sel_2(5),
      O => p_0_out_0(2)
    );
\g0_b2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B1485CD5A0F66EA8"
    )
        port map (
      I0 => yaw_reg(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out_1(2)
    );
g0_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6B6EBCE537B6012"
    )
        port map (
      I0 => yaw_reg(0),
      I1 => sel_2(1),
      I2 => sel_2(2),
      I3 => sel_2(3),
      I4 => sel_2(4),
      I5 => sel_2(5),
      O => p_0_out_0(3)
    );
g0_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F7A0D6821CF577C"
    )
        port map (
      I0 => yaw_reg(0),
      I1 => sel_2(1),
      I2 => sel_2(2),
      I3 => sel_2(3),
      I4 => sel_2(4),
      I5 => sel_2(5),
      O => p_0_out_0(4)
    );
g0_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C630681673B7C500"
    )
        port map (
      I0 => yaw_reg(0),
      I1 => sel_2(1),
      I2 => sel_2(2),
      I3 => sel_2(3),
      I4 => sel_2(4),
      I5 => sel_2(5),
      O => p_0_out_0(5)
    );
g0_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0D253BA528539AA"
    )
        port map (
      I0 => yaw_reg(0),
      I1 => sel_2(1),
      I2 => sel_2(2),
      I3 => sel_2(3),
      I4 => sel_2(4),
      I5 => sel_2(5),
      O => p_0_out_0(6)
    );
g0_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0B33D7CCCD301CC"
    )
        port map (
      I0 => yaw_reg(0),
      I1 => sel_2(1),
      I2 => sel_2(2),
      I3 => sel_2(3),
      I4 => sel_2(4),
      I5 => sel_2(5),
      O => p_0_out_0(7)
    );
g0_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E58C54FF6A4F01F0"
    )
        port map (
      I0 => yaw_reg(0),
      I1 => sel_2(1),
      I2 => sel_2(2),
      I3 => sel_2(3),
      I4 => sel_2(4),
      I5 => sel_2(5),
      O => p_0_out_0(8)
    );
g0_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F92ACC00736A54AA"
    )
        port map (
      I0 => yaw_reg(0),
      I1 => sel_2(1),
      I2 => sel_2(2),
      I3 => sel_2(3),
      I4 => sel_2(4),
      I5 => sel_2(5),
      O => p_0_out_0(9)
    );
green3: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \^red5\(50 downto 34),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_green3_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => red4_i_1_n_6,
      B(15) => red4_i_1_n_7,
      B(14) => red4_i_2_n_4,
      B(13) => red4_i_2_n_5,
      B(12) => red4_i_2_n_6,
      B(11) => red4_i_2_n_7,
      B(10) => red4_i_3_n_4,
      B(9) => red4_i_3_n_5,
      B(8) => red4_i_3_n_6,
      B(7) => red4_i_3_n_7,
      B(6) => red4_i_4_n_4,
      B(5) => red4_i_4_n_5,
      B(4) => red4_i_4_n_6,
      B(3) => red4_i_4_n_7,
      B(2) => red4_i_5_n_4,
      B(1) => red4_i_5_n_5,
      B(0) => red4_i_5_n_6,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_green3_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_green3_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_green3_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_green3_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_green3_OVERFLOW_UNCONNECTED,
      P(47) => green3_n_58,
      P(46) => green3_n_59,
      P(45) => green3_n_60,
      P(44) => green3_n_61,
      P(43) => green3_n_62,
      P(42) => green3_n_63,
      P(41) => green3_n_64,
      P(40) => green3_n_65,
      P(39) => green3_n_66,
      P(38) => green3_n_67,
      P(37) => green3_n_68,
      P(36) => green3_n_69,
      P(35) => green3_n_70,
      P(34) => green3_n_71,
      P(33) => green3_n_72,
      P(32) => green3_n_73,
      P(31) => green3_n_74,
      P(30) => green3_n_75,
      P(29) => green3_n_76,
      P(28) => green3_n_77,
      P(27) => green3_n_78,
      P(26) => green3_n_79,
      P(25) => green3_n_80,
      P(24) => green3_n_81,
      P(23) => green3_n_82,
      P(22) => green3_n_83,
      P(21) => green3_n_84,
      P(20) => green3_n_85,
      P(19) => green3_n_86,
      P(18) => green3_n_87,
      P(17) => green3_n_88,
      P(16) => green3_n_89,
      P(15) => green3_n_90,
      P(14) => green3_n_91,
      P(13) => green3_n_92,
      P(12) => green3_n_93,
      P(11) => green3_n_94,
      P(10) => green3_n_95,
      P(9) => green3_n_96,
      P(8) => green3_n_97,
      P(7) => green3_n_98,
      P(6) => green3_n_99,
      P(5) => green3_n_100,
      P(4) => green3_n_101,
      P(3) => green3_n_102,
      P(2) => green3_n_103,
      P(1) => green3_n_104,
      P(0) => green3_n_105,
      PATTERNBDETECT => NLW_green3_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_green3_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => green3_n_106,
      PCOUT(46) => green3_n_107,
      PCOUT(45) => green3_n_108,
      PCOUT(44) => green3_n_109,
      PCOUT(43) => green3_n_110,
      PCOUT(42) => green3_n_111,
      PCOUT(41) => green3_n_112,
      PCOUT(40) => green3_n_113,
      PCOUT(39) => green3_n_114,
      PCOUT(38) => green3_n_115,
      PCOUT(37) => green3_n_116,
      PCOUT(36) => green3_n_117,
      PCOUT(35) => green3_n_118,
      PCOUT(34) => green3_n_119,
      PCOUT(33) => green3_n_120,
      PCOUT(32) => green3_n_121,
      PCOUT(31) => green3_n_122,
      PCOUT(30) => green3_n_123,
      PCOUT(29) => green3_n_124,
      PCOUT(28) => green3_n_125,
      PCOUT(27) => green3_n_126,
      PCOUT(26) => green3_n_127,
      PCOUT(25) => green3_n_128,
      PCOUT(24) => green3_n_129,
      PCOUT(23) => green3_n_130,
      PCOUT(22) => green3_n_131,
      PCOUT(21) => green3_n_132,
      PCOUT(20) => green3_n_133,
      PCOUT(19) => green3_n_134,
      PCOUT(18) => green3_n_135,
      PCOUT(17) => green3_n_136,
      PCOUT(16) => green3_n_137,
      PCOUT(15) => green3_n_138,
      PCOUT(14) => green3_n_139,
      PCOUT(13) => green3_n_140,
      PCOUT(12) => green3_n_141,
      PCOUT(11) => green3_n_142,
      PCOUT(10) => green3_n_143,
      PCOUT(9) => green3_n_144,
      PCOUT(8) => green3_n_145,
      PCOUT(7) => green3_n_146,
      PCOUT(6) => green3_n_147,
      PCOUT(5) => green3_n_148,
      PCOUT(4) => green3_n_149,
      PCOUT(3) => green3_n_150,
      PCOUT(2) => green3_n_151,
      PCOUT(1) => green3_n_152,
      PCOUT(0) => green3_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_green3_UNDERFLOW_UNCONNECTED
    );
\green3__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => red4_i_5_n_7,
      A(15) => \red4__0_i_4_n_4\,
      A(14) => \red4__0_i_4_n_5\,
      A(13) => \red4__0_i_4_n_6\,
      A(12) => \red4__0_i_4_n_7\,
      A(11) => \red4__0_i_5_n_4\,
      A(10) => \red4__0_i_5_n_5\,
      A(9) => \red4__0_i_5_n_6\,
      A(8) => \red4__0_i_5_n_7\,
      A(7) => \red4__0_i_6_n_4\,
      A(6) => \red4__0_i_6_n_5\,
      A(5) => \red4__0_i_6_n_6\,
      A(4) => \red4__0_i_6_n_7\,
      A(3) => \red4__0_i_7_n_4\,
      A(2) => \red4__0_i_7_n_5\,
      A(1) => \red4__0_i_7_n_6\,
      A(0) => \red4__0_i_7_n_7\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_green3__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \^red5\(63),
      B(16) => \^red5\(63),
      B(15) => \^red5\(63),
      B(14) => \^red5\(63),
      B(13) => \^red5\(63),
      B(12 downto 0) => \^red5\(63 downto 51),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_green3__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_green3__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_green3__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_green3__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_green3__0_OVERFLOW_UNCONNECTED\,
      P(47) => \green3__0_n_58\,
      P(46) => \green3__0_n_59\,
      P(45) => \green3__0_n_60\,
      P(44) => \green3__0_n_61\,
      P(43) => \green3__0_n_62\,
      P(42) => \green3__0_n_63\,
      P(41) => \green3__0_n_64\,
      P(40) => \green3__0_n_65\,
      P(39) => \green3__0_n_66\,
      P(38) => \green3__0_n_67\,
      P(37) => \green3__0_n_68\,
      P(36) => \green3__0_n_69\,
      P(35) => \green3__0_n_70\,
      P(34) => \green3__0_n_71\,
      P(33) => \green3__0_n_72\,
      P(32) => \green3__0_n_73\,
      P(31) => \green3__0_n_74\,
      P(30) => \green3__0_n_75\,
      P(29) => \green3__0_n_76\,
      P(28) => \green3__0_n_77\,
      P(27) => \green3__0_n_78\,
      P(26) => \green3__0_n_79\,
      P(25) => \green3__0_n_80\,
      P(24) => \green3__0_n_81\,
      P(23) => \green3__0_n_82\,
      P(22) => \green3__0_n_83\,
      P(21) => \green3__0_n_84\,
      P(20) => \green3__0_n_85\,
      P(19) => \green3__0_n_86\,
      P(18) => \green3__0_n_87\,
      P(17) => \green3__0_n_88\,
      P(16) => \green3__0_n_89\,
      P(15) => \green3__0_n_90\,
      P(14) => \green3__0_n_91\,
      P(13) => \green3__0_n_92\,
      P(12) => \green3__0_n_93\,
      P(11) => \green3__0_n_94\,
      P(10) => \green3__0_n_95\,
      P(9) => \green3__0_n_96\,
      P(8) => \green3__0_n_97\,
      P(7) => \green3__0_n_98\,
      P(6) => \green3__0_n_99\,
      P(5) => \green3__0_n_100\,
      P(4) => \green3__0_n_101\,
      P(3) => \green3__0_n_102\,
      P(2) => \green3__0_n_103\,
      P(1) => \green3__0_n_104\,
      P(0) => \green3__0_n_105\,
      PATTERNBDETECT => \NLW_green3__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_green3__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => green3_n_106,
      PCIN(46) => green3_n_107,
      PCIN(45) => green3_n_108,
      PCIN(44) => green3_n_109,
      PCIN(43) => green3_n_110,
      PCIN(42) => green3_n_111,
      PCIN(41) => green3_n_112,
      PCIN(40) => green3_n_113,
      PCIN(39) => green3_n_114,
      PCIN(38) => green3_n_115,
      PCIN(37) => green3_n_116,
      PCIN(36) => green3_n_117,
      PCIN(35) => green3_n_118,
      PCIN(34) => green3_n_119,
      PCIN(33) => green3_n_120,
      PCIN(32) => green3_n_121,
      PCIN(31) => green3_n_122,
      PCIN(30) => green3_n_123,
      PCIN(29) => green3_n_124,
      PCIN(28) => green3_n_125,
      PCIN(27) => green3_n_126,
      PCIN(26) => green3_n_127,
      PCIN(25) => green3_n_128,
      PCIN(24) => green3_n_129,
      PCIN(23) => green3_n_130,
      PCIN(22) => green3_n_131,
      PCIN(21) => green3_n_132,
      PCIN(20) => green3_n_133,
      PCIN(19) => green3_n_134,
      PCIN(18) => green3_n_135,
      PCIN(17) => green3_n_136,
      PCIN(16) => green3_n_137,
      PCIN(15) => green3_n_138,
      PCIN(14) => green3_n_139,
      PCIN(13) => green3_n_140,
      PCIN(12) => green3_n_141,
      PCIN(11) => green3_n_142,
      PCIN(10) => green3_n_143,
      PCIN(9) => green3_n_144,
      PCIN(8) => green3_n_145,
      PCIN(7) => green3_n_146,
      PCIN(6) => green3_n_147,
      PCIN(5) => green3_n_148,
      PCIN(4) => green3_n_149,
      PCIN(3) => green3_n_150,
      PCIN(2) => green3_n_151,
      PCIN(1) => green3_n_152,
      PCIN(0) => green3_n_153,
      PCOUT(47 downto 0) => \NLW_green3__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_green3__0_UNDERFLOW_UNCONNECTED\
    );
\green3__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \^red5\(33 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_green3__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => red4_i_1_n_6,
      B(15) => red4_i_1_n_7,
      B(14) => red4_i_2_n_4,
      B(13) => red4_i_2_n_5,
      B(12) => red4_i_2_n_6,
      B(11) => red4_i_2_n_7,
      B(10) => red4_i_3_n_4,
      B(9) => red4_i_3_n_5,
      B(8) => red4_i_3_n_6,
      B(7) => red4_i_3_n_7,
      B(6) => red4_i_4_n_4,
      B(5) => red4_i_4_n_5,
      B(4) => red4_i_4_n_6,
      B(3) => red4_i_4_n_7,
      B(2) => red4_i_5_n_4,
      B(1) => red4_i_5_n_5,
      B(0) => red4_i_5_n_6,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_green3__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_green3__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_green3__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_green3__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_green3__1_OVERFLOW_UNCONNECTED\,
      P(47) => \green3__1_n_58\,
      P(46) => \green3__1_n_59\,
      P(45) => \green3__1_n_60\,
      P(44) => \green3__1_n_61\,
      P(43) => \green3__1_n_62\,
      P(42) => \green3__1_n_63\,
      P(41) => \green3__1_n_64\,
      P(40) => \green3__1_n_65\,
      P(39) => \green3__1_n_66\,
      P(38) => \green3__1_n_67\,
      P(37) => \green3__1_n_68\,
      P(36) => \green3__1_n_69\,
      P(35) => \green3__1_n_70\,
      P(34) => \green3__1_n_71\,
      P(33) => \green3__1_n_72\,
      P(32) => \green3__1_n_73\,
      P(31) => \green3__1_n_74\,
      P(30) => \green3__1_n_75\,
      P(29) => \green3__1_n_76\,
      P(28) => \green3__1_n_77\,
      P(27) => \green3__1_n_78\,
      P(26) => \green3__1_n_79\,
      P(25) => \green3__1_n_80\,
      P(24) => \green3__1_n_81\,
      P(23) => \green3__1_n_82\,
      P(22) => \green3__1_n_83\,
      P(21) => \green3__1_n_84\,
      P(20) => \green3__1_n_85\,
      P(19) => \green3__1_n_86\,
      P(18) => \green3__1_n_87\,
      P(17) => \green3__1_n_88\,
      P(16) => \green3__1_n_89\,
      P(15) => \green3__1_n_90\,
      P(14) => \green3__1_n_91\,
      P(13) => \green3__1_n_92\,
      P(12) => \green3__1_n_93\,
      P(11) => \green3__1_n_94\,
      P(10) => \green3__1_n_95\,
      P(9) => \green3__1_n_96\,
      P(8) => \green3__1_n_97\,
      P(7) => \green3__1_n_98\,
      P(6) => \green3__1_n_99\,
      P(5) => \green3__1_n_100\,
      P(4) => \green3__1_n_101\,
      P(3) => \green3__1_n_102\,
      P(2) => \green3__1_n_103\,
      P(1) => \green3__1_n_104\,
      P(0) => \green3__1_n_105\,
      PATTERNBDETECT => \NLW_green3__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_green3__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \green3__1_n_106\,
      PCOUT(46) => \green3__1_n_107\,
      PCOUT(45) => \green3__1_n_108\,
      PCOUT(44) => \green3__1_n_109\,
      PCOUT(43) => \green3__1_n_110\,
      PCOUT(42) => \green3__1_n_111\,
      PCOUT(41) => \green3__1_n_112\,
      PCOUT(40) => \green3__1_n_113\,
      PCOUT(39) => \green3__1_n_114\,
      PCOUT(38) => \green3__1_n_115\,
      PCOUT(37) => \green3__1_n_116\,
      PCOUT(36) => \green3__1_n_117\,
      PCOUT(35) => \green3__1_n_118\,
      PCOUT(34) => \green3__1_n_119\,
      PCOUT(33) => \green3__1_n_120\,
      PCOUT(32) => \green3__1_n_121\,
      PCOUT(31) => \green3__1_n_122\,
      PCOUT(30) => \green3__1_n_123\,
      PCOUT(29) => \green3__1_n_124\,
      PCOUT(28) => \green3__1_n_125\,
      PCOUT(27) => \green3__1_n_126\,
      PCOUT(26) => \green3__1_n_127\,
      PCOUT(25) => \green3__1_n_128\,
      PCOUT(24) => \green3__1_n_129\,
      PCOUT(23) => \green3__1_n_130\,
      PCOUT(22) => \green3__1_n_131\,
      PCOUT(21) => \green3__1_n_132\,
      PCOUT(20) => \green3__1_n_133\,
      PCOUT(19) => \green3__1_n_134\,
      PCOUT(18) => \green3__1_n_135\,
      PCOUT(17) => \green3__1_n_136\,
      PCOUT(16) => \green3__1_n_137\,
      PCOUT(15) => \green3__1_n_138\,
      PCOUT(14) => \green3__1_n_139\,
      PCOUT(13) => \green3__1_n_140\,
      PCOUT(12) => \green3__1_n_141\,
      PCOUT(11) => \green3__1_n_142\,
      PCOUT(10) => \green3__1_n_143\,
      PCOUT(9) => \green3__1_n_144\,
      PCOUT(8) => \green3__1_n_145\,
      PCOUT(7) => \green3__1_n_146\,
      PCOUT(6) => \green3__1_n_147\,
      PCOUT(5) => \green3__1_n_148\,
      PCOUT(4) => \green3__1_n_149\,
      PCOUT(3) => \green3__1_n_150\,
      PCOUT(2) => \green3__1_n_151\,
      PCOUT(1) => \green3__1_n_152\,
      PCOUT(0) => \green3__1_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_green3__1_UNDERFLOW_UNCONNECTED\
    );
\green3__2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \^red5\(50 downto 34),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_green3__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => red4_i_5_n_7,
      B(15) => \red4__0_i_4_n_4\,
      B(14) => \red4__0_i_4_n_5\,
      B(13) => \red4__0_i_4_n_6\,
      B(12) => \red4__0_i_4_n_7\,
      B(11) => \red4__0_i_5_n_4\,
      B(10) => \red4__0_i_5_n_5\,
      B(9) => \red4__0_i_5_n_6\,
      B(8) => \red4__0_i_5_n_7\,
      B(7) => \red4__0_i_6_n_4\,
      B(6) => \red4__0_i_6_n_5\,
      B(5) => \red4__0_i_6_n_6\,
      B(4) => \red4__0_i_6_n_7\,
      B(3) => \red4__0_i_7_n_4\,
      B(2) => \red4__0_i_7_n_5\,
      B(1) => \red4__0_i_7_n_6\,
      B(0) => \red4__0_i_7_n_7\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_green3__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_green3__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_green3__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_green3__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_green3__2_OVERFLOW_UNCONNECTED\,
      P(47) => \green3__2_n_58\,
      P(46) => \green3__2_n_59\,
      P(45) => \green3__2_n_60\,
      P(44) => \green3__2_n_61\,
      P(43) => \green3__2_n_62\,
      P(42) => \green3__2_n_63\,
      P(41) => \green3__2_n_64\,
      P(40) => \green3__2_n_65\,
      P(39) => \green3__2_n_66\,
      P(38) => \green3__2_n_67\,
      P(37) => \green3__2_n_68\,
      P(36) => \green3__2_n_69\,
      P(35) => \green3__2_n_70\,
      P(34) => \green3__2_n_71\,
      P(33) => \green3__2_n_72\,
      P(32) => \green3__2_n_73\,
      P(31) => \green3__2_n_74\,
      P(30) => \green3__2_n_75\,
      P(29) => \green3__2_n_76\,
      P(28) => \green3__2_n_77\,
      P(27) => \green3__2_n_78\,
      P(26) => \green3__2_n_79\,
      P(25) => \green3__2_n_80\,
      P(24) => \green3__2_n_81\,
      P(23) => \green3__2_n_82\,
      P(22) => \green3__2_n_83\,
      P(21) => \green3__2_n_84\,
      P(20) => \green3__2_n_85\,
      P(19) => \green3__2_n_86\,
      P(18) => \green3__2_n_87\,
      P(17) => \green3__2_n_88\,
      P(16) => \green3__2_n_89\,
      P(15) => \green3__2_n_90\,
      P(14) => \green3__2_n_91\,
      P(13) => \green3__2_n_92\,
      P(12) => \green3__2_n_93\,
      P(11) => \green3__2_n_94\,
      P(10) => \green3__2_n_95\,
      P(9) => \green3__2_n_96\,
      P(8) => \green3__2_n_97\,
      P(7) => \green3__2_n_98\,
      P(6) => \green3__2_n_99\,
      P(5) => \green3__2_n_100\,
      P(4) => \green3__2_n_101\,
      P(3) => \green3__2_n_102\,
      P(2) => \green3__2_n_103\,
      P(1) => \green3__2_n_104\,
      P(0) => \green3__2_n_105\,
      PATTERNBDETECT => \NLW_green3__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_green3__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \green3__1_n_106\,
      PCIN(46) => \green3__1_n_107\,
      PCIN(45) => \green3__1_n_108\,
      PCIN(44) => \green3__1_n_109\,
      PCIN(43) => \green3__1_n_110\,
      PCIN(42) => \green3__1_n_111\,
      PCIN(41) => \green3__1_n_112\,
      PCIN(40) => \green3__1_n_113\,
      PCIN(39) => \green3__1_n_114\,
      PCIN(38) => \green3__1_n_115\,
      PCIN(37) => \green3__1_n_116\,
      PCIN(36) => \green3__1_n_117\,
      PCIN(35) => \green3__1_n_118\,
      PCIN(34) => \green3__1_n_119\,
      PCIN(33) => \green3__1_n_120\,
      PCIN(32) => \green3__1_n_121\,
      PCIN(31) => \green3__1_n_122\,
      PCIN(30) => \green3__1_n_123\,
      PCIN(29) => \green3__1_n_124\,
      PCIN(28) => \green3__1_n_125\,
      PCIN(27) => \green3__1_n_126\,
      PCIN(26) => \green3__1_n_127\,
      PCIN(25) => \green3__1_n_128\,
      PCIN(24) => \green3__1_n_129\,
      PCIN(23) => \green3__1_n_130\,
      PCIN(22) => \green3__1_n_131\,
      PCIN(21) => \green3__1_n_132\,
      PCIN(20) => \green3__1_n_133\,
      PCIN(19) => \green3__1_n_134\,
      PCIN(18) => \green3__1_n_135\,
      PCIN(17) => \green3__1_n_136\,
      PCIN(16) => \green3__1_n_137\,
      PCIN(15) => \green3__1_n_138\,
      PCIN(14) => \green3__1_n_139\,
      PCIN(13) => \green3__1_n_140\,
      PCIN(12) => \green3__1_n_141\,
      PCIN(11) => \green3__1_n_142\,
      PCIN(10) => \green3__1_n_143\,
      PCIN(9) => \green3__1_n_144\,
      PCIN(8) => \green3__1_n_145\,
      PCIN(7) => \green3__1_n_146\,
      PCIN(6) => \green3__1_n_147\,
      PCIN(5) => \green3__1_n_148\,
      PCIN(4) => \green3__1_n_149\,
      PCIN(3) => \green3__1_n_150\,
      PCIN(2) => \green3__1_n_151\,
      PCIN(1) => \green3__1_n_152\,
      PCIN(0) => \green3__1_n_153\,
      PCOUT(47) => \green3__2_n_106\,
      PCOUT(46) => \green3__2_n_107\,
      PCOUT(45) => \green3__2_n_108\,
      PCOUT(44) => \green3__2_n_109\,
      PCOUT(43) => \green3__2_n_110\,
      PCOUT(42) => \green3__2_n_111\,
      PCOUT(41) => \green3__2_n_112\,
      PCOUT(40) => \green3__2_n_113\,
      PCOUT(39) => \green3__2_n_114\,
      PCOUT(38) => \green3__2_n_115\,
      PCOUT(37) => \green3__2_n_116\,
      PCOUT(36) => \green3__2_n_117\,
      PCOUT(35) => \green3__2_n_118\,
      PCOUT(34) => \green3__2_n_119\,
      PCOUT(33) => \green3__2_n_120\,
      PCOUT(32) => \green3__2_n_121\,
      PCOUT(31) => \green3__2_n_122\,
      PCOUT(30) => \green3__2_n_123\,
      PCOUT(29) => \green3__2_n_124\,
      PCOUT(28) => \green3__2_n_125\,
      PCOUT(27) => \green3__2_n_126\,
      PCOUT(26) => \green3__2_n_127\,
      PCOUT(25) => \green3__2_n_128\,
      PCOUT(24) => \green3__2_n_129\,
      PCOUT(23) => \green3__2_n_130\,
      PCOUT(22) => \green3__2_n_131\,
      PCOUT(21) => \green3__2_n_132\,
      PCOUT(20) => \green3__2_n_133\,
      PCOUT(19) => \green3__2_n_134\,
      PCOUT(18) => \green3__2_n_135\,
      PCOUT(17) => \green3__2_n_136\,
      PCOUT(16) => \green3__2_n_137\,
      PCOUT(15) => \green3__2_n_138\,
      PCOUT(14) => \green3__2_n_139\,
      PCOUT(13) => \green3__2_n_140\,
      PCOUT(12) => \green3__2_n_141\,
      PCOUT(11) => \green3__2_n_142\,
      PCOUT(10) => \green3__2_n_143\,
      PCOUT(9) => \green3__2_n_144\,
      PCOUT(8) => \green3__2_n_145\,
      PCOUT(7) => \green3__2_n_146\,
      PCOUT(6) => \green3__2_n_147\,
      PCOUT(5) => \green3__2_n_148\,
      PCOUT(4) => \green3__2_n_149\,
      PCOUT(3) => \green3__2_n_150\,
      PCOUT(2) => \green3__2_n_151\,
      PCOUT(1) => \green3__2_n_152\,
      PCOUT(0) => \green3__2_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_green3__2_UNDERFLOW_UNCONNECTED\
    );
\green3__3\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \^red5\(12),
      A(28) => \^red5\(12),
      A(27) => \^red5\(12),
      A(26) => \^red5\(12),
      A(25) => \^red5\(12),
      A(24) => \^red5\(12),
      A(23) => \^red5\(12),
      A(22) => \^red5\(12),
      A(21) => \^red5\(12),
      A(20) => \^red5\(12),
      A(19) => \^red5\(12),
      A(18) => \^red5\(12),
      A(17) => \^red5\(12),
      A(16) => \^red5\(12),
      A(15) => \^red5\(12),
      A(14) => \^red5\(12),
      A(13) => \^red5\(12),
      A(12 downto 0) => \^red5\(12 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_green3__3_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \red4__3_i_1_n_4\,
      B(16) => \red4__3_i_1_n_4\,
      B(15) => \red4__3_i_1_n_4\,
      B(14) => \red4__3_i_1_n_4\,
      B(13) => \red4__3_i_1_n_4\,
      B(12) => \red4__3_i_1_n_4\,
      B(11) => \red4__3_i_1_n_5\,
      B(10) => \red4__3_i_1_n_6\,
      B(9) => \red4__3_i_1_n_7\,
      B(8) => \red4__3_i_2_n_4\,
      B(7) => \red4__3_i_2_n_5\,
      B(6) => \red4__3_i_2_n_6\,
      B(5) => \red4__3_i_2_n_7\,
      B(4) => \red4__3_i_3_n_4\,
      B(3) => \red4__3_i_3_n_5\,
      B(2) => \red4__3_i_3_n_6\,
      B(1) => \red4__3_i_3_n_7\,
      B(0) => \red4__3_i_4_n_4\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_green3__3_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_green3__3_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_green3__3_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_green3__3_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_green3__3_OVERFLOW_UNCONNECTED\,
      P(47 downto 13) => \NLW_green3__3_P_UNCONNECTED\(47 downto 13),
      P(12) => \green3__3_n_93\,
      P(11) => \green3__3_n_94\,
      P(10) => \green3__3_n_95\,
      P(9) => \green3__3_n_96\,
      P(8) => \green3__3_n_97\,
      P(7) => \green3__3_n_98\,
      P(6) => \green3__3_n_99\,
      P(5) => \green3__3_n_100\,
      P(4) => \green3__3_n_101\,
      P(3) => \green3__3_n_102\,
      P(2) => \green3__3_n_103\,
      P(1) => \green3__3_n_104\,
      P(0) => \green3__3_n_105\,
      PATTERNBDETECT => \NLW_green3__3_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_green3__3_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \green3__2_n_106\,
      PCIN(46) => \green3__2_n_107\,
      PCIN(45) => \green3__2_n_108\,
      PCIN(44) => \green3__2_n_109\,
      PCIN(43) => \green3__2_n_110\,
      PCIN(42) => \green3__2_n_111\,
      PCIN(41) => \green3__2_n_112\,
      PCIN(40) => \green3__2_n_113\,
      PCIN(39) => \green3__2_n_114\,
      PCIN(38) => \green3__2_n_115\,
      PCIN(37) => \green3__2_n_116\,
      PCIN(36) => \green3__2_n_117\,
      PCIN(35) => \green3__2_n_118\,
      PCIN(34) => \green3__2_n_119\,
      PCIN(33) => \green3__2_n_120\,
      PCIN(32) => \green3__2_n_121\,
      PCIN(31) => \green3__2_n_122\,
      PCIN(30) => \green3__2_n_123\,
      PCIN(29) => \green3__2_n_124\,
      PCIN(28) => \green3__2_n_125\,
      PCIN(27) => \green3__2_n_126\,
      PCIN(26) => \green3__2_n_127\,
      PCIN(25) => \green3__2_n_128\,
      PCIN(24) => \green3__2_n_129\,
      PCIN(23) => \green3__2_n_130\,
      PCIN(22) => \green3__2_n_131\,
      PCIN(21) => \green3__2_n_132\,
      PCIN(20) => \green3__2_n_133\,
      PCIN(19) => \green3__2_n_134\,
      PCIN(18) => \green3__2_n_135\,
      PCIN(17) => \green3__2_n_136\,
      PCIN(16) => \green3__2_n_137\,
      PCIN(15) => \green3__2_n_138\,
      PCIN(14) => \green3__2_n_139\,
      PCIN(13) => \green3__2_n_140\,
      PCIN(12) => \green3__2_n_141\,
      PCIN(11) => \green3__2_n_142\,
      PCIN(10) => \green3__2_n_143\,
      PCIN(9) => \green3__2_n_144\,
      PCIN(8) => \green3__2_n_145\,
      PCIN(7) => \green3__2_n_146\,
      PCIN(6) => \green3__2_n_147\,
      PCIN(5) => \green3__2_n_148\,
      PCIN(4) => \green3__2_n_149\,
      PCIN(3) => \green3__2_n_150\,
      PCIN(2) => \green3__2_n_151\,
      PCIN(1) => \green3__2_n_152\,
      PCIN(0) => \green3__2_n_153\,
      PCOUT(47) => \green3__3_n_106\,
      PCOUT(46) => \green3__3_n_107\,
      PCOUT(45) => \green3__3_n_108\,
      PCOUT(44) => \green3__3_n_109\,
      PCOUT(43) => \green3__3_n_110\,
      PCOUT(42) => \green3__3_n_111\,
      PCOUT(41) => \green3__3_n_112\,
      PCOUT(40) => \green3__3_n_113\,
      PCOUT(39) => \green3__3_n_114\,
      PCOUT(38) => \green3__3_n_115\,
      PCOUT(37) => \green3__3_n_116\,
      PCOUT(36) => \green3__3_n_117\,
      PCOUT(35) => \green3__3_n_118\,
      PCOUT(34) => \green3__3_n_119\,
      PCOUT(33) => \green3__3_n_120\,
      PCOUT(32) => \green3__3_n_121\,
      PCOUT(31) => \green3__3_n_122\,
      PCOUT(30) => \green3__3_n_123\,
      PCOUT(29) => \green3__3_n_124\,
      PCOUT(28) => \green3__3_n_125\,
      PCOUT(27) => \green3__3_n_126\,
      PCOUT(26) => \green3__3_n_127\,
      PCOUT(25) => \green3__3_n_128\,
      PCOUT(24) => \green3__3_n_129\,
      PCOUT(23) => \green3__3_n_130\,
      PCOUT(22) => \green3__3_n_131\,
      PCOUT(21) => \green3__3_n_132\,
      PCOUT(20) => \green3__3_n_133\,
      PCOUT(19) => \green3__3_n_134\,
      PCOUT(18) => \green3__3_n_135\,
      PCOUT(17) => \green3__3_n_136\,
      PCOUT(16) => \green3__3_n_137\,
      PCOUT(15) => \green3__3_n_138\,
      PCOUT(14) => \green3__3_n_139\,
      PCOUT(13) => \green3__3_n_140\,
      PCOUT(12) => \green3__3_n_141\,
      PCOUT(11) => \green3__3_n_142\,
      PCOUT(10) => \green3__3_n_143\,
      PCOUT(9) => \green3__3_n_144\,
      PCOUT(8) => \green3__3_n_145\,
      PCOUT(7) => \green3__3_n_146\,
      PCOUT(6) => \green3__3_n_147\,
      PCOUT(5) => \green3__3_n_148\,
      PCOUT(4) => \green3__3_n_149\,
      PCOUT(3) => \green3__3_n_150\,
      PCOUT(2) => \green3__3_n_151\,
      PCOUT(1) => \green3__3_n_152\,
      PCOUT(0) => \green3__3_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_green3__3_UNDERFLOW_UNCONNECTED\
    );
\green3__4\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 13) => B"00000000000000000",
      A(12 downto 0) => \^red5\(29 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_green3__4_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 13) => B"00000",
      B(12) => \red4__4_i_1_n_5\,
      B(11) => \red4__4_i_1_n_6\,
      B(10) => \red4__4_i_1_n_7\,
      B(9) => \red4__4_i_2_n_4\,
      B(8) => \red4__4_i_2_n_5\,
      B(7) => \red4__4_i_2_n_6\,
      B(6) => \red4__4_i_2_n_7\,
      B(5) => \red4__4_i_3_n_4\,
      B(4) => \red4__4_i_3_n_5\,
      B(3) => \red4__4_i_3_n_6\,
      B(2) => \red4__4_i_3_n_7\,
      B(1) => red4_i_1_n_4,
      B(0) => red4_i_1_n_5,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_green3__4_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_green3__4_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_green3__4_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_green3__4_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_green3__4_OVERFLOW_UNCONNECTED\,
      P(47 downto 13) => \NLW_green3__4_P_UNCONNECTED\(47 downto 13),
      P(12) => \green3__4_n_93\,
      P(11) => \green3__4_n_94\,
      P(10) => \green3__4_n_95\,
      P(9) => \green3__4_n_96\,
      P(8) => \green3__4_n_97\,
      P(7) => \green3__4_n_98\,
      P(6) => \green3__4_n_99\,
      P(5) => \green3__4_n_100\,
      P(4) => \green3__4_n_101\,
      P(3) => \green3__4_n_102\,
      P(2) => \green3__4_n_103\,
      P(1) => \green3__4_n_104\,
      P(0) => \green3__4_n_105\,
      PATTERNBDETECT => \NLW_green3__4_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_green3__4_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \green3__3_n_106\,
      PCIN(46) => \green3__3_n_107\,
      PCIN(45) => \green3__3_n_108\,
      PCIN(44) => \green3__3_n_109\,
      PCIN(43) => \green3__3_n_110\,
      PCIN(42) => \green3__3_n_111\,
      PCIN(41) => \green3__3_n_112\,
      PCIN(40) => \green3__3_n_113\,
      PCIN(39) => \green3__3_n_114\,
      PCIN(38) => \green3__3_n_115\,
      PCIN(37) => \green3__3_n_116\,
      PCIN(36) => \green3__3_n_117\,
      PCIN(35) => \green3__3_n_118\,
      PCIN(34) => \green3__3_n_119\,
      PCIN(33) => \green3__3_n_120\,
      PCIN(32) => \green3__3_n_121\,
      PCIN(31) => \green3__3_n_122\,
      PCIN(30) => \green3__3_n_123\,
      PCIN(29) => \green3__3_n_124\,
      PCIN(28) => \green3__3_n_125\,
      PCIN(27) => \green3__3_n_126\,
      PCIN(26) => \green3__3_n_127\,
      PCIN(25) => \green3__3_n_128\,
      PCIN(24) => \green3__3_n_129\,
      PCIN(23) => \green3__3_n_130\,
      PCIN(22) => \green3__3_n_131\,
      PCIN(21) => \green3__3_n_132\,
      PCIN(20) => \green3__3_n_133\,
      PCIN(19) => \green3__3_n_134\,
      PCIN(18) => \green3__3_n_135\,
      PCIN(17) => \green3__3_n_136\,
      PCIN(16) => \green3__3_n_137\,
      PCIN(15) => \green3__3_n_138\,
      PCIN(14) => \green3__3_n_139\,
      PCIN(13) => \green3__3_n_140\,
      PCIN(12) => \green3__3_n_141\,
      PCIN(11) => \green3__3_n_142\,
      PCIN(10) => \green3__3_n_143\,
      PCIN(9) => \green3__3_n_144\,
      PCIN(8) => \green3__3_n_145\,
      PCIN(7) => \green3__3_n_146\,
      PCIN(6) => \green3__3_n_147\,
      PCIN(5) => \green3__3_n_148\,
      PCIN(4) => \green3__3_n_149\,
      PCIN(3) => \green3__3_n_150\,
      PCIN(2) => \green3__3_n_151\,
      PCIN(1) => \green3__3_n_152\,
      PCIN(0) => \green3__3_n_153\,
      PCOUT(47 downto 0) => \NLW_green3__4_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_green3__4_UNDERFLOW_UNCONNECTED\
    );
\green3__5\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \^red5\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_green3__5_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => red4_i_5_n_7,
      B(15) => \red4__0_i_4_n_4\,
      B(14) => \red4__0_i_4_n_5\,
      B(13) => \red4__0_i_4_n_6\,
      B(12) => \red4__0_i_4_n_7\,
      B(11) => \red4__0_i_5_n_4\,
      B(10) => \red4__0_i_5_n_5\,
      B(9) => \red4__0_i_5_n_6\,
      B(8) => \red4__0_i_5_n_7\,
      B(7) => \red4__0_i_6_n_4\,
      B(6) => \red4__0_i_6_n_5\,
      B(5) => \red4__0_i_6_n_6\,
      B(4) => \red4__0_i_6_n_7\,
      B(3) => \red4__0_i_7_n_4\,
      B(2) => \red4__0_i_7_n_5\,
      B(1) => \red4__0_i_7_n_6\,
      B(0) => \red4__0_i_7_n_7\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_green3__5_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_green3__5_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_green3__5_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_green3__5_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_green3__5_OVERFLOW_UNCONNECTED\,
      P(47) => \green3__5_n_58\,
      P(46) => \green3__5_n_59\,
      P(45) => \green3__5_n_60\,
      P(44) => \green3__5_n_61\,
      P(43) => \green3__5_n_62\,
      P(42) => \green3__5_n_63\,
      P(41) => \green3__5_n_64\,
      P(40) => \green3__5_n_65\,
      P(39) => \green3__5_n_66\,
      P(38) => \green3__5_n_67\,
      P(37) => \green3__5_n_68\,
      P(36) => \green3__5_n_69\,
      P(35) => \green3__5_n_70\,
      P(34) => \green3__5_n_71\,
      P(33) => \green3__5_n_72\,
      P(32) => \green3__5_n_73\,
      P(31) => \green3__5_n_74\,
      P(30) => \green3__5_n_75\,
      P(29) => \green3__5_n_76\,
      P(28) => \green3__5_n_77\,
      P(27) => \green3__5_n_78\,
      P(26) => \green3__5_n_79\,
      P(25) => \green3__5_n_80\,
      P(24) => \green3__5_n_81\,
      P(23) => \green3__5_n_82\,
      P(22) => \green3__5_n_83\,
      P(21) => \green3__5_n_84\,
      P(20) => \green3__5_n_85\,
      P(19) => \green3__5_n_86\,
      P(18) => \green3__5_n_87\,
      P(17) => \green3__5_n_88\,
      P(16) => \green3__5_n_89\,
      P(15) => \green3__5_n_90\,
      P(14) => \green3__5_n_91\,
      P(13) => \green3__5_n_92\,
      P(12) => \green3__5_n_93\,
      P(11) => \green3__5_n_94\,
      P(10) => \green3__5_n_95\,
      P(9) => \green3__5_n_96\,
      P(8) => \green3__5_n_97\,
      P(7) => \green3__5_n_98\,
      P(6) => \green3__5_n_99\,
      P(5) => \green3__5_n_100\,
      P(4) => \green3__5_n_101\,
      P(3) => \green3__5_n_102\,
      P(2) => \green3__5_n_103\,
      P(1) => \green3__5_n_104\,
      P(0) => \green3__5_n_105\,
      PATTERNBDETECT => \NLW_green3__5_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_green3__5_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \green3__5_n_106\,
      PCOUT(46) => \green3__5_n_107\,
      PCOUT(45) => \green3__5_n_108\,
      PCOUT(44) => \green3__5_n_109\,
      PCOUT(43) => \green3__5_n_110\,
      PCOUT(42) => \green3__5_n_111\,
      PCOUT(41) => \green3__5_n_112\,
      PCOUT(40) => \green3__5_n_113\,
      PCOUT(39) => \green3__5_n_114\,
      PCOUT(38) => \green3__5_n_115\,
      PCOUT(37) => \green3__5_n_116\,
      PCOUT(36) => \green3__5_n_117\,
      PCOUT(35) => \green3__5_n_118\,
      PCOUT(34) => \green3__5_n_119\,
      PCOUT(33) => \green3__5_n_120\,
      PCOUT(32) => \green3__5_n_121\,
      PCOUT(31) => \green3__5_n_122\,
      PCOUT(30) => \green3__5_n_123\,
      PCOUT(29) => \green3__5_n_124\,
      PCOUT(28) => \green3__5_n_125\,
      PCOUT(27) => \green3__5_n_126\,
      PCOUT(26) => \green3__5_n_127\,
      PCOUT(25) => \green3__5_n_128\,
      PCOUT(24) => \green3__5_n_129\,
      PCOUT(23) => \green3__5_n_130\,
      PCOUT(22) => \green3__5_n_131\,
      PCOUT(21) => \green3__5_n_132\,
      PCOUT(20) => \green3__5_n_133\,
      PCOUT(19) => \green3__5_n_134\,
      PCOUT(18) => \green3__5_n_135\,
      PCOUT(17) => \green3__5_n_136\,
      PCOUT(16) => \green3__5_n_137\,
      PCOUT(15) => \green3__5_n_138\,
      PCOUT(14) => \green3__5_n_139\,
      PCOUT(13) => \green3__5_n_140\,
      PCOUT(12) => \green3__5_n_141\,
      PCOUT(11) => \green3__5_n_142\,
      PCOUT(10) => \green3__5_n_143\,
      PCOUT(9) => \green3__5_n_144\,
      PCOUT(8) => \green3__5_n_145\,
      PCOUT(7) => \green3__5_n_146\,
      PCOUT(6) => \green3__5_n_147\,
      PCOUT(5) => \green3__5_n_148\,
      PCOUT(4) => \green3__5_n_149\,
      PCOUT(3) => \green3__5_n_150\,
      PCOUT(2) => \green3__5_n_151\,
      PCOUT(1) => \green3__5_n_152\,
      PCOUT(0) => \green3__5_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_green3__5_UNDERFLOW_UNCONNECTED\
    );
\green3__6\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \^red5\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_green3__6_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => red4_i_1_n_6,
      B(15) => red4_i_1_n_7,
      B(14) => red4_i_2_n_4,
      B(13) => red4_i_2_n_5,
      B(12) => red4_i_2_n_6,
      B(11) => red4_i_2_n_7,
      B(10) => red4_i_3_n_4,
      B(9) => red4_i_3_n_5,
      B(8) => red4_i_3_n_6,
      B(7) => red4_i_3_n_7,
      B(6) => red4_i_4_n_4,
      B(5) => red4_i_4_n_5,
      B(4) => red4_i_4_n_6,
      B(3) => red4_i_4_n_7,
      B(2) => red4_i_5_n_4,
      B(1) => red4_i_5_n_5,
      B(0) => red4_i_5_n_6,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_green3__6_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_green3__6_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_green3__6_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_green3__6_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_green3__6_OVERFLOW_UNCONNECTED\,
      P(47) => \green3__6_n_58\,
      P(46) => \green3__6_n_59\,
      P(45) => \green3__6_n_60\,
      P(44) => \green3__6_n_61\,
      P(43) => \green3__6_n_62\,
      P(42) => \green3__6_n_63\,
      P(41) => \green3__6_n_64\,
      P(40) => \green3__6_n_65\,
      P(39) => \green3__6_n_66\,
      P(38) => \green3__6_n_67\,
      P(37) => \green3__6_n_68\,
      P(36) => \green3__6_n_69\,
      P(35) => \green3__6_n_70\,
      P(34) => \green3__6_n_71\,
      P(33) => \green3__6_n_72\,
      P(32) => \green3__6_n_73\,
      P(31) => \green3__6_n_74\,
      P(30) => \green3__6_n_75\,
      P(29) => \green3__6_n_76\,
      P(28) => \green3__6_n_77\,
      P(27) => \green3__6_n_78\,
      P(26) => \green3__6_n_79\,
      P(25) => \green3__6_n_80\,
      P(24) => \green3__6_n_81\,
      P(23) => \green3__6_n_82\,
      P(22) => \green3__6_n_83\,
      P(21) => \green3__6_n_84\,
      P(20) => \green3__6_n_85\,
      P(19) => \green3__6_n_86\,
      P(18) => \green3__6_n_87\,
      P(17) => \green3__6_n_88\,
      P(16) => \green3__6_n_89\,
      P(15) => \green3__6_n_90\,
      P(14) => \green3__6_n_91\,
      P(13) => \green3__6_n_92\,
      P(12) => \green3__6_n_93\,
      P(11) => \green3__6_n_94\,
      P(10) => \green3__6_n_95\,
      P(9) => \green3__6_n_96\,
      P(8) => \green3__6_n_97\,
      P(7) => \green3__6_n_98\,
      P(6) => \green3__6_n_99\,
      P(5) => \green3__6_n_100\,
      P(4) => \green3__6_n_101\,
      P(3) => \green3__6_n_102\,
      P(2) => \green3__6_n_103\,
      P(1) => \green3__6_n_104\,
      P(0) => \green3__6_n_105\,
      PATTERNBDETECT => \NLW_green3__6_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_green3__6_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \green3__5_n_106\,
      PCIN(46) => \green3__5_n_107\,
      PCIN(45) => \green3__5_n_108\,
      PCIN(44) => \green3__5_n_109\,
      PCIN(43) => \green3__5_n_110\,
      PCIN(42) => \green3__5_n_111\,
      PCIN(41) => \green3__5_n_112\,
      PCIN(40) => \green3__5_n_113\,
      PCIN(39) => \green3__5_n_114\,
      PCIN(38) => \green3__5_n_115\,
      PCIN(37) => \green3__5_n_116\,
      PCIN(36) => \green3__5_n_117\,
      PCIN(35) => \green3__5_n_118\,
      PCIN(34) => \green3__5_n_119\,
      PCIN(33) => \green3__5_n_120\,
      PCIN(32) => \green3__5_n_121\,
      PCIN(31) => \green3__5_n_122\,
      PCIN(30) => \green3__5_n_123\,
      PCIN(29) => \green3__5_n_124\,
      PCIN(28) => \green3__5_n_125\,
      PCIN(27) => \green3__5_n_126\,
      PCIN(26) => \green3__5_n_127\,
      PCIN(25) => \green3__5_n_128\,
      PCIN(24) => \green3__5_n_129\,
      PCIN(23) => \green3__5_n_130\,
      PCIN(22) => \green3__5_n_131\,
      PCIN(21) => \green3__5_n_132\,
      PCIN(20) => \green3__5_n_133\,
      PCIN(19) => \green3__5_n_134\,
      PCIN(18) => \green3__5_n_135\,
      PCIN(17) => \green3__5_n_136\,
      PCIN(16) => \green3__5_n_137\,
      PCIN(15) => \green3__5_n_138\,
      PCIN(14) => \green3__5_n_139\,
      PCIN(13) => \green3__5_n_140\,
      PCIN(12) => \green3__5_n_141\,
      PCIN(11) => \green3__5_n_142\,
      PCIN(10) => \green3__5_n_143\,
      PCIN(9) => \green3__5_n_144\,
      PCIN(8) => \green3__5_n_145\,
      PCIN(7) => \green3__5_n_146\,
      PCIN(6) => \green3__5_n_147\,
      PCIN(5) => \green3__5_n_148\,
      PCIN(4) => \green3__5_n_149\,
      PCIN(3) => \green3__5_n_150\,
      PCIN(2) => \green3__5_n_151\,
      PCIN(1) => \green3__5_n_152\,
      PCIN(0) => \green3__5_n_153\,
      PCOUT(47) => \green3__6_n_106\,
      PCOUT(46) => \green3__6_n_107\,
      PCOUT(45) => \green3__6_n_108\,
      PCOUT(44) => \green3__6_n_109\,
      PCOUT(43) => \green3__6_n_110\,
      PCOUT(42) => \green3__6_n_111\,
      PCOUT(41) => \green3__6_n_112\,
      PCOUT(40) => \green3__6_n_113\,
      PCOUT(39) => \green3__6_n_114\,
      PCOUT(38) => \green3__6_n_115\,
      PCOUT(37) => \green3__6_n_116\,
      PCOUT(36) => \green3__6_n_117\,
      PCOUT(35) => \green3__6_n_118\,
      PCOUT(34) => \green3__6_n_119\,
      PCOUT(33) => \green3__6_n_120\,
      PCOUT(32) => \green3__6_n_121\,
      PCOUT(31) => \green3__6_n_122\,
      PCOUT(30) => \green3__6_n_123\,
      PCOUT(29) => \green3__6_n_124\,
      PCOUT(28) => \green3__6_n_125\,
      PCOUT(27) => \green3__6_n_126\,
      PCOUT(26) => \green3__6_n_127\,
      PCOUT(25) => \green3__6_n_128\,
      PCOUT(24) => \green3__6_n_129\,
      PCOUT(23) => \green3__6_n_130\,
      PCOUT(22) => \green3__6_n_131\,
      PCOUT(21) => \green3__6_n_132\,
      PCOUT(20) => \green3__6_n_133\,
      PCOUT(19) => \green3__6_n_134\,
      PCOUT(18) => \green3__6_n_135\,
      PCOUT(17) => \green3__6_n_136\,
      PCOUT(16) => \green3__6_n_137\,
      PCOUT(15) => \green3__6_n_138\,
      PCOUT(14) => \green3__6_n_139\,
      PCOUT(13) => \green3__6_n_140\,
      PCOUT(12) => \green3__6_n_141\,
      PCOUT(11) => \green3__6_n_142\,
      PCOUT(10) => \green3__6_n_143\,
      PCOUT(9) => \green3__6_n_144\,
      PCOUT(8) => \green3__6_n_145\,
      PCOUT(7) => \green3__6_n_146\,
      PCOUT(6) => \green3__6_n_147\,
      PCOUT(5) => \green3__6_n_148\,
      PCOUT(4) => \green3__6_n_149\,
      PCOUT(3) => \green3__6_n_150\,
      PCOUT(2) => \green3__6_n_151\,
      PCOUT(1) => \green3__6_n_152\,
      PCOUT(0) => \green3__6_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_green3__6_UNDERFLOW_UNCONNECTED\
    );
\green3__7\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \^red5\(33 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_green3__7_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => red4_i_5_n_7,
      B(15) => \red4__0_i_4_n_4\,
      B(14) => \red4__0_i_4_n_5\,
      B(13) => \red4__0_i_4_n_6\,
      B(12) => \red4__0_i_4_n_7\,
      B(11) => \red4__0_i_5_n_4\,
      B(10) => \red4__0_i_5_n_5\,
      B(9) => \red4__0_i_5_n_6\,
      B(8) => \red4__0_i_5_n_7\,
      B(7) => \red4__0_i_6_n_4\,
      B(6) => \red4__0_i_6_n_5\,
      B(5) => \red4__0_i_6_n_6\,
      B(4) => \red4__0_i_6_n_7\,
      B(3) => \red4__0_i_7_n_4\,
      B(2) => \red4__0_i_7_n_5\,
      B(1) => \red4__0_i_7_n_6\,
      B(0) => \red4__0_i_7_n_7\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_green3__7_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_green3__7_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_green3__7_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_green3__7_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_green3__7_OVERFLOW_UNCONNECTED\,
      P(47) => \green3__7_n_58\,
      P(46) => \green3__7_n_59\,
      P(45) => \green3__7_n_60\,
      P(44) => \green3__7_n_61\,
      P(43) => \green3__7_n_62\,
      P(42) => \green3__7_n_63\,
      P(41) => \green3__7_n_64\,
      P(40) => \green3__7_n_65\,
      P(39) => \green3__7_n_66\,
      P(38) => \green3__7_n_67\,
      P(37) => \green3__7_n_68\,
      P(36) => \green3__7_n_69\,
      P(35) => \green3__7_n_70\,
      P(34) => \green3__7_n_71\,
      P(33) => \green3__7_n_72\,
      P(32) => \green3__7_n_73\,
      P(31) => \green3__7_n_74\,
      P(30) => \green3__7_n_75\,
      P(29) => \green3__7_n_76\,
      P(28) => \green3__7_n_77\,
      P(27) => \green3__7_n_78\,
      P(26) => \green3__7_n_79\,
      P(25) => \green3__7_n_80\,
      P(24) => \green3__7_n_81\,
      P(23) => \green3__7_n_82\,
      P(22) => \green3__7_n_83\,
      P(21) => \green3__7_n_84\,
      P(20) => \green3__7_n_85\,
      P(19) => \green3__7_n_86\,
      P(18) => \green3__7_n_87\,
      P(17) => \green3__7_n_88\,
      P(16) => \green3__7_n_89\,
      P(15) => \green3__7_n_90\,
      P(14) => \green3__7_n_91\,
      P(13) => \green3__7_n_92\,
      P(12) => \green3__7_n_93\,
      P(11) => \green3__7_n_94\,
      P(10) => \green3__7_n_95\,
      P(9) => \green3__7_n_96\,
      P(8) => \green3__7_n_97\,
      P(7) => \green3__7_n_98\,
      P(6) => \green3__7_n_99\,
      P(5) => \green3__7_n_100\,
      P(4) => \green3__7_n_101\,
      P(3) => \green3__7_n_102\,
      P(2) => \green3__7_n_103\,
      P(1) => \green3__7_n_104\,
      P(0) => \green3__7_n_105\,
      PATTERNBDETECT => \NLW_green3__7_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_green3__7_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \green3__6_n_106\,
      PCIN(46) => \green3__6_n_107\,
      PCIN(45) => \green3__6_n_108\,
      PCIN(44) => \green3__6_n_109\,
      PCIN(43) => \green3__6_n_110\,
      PCIN(42) => \green3__6_n_111\,
      PCIN(41) => \green3__6_n_112\,
      PCIN(40) => \green3__6_n_113\,
      PCIN(39) => \green3__6_n_114\,
      PCIN(38) => \green3__6_n_115\,
      PCIN(37) => \green3__6_n_116\,
      PCIN(36) => \green3__6_n_117\,
      PCIN(35) => \green3__6_n_118\,
      PCIN(34) => \green3__6_n_119\,
      PCIN(33) => \green3__6_n_120\,
      PCIN(32) => \green3__6_n_121\,
      PCIN(31) => \green3__6_n_122\,
      PCIN(30) => \green3__6_n_123\,
      PCIN(29) => \green3__6_n_124\,
      PCIN(28) => \green3__6_n_125\,
      PCIN(27) => \green3__6_n_126\,
      PCIN(26) => \green3__6_n_127\,
      PCIN(25) => \green3__6_n_128\,
      PCIN(24) => \green3__6_n_129\,
      PCIN(23) => \green3__6_n_130\,
      PCIN(22) => \green3__6_n_131\,
      PCIN(21) => \green3__6_n_132\,
      PCIN(20) => \green3__6_n_133\,
      PCIN(19) => \green3__6_n_134\,
      PCIN(18) => \green3__6_n_135\,
      PCIN(17) => \green3__6_n_136\,
      PCIN(16) => \green3__6_n_137\,
      PCIN(15) => \green3__6_n_138\,
      PCIN(14) => \green3__6_n_139\,
      PCIN(13) => \green3__6_n_140\,
      PCIN(12) => \green3__6_n_141\,
      PCIN(11) => \green3__6_n_142\,
      PCIN(10) => \green3__6_n_143\,
      PCIN(9) => \green3__6_n_144\,
      PCIN(8) => \green3__6_n_145\,
      PCIN(7) => \green3__6_n_146\,
      PCIN(6) => \green3__6_n_147\,
      PCIN(5) => \green3__6_n_148\,
      PCIN(4) => \green3__6_n_149\,
      PCIN(3) => \green3__6_n_150\,
      PCIN(2) => \green3__6_n_151\,
      PCIN(1) => \green3__6_n_152\,
      PCIN(0) => \green3__6_n_153\,
      PCOUT(47) => \green3__7_n_106\,
      PCOUT(46) => \green3__7_n_107\,
      PCOUT(45) => \green3__7_n_108\,
      PCOUT(44) => \green3__7_n_109\,
      PCOUT(43) => \green3__7_n_110\,
      PCOUT(42) => \green3__7_n_111\,
      PCOUT(41) => \green3__7_n_112\,
      PCOUT(40) => \green3__7_n_113\,
      PCOUT(39) => \green3__7_n_114\,
      PCOUT(38) => \green3__7_n_115\,
      PCOUT(37) => \green3__7_n_116\,
      PCOUT(36) => \green3__7_n_117\,
      PCOUT(35) => \green3__7_n_118\,
      PCOUT(34) => \green3__7_n_119\,
      PCOUT(33) => \green3__7_n_120\,
      PCOUT(32) => \green3__7_n_121\,
      PCOUT(31) => \green3__7_n_122\,
      PCOUT(30) => \green3__7_n_123\,
      PCOUT(29) => \green3__7_n_124\,
      PCOUT(28) => \green3__7_n_125\,
      PCOUT(27) => \green3__7_n_126\,
      PCOUT(26) => \green3__7_n_127\,
      PCOUT(25) => \green3__7_n_128\,
      PCOUT(24) => \green3__7_n_129\,
      PCOUT(23) => \green3__7_n_130\,
      PCOUT(22) => \green3__7_n_131\,
      PCOUT(21) => \green3__7_n_132\,
      PCOUT(20) => \green3__7_n_133\,
      PCOUT(19) => \green3__7_n_134\,
      PCOUT(18) => \green3__7_n_135\,
      PCOUT(17) => \green3__7_n_136\,
      PCOUT(16) => \green3__7_n_137\,
      PCOUT(15) => \green3__7_n_138\,
      PCOUT(14) => \green3__7_n_139\,
      PCOUT(13) => \green3__7_n_140\,
      PCOUT(12) => \green3__7_n_141\,
      PCOUT(11) => \green3__7_n_142\,
      PCOUT(10) => \green3__7_n_143\,
      PCOUT(9) => \green3__7_n_144\,
      PCOUT(8) => \green3__7_n_145\,
      PCOUT(7) => \green3__7_n_146\,
      PCOUT(6) => \green3__7_n_147\,
      PCOUT(5) => \green3__7_n_148\,
      PCOUT(4) => \green3__7_n_149\,
      PCOUT(3) => \green3__7_n_150\,
      PCOUT(2) => \green3__7_n_151\,
      PCOUT(1) => \green3__7_n_152\,
      PCOUT(0) => \green3__7_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_green3__7_UNDERFLOW_UNCONNECTED\
    );
\green3__8\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \^red5\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_green3__8_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => \red4__3_i_4_n_5\,
      B(15) => \red4__3_i_4_n_6\,
      B(14) => \red4__3_i_4_n_7\,
      B(13) => \red4__4_i_1_n_4\,
      B(12) => \red4__4_i_1_n_5\,
      B(11) => \red4__4_i_1_n_6\,
      B(10) => \red4__4_i_1_n_7\,
      B(9) => \red4__4_i_2_n_4\,
      B(8) => \red4__4_i_2_n_5\,
      B(7) => \red4__4_i_2_n_6\,
      B(6) => \red4__4_i_2_n_7\,
      B(5) => \red4__4_i_3_n_4\,
      B(4) => \red4__4_i_3_n_5\,
      B(3) => \red4__4_i_3_n_6\,
      B(2) => \red4__4_i_3_n_7\,
      B(1) => red4_i_1_n_4,
      B(0) => red4_i_1_n_5,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_green3__8_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_green3__8_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_green3__8_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_green3__8_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_green3__8_OVERFLOW_UNCONNECTED\,
      P(47 downto 30) => \NLW_green3__8_P_UNCONNECTED\(47 downto 30),
      P(29) => \green3__8_n_76\,
      P(28) => \green3__8_n_77\,
      P(27) => \green3__8_n_78\,
      P(26) => \green3__8_n_79\,
      P(25) => \green3__8_n_80\,
      P(24) => \green3__8_n_81\,
      P(23) => \green3__8_n_82\,
      P(22) => \green3__8_n_83\,
      P(21) => \green3__8_n_84\,
      P(20) => \green3__8_n_85\,
      P(19) => \green3__8_n_86\,
      P(18) => \green3__8_n_87\,
      P(17) => \green3__8_n_88\,
      P(16) => \green3__8_n_89\,
      P(15) => \green3__8_n_90\,
      P(14) => \green3__8_n_91\,
      P(13) => \green3__8_n_92\,
      P(12) => \green3__8_n_93\,
      P(11) => \green3__8_n_94\,
      P(10) => \green3__8_n_95\,
      P(9) => \green3__8_n_96\,
      P(8) => \green3__8_n_97\,
      P(7) => \green3__8_n_98\,
      P(6) => \green3__8_n_99\,
      P(5) => \green3__8_n_100\,
      P(4) => \green3__8_n_101\,
      P(3) => \green3__8_n_102\,
      P(2) => \green3__8_n_103\,
      P(1) => \green3__8_n_104\,
      P(0) => \green3__8_n_105\,
      PATTERNBDETECT => \NLW_green3__8_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_green3__8_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \green3__7_n_106\,
      PCIN(46) => \green3__7_n_107\,
      PCIN(45) => \green3__7_n_108\,
      PCIN(44) => \green3__7_n_109\,
      PCIN(43) => \green3__7_n_110\,
      PCIN(42) => \green3__7_n_111\,
      PCIN(41) => \green3__7_n_112\,
      PCIN(40) => \green3__7_n_113\,
      PCIN(39) => \green3__7_n_114\,
      PCIN(38) => \green3__7_n_115\,
      PCIN(37) => \green3__7_n_116\,
      PCIN(36) => \green3__7_n_117\,
      PCIN(35) => \green3__7_n_118\,
      PCIN(34) => \green3__7_n_119\,
      PCIN(33) => \green3__7_n_120\,
      PCIN(32) => \green3__7_n_121\,
      PCIN(31) => \green3__7_n_122\,
      PCIN(30) => \green3__7_n_123\,
      PCIN(29) => \green3__7_n_124\,
      PCIN(28) => \green3__7_n_125\,
      PCIN(27) => \green3__7_n_126\,
      PCIN(26) => \green3__7_n_127\,
      PCIN(25) => \green3__7_n_128\,
      PCIN(24) => \green3__7_n_129\,
      PCIN(23) => \green3__7_n_130\,
      PCIN(22) => \green3__7_n_131\,
      PCIN(21) => \green3__7_n_132\,
      PCIN(20) => \green3__7_n_133\,
      PCIN(19) => \green3__7_n_134\,
      PCIN(18) => \green3__7_n_135\,
      PCIN(17) => \green3__7_n_136\,
      PCIN(16) => \green3__7_n_137\,
      PCIN(15) => \green3__7_n_138\,
      PCIN(14) => \green3__7_n_139\,
      PCIN(13) => \green3__7_n_140\,
      PCIN(12) => \green3__7_n_141\,
      PCIN(11) => \green3__7_n_142\,
      PCIN(10) => \green3__7_n_143\,
      PCIN(9) => \green3__7_n_144\,
      PCIN(8) => \green3__7_n_145\,
      PCIN(7) => \green3__7_n_146\,
      PCIN(6) => \green3__7_n_147\,
      PCIN(5) => \green3__7_n_148\,
      PCIN(4) => \green3__7_n_149\,
      PCIN(3) => \green3__7_n_150\,
      PCIN(2) => \green3__7_n_151\,
      PCIN(1) => \green3__7_n_152\,
      PCIN(0) => \green3__7_n_153\,
      PCOUT(47 downto 0) => \NLW_green3__8_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_green3__8_UNDERFLOW_UNCONNECTED\
    );
red4: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => red4_i_6_n_5,
      A(15) => red4_i_6_n_6,
      A(14) => red4_i_6_n_7,
      A(13) => red4_i_7_n_4,
      A(12) => red4_i_7_n_5,
      A(11) => red4_i_7_n_6,
      A(10) => red4_i_7_n_7,
      A(9) => red4_i_8_n_4,
      A(8) => red4_i_8_n_5,
      A(7) => red4_i_8_n_6,
      A(6) => red4_i_8_n_7,
      A(5) => red4_i_9_n_4,
      A(4) => red4_i_9_n_5,
      A(3) => red4_i_9_n_6,
      A(2) => red4_i_9_n_7,
      A(1) => red4_i_10_n_4,
      A(0) => red4_i_10_n_5,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_red4_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => red4_i_1_n_6,
      B(15) => red4_i_1_n_7,
      B(14) => red4_i_2_n_4,
      B(13) => red4_i_2_n_5,
      B(12) => red4_i_2_n_6,
      B(11) => red4_i_2_n_7,
      B(10) => red4_i_3_n_4,
      B(9) => red4_i_3_n_5,
      B(8) => red4_i_3_n_6,
      B(7) => red4_i_3_n_7,
      B(6) => red4_i_4_n_4,
      B(5) => red4_i_4_n_5,
      B(4) => red4_i_4_n_6,
      B(3) => red4_i_4_n_7,
      B(2) => red4_i_5_n_4,
      B(1) => red4_i_5_n_5,
      B(0) => red4_i_5_n_6,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_red4_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_red4_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_red4_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_red4_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_red4_OVERFLOW_UNCONNECTED,
      P(47) => red4_n_58,
      P(46) => red4_n_59,
      P(45) => red4_n_60,
      P(44) => red4_n_61,
      P(43) => red4_n_62,
      P(42) => red4_n_63,
      P(41) => red4_n_64,
      P(40) => red4_n_65,
      P(39) => red4_n_66,
      P(38) => red4_n_67,
      P(37) => red4_n_68,
      P(36) => red4_n_69,
      P(35) => red4_n_70,
      P(34) => red4_n_71,
      P(33) => red4_n_72,
      P(32) => red4_n_73,
      P(31) => red4_n_74,
      P(30) => red4_n_75,
      P(29) => red4_n_76,
      P(28) => red4_n_77,
      P(27) => red4_n_78,
      P(26) => red4_n_79,
      P(25) => red4_n_80,
      P(24) => red4_n_81,
      P(23) => red4_n_82,
      P(22) => red4_n_83,
      P(21) => red4_n_84,
      P(20) => red4_n_85,
      P(19) => red4_n_86,
      P(18) => red4_n_87,
      P(17) => red4_n_88,
      P(16) => red4_n_89,
      P(15) => red4_n_90,
      P(14) => red4_n_91,
      P(13) => red4_n_92,
      P(12) => red4_n_93,
      P(11) => red4_n_94,
      P(10) => red4_n_95,
      P(9) => red4_n_96,
      P(8) => red4_n_97,
      P(7) => red4_n_98,
      P(6) => red4_n_99,
      P(5) => red4_n_100,
      P(4) => red4_n_101,
      P(3) => red4_n_102,
      P(2) => red4_n_103,
      P(1) => red4_n_104,
      P(0) => red4_n_105,
      PATTERNBDETECT => NLW_red4_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_red4_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => red4_n_106,
      PCOUT(46) => red4_n_107,
      PCOUT(45) => red4_n_108,
      PCOUT(44) => red4_n_109,
      PCOUT(43) => red4_n_110,
      PCOUT(42) => red4_n_111,
      PCOUT(41) => red4_n_112,
      PCOUT(40) => red4_n_113,
      PCOUT(39) => red4_n_114,
      PCOUT(38) => red4_n_115,
      PCOUT(37) => red4_n_116,
      PCOUT(36) => red4_n_117,
      PCOUT(35) => red4_n_118,
      PCOUT(34) => red4_n_119,
      PCOUT(33) => red4_n_120,
      PCOUT(32) => red4_n_121,
      PCOUT(31) => red4_n_122,
      PCOUT(30) => red4_n_123,
      PCOUT(29) => red4_n_124,
      PCOUT(28) => red4_n_125,
      PCOUT(27) => red4_n_126,
      PCOUT(26) => red4_n_127,
      PCOUT(25) => red4_n_128,
      PCOUT(24) => red4_n_129,
      PCOUT(23) => red4_n_130,
      PCOUT(22) => red4_n_131,
      PCOUT(21) => red4_n_132,
      PCOUT(20) => red4_n_133,
      PCOUT(19) => red4_n_134,
      PCOUT(18) => red4_n_135,
      PCOUT(17) => red4_n_136,
      PCOUT(16) => red4_n_137,
      PCOUT(15) => red4_n_138,
      PCOUT(14) => red4_n_139,
      PCOUT(13) => red4_n_140,
      PCOUT(12) => red4_n_141,
      PCOUT(11) => red4_n_142,
      PCOUT(10) => red4_n_143,
      PCOUT(9) => red4_n_144,
      PCOUT(8) => red4_n_145,
      PCOUT(7) => red4_n_146,
      PCOUT(6) => red4_n_147,
      PCOUT(5) => red4_n_148,
      PCOUT(4) => red4_n_149,
      PCOUT(3) => red4_n_150,
      PCOUT(2) => red4_n_151,
      PCOUT(1) => red4_n_152,
      PCOUT(0) => red4_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_red4_UNDERFLOW_UNCONNECTED
    );
\red4__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => red4_i_5_n_7,
      A(15) => \red4__0_i_4_n_4\,
      A(14) => \red4__0_i_4_n_5\,
      A(13) => \red4__0_i_4_n_6\,
      A(12) => \red4__0_i_4_n_7\,
      A(11) => \red4__0_i_5_n_4\,
      A(10) => \red4__0_i_5_n_5\,
      A(9) => \red4__0_i_5_n_6\,
      A(8) => \red4__0_i_5_n_7\,
      A(7) => \red4__0_i_6_n_4\,
      A(6) => \red4__0_i_6_n_5\,
      A(5) => \red4__0_i_6_n_6\,
      A(4) => \red4__0_i_6_n_7\,
      A(3) => \red4__0_i_7_n_4\,
      A(2) => \red4__0_i_7_n_5\,
      A(1) => \red4__0_i_7_n_6\,
      A(0) => \red4__0_i_7_n_7\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_red4__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B_0(12),
      B(16) => B_0(12),
      B(15) => B_0(12),
      B(14) => B_0(12),
      B(13) => B_0(12),
      B(12 downto 0) => B_0(12 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red4__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red4__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red4__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red4__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_red4__0_OVERFLOW_UNCONNECTED\,
      P(47) => \red4__0_n_58\,
      P(46) => \red4__0_n_59\,
      P(45) => \red4__0_n_60\,
      P(44) => \red4__0_n_61\,
      P(43) => \red4__0_n_62\,
      P(42) => \red4__0_n_63\,
      P(41) => \red4__0_n_64\,
      P(40) => \red4__0_n_65\,
      P(39) => \red4__0_n_66\,
      P(38) => \red4__0_n_67\,
      P(37) => \red4__0_n_68\,
      P(36) => \red4__0_n_69\,
      P(35) => \red4__0_n_70\,
      P(34) => \red4__0_n_71\,
      P(33) => \red4__0_n_72\,
      P(32) => \red4__0_n_73\,
      P(31) => \red4__0_n_74\,
      P(30) => \red4__0_n_75\,
      P(29) => \red4__0_n_76\,
      P(28) => \red4__0_n_77\,
      P(27) => \red4__0_n_78\,
      P(26) => \red4__0_n_79\,
      P(25) => \red4__0_n_80\,
      P(24) => \red4__0_n_81\,
      P(23) => \red4__0_n_82\,
      P(22) => \red4__0_n_83\,
      P(21) => \red4__0_n_84\,
      P(20) => \red4__0_n_85\,
      P(19) => \red4__0_n_86\,
      P(18) => \red4__0_n_87\,
      P(17) => \red4__0_n_88\,
      P(16) => \red4__0_n_89\,
      P(15) => \red4__0_n_90\,
      P(14) => \red4__0_n_91\,
      P(13) => \red4__0_n_92\,
      P(12) => \red4__0_n_93\,
      P(11) => \red4__0_n_94\,
      P(10) => \red4__0_n_95\,
      P(9) => \red4__0_n_96\,
      P(8) => \red4__0_n_97\,
      P(7) => \red4__0_n_98\,
      P(6) => \red4__0_n_99\,
      P(5) => \red4__0_n_100\,
      P(4) => \red4__0_n_101\,
      P(3) => \red4__0_n_102\,
      P(2) => \red4__0_n_103\,
      P(1) => \red4__0_n_104\,
      P(0) => \red4__0_n_105\,
      PATTERNBDETECT => \NLW_red4__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red4__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => red4_n_106,
      PCIN(46) => red4_n_107,
      PCIN(45) => red4_n_108,
      PCIN(44) => red4_n_109,
      PCIN(43) => red4_n_110,
      PCIN(42) => red4_n_111,
      PCIN(41) => red4_n_112,
      PCIN(40) => red4_n_113,
      PCIN(39) => red4_n_114,
      PCIN(38) => red4_n_115,
      PCIN(37) => red4_n_116,
      PCIN(36) => red4_n_117,
      PCIN(35) => red4_n_118,
      PCIN(34) => red4_n_119,
      PCIN(33) => red4_n_120,
      PCIN(32) => red4_n_121,
      PCIN(31) => red4_n_122,
      PCIN(30) => red4_n_123,
      PCIN(29) => red4_n_124,
      PCIN(28) => red4_n_125,
      PCIN(27) => red4_n_126,
      PCIN(26) => red4_n_127,
      PCIN(25) => red4_n_128,
      PCIN(24) => red4_n_129,
      PCIN(23) => red4_n_130,
      PCIN(22) => red4_n_131,
      PCIN(21) => red4_n_132,
      PCIN(20) => red4_n_133,
      PCIN(19) => red4_n_134,
      PCIN(18) => red4_n_135,
      PCIN(17) => red4_n_136,
      PCIN(16) => red4_n_137,
      PCIN(15) => red4_n_138,
      PCIN(14) => red4_n_139,
      PCIN(13) => red4_n_140,
      PCIN(12) => red4_n_141,
      PCIN(11) => red4_n_142,
      PCIN(10) => red4_n_143,
      PCIN(9) => red4_n_144,
      PCIN(8) => red4_n_145,
      PCIN(7) => red4_n_146,
      PCIN(6) => red4_n_147,
      PCIN(5) => red4_n_148,
      PCIN(4) => red4_n_149,
      PCIN(3) => red4_n_150,
      PCIN(2) => red4_n_151,
      PCIN(1) => red4_n_152,
      PCIN(0) => red4_n_153,
      PCOUT(47 downto 0) => \NLW_red4__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red4__0_UNDERFLOW_UNCONNECTED\
    );
\red4__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__0_i_2_n_0\,
      CO(3) => \NLW_red4__0_i_1_CO_UNCONNECTED\(3),
      CO(2) => \red4__0_i_1_n_1\,
      CO(1) => \red4__0_i_1_n_2\,
      CO(0) => \red4__0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \red4__0_i_8_n_5\,
      DI(1) => \red4__0_i_8_n_6\,
      DI(0) => \red4__0_i_8_n_7\,
      O(3 downto 0) => B_0(12 downto 9),
      S(3) => \red4__0_i_9_n_0\,
      S(2) => \red4__0_i_10_n_0\,
      S(1) => \red4__0_i_11_n_0\,
      S(0) => \red4__0_i_12_n_0\
    );
\red4__0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__0_i_8_n_5\,
      I1 => \red4__0_i_43_n_5\,
      O => \red4__0_i_10_n_0\
    );
\red4__0_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__0_i_8_n_6\,
      I1 => \red4__0_i_43_n_6\,
      O => \red4__0_i_11_n_0\
    );
\red4__0_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__0_i_8_n_7\,
      I1 => \red4__0_i_43_n_7\,
      O => \red4__0_i_12_n_0\
    );
\red4__0_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__0_i_18_n_0\,
      CO(3) => \red4__0_i_13_n_0\,
      CO(2) => \red4__0_i_13_n_1\,
      CO(1) => \red4__0_i_13_n_2\,
      CO(0) => \red4__0_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \red6__14_n_63\,
      DI(2) => \red6__14_n_64\,
      DI(1) => \red6__14_n_65\,
      DI(0) => \red6__14_n_66\,
      O(3) => \red4__0_i_13_n_4\,
      O(2) => \red4__0_i_13_n_5\,
      O(1) => \red4__0_i_13_n_6\,
      O(0) => \red4__0_i_13_n_7\,
      S(3) => \red4__0_i_44_n_0\,
      S(2) => \red4__0_i_45_n_0\,
      S(1) => \red4__0_i_46_n_0\,
      S(0) => \red4__0_i_47_n_0\
    );
\red4__0_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__0_i_13_n_4\,
      I1 => \red4__0_i_48_n_4\,
      O => \red4__0_i_14_n_0\
    );
\red4__0_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__0_i_13_n_5\,
      I1 => \red4__0_i_48_n_5\,
      O => \red4__0_i_15_n_0\
    );
\red4__0_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__0_i_13_n_6\,
      I1 => \red4__0_i_48_n_6\,
      O => \red4__0_i_16_n_0\
    );
\red4__0_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__0_i_13_n_7\,
      I1 => \red4__0_i_48_n_7\,
      O => \red4__0_i_17_n_0\
    );
\red4__0_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => red4_i_36_n_0,
      CO(3) => \red4__0_i_18_n_0\,
      CO(2) => \red4__0_i_18_n_1\,
      CO(1) => \red4__0_i_18_n_2\,
      CO(0) => \red4__0_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \red6__14_n_67\,
      DI(2) => \red6__14_n_68\,
      DI(1) => \red6__14_n_69\,
      DI(0) => \red6__14_n_70\,
      O(3) => \red4__0_i_18_n_4\,
      O(2) => \red4__0_i_18_n_5\,
      O(1) => \red4__0_i_18_n_6\,
      O(0) => \red4__0_i_18_n_7\,
      S(3) => \red4__0_i_49_n_0\,
      S(2) => \red4__0_i_50_n_0\,
      S(1) => \red4__0_i_51_n_0\,
      S(0) => \red4__0_i_52_n_0\
    );
\red4__0_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__0_i_18_n_4\,
      I1 => \red4__0_i_53_n_4\,
      O => \red4__0_i_19_n_0\
    );
\red4__0_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__0_i_3_n_0\,
      CO(3) => \red4__0_i_2_n_0\,
      CO(2) => \red4__0_i_2_n_1\,
      CO(1) => \red4__0_i_2_n_2\,
      CO(0) => \red4__0_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \red4__0_i_13_n_4\,
      DI(2) => \red4__0_i_13_n_5\,
      DI(1) => \red4__0_i_13_n_6\,
      DI(0) => \red4__0_i_13_n_7\,
      O(3 downto 0) => B_0(8 downto 5),
      S(3) => \red4__0_i_14_n_0\,
      S(2) => \red4__0_i_15_n_0\,
      S(1) => \red4__0_i_16_n_0\,
      S(0) => \red4__0_i_17_n_0\
    );
\red4__0_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__0_i_18_n_5\,
      I1 => \red4__0_i_53_n_5\,
      O => \red4__0_i_20_n_0\
    );
\red4__0_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__0_i_18_n_6\,
      I1 => \red4__0_i_53_n_6\,
      O => \red4__0_i_21_n_0\
    );
\red4__0_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__0_i_18_n_7\,
      I1 => \red4__0_i_53_n_7\,
      O => \red4__0_i_22_n_0\
    );
\red4__0_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__21_n_90\,
      I1 => \red6__17_n_90\,
      O => \red4__0_i_23_n_0\
    );
\red4__0_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__21_n_91\,
      I1 => \red6__17_n_91\,
      O => \red4__0_i_24_n_0\
    );
\red4__0_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__21_n_92\,
      I1 => \red6__17_n_92\,
      O => \red4__0_i_25_n_0\
    );
\red4__0_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__21_n_93\,
      I1 => \red6__17_n_93\,
      O => \red4__0_i_26_n_0\
    );
\red4__0_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__21_n_94\,
      I1 => \red6__17_n_94\,
      O => \red4__0_i_27_n_0\
    );
\red4__0_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__21_n_95\,
      I1 => \red6__17_n_95\,
      O => \red4__0_i_28_n_0\
    );
\red4__0_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__21_n_96\,
      I1 => \red6__17_n_96\,
      O => \red4__0_i_29_n_0\
    );
\red4__0_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => red4_i_6_n_0,
      CO(3) => \red4__0_i_3_n_0\,
      CO(2) => \red4__0_i_3_n_1\,
      CO(1) => \red4__0_i_3_n_2\,
      CO(0) => \red4__0_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \red4__0_i_18_n_4\,
      DI(2) => \red4__0_i_18_n_5\,
      DI(1) => \red4__0_i_18_n_6\,
      DI(0) => \red4__0_i_18_n_7\,
      O(3 downto 0) => B_0(4 downto 1),
      S(3) => \red4__0_i_19_n_0\,
      S(2) => \red4__0_i_20_n_0\,
      S(1) => \red4__0_i_21_n_0\,
      S(0) => \red4__0_i_22_n_0\
    );
\red4__0_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__21_n_97\,
      I1 => \red6__17_n_97\,
      O => \red4__0_i_30_n_0\
    );
\red4__0_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__21_n_98\,
      I1 => \red6__17_n_98\,
      O => \red4__0_i_31_n_0\
    );
\red4__0_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__21_n_99\,
      I1 => \red6__17_n_99\,
      O => \red4__0_i_32_n_0\
    );
\red4__0_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__21_n_100\,
      I1 => \red6__17_n_100\,
      O => \red4__0_i_33_n_0\
    );
\red4__0_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__21_n_101\,
      I1 => \red6__17_n_101\,
      O => \red4__0_i_34_n_0\
    );
\red4__0_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__21_n_102\,
      I1 => \red6__17_n_102\,
      O => \red4__0_i_35_n_0\
    );
\red4__0_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__21_n_103\,
      I1 => \red6__17_n_103\,
      O => \red4__0_i_36_n_0\
    );
\red4__0_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__21_n_104\,
      I1 => \red6__17_n_104\,
      O => \red4__0_i_37_n_0\
    );
\red4__0_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__21_n_105\,
      I1 => \red6__17_n_105\,
      O => \red4__0_i_38_n_0\
    );
\red4__0_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_59\,
      I1 => \red6__12_n_76\,
      O => \red4__0_i_39_n_0\
    );
\red4__0_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__0_i_5_n_0\,
      CO(3) => \red4__0_i_4_n_0\,
      CO(2) => \red4__0_i_4_n_1\,
      CO(1) => \red4__0_i_4_n_2\,
      CO(0) => \red4__0_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \red6__21_n_90\,
      DI(2) => \red6__21_n_91\,
      DI(1) => \red6__21_n_92\,
      DI(0) => \red6__21_n_93\,
      O(3) => \red4__0_i_4_n_4\,
      O(2) => \red4__0_i_4_n_5\,
      O(1) => \red4__0_i_4_n_6\,
      O(0) => \red4__0_i_4_n_7\,
      S(3) => \red4__0_i_23_n_0\,
      S(2) => \red4__0_i_24_n_0\,
      S(1) => \red4__0_i_25_n_0\,
      S(0) => \red4__0_i_26_n_0\
    );
\red4__0_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_60\,
      I1 => \red6__12_n_77\,
      O => \red4__0_i_40_n_0\
    );
\red4__0_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_61\,
      I1 => \red6__12_n_78\,
      O => \red4__0_i_41_n_0\
    );
\red4__0_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_62\,
      I1 => \red6__12_n_79\,
      O => \red4__0_i_42_n_0\
    );
\red4__0_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__0_i_48_n_0\,
      CO(3) => \NLW_red4__0_i_43_CO_UNCONNECTED\(3),
      CO(2) => \red4__0_i_43_n_1\,
      CO(1) => \red4__0_i_43_n_2\,
      CO(0) => \red4__0_i_43_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \red6__10_n_60\,
      DI(1) => \red6__10_n_61\,
      DI(0) => \red6__10_n_62\,
      O(3) => \red4__0_i_43_n_4\,
      O(2) => \red4__0_i_43_n_5\,
      O(1) => \red4__0_i_43_n_6\,
      O(0) => \red4__0_i_43_n_7\,
      S(3) => \red4__0_i_54_n_0\,
      S(2) => \red4__0_i_55_n_0\,
      S(1) => \red4__0_i_56_n_0\,
      S(0) => \red4__0_i_57_n_0\
    );
\red4__0_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_63\,
      I1 => \red6__12_n_80\,
      O => \red4__0_i_44_n_0\
    );
\red4__0_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_64\,
      I1 => \red6__12_n_81\,
      O => \red4__0_i_45_n_0\
    );
\red4__0_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_65\,
      I1 => \red6__12_n_82\,
      O => \red4__0_i_46_n_0\
    );
\red4__0_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_66\,
      I1 => \red6__12_n_83\,
      O => \red4__0_i_47_n_0\
    );
\red4__0_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__0_i_53_n_0\,
      CO(3) => \red4__0_i_48_n_0\,
      CO(2) => \red4__0_i_48_n_1\,
      CO(1) => \red4__0_i_48_n_2\,
      CO(0) => \red4__0_i_48_n_3\,
      CYINIT => '0',
      DI(3) => \red6__10_n_63\,
      DI(2) => \red6__10_n_64\,
      DI(1) => \red6__10_n_65\,
      DI(0) => \red6__10_n_66\,
      O(3) => \red4__0_i_48_n_4\,
      O(2) => \red4__0_i_48_n_5\,
      O(1) => \red4__0_i_48_n_6\,
      O(0) => \red4__0_i_48_n_7\,
      S(3) => \red4__0_i_58_n_0\,
      S(2) => \red4__0_i_59_n_0\,
      S(1) => \red4__0_i_60_n_0\,
      S(0) => \red4__0_i_61_n_0\
    );
\red4__0_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_67\,
      I1 => \red6__12_n_84\,
      O => \red4__0_i_49_n_0\
    );
\red4__0_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__0_i_6_n_0\,
      CO(3) => \red4__0_i_5_n_0\,
      CO(2) => \red4__0_i_5_n_1\,
      CO(1) => \red4__0_i_5_n_2\,
      CO(0) => \red4__0_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \red6__21_n_94\,
      DI(2) => \red6__21_n_95\,
      DI(1) => \red6__21_n_96\,
      DI(0) => \red6__21_n_97\,
      O(3) => \red4__0_i_5_n_4\,
      O(2) => \red4__0_i_5_n_5\,
      O(1) => \red4__0_i_5_n_6\,
      O(0) => \red4__0_i_5_n_7\,
      S(3) => \red4__0_i_27_n_0\,
      S(2) => \red4__0_i_28_n_0\,
      S(1) => \red4__0_i_29_n_0\,
      S(0) => \red4__0_i_30_n_0\
    );
\red4__0_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_68\,
      I1 => \red6__12_n_85\,
      O => \red4__0_i_50_n_0\
    );
\red4__0_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_69\,
      I1 => \red6__12_n_86\,
      O => \red4__0_i_51_n_0\
    );
\red4__0_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_70\,
      I1 => \red6__12_n_87\,
      O => \red4__0_i_52_n_0\
    );
\red4__0_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => red4_i_89_n_0,
      CO(3) => \red4__0_i_53_n_0\,
      CO(2) => \red4__0_i_53_n_1\,
      CO(1) => \red4__0_i_53_n_2\,
      CO(0) => \red4__0_i_53_n_3\,
      CYINIT => '0',
      DI(3) => \red6__10_n_67\,
      DI(2) => \red6__10_n_68\,
      DI(1) => \red6__10_n_69\,
      DI(0) => \red6__10_n_70\,
      O(3) => \red4__0_i_53_n_4\,
      O(2) => \red4__0_i_53_n_5\,
      O(1) => \red4__0_i_53_n_6\,
      O(0) => \red4__0_i_53_n_7\,
      S(3) => \red4__0_i_62_n_0\,
      S(2) => \red4__0_i_63_n_0\,
      S(1) => \red4__0_i_64_n_0\,
      S(0) => \red4__0_i_65_n_0\
    );
\red4__0_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_59\,
      I1 => \red6__8_n_76\,
      O => \red4__0_i_54_n_0\
    );
\red4__0_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_60\,
      I1 => \red6__8_n_77\,
      O => \red4__0_i_55_n_0\
    );
\red4__0_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_61\,
      I1 => \red6__8_n_78\,
      O => \red4__0_i_56_n_0\
    );
\red4__0_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_62\,
      I1 => \red6__8_n_79\,
      O => \red4__0_i_57_n_0\
    );
\red4__0_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_63\,
      I1 => \red6__8_n_80\,
      O => \red4__0_i_58_n_0\
    );
\red4__0_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_64\,
      I1 => \red6__8_n_81\,
      O => \red4__0_i_59_n_0\
    );
\red4__0_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__0_i_7_n_0\,
      CO(3) => \red4__0_i_6_n_0\,
      CO(2) => \red4__0_i_6_n_1\,
      CO(1) => \red4__0_i_6_n_2\,
      CO(0) => \red4__0_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \red6__21_n_98\,
      DI(2) => \red6__21_n_99\,
      DI(1) => \red6__21_n_100\,
      DI(0) => \red6__21_n_101\,
      O(3) => \red4__0_i_6_n_4\,
      O(2) => \red4__0_i_6_n_5\,
      O(1) => \red4__0_i_6_n_6\,
      O(0) => \red4__0_i_6_n_7\,
      S(3) => \red4__0_i_31_n_0\,
      S(2) => \red4__0_i_32_n_0\,
      S(1) => \red4__0_i_33_n_0\,
      S(0) => \red4__0_i_34_n_0\
    );
\red4__0_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_65\,
      I1 => \red6__8_n_82\,
      O => \red4__0_i_60_n_0\
    );
\red4__0_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_66\,
      I1 => \red6__8_n_83\,
      O => \red4__0_i_61_n_0\
    );
\red4__0_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_67\,
      I1 => \red6__8_n_84\,
      O => \red4__0_i_62_n_0\
    );
\red4__0_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_68\,
      I1 => \red6__8_n_85\,
      O => \red4__0_i_63_n_0\
    );
\red4__0_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_69\,
      I1 => \red6__8_n_86\,
      O => \red4__0_i_64_n_0\
    );
\red4__0_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_70\,
      I1 => \red6__8_n_87\,
      O => \red4__0_i_65_n_0\
    );
\red4__0_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red4__0_i_7_n_0\,
      CO(2) => \red4__0_i_7_n_1\,
      CO(1) => \red4__0_i_7_n_2\,
      CO(0) => \red4__0_i_7_n_3\,
      CYINIT => '1',
      DI(3) => \red6__21_n_102\,
      DI(2) => \red6__21_n_103\,
      DI(1) => \red6__21_n_104\,
      DI(0) => \red6__21_n_105\,
      O(3) => \red4__0_i_7_n_4\,
      O(2) => \red4__0_i_7_n_5\,
      O(1) => \red4__0_i_7_n_6\,
      O(0) => \red4__0_i_7_n_7\,
      S(3) => \red4__0_i_35_n_0\,
      S(2) => \red4__0_i_36_n_0\,
      S(1) => \red4__0_i_37_n_0\,
      S(0) => \red4__0_i_38_n_0\
    );
\red4__0_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__0_i_13_n_0\,
      CO(3) => \NLW_red4__0_i_8_CO_UNCONNECTED\(3),
      CO(2) => \red4__0_i_8_n_1\,
      CO(1) => \red4__0_i_8_n_2\,
      CO(0) => \red4__0_i_8_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \red6__14_n_60\,
      DI(1) => \red6__14_n_61\,
      DI(0) => \red6__14_n_62\,
      O(3) => \red4__0_i_8_n_4\,
      O(2) => \red4__0_i_8_n_5\,
      O(1) => \red4__0_i_8_n_6\,
      O(0) => \red4__0_i_8_n_7\,
      S(3) => \red4__0_i_39_n_0\,
      S(2) => \red4__0_i_40_n_0\,
      S(1) => \red4__0_i_41_n_0\,
      S(0) => \red4__0_i_42_n_0\
    );
\red4__0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__0_i_8_n_4\,
      I1 => \red4__0_i_43_n_4\,
      O => \red4__0_i_9_n_0\
    );
\red4__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => red4_i_10_n_6,
      A(15) => red4_i_10_n_7,
      A(14) => \red4__1_i_1_n_4\,
      A(13) => \red4__1_i_1_n_5\,
      A(12) => \red4__1_i_1_n_6\,
      A(11) => \red4__1_i_1_n_7\,
      A(10) => \red4__1_i_2_n_4\,
      A(9) => \red4__1_i_2_n_5\,
      A(8) => \red4__1_i_2_n_6\,
      A(7) => \red4__1_i_2_n_7\,
      A(6) => \red4__1_i_3_n_4\,
      A(5) => \red4__1_i_3_n_5\,
      A(4) => \red4__1_i_3_n_6\,
      A(3) => \red4__1_i_3_n_7\,
      A(2) => \red4__1_i_4_n_4\,
      A(1) => \red4__1_i_4_n_5\,
      A(0) => \red4__1_i_4_n_6\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_red4__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => red4_i_1_n_6,
      B(15) => red4_i_1_n_7,
      B(14) => red4_i_2_n_4,
      B(13) => red4_i_2_n_5,
      B(12) => red4_i_2_n_6,
      B(11) => red4_i_2_n_7,
      B(10) => red4_i_3_n_4,
      B(9) => red4_i_3_n_5,
      B(8) => red4_i_3_n_6,
      B(7) => red4_i_3_n_7,
      B(6) => red4_i_4_n_4,
      B(5) => red4_i_4_n_5,
      B(4) => red4_i_4_n_6,
      B(3) => red4_i_4_n_7,
      B(2) => red4_i_5_n_4,
      B(1) => red4_i_5_n_5,
      B(0) => red4_i_5_n_6,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red4__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red4__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red4__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red4__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_red4__1_OVERFLOW_UNCONNECTED\,
      P(47) => \red4__1_n_58\,
      P(46) => \red4__1_n_59\,
      P(45) => \red4__1_n_60\,
      P(44) => \red4__1_n_61\,
      P(43) => \red4__1_n_62\,
      P(42) => \red4__1_n_63\,
      P(41) => \red4__1_n_64\,
      P(40) => \red4__1_n_65\,
      P(39) => \red4__1_n_66\,
      P(38) => \red4__1_n_67\,
      P(37) => \red4__1_n_68\,
      P(36) => \red4__1_n_69\,
      P(35) => \red4__1_n_70\,
      P(34) => \red4__1_n_71\,
      P(33) => \red4__1_n_72\,
      P(32) => \red4__1_n_73\,
      P(31) => \red4__1_n_74\,
      P(30) => \red4__1_n_75\,
      P(29) => \red4__1_n_76\,
      P(28) => \red4__1_n_77\,
      P(27) => \red4__1_n_78\,
      P(26) => \red4__1_n_79\,
      P(25) => \red4__1_n_80\,
      P(24) => \red4__1_n_81\,
      P(23) => \red4__1_n_82\,
      P(22) => \red4__1_n_83\,
      P(21) => \red4__1_n_84\,
      P(20) => \red4__1_n_85\,
      P(19) => \red4__1_n_86\,
      P(18) => \red4__1_n_87\,
      P(17) => \red4__1_n_88\,
      P(16) => \red4__1_n_89\,
      P(15) => \red4__1_n_90\,
      P(14) => \red4__1_n_91\,
      P(13) => \red4__1_n_92\,
      P(12) => \red4__1_n_93\,
      P(11) => \red4__1_n_94\,
      P(10) => \red4__1_n_95\,
      P(9) => \red4__1_n_96\,
      P(8) => \red4__1_n_97\,
      P(7) => \red4__1_n_98\,
      P(6) => \red4__1_n_99\,
      P(5) => \red4__1_n_100\,
      P(4) => \red4__1_n_101\,
      P(3) => \red4__1_n_102\,
      P(2) => \red4__1_n_103\,
      P(1) => \red4__1_n_104\,
      P(0) => \red4__1_n_105\,
      PATTERNBDETECT => \NLW_red4__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red4__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \red4__1_n_106\,
      PCOUT(46) => \red4__1_n_107\,
      PCOUT(45) => \red4__1_n_108\,
      PCOUT(44) => \red4__1_n_109\,
      PCOUT(43) => \red4__1_n_110\,
      PCOUT(42) => \red4__1_n_111\,
      PCOUT(41) => \red4__1_n_112\,
      PCOUT(40) => \red4__1_n_113\,
      PCOUT(39) => \red4__1_n_114\,
      PCOUT(38) => \red4__1_n_115\,
      PCOUT(37) => \red4__1_n_116\,
      PCOUT(36) => \red4__1_n_117\,
      PCOUT(35) => \red4__1_n_118\,
      PCOUT(34) => \red4__1_n_119\,
      PCOUT(33) => \red4__1_n_120\,
      PCOUT(32) => \red4__1_n_121\,
      PCOUT(31) => \red4__1_n_122\,
      PCOUT(30) => \red4__1_n_123\,
      PCOUT(29) => \red4__1_n_124\,
      PCOUT(28) => \red4__1_n_125\,
      PCOUT(27) => \red4__1_n_126\,
      PCOUT(26) => \red4__1_n_127\,
      PCOUT(25) => \red4__1_n_128\,
      PCOUT(24) => \red4__1_n_129\,
      PCOUT(23) => \red4__1_n_130\,
      PCOUT(22) => \red4__1_n_131\,
      PCOUT(21) => \red4__1_n_132\,
      PCOUT(20) => \red4__1_n_133\,
      PCOUT(19) => \red4__1_n_134\,
      PCOUT(18) => \red4__1_n_135\,
      PCOUT(17) => \red4__1_n_136\,
      PCOUT(16) => \red4__1_n_137\,
      PCOUT(15) => \red4__1_n_138\,
      PCOUT(14) => \red4__1_n_139\,
      PCOUT(13) => \red4__1_n_140\,
      PCOUT(12) => \red4__1_n_141\,
      PCOUT(11) => \red4__1_n_142\,
      PCOUT(10) => \red4__1_n_143\,
      PCOUT(9) => \red4__1_n_144\,
      PCOUT(8) => \red4__1_n_145\,
      PCOUT(7) => \red4__1_n_146\,
      PCOUT(6) => \red4__1_n_147\,
      PCOUT(5) => \red4__1_n_148\,
      PCOUT(4) => \red4__1_n_149\,
      PCOUT(3) => \red4__1_n_150\,
      PCOUT(2) => \red4__1_n_151\,
      PCOUT(1) => \red4__1_n_152\,
      PCOUT(0) => \red4__1_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red4__1_UNDERFLOW_UNCONNECTED\
    );
\red4__10\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \red4__1_i_4_n_7\,
      A(15) => \red4__3_i_5_n_4\,
      A(14) => \red4__3_i_5_n_5\,
      A(13) => \red4__3_i_5_n_6\,
      A(12) => \red4__3_i_5_n_7\,
      A(11) => \red4__3_i_6_n_4\,
      A(10) => \red4__3_i_6_n_5\,
      A(9) => \red4__3_i_6_n_6\,
      A(8) => \red4__3_i_6_n_7\,
      A(7) => \red4__3_i_7_n_4\,
      A(6) => \red4__3_i_7_n_5\,
      A(5) => \red4__3_i_7_n_6\,
      A(4) => \red4__3_i_7_n_7\,
      A(3) => \red4__3_i_8_n_4\,
      A(2) => \red4__3_i_8_n_5\,
      A(1) => \red4__3_i_8_n_6\,
      A(0) => \red4__3_i_8_n_7\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_red4__10_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \^red5\(63),
      B(16) => \^red5\(63),
      B(15) => \^red5\(63),
      B(14) => \^red5\(63),
      B(13) => \^red5\(63),
      B(12 downto 0) => \^red5\(63 downto 51),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red4__10_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red4__10_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red4__10_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red4__10_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_red4__10_OVERFLOW_UNCONNECTED\,
      P(47) => \red4__10_n_58\,
      P(46) => \red4__10_n_59\,
      P(45) => \red4__10_n_60\,
      P(44) => \red4__10_n_61\,
      P(43) => \red4__10_n_62\,
      P(42) => \red4__10_n_63\,
      P(41) => \red4__10_n_64\,
      P(40) => \red4__10_n_65\,
      P(39) => \red4__10_n_66\,
      P(38) => \red4__10_n_67\,
      P(37) => \red4__10_n_68\,
      P(36) => \red4__10_n_69\,
      P(35) => \red4__10_n_70\,
      P(34) => \red4__10_n_71\,
      P(33) => \red4__10_n_72\,
      P(32) => \red4__10_n_73\,
      P(31) => \red4__10_n_74\,
      P(30) => \red4__10_n_75\,
      P(29) => \red4__10_n_76\,
      P(28) => \red4__10_n_77\,
      P(27) => \red4__10_n_78\,
      P(26) => \red4__10_n_79\,
      P(25) => \red4__10_n_80\,
      P(24) => \red4__10_n_81\,
      P(23) => \red4__10_n_82\,
      P(22) => \red4__10_n_83\,
      P(21) => \red4__10_n_84\,
      P(20) => \red4__10_n_85\,
      P(19) => \red4__10_n_86\,
      P(18) => \red4__10_n_87\,
      P(17) => \red4__10_n_88\,
      P(16) => \red4__10_n_89\,
      P(15) => \red4__10_n_90\,
      P(14) => \red4__10_n_91\,
      P(13) => \red4__10_n_92\,
      P(12) => \red4__10_n_93\,
      P(11) => \red4__10_n_94\,
      P(10) => \red4__10_n_95\,
      P(9) => \red4__10_n_96\,
      P(8) => \red4__10_n_97\,
      P(7) => \red4__10_n_98\,
      P(6) => \red4__10_n_99\,
      P(5) => \red4__10_n_100\,
      P(4) => \red4__10_n_101\,
      P(3) => \red4__10_n_102\,
      P(2) => \red4__10_n_103\,
      P(1) => \red4__10_n_104\,
      P(0) => \red4__10_n_105\,
      PATTERNBDETECT => \NLW_red4__10_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red4__10_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \red4__9_n_106\,
      PCIN(46) => \red4__9_n_107\,
      PCIN(45) => \red4__9_n_108\,
      PCIN(44) => \red4__9_n_109\,
      PCIN(43) => \red4__9_n_110\,
      PCIN(42) => \red4__9_n_111\,
      PCIN(41) => \red4__9_n_112\,
      PCIN(40) => \red4__9_n_113\,
      PCIN(39) => \red4__9_n_114\,
      PCIN(38) => \red4__9_n_115\,
      PCIN(37) => \red4__9_n_116\,
      PCIN(36) => \red4__9_n_117\,
      PCIN(35) => \red4__9_n_118\,
      PCIN(34) => \red4__9_n_119\,
      PCIN(33) => \red4__9_n_120\,
      PCIN(32) => \red4__9_n_121\,
      PCIN(31) => \red4__9_n_122\,
      PCIN(30) => \red4__9_n_123\,
      PCIN(29) => \red4__9_n_124\,
      PCIN(28) => \red4__9_n_125\,
      PCIN(27) => \red4__9_n_126\,
      PCIN(26) => \red4__9_n_127\,
      PCIN(25) => \red4__9_n_128\,
      PCIN(24) => \red4__9_n_129\,
      PCIN(23) => \red4__9_n_130\,
      PCIN(22) => \red4__9_n_131\,
      PCIN(21) => \red4__9_n_132\,
      PCIN(20) => \red4__9_n_133\,
      PCIN(19) => \red4__9_n_134\,
      PCIN(18) => \red4__9_n_135\,
      PCIN(17) => \red4__9_n_136\,
      PCIN(16) => \red4__9_n_137\,
      PCIN(15) => \red4__9_n_138\,
      PCIN(14) => \red4__9_n_139\,
      PCIN(13) => \red4__9_n_140\,
      PCIN(12) => \red4__9_n_141\,
      PCIN(11) => \red4__9_n_142\,
      PCIN(10) => \red4__9_n_143\,
      PCIN(9) => \red4__9_n_144\,
      PCIN(8) => \red4__9_n_145\,
      PCIN(7) => \red4__9_n_146\,
      PCIN(6) => \red4__9_n_147\,
      PCIN(5) => \red4__9_n_148\,
      PCIN(4) => \red4__9_n_149\,
      PCIN(3) => \red4__9_n_150\,
      PCIN(2) => \red4__9_n_151\,
      PCIN(1) => \red4__9_n_152\,
      PCIN(0) => \red4__9_n_153\,
      PCOUT(47 downto 0) => \NLW_red4__10_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red4__10_UNDERFLOW_UNCONNECTED\
    );
\red4__10_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__10_i_2_n_0\,
      CO(3) => \NLW_red4__10_i_1_CO_UNCONNECTED\(3),
      CO(2) => \red4__10_i_1_n_1\,
      CO(1) => \red4__10_i_1_n_2\,
      CO(0) => \red4__10_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \red4__10_i_4_n_5\,
      DI(1) => \red4__10_i_4_n_6\,
      DI(0) => \red4__10_i_4_n_7\,
      O(3 downto 0) => \^red5\(63 downto 60),
      S(3) => \red4__10_i_5_n_0\,
      S(2) => \red4__10_i_6_n_0\,
      S(1) => \red4__10_i_7_n_0\,
      S(0) => \red4__10_i_8_n_0\
    );
\red4__10_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__10_i_9_n_4\,
      I1 => \red4__10_i_28_n_4\,
      O => \red4__10_i_10_n_0\
    );
\red4__10_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__10_i_9_n_5\,
      I1 => \red4__10_i_28_n_5\,
      O => \red4__10_i_11_n_0\
    );
\red4__10_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__10_i_9_n_6\,
      I1 => \red4__10_i_28_n_6\,
      O => \red4__10_i_12_n_0\
    );
\red4__10_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__10_i_9_n_7\,
      I1 => \red4__10_i_28_n_7\,
      O => \red4__10_i_13_n_0\
    );
\red4__10_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__9_i_6_n_0\,
      CO(3) => \red4__10_i_14_n_0\,
      CO(2) => \red4__10_i_14_n_1\,
      CO(1) => \red4__10_i_14_n_2\,
      CO(0) => \red4__10_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \red6__6_n_67\,
      DI(2) => \red6__6_n_68\,
      DI(1) => \red6__6_n_69\,
      DI(0) => \red6__6_n_70\,
      O(3) => \red4__10_i_14_n_4\,
      O(2) => \red4__10_i_14_n_5\,
      O(1) => \red4__10_i_14_n_6\,
      O(0) => \red4__10_i_14_n_7\,
      S(3) => \red4__10_i_29_n_0\,
      S(2) => \red4__10_i_30_n_0\,
      S(1) => \red4__10_i_31_n_0\,
      S(0) => \red4__10_i_32_n_0\
    );
\red4__10_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__10_i_14_n_4\,
      I1 => \red4__10_i_33_n_4\,
      O => \red4__10_i_15_n_0\
    );
\red4__10_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__10_i_14_n_5\,
      I1 => \red4__10_i_33_n_5\,
      O => \red4__10_i_16_n_0\
    );
\red4__10_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__10_i_14_n_6\,
      I1 => \red4__10_i_33_n_6\,
      O => \red4__10_i_17_n_0\
    );
\red4__10_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__10_i_14_n_7\,
      I1 => \red4__10_i_33_n_7\,
      O => \red4__10_i_18_n_0\
    );
\red4__10_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_59\,
      I1 => \red6__4_n_76\,
      O => \red4__10_i_19_n_0\
    );
\red4__10_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__10_i_3_n_0\,
      CO(3) => \red4__10_i_2_n_0\,
      CO(2) => \red4__10_i_2_n_1\,
      CO(1) => \red4__10_i_2_n_2\,
      CO(0) => \red4__10_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \red4__10_i_9_n_4\,
      DI(2) => \red4__10_i_9_n_5\,
      DI(1) => \red4__10_i_9_n_6\,
      DI(0) => \red4__10_i_9_n_7\,
      O(3 downto 0) => \^red5\(59 downto 56),
      S(3) => \red4__10_i_10_n_0\,
      S(2) => \red4__10_i_11_n_0\,
      S(1) => \red4__10_i_12_n_0\,
      S(0) => \red4__10_i_13_n_0\
    );
\red4__10_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_60\,
      I1 => \red6__4_n_77\,
      O => \red4__10_i_20_n_0\
    );
\red4__10_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_61\,
      I1 => \red6__4_n_78\,
      O => \red4__10_i_21_n_0\
    );
\red4__10_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_62\,
      I1 => \red6__4_n_79\,
      O => \red4__10_i_22_n_0\
    );
\red4__10_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__10_i_28_n_0\,
      CO(3) => \NLW_red4__10_i_23_CO_UNCONNECTED\(3),
      CO(2) => \red4__10_i_23_n_1\,
      CO(1) => \red4__10_i_23_n_2\,
      CO(0) => \red4__10_i_23_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \red6__2_n_60\,
      DI(1) => \red6__2_n_61\,
      DI(0) => \red6__2_n_62\,
      O(3) => \red4__10_i_23_n_4\,
      O(2) => \red4__10_i_23_n_5\,
      O(1) => \red4__10_i_23_n_6\,
      O(0) => \red4__10_i_23_n_7\,
      S(3) => \red4__10_i_34_n_0\,
      S(2) => \red4__10_i_35_n_0\,
      S(1) => \red4__10_i_36_n_0\,
      S(0) => \red4__10_i_37_n_0\
    );
\red4__10_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_63\,
      I1 => \red6__4_n_80\,
      O => \red4__10_i_24_n_0\
    );
\red4__10_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_64\,
      I1 => \red6__4_n_81\,
      O => \red4__10_i_25_n_0\
    );
\red4__10_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_65\,
      I1 => \red6__4_n_82\,
      O => \red4__10_i_26_n_0\
    );
\red4__10_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_66\,
      I1 => \red6__4_n_83\,
      O => \red4__10_i_27_n_0\
    );
\red4__10_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__10_i_33_n_0\,
      CO(3) => \red4__10_i_28_n_0\,
      CO(2) => \red4__10_i_28_n_1\,
      CO(1) => \red4__10_i_28_n_2\,
      CO(0) => \red4__10_i_28_n_3\,
      CYINIT => '0',
      DI(3) => \red6__2_n_63\,
      DI(2) => \red6__2_n_64\,
      DI(1) => \red6__2_n_65\,
      DI(0) => \red6__2_n_66\,
      O(3) => \red4__10_i_28_n_4\,
      O(2) => \red4__10_i_28_n_5\,
      O(1) => \red4__10_i_28_n_6\,
      O(0) => \red4__10_i_28_n_7\,
      S(3) => \red4__10_i_38_n_0\,
      S(2) => \red4__10_i_39_n_0\,
      S(1) => \red4__10_i_40_n_0\,
      S(0) => \red4__10_i_41_n_0\
    );
\red4__10_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_67\,
      I1 => \red6__4_n_84\,
      O => \red4__10_i_29_n_0\
    );
\red4__10_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__9_i_1_n_0\,
      CO(3) => \red4__10_i_3_n_0\,
      CO(2) => \red4__10_i_3_n_1\,
      CO(1) => \red4__10_i_3_n_2\,
      CO(0) => \red4__10_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \red4__10_i_14_n_4\,
      DI(2) => \red4__10_i_14_n_5\,
      DI(1) => \red4__10_i_14_n_6\,
      DI(0) => \red4__10_i_14_n_7\,
      O(3 downto 0) => \^red5\(55 downto 52),
      S(3) => \red4__10_i_15_n_0\,
      S(2) => \red4__10_i_16_n_0\,
      S(1) => \red4__10_i_17_n_0\,
      S(0) => \red4__10_i_18_n_0\
    );
\red4__10_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_68\,
      I1 => \red6__4_n_85\,
      O => \red4__10_i_30_n_0\
    );
\red4__10_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_69\,
      I1 => \red6__4_n_86\,
      O => \red4__10_i_31_n_0\
    );
\red4__10_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_70\,
      I1 => \red6__4_n_87\,
      O => \red4__10_i_32_n_0\
    );
\red4__10_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__9_i_35_n_0\,
      CO(3) => \red4__10_i_33_n_0\,
      CO(2) => \red4__10_i_33_n_1\,
      CO(1) => \red4__10_i_33_n_2\,
      CO(0) => \red4__10_i_33_n_3\,
      CYINIT => '0',
      DI(3) => \red6__2_n_67\,
      DI(2) => \red6__2_n_68\,
      DI(1) => \red6__2_n_69\,
      DI(0) => \red6__2_n_70\,
      O(3) => \red4__10_i_33_n_4\,
      O(2) => \red4__10_i_33_n_5\,
      O(1) => \red4__10_i_33_n_6\,
      O(0) => \red4__10_i_33_n_7\,
      S(3) => \red4__10_i_42_n_0\,
      S(2) => \red4__10_i_43_n_0\,
      S(1) => \red4__10_i_44_n_0\,
      S(0) => \red4__10_i_45_n_0\
    );
\red4__10_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_59\,
      I1 => \red6__0_n_76\,
      O => \red4__10_i_34_n_0\
    );
\red4__10_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_60\,
      I1 => \red6__0_n_77\,
      O => \red4__10_i_35_n_0\
    );
\red4__10_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_61\,
      I1 => \red6__0_n_78\,
      O => \red4__10_i_36_n_0\
    );
\red4__10_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_62\,
      I1 => \red6__0_n_79\,
      O => \red4__10_i_37_n_0\
    );
\red4__10_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_63\,
      I1 => \red6__0_n_80\,
      O => \red4__10_i_38_n_0\
    );
\red4__10_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_64\,
      I1 => \red6__0_n_81\,
      O => \red4__10_i_39_n_0\
    );
\red4__10_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__10_i_9_n_0\,
      CO(3) => \NLW_red4__10_i_4_CO_UNCONNECTED\(3),
      CO(2) => \red4__10_i_4_n_1\,
      CO(1) => \red4__10_i_4_n_2\,
      CO(0) => \red4__10_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \red6__6_n_60\,
      DI(1) => \red6__6_n_61\,
      DI(0) => \red6__6_n_62\,
      O(3) => \red4__10_i_4_n_4\,
      O(2) => \red4__10_i_4_n_5\,
      O(1) => \red4__10_i_4_n_6\,
      O(0) => \red4__10_i_4_n_7\,
      S(3) => \red4__10_i_19_n_0\,
      S(2) => \red4__10_i_20_n_0\,
      S(1) => \red4__10_i_21_n_0\,
      S(0) => \red4__10_i_22_n_0\
    );
\red4__10_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_65\,
      I1 => \red6__0_n_82\,
      O => \red4__10_i_40_n_0\
    );
\red4__10_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_66\,
      I1 => \red6__0_n_83\,
      O => \red4__10_i_41_n_0\
    );
\red4__10_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_67\,
      I1 => \red6__0_n_84\,
      O => \red4__10_i_42_n_0\
    );
\red4__10_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_68\,
      I1 => \red6__0_n_85\,
      O => \red4__10_i_43_n_0\
    );
\red4__10_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_69\,
      I1 => \red6__0_n_86\,
      O => \red4__10_i_44_n_0\
    );
\red4__10_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_70\,
      I1 => \red6__0_n_87\,
      O => \red4__10_i_45_n_0\
    );
\red4__10_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__10_i_4_n_4\,
      I1 => \red4__10_i_23_n_4\,
      O => \red4__10_i_5_n_0\
    );
\red4__10_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__10_i_4_n_5\,
      I1 => \red4__10_i_23_n_5\,
      O => \red4__10_i_6_n_0\
    );
\red4__10_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__10_i_4_n_6\,
      I1 => \red4__10_i_23_n_6\,
      O => \red4__10_i_7_n_0\
    );
\red4__10_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__10_i_4_n_7\,
      I1 => \red4__10_i_23_n_7\,
      O => \red4__10_i_8_n_0\
    );
\red4__10_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__10_i_14_n_0\,
      CO(3) => \red4__10_i_9_n_0\,
      CO(2) => \red4__10_i_9_n_1\,
      CO(1) => \red4__10_i_9_n_2\,
      CO(0) => \red4__10_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \red6__6_n_63\,
      DI(2) => \red6__6_n_64\,
      DI(1) => \red6__6_n_65\,
      DI(0) => \red6__6_n_66\,
      O(3) => \red4__10_i_9_n_4\,
      O(2) => \red4__10_i_9_n_5\,
      O(1) => \red4__10_i_9_n_6\,
      O(0) => \red4__10_i_9_n_7\,
      S(3) => \red4__10_i_24_n_0\,
      S(2) => \red4__10_i_25_n_0\,
      S(1) => \red4__10_i_26_n_0\,
      S(0) => \red4__10_i_27_n_0\
    );
\red4__11\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \^red5\(33 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_red4__11_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => red4_i_10_n_6,
      B(15) => red4_i_10_n_7,
      B(14) => \red4__1_i_1_n_4\,
      B(13) => \red4__1_i_1_n_5\,
      B(12) => \red4__1_i_1_n_6\,
      B(11) => \red4__1_i_1_n_7\,
      B(10) => \red4__1_i_2_n_4\,
      B(9) => \red4__1_i_2_n_5\,
      B(8) => \red4__1_i_2_n_6\,
      B(7) => \red4__1_i_2_n_7\,
      B(6) => \red4__1_i_3_n_4\,
      B(5) => \red4__1_i_3_n_5\,
      B(4) => \red4__1_i_3_n_6\,
      B(3) => \red4__1_i_3_n_7\,
      B(2) => \red4__1_i_4_n_4\,
      B(1) => \red4__1_i_4_n_5\,
      B(0) => \red4__1_i_4_n_6\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red4__11_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red4__11_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red4__11_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red4__11_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_red4__11_OVERFLOW_UNCONNECTED\,
      P(47) => \red4__11_n_58\,
      P(46) => \red4__11_n_59\,
      P(45) => \red4__11_n_60\,
      P(44) => \red4__11_n_61\,
      P(43) => \red4__11_n_62\,
      P(42) => \red4__11_n_63\,
      P(41) => \red4__11_n_64\,
      P(40) => \red4__11_n_65\,
      P(39) => \red4__11_n_66\,
      P(38) => \red4__11_n_67\,
      P(37) => \red4__11_n_68\,
      P(36) => \red4__11_n_69\,
      P(35) => \red4__11_n_70\,
      P(34) => \red4__11_n_71\,
      P(33) => \red4__11_n_72\,
      P(32) => \red4__11_n_73\,
      P(31) => \red4__11_n_74\,
      P(30) => \red4__11_n_75\,
      P(29) => \red4__11_n_76\,
      P(28) => \red4__11_n_77\,
      P(27) => \red4__11_n_78\,
      P(26) => \red4__11_n_79\,
      P(25) => \red4__11_n_80\,
      P(24) => \red4__11_n_81\,
      P(23) => \red4__11_n_82\,
      P(22) => \red4__11_n_83\,
      P(21) => \red4__11_n_84\,
      P(20) => \red4__11_n_85\,
      P(19) => \red4__11_n_86\,
      P(18) => \red4__11_n_87\,
      P(17) => \red4__11_n_88\,
      P(16) => \red4__11_n_89\,
      P(15) => \red4__11_n_90\,
      P(14) => \red4__11_n_91\,
      P(13) => \red4__11_n_92\,
      P(12) => \red4__11_n_93\,
      P(11) => \red4__11_n_94\,
      P(10) => \red4__11_n_95\,
      P(9) => \red4__11_n_96\,
      P(8) => \red4__11_n_97\,
      P(7) => \red4__11_n_98\,
      P(6) => \red4__11_n_99\,
      P(5) => \red4__11_n_100\,
      P(4) => \red4__11_n_101\,
      P(3) => \red4__11_n_102\,
      P(2) => \red4__11_n_103\,
      P(1) => \red4__11_n_104\,
      P(0) => \red4__11_n_105\,
      PATTERNBDETECT => \NLW_red4__11_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red4__11_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \red4__11_n_106\,
      PCOUT(46) => \red4__11_n_107\,
      PCOUT(45) => \red4__11_n_108\,
      PCOUT(44) => \red4__11_n_109\,
      PCOUT(43) => \red4__11_n_110\,
      PCOUT(42) => \red4__11_n_111\,
      PCOUT(41) => \red4__11_n_112\,
      PCOUT(40) => \red4__11_n_113\,
      PCOUT(39) => \red4__11_n_114\,
      PCOUT(38) => \red4__11_n_115\,
      PCOUT(37) => \red4__11_n_116\,
      PCOUT(36) => \red4__11_n_117\,
      PCOUT(35) => \red4__11_n_118\,
      PCOUT(34) => \red4__11_n_119\,
      PCOUT(33) => \red4__11_n_120\,
      PCOUT(32) => \red4__11_n_121\,
      PCOUT(31) => \red4__11_n_122\,
      PCOUT(30) => \red4__11_n_123\,
      PCOUT(29) => \red4__11_n_124\,
      PCOUT(28) => \red4__11_n_125\,
      PCOUT(27) => \red4__11_n_126\,
      PCOUT(26) => \red4__11_n_127\,
      PCOUT(25) => \red4__11_n_128\,
      PCOUT(24) => \red4__11_n_129\,
      PCOUT(23) => \red4__11_n_130\,
      PCOUT(22) => \red4__11_n_131\,
      PCOUT(21) => \red4__11_n_132\,
      PCOUT(20) => \red4__11_n_133\,
      PCOUT(19) => \red4__11_n_134\,
      PCOUT(18) => \red4__11_n_135\,
      PCOUT(17) => \red4__11_n_136\,
      PCOUT(16) => \red4__11_n_137\,
      PCOUT(15) => \red4__11_n_138\,
      PCOUT(14) => \red4__11_n_139\,
      PCOUT(13) => \red4__11_n_140\,
      PCOUT(12) => \red4__11_n_141\,
      PCOUT(11) => \red4__11_n_142\,
      PCOUT(10) => \red4__11_n_143\,
      PCOUT(9) => \red4__11_n_144\,
      PCOUT(8) => \red4__11_n_145\,
      PCOUT(7) => \red4__11_n_146\,
      PCOUT(6) => \red4__11_n_147\,
      PCOUT(5) => \red4__11_n_148\,
      PCOUT(4) => \red4__11_n_149\,
      PCOUT(3) => \red4__11_n_150\,
      PCOUT(2) => \red4__11_n_151\,
      PCOUT(1) => \red4__11_n_152\,
      PCOUT(0) => \red4__11_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red4__11_UNDERFLOW_UNCONNECTED\
    );
\red4__11_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__11_i_2_n_0\,
      CO(3) => \red4__11_i_1_n_0\,
      CO(2) => \red4__11_i_1_n_1\,
      CO(1) => \red4__11_i_1_n_2\,
      CO(0) => \red4__11_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \red4__11_i_5_n_4\,
      DI(2) => \red4__11_i_5_n_5\,
      DI(1) => \red4__11_i_5_n_6\,
      DI(0) => \red4__11_i_5_n_7\,
      O(3 downto 0) => \^red5\(31 downto 28),
      S(3) => \red4__11_i_6_n_0\,
      S(2) => \red4__11_i_7_n_0\,
      S(1) => \red4__11_i_8_n_0\,
      S(0) => \red4__11_i_9_n_0\
    );
\red4__11_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__11_i_15_n_0\,
      CO(3) => \red4__11_i_10_n_0\,
      CO(2) => \red4__11_i_10_n_1\,
      CO(1) => \red4__11_i_10_n_2\,
      CO(0) => \red4__11_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \red6__6_n_95\,
      DI(2) => \red6__6_n_96\,
      DI(1) => \red6__6_n_97\,
      DI(0) => \red6__6_n_98\,
      O(3) => \red4__11_i_10_n_4\,
      O(2) => \red4__11_i_10_n_5\,
      O(1) => \red4__11_i_10_n_6\,
      O(0) => \red4__11_i_10_n_7\,
      S(3) => \red4__11_i_30_n_0\,
      S(2) => \red4__11_i_31_n_0\,
      S(1) => \red4__11_i_32_n_0\,
      S(0) => \red4__11_i_33_n_0\
    );
\red4__11_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__11_i_10_n_4\,
      I1 => \red4__11_i_34_n_4\,
      O => \red4__11_i_11_n_0\
    );
\red4__11_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__11_i_10_n_5\,
      I1 => \red4__11_i_34_n_5\,
      O => \red4__11_i_12_n_0\
    );
\red4__11_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__11_i_10_n_6\,
      I1 => \red4__11_i_34_n_6\,
      O => \red4__11_i_13_n_0\
    );
\red4__11_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__11_i_10_n_7\,
      I1 => \red4__11_i_34_n_7\,
      O => \red4__11_i_14_n_0\
    );
\red4__11_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__11_i_20_n_0\,
      CO(3) => \red4__11_i_15_n_0\,
      CO(2) => \red4__11_i_15_n_1\,
      CO(1) => \red4__11_i_15_n_2\,
      CO(0) => \red4__11_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \red6__6_n_99\,
      DI(2) => \red6__6_n_100\,
      DI(1) => \red6__6_n_101\,
      DI(0) => \red6__6_n_102\,
      O(3) => \red4__11_i_15_n_4\,
      O(2) => \red4__11_i_15_n_5\,
      O(1) => \red4__11_i_15_n_6\,
      O(0) => \red4__11_i_15_n_7\,
      S(3) => \red4__11_i_35_n_0\,
      S(2) => \red4__11_i_36_n_0\,
      S(1) => \red4__11_i_37_n_0\,
      S(0) => \red4__11_i_38_n_0\
    );
\red4__11_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__11_i_15_n_4\,
      I1 => \red4__11_i_39_n_4\,
      O => \red4__11_i_16_n_0\
    );
\red4__11_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__11_i_15_n_5\,
      I1 => \red4__11_i_39_n_5\,
      O => \red4__11_i_17_n_0\
    );
\red4__11_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__11_i_15_n_6\,
      I1 => \red4__11_i_39_n_6\,
      O => \red4__11_i_18_n_0\
    );
\red4__11_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__11_i_15_n_7\,
      I1 => \red4__11_i_39_n_7\,
      O => \red4__11_i_19_n_0\
    );
\red4__11_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__11_i_3_n_0\,
      CO(3) => \red4__11_i_2_n_0\,
      CO(2) => \red4__11_i_2_n_1\,
      CO(1) => \red4__11_i_2_n_2\,
      CO(0) => \red4__11_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \red4__11_i_10_n_4\,
      DI(2) => \red4__11_i_10_n_5\,
      DI(1) => \red4__11_i_10_n_6\,
      DI(0) => \red4__11_i_10_n_7\,
      O(3 downto 0) => \^red5\(27 downto 24),
      S(3) => \red4__11_i_11_n_0\,
      S(2) => \red4__11_i_12_n_0\,
      S(1) => \red4__11_i_13_n_0\,
      S(0) => \red4__11_i_14_n_0\
    );
\red4__11_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red4__11_i_20_n_0\,
      CO(2) => \red4__11_i_20_n_1\,
      CO(1) => \red4__11_i_20_n_2\,
      CO(0) => \red4__11_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \red6__6_n_103\,
      DI(2) => \red6__6_n_104\,
      DI(1) => \red6__6_n_105\,
      DI(0) => '0',
      O(3) => \red4__11_i_20_n_4\,
      O(2) => \red4__11_i_20_n_5\,
      O(1) => \red4__11_i_20_n_6\,
      O(0) => \red4__11_i_20_n_7\,
      S(3) => \red4__11_i_40_n_0\,
      S(2) => \red4__11_i_41_n_0\,
      S(1) => \red4__11_i_42_n_0\,
      S(0) => \red6__5_n_89\
    );
\red4__11_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__11_i_20_n_4\,
      I1 => \red4__11_i_43_n_4\,
      O => \red4__11_i_21_n_0\
    );
\red4__11_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__11_i_20_n_5\,
      I1 => \red4__11_i_43_n_5\,
      O => \red4__11_i_22_n_0\
    );
\red4__11_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__11_i_20_n_6\,
      I1 => \red4__11_i_43_n_6\,
      O => \red4__11_i_23_n_0\
    );
\red4__11_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__11_i_20_n_7\,
      I1 => \red4__11_i_43_n_7\,
      O => \red4__11_i_24_n_0\
    );
\red4__11_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_91\,
      I1 => \red6__3_n_91\,
      O => \red4__11_i_25_n_0\
    );
\red4__11_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_92\,
      I1 => \red6__3_n_92\,
      O => \red4__11_i_26_n_0\
    );
\red4__11_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_93\,
      I1 => \red6__3_n_93\,
      O => \red4__11_i_27_n_0\
    );
\red4__11_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_94\,
      I1 => \red6__3_n_94\,
      O => \red4__11_i_28_n_0\
    );
\red4__11_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__11_i_34_n_0\,
      CO(3) => \red4__11_i_29_n_0\,
      CO(2) => \red4__11_i_29_n_1\,
      CO(1) => \red4__11_i_29_n_2\,
      CO(0) => \red4__11_i_29_n_3\,
      CYINIT => '0',
      DI(3) => \red6__2_n_91\,
      DI(2) => \red6__2_n_92\,
      DI(1) => \red6__2_n_93\,
      DI(0) => \red6__2_n_94\,
      O(3) => \red4__11_i_29_n_4\,
      O(2) => \red4__11_i_29_n_5\,
      O(1) => \red4__11_i_29_n_6\,
      O(0) => \red4__11_i_29_n_7\,
      S(3) => \red4__11_i_44_n_0\,
      S(2) => \red4__11_i_45_n_0\,
      S(1) => \red4__11_i_46_n_0\,
      S(0) => \red4__11_i_47_n_0\
    );
\red4__11_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__11_i_4_n_0\,
      CO(3) => \red4__11_i_3_n_0\,
      CO(2) => \red4__11_i_3_n_1\,
      CO(1) => \red4__11_i_3_n_2\,
      CO(0) => \red4__11_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \red4__11_i_15_n_4\,
      DI(2) => \red4__11_i_15_n_5\,
      DI(1) => \red4__11_i_15_n_6\,
      DI(0) => \red4__11_i_15_n_7\,
      O(3 downto 0) => \^red5\(23 downto 20),
      S(3) => \red4__11_i_16_n_0\,
      S(2) => \red4__11_i_17_n_0\,
      S(1) => \red4__11_i_18_n_0\,
      S(0) => \red4__11_i_19_n_0\
    );
\red4__11_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_95\,
      I1 => \red6__3_n_95\,
      O => \red4__11_i_30_n_0\
    );
\red4__11_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_96\,
      I1 => \red6__3_n_96\,
      O => \red4__11_i_31_n_0\
    );
\red4__11_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_97\,
      I1 => \red6__3_n_97\,
      O => \red4__11_i_32_n_0\
    );
\red4__11_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_98\,
      I1 => \red6__3_n_98\,
      O => \red4__11_i_33_n_0\
    );
\red4__11_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__11_i_39_n_0\,
      CO(3) => \red4__11_i_34_n_0\,
      CO(2) => \red4__11_i_34_n_1\,
      CO(1) => \red4__11_i_34_n_2\,
      CO(0) => \red4__11_i_34_n_3\,
      CYINIT => '0',
      DI(3) => \red6__2_n_95\,
      DI(2) => \red6__2_n_96\,
      DI(1) => \red6__2_n_97\,
      DI(0) => \red6__2_n_98\,
      O(3) => \red4__11_i_34_n_4\,
      O(2) => \red4__11_i_34_n_5\,
      O(1) => \red4__11_i_34_n_6\,
      O(0) => \red4__11_i_34_n_7\,
      S(3) => \red4__11_i_48_n_0\,
      S(2) => \red4__11_i_49_n_0\,
      S(1) => \red4__11_i_50_n_0\,
      S(0) => \red4__11_i_51_n_0\
    );
\red4__11_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_99\,
      I1 => \red6__3_n_99\,
      O => \red4__11_i_35_n_0\
    );
\red4__11_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_100\,
      I1 => \red6__3_n_100\,
      O => \red4__11_i_36_n_0\
    );
\red4__11_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_101\,
      I1 => \red6__3_n_101\,
      O => \red4__11_i_37_n_0\
    );
\red4__11_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_102\,
      I1 => \red6__3_n_102\,
      O => \red4__11_i_38_n_0\
    );
\red4__11_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__11_i_43_n_0\,
      CO(3) => \red4__11_i_39_n_0\,
      CO(2) => \red4__11_i_39_n_1\,
      CO(1) => \red4__11_i_39_n_2\,
      CO(0) => \red4__11_i_39_n_3\,
      CYINIT => '0',
      DI(3) => \red6__2_n_99\,
      DI(2) => \red6__2_n_100\,
      DI(1) => \red6__2_n_101\,
      DI(0) => \red6__2_n_102\,
      O(3) => \red4__11_i_39_n_4\,
      O(2) => \red4__11_i_39_n_5\,
      O(1) => \red4__11_i_39_n_6\,
      O(0) => \red4__11_i_39_n_7\,
      S(3) => \red4__11_i_52_n_0\,
      S(2) => \red4__11_i_53_n_0\,
      S(1) => \red4__11_i_54_n_0\,
      S(0) => \red4__11_i_55_n_0\
    );
\red4__11_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__13_i_1_n_0\,
      CO(3) => \red4__11_i_4_n_0\,
      CO(2) => \red4__11_i_4_n_1\,
      CO(1) => \red4__11_i_4_n_2\,
      CO(0) => \red4__11_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \red4__11_i_20_n_4\,
      DI(2) => \red4__11_i_20_n_5\,
      DI(1) => \red4__11_i_20_n_6\,
      DI(0) => \red4__11_i_20_n_7\,
      O(3 downto 0) => \^red5\(19 downto 16),
      S(3) => \red4__11_i_21_n_0\,
      S(2) => \red4__11_i_22_n_0\,
      S(1) => \red4__11_i_23_n_0\,
      S(0) => \red4__11_i_24_n_0\
    );
\red4__11_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_103\,
      I1 => \red6__3_n_103\,
      O => \red4__11_i_40_n_0\
    );
\red4__11_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_104\,
      I1 => \red6__3_n_104\,
      O => \red4__11_i_41_n_0\
    );
\red4__11_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_105\,
      I1 => \red6__3_n_105\,
      O => \red4__11_i_42_n_0\
    );
\red4__11_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red4__11_i_43_n_0\,
      CO(2) => \red4__11_i_43_n_1\,
      CO(1) => \red4__11_i_43_n_2\,
      CO(0) => \red4__11_i_43_n_3\,
      CYINIT => '0',
      DI(3) => \red6__2_n_103\,
      DI(2) => \red6__2_n_104\,
      DI(1) => \red6__2_n_105\,
      DI(0) => '0',
      O(3) => \red4__11_i_43_n_4\,
      O(2) => \red4__11_i_43_n_5\,
      O(1) => \red4__11_i_43_n_6\,
      O(0) => \red4__11_i_43_n_7\,
      S(3) => \red4__11_i_56_n_0\,
      S(2) => \red4__11_i_57_n_0\,
      S(1) => \red4__11_i_58_n_0\,
      S(0) => \red6__1_n_89\
    );
\red4__11_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_91\,
      I1 => red6_n_91,
      O => \red4__11_i_44_n_0\
    );
\red4__11_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_92\,
      I1 => red6_n_92,
      O => \red4__11_i_45_n_0\
    );
\red4__11_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_93\,
      I1 => red6_n_93,
      O => \red4__11_i_46_n_0\
    );
\red4__11_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_94\,
      I1 => red6_n_94,
      O => \red4__11_i_47_n_0\
    );
\red4__11_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_95\,
      I1 => red6_n_95,
      O => \red4__11_i_48_n_0\
    );
\red4__11_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_96\,
      I1 => red6_n_96,
      O => \red4__11_i_49_n_0\
    );
\red4__11_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__11_i_10_n_0\,
      CO(3) => \red4__11_i_5_n_0\,
      CO(2) => \red4__11_i_5_n_1\,
      CO(1) => \red4__11_i_5_n_2\,
      CO(0) => \red4__11_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \red6__6_n_91\,
      DI(2) => \red6__6_n_92\,
      DI(1) => \red6__6_n_93\,
      DI(0) => \red6__6_n_94\,
      O(3) => \red4__11_i_5_n_4\,
      O(2) => \red4__11_i_5_n_5\,
      O(1) => \red4__11_i_5_n_6\,
      O(0) => \red4__11_i_5_n_7\,
      S(3) => \red4__11_i_25_n_0\,
      S(2) => \red4__11_i_26_n_0\,
      S(1) => \red4__11_i_27_n_0\,
      S(0) => \red4__11_i_28_n_0\
    );
\red4__11_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_97\,
      I1 => red6_n_97,
      O => \red4__11_i_50_n_0\
    );
\red4__11_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_98\,
      I1 => red6_n_98,
      O => \red4__11_i_51_n_0\
    );
\red4__11_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_99\,
      I1 => red6_n_99,
      O => \red4__11_i_52_n_0\
    );
\red4__11_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_100\,
      I1 => red6_n_100,
      O => \red4__11_i_53_n_0\
    );
\red4__11_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_101\,
      I1 => red6_n_101,
      O => \red4__11_i_54_n_0\
    );
\red4__11_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_102\,
      I1 => red6_n_102,
      O => \red4__11_i_55_n_0\
    );
\red4__11_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_103\,
      I1 => red6_n_103,
      O => \red4__11_i_56_n_0\
    );
\red4__11_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_104\,
      I1 => red6_n_104,
      O => \red4__11_i_57_n_0\
    );
\red4__11_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_105\,
      I1 => red6_n_105,
      O => \red4__11_i_58_n_0\
    );
\red4__11_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__11_i_5_n_4\,
      I1 => \red4__11_i_29_n_4\,
      O => \red4__11_i_6_n_0\
    );
\red4__11_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__11_i_5_n_5\,
      I1 => \red4__11_i_29_n_5\,
      O => \red4__11_i_7_n_0\
    );
\red4__11_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__11_i_5_n_6\,
      I1 => \red4__11_i_29_n_6\,
      O => \red4__11_i_8_n_0\
    );
\red4__11_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__11_i_5_n_7\,
      I1 => \red4__11_i_29_n_7\,
      O => \red4__11_i_9_n_0\
    );
\red4__12\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \^red5\(50 downto 34),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_red4__12_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => \red4__1_i_4_n_7\,
      B(15) => \red4__3_i_5_n_4\,
      B(14) => \red4__3_i_5_n_5\,
      B(13) => \red4__3_i_5_n_6\,
      B(12) => \red4__3_i_5_n_7\,
      B(11) => \red4__3_i_6_n_4\,
      B(10) => \red4__3_i_6_n_5\,
      B(9) => \red4__3_i_6_n_6\,
      B(8) => \red4__3_i_6_n_7\,
      B(7) => \red4__3_i_7_n_4\,
      B(6) => \red4__3_i_7_n_5\,
      B(5) => \red4__3_i_7_n_6\,
      B(4) => \red4__3_i_7_n_7\,
      B(3) => \red4__3_i_8_n_4\,
      B(2) => \red4__3_i_8_n_5\,
      B(1) => \red4__3_i_8_n_6\,
      B(0) => \red4__3_i_8_n_7\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red4__12_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red4__12_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red4__12_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red4__12_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_red4__12_OVERFLOW_UNCONNECTED\,
      P(47) => \red4__12_n_58\,
      P(46) => \red4__12_n_59\,
      P(45) => \red4__12_n_60\,
      P(44) => \red4__12_n_61\,
      P(43) => \red4__12_n_62\,
      P(42) => \red4__12_n_63\,
      P(41) => \red4__12_n_64\,
      P(40) => \red4__12_n_65\,
      P(39) => \red4__12_n_66\,
      P(38) => \red4__12_n_67\,
      P(37) => \red4__12_n_68\,
      P(36) => \red4__12_n_69\,
      P(35) => \red4__12_n_70\,
      P(34) => \red4__12_n_71\,
      P(33) => \red4__12_n_72\,
      P(32) => \red4__12_n_73\,
      P(31) => \red4__12_n_74\,
      P(30) => \red4__12_n_75\,
      P(29) => \red4__12_n_76\,
      P(28) => \red4__12_n_77\,
      P(27) => \red4__12_n_78\,
      P(26) => \red4__12_n_79\,
      P(25) => \red4__12_n_80\,
      P(24) => \red4__12_n_81\,
      P(23) => \red4__12_n_82\,
      P(22) => \red4__12_n_83\,
      P(21) => \red4__12_n_84\,
      P(20) => \red4__12_n_85\,
      P(19) => \red4__12_n_86\,
      P(18) => \red4__12_n_87\,
      P(17) => \red4__12_n_88\,
      P(16) => \red4__12_n_89\,
      P(15) => \red4__12_n_90\,
      P(14) => \red4__12_n_91\,
      P(13) => \red4__12_n_92\,
      P(12) => \red4__12_n_93\,
      P(11) => \red4__12_n_94\,
      P(10) => \red4__12_n_95\,
      P(9) => \red4__12_n_96\,
      P(8) => \red4__12_n_97\,
      P(7) => \red4__12_n_98\,
      P(6) => \red4__12_n_99\,
      P(5) => \red4__12_n_100\,
      P(4) => \red4__12_n_101\,
      P(3) => \red4__12_n_102\,
      P(2) => \red4__12_n_103\,
      P(1) => \red4__12_n_104\,
      P(0) => \red4__12_n_105\,
      PATTERNBDETECT => \NLW_red4__12_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red4__12_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \red4__11_n_106\,
      PCIN(46) => \red4__11_n_107\,
      PCIN(45) => \red4__11_n_108\,
      PCIN(44) => \red4__11_n_109\,
      PCIN(43) => \red4__11_n_110\,
      PCIN(42) => \red4__11_n_111\,
      PCIN(41) => \red4__11_n_112\,
      PCIN(40) => \red4__11_n_113\,
      PCIN(39) => \red4__11_n_114\,
      PCIN(38) => \red4__11_n_115\,
      PCIN(37) => \red4__11_n_116\,
      PCIN(36) => \red4__11_n_117\,
      PCIN(35) => \red4__11_n_118\,
      PCIN(34) => \red4__11_n_119\,
      PCIN(33) => \red4__11_n_120\,
      PCIN(32) => \red4__11_n_121\,
      PCIN(31) => \red4__11_n_122\,
      PCIN(30) => \red4__11_n_123\,
      PCIN(29) => \red4__11_n_124\,
      PCIN(28) => \red4__11_n_125\,
      PCIN(27) => \red4__11_n_126\,
      PCIN(26) => \red4__11_n_127\,
      PCIN(25) => \red4__11_n_128\,
      PCIN(24) => \red4__11_n_129\,
      PCIN(23) => \red4__11_n_130\,
      PCIN(22) => \red4__11_n_131\,
      PCIN(21) => \red4__11_n_132\,
      PCIN(20) => \red4__11_n_133\,
      PCIN(19) => \red4__11_n_134\,
      PCIN(18) => \red4__11_n_135\,
      PCIN(17) => \red4__11_n_136\,
      PCIN(16) => \red4__11_n_137\,
      PCIN(15) => \red4__11_n_138\,
      PCIN(14) => \red4__11_n_139\,
      PCIN(13) => \red4__11_n_140\,
      PCIN(12) => \red4__11_n_141\,
      PCIN(11) => \red4__11_n_142\,
      PCIN(10) => \red4__11_n_143\,
      PCIN(9) => \red4__11_n_144\,
      PCIN(8) => \red4__11_n_145\,
      PCIN(7) => \red4__11_n_146\,
      PCIN(6) => \red4__11_n_147\,
      PCIN(5) => \red4__11_n_148\,
      PCIN(4) => \red4__11_n_149\,
      PCIN(3) => \red4__11_n_150\,
      PCIN(2) => \red4__11_n_151\,
      PCIN(1) => \red4__11_n_152\,
      PCIN(0) => \red4__11_n_153\,
      PCOUT(47) => \red4__12_n_106\,
      PCOUT(46) => \red4__12_n_107\,
      PCOUT(45) => \red4__12_n_108\,
      PCOUT(44) => \red4__12_n_109\,
      PCOUT(43) => \red4__12_n_110\,
      PCOUT(42) => \red4__12_n_111\,
      PCOUT(41) => \red4__12_n_112\,
      PCOUT(40) => \red4__12_n_113\,
      PCOUT(39) => \red4__12_n_114\,
      PCOUT(38) => \red4__12_n_115\,
      PCOUT(37) => \red4__12_n_116\,
      PCOUT(36) => \red4__12_n_117\,
      PCOUT(35) => \red4__12_n_118\,
      PCOUT(34) => \red4__12_n_119\,
      PCOUT(33) => \red4__12_n_120\,
      PCOUT(32) => \red4__12_n_121\,
      PCOUT(31) => \red4__12_n_122\,
      PCOUT(30) => \red4__12_n_123\,
      PCOUT(29) => \red4__12_n_124\,
      PCOUT(28) => \red4__12_n_125\,
      PCOUT(27) => \red4__12_n_126\,
      PCOUT(26) => \red4__12_n_127\,
      PCOUT(25) => \red4__12_n_128\,
      PCOUT(24) => \red4__12_n_129\,
      PCOUT(23) => \red4__12_n_130\,
      PCOUT(22) => \red4__12_n_131\,
      PCOUT(21) => \red4__12_n_132\,
      PCOUT(20) => \red4__12_n_133\,
      PCOUT(19) => \red4__12_n_134\,
      PCOUT(18) => \red4__12_n_135\,
      PCOUT(17) => \red4__12_n_136\,
      PCOUT(16) => \red4__12_n_137\,
      PCOUT(15) => \red4__12_n_138\,
      PCOUT(14) => \red4__12_n_139\,
      PCOUT(13) => \red4__12_n_140\,
      PCOUT(12) => \red4__12_n_141\,
      PCOUT(11) => \red4__12_n_142\,
      PCOUT(10) => \red4__12_n_143\,
      PCOUT(9) => \red4__12_n_144\,
      PCOUT(8) => \red4__12_n_145\,
      PCOUT(7) => \red4__12_n_146\,
      PCOUT(6) => \red4__12_n_147\,
      PCOUT(5) => \red4__12_n_148\,
      PCOUT(4) => \red4__12_n_149\,
      PCOUT(3) => \red4__12_n_150\,
      PCOUT(2) => \red4__12_n_151\,
      PCOUT(1) => \red4__12_n_152\,
      PCOUT(0) => \red4__12_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red4__12_UNDERFLOW_UNCONNECTED\
    );
\red4__13\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \^red5\(12),
      A(28) => \^red5\(12),
      A(27) => \^red5\(12),
      A(26) => \^red5\(12),
      A(25) => \^red5\(12),
      A(24) => \^red5\(12),
      A(23) => \^red5\(12),
      A(22) => \^red5\(12),
      A(21) => \^red5\(12),
      A(20) => \^red5\(12),
      A(19) => \^red5\(12),
      A(18) => \^red5\(12),
      A(17) => \^red5\(12),
      A(16) => \^red5\(12),
      A(15) => \^red5\(12),
      A(14) => \^red5\(12),
      A(13) => \^red5\(12),
      A(12 downto 0) => \^red5\(12 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_red4__13_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B_0(12),
      B(16) => B_0(12),
      B(15) => B_0(12),
      B(14) => B_0(12),
      B(13) => B_0(12),
      B(12 downto 0) => B_0(12 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red4__13_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red4__13_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red4__13_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red4__13_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_red4__13_OVERFLOW_UNCONNECTED\,
      P(47 downto 13) => \NLW_red4__13_P_UNCONNECTED\(47 downto 13),
      P(12) => \red4__13_n_93\,
      P(11) => \red4__13_n_94\,
      P(10) => \red4__13_n_95\,
      P(9) => \red4__13_n_96\,
      P(8) => \red4__13_n_97\,
      P(7) => \red4__13_n_98\,
      P(6) => \red4__13_n_99\,
      P(5) => \red4__13_n_100\,
      P(4) => \red4__13_n_101\,
      P(3) => \red4__13_n_102\,
      P(2) => \red4__13_n_103\,
      P(1) => \red4__13_n_104\,
      P(0) => \red4__13_n_105\,
      PATTERNBDETECT => \NLW_red4__13_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red4__13_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \red4__12_n_106\,
      PCIN(46) => \red4__12_n_107\,
      PCIN(45) => \red4__12_n_108\,
      PCIN(44) => \red4__12_n_109\,
      PCIN(43) => \red4__12_n_110\,
      PCIN(42) => \red4__12_n_111\,
      PCIN(41) => \red4__12_n_112\,
      PCIN(40) => \red4__12_n_113\,
      PCIN(39) => \red4__12_n_114\,
      PCIN(38) => \red4__12_n_115\,
      PCIN(37) => \red4__12_n_116\,
      PCIN(36) => \red4__12_n_117\,
      PCIN(35) => \red4__12_n_118\,
      PCIN(34) => \red4__12_n_119\,
      PCIN(33) => \red4__12_n_120\,
      PCIN(32) => \red4__12_n_121\,
      PCIN(31) => \red4__12_n_122\,
      PCIN(30) => \red4__12_n_123\,
      PCIN(29) => \red4__12_n_124\,
      PCIN(28) => \red4__12_n_125\,
      PCIN(27) => \red4__12_n_126\,
      PCIN(26) => \red4__12_n_127\,
      PCIN(25) => \red4__12_n_128\,
      PCIN(24) => \red4__12_n_129\,
      PCIN(23) => \red4__12_n_130\,
      PCIN(22) => \red4__12_n_131\,
      PCIN(21) => \red4__12_n_132\,
      PCIN(20) => \red4__12_n_133\,
      PCIN(19) => \red4__12_n_134\,
      PCIN(18) => \red4__12_n_135\,
      PCIN(17) => \red4__12_n_136\,
      PCIN(16) => \red4__12_n_137\,
      PCIN(15) => \red4__12_n_138\,
      PCIN(14) => \red4__12_n_139\,
      PCIN(13) => \red4__12_n_140\,
      PCIN(12) => \red4__12_n_141\,
      PCIN(11) => \red4__12_n_142\,
      PCIN(10) => \red4__12_n_143\,
      PCIN(9) => \red4__12_n_144\,
      PCIN(8) => \red4__12_n_145\,
      PCIN(7) => \red4__12_n_146\,
      PCIN(6) => \red4__12_n_147\,
      PCIN(5) => \red4__12_n_148\,
      PCIN(4) => \red4__12_n_149\,
      PCIN(3) => \red4__12_n_150\,
      PCIN(2) => \red4__12_n_151\,
      PCIN(1) => \red4__12_n_152\,
      PCIN(0) => \red4__12_n_153\,
      PCOUT(47) => \red4__13_n_106\,
      PCOUT(46) => \red4__13_n_107\,
      PCOUT(45) => \red4__13_n_108\,
      PCOUT(44) => \red4__13_n_109\,
      PCOUT(43) => \red4__13_n_110\,
      PCOUT(42) => \red4__13_n_111\,
      PCOUT(41) => \red4__13_n_112\,
      PCOUT(40) => \red4__13_n_113\,
      PCOUT(39) => \red4__13_n_114\,
      PCOUT(38) => \red4__13_n_115\,
      PCOUT(37) => \red4__13_n_116\,
      PCOUT(36) => \red4__13_n_117\,
      PCOUT(35) => \red4__13_n_118\,
      PCOUT(34) => \red4__13_n_119\,
      PCOUT(33) => \red4__13_n_120\,
      PCOUT(32) => \red4__13_n_121\,
      PCOUT(31) => \red4__13_n_122\,
      PCOUT(30) => \red4__13_n_123\,
      PCOUT(29) => \red4__13_n_124\,
      PCOUT(28) => \red4__13_n_125\,
      PCOUT(27) => \red4__13_n_126\,
      PCOUT(26) => \red4__13_n_127\,
      PCOUT(25) => \red4__13_n_128\,
      PCOUT(24) => \red4__13_n_129\,
      PCOUT(23) => \red4__13_n_130\,
      PCOUT(22) => \red4__13_n_131\,
      PCOUT(21) => \red4__13_n_132\,
      PCOUT(20) => \red4__13_n_133\,
      PCOUT(19) => \red4__13_n_134\,
      PCOUT(18) => \red4__13_n_135\,
      PCOUT(17) => \red4__13_n_136\,
      PCOUT(16) => \red4__13_n_137\,
      PCOUT(15) => \red4__13_n_138\,
      PCOUT(14) => \red4__13_n_139\,
      PCOUT(13) => \red4__13_n_140\,
      PCOUT(12) => \red4__13_n_141\,
      PCOUT(11) => \red4__13_n_142\,
      PCOUT(10) => \red4__13_n_143\,
      PCOUT(9) => \red4__13_n_144\,
      PCOUT(8) => \red4__13_n_145\,
      PCOUT(7) => \red4__13_n_146\,
      PCOUT(6) => \red4__13_n_147\,
      PCOUT(5) => \red4__13_n_148\,
      PCOUT(4) => \red4__13_n_149\,
      PCOUT(3) => \red4__13_n_150\,
      PCOUT(2) => \red4__13_n_151\,
      PCOUT(1) => \red4__13_n_152\,
      PCOUT(0) => \red4__13_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red4__13_UNDERFLOW_UNCONNECTED\
    );
\red4__13_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__13_i_2_n_0\,
      CO(3) => \red4__13_i_1_n_0\,
      CO(2) => \red4__13_i_1_n_1\,
      CO(1) => \red4__13_i_1_n_2\,
      CO(0) => \red4__13_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \red6__5_n_90\,
      DI(2) => \red6__5_n_91\,
      DI(1) => \red6__5_n_92\,
      DI(0) => \red6__5_n_93\,
      O(3 downto 0) => \^red5\(15 downto 12),
      S(3) => \red4__13_i_5_n_0\,
      S(2) => \red4__13_i_6_n_0\,
      S(1) => \red4__13_i_7_n_0\,
      S(0) => \red4__13_i_8_n_0\
    );
\red4__13_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__5_n_95\,
      I1 => \red6__1_n_95\,
      O => \red4__13_i_10_n_0\
    );
\red4__13_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__5_n_96\,
      I1 => \red6__1_n_96\,
      O => \red4__13_i_11_n_0\
    );
\red4__13_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__5_n_97\,
      I1 => \red6__1_n_97\,
      O => \red4__13_i_12_n_0\
    );
\red4__13_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__5_n_98\,
      I1 => \red6__1_n_98\,
      O => \red4__13_i_13_n_0\
    );
\red4__13_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__5_n_99\,
      I1 => \red6__1_n_99\,
      O => \red4__13_i_14_n_0\
    );
\red4__13_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__5_n_100\,
      I1 => \red6__1_n_100\,
      O => \red4__13_i_15_n_0\
    );
\red4__13_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__5_n_101\,
      I1 => \red6__1_n_101\,
      O => \red4__13_i_16_n_0\
    );
\red4__13_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__5_n_102\,
      I1 => \red6__1_n_102\,
      O => \red4__13_i_17_n_0\
    );
\red4__13_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__5_n_103\,
      I1 => \red6__1_n_103\,
      O => \red4__13_i_18_n_0\
    );
\red4__13_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__5_n_104\,
      I1 => \red6__1_n_104\,
      O => \red4__13_i_19_n_0\
    );
\red4__13_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__13_i_3_n_0\,
      CO(3) => \red4__13_i_2_n_0\,
      CO(2) => \red4__13_i_2_n_1\,
      CO(1) => \red4__13_i_2_n_2\,
      CO(0) => \red4__13_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \red6__5_n_94\,
      DI(2) => \red6__5_n_95\,
      DI(1) => \red6__5_n_96\,
      DI(0) => \red6__5_n_97\,
      O(3 downto 0) => \^red5\(11 downto 8),
      S(3) => \red4__13_i_9_n_0\,
      S(2) => \red4__13_i_10_n_0\,
      S(1) => \red4__13_i_11_n_0\,
      S(0) => \red4__13_i_12_n_0\
    );
\red4__13_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__5_n_105\,
      I1 => \red6__1_n_105\,
      O => \red4__13_i_20_n_0\
    );
\red4__13_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__13_i_4_n_0\,
      CO(3) => \red4__13_i_3_n_0\,
      CO(2) => \red4__13_i_3_n_1\,
      CO(1) => \red4__13_i_3_n_2\,
      CO(0) => \red4__13_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \red6__5_n_98\,
      DI(2) => \red6__5_n_99\,
      DI(1) => \red6__5_n_100\,
      DI(0) => \red6__5_n_101\,
      O(3 downto 0) => \^red5\(7 downto 4),
      S(3) => \red4__13_i_13_n_0\,
      S(2) => \red4__13_i_14_n_0\,
      S(1) => \red4__13_i_15_n_0\,
      S(0) => \red4__13_i_16_n_0\
    );
\red4__13_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red4__13_i_4_n_0\,
      CO(2) => \red4__13_i_4_n_1\,
      CO(1) => \red4__13_i_4_n_2\,
      CO(0) => \red4__13_i_4_n_3\,
      CYINIT => '1',
      DI(3) => \red6__5_n_102\,
      DI(2) => \red6__5_n_103\,
      DI(1) => \red6__5_n_104\,
      DI(0) => \red6__5_n_105\,
      O(3 downto 0) => \^red5\(3 downto 0),
      S(3) => \red4__13_i_17_n_0\,
      S(2) => \red4__13_i_18_n_0\,
      S(1) => \red4__13_i_19_n_0\,
      S(0) => \red4__13_i_20_n_0\
    );
\red4__13_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__5_n_90\,
      I1 => \red6__1_n_90\,
      O => \red4__13_i_5_n_0\
    );
\red4__13_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__5_n_91\,
      I1 => \red6__1_n_91\,
      O => \red4__13_i_6_n_0\
    );
\red4__13_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__5_n_92\,
      I1 => \red6__1_n_92\,
      O => \red4__13_i_7_n_0\
    );
\red4__13_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__5_n_93\,
      I1 => \red6__1_n_93\,
      O => \red4__13_i_8_n_0\
    );
\red4__13_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__5_n_94\,
      I1 => \red6__1_n_94\,
      O => \red4__13_i_9_n_0\
    );
\red4__14\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 13) => B"00000000000000000",
      A(12 downto 0) => \^red5\(29 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_red4__14_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 13) => B"00000",
      B(12) => red4_i_7_n_5,
      B(11) => red4_i_7_n_6,
      B(10) => red4_i_7_n_7,
      B(9) => red4_i_8_n_4,
      B(8) => red4_i_8_n_5,
      B(7) => red4_i_8_n_6,
      B(6) => red4_i_8_n_7,
      B(5) => red4_i_9_n_4,
      B(4) => red4_i_9_n_5,
      B(3) => red4_i_9_n_6,
      B(2) => red4_i_9_n_7,
      B(1) => red4_i_10_n_4,
      B(0) => red4_i_10_n_5,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red4__14_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red4__14_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red4__14_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red4__14_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_red4__14_OVERFLOW_UNCONNECTED\,
      P(47 downto 13) => \NLW_red4__14_P_UNCONNECTED\(47 downto 13),
      P(12) => \red4__14_n_93\,
      P(11) => \red4__14_n_94\,
      P(10) => \red4__14_n_95\,
      P(9) => \red4__14_n_96\,
      P(8) => \red4__14_n_97\,
      P(7) => \red4__14_n_98\,
      P(6) => \red4__14_n_99\,
      P(5) => \red4__14_n_100\,
      P(4) => \red4__14_n_101\,
      P(3) => \red4__14_n_102\,
      P(2) => \red4__14_n_103\,
      P(1) => \red4__14_n_104\,
      P(0) => \red4__14_n_105\,
      PATTERNBDETECT => \NLW_red4__14_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red4__14_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \red4__13_n_106\,
      PCIN(46) => \red4__13_n_107\,
      PCIN(45) => \red4__13_n_108\,
      PCIN(44) => \red4__13_n_109\,
      PCIN(43) => \red4__13_n_110\,
      PCIN(42) => \red4__13_n_111\,
      PCIN(41) => \red4__13_n_112\,
      PCIN(40) => \red4__13_n_113\,
      PCIN(39) => \red4__13_n_114\,
      PCIN(38) => \red4__13_n_115\,
      PCIN(37) => \red4__13_n_116\,
      PCIN(36) => \red4__13_n_117\,
      PCIN(35) => \red4__13_n_118\,
      PCIN(34) => \red4__13_n_119\,
      PCIN(33) => \red4__13_n_120\,
      PCIN(32) => \red4__13_n_121\,
      PCIN(31) => \red4__13_n_122\,
      PCIN(30) => \red4__13_n_123\,
      PCIN(29) => \red4__13_n_124\,
      PCIN(28) => \red4__13_n_125\,
      PCIN(27) => \red4__13_n_126\,
      PCIN(26) => \red4__13_n_127\,
      PCIN(25) => \red4__13_n_128\,
      PCIN(24) => \red4__13_n_129\,
      PCIN(23) => \red4__13_n_130\,
      PCIN(22) => \red4__13_n_131\,
      PCIN(21) => \red4__13_n_132\,
      PCIN(20) => \red4__13_n_133\,
      PCIN(19) => \red4__13_n_134\,
      PCIN(18) => \red4__13_n_135\,
      PCIN(17) => \red4__13_n_136\,
      PCIN(16) => \red4__13_n_137\,
      PCIN(15) => \red4__13_n_138\,
      PCIN(14) => \red4__13_n_139\,
      PCIN(13) => \red4__13_n_140\,
      PCIN(12) => \red4__13_n_141\,
      PCIN(11) => \red4__13_n_142\,
      PCIN(10) => \red4__13_n_143\,
      PCIN(9) => \red4__13_n_144\,
      PCIN(8) => \red4__13_n_145\,
      PCIN(7) => \red4__13_n_146\,
      PCIN(6) => \red4__13_n_147\,
      PCIN(5) => \red4__13_n_148\,
      PCIN(4) => \red4__13_n_149\,
      PCIN(3) => \red4__13_n_150\,
      PCIN(2) => \red4__13_n_151\,
      PCIN(1) => \red4__13_n_152\,
      PCIN(0) => \red4__13_n_153\,
      PCOUT(47 downto 0) => \NLW_red4__14_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red4__14_UNDERFLOW_UNCONNECTED\
    );
\red4__15\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \^red5\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_red4__15_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => \red4__1_i_4_n_7\,
      B(15) => \red4__3_i_5_n_4\,
      B(14) => \red4__3_i_5_n_5\,
      B(13) => \red4__3_i_5_n_6\,
      B(12) => \red4__3_i_5_n_7\,
      B(11) => \red4__3_i_6_n_4\,
      B(10) => \red4__3_i_6_n_5\,
      B(9) => \red4__3_i_6_n_6\,
      B(8) => \red4__3_i_6_n_7\,
      B(7) => \red4__3_i_7_n_4\,
      B(6) => \red4__3_i_7_n_5\,
      B(5) => \red4__3_i_7_n_6\,
      B(4) => \red4__3_i_7_n_7\,
      B(3) => \red4__3_i_8_n_4\,
      B(2) => \red4__3_i_8_n_5\,
      B(1) => \red4__3_i_8_n_6\,
      B(0) => \red4__3_i_8_n_7\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red4__15_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red4__15_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red4__15_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red4__15_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_red4__15_OVERFLOW_UNCONNECTED\,
      P(47) => \red4__15_n_58\,
      P(46) => \red4__15_n_59\,
      P(45) => \red4__15_n_60\,
      P(44) => \red4__15_n_61\,
      P(43) => \red4__15_n_62\,
      P(42) => \red4__15_n_63\,
      P(41) => \red4__15_n_64\,
      P(40) => \red4__15_n_65\,
      P(39) => \red4__15_n_66\,
      P(38) => \red4__15_n_67\,
      P(37) => \red4__15_n_68\,
      P(36) => \red4__15_n_69\,
      P(35) => \red4__15_n_70\,
      P(34) => \red4__15_n_71\,
      P(33) => \red4__15_n_72\,
      P(32) => \red4__15_n_73\,
      P(31) => \red4__15_n_74\,
      P(30) => \red4__15_n_75\,
      P(29) => \red4__15_n_76\,
      P(28) => \red4__15_n_77\,
      P(27) => \red4__15_n_78\,
      P(26) => \red4__15_n_79\,
      P(25) => \red4__15_n_80\,
      P(24) => \red4__15_n_81\,
      P(23) => \red4__15_n_82\,
      P(22) => \red4__15_n_83\,
      P(21) => \red4__15_n_84\,
      P(20) => \red4__15_n_85\,
      P(19) => \red4__15_n_86\,
      P(18) => \red4__15_n_87\,
      P(17) => \red4__15_n_88\,
      P(16) => \red4__15_n_89\,
      P(15) => \red4__15_n_90\,
      P(14) => \red4__15_n_91\,
      P(13) => \red4__15_n_92\,
      P(12) => \red4__15_n_93\,
      P(11) => \red4__15_n_94\,
      P(10) => \red4__15_n_95\,
      P(9) => \red4__15_n_96\,
      P(8) => \red4__15_n_97\,
      P(7) => \red4__15_n_98\,
      P(6) => \red4__15_n_99\,
      P(5) => \red4__15_n_100\,
      P(4) => \red4__15_n_101\,
      P(3) => \red4__15_n_102\,
      P(2) => \red4__15_n_103\,
      P(1) => \red4__15_n_104\,
      P(0) => \red4__15_n_105\,
      PATTERNBDETECT => \NLW_red4__15_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red4__15_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \red4__15_n_106\,
      PCOUT(46) => \red4__15_n_107\,
      PCOUT(45) => \red4__15_n_108\,
      PCOUT(44) => \red4__15_n_109\,
      PCOUT(43) => \red4__15_n_110\,
      PCOUT(42) => \red4__15_n_111\,
      PCOUT(41) => \red4__15_n_112\,
      PCOUT(40) => \red4__15_n_113\,
      PCOUT(39) => \red4__15_n_114\,
      PCOUT(38) => \red4__15_n_115\,
      PCOUT(37) => \red4__15_n_116\,
      PCOUT(36) => \red4__15_n_117\,
      PCOUT(35) => \red4__15_n_118\,
      PCOUT(34) => \red4__15_n_119\,
      PCOUT(33) => \red4__15_n_120\,
      PCOUT(32) => \red4__15_n_121\,
      PCOUT(31) => \red4__15_n_122\,
      PCOUT(30) => \red4__15_n_123\,
      PCOUT(29) => \red4__15_n_124\,
      PCOUT(28) => \red4__15_n_125\,
      PCOUT(27) => \red4__15_n_126\,
      PCOUT(26) => \red4__15_n_127\,
      PCOUT(25) => \red4__15_n_128\,
      PCOUT(24) => \red4__15_n_129\,
      PCOUT(23) => \red4__15_n_130\,
      PCOUT(22) => \red4__15_n_131\,
      PCOUT(21) => \red4__15_n_132\,
      PCOUT(20) => \red4__15_n_133\,
      PCOUT(19) => \red4__15_n_134\,
      PCOUT(18) => \red4__15_n_135\,
      PCOUT(17) => \red4__15_n_136\,
      PCOUT(16) => \red4__15_n_137\,
      PCOUT(15) => \red4__15_n_138\,
      PCOUT(14) => \red4__15_n_139\,
      PCOUT(13) => \red4__15_n_140\,
      PCOUT(12) => \red4__15_n_141\,
      PCOUT(11) => \red4__15_n_142\,
      PCOUT(10) => \red4__15_n_143\,
      PCOUT(9) => \red4__15_n_144\,
      PCOUT(8) => \red4__15_n_145\,
      PCOUT(7) => \red4__15_n_146\,
      PCOUT(6) => \red4__15_n_147\,
      PCOUT(5) => \red4__15_n_148\,
      PCOUT(4) => \red4__15_n_149\,
      PCOUT(3) => \red4__15_n_150\,
      PCOUT(2) => \red4__15_n_151\,
      PCOUT(1) => \red4__15_n_152\,
      PCOUT(0) => \red4__15_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red4__15_UNDERFLOW_UNCONNECTED\
    );
\red4__16\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \^red5\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_red4__16_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => red4_i_10_n_6,
      B(15) => red4_i_10_n_7,
      B(14) => \red4__1_i_1_n_4\,
      B(13) => \red4__1_i_1_n_5\,
      B(12) => \red4__1_i_1_n_6\,
      B(11) => \red4__1_i_1_n_7\,
      B(10) => \red4__1_i_2_n_4\,
      B(9) => \red4__1_i_2_n_5\,
      B(8) => \red4__1_i_2_n_6\,
      B(7) => \red4__1_i_2_n_7\,
      B(6) => \red4__1_i_3_n_4\,
      B(5) => \red4__1_i_3_n_5\,
      B(4) => \red4__1_i_3_n_6\,
      B(3) => \red4__1_i_3_n_7\,
      B(2) => \red4__1_i_4_n_4\,
      B(1) => \red4__1_i_4_n_5\,
      B(0) => \red4__1_i_4_n_6\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red4__16_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red4__16_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red4__16_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red4__16_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_red4__16_OVERFLOW_UNCONNECTED\,
      P(47) => \red4__16_n_58\,
      P(46) => \red4__16_n_59\,
      P(45) => \red4__16_n_60\,
      P(44) => \red4__16_n_61\,
      P(43) => \red4__16_n_62\,
      P(42) => \red4__16_n_63\,
      P(41) => \red4__16_n_64\,
      P(40) => \red4__16_n_65\,
      P(39) => \red4__16_n_66\,
      P(38) => \red4__16_n_67\,
      P(37) => \red4__16_n_68\,
      P(36) => \red4__16_n_69\,
      P(35) => \red4__16_n_70\,
      P(34) => \red4__16_n_71\,
      P(33) => \red4__16_n_72\,
      P(32) => \red4__16_n_73\,
      P(31) => \red4__16_n_74\,
      P(30) => \red4__16_n_75\,
      P(29) => \red4__16_n_76\,
      P(28) => \red4__16_n_77\,
      P(27) => \red4__16_n_78\,
      P(26) => \red4__16_n_79\,
      P(25) => \red4__16_n_80\,
      P(24) => \red4__16_n_81\,
      P(23) => \red4__16_n_82\,
      P(22) => \red4__16_n_83\,
      P(21) => \red4__16_n_84\,
      P(20) => \red4__16_n_85\,
      P(19) => \red4__16_n_86\,
      P(18) => \red4__16_n_87\,
      P(17) => \red4__16_n_88\,
      P(16) => \red4__16_n_89\,
      P(15) => \red4__16_n_90\,
      P(14) => \red4__16_n_91\,
      P(13) => \red4__16_n_92\,
      P(12) => \red4__16_n_93\,
      P(11) => \red4__16_n_94\,
      P(10) => \red4__16_n_95\,
      P(9) => \red4__16_n_96\,
      P(8) => \red4__16_n_97\,
      P(7) => \red4__16_n_98\,
      P(6) => \red4__16_n_99\,
      P(5) => \red4__16_n_100\,
      P(4) => \red4__16_n_101\,
      P(3) => \red4__16_n_102\,
      P(2) => \red4__16_n_103\,
      P(1) => \red4__16_n_104\,
      P(0) => \red4__16_n_105\,
      PATTERNBDETECT => \NLW_red4__16_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red4__16_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \red4__15_n_106\,
      PCIN(46) => \red4__15_n_107\,
      PCIN(45) => \red4__15_n_108\,
      PCIN(44) => \red4__15_n_109\,
      PCIN(43) => \red4__15_n_110\,
      PCIN(42) => \red4__15_n_111\,
      PCIN(41) => \red4__15_n_112\,
      PCIN(40) => \red4__15_n_113\,
      PCIN(39) => \red4__15_n_114\,
      PCIN(38) => \red4__15_n_115\,
      PCIN(37) => \red4__15_n_116\,
      PCIN(36) => \red4__15_n_117\,
      PCIN(35) => \red4__15_n_118\,
      PCIN(34) => \red4__15_n_119\,
      PCIN(33) => \red4__15_n_120\,
      PCIN(32) => \red4__15_n_121\,
      PCIN(31) => \red4__15_n_122\,
      PCIN(30) => \red4__15_n_123\,
      PCIN(29) => \red4__15_n_124\,
      PCIN(28) => \red4__15_n_125\,
      PCIN(27) => \red4__15_n_126\,
      PCIN(26) => \red4__15_n_127\,
      PCIN(25) => \red4__15_n_128\,
      PCIN(24) => \red4__15_n_129\,
      PCIN(23) => \red4__15_n_130\,
      PCIN(22) => \red4__15_n_131\,
      PCIN(21) => \red4__15_n_132\,
      PCIN(20) => \red4__15_n_133\,
      PCIN(19) => \red4__15_n_134\,
      PCIN(18) => \red4__15_n_135\,
      PCIN(17) => \red4__15_n_136\,
      PCIN(16) => \red4__15_n_137\,
      PCIN(15) => \red4__15_n_138\,
      PCIN(14) => \red4__15_n_139\,
      PCIN(13) => \red4__15_n_140\,
      PCIN(12) => \red4__15_n_141\,
      PCIN(11) => \red4__15_n_142\,
      PCIN(10) => \red4__15_n_143\,
      PCIN(9) => \red4__15_n_144\,
      PCIN(8) => \red4__15_n_145\,
      PCIN(7) => \red4__15_n_146\,
      PCIN(6) => \red4__15_n_147\,
      PCIN(5) => \red4__15_n_148\,
      PCIN(4) => \red4__15_n_149\,
      PCIN(3) => \red4__15_n_150\,
      PCIN(2) => \red4__15_n_151\,
      PCIN(1) => \red4__15_n_152\,
      PCIN(0) => \red4__15_n_153\,
      PCOUT(47) => \red4__16_n_106\,
      PCOUT(46) => \red4__16_n_107\,
      PCOUT(45) => \red4__16_n_108\,
      PCOUT(44) => \red4__16_n_109\,
      PCOUT(43) => \red4__16_n_110\,
      PCOUT(42) => \red4__16_n_111\,
      PCOUT(41) => \red4__16_n_112\,
      PCOUT(40) => \red4__16_n_113\,
      PCOUT(39) => \red4__16_n_114\,
      PCOUT(38) => \red4__16_n_115\,
      PCOUT(37) => \red4__16_n_116\,
      PCOUT(36) => \red4__16_n_117\,
      PCOUT(35) => \red4__16_n_118\,
      PCOUT(34) => \red4__16_n_119\,
      PCOUT(33) => \red4__16_n_120\,
      PCOUT(32) => \red4__16_n_121\,
      PCOUT(31) => \red4__16_n_122\,
      PCOUT(30) => \red4__16_n_123\,
      PCOUT(29) => \red4__16_n_124\,
      PCOUT(28) => \red4__16_n_125\,
      PCOUT(27) => \red4__16_n_126\,
      PCOUT(26) => \red4__16_n_127\,
      PCOUT(25) => \red4__16_n_128\,
      PCOUT(24) => \red4__16_n_129\,
      PCOUT(23) => \red4__16_n_130\,
      PCOUT(22) => \red4__16_n_131\,
      PCOUT(21) => \red4__16_n_132\,
      PCOUT(20) => \red4__16_n_133\,
      PCOUT(19) => \red4__16_n_134\,
      PCOUT(18) => \red4__16_n_135\,
      PCOUT(17) => \red4__16_n_136\,
      PCOUT(16) => \red4__16_n_137\,
      PCOUT(15) => \red4__16_n_138\,
      PCOUT(14) => \red4__16_n_139\,
      PCOUT(13) => \red4__16_n_140\,
      PCOUT(12) => \red4__16_n_141\,
      PCOUT(11) => \red4__16_n_142\,
      PCOUT(10) => \red4__16_n_143\,
      PCOUT(9) => \red4__16_n_144\,
      PCOUT(8) => \red4__16_n_145\,
      PCOUT(7) => \red4__16_n_146\,
      PCOUT(6) => \red4__16_n_147\,
      PCOUT(5) => \red4__16_n_148\,
      PCOUT(4) => \red4__16_n_149\,
      PCOUT(3) => \red4__16_n_150\,
      PCOUT(2) => \red4__16_n_151\,
      PCOUT(1) => \red4__16_n_152\,
      PCOUT(0) => \red4__16_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red4__16_UNDERFLOW_UNCONNECTED\
    );
\red4__17\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \^red5\(33 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_red4__17_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => \red4__1_i_4_n_7\,
      B(15) => \red4__3_i_5_n_4\,
      B(14) => \red4__3_i_5_n_5\,
      B(13) => \red4__3_i_5_n_6\,
      B(12) => \red4__3_i_5_n_7\,
      B(11) => \red4__3_i_6_n_4\,
      B(10) => \red4__3_i_6_n_5\,
      B(9) => \red4__3_i_6_n_6\,
      B(8) => \red4__3_i_6_n_7\,
      B(7) => \red4__3_i_7_n_4\,
      B(6) => \red4__3_i_7_n_5\,
      B(5) => \red4__3_i_7_n_6\,
      B(4) => \red4__3_i_7_n_7\,
      B(3) => \red4__3_i_8_n_4\,
      B(2) => \red4__3_i_8_n_5\,
      B(1) => \red4__3_i_8_n_6\,
      B(0) => \red4__3_i_8_n_7\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red4__17_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red4__17_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red4__17_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red4__17_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_red4__17_OVERFLOW_UNCONNECTED\,
      P(47) => \red4__17_n_58\,
      P(46) => \red4__17_n_59\,
      P(45) => \red4__17_n_60\,
      P(44) => \red4__17_n_61\,
      P(43) => \red4__17_n_62\,
      P(42) => \red4__17_n_63\,
      P(41) => \red4__17_n_64\,
      P(40) => \red4__17_n_65\,
      P(39) => \red4__17_n_66\,
      P(38) => \red4__17_n_67\,
      P(37) => \red4__17_n_68\,
      P(36) => \red4__17_n_69\,
      P(35) => \red4__17_n_70\,
      P(34) => \red4__17_n_71\,
      P(33) => \red4__17_n_72\,
      P(32) => \red4__17_n_73\,
      P(31) => \red4__17_n_74\,
      P(30) => \red4__17_n_75\,
      P(29) => \red4__17_n_76\,
      P(28) => \red4__17_n_77\,
      P(27) => \red4__17_n_78\,
      P(26) => \red4__17_n_79\,
      P(25) => \red4__17_n_80\,
      P(24) => \red4__17_n_81\,
      P(23) => \red4__17_n_82\,
      P(22) => \red4__17_n_83\,
      P(21) => \red4__17_n_84\,
      P(20) => \red4__17_n_85\,
      P(19) => \red4__17_n_86\,
      P(18) => \red4__17_n_87\,
      P(17) => \red4__17_n_88\,
      P(16) => \red4__17_n_89\,
      P(15) => \red4__17_n_90\,
      P(14) => \red4__17_n_91\,
      P(13) => \red4__17_n_92\,
      P(12) => \red4__17_n_93\,
      P(11) => \red4__17_n_94\,
      P(10) => \red4__17_n_95\,
      P(9) => \red4__17_n_96\,
      P(8) => \red4__17_n_97\,
      P(7) => \red4__17_n_98\,
      P(6) => \red4__17_n_99\,
      P(5) => \red4__17_n_100\,
      P(4) => \red4__17_n_101\,
      P(3) => \red4__17_n_102\,
      P(2) => \red4__17_n_103\,
      P(1) => \red4__17_n_104\,
      P(0) => \red4__17_n_105\,
      PATTERNBDETECT => \NLW_red4__17_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red4__17_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \red4__16_n_106\,
      PCIN(46) => \red4__16_n_107\,
      PCIN(45) => \red4__16_n_108\,
      PCIN(44) => \red4__16_n_109\,
      PCIN(43) => \red4__16_n_110\,
      PCIN(42) => \red4__16_n_111\,
      PCIN(41) => \red4__16_n_112\,
      PCIN(40) => \red4__16_n_113\,
      PCIN(39) => \red4__16_n_114\,
      PCIN(38) => \red4__16_n_115\,
      PCIN(37) => \red4__16_n_116\,
      PCIN(36) => \red4__16_n_117\,
      PCIN(35) => \red4__16_n_118\,
      PCIN(34) => \red4__16_n_119\,
      PCIN(33) => \red4__16_n_120\,
      PCIN(32) => \red4__16_n_121\,
      PCIN(31) => \red4__16_n_122\,
      PCIN(30) => \red4__16_n_123\,
      PCIN(29) => \red4__16_n_124\,
      PCIN(28) => \red4__16_n_125\,
      PCIN(27) => \red4__16_n_126\,
      PCIN(26) => \red4__16_n_127\,
      PCIN(25) => \red4__16_n_128\,
      PCIN(24) => \red4__16_n_129\,
      PCIN(23) => \red4__16_n_130\,
      PCIN(22) => \red4__16_n_131\,
      PCIN(21) => \red4__16_n_132\,
      PCIN(20) => \red4__16_n_133\,
      PCIN(19) => \red4__16_n_134\,
      PCIN(18) => \red4__16_n_135\,
      PCIN(17) => \red4__16_n_136\,
      PCIN(16) => \red4__16_n_137\,
      PCIN(15) => \red4__16_n_138\,
      PCIN(14) => \red4__16_n_139\,
      PCIN(13) => \red4__16_n_140\,
      PCIN(12) => \red4__16_n_141\,
      PCIN(11) => \red4__16_n_142\,
      PCIN(10) => \red4__16_n_143\,
      PCIN(9) => \red4__16_n_144\,
      PCIN(8) => \red4__16_n_145\,
      PCIN(7) => \red4__16_n_146\,
      PCIN(6) => \red4__16_n_147\,
      PCIN(5) => \red4__16_n_148\,
      PCIN(4) => \red4__16_n_149\,
      PCIN(3) => \red4__16_n_150\,
      PCIN(2) => \red4__16_n_151\,
      PCIN(1) => \red4__16_n_152\,
      PCIN(0) => \red4__16_n_153\,
      PCOUT(47) => \red4__17_n_106\,
      PCOUT(46) => \red4__17_n_107\,
      PCOUT(45) => \red4__17_n_108\,
      PCOUT(44) => \red4__17_n_109\,
      PCOUT(43) => \red4__17_n_110\,
      PCOUT(42) => \red4__17_n_111\,
      PCOUT(41) => \red4__17_n_112\,
      PCOUT(40) => \red4__17_n_113\,
      PCOUT(39) => \red4__17_n_114\,
      PCOUT(38) => \red4__17_n_115\,
      PCOUT(37) => \red4__17_n_116\,
      PCOUT(36) => \red4__17_n_117\,
      PCOUT(35) => \red4__17_n_118\,
      PCOUT(34) => \red4__17_n_119\,
      PCOUT(33) => \red4__17_n_120\,
      PCOUT(32) => \red4__17_n_121\,
      PCOUT(31) => \red4__17_n_122\,
      PCOUT(30) => \red4__17_n_123\,
      PCOUT(29) => \red4__17_n_124\,
      PCOUT(28) => \red4__17_n_125\,
      PCOUT(27) => \red4__17_n_126\,
      PCOUT(26) => \red4__17_n_127\,
      PCOUT(25) => \red4__17_n_128\,
      PCOUT(24) => \red4__17_n_129\,
      PCOUT(23) => \red4__17_n_130\,
      PCOUT(22) => \red4__17_n_131\,
      PCOUT(21) => \red4__17_n_132\,
      PCOUT(20) => \red4__17_n_133\,
      PCOUT(19) => \red4__17_n_134\,
      PCOUT(18) => \red4__17_n_135\,
      PCOUT(17) => \red4__17_n_136\,
      PCOUT(16) => \red4__17_n_137\,
      PCOUT(15) => \red4__17_n_138\,
      PCOUT(14) => \red4__17_n_139\,
      PCOUT(13) => \red4__17_n_140\,
      PCOUT(12) => \red4__17_n_141\,
      PCOUT(11) => \red4__17_n_142\,
      PCOUT(10) => \red4__17_n_143\,
      PCOUT(9) => \red4__17_n_144\,
      PCOUT(8) => \red4__17_n_145\,
      PCOUT(7) => \red4__17_n_146\,
      PCOUT(6) => \red4__17_n_147\,
      PCOUT(5) => \red4__17_n_148\,
      PCOUT(4) => \red4__17_n_149\,
      PCOUT(3) => \red4__17_n_150\,
      PCOUT(2) => \red4__17_n_151\,
      PCOUT(1) => \red4__17_n_152\,
      PCOUT(0) => \red4__17_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red4__17_UNDERFLOW_UNCONNECTED\
    );
\red4__18\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \^red5\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_red4__18_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => red4_i_6_n_5,
      B(15) => red4_i_6_n_6,
      B(14) => red4_i_6_n_7,
      B(13) => red4_i_7_n_4,
      B(12) => red4_i_7_n_5,
      B(11) => red4_i_7_n_6,
      B(10) => red4_i_7_n_7,
      B(9) => red4_i_8_n_4,
      B(8) => red4_i_8_n_5,
      B(7) => red4_i_8_n_6,
      B(6) => red4_i_8_n_7,
      B(5) => red4_i_9_n_4,
      B(4) => red4_i_9_n_5,
      B(3) => red4_i_9_n_6,
      B(2) => red4_i_9_n_7,
      B(1) => red4_i_10_n_4,
      B(0) => red4_i_10_n_5,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red4__18_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red4__18_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red4__18_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red4__18_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_red4__18_OVERFLOW_UNCONNECTED\,
      P(47 downto 30) => \NLW_red4__18_P_UNCONNECTED\(47 downto 30),
      P(29) => \red4__18_n_76\,
      P(28) => \red4__18_n_77\,
      P(27) => \red4__18_n_78\,
      P(26) => \red4__18_n_79\,
      P(25) => \red4__18_n_80\,
      P(24) => \red4__18_n_81\,
      P(23) => \red4__18_n_82\,
      P(22) => \red4__18_n_83\,
      P(21) => \red4__18_n_84\,
      P(20) => \red4__18_n_85\,
      P(19) => \red4__18_n_86\,
      P(18) => \red4__18_n_87\,
      P(17) => \red4__18_n_88\,
      P(16) => \red4__18_n_89\,
      P(15) => \red4__18_n_90\,
      P(14) => \red4__18_n_91\,
      P(13) => \red4__18_n_92\,
      P(12) => \red4__18_n_93\,
      P(11) => \red4__18_n_94\,
      P(10) => \red4__18_n_95\,
      P(9) => \red4__18_n_96\,
      P(8) => \red4__18_n_97\,
      P(7) => \red4__18_n_98\,
      P(6) => \red4__18_n_99\,
      P(5) => \red4__18_n_100\,
      P(4) => \red4__18_n_101\,
      P(3) => \red4__18_n_102\,
      P(2) => \red4__18_n_103\,
      P(1) => \red4__18_n_104\,
      P(0) => \red4__18_n_105\,
      PATTERNBDETECT => \NLW_red4__18_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red4__18_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \red4__17_n_106\,
      PCIN(46) => \red4__17_n_107\,
      PCIN(45) => \red4__17_n_108\,
      PCIN(44) => \red4__17_n_109\,
      PCIN(43) => \red4__17_n_110\,
      PCIN(42) => \red4__17_n_111\,
      PCIN(41) => \red4__17_n_112\,
      PCIN(40) => \red4__17_n_113\,
      PCIN(39) => \red4__17_n_114\,
      PCIN(38) => \red4__17_n_115\,
      PCIN(37) => \red4__17_n_116\,
      PCIN(36) => \red4__17_n_117\,
      PCIN(35) => \red4__17_n_118\,
      PCIN(34) => \red4__17_n_119\,
      PCIN(33) => \red4__17_n_120\,
      PCIN(32) => \red4__17_n_121\,
      PCIN(31) => \red4__17_n_122\,
      PCIN(30) => \red4__17_n_123\,
      PCIN(29) => \red4__17_n_124\,
      PCIN(28) => \red4__17_n_125\,
      PCIN(27) => \red4__17_n_126\,
      PCIN(26) => \red4__17_n_127\,
      PCIN(25) => \red4__17_n_128\,
      PCIN(24) => \red4__17_n_129\,
      PCIN(23) => \red4__17_n_130\,
      PCIN(22) => \red4__17_n_131\,
      PCIN(21) => \red4__17_n_132\,
      PCIN(20) => \red4__17_n_133\,
      PCIN(19) => \red4__17_n_134\,
      PCIN(18) => \red4__17_n_135\,
      PCIN(17) => \red4__17_n_136\,
      PCIN(16) => \red4__17_n_137\,
      PCIN(15) => \red4__17_n_138\,
      PCIN(14) => \red4__17_n_139\,
      PCIN(13) => \red4__17_n_140\,
      PCIN(12) => \red4__17_n_141\,
      PCIN(11) => \red4__17_n_142\,
      PCIN(10) => \red4__17_n_143\,
      PCIN(9) => \red4__17_n_144\,
      PCIN(8) => \red4__17_n_145\,
      PCIN(7) => \red4__17_n_146\,
      PCIN(6) => \red4__17_n_147\,
      PCIN(5) => \red4__17_n_148\,
      PCIN(4) => \red4__17_n_149\,
      PCIN(3) => \red4__17_n_150\,
      PCIN(2) => \red4__17_n_151\,
      PCIN(1) => \red4__17_n_152\,
      PCIN(0) => \red4__17_n_153\,
      PCOUT(47 downto 0) => \NLW_red4__18_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red4__18_UNDERFLOW_UNCONNECTED\
    );
\red4__1_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__1_i_2_n_0\,
      CO(3) => \red4__1_i_1_n_0\,
      CO(2) => \red4__1_i_1_n_1\,
      CO(1) => \red4__1_i_1_n_2\,
      CO(0) => \red4__1_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \red4__1_i_5_n_4\,
      DI(2) => \red4__1_i_5_n_5\,
      DI(1) => \red4__1_i_5_n_6\,
      DI(0) => \red4__1_i_5_n_7\,
      O(3) => \red4__1_i_1_n_4\,
      O(2) => \red4__1_i_1_n_5\,
      O(1) => \red4__1_i_1_n_6\,
      O(0) => \red4__1_i_1_n_7\,
      S(3) => \red4__1_i_6_n_0\,
      S(2) => \red4__1_i_7_n_0\,
      S(1) => \red4__1_i_8_n_0\,
      S(0) => \red4__1_i_9_n_0\
    );
\red4__1_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__1_i_15_n_0\,
      CO(3) => \red4__1_i_10_n_0\,
      CO(2) => \red4__1_i_10_n_1\,
      CO(1) => \red4__1_i_10_n_2\,
      CO(0) => \red4__1_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \red6__14_n_95\,
      DI(2) => \red6__14_n_96\,
      DI(1) => \red6__14_n_97\,
      DI(0) => \red6__14_n_98\,
      O(3) => \red4__1_i_10_n_4\,
      O(2) => \red4__1_i_10_n_5\,
      O(1) => \red4__1_i_10_n_6\,
      O(0) => \red4__1_i_10_n_7\,
      S(3) => \red4__1_i_30_n_0\,
      S(2) => \red4__1_i_31_n_0\,
      S(1) => \red4__1_i_32_n_0\,
      S(0) => \red4__1_i_33_n_0\
    );
\red4__1_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__1_i_10_n_4\,
      I1 => \red4__1_i_34_n_4\,
      O => \red4__1_i_11_n_0\
    );
\red4__1_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__1_i_10_n_5\,
      I1 => \red4__1_i_34_n_5\,
      O => \red4__1_i_12_n_0\
    );
\red4__1_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__1_i_10_n_6\,
      I1 => \red4__1_i_34_n_6\,
      O => \red4__1_i_13_n_0\
    );
\red4__1_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__1_i_10_n_7\,
      I1 => \red4__1_i_34_n_7\,
      O => \red4__1_i_14_n_0\
    );
\red4__1_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__1_i_20_n_0\,
      CO(3) => \red4__1_i_15_n_0\,
      CO(2) => \red4__1_i_15_n_1\,
      CO(1) => \red4__1_i_15_n_2\,
      CO(0) => \red4__1_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \red6__14_n_99\,
      DI(2) => \red6__14_n_100\,
      DI(1) => \red6__14_n_101\,
      DI(0) => \red6__14_n_102\,
      O(3) => \red4__1_i_15_n_4\,
      O(2) => \red4__1_i_15_n_5\,
      O(1) => \red4__1_i_15_n_6\,
      O(0) => \red4__1_i_15_n_7\,
      S(3) => \red4__1_i_35_n_0\,
      S(2) => \red4__1_i_36_n_0\,
      S(1) => \red4__1_i_37_n_0\,
      S(0) => \red4__1_i_38_n_0\
    );
\red4__1_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__1_i_15_n_4\,
      I1 => \red4__1_i_39_n_4\,
      O => \red4__1_i_16_n_0\
    );
\red4__1_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__1_i_15_n_5\,
      I1 => \red4__1_i_39_n_5\,
      O => \red4__1_i_17_n_0\
    );
\red4__1_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__1_i_15_n_6\,
      I1 => \red4__1_i_39_n_6\,
      O => \red4__1_i_18_n_0\
    );
\red4__1_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__1_i_15_n_7\,
      I1 => \red4__1_i_39_n_7\,
      O => \red4__1_i_19_n_0\
    );
\red4__1_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__1_i_3_n_0\,
      CO(3) => \red4__1_i_2_n_0\,
      CO(2) => \red4__1_i_2_n_1\,
      CO(1) => \red4__1_i_2_n_2\,
      CO(0) => \red4__1_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \red4__1_i_10_n_4\,
      DI(2) => \red4__1_i_10_n_5\,
      DI(1) => \red4__1_i_10_n_6\,
      DI(0) => \red4__1_i_10_n_7\,
      O(3) => \red4__1_i_2_n_4\,
      O(2) => \red4__1_i_2_n_5\,
      O(1) => \red4__1_i_2_n_6\,
      O(0) => \red4__1_i_2_n_7\,
      S(3) => \red4__1_i_11_n_0\,
      S(2) => \red4__1_i_12_n_0\,
      S(1) => \red4__1_i_13_n_0\,
      S(0) => \red4__1_i_14_n_0\
    );
\red4__1_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red4__1_i_20_n_0\,
      CO(2) => \red4__1_i_20_n_1\,
      CO(1) => \red4__1_i_20_n_2\,
      CO(0) => \red4__1_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \red6__14_n_103\,
      DI(2) => \red6__14_n_104\,
      DI(1) => \red6__14_n_105\,
      DI(0) => '0',
      O(3) => \red4__1_i_20_n_4\,
      O(2) => \red4__1_i_20_n_5\,
      O(1) => \red4__1_i_20_n_6\,
      O(0) => \red4__1_i_20_n_7\,
      S(3) => \red4__1_i_40_n_0\,
      S(2) => \red4__1_i_41_n_0\,
      S(1) => \red4__1_i_42_n_0\,
      S(0) => \red6__13_n_89\
    );
\red4__1_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__1_i_20_n_4\,
      I1 => \red4__1_i_43_n_4\,
      O => \red4__1_i_21_n_0\
    );
\red4__1_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__1_i_20_n_5\,
      I1 => \red4__1_i_43_n_5\,
      O => \red4__1_i_22_n_0\
    );
\red4__1_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__1_i_20_n_6\,
      I1 => \red4__1_i_43_n_6\,
      O => \red4__1_i_23_n_0\
    );
\red4__1_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__1_i_20_n_7\,
      I1 => \red4__1_i_43_n_7\,
      O => \red4__1_i_24_n_0\
    );
\red4__1_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_91\,
      I1 => \red6__11_n_91\,
      O => \red4__1_i_25_n_0\
    );
\red4__1_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_92\,
      I1 => \red6__11_n_92\,
      O => \red4__1_i_26_n_0\
    );
\red4__1_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_93\,
      I1 => \red6__11_n_93\,
      O => \red4__1_i_27_n_0\
    );
\red4__1_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_94\,
      I1 => \red6__11_n_94\,
      O => \red4__1_i_28_n_0\
    );
\red4__1_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__1_i_34_n_0\,
      CO(3) => \red4__1_i_29_n_0\,
      CO(2) => \red4__1_i_29_n_1\,
      CO(1) => \red4__1_i_29_n_2\,
      CO(0) => \red4__1_i_29_n_3\,
      CYINIT => '0',
      DI(3) => \red6__10_n_91\,
      DI(2) => \red6__10_n_92\,
      DI(1) => \red6__10_n_93\,
      DI(0) => \red6__10_n_94\,
      O(3) => \red4__1_i_29_n_4\,
      O(2) => \red4__1_i_29_n_5\,
      O(1) => \red4__1_i_29_n_6\,
      O(0) => \red4__1_i_29_n_7\,
      S(3) => \red4__1_i_44_n_0\,
      S(2) => \red4__1_i_45_n_0\,
      S(1) => \red4__1_i_46_n_0\,
      S(0) => \red4__1_i_47_n_0\
    );
\red4__1_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__1_i_4_n_0\,
      CO(3) => \red4__1_i_3_n_0\,
      CO(2) => \red4__1_i_3_n_1\,
      CO(1) => \red4__1_i_3_n_2\,
      CO(0) => \red4__1_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \red4__1_i_15_n_4\,
      DI(2) => \red4__1_i_15_n_5\,
      DI(1) => \red4__1_i_15_n_6\,
      DI(0) => \red4__1_i_15_n_7\,
      O(3) => \red4__1_i_3_n_4\,
      O(2) => \red4__1_i_3_n_5\,
      O(1) => \red4__1_i_3_n_6\,
      O(0) => \red4__1_i_3_n_7\,
      S(3) => \red4__1_i_16_n_0\,
      S(2) => \red4__1_i_17_n_0\,
      S(1) => \red4__1_i_18_n_0\,
      S(0) => \red4__1_i_19_n_0\
    );
\red4__1_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_95\,
      I1 => \red6__11_n_95\,
      O => \red4__1_i_30_n_0\
    );
\red4__1_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_96\,
      I1 => \red6__11_n_96\,
      O => \red4__1_i_31_n_0\
    );
\red4__1_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_97\,
      I1 => \red6__11_n_97\,
      O => \red4__1_i_32_n_0\
    );
\red4__1_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_98\,
      I1 => \red6__11_n_98\,
      O => \red4__1_i_33_n_0\
    );
\red4__1_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__1_i_39_n_0\,
      CO(3) => \red4__1_i_34_n_0\,
      CO(2) => \red4__1_i_34_n_1\,
      CO(1) => \red4__1_i_34_n_2\,
      CO(0) => \red4__1_i_34_n_3\,
      CYINIT => '0',
      DI(3) => \red6__10_n_95\,
      DI(2) => \red6__10_n_96\,
      DI(1) => \red6__10_n_97\,
      DI(0) => \red6__10_n_98\,
      O(3) => \red4__1_i_34_n_4\,
      O(2) => \red4__1_i_34_n_5\,
      O(1) => \red4__1_i_34_n_6\,
      O(0) => \red4__1_i_34_n_7\,
      S(3) => \red4__1_i_48_n_0\,
      S(2) => \red4__1_i_49_n_0\,
      S(1) => \red4__1_i_50_n_0\,
      S(0) => \red4__1_i_51_n_0\
    );
\red4__1_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_99\,
      I1 => \red6__11_n_99\,
      O => \red4__1_i_35_n_0\
    );
\red4__1_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_100\,
      I1 => \red6__11_n_100\,
      O => \red4__1_i_36_n_0\
    );
\red4__1_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_101\,
      I1 => \red6__11_n_101\,
      O => \red4__1_i_37_n_0\
    );
\red4__1_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_102\,
      I1 => \red6__11_n_102\,
      O => \red4__1_i_38_n_0\
    );
\red4__1_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__1_i_43_n_0\,
      CO(3) => \red4__1_i_39_n_0\,
      CO(2) => \red4__1_i_39_n_1\,
      CO(1) => \red4__1_i_39_n_2\,
      CO(0) => \red4__1_i_39_n_3\,
      CYINIT => '0',
      DI(3) => \red6__10_n_99\,
      DI(2) => \red6__10_n_100\,
      DI(1) => \red6__10_n_101\,
      DI(0) => \red6__10_n_102\,
      O(3) => \red4__1_i_39_n_4\,
      O(2) => \red4__1_i_39_n_5\,
      O(1) => \red4__1_i_39_n_6\,
      O(0) => \red4__1_i_39_n_7\,
      S(3) => \red4__1_i_52_n_0\,
      S(2) => \red4__1_i_53_n_0\,
      S(1) => \red4__1_i_54_n_0\,
      S(0) => \red4__1_i_55_n_0\
    );
\red4__1_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__3_i_5_n_0\,
      CO(3) => \red4__1_i_4_n_0\,
      CO(2) => \red4__1_i_4_n_1\,
      CO(1) => \red4__1_i_4_n_2\,
      CO(0) => \red4__1_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \red4__1_i_20_n_4\,
      DI(2) => \red4__1_i_20_n_5\,
      DI(1) => \red4__1_i_20_n_6\,
      DI(0) => \red4__1_i_20_n_7\,
      O(3) => \red4__1_i_4_n_4\,
      O(2) => \red4__1_i_4_n_5\,
      O(1) => \red4__1_i_4_n_6\,
      O(0) => \red4__1_i_4_n_7\,
      S(3) => \red4__1_i_21_n_0\,
      S(2) => \red4__1_i_22_n_0\,
      S(1) => \red4__1_i_23_n_0\,
      S(0) => \red4__1_i_24_n_0\
    );
\red4__1_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_103\,
      I1 => \red6__11_n_103\,
      O => \red4__1_i_40_n_0\
    );
\red4__1_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_104\,
      I1 => \red6__11_n_104\,
      O => \red4__1_i_41_n_0\
    );
\red4__1_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_105\,
      I1 => \red6__11_n_105\,
      O => \red4__1_i_42_n_0\
    );
\red4__1_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red4__1_i_43_n_0\,
      CO(2) => \red4__1_i_43_n_1\,
      CO(1) => \red4__1_i_43_n_2\,
      CO(0) => \red4__1_i_43_n_3\,
      CYINIT => '0',
      DI(3) => \red6__10_n_103\,
      DI(2) => \red6__10_n_104\,
      DI(1) => \red6__10_n_105\,
      DI(0) => '0',
      O(3) => \red4__1_i_43_n_4\,
      O(2) => \red4__1_i_43_n_5\,
      O(1) => \red4__1_i_43_n_6\,
      O(0) => \red4__1_i_43_n_7\,
      S(3) => \red4__1_i_56_n_0\,
      S(2) => \red4__1_i_57_n_0\,
      S(1) => \red4__1_i_58_n_0\,
      S(0) => \red6__9_n_89\
    );
\red4__1_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_91\,
      I1 => \red6__7_n_91\,
      O => \red4__1_i_44_n_0\
    );
\red4__1_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_92\,
      I1 => \red6__7_n_92\,
      O => \red4__1_i_45_n_0\
    );
\red4__1_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_93\,
      I1 => \red6__7_n_93\,
      O => \red4__1_i_46_n_0\
    );
\red4__1_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_94\,
      I1 => \red6__7_n_94\,
      O => \red4__1_i_47_n_0\
    );
\red4__1_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_95\,
      I1 => \red6__7_n_95\,
      O => \red4__1_i_48_n_0\
    );
\red4__1_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_96\,
      I1 => \red6__7_n_96\,
      O => \red4__1_i_49_n_0\
    );
\red4__1_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__1_i_10_n_0\,
      CO(3) => \red4__1_i_5_n_0\,
      CO(2) => \red4__1_i_5_n_1\,
      CO(1) => \red4__1_i_5_n_2\,
      CO(0) => \red4__1_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \red6__14_n_91\,
      DI(2) => \red6__14_n_92\,
      DI(1) => \red6__14_n_93\,
      DI(0) => \red6__14_n_94\,
      O(3) => \red4__1_i_5_n_4\,
      O(2) => \red4__1_i_5_n_5\,
      O(1) => \red4__1_i_5_n_6\,
      O(0) => \red4__1_i_5_n_7\,
      S(3) => \red4__1_i_25_n_0\,
      S(2) => \red4__1_i_26_n_0\,
      S(1) => \red4__1_i_27_n_0\,
      S(0) => \red4__1_i_28_n_0\
    );
\red4__1_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_97\,
      I1 => \red6__7_n_97\,
      O => \red4__1_i_50_n_0\
    );
\red4__1_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_98\,
      I1 => \red6__7_n_98\,
      O => \red4__1_i_51_n_0\
    );
\red4__1_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_99\,
      I1 => \red6__7_n_99\,
      O => \red4__1_i_52_n_0\
    );
\red4__1_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_100\,
      I1 => \red6__7_n_100\,
      O => \red4__1_i_53_n_0\
    );
\red4__1_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_101\,
      I1 => \red6__7_n_101\,
      O => \red4__1_i_54_n_0\
    );
\red4__1_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_102\,
      I1 => \red6__7_n_102\,
      O => \red4__1_i_55_n_0\
    );
\red4__1_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_103\,
      I1 => \red6__7_n_103\,
      O => \red4__1_i_56_n_0\
    );
\red4__1_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_104\,
      I1 => \red6__7_n_104\,
      O => \red4__1_i_57_n_0\
    );
\red4__1_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_105\,
      I1 => \red6__7_n_105\,
      O => \red4__1_i_58_n_0\
    );
\red4__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__1_i_5_n_4\,
      I1 => \red4__1_i_29_n_4\,
      O => \red4__1_i_6_n_0\
    );
\red4__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__1_i_5_n_5\,
      I1 => \red4__1_i_29_n_5\,
      O => \red4__1_i_7_n_0\
    );
\red4__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__1_i_5_n_6\,
      I1 => \red4__1_i_29_n_6\,
      O => \red4__1_i_8_n_0\
    );
\red4__1_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__1_i_5_n_7\,
      I1 => \red4__1_i_29_n_7\,
      O => \red4__1_i_9_n_0\
    );
\red4__2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => red4_i_6_n_5,
      A(15) => red4_i_6_n_6,
      A(14) => red4_i_6_n_7,
      A(13) => red4_i_7_n_4,
      A(12) => red4_i_7_n_5,
      A(11) => red4_i_7_n_6,
      A(10) => red4_i_7_n_7,
      A(9) => red4_i_8_n_4,
      A(8) => red4_i_8_n_5,
      A(7) => red4_i_8_n_6,
      A(6) => red4_i_8_n_7,
      A(5) => red4_i_9_n_4,
      A(4) => red4_i_9_n_5,
      A(3) => red4_i_9_n_6,
      A(2) => red4_i_9_n_7,
      A(1) => red4_i_10_n_4,
      A(0) => red4_i_10_n_5,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_red4__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => red4_i_5_n_7,
      B(15) => \red4__0_i_4_n_4\,
      B(14) => \red4__0_i_4_n_5\,
      B(13) => \red4__0_i_4_n_6\,
      B(12) => \red4__0_i_4_n_7\,
      B(11) => \red4__0_i_5_n_4\,
      B(10) => \red4__0_i_5_n_5\,
      B(9) => \red4__0_i_5_n_6\,
      B(8) => \red4__0_i_5_n_7\,
      B(7) => \red4__0_i_6_n_4\,
      B(6) => \red4__0_i_6_n_5\,
      B(5) => \red4__0_i_6_n_6\,
      B(4) => \red4__0_i_6_n_7\,
      B(3) => \red4__0_i_7_n_4\,
      B(2) => \red4__0_i_7_n_5\,
      B(1) => \red4__0_i_7_n_6\,
      B(0) => \red4__0_i_7_n_7\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red4__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red4__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red4__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red4__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_red4__2_OVERFLOW_UNCONNECTED\,
      P(47) => \red4__2_n_58\,
      P(46) => \red4__2_n_59\,
      P(45) => \red4__2_n_60\,
      P(44) => \red4__2_n_61\,
      P(43) => \red4__2_n_62\,
      P(42) => \red4__2_n_63\,
      P(41) => \red4__2_n_64\,
      P(40) => \red4__2_n_65\,
      P(39) => \red4__2_n_66\,
      P(38) => \red4__2_n_67\,
      P(37) => \red4__2_n_68\,
      P(36) => \red4__2_n_69\,
      P(35) => \red4__2_n_70\,
      P(34) => \red4__2_n_71\,
      P(33) => \red4__2_n_72\,
      P(32) => \red4__2_n_73\,
      P(31) => \red4__2_n_74\,
      P(30) => \red4__2_n_75\,
      P(29) => \red4__2_n_76\,
      P(28) => \red4__2_n_77\,
      P(27) => \red4__2_n_78\,
      P(26) => \red4__2_n_79\,
      P(25) => \red4__2_n_80\,
      P(24) => \red4__2_n_81\,
      P(23) => \red4__2_n_82\,
      P(22) => \red4__2_n_83\,
      P(21) => \red4__2_n_84\,
      P(20) => \red4__2_n_85\,
      P(19) => \red4__2_n_86\,
      P(18) => \red4__2_n_87\,
      P(17) => \red4__2_n_88\,
      P(16 downto 0) => \p_2_in__0\(50 downto 34),
      PATTERNBDETECT => \NLW_red4__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red4__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \red4__1_n_106\,
      PCIN(46) => \red4__1_n_107\,
      PCIN(45) => \red4__1_n_108\,
      PCIN(44) => \red4__1_n_109\,
      PCIN(43) => \red4__1_n_110\,
      PCIN(42) => \red4__1_n_111\,
      PCIN(41) => \red4__1_n_112\,
      PCIN(40) => \red4__1_n_113\,
      PCIN(39) => \red4__1_n_114\,
      PCIN(38) => \red4__1_n_115\,
      PCIN(37) => \red4__1_n_116\,
      PCIN(36) => \red4__1_n_117\,
      PCIN(35) => \red4__1_n_118\,
      PCIN(34) => \red4__1_n_119\,
      PCIN(33) => \red4__1_n_120\,
      PCIN(32) => \red4__1_n_121\,
      PCIN(31) => \red4__1_n_122\,
      PCIN(30) => \red4__1_n_123\,
      PCIN(29) => \red4__1_n_124\,
      PCIN(28) => \red4__1_n_125\,
      PCIN(27) => \red4__1_n_126\,
      PCIN(26) => \red4__1_n_127\,
      PCIN(25) => \red4__1_n_128\,
      PCIN(24) => \red4__1_n_129\,
      PCIN(23) => \red4__1_n_130\,
      PCIN(22) => \red4__1_n_131\,
      PCIN(21) => \red4__1_n_132\,
      PCIN(20) => \red4__1_n_133\,
      PCIN(19) => \red4__1_n_134\,
      PCIN(18) => \red4__1_n_135\,
      PCIN(17) => \red4__1_n_136\,
      PCIN(16) => \red4__1_n_137\,
      PCIN(15) => \red4__1_n_138\,
      PCIN(14) => \red4__1_n_139\,
      PCIN(13) => \red4__1_n_140\,
      PCIN(12) => \red4__1_n_141\,
      PCIN(11) => \red4__1_n_142\,
      PCIN(10) => \red4__1_n_143\,
      PCIN(9) => \red4__1_n_144\,
      PCIN(8) => \red4__1_n_145\,
      PCIN(7) => \red4__1_n_146\,
      PCIN(6) => \red4__1_n_147\,
      PCIN(5) => \red4__1_n_148\,
      PCIN(4) => \red4__1_n_149\,
      PCIN(3) => \red4__1_n_150\,
      PCIN(2) => \red4__1_n_151\,
      PCIN(1) => \red4__1_n_152\,
      PCIN(0) => \red4__1_n_153\,
      PCOUT(47) => \red4__2_n_106\,
      PCOUT(46) => \red4__2_n_107\,
      PCOUT(45) => \red4__2_n_108\,
      PCOUT(44) => \red4__2_n_109\,
      PCOUT(43) => \red4__2_n_110\,
      PCOUT(42) => \red4__2_n_111\,
      PCOUT(41) => \red4__2_n_112\,
      PCOUT(40) => \red4__2_n_113\,
      PCOUT(39) => \red4__2_n_114\,
      PCOUT(38) => \red4__2_n_115\,
      PCOUT(37) => \red4__2_n_116\,
      PCOUT(36) => \red4__2_n_117\,
      PCOUT(35) => \red4__2_n_118\,
      PCOUT(34) => \red4__2_n_119\,
      PCOUT(33) => \red4__2_n_120\,
      PCOUT(32) => \red4__2_n_121\,
      PCOUT(31) => \red4__2_n_122\,
      PCOUT(30) => \red4__2_n_123\,
      PCOUT(29) => \red4__2_n_124\,
      PCOUT(28) => \red4__2_n_125\,
      PCOUT(27) => \red4__2_n_126\,
      PCOUT(26) => \red4__2_n_127\,
      PCOUT(25) => \red4__2_n_128\,
      PCOUT(24) => \red4__2_n_129\,
      PCOUT(23) => \red4__2_n_130\,
      PCOUT(22) => \red4__2_n_131\,
      PCOUT(21) => \red4__2_n_132\,
      PCOUT(20) => \red4__2_n_133\,
      PCOUT(19) => \red4__2_n_134\,
      PCOUT(18) => \red4__2_n_135\,
      PCOUT(17) => \red4__2_n_136\,
      PCOUT(16) => \red4__2_n_137\,
      PCOUT(15) => \red4__2_n_138\,
      PCOUT(14) => \red4__2_n_139\,
      PCOUT(13) => \red4__2_n_140\,
      PCOUT(12) => \red4__2_n_141\,
      PCOUT(11) => \red4__2_n_142\,
      PCOUT(10) => \red4__2_n_143\,
      PCOUT(9) => \red4__2_n_144\,
      PCOUT(8) => \red4__2_n_145\,
      PCOUT(7) => \red4__2_n_146\,
      PCOUT(6) => \red4__2_n_147\,
      PCOUT(5) => \red4__2_n_148\,
      PCOUT(4) => \red4__2_n_149\,
      PCOUT(3) => \red4__2_n_150\,
      PCOUT(2) => \red4__2_n_151\,
      PCOUT(1) => \red4__2_n_152\,
      PCOUT(0) => \red4__2_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red4__2_UNDERFLOW_UNCONNECTED\
    );
\red4__3\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \red4__3_i_5_n_7\,
      A(28) => \red4__3_i_5_n_7\,
      A(27) => \red4__3_i_5_n_7\,
      A(26) => \red4__3_i_5_n_7\,
      A(25) => \red4__3_i_5_n_7\,
      A(24) => \red4__3_i_5_n_7\,
      A(23) => \red4__3_i_5_n_7\,
      A(22) => \red4__3_i_5_n_7\,
      A(21) => \red4__3_i_5_n_7\,
      A(20) => \red4__3_i_5_n_7\,
      A(19) => \red4__3_i_5_n_7\,
      A(18) => \red4__3_i_5_n_7\,
      A(17) => \red4__3_i_5_n_7\,
      A(16) => \red4__3_i_5_n_7\,
      A(15) => \red4__3_i_5_n_7\,
      A(14) => \red4__3_i_5_n_7\,
      A(13) => \red4__3_i_5_n_7\,
      A(12) => \red4__3_i_5_n_7\,
      A(11) => \red4__3_i_6_n_4\,
      A(10) => \red4__3_i_6_n_5\,
      A(9) => \red4__3_i_6_n_6\,
      A(8) => \red4__3_i_6_n_7\,
      A(7) => \red4__3_i_7_n_4\,
      A(6) => \red4__3_i_7_n_5\,
      A(5) => \red4__3_i_7_n_6\,
      A(4) => \red4__3_i_7_n_7\,
      A(3) => \red4__3_i_8_n_4\,
      A(2) => \red4__3_i_8_n_5\,
      A(1) => \red4__3_i_8_n_6\,
      A(0) => \red4__3_i_8_n_7\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_red4__3_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \red4__3_i_1_n_4\,
      B(16) => \red4__3_i_1_n_4\,
      B(15) => \red4__3_i_1_n_4\,
      B(14) => \red4__3_i_1_n_4\,
      B(13) => \red4__3_i_1_n_4\,
      B(12) => \red4__3_i_1_n_4\,
      B(11) => \red4__3_i_1_n_5\,
      B(10) => \red4__3_i_1_n_6\,
      B(9) => \red4__3_i_1_n_7\,
      B(8) => \red4__3_i_2_n_4\,
      B(7) => \red4__3_i_2_n_5\,
      B(6) => \red4__3_i_2_n_6\,
      B(5) => \red4__3_i_2_n_7\,
      B(4) => \red4__3_i_3_n_4\,
      B(3) => \red4__3_i_3_n_5\,
      B(2) => \red4__3_i_3_n_6\,
      B(1) => \red4__3_i_3_n_7\,
      B(0) => \red4__3_i_4_n_4\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red4__3_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red4__3_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red4__3_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red4__3_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_red4__3_OVERFLOW_UNCONNECTED\,
      P(47 downto 13) => \NLW_red4__3_P_UNCONNECTED\(47 downto 13),
      P(12) => \red4__3_n_93\,
      P(11) => \red4__3_n_94\,
      P(10) => \red4__3_n_95\,
      P(9) => \red4__3_n_96\,
      P(8) => \red4__3_n_97\,
      P(7) => \red4__3_n_98\,
      P(6) => \red4__3_n_99\,
      P(5) => \red4__3_n_100\,
      P(4) => \red4__3_n_101\,
      P(3) => \red4__3_n_102\,
      P(2) => \red4__3_n_103\,
      P(1) => \red4__3_n_104\,
      P(0) => \red4__3_n_105\,
      PATTERNBDETECT => \NLW_red4__3_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red4__3_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \red4__2_n_106\,
      PCIN(46) => \red4__2_n_107\,
      PCIN(45) => \red4__2_n_108\,
      PCIN(44) => \red4__2_n_109\,
      PCIN(43) => \red4__2_n_110\,
      PCIN(42) => \red4__2_n_111\,
      PCIN(41) => \red4__2_n_112\,
      PCIN(40) => \red4__2_n_113\,
      PCIN(39) => \red4__2_n_114\,
      PCIN(38) => \red4__2_n_115\,
      PCIN(37) => \red4__2_n_116\,
      PCIN(36) => \red4__2_n_117\,
      PCIN(35) => \red4__2_n_118\,
      PCIN(34) => \red4__2_n_119\,
      PCIN(33) => \red4__2_n_120\,
      PCIN(32) => \red4__2_n_121\,
      PCIN(31) => \red4__2_n_122\,
      PCIN(30) => \red4__2_n_123\,
      PCIN(29) => \red4__2_n_124\,
      PCIN(28) => \red4__2_n_125\,
      PCIN(27) => \red4__2_n_126\,
      PCIN(26) => \red4__2_n_127\,
      PCIN(25) => \red4__2_n_128\,
      PCIN(24) => \red4__2_n_129\,
      PCIN(23) => \red4__2_n_130\,
      PCIN(22) => \red4__2_n_131\,
      PCIN(21) => \red4__2_n_132\,
      PCIN(20) => \red4__2_n_133\,
      PCIN(19) => \red4__2_n_134\,
      PCIN(18) => \red4__2_n_135\,
      PCIN(17) => \red4__2_n_136\,
      PCIN(16) => \red4__2_n_137\,
      PCIN(15) => \red4__2_n_138\,
      PCIN(14) => \red4__2_n_139\,
      PCIN(13) => \red4__2_n_140\,
      PCIN(12) => \red4__2_n_141\,
      PCIN(11) => \red4__2_n_142\,
      PCIN(10) => \red4__2_n_143\,
      PCIN(9) => \red4__2_n_144\,
      PCIN(8) => \red4__2_n_145\,
      PCIN(7) => \red4__2_n_146\,
      PCIN(6) => \red4__2_n_147\,
      PCIN(5) => \red4__2_n_148\,
      PCIN(4) => \red4__2_n_149\,
      PCIN(3) => \red4__2_n_150\,
      PCIN(2) => \red4__2_n_151\,
      PCIN(1) => \red4__2_n_152\,
      PCIN(0) => \red4__2_n_153\,
      PCOUT(47) => \red4__3_n_106\,
      PCOUT(46) => \red4__3_n_107\,
      PCOUT(45) => \red4__3_n_108\,
      PCOUT(44) => \red4__3_n_109\,
      PCOUT(43) => \red4__3_n_110\,
      PCOUT(42) => \red4__3_n_111\,
      PCOUT(41) => \red4__3_n_112\,
      PCOUT(40) => \red4__3_n_113\,
      PCOUT(39) => \red4__3_n_114\,
      PCOUT(38) => \red4__3_n_115\,
      PCOUT(37) => \red4__3_n_116\,
      PCOUT(36) => \red4__3_n_117\,
      PCOUT(35) => \red4__3_n_118\,
      PCOUT(34) => \red4__3_n_119\,
      PCOUT(33) => \red4__3_n_120\,
      PCOUT(32) => \red4__3_n_121\,
      PCOUT(31) => \red4__3_n_122\,
      PCOUT(30) => \red4__3_n_123\,
      PCOUT(29) => \red4__3_n_124\,
      PCOUT(28) => \red4__3_n_125\,
      PCOUT(27) => \red4__3_n_126\,
      PCOUT(26) => \red4__3_n_127\,
      PCOUT(25) => \red4__3_n_128\,
      PCOUT(24) => \red4__3_n_129\,
      PCOUT(23) => \red4__3_n_130\,
      PCOUT(22) => \red4__3_n_131\,
      PCOUT(21) => \red4__3_n_132\,
      PCOUT(20) => \red4__3_n_133\,
      PCOUT(19) => \red4__3_n_134\,
      PCOUT(18) => \red4__3_n_135\,
      PCOUT(17) => \red4__3_n_136\,
      PCOUT(16) => \red4__3_n_137\,
      PCOUT(15) => \red4__3_n_138\,
      PCOUT(14) => \red4__3_n_139\,
      PCOUT(13) => \red4__3_n_140\,
      PCOUT(12) => \red4__3_n_141\,
      PCOUT(11) => \red4__3_n_142\,
      PCOUT(10) => \red4__3_n_143\,
      PCOUT(9) => \red4__3_n_144\,
      PCOUT(8) => \red4__3_n_145\,
      PCOUT(7) => \red4__3_n_146\,
      PCOUT(6) => \red4__3_n_147\,
      PCOUT(5) => \red4__3_n_148\,
      PCOUT(4) => \red4__3_n_149\,
      PCOUT(3) => \red4__3_n_150\,
      PCOUT(2) => \red4__3_n_151\,
      PCOUT(1) => \red4__3_n_152\,
      PCOUT(0) => \red4__3_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red4__3_UNDERFLOW_UNCONNECTED\
    );
\red4__3_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__3_i_2_n_0\,
      CO(3) => \NLW_red4__3_i_1_CO_UNCONNECTED\(3),
      CO(2) => \red4__3_i_1_n_1\,
      CO(1) => \red4__3_i_1_n_2\,
      CO(0) => \red4__3_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \red4__3_i_9_n_5\,
      DI(1) => \red4__3_i_9_n_6\,
      DI(0) => \red4__3_i_9_n_7\,
      O(3) => \red4__3_i_1_n_4\,
      O(2) => \red4__3_i_1_n_5\,
      O(1) => \red4__3_i_1_n_6\,
      O(0) => \red4__3_i_1_n_7\,
      S(3) => \red4__3_i_10_n_0\,
      S(2) => \red4__3_i_11_n_0\,
      S(1) => \red4__3_i_12_n_0\,
      S(0) => \red4__3_i_13_n_0\
    );
\red4__3_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__3_i_9_n_4\,
      I1 => \red4__3_i_49_n_4\,
      O => \red4__3_i_10_n_0\
    );
\red4__3_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__3_i_9_n_5\,
      I1 => \red4__3_i_49_n_5\,
      O => \red4__3_i_11_n_0\
    );
\red4__3_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__3_i_9_n_6\,
      I1 => \red4__3_i_49_n_6\,
      O => \red4__3_i_12_n_0\
    );
\red4__3_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__3_i_9_n_7\,
      I1 => \red4__3_i_49_n_7\,
      O => \red4__3_i_13_n_0\
    );
\red4__3_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__3_i_19_n_0\,
      CO(3) => \red4__3_i_14_n_0\,
      CO(2) => \red4__3_i_14_n_1\,
      CO(1) => \red4__3_i_14_n_2\,
      CO(0) => \red4__3_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \red6__22_n_63\,
      DI(2) => \red6__22_n_64\,
      DI(1) => \red6__22_n_65\,
      DI(0) => \red6__22_n_66\,
      O(3) => \red4__3_i_14_n_4\,
      O(2) => \red4__3_i_14_n_5\,
      O(1) => \red4__3_i_14_n_6\,
      O(0) => \red4__3_i_14_n_7\,
      S(3) => \red4__3_i_50_n_0\,
      S(2) => \red4__3_i_51_n_0\,
      S(1) => \red4__3_i_52_n_0\,
      S(0) => \red4__3_i_53_n_0\
    );
\red4__3_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__3_i_14_n_4\,
      I1 => \red4__3_i_54_n_4\,
      O => \red4__3_i_15_n_0\
    );
\red4__3_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__3_i_14_n_5\,
      I1 => \red4__3_i_54_n_5\,
      O => \red4__3_i_16_n_0\
    );
\red4__3_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__3_i_14_n_6\,
      I1 => \red4__3_i_54_n_6\,
      O => \red4__3_i_17_n_0\
    );
\red4__3_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__3_i_14_n_7\,
      I1 => \red4__3_i_54_n_7\,
      O => \red4__3_i_18_n_0\
    );
\red4__3_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__3_i_24_n_0\,
      CO(3) => \red4__3_i_19_n_0\,
      CO(2) => \red4__3_i_19_n_1\,
      CO(1) => \red4__3_i_19_n_2\,
      CO(0) => \red4__3_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \red6__22_n_67\,
      DI(2) => \red6__22_n_68\,
      DI(1) => \red6__22_n_69\,
      DI(0) => \red6__22_n_70\,
      O(3) => \red4__3_i_19_n_4\,
      O(2) => \red4__3_i_19_n_5\,
      O(1) => \red4__3_i_19_n_6\,
      O(0) => \red4__3_i_19_n_7\,
      S(3) => \red4__3_i_55_n_0\,
      S(2) => \red4__3_i_56_n_0\,
      S(1) => \red4__3_i_57_n_0\,
      S(0) => \red4__3_i_58_n_0\
    );
\red4__3_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__3_i_3_n_0\,
      CO(3) => \red4__3_i_2_n_0\,
      CO(2) => \red4__3_i_2_n_1\,
      CO(1) => \red4__3_i_2_n_2\,
      CO(0) => \red4__3_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \red4__3_i_14_n_4\,
      DI(2) => \red4__3_i_14_n_5\,
      DI(1) => \red4__3_i_14_n_6\,
      DI(0) => \red4__3_i_14_n_7\,
      O(3) => \red4__3_i_2_n_4\,
      O(2) => \red4__3_i_2_n_5\,
      O(1) => \red4__3_i_2_n_6\,
      O(0) => \red4__3_i_2_n_7\,
      S(3) => \red4__3_i_15_n_0\,
      S(2) => \red4__3_i_16_n_0\,
      S(1) => \red4__3_i_17_n_0\,
      S(0) => \red4__3_i_18_n_0\
    );
\red4__3_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__3_i_19_n_4\,
      I1 => \red4__3_i_59_n_4\,
      O => \red4__3_i_20_n_0\
    );
\red4__3_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__3_i_19_n_5\,
      I1 => \red4__3_i_59_n_5\,
      O => \red4__3_i_21_n_0\
    );
\red4__3_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__3_i_19_n_6\,
      I1 => \red4__3_i_59_n_6\,
      O => \red4__3_i_22_n_0\
    );
\red4__3_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__3_i_19_n_7\,
      I1 => \red4__3_i_59_n_7\,
      O => \red4__3_i_23_n_0\
    );
\red4__3_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__4_i_4_n_0\,
      CO(3) => \red4__3_i_24_n_0\,
      CO(2) => \red4__3_i_24_n_1\,
      CO(1) => \red4__3_i_24_n_2\,
      CO(0) => \red4__3_i_24_n_3\,
      CYINIT => '0',
      DI(3) => \red6__22_n_71\,
      DI(2) => \red6__22_n_72\,
      DI(1) => \red6__22_n_73\,
      DI(0) => \red6__22_n_74\,
      O(3) => \red4__3_i_24_n_4\,
      O(2) => \red4__3_i_24_n_5\,
      O(1) => \red4__3_i_24_n_6\,
      O(0) => \red4__3_i_24_n_7\,
      S(3) => \red4__3_i_60_n_0\,
      S(2) => \red4__3_i_61_n_0\,
      S(1) => \red4__3_i_62_n_0\,
      S(0) => \red4__3_i_63_n_0\
    );
\red4__3_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__3_i_24_n_4\,
      I1 => \red4__3_i_64_n_4\,
      O => \red4__3_i_25_n_0\
    );
\red4__3_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__3_i_24_n_5\,
      I1 => \red4__3_i_64_n_5\,
      O => \red4__3_i_26_n_0\
    );
\red4__3_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__3_i_24_n_6\,
      I1 => \red4__3_i_64_n_6\,
      O => \red4__3_i_27_n_0\
    );
\red4__3_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__3_i_24_n_7\,
      I1 => \red4__3_i_64_n_7\,
      O => \red4__3_i_28_n_0\
    );
\red4__3_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__13_n_90\,
      I1 => \red6__9_n_90\,
      O => \red4__3_i_29_n_0\
    );
\red4__3_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__3_i_4_n_0\,
      CO(3) => \red4__3_i_3_n_0\,
      CO(2) => \red4__3_i_3_n_1\,
      CO(1) => \red4__3_i_3_n_2\,
      CO(0) => \red4__3_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \red4__3_i_19_n_4\,
      DI(2) => \red4__3_i_19_n_5\,
      DI(1) => \red4__3_i_19_n_6\,
      DI(0) => \red4__3_i_19_n_7\,
      O(3) => \red4__3_i_3_n_4\,
      O(2) => \red4__3_i_3_n_5\,
      O(1) => \red4__3_i_3_n_6\,
      O(0) => \red4__3_i_3_n_7\,
      S(3) => \red4__3_i_20_n_0\,
      S(2) => \red4__3_i_21_n_0\,
      S(1) => \red4__3_i_22_n_0\,
      S(0) => \red4__3_i_23_n_0\
    );
\red4__3_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__13_n_91\,
      I1 => \red6__9_n_91\,
      O => \red4__3_i_30_n_0\
    );
\red4__3_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__13_n_92\,
      I1 => \red6__9_n_92\,
      O => \red4__3_i_31_n_0\
    );
\red4__3_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__13_n_93\,
      I1 => \red6__9_n_93\,
      O => \red4__3_i_32_n_0\
    );
\red4__3_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__13_n_94\,
      I1 => \red6__9_n_94\,
      O => \red4__3_i_33_n_0\
    );
\red4__3_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__13_n_95\,
      I1 => \red6__9_n_95\,
      O => \red4__3_i_34_n_0\
    );
\red4__3_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__13_n_96\,
      I1 => \red6__9_n_96\,
      O => \red4__3_i_35_n_0\
    );
\red4__3_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__13_n_97\,
      I1 => \red6__9_n_97\,
      O => \red4__3_i_36_n_0\
    );
\red4__3_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__13_n_98\,
      I1 => \red6__9_n_98\,
      O => \red4__3_i_37_n_0\
    );
\red4__3_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__13_n_99\,
      I1 => \red6__9_n_99\,
      O => \red4__3_i_38_n_0\
    );
\red4__3_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__13_n_100\,
      I1 => \red6__9_n_100\,
      O => \red4__3_i_39_n_0\
    );
\red4__3_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__4_i_1_n_0\,
      CO(3) => \red4__3_i_4_n_0\,
      CO(2) => \red4__3_i_4_n_1\,
      CO(1) => \red4__3_i_4_n_2\,
      CO(0) => \red4__3_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \red4__3_i_24_n_4\,
      DI(2) => \red4__3_i_24_n_5\,
      DI(1) => \red4__3_i_24_n_6\,
      DI(0) => \red4__3_i_24_n_7\,
      O(3) => \red4__3_i_4_n_4\,
      O(2) => \red4__3_i_4_n_5\,
      O(1) => \red4__3_i_4_n_6\,
      O(0) => \red4__3_i_4_n_7\,
      S(3) => \red4__3_i_25_n_0\,
      S(2) => \red4__3_i_26_n_0\,
      S(1) => \red4__3_i_27_n_0\,
      S(0) => \red4__3_i_28_n_0\
    );
\red4__3_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__13_n_101\,
      I1 => \red6__9_n_101\,
      O => \red4__3_i_40_n_0\
    );
\red4__3_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__13_n_102\,
      I1 => \red6__9_n_102\,
      O => \red4__3_i_41_n_0\
    );
\red4__3_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__13_n_103\,
      I1 => \red6__9_n_103\,
      O => \red4__3_i_42_n_0\
    );
\red4__3_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__13_n_104\,
      I1 => \red6__9_n_104\,
      O => \red4__3_i_43_n_0\
    );
\red4__3_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red6__13_n_105\,
      I1 => \red6__9_n_105\,
      O => \red4__3_i_44_n_0\
    );
\red4__3_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_59\,
      I1 => \red6__20_n_76\,
      O => \red4__3_i_45_n_0\
    );
\red4__3_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_60\,
      I1 => \red6__20_n_77\,
      O => \red4__3_i_46_n_0\
    );
\red4__3_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_61\,
      I1 => \red6__20_n_78\,
      O => \red4__3_i_47_n_0\
    );
\red4__3_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_62\,
      I1 => \red6__20_n_79\,
      O => \red4__3_i_48_n_0\
    );
\red4__3_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__3_i_54_n_0\,
      CO(3) => \NLW_red4__3_i_49_CO_UNCONNECTED\(3),
      CO(2) => \red4__3_i_49_n_1\,
      CO(1) => \red4__3_i_49_n_2\,
      CO(0) => \red4__3_i_49_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \red6__18_n_60\,
      DI(1) => \red6__18_n_61\,
      DI(0) => \red6__18_n_62\,
      O(3) => \red4__3_i_49_n_4\,
      O(2) => \red4__3_i_49_n_5\,
      O(1) => \red4__3_i_49_n_6\,
      O(0) => \red4__3_i_49_n_7\,
      S(3) => \red4__3_i_65_n_0\,
      S(2) => \red4__3_i_66_n_0\,
      S(1) => \red4__3_i_67_n_0\,
      S(0) => \red4__3_i_68_n_0\
    );
\red4__3_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__3_i_6_n_0\,
      CO(3) => \red4__3_i_5_n_0\,
      CO(2) => \red4__3_i_5_n_1\,
      CO(1) => \red4__3_i_5_n_2\,
      CO(0) => \red4__3_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \red6__13_n_90\,
      DI(2) => \red6__13_n_91\,
      DI(1) => \red6__13_n_92\,
      DI(0) => \red6__13_n_93\,
      O(3) => \red4__3_i_5_n_4\,
      O(2) => \red4__3_i_5_n_5\,
      O(1) => \red4__3_i_5_n_6\,
      O(0) => \red4__3_i_5_n_7\,
      S(3) => \red4__3_i_29_n_0\,
      S(2) => \red4__3_i_30_n_0\,
      S(1) => \red4__3_i_31_n_0\,
      S(0) => \red4__3_i_32_n_0\
    );
\red4__3_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_63\,
      I1 => \red6__20_n_80\,
      O => \red4__3_i_50_n_0\
    );
\red4__3_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_64\,
      I1 => \red6__20_n_81\,
      O => \red4__3_i_51_n_0\
    );
\red4__3_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_65\,
      I1 => \red6__20_n_82\,
      O => \red4__3_i_52_n_0\
    );
\red4__3_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_66\,
      I1 => \red6__20_n_83\,
      O => \red4__3_i_53_n_0\
    );
\red4__3_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__3_i_59_n_0\,
      CO(3) => \red4__3_i_54_n_0\,
      CO(2) => \red4__3_i_54_n_1\,
      CO(1) => \red4__3_i_54_n_2\,
      CO(0) => \red4__3_i_54_n_3\,
      CYINIT => '0',
      DI(3) => \red6__18_n_63\,
      DI(2) => \red6__18_n_64\,
      DI(1) => \red6__18_n_65\,
      DI(0) => \red6__18_n_66\,
      O(3) => \red4__3_i_54_n_4\,
      O(2) => \red4__3_i_54_n_5\,
      O(1) => \red4__3_i_54_n_6\,
      O(0) => \red4__3_i_54_n_7\,
      S(3) => \red4__3_i_69_n_0\,
      S(2) => \red4__3_i_70_n_0\,
      S(1) => \red4__3_i_71_n_0\,
      S(0) => \red4__3_i_72_n_0\
    );
\red4__3_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_67\,
      I1 => \red6__20_n_84\,
      O => \red4__3_i_55_n_0\
    );
\red4__3_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_68\,
      I1 => \red6__20_n_85\,
      O => \red4__3_i_56_n_0\
    );
\red4__3_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_69\,
      I1 => \red6__20_n_86\,
      O => \red4__3_i_57_n_0\
    );
\red4__3_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_70\,
      I1 => \red6__20_n_87\,
      O => \red4__3_i_58_n_0\
    );
\red4__3_i_59\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__3_i_64_n_0\,
      CO(3) => \red4__3_i_59_n_0\,
      CO(2) => \red4__3_i_59_n_1\,
      CO(1) => \red4__3_i_59_n_2\,
      CO(0) => \red4__3_i_59_n_3\,
      CYINIT => '0',
      DI(3) => \red6__18_n_67\,
      DI(2) => \red6__18_n_68\,
      DI(1) => \red6__18_n_69\,
      DI(0) => \red6__18_n_70\,
      O(3) => \red4__3_i_59_n_4\,
      O(2) => \red4__3_i_59_n_5\,
      O(1) => \red4__3_i_59_n_6\,
      O(0) => \red4__3_i_59_n_7\,
      S(3) => \red4__3_i_73_n_0\,
      S(2) => \red4__3_i_74_n_0\,
      S(1) => \red4__3_i_75_n_0\,
      S(0) => \red4__3_i_76_n_0\
    );
\red4__3_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__3_i_7_n_0\,
      CO(3) => \red4__3_i_6_n_0\,
      CO(2) => \red4__3_i_6_n_1\,
      CO(1) => \red4__3_i_6_n_2\,
      CO(0) => \red4__3_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \red6__13_n_94\,
      DI(2) => \red6__13_n_95\,
      DI(1) => \red6__13_n_96\,
      DI(0) => \red6__13_n_97\,
      O(3) => \red4__3_i_6_n_4\,
      O(2) => \red4__3_i_6_n_5\,
      O(1) => \red4__3_i_6_n_6\,
      O(0) => \red4__3_i_6_n_7\,
      S(3) => \red4__3_i_33_n_0\,
      S(2) => \red4__3_i_34_n_0\,
      S(1) => \red4__3_i_35_n_0\,
      S(0) => \red4__3_i_36_n_0\
    );
\red4__3_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_71\,
      I1 => \red6__20_n_88\,
      O => \red4__3_i_60_n_0\
    );
\red4__3_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_72\,
      I1 => \red6__20_n_89\,
      O => \red4__3_i_61_n_0\
    );
\red4__3_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_73\,
      I1 => \red6__20_n_90\,
      O => \red4__3_i_62_n_0\
    );
\red4__3_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_74\,
      I1 => \red6__20_n_91\,
      O => \red4__3_i_63_n_0\
    );
\red4__3_i_64\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__4_i_23_n_0\,
      CO(3) => \red4__3_i_64_n_0\,
      CO(2) => \red4__3_i_64_n_1\,
      CO(1) => \red4__3_i_64_n_2\,
      CO(0) => \red4__3_i_64_n_3\,
      CYINIT => '0',
      DI(3) => \red6__18_n_71\,
      DI(2) => \red6__18_n_72\,
      DI(1) => \red6__18_n_73\,
      DI(0) => \red6__18_n_74\,
      O(3) => \red4__3_i_64_n_4\,
      O(2) => \red4__3_i_64_n_5\,
      O(1) => \red4__3_i_64_n_6\,
      O(0) => \red4__3_i_64_n_7\,
      S(3) => \red4__3_i_77_n_0\,
      S(2) => \red4__3_i_78_n_0\,
      S(1) => \red4__3_i_79_n_0\,
      S(0) => \red4__3_i_80_n_0\
    );
\red4__3_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_59\,
      I1 => \red6__16_n_76\,
      O => \red4__3_i_65_n_0\
    );
\red4__3_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_60\,
      I1 => \red6__16_n_77\,
      O => \red4__3_i_66_n_0\
    );
\red4__3_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_61\,
      I1 => \red6__16_n_78\,
      O => \red4__3_i_67_n_0\
    );
\red4__3_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_62\,
      I1 => \red6__16_n_79\,
      O => \red4__3_i_68_n_0\
    );
\red4__3_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_63\,
      I1 => \red6__16_n_80\,
      O => \red4__3_i_69_n_0\
    );
\red4__3_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__3_i_8_n_0\,
      CO(3) => \red4__3_i_7_n_0\,
      CO(2) => \red4__3_i_7_n_1\,
      CO(1) => \red4__3_i_7_n_2\,
      CO(0) => \red4__3_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \red6__13_n_98\,
      DI(2) => \red6__13_n_99\,
      DI(1) => \red6__13_n_100\,
      DI(0) => \red6__13_n_101\,
      O(3) => \red4__3_i_7_n_4\,
      O(2) => \red4__3_i_7_n_5\,
      O(1) => \red4__3_i_7_n_6\,
      O(0) => \red4__3_i_7_n_7\,
      S(3) => \red4__3_i_37_n_0\,
      S(2) => \red4__3_i_38_n_0\,
      S(1) => \red4__3_i_39_n_0\,
      S(0) => \red4__3_i_40_n_0\
    );
\red4__3_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_64\,
      I1 => \red6__16_n_81\,
      O => \red4__3_i_70_n_0\
    );
\red4__3_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_65\,
      I1 => \red6__16_n_82\,
      O => \red4__3_i_71_n_0\
    );
\red4__3_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_66\,
      I1 => \red6__16_n_83\,
      O => \red4__3_i_72_n_0\
    );
\red4__3_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_67\,
      I1 => \red6__16_n_84\,
      O => \red4__3_i_73_n_0\
    );
\red4__3_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_68\,
      I1 => \red6__16_n_85\,
      O => \red4__3_i_74_n_0\
    );
\red4__3_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_69\,
      I1 => \red6__16_n_86\,
      O => \red4__3_i_75_n_0\
    );
\red4__3_i_76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_70\,
      I1 => \red6__16_n_87\,
      O => \red4__3_i_76_n_0\
    );
\red4__3_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_71\,
      I1 => \red6__16_n_88\,
      O => \red4__3_i_77_n_0\
    );
\red4__3_i_78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_72\,
      I1 => \red6__16_n_89\,
      O => \red4__3_i_78_n_0\
    );
\red4__3_i_79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_73\,
      I1 => \red6__16_n_90\,
      O => \red4__3_i_79_n_0\
    );
\red4__3_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red4__3_i_8_n_0\,
      CO(2) => \red4__3_i_8_n_1\,
      CO(1) => \red4__3_i_8_n_2\,
      CO(0) => \red4__3_i_8_n_3\,
      CYINIT => '1',
      DI(3) => \red6__13_n_102\,
      DI(2) => \red6__13_n_103\,
      DI(1) => \red6__13_n_104\,
      DI(0) => \red6__13_n_105\,
      O(3) => \red4__3_i_8_n_4\,
      O(2) => \red4__3_i_8_n_5\,
      O(1) => \red4__3_i_8_n_6\,
      O(0) => \red4__3_i_8_n_7\,
      S(3) => \red4__3_i_41_n_0\,
      S(2) => \red4__3_i_42_n_0\,
      S(1) => \red4__3_i_43_n_0\,
      S(0) => \red4__3_i_44_n_0\
    );
\red4__3_i_80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_74\,
      I1 => \red6__16_n_91\,
      O => \red4__3_i_80_n_0\
    );
\red4__3_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__3_i_14_n_0\,
      CO(3) => \NLW_red4__3_i_9_CO_UNCONNECTED\(3),
      CO(2) => \red4__3_i_9_n_1\,
      CO(1) => \red4__3_i_9_n_2\,
      CO(0) => \red4__3_i_9_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \red6__22_n_60\,
      DI(1) => \red6__22_n_61\,
      DI(0) => \red6__22_n_62\,
      O(3) => \red4__3_i_9_n_4\,
      O(2) => \red4__3_i_9_n_5\,
      O(1) => \red4__3_i_9_n_6\,
      O(0) => \red4__3_i_9_n_7\,
      S(3) => \red4__3_i_45_n_0\,
      S(2) => \red4__3_i_46_n_0\,
      S(1) => \red4__3_i_47_n_0\,
      S(0) => \red4__3_i_48_n_0\
    );
\red4__4\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 13) => B"00000000000000000",
      A(12) => \red4__1_i_1_n_6\,
      A(11) => \red4__1_i_1_n_7\,
      A(10) => \red4__1_i_2_n_4\,
      A(9) => \red4__1_i_2_n_5\,
      A(8) => \red4__1_i_2_n_6\,
      A(7) => \red4__1_i_2_n_7\,
      A(6) => \red4__1_i_3_n_4\,
      A(5) => \red4__1_i_3_n_5\,
      A(4) => \red4__1_i_3_n_6\,
      A(3) => \red4__1_i_3_n_7\,
      A(2) => \red4__1_i_4_n_4\,
      A(1) => \red4__1_i_4_n_5\,
      A(0) => \red4__1_i_4_n_6\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_red4__4_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 13) => B"00000",
      B(12) => \red4__4_i_1_n_5\,
      B(11) => \red4__4_i_1_n_6\,
      B(10) => \red4__4_i_1_n_7\,
      B(9) => \red4__4_i_2_n_4\,
      B(8) => \red4__4_i_2_n_5\,
      B(7) => \red4__4_i_2_n_6\,
      B(6) => \red4__4_i_2_n_7\,
      B(5) => \red4__4_i_3_n_4\,
      B(4) => \red4__4_i_3_n_5\,
      B(3) => \red4__4_i_3_n_6\,
      B(2) => \red4__4_i_3_n_7\,
      B(1) => red4_i_1_n_4,
      B(0) => red4_i_1_n_5,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red4__4_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red4__4_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red4__4_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red4__4_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_red4__4_OVERFLOW_UNCONNECTED\,
      P(47 downto 13) => \NLW_red4__4_P_UNCONNECTED\(47 downto 13),
      P(12 downto 0) => \p_2_in__0\(63 downto 51),
      PATTERNBDETECT => \NLW_red4__4_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red4__4_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \red4__3_n_106\,
      PCIN(46) => \red4__3_n_107\,
      PCIN(45) => \red4__3_n_108\,
      PCIN(44) => \red4__3_n_109\,
      PCIN(43) => \red4__3_n_110\,
      PCIN(42) => \red4__3_n_111\,
      PCIN(41) => \red4__3_n_112\,
      PCIN(40) => \red4__3_n_113\,
      PCIN(39) => \red4__3_n_114\,
      PCIN(38) => \red4__3_n_115\,
      PCIN(37) => \red4__3_n_116\,
      PCIN(36) => \red4__3_n_117\,
      PCIN(35) => \red4__3_n_118\,
      PCIN(34) => \red4__3_n_119\,
      PCIN(33) => \red4__3_n_120\,
      PCIN(32) => \red4__3_n_121\,
      PCIN(31) => \red4__3_n_122\,
      PCIN(30) => \red4__3_n_123\,
      PCIN(29) => \red4__3_n_124\,
      PCIN(28) => \red4__3_n_125\,
      PCIN(27) => \red4__3_n_126\,
      PCIN(26) => \red4__3_n_127\,
      PCIN(25) => \red4__3_n_128\,
      PCIN(24) => \red4__3_n_129\,
      PCIN(23) => \red4__3_n_130\,
      PCIN(22) => \red4__3_n_131\,
      PCIN(21) => \red4__3_n_132\,
      PCIN(20) => \red4__3_n_133\,
      PCIN(19) => \red4__3_n_134\,
      PCIN(18) => \red4__3_n_135\,
      PCIN(17) => \red4__3_n_136\,
      PCIN(16) => \red4__3_n_137\,
      PCIN(15) => \red4__3_n_138\,
      PCIN(14) => \red4__3_n_139\,
      PCIN(13) => \red4__3_n_140\,
      PCIN(12) => \red4__3_n_141\,
      PCIN(11) => \red4__3_n_142\,
      PCIN(10) => \red4__3_n_143\,
      PCIN(9) => \red4__3_n_144\,
      PCIN(8) => \red4__3_n_145\,
      PCIN(7) => \red4__3_n_146\,
      PCIN(6) => \red4__3_n_147\,
      PCIN(5) => \red4__3_n_148\,
      PCIN(4) => \red4__3_n_149\,
      PCIN(3) => \red4__3_n_150\,
      PCIN(2) => \red4__3_n_151\,
      PCIN(1) => \red4__3_n_152\,
      PCIN(0) => \red4__3_n_153\,
      PCOUT(47 downto 0) => \NLW_red4__4_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red4__4_UNDERFLOW_UNCONNECTED\
    );
\red4__4_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__4_i_2_n_0\,
      CO(3) => \red4__4_i_1_n_0\,
      CO(2) => \red4__4_i_1_n_1\,
      CO(1) => \red4__4_i_1_n_2\,
      CO(0) => \red4__4_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \red4__4_i_4_n_4\,
      DI(2) => \red4__4_i_4_n_5\,
      DI(1) => \red4__4_i_4_n_6\,
      DI(0) => \red4__4_i_4_n_7\,
      O(3) => \red4__4_i_1_n_4\,
      O(2) => \red4__4_i_1_n_5\,
      O(1) => \red4__4_i_1_n_6\,
      O(0) => \red4__4_i_1_n_7\,
      S(3) => \red4__4_i_5_n_0\,
      S(2) => \red4__4_i_6_n_0\,
      S(1) => \red4__4_i_7_n_0\,
      S(0) => \red4__4_i_8_n_0\
    );
\red4__4_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__4_i_9_n_4\,
      I1 => \red4__4_i_28_n_4\,
      O => \red4__4_i_10_n_0\
    );
\red4__4_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__4_i_9_n_5\,
      I1 => \red4__4_i_28_n_5\,
      O => \red4__4_i_11_n_0\
    );
\red4__4_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__4_i_9_n_6\,
      I1 => \red4__4_i_28_n_6\,
      O => \red4__4_i_12_n_0\
    );
\red4__4_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__4_i_9_n_7\,
      I1 => \red4__4_i_28_n_7\,
      O => \red4__4_i_13_n_0\
    );
\red4__4_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => red4_i_11_n_0,
      CO(3) => \red4__4_i_14_n_0\,
      CO(2) => \red4__4_i_14_n_1\,
      CO(1) => \red4__4_i_14_n_2\,
      CO(0) => \red4__4_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \red6__22_n_83\,
      DI(2) => \red6__22_n_84\,
      DI(1) => \red6__22_n_85\,
      DI(0) => \red6__22_n_86\,
      O(3) => \red4__4_i_14_n_4\,
      O(2) => \red4__4_i_14_n_5\,
      O(1) => \red4__4_i_14_n_6\,
      O(0) => \red4__4_i_14_n_7\,
      S(3) => \red4__4_i_29_n_0\,
      S(2) => \red4__4_i_30_n_0\,
      S(1) => \red4__4_i_31_n_0\,
      S(0) => \red4__4_i_32_n_0\
    );
\red4__4_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__4_i_14_n_4\,
      I1 => \red4__4_i_33_n_4\,
      O => \red4__4_i_15_n_0\
    );
\red4__4_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__4_i_14_n_5\,
      I1 => \red4__4_i_33_n_5\,
      O => \red4__4_i_16_n_0\
    );
\red4__4_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__4_i_14_n_6\,
      I1 => \red4__4_i_33_n_6\,
      O => \red4__4_i_17_n_0\
    );
\red4__4_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__4_i_14_n_7\,
      I1 => \red4__4_i_33_n_7\,
      O => \red4__4_i_18_n_0\
    );
\red4__4_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_75\,
      I1 => \red6__20_n_92\,
      O => \red4__4_i_19_n_0\
    );
\red4__4_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__4_i_3_n_0\,
      CO(3) => \red4__4_i_2_n_0\,
      CO(2) => \red4__4_i_2_n_1\,
      CO(1) => \red4__4_i_2_n_2\,
      CO(0) => \red4__4_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \red4__4_i_9_n_4\,
      DI(2) => \red4__4_i_9_n_5\,
      DI(1) => \red4__4_i_9_n_6\,
      DI(0) => \red4__4_i_9_n_7\,
      O(3) => \red4__4_i_2_n_4\,
      O(2) => \red4__4_i_2_n_5\,
      O(1) => \red4__4_i_2_n_6\,
      O(0) => \red4__4_i_2_n_7\,
      S(3) => \red4__4_i_10_n_0\,
      S(2) => \red4__4_i_11_n_0\,
      S(1) => \red4__4_i_12_n_0\,
      S(0) => \red4__4_i_13_n_0\
    );
\red4__4_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_76\,
      I1 => \red6__20_n_93\,
      O => \red4__4_i_20_n_0\
    );
\red4__4_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_77\,
      I1 => \red6__20_n_94\,
      O => \red4__4_i_21_n_0\
    );
\red4__4_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_78\,
      I1 => \red6__20_n_95\,
      O => \red4__4_i_22_n_0\
    );
\red4__4_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__4_i_28_n_0\,
      CO(3) => \red4__4_i_23_n_0\,
      CO(2) => \red4__4_i_23_n_1\,
      CO(1) => \red4__4_i_23_n_2\,
      CO(0) => \red4__4_i_23_n_3\,
      CYINIT => '0',
      DI(3) => \red6__18_n_75\,
      DI(2) => \red6__18_n_76\,
      DI(1) => \red6__18_n_77\,
      DI(0) => \red6__18_n_78\,
      O(3) => \red4__4_i_23_n_4\,
      O(2) => \red4__4_i_23_n_5\,
      O(1) => \red4__4_i_23_n_6\,
      O(0) => \red4__4_i_23_n_7\,
      S(3) => \red4__4_i_34_n_0\,
      S(2) => \red4__4_i_35_n_0\,
      S(1) => \red4__4_i_36_n_0\,
      S(0) => \red4__4_i_37_n_0\
    );
\red4__4_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_79\,
      I1 => \red6__20_n_96\,
      O => \red4__4_i_24_n_0\
    );
\red4__4_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_80\,
      I1 => \red6__20_n_97\,
      O => \red4__4_i_25_n_0\
    );
\red4__4_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_81\,
      I1 => \red6__20_n_98\,
      O => \red4__4_i_26_n_0\
    );
\red4__4_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_82\,
      I1 => \red6__20_n_99\,
      O => \red4__4_i_27_n_0\
    );
\red4__4_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__4_i_33_n_0\,
      CO(3) => \red4__4_i_28_n_0\,
      CO(2) => \red4__4_i_28_n_1\,
      CO(1) => \red4__4_i_28_n_2\,
      CO(0) => \red4__4_i_28_n_3\,
      CYINIT => '0',
      DI(3) => \red6__18_n_79\,
      DI(2) => \red6__18_n_80\,
      DI(1) => \red6__18_n_81\,
      DI(0) => \red6__18_n_82\,
      O(3) => \red4__4_i_28_n_4\,
      O(2) => \red4__4_i_28_n_5\,
      O(1) => \red4__4_i_28_n_6\,
      O(0) => \red4__4_i_28_n_7\,
      S(3) => \red4__4_i_38_n_0\,
      S(2) => \red4__4_i_39_n_0\,
      S(1) => \red4__4_i_40_n_0\,
      S(0) => \red4__4_i_41_n_0\
    );
\red4__4_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_83\,
      I1 => \red6__20_n_100\,
      O => \red4__4_i_29_n_0\
    );
\red4__4_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => red4_i_1_n_0,
      CO(3) => \red4__4_i_3_n_0\,
      CO(2) => \red4__4_i_3_n_1\,
      CO(1) => \red4__4_i_3_n_2\,
      CO(0) => \red4__4_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \red4__4_i_14_n_4\,
      DI(2) => \red4__4_i_14_n_5\,
      DI(1) => \red4__4_i_14_n_6\,
      DI(0) => \red4__4_i_14_n_7\,
      O(3) => \red4__4_i_3_n_4\,
      O(2) => \red4__4_i_3_n_5\,
      O(1) => \red4__4_i_3_n_6\,
      O(0) => \red4__4_i_3_n_7\,
      S(3) => \red4__4_i_15_n_0\,
      S(2) => \red4__4_i_16_n_0\,
      S(1) => \red4__4_i_17_n_0\,
      S(0) => \red4__4_i_18_n_0\
    );
\red4__4_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_84\,
      I1 => \red6__20_n_101\,
      O => \red4__4_i_30_n_0\
    );
\red4__4_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_85\,
      I1 => \red6__20_n_102\,
      O => \red4__4_i_31_n_0\
    );
\red4__4_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_86\,
      I1 => \red6__20_n_103\,
      O => \red4__4_i_32_n_0\
    );
\red4__4_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => red4_i_65_n_0,
      CO(3) => \red4__4_i_33_n_0\,
      CO(2) => \red4__4_i_33_n_1\,
      CO(1) => \red4__4_i_33_n_2\,
      CO(0) => \red4__4_i_33_n_3\,
      CYINIT => '0',
      DI(3) => \red6__18_n_83\,
      DI(2) => \red6__18_n_84\,
      DI(1) => \red6__18_n_85\,
      DI(0) => \red6__18_n_86\,
      O(3) => \red4__4_i_33_n_4\,
      O(2) => \red4__4_i_33_n_5\,
      O(1) => \red4__4_i_33_n_6\,
      O(0) => \red4__4_i_33_n_7\,
      S(3) => \red4__4_i_42_n_0\,
      S(2) => \red4__4_i_43_n_0\,
      S(1) => \red4__4_i_44_n_0\,
      S(0) => \red4__4_i_45_n_0\
    );
\red4__4_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_75\,
      I1 => \red6__16_n_92\,
      O => \red4__4_i_34_n_0\
    );
\red4__4_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_76\,
      I1 => \red6__16_n_93\,
      O => \red4__4_i_35_n_0\
    );
\red4__4_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_77\,
      I1 => \red6__16_n_94\,
      O => \red4__4_i_36_n_0\
    );
\red4__4_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_78\,
      I1 => \red6__16_n_95\,
      O => \red4__4_i_37_n_0\
    );
\red4__4_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_79\,
      I1 => \red6__16_n_96\,
      O => \red4__4_i_38_n_0\
    );
\red4__4_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_80\,
      I1 => \red6__16_n_97\,
      O => \red4__4_i_39_n_0\
    );
\red4__4_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__4_i_9_n_0\,
      CO(3) => \red4__4_i_4_n_0\,
      CO(2) => \red4__4_i_4_n_1\,
      CO(1) => \red4__4_i_4_n_2\,
      CO(0) => \red4__4_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \red6__22_n_75\,
      DI(2) => \red6__22_n_76\,
      DI(1) => \red6__22_n_77\,
      DI(0) => \red6__22_n_78\,
      O(3) => \red4__4_i_4_n_4\,
      O(2) => \red4__4_i_4_n_5\,
      O(1) => \red4__4_i_4_n_6\,
      O(0) => \red4__4_i_4_n_7\,
      S(3) => \red4__4_i_19_n_0\,
      S(2) => \red4__4_i_20_n_0\,
      S(1) => \red4__4_i_21_n_0\,
      S(0) => \red4__4_i_22_n_0\
    );
\red4__4_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_81\,
      I1 => \red6__16_n_98\,
      O => \red4__4_i_40_n_0\
    );
\red4__4_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_82\,
      I1 => \red6__16_n_99\,
      O => \red4__4_i_41_n_0\
    );
\red4__4_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_83\,
      I1 => \red6__16_n_100\,
      O => \red4__4_i_42_n_0\
    );
\red4__4_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_84\,
      I1 => \red6__16_n_101\,
      O => \red4__4_i_43_n_0\
    );
\red4__4_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_85\,
      I1 => \red6__16_n_102\,
      O => \red4__4_i_44_n_0\
    );
\red4__4_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_86\,
      I1 => \red6__16_n_103\,
      O => \red4__4_i_45_n_0\
    );
\red4__4_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__4_i_4_n_4\,
      I1 => \red4__4_i_23_n_4\,
      O => \red4__4_i_5_n_0\
    );
\red4__4_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__4_i_4_n_5\,
      I1 => \red4__4_i_23_n_5\,
      O => \red4__4_i_6_n_0\
    );
\red4__4_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__4_i_4_n_6\,
      I1 => \red4__4_i_23_n_6\,
      O => \red4__4_i_7_n_0\
    );
\red4__4_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__4_i_4_n_7\,
      I1 => \red4__4_i_23_n_7\,
      O => \red4__4_i_8_n_0\
    );
\red4__4_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__4_i_14_n_0\,
      CO(3) => \red4__4_i_9_n_0\,
      CO(2) => \red4__4_i_9_n_1\,
      CO(1) => \red4__4_i_9_n_2\,
      CO(0) => \red4__4_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \red6__22_n_79\,
      DI(2) => \red6__22_n_80\,
      DI(1) => \red6__22_n_81\,
      DI(0) => \red6__22_n_82\,
      O(3) => \red4__4_i_9_n_4\,
      O(2) => \red4__4_i_9_n_5\,
      O(1) => \red4__4_i_9_n_6\,
      O(0) => \red4__4_i_9_n_7\,
      S(3) => \red4__4_i_24_n_0\,
      S(2) => \red4__4_i_25_n_0\,
      S(1) => \red4__4_i_26_n_0\,
      S(0) => \red4__4_i_27_n_0\
    );
\red4__5\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \red4__1_i_4_n_7\,
      A(15) => \red4__3_i_5_n_4\,
      A(14) => \red4__3_i_5_n_5\,
      A(13) => \red4__3_i_5_n_6\,
      A(12) => \red4__3_i_5_n_7\,
      A(11) => \red4__3_i_6_n_4\,
      A(10) => \red4__3_i_6_n_5\,
      A(9) => \red4__3_i_6_n_6\,
      A(8) => \red4__3_i_6_n_7\,
      A(7) => \red4__3_i_7_n_4\,
      A(6) => \red4__3_i_7_n_5\,
      A(5) => \red4__3_i_7_n_6\,
      A(4) => \red4__3_i_7_n_7\,
      A(3) => \red4__3_i_8_n_4\,
      A(2) => \red4__3_i_8_n_5\,
      A(1) => \red4__3_i_8_n_6\,
      A(0) => \red4__3_i_8_n_7\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_red4__5_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => red4_i_5_n_7,
      B(15) => \red4__0_i_4_n_4\,
      B(14) => \red4__0_i_4_n_5\,
      B(13) => \red4__0_i_4_n_6\,
      B(12) => \red4__0_i_4_n_7\,
      B(11) => \red4__0_i_5_n_4\,
      B(10) => \red4__0_i_5_n_5\,
      B(9) => \red4__0_i_5_n_6\,
      B(8) => \red4__0_i_5_n_7\,
      B(7) => \red4__0_i_6_n_4\,
      B(6) => \red4__0_i_6_n_5\,
      B(5) => \red4__0_i_6_n_6\,
      B(4) => \red4__0_i_6_n_7\,
      B(3) => \red4__0_i_7_n_4\,
      B(2) => \red4__0_i_7_n_5\,
      B(1) => \red4__0_i_7_n_6\,
      B(0) => \red4__0_i_7_n_7\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red4__5_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red4__5_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red4__5_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red4__5_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_red4__5_OVERFLOW_UNCONNECTED\,
      P(47) => \red4__5_n_58\,
      P(46) => \red4__5_n_59\,
      P(45) => \red4__5_n_60\,
      P(44) => \red4__5_n_61\,
      P(43) => \red4__5_n_62\,
      P(42) => \red4__5_n_63\,
      P(41) => \red4__5_n_64\,
      P(40) => \red4__5_n_65\,
      P(39) => \red4__5_n_66\,
      P(38) => \red4__5_n_67\,
      P(37) => \red4__5_n_68\,
      P(36) => \red4__5_n_69\,
      P(35) => \red4__5_n_70\,
      P(34) => \red4__5_n_71\,
      P(33) => \red4__5_n_72\,
      P(32) => \red4__5_n_73\,
      P(31) => \red4__5_n_74\,
      P(30) => \red4__5_n_75\,
      P(29) => \red4__5_n_76\,
      P(28) => \red4__5_n_77\,
      P(27) => \red4__5_n_78\,
      P(26) => \red4__5_n_79\,
      P(25) => \red4__5_n_80\,
      P(24) => \red4__5_n_81\,
      P(23) => \red4__5_n_82\,
      P(22) => \red4__5_n_83\,
      P(21) => \red4__5_n_84\,
      P(20) => \red4__5_n_85\,
      P(19) => \red4__5_n_86\,
      P(18) => \red4__5_n_87\,
      P(17) => \red4__5_n_88\,
      P(16) => \red4__5_n_89\,
      P(15) => \red4__5_n_90\,
      P(14) => \red4__5_n_91\,
      P(13) => \red4__5_n_92\,
      P(12) => \red4__5_n_93\,
      P(11) => \red4__5_n_94\,
      P(10) => \red4__5_n_95\,
      P(9) => \red4__5_n_96\,
      P(8) => \red4__5_n_97\,
      P(7) => \red4__5_n_98\,
      P(6) => \red4__5_n_99\,
      P(5) => \red4__5_n_100\,
      P(4) => \red4__5_n_101\,
      P(3) => \red4__5_n_102\,
      P(2) => \red4__5_n_103\,
      P(1) => \red4__5_n_104\,
      P(0) => \red4__5_n_105\,
      PATTERNBDETECT => \NLW_red4__5_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red4__5_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \red4__5_n_106\,
      PCOUT(46) => \red4__5_n_107\,
      PCOUT(45) => \red4__5_n_108\,
      PCOUT(44) => \red4__5_n_109\,
      PCOUT(43) => \red4__5_n_110\,
      PCOUT(42) => \red4__5_n_111\,
      PCOUT(41) => \red4__5_n_112\,
      PCOUT(40) => \red4__5_n_113\,
      PCOUT(39) => \red4__5_n_114\,
      PCOUT(38) => \red4__5_n_115\,
      PCOUT(37) => \red4__5_n_116\,
      PCOUT(36) => \red4__5_n_117\,
      PCOUT(35) => \red4__5_n_118\,
      PCOUT(34) => \red4__5_n_119\,
      PCOUT(33) => \red4__5_n_120\,
      PCOUT(32) => \red4__5_n_121\,
      PCOUT(31) => \red4__5_n_122\,
      PCOUT(30) => \red4__5_n_123\,
      PCOUT(29) => \red4__5_n_124\,
      PCOUT(28) => \red4__5_n_125\,
      PCOUT(27) => \red4__5_n_126\,
      PCOUT(26) => \red4__5_n_127\,
      PCOUT(25) => \red4__5_n_128\,
      PCOUT(24) => \red4__5_n_129\,
      PCOUT(23) => \red4__5_n_130\,
      PCOUT(22) => \red4__5_n_131\,
      PCOUT(21) => \red4__5_n_132\,
      PCOUT(20) => \red4__5_n_133\,
      PCOUT(19) => \red4__5_n_134\,
      PCOUT(18) => \red4__5_n_135\,
      PCOUT(17) => \red4__5_n_136\,
      PCOUT(16) => \red4__5_n_137\,
      PCOUT(15) => \red4__5_n_138\,
      PCOUT(14) => \red4__5_n_139\,
      PCOUT(13) => \red4__5_n_140\,
      PCOUT(12) => \red4__5_n_141\,
      PCOUT(11) => \red4__5_n_142\,
      PCOUT(10) => \red4__5_n_143\,
      PCOUT(9) => \red4__5_n_144\,
      PCOUT(8) => \red4__5_n_145\,
      PCOUT(7) => \red4__5_n_146\,
      PCOUT(6) => \red4__5_n_147\,
      PCOUT(5) => \red4__5_n_148\,
      PCOUT(4) => \red4__5_n_149\,
      PCOUT(3) => \red4__5_n_150\,
      PCOUT(2) => \red4__5_n_151\,
      PCOUT(1) => \red4__5_n_152\,
      PCOUT(0) => \red4__5_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red4__5_UNDERFLOW_UNCONNECTED\
    );
\red4__6\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \red4__1_i_4_n_7\,
      A(15) => \red4__3_i_5_n_4\,
      A(14) => \red4__3_i_5_n_5\,
      A(13) => \red4__3_i_5_n_6\,
      A(12) => \red4__3_i_5_n_7\,
      A(11) => \red4__3_i_6_n_4\,
      A(10) => \red4__3_i_6_n_5\,
      A(9) => \red4__3_i_6_n_6\,
      A(8) => \red4__3_i_6_n_7\,
      A(7) => \red4__3_i_7_n_4\,
      A(6) => \red4__3_i_7_n_5\,
      A(5) => \red4__3_i_7_n_6\,
      A(4) => \red4__3_i_7_n_7\,
      A(3) => \red4__3_i_8_n_4\,
      A(2) => \red4__3_i_8_n_5\,
      A(1) => \red4__3_i_8_n_6\,
      A(0) => \red4__3_i_8_n_7\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_red4__6_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => red4_i_1_n_6,
      B(15) => red4_i_1_n_7,
      B(14) => red4_i_2_n_4,
      B(13) => red4_i_2_n_5,
      B(12) => red4_i_2_n_6,
      B(11) => red4_i_2_n_7,
      B(10) => red4_i_3_n_4,
      B(9) => red4_i_3_n_5,
      B(8) => red4_i_3_n_6,
      B(7) => red4_i_3_n_7,
      B(6) => red4_i_4_n_4,
      B(5) => red4_i_4_n_5,
      B(4) => red4_i_4_n_6,
      B(3) => red4_i_4_n_7,
      B(2) => red4_i_5_n_4,
      B(1) => red4_i_5_n_5,
      B(0) => red4_i_5_n_6,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red4__6_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red4__6_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red4__6_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red4__6_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_red4__6_OVERFLOW_UNCONNECTED\,
      P(47) => \red4__6_n_58\,
      P(46) => \red4__6_n_59\,
      P(45) => \red4__6_n_60\,
      P(44) => \red4__6_n_61\,
      P(43) => \red4__6_n_62\,
      P(42) => \red4__6_n_63\,
      P(41) => \red4__6_n_64\,
      P(40) => \red4__6_n_65\,
      P(39) => \red4__6_n_66\,
      P(38) => \red4__6_n_67\,
      P(37) => \red4__6_n_68\,
      P(36) => \red4__6_n_69\,
      P(35) => \red4__6_n_70\,
      P(34) => \red4__6_n_71\,
      P(33) => \red4__6_n_72\,
      P(32) => \red4__6_n_73\,
      P(31) => \red4__6_n_74\,
      P(30) => \red4__6_n_75\,
      P(29) => \red4__6_n_76\,
      P(28) => \red4__6_n_77\,
      P(27) => \red4__6_n_78\,
      P(26) => \red4__6_n_79\,
      P(25) => \red4__6_n_80\,
      P(24) => \red4__6_n_81\,
      P(23) => \red4__6_n_82\,
      P(22) => \red4__6_n_83\,
      P(21) => \red4__6_n_84\,
      P(20) => \red4__6_n_85\,
      P(19) => \red4__6_n_86\,
      P(18) => \red4__6_n_87\,
      P(17) => \red4__6_n_88\,
      P(16) => \red4__6_n_89\,
      P(15) => \red4__6_n_90\,
      P(14) => \red4__6_n_91\,
      P(13) => \red4__6_n_92\,
      P(12) => \red4__6_n_93\,
      P(11) => \red4__6_n_94\,
      P(10) => \red4__6_n_95\,
      P(9) => \red4__6_n_96\,
      P(8) => \red4__6_n_97\,
      P(7) => \red4__6_n_98\,
      P(6) => \red4__6_n_99\,
      P(5) => \red4__6_n_100\,
      P(4) => \red4__6_n_101\,
      P(3) => \red4__6_n_102\,
      P(2) => \red4__6_n_103\,
      P(1) => \red4__6_n_104\,
      P(0) => \red4__6_n_105\,
      PATTERNBDETECT => \NLW_red4__6_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red4__6_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \red4__5_n_106\,
      PCIN(46) => \red4__5_n_107\,
      PCIN(45) => \red4__5_n_108\,
      PCIN(44) => \red4__5_n_109\,
      PCIN(43) => \red4__5_n_110\,
      PCIN(42) => \red4__5_n_111\,
      PCIN(41) => \red4__5_n_112\,
      PCIN(40) => \red4__5_n_113\,
      PCIN(39) => \red4__5_n_114\,
      PCIN(38) => \red4__5_n_115\,
      PCIN(37) => \red4__5_n_116\,
      PCIN(36) => \red4__5_n_117\,
      PCIN(35) => \red4__5_n_118\,
      PCIN(34) => \red4__5_n_119\,
      PCIN(33) => \red4__5_n_120\,
      PCIN(32) => \red4__5_n_121\,
      PCIN(31) => \red4__5_n_122\,
      PCIN(30) => \red4__5_n_123\,
      PCIN(29) => \red4__5_n_124\,
      PCIN(28) => \red4__5_n_125\,
      PCIN(27) => \red4__5_n_126\,
      PCIN(26) => \red4__5_n_127\,
      PCIN(25) => \red4__5_n_128\,
      PCIN(24) => \red4__5_n_129\,
      PCIN(23) => \red4__5_n_130\,
      PCIN(22) => \red4__5_n_131\,
      PCIN(21) => \red4__5_n_132\,
      PCIN(20) => \red4__5_n_133\,
      PCIN(19) => \red4__5_n_134\,
      PCIN(18) => \red4__5_n_135\,
      PCIN(17) => \red4__5_n_136\,
      PCIN(16) => \red4__5_n_137\,
      PCIN(15) => \red4__5_n_138\,
      PCIN(14) => \red4__5_n_139\,
      PCIN(13) => \red4__5_n_140\,
      PCIN(12) => \red4__5_n_141\,
      PCIN(11) => \red4__5_n_142\,
      PCIN(10) => \red4__5_n_143\,
      PCIN(9) => \red4__5_n_144\,
      PCIN(8) => \red4__5_n_145\,
      PCIN(7) => \red4__5_n_146\,
      PCIN(6) => \red4__5_n_147\,
      PCIN(5) => \red4__5_n_148\,
      PCIN(4) => \red4__5_n_149\,
      PCIN(3) => \red4__5_n_150\,
      PCIN(2) => \red4__5_n_151\,
      PCIN(1) => \red4__5_n_152\,
      PCIN(0) => \red4__5_n_153\,
      PCOUT(47) => \red4__6_n_106\,
      PCOUT(46) => \red4__6_n_107\,
      PCOUT(45) => \red4__6_n_108\,
      PCOUT(44) => \red4__6_n_109\,
      PCOUT(43) => \red4__6_n_110\,
      PCOUT(42) => \red4__6_n_111\,
      PCOUT(41) => \red4__6_n_112\,
      PCOUT(40) => \red4__6_n_113\,
      PCOUT(39) => \red4__6_n_114\,
      PCOUT(38) => \red4__6_n_115\,
      PCOUT(37) => \red4__6_n_116\,
      PCOUT(36) => \red4__6_n_117\,
      PCOUT(35) => \red4__6_n_118\,
      PCOUT(34) => \red4__6_n_119\,
      PCOUT(33) => \red4__6_n_120\,
      PCOUT(32) => \red4__6_n_121\,
      PCOUT(31) => \red4__6_n_122\,
      PCOUT(30) => \red4__6_n_123\,
      PCOUT(29) => \red4__6_n_124\,
      PCOUT(28) => \red4__6_n_125\,
      PCOUT(27) => \red4__6_n_126\,
      PCOUT(26) => \red4__6_n_127\,
      PCOUT(25) => \red4__6_n_128\,
      PCOUT(24) => \red4__6_n_129\,
      PCOUT(23) => \red4__6_n_130\,
      PCOUT(22) => \red4__6_n_131\,
      PCOUT(21) => \red4__6_n_132\,
      PCOUT(20) => \red4__6_n_133\,
      PCOUT(19) => \red4__6_n_134\,
      PCOUT(18) => \red4__6_n_135\,
      PCOUT(17) => \red4__6_n_136\,
      PCOUT(16) => \red4__6_n_137\,
      PCOUT(15) => \red4__6_n_138\,
      PCOUT(14) => \red4__6_n_139\,
      PCOUT(13) => \red4__6_n_140\,
      PCOUT(12) => \red4__6_n_141\,
      PCOUT(11) => \red4__6_n_142\,
      PCOUT(10) => \red4__6_n_143\,
      PCOUT(9) => \red4__6_n_144\,
      PCOUT(8) => \red4__6_n_145\,
      PCOUT(7) => \red4__6_n_146\,
      PCOUT(6) => \red4__6_n_147\,
      PCOUT(5) => \red4__6_n_148\,
      PCOUT(4) => \red4__6_n_149\,
      PCOUT(3) => \red4__6_n_150\,
      PCOUT(2) => \red4__6_n_151\,
      PCOUT(1) => \red4__6_n_152\,
      PCOUT(0) => \red4__6_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red4__6_UNDERFLOW_UNCONNECTED\
    );
\red4__7\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => red4_i_10_n_6,
      A(15) => red4_i_10_n_7,
      A(14) => \red4__1_i_1_n_4\,
      A(13) => \red4__1_i_1_n_5\,
      A(12) => \red4__1_i_1_n_6\,
      A(11) => \red4__1_i_1_n_7\,
      A(10) => \red4__1_i_2_n_4\,
      A(9) => \red4__1_i_2_n_5\,
      A(8) => \red4__1_i_2_n_6\,
      A(7) => \red4__1_i_2_n_7\,
      A(6) => \red4__1_i_3_n_4\,
      A(5) => \red4__1_i_3_n_5\,
      A(4) => \red4__1_i_3_n_6\,
      A(3) => \red4__1_i_3_n_7\,
      A(2) => \red4__1_i_4_n_4\,
      A(1) => \red4__1_i_4_n_5\,
      A(0) => \red4__1_i_4_n_6\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_red4__7_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => red4_i_5_n_7,
      B(15) => \red4__0_i_4_n_4\,
      B(14) => \red4__0_i_4_n_5\,
      B(13) => \red4__0_i_4_n_6\,
      B(12) => \red4__0_i_4_n_7\,
      B(11) => \red4__0_i_5_n_4\,
      B(10) => \red4__0_i_5_n_5\,
      B(9) => \red4__0_i_5_n_6\,
      B(8) => \red4__0_i_5_n_7\,
      B(7) => \red4__0_i_6_n_4\,
      B(6) => \red4__0_i_6_n_5\,
      B(5) => \red4__0_i_6_n_6\,
      B(4) => \red4__0_i_6_n_7\,
      B(3) => \red4__0_i_7_n_4\,
      B(2) => \red4__0_i_7_n_5\,
      B(1) => \red4__0_i_7_n_6\,
      B(0) => \red4__0_i_7_n_7\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red4__7_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red4__7_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red4__7_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red4__7_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_red4__7_OVERFLOW_UNCONNECTED\,
      P(47) => \red4__7_n_58\,
      P(46) => \red4__7_n_59\,
      P(45) => \red4__7_n_60\,
      P(44) => \red4__7_n_61\,
      P(43) => \red4__7_n_62\,
      P(42) => \red4__7_n_63\,
      P(41) => \red4__7_n_64\,
      P(40) => \red4__7_n_65\,
      P(39) => \red4__7_n_66\,
      P(38) => \red4__7_n_67\,
      P(37) => \red4__7_n_68\,
      P(36) => \red4__7_n_69\,
      P(35) => \red4__7_n_70\,
      P(34) => \red4__7_n_71\,
      P(33) => \red4__7_n_72\,
      P(32) => \red4__7_n_73\,
      P(31) => \red4__7_n_74\,
      P(30) => \red4__7_n_75\,
      P(29) => \red4__7_n_76\,
      P(28) => \red4__7_n_77\,
      P(27) => \red4__7_n_78\,
      P(26) => \red4__7_n_79\,
      P(25) => \red4__7_n_80\,
      P(24) => \red4__7_n_81\,
      P(23) => \red4__7_n_82\,
      P(22) => \red4__7_n_83\,
      P(21) => \red4__7_n_84\,
      P(20) => \red4__7_n_85\,
      P(19) => \red4__7_n_86\,
      P(18) => \red4__7_n_87\,
      P(17) => \red4__7_n_88\,
      P(16) => \red4__7_n_89\,
      P(15) => \red4__7_n_90\,
      P(14) => \red4__7_n_91\,
      P(13) => \red4__7_n_92\,
      P(12) => \red4__7_n_93\,
      P(11) => \red4__7_n_94\,
      P(10) => \red4__7_n_95\,
      P(9) => \red4__7_n_96\,
      P(8) => \red4__7_n_97\,
      P(7) => \red4__7_n_98\,
      P(6) => \red4__7_n_99\,
      P(5) => \red4__7_n_100\,
      P(4) => \red4__7_n_101\,
      P(3) => \red4__7_n_102\,
      P(2) => \red4__7_n_103\,
      P(1) => \red4__7_n_104\,
      P(0) => \red4__7_n_105\,
      PATTERNBDETECT => \NLW_red4__7_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red4__7_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \red4__6_n_106\,
      PCIN(46) => \red4__6_n_107\,
      PCIN(45) => \red4__6_n_108\,
      PCIN(44) => \red4__6_n_109\,
      PCIN(43) => \red4__6_n_110\,
      PCIN(42) => \red4__6_n_111\,
      PCIN(41) => \red4__6_n_112\,
      PCIN(40) => \red4__6_n_113\,
      PCIN(39) => \red4__6_n_114\,
      PCIN(38) => \red4__6_n_115\,
      PCIN(37) => \red4__6_n_116\,
      PCIN(36) => \red4__6_n_117\,
      PCIN(35) => \red4__6_n_118\,
      PCIN(34) => \red4__6_n_119\,
      PCIN(33) => \red4__6_n_120\,
      PCIN(32) => \red4__6_n_121\,
      PCIN(31) => \red4__6_n_122\,
      PCIN(30) => \red4__6_n_123\,
      PCIN(29) => \red4__6_n_124\,
      PCIN(28) => \red4__6_n_125\,
      PCIN(27) => \red4__6_n_126\,
      PCIN(26) => \red4__6_n_127\,
      PCIN(25) => \red4__6_n_128\,
      PCIN(24) => \red4__6_n_129\,
      PCIN(23) => \red4__6_n_130\,
      PCIN(22) => \red4__6_n_131\,
      PCIN(21) => \red4__6_n_132\,
      PCIN(20) => \red4__6_n_133\,
      PCIN(19) => \red4__6_n_134\,
      PCIN(18) => \red4__6_n_135\,
      PCIN(17) => \red4__6_n_136\,
      PCIN(16) => \red4__6_n_137\,
      PCIN(15) => \red4__6_n_138\,
      PCIN(14) => \red4__6_n_139\,
      PCIN(13) => \red4__6_n_140\,
      PCIN(12) => \red4__6_n_141\,
      PCIN(11) => \red4__6_n_142\,
      PCIN(10) => \red4__6_n_143\,
      PCIN(9) => \red4__6_n_144\,
      PCIN(8) => \red4__6_n_145\,
      PCIN(7) => \red4__6_n_146\,
      PCIN(6) => \red4__6_n_147\,
      PCIN(5) => \red4__6_n_148\,
      PCIN(4) => \red4__6_n_149\,
      PCIN(3) => \red4__6_n_150\,
      PCIN(2) => \red4__6_n_151\,
      PCIN(1) => \red4__6_n_152\,
      PCIN(0) => \red4__6_n_153\,
      PCOUT(47) => \red4__7_n_106\,
      PCOUT(46) => \red4__7_n_107\,
      PCOUT(45) => \red4__7_n_108\,
      PCOUT(44) => \red4__7_n_109\,
      PCOUT(43) => \red4__7_n_110\,
      PCOUT(42) => \red4__7_n_111\,
      PCOUT(41) => \red4__7_n_112\,
      PCOUT(40) => \red4__7_n_113\,
      PCOUT(39) => \red4__7_n_114\,
      PCOUT(38) => \red4__7_n_115\,
      PCOUT(37) => \red4__7_n_116\,
      PCOUT(36) => \red4__7_n_117\,
      PCOUT(35) => \red4__7_n_118\,
      PCOUT(34) => \red4__7_n_119\,
      PCOUT(33) => \red4__7_n_120\,
      PCOUT(32) => \red4__7_n_121\,
      PCOUT(31) => \red4__7_n_122\,
      PCOUT(30) => \red4__7_n_123\,
      PCOUT(29) => \red4__7_n_124\,
      PCOUT(28) => \red4__7_n_125\,
      PCOUT(27) => \red4__7_n_126\,
      PCOUT(26) => \red4__7_n_127\,
      PCOUT(25) => \red4__7_n_128\,
      PCOUT(24) => \red4__7_n_129\,
      PCOUT(23) => \red4__7_n_130\,
      PCOUT(22) => \red4__7_n_131\,
      PCOUT(21) => \red4__7_n_132\,
      PCOUT(20) => \red4__7_n_133\,
      PCOUT(19) => \red4__7_n_134\,
      PCOUT(18) => \red4__7_n_135\,
      PCOUT(17) => \red4__7_n_136\,
      PCOUT(16) => \red4__7_n_137\,
      PCOUT(15) => \red4__7_n_138\,
      PCOUT(14) => \red4__7_n_139\,
      PCOUT(13) => \red4__7_n_140\,
      PCOUT(12) => \red4__7_n_141\,
      PCOUT(11) => \red4__7_n_142\,
      PCOUT(10) => \red4__7_n_143\,
      PCOUT(9) => \red4__7_n_144\,
      PCOUT(8) => \red4__7_n_145\,
      PCOUT(7) => \red4__7_n_146\,
      PCOUT(6) => \red4__7_n_147\,
      PCOUT(5) => \red4__7_n_148\,
      PCOUT(4) => \red4__7_n_149\,
      PCOUT(3) => \red4__7_n_150\,
      PCOUT(2) => \red4__7_n_151\,
      PCOUT(1) => \red4__7_n_152\,
      PCOUT(0) => \red4__7_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red4__7_UNDERFLOW_UNCONNECTED\
    );
\red4__8\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \red4__1_i_4_n_7\,
      A(15) => \red4__3_i_5_n_4\,
      A(14) => \red4__3_i_5_n_5\,
      A(13) => \red4__3_i_5_n_6\,
      A(12) => \red4__3_i_5_n_7\,
      A(11) => \red4__3_i_6_n_4\,
      A(10) => \red4__3_i_6_n_5\,
      A(9) => \red4__3_i_6_n_6\,
      A(8) => \red4__3_i_6_n_7\,
      A(7) => \red4__3_i_7_n_4\,
      A(6) => \red4__3_i_7_n_5\,
      A(5) => \red4__3_i_7_n_6\,
      A(4) => \red4__3_i_7_n_7\,
      A(3) => \red4__3_i_8_n_4\,
      A(2) => \red4__3_i_8_n_5\,
      A(1) => \red4__3_i_8_n_6\,
      A(0) => \red4__3_i_8_n_7\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_red4__8_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => \red4__3_i_4_n_5\,
      B(15) => \red4__3_i_4_n_6\,
      B(14) => \red4__3_i_4_n_7\,
      B(13) => \red4__4_i_1_n_4\,
      B(12) => \red4__4_i_1_n_5\,
      B(11) => \red4__4_i_1_n_6\,
      B(10) => \red4__4_i_1_n_7\,
      B(9) => \red4__4_i_2_n_4\,
      B(8) => \red4__4_i_2_n_5\,
      B(7) => \red4__4_i_2_n_6\,
      B(6) => \red4__4_i_2_n_7\,
      B(5) => \red4__4_i_3_n_4\,
      B(4) => \red4__4_i_3_n_5\,
      B(3) => \red4__4_i_3_n_6\,
      B(2) => \red4__4_i_3_n_7\,
      B(1) => red4_i_1_n_4,
      B(0) => red4_i_1_n_5,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red4__8_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red4__8_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red4__8_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red4__8_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_red4__8_OVERFLOW_UNCONNECTED\,
      P(47 downto 30) => \NLW_red4__8_P_UNCONNECTED\(47 downto 30),
      P(29) => \red4__8_n_76\,
      P(28) => \red4__8_n_77\,
      P(27) => \red4__8_n_78\,
      P(26) => \red4__8_n_79\,
      P(25) => \red4__8_n_80\,
      P(24) => \red4__8_n_81\,
      P(23) => \red4__8_n_82\,
      P(22) => \red4__8_n_83\,
      P(21) => \red4__8_n_84\,
      P(20) => \red4__8_n_85\,
      P(19) => \red4__8_n_86\,
      P(18) => \red4__8_n_87\,
      P(17) => \red4__8_n_88\,
      P(16) => \red4__8_n_89\,
      P(15) => \red4__8_n_90\,
      P(14) => \red4__8_n_91\,
      P(13) => \red4__8_n_92\,
      P(12) => \red4__8_n_93\,
      P(11) => \red4__8_n_94\,
      P(10) => \red4__8_n_95\,
      P(9) => \red4__8_n_96\,
      P(8) => \red4__8_n_97\,
      P(7) => \red4__8_n_98\,
      P(6) => \red4__8_n_99\,
      P(5) => \red4__8_n_100\,
      P(4) => \red4__8_n_101\,
      P(3) => \red4__8_n_102\,
      P(2) => \red4__8_n_103\,
      P(1) => \red4__8_n_104\,
      P(0) => \red4__8_n_105\,
      PATTERNBDETECT => \NLW_red4__8_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red4__8_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \red4__7_n_106\,
      PCIN(46) => \red4__7_n_107\,
      PCIN(45) => \red4__7_n_108\,
      PCIN(44) => \red4__7_n_109\,
      PCIN(43) => \red4__7_n_110\,
      PCIN(42) => \red4__7_n_111\,
      PCIN(41) => \red4__7_n_112\,
      PCIN(40) => \red4__7_n_113\,
      PCIN(39) => \red4__7_n_114\,
      PCIN(38) => \red4__7_n_115\,
      PCIN(37) => \red4__7_n_116\,
      PCIN(36) => \red4__7_n_117\,
      PCIN(35) => \red4__7_n_118\,
      PCIN(34) => \red4__7_n_119\,
      PCIN(33) => \red4__7_n_120\,
      PCIN(32) => \red4__7_n_121\,
      PCIN(31) => \red4__7_n_122\,
      PCIN(30) => \red4__7_n_123\,
      PCIN(29) => \red4__7_n_124\,
      PCIN(28) => \red4__7_n_125\,
      PCIN(27) => \red4__7_n_126\,
      PCIN(26) => \red4__7_n_127\,
      PCIN(25) => \red4__7_n_128\,
      PCIN(24) => \red4__7_n_129\,
      PCIN(23) => \red4__7_n_130\,
      PCIN(22) => \red4__7_n_131\,
      PCIN(21) => \red4__7_n_132\,
      PCIN(20) => \red4__7_n_133\,
      PCIN(19) => \red4__7_n_134\,
      PCIN(18) => \red4__7_n_135\,
      PCIN(17) => \red4__7_n_136\,
      PCIN(16) => \red4__7_n_137\,
      PCIN(15) => \red4__7_n_138\,
      PCIN(14) => \red4__7_n_139\,
      PCIN(13) => \red4__7_n_140\,
      PCIN(12) => \red4__7_n_141\,
      PCIN(11) => \red4__7_n_142\,
      PCIN(10) => \red4__7_n_143\,
      PCIN(9) => \red4__7_n_144\,
      PCIN(8) => \red4__7_n_145\,
      PCIN(7) => \red4__7_n_146\,
      PCIN(6) => \red4__7_n_147\,
      PCIN(5) => \red4__7_n_148\,
      PCIN(4) => \red4__7_n_149\,
      PCIN(3) => \red4__7_n_150\,
      PCIN(2) => \red4__7_n_151\,
      PCIN(1) => \red4__7_n_152\,
      PCIN(0) => \red4__7_n_153\,
      PCOUT(47 downto 0) => \NLW_red4__8_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red4__8_UNDERFLOW_UNCONNECTED\
    );
\red4__9\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \^red5\(50 downto 34),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_red4__9_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => red4_i_10_n_6,
      B(15) => red4_i_10_n_7,
      B(14) => \red4__1_i_1_n_4\,
      B(13) => \red4__1_i_1_n_5\,
      B(12) => \red4__1_i_1_n_6\,
      B(11) => \red4__1_i_1_n_7\,
      B(10) => \red4__1_i_2_n_4\,
      B(9) => \red4__1_i_2_n_5\,
      B(8) => \red4__1_i_2_n_6\,
      B(7) => \red4__1_i_2_n_7\,
      B(6) => \red4__1_i_3_n_4\,
      B(5) => \red4__1_i_3_n_5\,
      B(4) => \red4__1_i_3_n_6\,
      B(3) => \red4__1_i_3_n_7\,
      B(2) => \red4__1_i_4_n_4\,
      B(1) => \red4__1_i_4_n_5\,
      B(0) => \red4__1_i_4_n_6\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red4__9_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red4__9_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red4__9_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red4__9_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_red4__9_OVERFLOW_UNCONNECTED\,
      P(47) => \red4__9_n_58\,
      P(46) => \red4__9_n_59\,
      P(45) => \red4__9_n_60\,
      P(44) => \red4__9_n_61\,
      P(43) => \red4__9_n_62\,
      P(42) => \red4__9_n_63\,
      P(41) => \red4__9_n_64\,
      P(40) => \red4__9_n_65\,
      P(39) => \red4__9_n_66\,
      P(38) => \red4__9_n_67\,
      P(37) => \red4__9_n_68\,
      P(36) => \red4__9_n_69\,
      P(35) => \red4__9_n_70\,
      P(34) => \red4__9_n_71\,
      P(33) => \red4__9_n_72\,
      P(32) => \red4__9_n_73\,
      P(31) => \red4__9_n_74\,
      P(30) => \red4__9_n_75\,
      P(29) => \red4__9_n_76\,
      P(28) => \red4__9_n_77\,
      P(27) => \red4__9_n_78\,
      P(26) => \red4__9_n_79\,
      P(25) => \red4__9_n_80\,
      P(24) => \red4__9_n_81\,
      P(23) => \red4__9_n_82\,
      P(22) => \red4__9_n_83\,
      P(21) => \red4__9_n_84\,
      P(20) => \red4__9_n_85\,
      P(19) => \red4__9_n_86\,
      P(18) => \red4__9_n_87\,
      P(17) => \red4__9_n_88\,
      P(16) => \red4__9_n_89\,
      P(15) => \red4__9_n_90\,
      P(14) => \red4__9_n_91\,
      P(13) => \red4__9_n_92\,
      P(12) => \red4__9_n_93\,
      P(11) => \red4__9_n_94\,
      P(10) => \red4__9_n_95\,
      P(9) => \red4__9_n_96\,
      P(8) => \red4__9_n_97\,
      P(7) => \red4__9_n_98\,
      P(6) => \red4__9_n_99\,
      P(5) => \red4__9_n_100\,
      P(4) => \red4__9_n_101\,
      P(3) => \red4__9_n_102\,
      P(2) => \red4__9_n_103\,
      P(1) => \red4__9_n_104\,
      P(0) => \red4__9_n_105\,
      PATTERNBDETECT => \NLW_red4__9_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red4__9_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \red4__9_n_106\,
      PCOUT(46) => \red4__9_n_107\,
      PCOUT(45) => \red4__9_n_108\,
      PCOUT(44) => \red4__9_n_109\,
      PCOUT(43) => \red4__9_n_110\,
      PCOUT(42) => \red4__9_n_111\,
      PCOUT(41) => \red4__9_n_112\,
      PCOUT(40) => \red4__9_n_113\,
      PCOUT(39) => \red4__9_n_114\,
      PCOUT(38) => \red4__9_n_115\,
      PCOUT(37) => \red4__9_n_116\,
      PCOUT(36) => \red4__9_n_117\,
      PCOUT(35) => \red4__9_n_118\,
      PCOUT(34) => \red4__9_n_119\,
      PCOUT(33) => \red4__9_n_120\,
      PCOUT(32) => \red4__9_n_121\,
      PCOUT(31) => \red4__9_n_122\,
      PCOUT(30) => \red4__9_n_123\,
      PCOUT(29) => \red4__9_n_124\,
      PCOUT(28) => \red4__9_n_125\,
      PCOUT(27) => \red4__9_n_126\,
      PCOUT(26) => \red4__9_n_127\,
      PCOUT(25) => \red4__9_n_128\,
      PCOUT(24) => \red4__9_n_129\,
      PCOUT(23) => \red4__9_n_130\,
      PCOUT(22) => \red4__9_n_131\,
      PCOUT(21) => \red4__9_n_132\,
      PCOUT(20) => \red4__9_n_133\,
      PCOUT(19) => \red4__9_n_134\,
      PCOUT(18) => \red4__9_n_135\,
      PCOUT(17) => \red4__9_n_136\,
      PCOUT(16) => \red4__9_n_137\,
      PCOUT(15) => \red4__9_n_138\,
      PCOUT(14) => \red4__9_n_139\,
      PCOUT(13) => \red4__9_n_140\,
      PCOUT(12) => \red4__9_n_141\,
      PCOUT(11) => \red4__9_n_142\,
      PCOUT(10) => \red4__9_n_143\,
      PCOUT(9) => \red4__9_n_144\,
      PCOUT(8) => \red4__9_n_145\,
      PCOUT(7) => \red4__9_n_146\,
      PCOUT(6) => \red4__9_n_147\,
      PCOUT(5) => \red4__9_n_148\,
      PCOUT(4) => \red4__9_n_149\,
      PCOUT(3) => \red4__9_n_150\,
      PCOUT(2) => \red4__9_n_151\,
      PCOUT(1) => \red4__9_n_152\,
      PCOUT(0) => \red4__9_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red4__9_UNDERFLOW_UNCONNECTED\
    );
\red4__9_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__9_i_2_n_0\,
      CO(3) => \red4__9_i_1_n_0\,
      CO(2) => \red4__9_i_1_n_1\,
      CO(1) => \red4__9_i_1_n_2\,
      CO(0) => \red4__9_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \red4__9_i_6_n_4\,
      DI(2) => \red4__9_i_6_n_5\,
      DI(1) => \red4__9_i_6_n_6\,
      DI(0) => \red4__9_i_6_n_7\,
      O(3 downto 0) => \^red5\(51 downto 48),
      S(3) => \red4__9_i_7_n_0\,
      S(2) => \red4__9_i_8_n_0\,
      S(1) => \red4__9_i_9_n_0\,
      S(0) => \red4__9_i_10_n_0\
    );
\red4__9_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__9_i_6_n_7\,
      I1 => \red4__9_i_35_n_7\,
      O => \red4__9_i_10_n_0\
    );
\red4__9_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__9_i_16_n_0\,
      CO(3) => \red4__9_i_11_n_0\,
      CO(2) => \red4__9_i_11_n_1\,
      CO(1) => \red4__9_i_11_n_2\,
      CO(0) => \red4__9_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \red6__6_n_75\,
      DI(2) => \red6__6_n_76\,
      DI(1) => \red6__6_n_77\,
      DI(0) => \red6__6_n_78\,
      O(3) => \red4__9_i_11_n_4\,
      O(2) => \red4__9_i_11_n_5\,
      O(1) => \red4__9_i_11_n_6\,
      O(0) => \red4__9_i_11_n_7\,
      S(3) => \red4__9_i_36_n_0\,
      S(2) => \red4__9_i_37_n_0\,
      S(1) => \red4__9_i_38_n_0\,
      S(0) => \red4__9_i_39_n_0\
    );
\red4__9_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__9_i_11_n_4\,
      I1 => \red4__9_i_40_n_4\,
      O => \red4__9_i_12_n_0\
    );
\red4__9_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__9_i_11_n_5\,
      I1 => \red4__9_i_40_n_5\,
      O => \red4__9_i_13_n_0\
    );
\red4__9_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__9_i_11_n_6\,
      I1 => \red4__9_i_40_n_6\,
      O => \red4__9_i_14_n_0\
    );
\red4__9_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__9_i_11_n_7\,
      I1 => \red4__9_i_40_n_7\,
      O => \red4__9_i_15_n_0\
    );
\red4__9_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__9_i_21_n_0\,
      CO(3) => \red4__9_i_16_n_0\,
      CO(2) => \red4__9_i_16_n_1\,
      CO(1) => \red4__9_i_16_n_2\,
      CO(0) => \red4__9_i_16_n_3\,
      CYINIT => '0',
      DI(3) => \red6__6_n_79\,
      DI(2) => \red6__6_n_80\,
      DI(1) => \red6__6_n_81\,
      DI(0) => \red6__6_n_82\,
      O(3) => \red4__9_i_16_n_4\,
      O(2) => \red4__9_i_16_n_5\,
      O(1) => \red4__9_i_16_n_6\,
      O(0) => \red4__9_i_16_n_7\,
      S(3) => \red4__9_i_41_n_0\,
      S(2) => \red4__9_i_42_n_0\,
      S(1) => \red4__9_i_43_n_0\,
      S(0) => \red4__9_i_44_n_0\
    );
\red4__9_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__9_i_16_n_4\,
      I1 => \red4__9_i_45_n_4\,
      O => \red4__9_i_17_n_0\
    );
\red4__9_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__9_i_16_n_5\,
      I1 => \red4__9_i_45_n_5\,
      O => \red4__9_i_18_n_0\
    );
\red4__9_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__9_i_16_n_6\,
      I1 => \red4__9_i_45_n_6\,
      O => \red4__9_i_19_n_0\
    );
\red4__9_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__9_i_3_n_0\,
      CO(3) => \red4__9_i_2_n_0\,
      CO(2) => \red4__9_i_2_n_1\,
      CO(1) => \red4__9_i_2_n_2\,
      CO(0) => \red4__9_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \red4__9_i_11_n_4\,
      DI(2) => \red4__9_i_11_n_5\,
      DI(1) => \red4__9_i_11_n_6\,
      DI(0) => \red4__9_i_11_n_7\,
      O(3 downto 0) => \^red5\(47 downto 44),
      S(3) => \red4__9_i_12_n_0\,
      S(2) => \red4__9_i_13_n_0\,
      S(1) => \red4__9_i_14_n_0\,
      S(0) => \red4__9_i_15_n_0\
    );
\red4__9_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__9_i_16_n_7\,
      I1 => \red4__9_i_45_n_7\,
      O => \red4__9_i_20_n_0\
    );
\red4__9_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__9_i_26_n_0\,
      CO(3) => \red4__9_i_21_n_0\,
      CO(2) => \red4__9_i_21_n_1\,
      CO(1) => \red4__9_i_21_n_2\,
      CO(0) => \red4__9_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \red6__6_n_83\,
      DI(2) => \red6__6_n_84\,
      DI(1) => \red6__6_n_85\,
      DI(0) => \red6__6_n_86\,
      O(3) => \red4__9_i_21_n_4\,
      O(2) => \red4__9_i_21_n_5\,
      O(1) => \red4__9_i_21_n_6\,
      O(0) => \red4__9_i_21_n_7\,
      S(3) => \red4__9_i_46_n_0\,
      S(2) => \red4__9_i_47_n_0\,
      S(1) => \red4__9_i_48_n_0\,
      S(0) => \red4__9_i_49_n_0\
    );
\red4__9_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__9_i_21_n_4\,
      I1 => \red4__9_i_50_n_4\,
      O => \red4__9_i_22_n_0\
    );
\red4__9_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__9_i_21_n_5\,
      I1 => \red4__9_i_50_n_5\,
      O => \red4__9_i_23_n_0\
    );
\red4__9_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__9_i_21_n_6\,
      I1 => \red4__9_i_50_n_6\,
      O => \red4__9_i_24_n_0\
    );
\red4__9_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__9_i_21_n_7\,
      I1 => \red4__9_i_50_n_7\,
      O => \red4__9_i_25_n_0\
    );
\red4__9_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__11_i_5_n_0\,
      CO(3) => \red4__9_i_26_n_0\,
      CO(2) => \red4__9_i_26_n_1\,
      CO(1) => \red4__9_i_26_n_2\,
      CO(0) => \red4__9_i_26_n_3\,
      CYINIT => '0',
      DI(3) => \red6__6_n_87\,
      DI(2) => \red6__6_n_88\,
      DI(1) => \red6__6_n_89\,
      DI(0) => \red6__6_n_90\,
      O(3) => \red4__9_i_26_n_4\,
      O(2) => \red4__9_i_26_n_5\,
      O(1) => \red4__9_i_26_n_6\,
      O(0) => \red4__9_i_26_n_7\,
      S(3) => \red4__9_i_51_n_0\,
      S(2) => \red4__9_i_52_n_0\,
      S(1) => \red4__9_i_53_n_0\,
      S(0) => \red4__9_i_54_n_0\
    );
\red4__9_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__9_i_26_n_4\,
      I1 => \red4__9_i_55_n_4\,
      O => \red4__9_i_27_n_0\
    );
\red4__9_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__9_i_26_n_5\,
      I1 => \red4__9_i_55_n_5\,
      O => \red4__9_i_28_n_0\
    );
\red4__9_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__9_i_26_n_6\,
      I1 => \red4__9_i_55_n_6\,
      O => \red4__9_i_29_n_0\
    );
\red4__9_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__9_i_4_n_0\,
      CO(3) => \red4__9_i_3_n_0\,
      CO(2) => \red4__9_i_3_n_1\,
      CO(1) => \red4__9_i_3_n_2\,
      CO(0) => \red4__9_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \red4__9_i_16_n_4\,
      DI(2) => \red4__9_i_16_n_5\,
      DI(1) => \red4__9_i_16_n_6\,
      DI(0) => \red4__9_i_16_n_7\,
      O(3 downto 0) => \^red5\(43 downto 40),
      S(3) => \red4__9_i_17_n_0\,
      S(2) => \red4__9_i_18_n_0\,
      S(1) => \red4__9_i_19_n_0\,
      S(0) => \red4__9_i_20_n_0\
    );
\red4__9_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__9_i_26_n_7\,
      I1 => \red4__9_i_55_n_7\,
      O => \red4__9_i_30_n_0\
    );
\red4__9_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_71\,
      I1 => \red6__4_n_88\,
      O => \red4__9_i_31_n_0\
    );
\red4__9_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_72\,
      I1 => \red6__4_n_89\,
      O => \red4__9_i_32_n_0\
    );
\red4__9_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_73\,
      I1 => \red6__4_n_90\,
      O => \red4__9_i_33_n_0\
    );
\red4__9_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_74\,
      I1 => \red6__4_n_91\,
      O => \red4__9_i_34_n_0\
    );
\red4__9_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__9_i_40_n_0\,
      CO(3) => \red4__9_i_35_n_0\,
      CO(2) => \red4__9_i_35_n_1\,
      CO(1) => \red4__9_i_35_n_2\,
      CO(0) => \red4__9_i_35_n_3\,
      CYINIT => '0',
      DI(3) => \red6__2_n_71\,
      DI(2) => \red6__2_n_72\,
      DI(1) => \red6__2_n_73\,
      DI(0) => \red6__2_n_74\,
      O(3) => \red4__9_i_35_n_4\,
      O(2) => \red4__9_i_35_n_5\,
      O(1) => \red4__9_i_35_n_6\,
      O(0) => \red4__9_i_35_n_7\,
      S(3) => \red4__9_i_56_n_0\,
      S(2) => \red4__9_i_57_n_0\,
      S(1) => \red4__9_i_58_n_0\,
      S(0) => \red4__9_i_59_n_0\
    );
\red4__9_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_75\,
      I1 => \red6__4_n_92\,
      O => \red4__9_i_36_n_0\
    );
\red4__9_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_76\,
      I1 => \red6__4_n_93\,
      O => \red4__9_i_37_n_0\
    );
\red4__9_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_77\,
      I1 => \red6__4_n_94\,
      O => \red4__9_i_38_n_0\
    );
\red4__9_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_78\,
      I1 => \red6__4_n_95\,
      O => \red4__9_i_39_n_0\
    );
\red4__9_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__9_i_5_n_0\,
      CO(3) => \red4__9_i_4_n_0\,
      CO(2) => \red4__9_i_4_n_1\,
      CO(1) => \red4__9_i_4_n_2\,
      CO(0) => \red4__9_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \red4__9_i_21_n_4\,
      DI(2) => \red4__9_i_21_n_5\,
      DI(1) => \red4__9_i_21_n_6\,
      DI(0) => \red4__9_i_21_n_7\,
      O(3 downto 0) => \^red5\(39 downto 36),
      S(3) => \red4__9_i_22_n_0\,
      S(2) => \red4__9_i_23_n_0\,
      S(1) => \red4__9_i_24_n_0\,
      S(0) => \red4__9_i_25_n_0\
    );
\red4__9_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__9_i_45_n_0\,
      CO(3) => \red4__9_i_40_n_0\,
      CO(2) => \red4__9_i_40_n_1\,
      CO(1) => \red4__9_i_40_n_2\,
      CO(0) => \red4__9_i_40_n_3\,
      CYINIT => '0',
      DI(3) => \red6__2_n_75\,
      DI(2) => \red6__2_n_76\,
      DI(1) => \red6__2_n_77\,
      DI(0) => \red6__2_n_78\,
      O(3) => \red4__9_i_40_n_4\,
      O(2) => \red4__9_i_40_n_5\,
      O(1) => \red4__9_i_40_n_6\,
      O(0) => \red4__9_i_40_n_7\,
      S(3) => \red4__9_i_60_n_0\,
      S(2) => \red4__9_i_61_n_0\,
      S(1) => \red4__9_i_62_n_0\,
      S(0) => \red4__9_i_63_n_0\
    );
\red4__9_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_79\,
      I1 => \red6__4_n_96\,
      O => \red4__9_i_41_n_0\
    );
\red4__9_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_80\,
      I1 => \red6__4_n_97\,
      O => \red4__9_i_42_n_0\
    );
\red4__9_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_81\,
      I1 => \red6__4_n_98\,
      O => \red4__9_i_43_n_0\
    );
\red4__9_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_82\,
      I1 => \red6__4_n_99\,
      O => \red4__9_i_44_n_0\
    );
\red4__9_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__9_i_50_n_0\,
      CO(3) => \red4__9_i_45_n_0\,
      CO(2) => \red4__9_i_45_n_1\,
      CO(1) => \red4__9_i_45_n_2\,
      CO(0) => \red4__9_i_45_n_3\,
      CYINIT => '0',
      DI(3) => \red6__2_n_79\,
      DI(2) => \red6__2_n_80\,
      DI(1) => \red6__2_n_81\,
      DI(0) => \red6__2_n_82\,
      O(3) => \red4__9_i_45_n_4\,
      O(2) => \red4__9_i_45_n_5\,
      O(1) => \red4__9_i_45_n_6\,
      O(0) => \red4__9_i_45_n_7\,
      S(3) => \red4__9_i_64_n_0\,
      S(2) => \red4__9_i_65_n_0\,
      S(1) => \red4__9_i_66_n_0\,
      S(0) => \red4__9_i_67_n_0\
    );
\red4__9_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_83\,
      I1 => \red6__4_n_100\,
      O => \red4__9_i_46_n_0\
    );
\red4__9_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_84\,
      I1 => \red6__4_n_101\,
      O => \red4__9_i_47_n_0\
    );
\red4__9_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_85\,
      I1 => \red6__4_n_102\,
      O => \red4__9_i_48_n_0\
    );
\red4__9_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_86\,
      I1 => \red6__4_n_103\,
      O => \red4__9_i_49_n_0\
    );
\red4__9_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__11_i_1_n_0\,
      CO(3) => \red4__9_i_5_n_0\,
      CO(2) => \red4__9_i_5_n_1\,
      CO(1) => \red4__9_i_5_n_2\,
      CO(0) => \red4__9_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \red4__9_i_26_n_4\,
      DI(2) => \red4__9_i_26_n_5\,
      DI(1) => \red4__9_i_26_n_6\,
      DI(0) => \red4__9_i_26_n_7\,
      O(3 downto 0) => \^red5\(35 downto 32),
      S(3) => \red4__9_i_27_n_0\,
      S(2) => \red4__9_i_28_n_0\,
      S(1) => \red4__9_i_29_n_0\,
      S(0) => \red4__9_i_30_n_0\
    );
\red4__9_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__9_i_55_n_0\,
      CO(3) => \red4__9_i_50_n_0\,
      CO(2) => \red4__9_i_50_n_1\,
      CO(1) => \red4__9_i_50_n_2\,
      CO(0) => \red4__9_i_50_n_3\,
      CYINIT => '0',
      DI(3) => \red6__2_n_83\,
      DI(2) => \red6__2_n_84\,
      DI(1) => \red6__2_n_85\,
      DI(0) => \red6__2_n_86\,
      O(3) => \red4__9_i_50_n_4\,
      O(2) => \red4__9_i_50_n_5\,
      O(1) => \red4__9_i_50_n_6\,
      O(0) => \red4__9_i_50_n_7\,
      S(3) => \red4__9_i_68_n_0\,
      S(2) => \red4__9_i_69_n_0\,
      S(1) => \red4__9_i_70_n_0\,
      S(0) => \red4__9_i_71_n_0\
    );
\red4__9_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_87\,
      I1 => \red6__4_n_104\,
      O => \red4__9_i_51_n_0\
    );
\red4__9_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_88\,
      I1 => \red6__4_n_105\,
      O => \red4__9_i_52_n_0\
    );
\red4__9_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_89\,
      I1 => \red6__3_n_89\,
      O => \red4__9_i_53_n_0\
    );
\red4__9_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__6_n_90\,
      I1 => \red6__3_n_90\,
      O => \red4__9_i_54_n_0\
    );
\red4__9_i_55\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__11_i_29_n_0\,
      CO(3) => \red4__9_i_55_n_0\,
      CO(2) => \red4__9_i_55_n_1\,
      CO(1) => \red4__9_i_55_n_2\,
      CO(0) => \red4__9_i_55_n_3\,
      CYINIT => '0',
      DI(3) => \red6__2_n_87\,
      DI(2) => \red6__2_n_88\,
      DI(1) => \red6__2_n_89\,
      DI(0) => \red6__2_n_90\,
      O(3) => \red4__9_i_55_n_4\,
      O(2) => \red4__9_i_55_n_5\,
      O(1) => \red4__9_i_55_n_6\,
      O(0) => \red4__9_i_55_n_7\,
      S(3) => \red4__9_i_72_n_0\,
      S(2) => \red4__9_i_73_n_0\,
      S(1) => \red4__9_i_74_n_0\,
      S(0) => \red4__9_i_75_n_0\
    );
\red4__9_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_71\,
      I1 => \red6__0_n_88\,
      O => \red4__9_i_56_n_0\
    );
\red4__9_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_72\,
      I1 => \red6__0_n_89\,
      O => \red4__9_i_57_n_0\
    );
\red4__9_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_73\,
      I1 => \red6__0_n_90\,
      O => \red4__9_i_58_n_0\
    );
\red4__9_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_74\,
      I1 => \red6__0_n_91\,
      O => \red4__9_i_59_n_0\
    );
\red4__9_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__9_i_11_n_0\,
      CO(3) => \red4__9_i_6_n_0\,
      CO(2) => \red4__9_i_6_n_1\,
      CO(1) => \red4__9_i_6_n_2\,
      CO(0) => \red4__9_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \red6__6_n_71\,
      DI(2) => \red6__6_n_72\,
      DI(1) => \red6__6_n_73\,
      DI(0) => \red6__6_n_74\,
      O(3) => \red4__9_i_6_n_4\,
      O(2) => \red4__9_i_6_n_5\,
      O(1) => \red4__9_i_6_n_6\,
      O(0) => \red4__9_i_6_n_7\,
      S(3) => \red4__9_i_31_n_0\,
      S(2) => \red4__9_i_32_n_0\,
      S(1) => \red4__9_i_33_n_0\,
      S(0) => \red4__9_i_34_n_0\
    );
\red4__9_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_75\,
      I1 => \red6__0_n_92\,
      O => \red4__9_i_60_n_0\
    );
\red4__9_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_76\,
      I1 => \red6__0_n_93\,
      O => \red4__9_i_61_n_0\
    );
\red4__9_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_77\,
      I1 => \red6__0_n_94\,
      O => \red4__9_i_62_n_0\
    );
\red4__9_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_78\,
      I1 => \red6__0_n_95\,
      O => \red4__9_i_63_n_0\
    );
\red4__9_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_79\,
      I1 => \red6__0_n_96\,
      O => \red4__9_i_64_n_0\
    );
\red4__9_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_80\,
      I1 => \red6__0_n_97\,
      O => \red4__9_i_65_n_0\
    );
\red4__9_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_81\,
      I1 => \red6__0_n_98\,
      O => \red4__9_i_66_n_0\
    );
\red4__9_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_82\,
      I1 => \red6__0_n_99\,
      O => \red4__9_i_67_n_0\
    );
\red4__9_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_83\,
      I1 => \red6__0_n_100\,
      O => \red4__9_i_68_n_0\
    );
\red4__9_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_84\,
      I1 => \red6__0_n_101\,
      O => \red4__9_i_69_n_0\
    );
\red4__9_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__9_i_6_n_4\,
      I1 => \red4__9_i_35_n_4\,
      O => \red4__9_i_7_n_0\
    );
\red4__9_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_85\,
      I1 => \red6__0_n_102\,
      O => \red4__9_i_70_n_0\
    );
\red4__9_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_86\,
      I1 => \red6__0_n_103\,
      O => \red4__9_i_71_n_0\
    );
\red4__9_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_87\,
      I1 => \red6__0_n_104\,
      O => \red4__9_i_72_n_0\
    );
\red4__9_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_88\,
      I1 => \red6__0_n_105\,
      O => \red4__9_i_73_n_0\
    );
\red4__9_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_89\,
      I1 => red6_n_89,
      O => \red4__9_i_74_n_0\
    );
\red4__9_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__2_n_90\,
      I1 => red6_n_90,
      O => \red4__9_i_75_n_0\
    );
\red4__9_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__9_i_6_n_5\,
      I1 => \red4__9_i_35_n_5\,
      O => \red4__9_i_8_n_0\
    );
\red4__9_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \red4__9_i_6_n_6\,
      I1 => \red4__9_i_35_n_6\,
      O => \red4__9_i_9_n_0\
    );
red4_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => red4_i_2_n_0,
      CO(3) => red4_i_1_n_0,
      CO(2) => red4_i_1_n_1,
      CO(1) => red4_i_1_n_2,
      CO(0) => red4_i_1_n_3,
      CYINIT => '0',
      DI(3) => red4_i_11_n_4,
      DI(2) => red4_i_11_n_5,
      DI(1) => red4_i_11_n_6,
      DI(0) => red4_i_11_n_7,
      O(3) => red4_i_1_n_4,
      O(2) => red4_i_1_n_5,
      O(1) => red4_i_1_n_6,
      O(0) => red4_i_1_n_7,
      S(3) => red4_i_12_n_0,
      S(2) => red4_i_13_n_0,
      S(1) => red4_i_14_n_0,
      S(0) => red4_i_15_n_0
    );
red4_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__1_i_1_n_0\,
      CO(3) => red4_i_10_n_0,
      CO(2) => red4_i_10_n_1,
      CO(1) => red4_i_10_n_2,
      CO(0) => red4_i_10_n_3,
      CYINIT => '0',
      DI(3) => red4_i_56_n_4,
      DI(2) => red4_i_56_n_5,
      DI(1) => red4_i_56_n_6,
      DI(0) => red4_i_56_n_7,
      O(3) => red4_i_10_n_4,
      O(2) => red4_i_10_n_5,
      O(1) => red4_i_10_n_6,
      O(0) => red4_i_10_n_7,
      S(3) => red4_i_57_n_0,
      S(2) => red4_i_58_n_0,
      S(1) => red4_i_59_n_0,
      S(0) => red4_i_60_n_0
    );
red4_i_100: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_83\,
      I1 => \red6__12_n_100\,
      O => red4_i_100_n_0
    );
red4_i_101: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_84\,
      I1 => \red6__12_n_101\,
      O => red4_i_101_n_0
    );
red4_i_102: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_85\,
      I1 => \red6__12_n_102\,
      O => red4_i_102_n_0
    );
red4_i_103: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_86\,
      I1 => \red6__12_n_103\,
      O => red4_i_103_n_0
    );
red4_i_104: unisim.vcomponents.CARRY4
     port map (
      CI => red4_i_109_n_0,
      CO(3) => red4_i_104_n_0,
      CO(2) => red4_i_104_n_1,
      CO(1) => red4_i_104_n_2,
      CO(0) => red4_i_104_n_3,
      CYINIT => '0',
      DI(3) => \red6__10_n_83\,
      DI(2) => \red6__10_n_84\,
      DI(1) => \red6__10_n_85\,
      DI(0) => \red6__10_n_86\,
      O(3) => red4_i_104_n_4,
      O(2) => red4_i_104_n_5,
      O(1) => red4_i_104_n_6,
      O(0) => red4_i_104_n_7,
      S(3) => red4_i_141_n_0,
      S(2) => red4_i_142_n_0,
      S(1) => red4_i_143_n_0,
      S(0) => red4_i_144_n_0
    );
red4_i_105: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_87\,
      I1 => \red6__12_n_104\,
      O => red4_i_105_n_0
    );
red4_i_106: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_88\,
      I1 => \red6__12_n_105\,
      O => red4_i_106_n_0
    );
red4_i_107: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_89\,
      I1 => \red6__11_n_89\,
      O => red4_i_107_n_0
    );
red4_i_108: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_90\,
      I1 => \red6__11_n_90\,
      O => red4_i_108_n_0
    );
red4_i_109: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__1_i_29_n_0\,
      CO(3) => red4_i_109_n_0,
      CO(2) => red4_i_109_n_1,
      CO(1) => red4_i_109_n_2,
      CO(0) => red4_i_109_n_3,
      CYINIT => '0',
      DI(3) => \red6__10_n_87\,
      DI(2) => \red6__10_n_88\,
      DI(1) => \red6__10_n_89\,
      DI(0) => \red6__10_n_90\,
      O(3) => red4_i_109_n_4,
      O(2) => red4_i_109_n_5,
      O(1) => red4_i_109_n_6,
      O(0) => red4_i_109_n_7,
      S(3) => red4_i_145_n_0,
      S(2) => red4_i_146_n_0,
      S(1) => red4_i_147_n_0,
      S(0) => red4_i_148_n_0
    );
red4_i_11: unisim.vcomponents.CARRY4
     port map (
      CI => red4_i_16_n_0,
      CO(3) => red4_i_11_n_0,
      CO(2) => red4_i_11_n_1,
      CO(1) => red4_i_11_n_2,
      CO(0) => red4_i_11_n_3,
      CYINIT => '0',
      DI(3) => \red6__22_n_87\,
      DI(2) => \red6__22_n_88\,
      DI(1) => \red6__22_n_89\,
      DI(0) => \red6__22_n_90\,
      O(3) => red4_i_11_n_4,
      O(2) => red4_i_11_n_5,
      O(1) => red4_i_11_n_6,
      O(0) => red4_i_11_n_7,
      S(3) => red4_i_61_n_0,
      S(2) => red4_i_62_n_0,
      S(1) => red4_i_63_n_0,
      S(0) => red4_i_64_n_0
    );
red4_i_110: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_87\,
      I1 => \red6__16_n_104\,
      O => red4_i_110_n_0
    );
red4_i_111: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_88\,
      I1 => \red6__16_n_105\,
      O => red4_i_111_n_0
    );
red4_i_112: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_89\,
      I1 => \red6__15_n_89\,
      O => red4_i_112_n_0
    );
red4_i_113: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_90\,
      I1 => \red6__15_n_90\,
      O => red4_i_113_n_0
    );
red4_i_114: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_91\,
      I1 => \red6__15_n_91\,
      O => red4_i_114_n_0
    );
red4_i_115: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_92\,
      I1 => \red6__15_n_92\,
      O => red4_i_115_n_0
    );
red4_i_116: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_93\,
      I1 => \red6__15_n_93\,
      O => red4_i_116_n_0
    );
red4_i_117: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_94\,
      I1 => \red6__15_n_94\,
      O => red4_i_117_n_0
    );
red4_i_118: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_95\,
      I1 => \red6__15_n_95\,
      O => red4_i_118_n_0
    );
red4_i_119: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_96\,
      I1 => \red6__15_n_96\,
      O => red4_i_119_n_0
    );
red4_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => red4_i_11_n_4,
      I1 => red4_i_65_n_4,
      O => red4_i_12_n_0
    );
red4_i_120: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_97\,
      I1 => \red6__15_n_97\,
      O => red4_i_120_n_0
    );
red4_i_121: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_98\,
      I1 => \red6__15_n_98\,
      O => red4_i_121_n_0
    );
red4_i_122: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_99\,
      I1 => \red6__15_n_99\,
      O => red4_i_122_n_0
    );
red4_i_123: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_100\,
      I1 => \red6__15_n_100\,
      O => red4_i_123_n_0
    );
red4_i_124: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_101\,
      I1 => \red6__15_n_101\,
      O => red4_i_124_n_0
    );
red4_i_125: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_102\,
      I1 => \red6__15_n_102\,
      O => red4_i_125_n_0
    );
red4_i_126: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_103\,
      I1 => \red6__15_n_103\,
      O => red4_i_126_n_0
    );
red4_i_127: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_104\,
      I1 => \red6__15_n_104\,
      O => red4_i_127_n_0
    );
red4_i_128: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__18_n_105\,
      I1 => \red6__15_n_105\,
      O => red4_i_128_n_0
    );
red4_i_129: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_71\,
      I1 => \red6__8_n_88\,
      O => red4_i_129_n_0
    );
red4_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => red4_i_11_n_5,
      I1 => red4_i_65_n_5,
      O => red4_i_13_n_0
    );
red4_i_130: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_72\,
      I1 => \red6__8_n_89\,
      O => red4_i_130_n_0
    );
red4_i_131: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_73\,
      I1 => \red6__8_n_90\,
      O => red4_i_131_n_0
    );
red4_i_132: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_74\,
      I1 => \red6__8_n_91\,
      O => red4_i_132_n_0
    );
red4_i_133: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_75\,
      I1 => \red6__8_n_92\,
      O => red4_i_133_n_0
    );
red4_i_134: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_76\,
      I1 => \red6__8_n_93\,
      O => red4_i_134_n_0
    );
red4_i_135: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_77\,
      I1 => \red6__8_n_94\,
      O => red4_i_135_n_0
    );
red4_i_136: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_78\,
      I1 => \red6__8_n_95\,
      O => red4_i_136_n_0
    );
red4_i_137: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_79\,
      I1 => \red6__8_n_96\,
      O => red4_i_137_n_0
    );
red4_i_138: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_80\,
      I1 => \red6__8_n_97\,
      O => red4_i_138_n_0
    );
red4_i_139: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_81\,
      I1 => \red6__8_n_98\,
      O => red4_i_139_n_0
    );
red4_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => red4_i_11_n_6,
      I1 => red4_i_65_n_6,
      O => red4_i_14_n_0
    );
red4_i_140: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_82\,
      I1 => \red6__8_n_99\,
      O => red4_i_140_n_0
    );
red4_i_141: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_83\,
      I1 => \red6__8_n_100\,
      O => red4_i_141_n_0
    );
red4_i_142: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_84\,
      I1 => \red6__8_n_101\,
      O => red4_i_142_n_0
    );
red4_i_143: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_85\,
      I1 => \red6__8_n_102\,
      O => red4_i_143_n_0
    );
red4_i_144: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_86\,
      I1 => \red6__8_n_103\,
      O => red4_i_144_n_0
    );
red4_i_145: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_87\,
      I1 => \red6__8_n_104\,
      O => red4_i_145_n_0
    );
red4_i_146: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_88\,
      I1 => \red6__8_n_105\,
      O => red4_i_146_n_0
    );
red4_i_147: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_89\,
      I1 => \red6__7_n_89\,
      O => red4_i_147_n_0
    );
red4_i_148: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__10_n_90\,
      I1 => \red6__7_n_90\,
      O => red4_i_148_n_0
    );
red4_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => red4_i_11_n_7,
      I1 => red4_i_65_n_7,
      O => red4_i_15_n_0
    );
red4_i_16: unisim.vcomponents.CARRY4
     port map (
      CI => red4_i_21_n_0,
      CO(3) => red4_i_16_n_0,
      CO(2) => red4_i_16_n_1,
      CO(1) => red4_i_16_n_2,
      CO(0) => red4_i_16_n_3,
      CYINIT => '0',
      DI(3) => \red6__22_n_91\,
      DI(2) => \red6__22_n_92\,
      DI(1) => \red6__22_n_93\,
      DI(0) => \red6__22_n_94\,
      O(3) => red4_i_16_n_4,
      O(2) => red4_i_16_n_5,
      O(1) => red4_i_16_n_6,
      O(0) => red4_i_16_n_7,
      S(3) => red4_i_66_n_0,
      S(2) => red4_i_67_n_0,
      S(1) => red4_i_68_n_0,
      S(0) => red4_i_69_n_0
    );
red4_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => red4_i_16_n_4,
      I1 => red4_i_70_n_4,
      O => red4_i_17_n_0
    );
red4_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => red4_i_16_n_5,
      I1 => red4_i_70_n_5,
      O => red4_i_18_n_0
    );
red4_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => red4_i_16_n_6,
      I1 => red4_i_70_n_6,
      O => red4_i_19_n_0
    );
red4_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => red4_i_3_n_0,
      CO(3) => red4_i_2_n_0,
      CO(2) => red4_i_2_n_1,
      CO(1) => red4_i_2_n_2,
      CO(0) => red4_i_2_n_3,
      CYINIT => '0',
      DI(3) => red4_i_16_n_4,
      DI(2) => red4_i_16_n_5,
      DI(1) => red4_i_16_n_6,
      DI(0) => red4_i_16_n_7,
      O(3) => red4_i_2_n_4,
      O(2) => red4_i_2_n_5,
      O(1) => red4_i_2_n_6,
      O(0) => red4_i_2_n_7,
      S(3) => red4_i_17_n_0,
      S(2) => red4_i_18_n_0,
      S(1) => red4_i_19_n_0,
      S(0) => red4_i_20_n_0
    );
red4_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => red4_i_16_n_7,
      I1 => red4_i_70_n_7,
      O => red4_i_20_n_0
    );
red4_i_21: unisim.vcomponents.CARRY4
     port map (
      CI => red4_i_26_n_0,
      CO(3) => red4_i_21_n_0,
      CO(2) => red4_i_21_n_1,
      CO(1) => red4_i_21_n_2,
      CO(0) => red4_i_21_n_3,
      CYINIT => '0',
      DI(3) => \red6__22_n_95\,
      DI(2) => \red6__22_n_96\,
      DI(1) => \red6__22_n_97\,
      DI(0) => \red6__22_n_98\,
      O(3) => red4_i_21_n_4,
      O(2) => red4_i_21_n_5,
      O(1) => red4_i_21_n_6,
      O(0) => red4_i_21_n_7,
      S(3) => red4_i_71_n_0,
      S(2) => red4_i_72_n_0,
      S(1) => red4_i_73_n_0,
      S(0) => red4_i_74_n_0
    );
red4_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => red4_i_21_n_4,
      I1 => red4_i_75_n_4,
      O => red4_i_22_n_0
    );
red4_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => red4_i_21_n_5,
      I1 => red4_i_75_n_5,
      O => red4_i_23_n_0
    );
red4_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => red4_i_21_n_6,
      I1 => red4_i_75_n_6,
      O => red4_i_24_n_0
    );
red4_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => red4_i_21_n_7,
      I1 => red4_i_75_n_7,
      O => red4_i_25_n_0
    );
red4_i_26: unisim.vcomponents.CARRY4
     port map (
      CI => red4_i_31_n_0,
      CO(3) => red4_i_26_n_0,
      CO(2) => red4_i_26_n_1,
      CO(1) => red4_i_26_n_2,
      CO(0) => red4_i_26_n_3,
      CYINIT => '0',
      DI(3) => \red6__22_n_99\,
      DI(2) => \red6__22_n_100\,
      DI(1) => \red6__22_n_101\,
      DI(0) => \red6__22_n_102\,
      O(3) => red4_i_26_n_4,
      O(2) => red4_i_26_n_5,
      O(1) => red4_i_26_n_6,
      O(0) => red4_i_26_n_7,
      S(3) => red4_i_76_n_0,
      S(2) => red4_i_77_n_0,
      S(1) => red4_i_78_n_0,
      S(0) => red4_i_79_n_0
    );
red4_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => red4_i_26_n_4,
      I1 => red4_i_80_n_4,
      O => red4_i_27_n_0
    );
red4_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => red4_i_26_n_5,
      I1 => red4_i_80_n_5,
      O => red4_i_28_n_0
    );
red4_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => red4_i_26_n_6,
      I1 => red4_i_80_n_6,
      O => red4_i_29_n_0
    );
red4_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => red4_i_4_n_0,
      CO(3) => red4_i_3_n_0,
      CO(2) => red4_i_3_n_1,
      CO(1) => red4_i_3_n_2,
      CO(0) => red4_i_3_n_3,
      CYINIT => '0',
      DI(3) => red4_i_21_n_4,
      DI(2) => red4_i_21_n_5,
      DI(1) => red4_i_21_n_6,
      DI(0) => red4_i_21_n_7,
      O(3) => red4_i_3_n_4,
      O(2) => red4_i_3_n_5,
      O(1) => red4_i_3_n_6,
      O(0) => red4_i_3_n_7,
      S(3) => red4_i_22_n_0,
      S(2) => red4_i_23_n_0,
      S(1) => red4_i_24_n_0,
      S(0) => red4_i_25_n_0
    );
red4_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => red4_i_26_n_7,
      I1 => red4_i_80_n_7,
      O => red4_i_30_n_0
    );
red4_i_31: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => red4_i_31_n_0,
      CO(2) => red4_i_31_n_1,
      CO(1) => red4_i_31_n_2,
      CO(0) => red4_i_31_n_3,
      CYINIT => '0',
      DI(3) => \red6__22_n_103\,
      DI(2) => \red6__22_n_104\,
      DI(1) => \red6__22_n_105\,
      DI(0) => '0',
      O(3) => red4_i_31_n_4,
      O(2) => red4_i_31_n_5,
      O(1) => red4_i_31_n_6,
      O(0) => red4_i_31_n_7,
      S(3) => red4_i_81_n_0,
      S(2) => red4_i_82_n_0,
      S(1) => red4_i_83_n_0,
      S(0) => \red6__21_n_89\
    );
red4_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => red4_i_31_n_4,
      I1 => red4_i_84_n_4,
      O => red4_i_32_n_0
    );
red4_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => red4_i_31_n_5,
      I1 => red4_i_84_n_5,
      O => red4_i_33_n_0
    );
red4_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => red4_i_31_n_6,
      I1 => red4_i_84_n_6,
      O => red4_i_34_n_0
    );
red4_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => red4_i_31_n_7,
      I1 => red4_i_84_n_7,
      O => red4_i_35_n_0
    );
red4_i_36: unisim.vcomponents.CARRY4
     port map (
      CI => red4_i_41_n_0,
      CO(3) => red4_i_36_n_0,
      CO(2) => red4_i_36_n_1,
      CO(1) => red4_i_36_n_2,
      CO(0) => red4_i_36_n_3,
      CYINIT => '0',
      DI(3) => \red6__14_n_71\,
      DI(2) => \red6__14_n_72\,
      DI(1) => \red6__14_n_73\,
      DI(0) => \red6__14_n_74\,
      O(3) => red4_i_36_n_4,
      O(2) => red4_i_36_n_5,
      O(1) => red4_i_36_n_6,
      O(0) => red4_i_36_n_7,
      S(3) => red4_i_85_n_0,
      S(2) => red4_i_86_n_0,
      S(1) => red4_i_87_n_0,
      S(0) => red4_i_88_n_0
    );
red4_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => red4_i_36_n_4,
      I1 => red4_i_89_n_4,
      O => red4_i_37_n_0
    );
red4_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => red4_i_36_n_5,
      I1 => red4_i_89_n_5,
      O => red4_i_38_n_0
    );
red4_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => red4_i_36_n_6,
      I1 => red4_i_89_n_6,
      O => red4_i_39_n_0
    );
red4_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => red4_i_5_n_0,
      CO(3) => red4_i_4_n_0,
      CO(2) => red4_i_4_n_1,
      CO(1) => red4_i_4_n_2,
      CO(0) => red4_i_4_n_3,
      CYINIT => '0',
      DI(3) => red4_i_26_n_4,
      DI(2) => red4_i_26_n_5,
      DI(1) => red4_i_26_n_6,
      DI(0) => red4_i_26_n_7,
      O(3) => red4_i_4_n_4,
      O(2) => red4_i_4_n_5,
      O(1) => red4_i_4_n_6,
      O(0) => red4_i_4_n_7,
      S(3) => red4_i_27_n_0,
      S(2) => red4_i_28_n_0,
      S(1) => red4_i_29_n_0,
      S(0) => red4_i_30_n_0
    );
red4_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => red4_i_36_n_7,
      I1 => red4_i_89_n_7,
      O => red4_i_40_n_0
    );
red4_i_41: unisim.vcomponents.CARRY4
     port map (
      CI => red4_i_46_n_0,
      CO(3) => red4_i_41_n_0,
      CO(2) => red4_i_41_n_1,
      CO(1) => red4_i_41_n_2,
      CO(0) => red4_i_41_n_3,
      CYINIT => '0',
      DI(3) => \red6__14_n_75\,
      DI(2) => \red6__14_n_76\,
      DI(1) => \red6__14_n_77\,
      DI(0) => \red6__14_n_78\,
      O(3) => red4_i_41_n_4,
      O(2) => red4_i_41_n_5,
      O(1) => red4_i_41_n_6,
      O(0) => red4_i_41_n_7,
      S(3) => red4_i_90_n_0,
      S(2) => red4_i_91_n_0,
      S(1) => red4_i_92_n_0,
      S(0) => red4_i_93_n_0
    );
red4_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => red4_i_41_n_4,
      I1 => red4_i_94_n_4,
      O => red4_i_42_n_0
    );
red4_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => red4_i_41_n_5,
      I1 => red4_i_94_n_5,
      O => red4_i_43_n_0
    );
red4_i_44: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => red4_i_41_n_6,
      I1 => red4_i_94_n_6,
      O => red4_i_44_n_0
    );
red4_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => red4_i_41_n_7,
      I1 => red4_i_94_n_7,
      O => red4_i_45_n_0
    );
red4_i_46: unisim.vcomponents.CARRY4
     port map (
      CI => red4_i_51_n_0,
      CO(3) => red4_i_46_n_0,
      CO(2) => red4_i_46_n_1,
      CO(1) => red4_i_46_n_2,
      CO(0) => red4_i_46_n_3,
      CYINIT => '0',
      DI(3) => \red6__14_n_79\,
      DI(2) => \red6__14_n_80\,
      DI(1) => \red6__14_n_81\,
      DI(0) => \red6__14_n_82\,
      O(3) => red4_i_46_n_4,
      O(2) => red4_i_46_n_5,
      O(1) => red4_i_46_n_6,
      O(0) => red4_i_46_n_7,
      S(3) => red4_i_95_n_0,
      S(2) => red4_i_96_n_0,
      S(1) => red4_i_97_n_0,
      S(0) => red4_i_98_n_0
    );
red4_i_47: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => red4_i_46_n_4,
      I1 => red4_i_99_n_4,
      O => red4_i_47_n_0
    );
red4_i_48: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => red4_i_46_n_5,
      I1 => red4_i_99_n_5,
      O => red4_i_48_n_0
    );
red4_i_49: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => red4_i_46_n_6,
      I1 => red4_i_99_n_6,
      O => red4_i_49_n_0
    );
red4_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__0_i_4_n_0\,
      CO(3) => red4_i_5_n_0,
      CO(2) => red4_i_5_n_1,
      CO(1) => red4_i_5_n_2,
      CO(0) => red4_i_5_n_3,
      CYINIT => '0',
      DI(3) => red4_i_31_n_4,
      DI(2) => red4_i_31_n_5,
      DI(1) => red4_i_31_n_6,
      DI(0) => red4_i_31_n_7,
      O(3) => red4_i_5_n_4,
      O(2) => red4_i_5_n_5,
      O(1) => red4_i_5_n_6,
      O(0) => red4_i_5_n_7,
      S(3) => red4_i_32_n_0,
      S(2) => red4_i_33_n_0,
      S(1) => red4_i_34_n_0,
      S(0) => red4_i_35_n_0
    );
red4_i_50: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => red4_i_46_n_7,
      I1 => red4_i_99_n_7,
      O => red4_i_50_n_0
    );
red4_i_51: unisim.vcomponents.CARRY4
     port map (
      CI => red4_i_56_n_0,
      CO(3) => red4_i_51_n_0,
      CO(2) => red4_i_51_n_1,
      CO(1) => red4_i_51_n_2,
      CO(0) => red4_i_51_n_3,
      CYINIT => '0',
      DI(3) => \red6__14_n_83\,
      DI(2) => \red6__14_n_84\,
      DI(1) => \red6__14_n_85\,
      DI(0) => \red6__14_n_86\,
      O(3) => red4_i_51_n_4,
      O(2) => red4_i_51_n_5,
      O(1) => red4_i_51_n_6,
      O(0) => red4_i_51_n_7,
      S(3) => red4_i_100_n_0,
      S(2) => red4_i_101_n_0,
      S(1) => red4_i_102_n_0,
      S(0) => red4_i_103_n_0
    );
red4_i_52: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => red4_i_51_n_4,
      I1 => red4_i_104_n_4,
      O => red4_i_52_n_0
    );
red4_i_53: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => red4_i_51_n_5,
      I1 => red4_i_104_n_5,
      O => red4_i_53_n_0
    );
red4_i_54: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => red4_i_51_n_6,
      I1 => red4_i_104_n_6,
      O => red4_i_54_n_0
    );
red4_i_55: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => red4_i_51_n_7,
      I1 => red4_i_104_n_7,
      O => red4_i_55_n_0
    );
red4_i_56: unisim.vcomponents.CARRY4
     port map (
      CI => \red4__1_i_5_n_0\,
      CO(3) => red4_i_56_n_0,
      CO(2) => red4_i_56_n_1,
      CO(1) => red4_i_56_n_2,
      CO(0) => red4_i_56_n_3,
      CYINIT => '0',
      DI(3) => \red6__14_n_87\,
      DI(2) => \red6__14_n_88\,
      DI(1) => \red6__14_n_89\,
      DI(0) => \red6__14_n_90\,
      O(3) => red4_i_56_n_4,
      O(2) => red4_i_56_n_5,
      O(1) => red4_i_56_n_6,
      O(0) => red4_i_56_n_7,
      S(3) => red4_i_105_n_0,
      S(2) => red4_i_106_n_0,
      S(1) => red4_i_107_n_0,
      S(0) => red4_i_108_n_0
    );
red4_i_57: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => red4_i_56_n_4,
      I1 => red4_i_109_n_4,
      O => red4_i_57_n_0
    );
red4_i_58: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => red4_i_56_n_5,
      I1 => red4_i_109_n_5,
      O => red4_i_58_n_0
    );
red4_i_59: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => red4_i_56_n_6,
      I1 => red4_i_109_n_6,
      O => red4_i_59_n_0
    );
red4_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => red4_i_7_n_0,
      CO(3) => red4_i_6_n_0,
      CO(2) => red4_i_6_n_1,
      CO(1) => red4_i_6_n_2,
      CO(0) => red4_i_6_n_3,
      CYINIT => '0',
      DI(3) => red4_i_36_n_4,
      DI(2) => red4_i_36_n_5,
      DI(1) => red4_i_36_n_6,
      DI(0) => red4_i_36_n_7,
      O(3) => B_0(0),
      O(2) => red4_i_6_n_5,
      O(1) => red4_i_6_n_6,
      O(0) => red4_i_6_n_7,
      S(3) => red4_i_37_n_0,
      S(2) => red4_i_38_n_0,
      S(1) => red4_i_39_n_0,
      S(0) => red4_i_40_n_0
    );
red4_i_60: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => red4_i_56_n_7,
      I1 => red4_i_109_n_7,
      O => red4_i_60_n_0
    );
red4_i_61: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_87\,
      I1 => \red6__20_n_104\,
      O => red4_i_61_n_0
    );
red4_i_62: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_88\,
      I1 => \red6__20_n_105\,
      O => red4_i_62_n_0
    );
red4_i_63: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_89\,
      I1 => \red6__19_n_89\,
      O => red4_i_63_n_0
    );
red4_i_64: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_90\,
      I1 => \red6__19_n_90\,
      O => red4_i_64_n_0
    );
red4_i_65: unisim.vcomponents.CARRY4
     port map (
      CI => red4_i_70_n_0,
      CO(3) => red4_i_65_n_0,
      CO(2) => red4_i_65_n_1,
      CO(1) => red4_i_65_n_2,
      CO(0) => red4_i_65_n_3,
      CYINIT => '0',
      DI(3) => \red6__18_n_87\,
      DI(2) => \red6__18_n_88\,
      DI(1) => \red6__18_n_89\,
      DI(0) => \red6__18_n_90\,
      O(3) => red4_i_65_n_4,
      O(2) => red4_i_65_n_5,
      O(1) => red4_i_65_n_6,
      O(0) => red4_i_65_n_7,
      S(3) => red4_i_110_n_0,
      S(2) => red4_i_111_n_0,
      S(1) => red4_i_112_n_0,
      S(0) => red4_i_113_n_0
    );
red4_i_66: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_91\,
      I1 => \red6__19_n_91\,
      O => red4_i_66_n_0
    );
red4_i_67: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_92\,
      I1 => \red6__19_n_92\,
      O => red4_i_67_n_0
    );
red4_i_68: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_93\,
      I1 => \red6__19_n_93\,
      O => red4_i_68_n_0
    );
red4_i_69: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_94\,
      I1 => \red6__19_n_94\,
      O => red4_i_69_n_0
    );
red4_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => red4_i_8_n_0,
      CO(3) => red4_i_7_n_0,
      CO(2) => red4_i_7_n_1,
      CO(1) => red4_i_7_n_2,
      CO(0) => red4_i_7_n_3,
      CYINIT => '0',
      DI(3) => red4_i_41_n_4,
      DI(2) => red4_i_41_n_5,
      DI(1) => red4_i_41_n_6,
      DI(0) => red4_i_41_n_7,
      O(3) => red4_i_7_n_4,
      O(2) => red4_i_7_n_5,
      O(1) => red4_i_7_n_6,
      O(0) => red4_i_7_n_7,
      S(3) => red4_i_42_n_0,
      S(2) => red4_i_43_n_0,
      S(1) => red4_i_44_n_0,
      S(0) => red4_i_45_n_0
    );
red4_i_70: unisim.vcomponents.CARRY4
     port map (
      CI => red4_i_75_n_0,
      CO(3) => red4_i_70_n_0,
      CO(2) => red4_i_70_n_1,
      CO(1) => red4_i_70_n_2,
      CO(0) => red4_i_70_n_3,
      CYINIT => '0',
      DI(3) => \red6__18_n_91\,
      DI(2) => \red6__18_n_92\,
      DI(1) => \red6__18_n_93\,
      DI(0) => \red6__18_n_94\,
      O(3) => red4_i_70_n_4,
      O(2) => red4_i_70_n_5,
      O(1) => red4_i_70_n_6,
      O(0) => red4_i_70_n_7,
      S(3) => red4_i_114_n_0,
      S(2) => red4_i_115_n_0,
      S(1) => red4_i_116_n_0,
      S(0) => red4_i_117_n_0
    );
red4_i_71: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_95\,
      I1 => \red6__19_n_95\,
      O => red4_i_71_n_0
    );
red4_i_72: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_96\,
      I1 => \red6__19_n_96\,
      O => red4_i_72_n_0
    );
red4_i_73: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_97\,
      I1 => \red6__19_n_97\,
      O => red4_i_73_n_0
    );
red4_i_74: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_98\,
      I1 => \red6__19_n_98\,
      O => red4_i_74_n_0
    );
red4_i_75: unisim.vcomponents.CARRY4
     port map (
      CI => red4_i_80_n_0,
      CO(3) => red4_i_75_n_0,
      CO(2) => red4_i_75_n_1,
      CO(1) => red4_i_75_n_2,
      CO(0) => red4_i_75_n_3,
      CYINIT => '0',
      DI(3) => \red6__18_n_95\,
      DI(2) => \red6__18_n_96\,
      DI(1) => \red6__18_n_97\,
      DI(0) => \red6__18_n_98\,
      O(3) => red4_i_75_n_4,
      O(2) => red4_i_75_n_5,
      O(1) => red4_i_75_n_6,
      O(0) => red4_i_75_n_7,
      S(3) => red4_i_118_n_0,
      S(2) => red4_i_119_n_0,
      S(1) => red4_i_120_n_0,
      S(0) => red4_i_121_n_0
    );
red4_i_76: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_99\,
      I1 => \red6__19_n_99\,
      O => red4_i_76_n_0
    );
red4_i_77: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_100\,
      I1 => \red6__19_n_100\,
      O => red4_i_77_n_0
    );
red4_i_78: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_101\,
      I1 => \red6__19_n_101\,
      O => red4_i_78_n_0
    );
red4_i_79: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_102\,
      I1 => \red6__19_n_102\,
      O => red4_i_79_n_0
    );
red4_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => red4_i_9_n_0,
      CO(3) => red4_i_8_n_0,
      CO(2) => red4_i_8_n_1,
      CO(1) => red4_i_8_n_2,
      CO(0) => red4_i_8_n_3,
      CYINIT => '0',
      DI(3) => red4_i_46_n_4,
      DI(2) => red4_i_46_n_5,
      DI(1) => red4_i_46_n_6,
      DI(0) => red4_i_46_n_7,
      O(3) => red4_i_8_n_4,
      O(2) => red4_i_8_n_5,
      O(1) => red4_i_8_n_6,
      O(0) => red4_i_8_n_7,
      S(3) => red4_i_47_n_0,
      S(2) => red4_i_48_n_0,
      S(1) => red4_i_49_n_0,
      S(0) => red4_i_50_n_0
    );
red4_i_80: unisim.vcomponents.CARRY4
     port map (
      CI => red4_i_84_n_0,
      CO(3) => red4_i_80_n_0,
      CO(2) => red4_i_80_n_1,
      CO(1) => red4_i_80_n_2,
      CO(0) => red4_i_80_n_3,
      CYINIT => '0',
      DI(3) => \red6__18_n_99\,
      DI(2) => \red6__18_n_100\,
      DI(1) => \red6__18_n_101\,
      DI(0) => \red6__18_n_102\,
      O(3) => red4_i_80_n_4,
      O(2) => red4_i_80_n_5,
      O(1) => red4_i_80_n_6,
      O(0) => red4_i_80_n_7,
      S(3) => red4_i_122_n_0,
      S(2) => red4_i_123_n_0,
      S(1) => red4_i_124_n_0,
      S(0) => red4_i_125_n_0
    );
red4_i_81: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_103\,
      I1 => \red6__19_n_103\,
      O => red4_i_81_n_0
    );
red4_i_82: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_104\,
      I1 => \red6__19_n_104\,
      O => red4_i_82_n_0
    );
red4_i_83: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__22_n_105\,
      I1 => \red6__19_n_105\,
      O => red4_i_83_n_0
    );
red4_i_84: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => red4_i_84_n_0,
      CO(2) => red4_i_84_n_1,
      CO(1) => red4_i_84_n_2,
      CO(0) => red4_i_84_n_3,
      CYINIT => '0',
      DI(3) => \red6__18_n_103\,
      DI(2) => \red6__18_n_104\,
      DI(1) => \red6__18_n_105\,
      DI(0) => '0',
      O(3) => red4_i_84_n_4,
      O(2) => red4_i_84_n_5,
      O(1) => red4_i_84_n_6,
      O(0) => red4_i_84_n_7,
      S(3) => red4_i_126_n_0,
      S(2) => red4_i_127_n_0,
      S(1) => red4_i_128_n_0,
      S(0) => \red6__17_n_89\
    );
red4_i_85: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_71\,
      I1 => \red6__12_n_88\,
      O => red4_i_85_n_0
    );
red4_i_86: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_72\,
      I1 => \red6__12_n_89\,
      O => red4_i_86_n_0
    );
red4_i_87: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_73\,
      I1 => \red6__12_n_90\,
      O => red4_i_87_n_0
    );
red4_i_88: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_74\,
      I1 => \red6__12_n_91\,
      O => red4_i_88_n_0
    );
red4_i_89: unisim.vcomponents.CARRY4
     port map (
      CI => red4_i_94_n_0,
      CO(3) => red4_i_89_n_0,
      CO(2) => red4_i_89_n_1,
      CO(1) => red4_i_89_n_2,
      CO(0) => red4_i_89_n_3,
      CYINIT => '0',
      DI(3) => \red6__10_n_71\,
      DI(2) => \red6__10_n_72\,
      DI(1) => \red6__10_n_73\,
      DI(0) => \red6__10_n_74\,
      O(3) => red4_i_89_n_4,
      O(2) => red4_i_89_n_5,
      O(1) => red4_i_89_n_6,
      O(0) => red4_i_89_n_7,
      S(3) => red4_i_129_n_0,
      S(2) => red4_i_130_n_0,
      S(1) => red4_i_131_n_0,
      S(0) => red4_i_132_n_0
    );
red4_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => red4_i_10_n_0,
      CO(3) => red4_i_9_n_0,
      CO(2) => red4_i_9_n_1,
      CO(1) => red4_i_9_n_2,
      CO(0) => red4_i_9_n_3,
      CYINIT => '0',
      DI(3) => red4_i_51_n_4,
      DI(2) => red4_i_51_n_5,
      DI(1) => red4_i_51_n_6,
      DI(0) => red4_i_51_n_7,
      O(3) => red4_i_9_n_4,
      O(2) => red4_i_9_n_5,
      O(1) => red4_i_9_n_6,
      O(0) => red4_i_9_n_7,
      S(3) => red4_i_52_n_0,
      S(2) => red4_i_53_n_0,
      S(1) => red4_i_54_n_0,
      S(0) => red4_i_55_n_0
    );
red4_i_90: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_75\,
      I1 => \red6__12_n_92\,
      O => red4_i_90_n_0
    );
red4_i_91: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_76\,
      I1 => \red6__12_n_93\,
      O => red4_i_91_n_0
    );
red4_i_92: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_77\,
      I1 => \red6__12_n_94\,
      O => red4_i_92_n_0
    );
red4_i_93: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_78\,
      I1 => \red6__12_n_95\,
      O => red4_i_93_n_0
    );
red4_i_94: unisim.vcomponents.CARRY4
     port map (
      CI => red4_i_99_n_0,
      CO(3) => red4_i_94_n_0,
      CO(2) => red4_i_94_n_1,
      CO(1) => red4_i_94_n_2,
      CO(0) => red4_i_94_n_3,
      CYINIT => '0',
      DI(3) => \red6__10_n_75\,
      DI(2) => \red6__10_n_76\,
      DI(1) => \red6__10_n_77\,
      DI(0) => \red6__10_n_78\,
      O(3) => red4_i_94_n_4,
      O(2) => red4_i_94_n_5,
      O(1) => red4_i_94_n_6,
      O(0) => red4_i_94_n_7,
      S(3) => red4_i_133_n_0,
      S(2) => red4_i_134_n_0,
      S(1) => red4_i_135_n_0,
      S(0) => red4_i_136_n_0
    );
red4_i_95: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_79\,
      I1 => \red6__12_n_96\,
      O => red4_i_95_n_0
    );
red4_i_96: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_80\,
      I1 => \red6__12_n_97\,
      O => red4_i_96_n_0
    );
red4_i_97: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_81\,
      I1 => \red6__12_n_98\,
      O => red4_i_97_n_0
    );
red4_i_98: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red6__14_n_82\,
      I1 => \red6__12_n_99\,
      O => red4_i_98_n_0
    );
red4_i_99: unisim.vcomponents.CARRY4
     port map (
      CI => red4_i_104_n_0,
      CO(3) => red4_i_99_n_0,
      CO(2) => red4_i_99_n_1,
      CO(1) => red4_i_99_n_2,
      CO(0) => red4_i_99_n_3,
      CYINIT => '0',
      DI(3) => \red6__10_n_79\,
      DI(2) => \red6__10_n_80\,
      DI(1) => \red6__10_n_81\,
      DI(0) => \red6__10_n_82\,
      O(3) => red4_i_99_n_4,
      O(2) => red4_i_99_n_5,
      O(1) => red4_i_99_n_6,
      O(0) => red4_i_99_n_7,
      S(3) => red4_i_137_n_0,
      S(2) => red4_i_138_n_0,
      S(1) => red4_i_139_n_0,
      S(0) => red4_i_140_n_0
    );
red6: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => B(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_red6_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => red70_in(32),
      B(16) => red70_in(32),
      B(15 downto 0) => red70_in(32 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_red6_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_red6_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_red6_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_red6_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_red6_OVERFLOW_UNCONNECTED,
      P(47) => red6_n_58,
      P(46) => red6_n_59,
      P(45) => red6_n_60,
      P(44) => red6_n_61,
      P(43) => red6_n_62,
      P(42) => red6_n_63,
      P(41) => red6_n_64,
      P(40) => red6_n_65,
      P(39) => red6_n_66,
      P(38) => red6_n_67,
      P(37) => red6_n_68,
      P(36) => red6_n_69,
      P(35) => red6_n_70,
      P(34) => red6_n_71,
      P(33) => red6_n_72,
      P(32) => red6_n_73,
      P(31) => red6_n_74,
      P(30) => red6_n_75,
      P(29) => red6_n_76,
      P(28) => red6_n_77,
      P(27) => red6_n_78,
      P(26) => red6_n_79,
      P(25) => red6_n_80,
      P(24) => red6_n_81,
      P(23) => red6_n_82,
      P(22) => red6_n_83,
      P(21) => red6_n_84,
      P(20) => red6_n_85,
      P(19) => red6_n_86,
      P(18) => red6_n_87,
      P(17) => red6_n_88,
      P(16) => red6_n_89,
      P(15) => red6_n_90,
      P(14) => red6_n_91,
      P(13) => red6_n_92,
      P(12) => red6_n_93,
      P(11) => red6_n_94,
      P(10) => red6_n_95,
      P(9) => red6_n_96,
      P(8) => red6_n_97,
      P(7) => red6_n_98,
      P(6) => red6_n_99,
      P(5) => red6_n_100,
      P(4) => red6_n_101,
      P(3) => red6_n_102,
      P(2) => red6_n_103,
      P(1) => red6_n_104,
      P(0) => red6_n_105,
      PATTERNBDETECT => NLW_red6_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_red6_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => red6_n_106,
      PCOUT(46) => red6_n_107,
      PCOUT(45) => red6_n_108,
      PCOUT(44) => red6_n_109,
      PCOUT(43) => red6_n_110,
      PCOUT(42) => red6_n_111,
      PCOUT(41) => red6_n_112,
      PCOUT(40) => red6_n_113,
      PCOUT(39) => red6_n_114,
      PCOUT(38) => red6_n_115,
      PCOUT(37) => red6_n_116,
      PCOUT(36) => red6_n_117,
      PCOUT(35) => red6_n_118,
      PCOUT(34) => red6_n_119,
      PCOUT(33) => red6_n_120,
      PCOUT(32) => red6_n_121,
      PCOUT(31) => red6_n_122,
      PCOUT(30) => red6_n_123,
      PCOUT(29) => red6_n_124,
      PCOUT(28) => red6_n_125,
      PCOUT(27) => red6_n_126,
      PCOUT(26) => red6_n_127,
      PCOUT(25) => red6_n_128,
      PCOUT(24) => red6_n_129,
      PCOUT(23) => red6_n_130,
      PCOUT(22) => red6_n_131,
      PCOUT(21) => red6_n_132,
      PCOUT(20) => red6_n_133,
      PCOUT(19) => red6_n_134,
      PCOUT(18) => red6_n_135,
      PCOUT(17) => red6_n_136,
      PCOUT(16) => red6_n_137,
      PCOUT(15) => red6_n_138,
      PCOUT(14) => red6_n_139,
      PCOUT(13) => red6_n_140,
      PCOUT(12) => red6_n_141,
      PCOUT(11) => red6_n_142,
      PCOUT(10) => red6_n_143,
      PCOUT(9) => red6_n_144,
      PCOUT(8) => red6_n_145,
      PCOUT(7) => red6_n_146,
      PCOUT(6) => red6_n_147,
      PCOUT(5) => red6_n_148,
      PCOUT(4) => red6_n_149,
      PCOUT(3) => red6_n_150,
      PCOUT(2) => red6_n_151,
      PCOUT(1) => red6_n_152,
      PCOUT(0) => red6_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_red6_UNDERFLOW_UNCONNECTED
    );
\red6__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => red70_in(32),
      A(28) => red70_in(32),
      A(27) => red70_in(32),
      A(26) => red70_in(32),
      A(25) => red70_in(32),
      A(24) => red70_in(32),
      A(23) => red70_in(32),
      A(22) => red70_in(32),
      A(21) => red70_in(32),
      A(20) => red70_in(32),
      A(19) => red70_in(32),
      A(18) => red70_in(32),
      A(17) => red70_in(32),
      A(16) => red70_in(32),
      A(15 downto 0) => red70_in(32 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_red6__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \red6__0_0\(15),
      B(16) => \red6__0_0\(15),
      B(15 downto 0) => \red6__0_0\(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red6__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red6__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red6__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red6__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_red6__0_OVERFLOW_UNCONNECTED\,
      P(47) => \red6__0_n_58\,
      P(46) => \red6__0_n_59\,
      P(45) => \red6__0_n_60\,
      P(44) => \red6__0_n_61\,
      P(43) => \red6__0_n_62\,
      P(42) => \red6__0_n_63\,
      P(41) => \red6__0_n_64\,
      P(40) => \red6__0_n_65\,
      P(39) => \red6__0_n_66\,
      P(38) => \red6__0_n_67\,
      P(37) => \red6__0_n_68\,
      P(36) => \red6__0_n_69\,
      P(35) => \red6__0_n_70\,
      P(34) => \red6__0_n_71\,
      P(33) => \red6__0_n_72\,
      P(32) => \red6__0_n_73\,
      P(31) => \red6__0_n_74\,
      P(30) => \red6__0_n_75\,
      P(29) => \red6__0_n_76\,
      P(28) => \red6__0_n_77\,
      P(27) => \red6__0_n_78\,
      P(26) => \red6__0_n_79\,
      P(25) => \red6__0_n_80\,
      P(24) => \red6__0_n_81\,
      P(23) => \red6__0_n_82\,
      P(22) => \red6__0_n_83\,
      P(21) => \red6__0_n_84\,
      P(20) => \red6__0_n_85\,
      P(19) => \red6__0_n_86\,
      P(18) => \red6__0_n_87\,
      P(17) => \red6__0_n_88\,
      P(16) => \red6__0_n_89\,
      P(15) => \red6__0_n_90\,
      P(14) => \red6__0_n_91\,
      P(13) => \red6__0_n_92\,
      P(12) => \red6__0_n_93\,
      P(11) => \red6__0_n_94\,
      P(10) => \red6__0_n_95\,
      P(9) => \red6__0_n_96\,
      P(8) => \red6__0_n_97\,
      P(7) => \red6__0_n_98\,
      P(6) => \red6__0_n_99\,
      P(5) => \red6__0_n_100\,
      P(4) => \red6__0_n_101\,
      P(3) => \red6__0_n_102\,
      P(2) => \red6__0_n_103\,
      P(1) => \red6__0_n_104\,
      P(0) => \red6__0_n_105\,
      PATTERNBDETECT => \NLW_red6__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red6__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => red6_n_106,
      PCIN(46) => red6_n_107,
      PCIN(45) => red6_n_108,
      PCIN(44) => red6_n_109,
      PCIN(43) => red6_n_110,
      PCIN(42) => red6_n_111,
      PCIN(41) => red6_n_112,
      PCIN(40) => red6_n_113,
      PCIN(39) => red6_n_114,
      PCIN(38) => red6_n_115,
      PCIN(37) => red6_n_116,
      PCIN(36) => red6_n_117,
      PCIN(35) => red6_n_118,
      PCIN(34) => red6_n_119,
      PCIN(33) => red6_n_120,
      PCIN(32) => red6_n_121,
      PCIN(31) => red6_n_122,
      PCIN(30) => red6_n_123,
      PCIN(29) => red6_n_124,
      PCIN(28) => red6_n_125,
      PCIN(27) => red6_n_126,
      PCIN(26) => red6_n_127,
      PCIN(25) => red6_n_128,
      PCIN(24) => red6_n_129,
      PCIN(23) => red6_n_130,
      PCIN(22) => red6_n_131,
      PCIN(21) => red6_n_132,
      PCIN(20) => red6_n_133,
      PCIN(19) => red6_n_134,
      PCIN(18) => red6_n_135,
      PCIN(17) => red6_n_136,
      PCIN(16) => red6_n_137,
      PCIN(15) => red6_n_138,
      PCIN(14) => red6_n_139,
      PCIN(13) => red6_n_140,
      PCIN(12) => red6_n_141,
      PCIN(11) => red6_n_142,
      PCIN(10) => red6_n_143,
      PCIN(9) => red6_n_144,
      PCIN(8) => red6_n_145,
      PCIN(7) => red6_n_146,
      PCIN(6) => red6_n_147,
      PCIN(5) => red6_n_148,
      PCIN(4) => red6_n_149,
      PCIN(3) => red6_n_150,
      PCIN(2) => red6_n_151,
      PCIN(1) => red6_n_152,
      PCIN(0) => red6_n_153,
      PCOUT(47 downto 0) => \NLW_red6__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red6__0_UNDERFLOW_UNCONNECTED\
    );
\red6__0_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(24),
      O => \red6__15_i_14_0\(2)
    );
\red6__0_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(23),
      O => \red6__15_i_14_0\(1)
    );
\red6__0_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(22),
      O => \red6__15_i_14_0\(0)
    );
\red6__0_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(21),
      O => \red6__15_i_19_0\(3)
    );
\red6__0_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(20),
      O => \red6__15_i_19_0\(2)
    );
\red6__0_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(19),
      O => \red6__15_i_19_0\(1)
    );
\red6__0_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(18),
      O => \red6__15_i_19_0\(0)
    );
\red6__0_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(29),
      O => \red6__15_i_11\(3)
    );
\red6__0_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(28),
      O => \red6__15_i_11\(2)
    );
\red6__0_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(27),
      O => \red6__15_i_11\(1)
    );
\red6__0_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(26),
      O => \red6__15_i_11\(0)
    );
\red6__0_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(25),
      O => \red6__15_i_14_0\(3)
    );
\red6__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 2) => red70_in(16 downto 2),
      A(1 downto 0) => B"00",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_red6__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => B(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red6__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red6__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red6__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red6__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_red6__1_OVERFLOW_UNCONNECTED\,
      P(47) => \red6__1_n_58\,
      P(46) => \red6__1_n_59\,
      P(45) => \red6__1_n_60\,
      P(44) => \red6__1_n_61\,
      P(43) => \red6__1_n_62\,
      P(42) => \red6__1_n_63\,
      P(41) => \red6__1_n_64\,
      P(40) => \red6__1_n_65\,
      P(39) => \red6__1_n_66\,
      P(38) => \red6__1_n_67\,
      P(37) => \red6__1_n_68\,
      P(36) => \red6__1_n_69\,
      P(35) => \red6__1_n_70\,
      P(34) => \red6__1_n_71\,
      P(33) => \red6__1_n_72\,
      P(32) => \red6__1_n_73\,
      P(31) => \red6__1_n_74\,
      P(30) => \red6__1_n_75\,
      P(29) => \red6__1_n_76\,
      P(28) => \red6__1_n_77\,
      P(27) => \red6__1_n_78\,
      P(26) => \red6__1_n_79\,
      P(25) => \red6__1_n_80\,
      P(24) => \red6__1_n_81\,
      P(23) => \red6__1_n_82\,
      P(22) => \red6__1_n_83\,
      P(21) => \red6__1_n_84\,
      P(20) => \red6__1_n_85\,
      P(19) => \red6__1_n_86\,
      P(18) => \red6__1_n_87\,
      P(17) => \red6__1_n_88\,
      P(16) => \red6__1_n_89\,
      P(15) => \red6__1_n_90\,
      P(14) => \red6__1_n_91\,
      P(13) => \red6__1_n_92\,
      P(12) => \red6__1_n_93\,
      P(11) => \red6__1_n_94\,
      P(10) => \red6__1_n_95\,
      P(9) => \red6__1_n_96\,
      P(8) => \red6__1_n_97\,
      P(7) => \red6__1_n_98\,
      P(6) => \red6__1_n_99\,
      P(5) => \red6__1_n_100\,
      P(4) => \red6__1_n_101\,
      P(3) => \red6__1_n_102\,
      P(2) => \red6__1_n_103\,
      P(1) => \red6__1_n_104\,
      P(0) => \red6__1_n_105\,
      PATTERNBDETECT => \NLW_red6__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red6__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \red6__1_n_106\,
      PCOUT(46) => \red6__1_n_107\,
      PCOUT(45) => \red6__1_n_108\,
      PCOUT(44) => \red6__1_n_109\,
      PCOUT(43) => \red6__1_n_110\,
      PCOUT(42) => \red6__1_n_111\,
      PCOUT(41) => \red6__1_n_112\,
      PCOUT(40) => \red6__1_n_113\,
      PCOUT(39) => \red6__1_n_114\,
      PCOUT(38) => \red6__1_n_115\,
      PCOUT(37) => \red6__1_n_116\,
      PCOUT(36) => \red6__1_n_117\,
      PCOUT(35) => \red6__1_n_118\,
      PCOUT(34) => \red6__1_n_119\,
      PCOUT(33) => \red6__1_n_120\,
      PCOUT(32) => \red6__1_n_121\,
      PCOUT(31) => \red6__1_n_122\,
      PCOUT(30) => \red6__1_n_123\,
      PCOUT(29) => \red6__1_n_124\,
      PCOUT(28) => \red6__1_n_125\,
      PCOUT(27) => \red6__1_n_126\,
      PCOUT(26) => \red6__1_n_127\,
      PCOUT(25) => \red6__1_n_128\,
      PCOUT(24) => \red6__1_n_129\,
      PCOUT(23) => \red6__1_n_130\,
      PCOUT(22) => \red6__1_n_131\,
      PCOUT(21) => \red6__1_n_132\,
      PCOUT(20) => \red6__1_n_133\,
      PCOUT(19) => \red6__1_n_134\,
      PCOUT(18) => \red6__1_n_135\,
      PCOUT(17) => \red6__1_n_136\,
      PCOUT(16) => \red6__1_n_137\,
      PCOUT(15) => \red6__1_n_138\,
      PCOUT(14) => \red6__1_n_139\,
      PCOUT(13) => \red6__1_n_140\,
      PCOUT(12) => \red6__1_n_141\,
      PCOUT(11) => \red6__1_n_142\,
      PCOUT(10) => \red6__1_n_143\,
      PCOUT(9) => \red6__1_n_144\,
      PCOUT(8) => \red6__1_n_145\,
      PCOUT(7) => \red6__1_n_146\,
      PCOUT(6) => \red6__1_n_147\,
      PCOUT(5) => \red6__1_n_148\,
      PCOUT(4) => \red6__1_n_149\,
      PCOUT(3) => \red6__1_n_150\,
      PCOUT(2) => \red6__1_n_151\,
      PCOUT(1) => \red6__1_n_152\,
      PCOUT(0) => \red6__1_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red6__1_UNDERFLOW_UNCONNECTED\
    );
\red6__10\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => \red6__9_n_24\,
      ACIN(28) => \red6__9_n_25\,
      ACIN(27) => \red6__9_n_26\,
      ACIN(26) => \red6__9_n_27\,
      ACIN(25) => \red6__9_n_28\,
      ACIN(24) => \red6__9_n_29\,
      ACIN(23) => \red6__9_n_30\,
      ACIN(22) => \red6__9_n_31\,
      ACIN(21) => \red6__9_n_32\,
      ACIN(20) => \red6__9_n_33\,
      ACIN(19) => \red6__9_n_34\,
      ACIN(18) => \red6__9_n_35\,
      ACIN(17) => \red6__9_n_36\,
      ACIN(16) => \red6__9_n_37\,
      ACIN(15) => \red6__9_n_38\,
      ACIN(14) => \red6__9_n_39\,
      ACIN(13) => \red6__9_n_40\,
      ACIN(12) => \red6__9_n_41\,
      ACIN(11) => \red6__9_n_42\,
      ACIN(10) => \red6__9_n_43\,
      ACIN(9) => \red6__9_n_44\,
      ACIN(8) => \red6__9_n_45\,
      ACIN(7) => \red6__9_n_46\,
      ACIN(6) => \red6__9_n_47\,
      ACIN(5) => \red6__9_n_48\,
      ACIN(4) => \red6__9_n_49\,
      ACIN(3) => \red6__9_n_50\,
      ACIN(2) => \red6__9_n_51\,
      ACIN(1) => \red6__9_n_52\,
      ACIN(0) => \red6__9_n_53\,
      ACOUT(29 downto 0) => \NLW_red6__10_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => O(2),
      B(16) => O(2),
      B(15) => O(2),
      B(14) => O(2),
      B(13) => O(2),
      B(12) => O(2),
      B(11) => O(2),
      B(10) => O(2),
      B(9) => O(2),
      B(8) => O(2),
      B(7) => O(2),
      B(6) => O(2),
      B(5) => O(2),
      B(4) => O(2),
      B(3) => O(2),
      B(2) => O(2),
      B(1) => O(2),
      B(0) => O(2),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red6__10_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red6__10_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red6__10_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red6__10_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_red6__10_OVERFLOW_UNCONNECTED\,
      P(47) => \red6__10_n_58\,
      P(46) => \red6__10_n_59\,
      P(45) => \red6__10_n_60\,
      P(44) => \red6__10_n_61\,
      P(43) => \red6__10_n_62\,
      P(42) => \red6__10_n_63\,
      P(41) => \red6__10_n_64\,
      P(40) => \red6__10_n_65\,
      P(39) => \red6__10_n_66\,
      P(38) => \red6__10_n_67\,
      P(37) => \red6__10_n_68\,
      P(36) => \red6__10_n_69\,
      P(35) => \red6__10_n_70\,
      P(34) => \red6__10_n_71\,
      P(33) => \red6__10_n_72\,
      P(32) => \red6__10_n_73\,
      P(31) => \red6__10_n_74\,
      P(30) => \red6__10_n_75\,
      P(29) => \red6__10_n_76\,
      P(28) => \red6__10_n_77\,
      P(27) => \red6__10_n_78\,
      P(26) => \red6__10_n_79\,
      P(25) => \red6__10_n_80\,
      P(24) => \red6__10_n_81\,
      P(23) => \red6__10_n_82\,
      P(22) => \red6__10_n_83\,
      P(21) => \red6__10_n_84\,
      P(20) => \red6__10_n_85\,
      P(19) => \red6__10_n_86\,
      P(18) => \red6__10_n_87\,
      P(17) => \red6__10_n_88\,
      P(16) => \red6__10_n_89\,
      P(15) => \red6__10_n_90\,
      P(14) => \red6__10_n_91\,
      P(13) => \red6__10_n_92\,
      P(12) => \red6__10_n_93\,
      P(11) => \red6__10_n_94\,
      P(10) => \red6__10_n_95\,
      P(9) => \red6__10_n_96\,
      P(8) => \red6__10_n_97\,
      P(7) => \red6__10_n_98\,
      P(6) => \red6__10_n_99\,
      P(5) => \red6__10_n_100\,
      P(4) => \red6__10_n_101\,
      P(3) => \red6__10_n_102\,
      P(2) => \red6__10_n_103\,
      P(1) => \red6__10_n_104\,
      P(0) => \red6__10_n_105\,
      PATTERNBDETECT => \NLW_red6__10_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red6__10_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \red6__9_n_106\,
      PCIN(46) => \red6__9_n_107\,
      PCIN(45) => \red6__9_n_108\,
      PCIN(44) => \red6__9_n_109\,
      PCIN(43) => \red6__9_n_110\,
      PCIN(42) => \red6__9_n_111\,
      PCIN(41) => \red6__9_n_112\,
      PCIN(40) => \red6__9_n_113\,
      PCIN(39) => \red6__9_n_114\,
      PCIN(38) => \red6__9_n_115\,
      PCIN(37) => \red6__9_n_116\,
      PCIN(36) => \red6__9_n_117\,
      PCIN(35) => \red6__9_n_118\,
      PCIN(34) => \red6__9_n_119\,
      PCIN(33) => \red6__9_n_120\,
      PCIN(32) => \red6__9_n_121\,
      PCIN(31) => \red6__9_n_122\,
      PCIN(30) => \red6__9_n_123\,
      PCIN(29) => \red6__9_n_124\,
      PCIN(28) => \red6__9_n_125\,
      PCIN(27) => \red6__9_n_126\,
      PCIN(26) => \red6__9_n_127\,
      PCIN(25) => \red6__9_n_128\,
      PCIN(24) => \red6__9_n_129\,
      PCIN(23) => \red6__9_n_130\,
      PCIN(22) => \red6__9_n_131\,
      PCIN(21) => \red6__9_n_132\,
      PCIN(20) => \red6__9_n_133\,
      PCIN(19) => \red6__9_n_134\,
      PCIN(18) => \red6__9_n_135\,
      PCIN(17) => \red6__9_n_136\,
      PCIN(16) => \red6__9_n_137\,
      PCIN(15) => \red6__9_n_138\,
      PCIN(14) => \red6__9_n_139\,
      PCIN(13) => \red6__9_n_140\,
      PCIN(12) => \red6__9_n_141\,
      PCIN(11) => \red6__9_n_142\,
      PCIN(10) => \red6__9_n_143\,
      PCIN(9) => \red6__9_n_144\,
      PCIN(8) => \red6__9_n_145\,
      PCIN(7) => \red6__9_n_146\,
      PCIN(6) => \red6__9_n_147\,
      PCIN(5) => \red6__9_n_148\,
      PCIN(4) => \red6__9_n_149\,
      PCIN(3) => \red6__9_n_150\,
      PCIN(2) => \red6__9_n_151\,
      PCIN(1) => \red6__9_n_152\,
      PCIN(0) => \red6__9_n_153\,
      PCOUT(47 downto 0) => \NLW_red6__10_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red6__10_UNDERFLOW_UNCONNECTED\
    );
\red6__11\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \red6__13_0\(2),
      A(15) => \red6__13_0\(2),
      A(14) => \red6__13_0\(2),
      A(13) => \red6__13_0\(2),
      A(12) => \red6__13_0\(2),
      A(11) => \red6__13_0\(2),
      A(10 downto 8) => \red6__13_0\(2 downto 0),
      A(7 downto 1) => \red6__11_0\(6 downto 0),
      A(0) => Q(0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_red6__11_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => cos_table_inst_n_120,
      B(16) => cos_table_inst_n_120,
      B(15) => cos_table_inst_n_120,
      B(14) => cos_table_inst_n_121,
      B(13) => cos_table_inst_n_122,
      B(12) => cos_table_inst_n_123,
      B(11) => cos_table_inst_n_124,
      B(10) => cos_table_inst_n_125,
      B(9) => cos_table_inst_n_126,
      B(8) => cos_table_inst_n_127,
      B(7) => cos_table_inst_n_128,
      B(6) => cos_table_inst_n_129,
      B(5) => cos_table_inst_n_130,
      B(4) => cos_table_inst_n_131,
      B(3) => cos_table_inst_n_132,
      B(2) => cos_table_inst_n_133,
      B(1) => cos_table_inst_n_134,
      B(0) => cos_table_inst_n_135,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red6__11_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red6__11_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red6__11_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red6__11_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_red6__11_OVERFLOW_UNCONNECTED\,
      P(47) => \red6__11_n_58\,
      P(46) => \red6__11_n_59\,
      P(45) => \red6__11_n_60\,
      P(44) => \red6__11_n_61\,
      P(43) => \red6__11_n_62\,
      P(42) => \red6__11_n_63\,
      P(41) => \red6__11_n_64\,
      P(40) => \red6__11_n_65\,
      P(39) => \red6__11_n_66\,
      P(38) => \red6__11_n_67\,
      P(37) => \red6__11_n_68\,
      P(36) => \red6__11_n_69\,
      P(35) => \red6__11_n_70\,
      P(34) => \red6__11_n_71\,
      P(33) => \red6__11_n_72\,
      P(32) => \red6__11_n_73\,
      P(31) => \red6__11_n_74\,
      P(30) => \red6__11_n_75\,
      P(29) => \red6__11_n_76\,
      P(28) => \red6__11_n_77\,
      P(27) => \red6__11_n_78\,
      P(26) => \red6__11_n_79\,
      P(25) => \red6__11_n_80\,
      P(24) => \red6__11_n_81\,
      P(23) => \red6__11_n_82\,
      P(22) => \red6__11_n_83\,
      P(21) => \red6__11_n_84\,
      P(20) => \red6__11_n_85\,
      P(19) => \red6__11_n_86\,
      P(18) => \red6__11_n_87\,
      P(17) => \red6__11_n_88\,
      P(16) => \red6__11_n_89\,
      P(15) => \red6__11_n_90\,
      P(14) => \red6__11_n_91\,
      P(13) => \red6__11_n_92\,
      P(12) => \red6__11_n_93\,
      P(11) => \red6__11_n_94\,
      P(10) => \red6__11_n_95\,
      P(9) => \red6__11_n_96\,
      P(8) => \red6__11_n_97\,
      P(7) => \red6__11_n_98\,
      P(6) => \red6__11_n_99\,
      P(5) => \red6__11_n_100\,
      P(4) => \red6__11_n_101\,
      P(3) => \red6__11_n_102\,
      P(2) => \red6__11_n_103\,
      P(1) => \red6__11_n_104\,
      P(0) => \red6__11_n_105\,
      PATTERNBDETECT => \NLW_red6__11_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red6__11_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \red6__11_n_106\,
      PCOUT(46) => \red6__11_n_107\,
      PCOUT(45) => \red6__11_n_108\,
      PCOUT(44) => \red6__11_n_109\,
      PCOUT(43) => \red6__11_n_110\,
      PCOUT(42) => \red6__11_n_111\,
      PCOUT(41) => \red6__11_n_112\,
      PCOUT(40) => \red6__11_n_113\,
      PCOUT(39) => \red6__11_n_114\,
      PCOUT(38) => \red6__11_n_115\,
      PCOUT(37) => \red6__11_n_116\,
      PCOUT(36) => \red6__11_n_117\,
      PCOUT(35) => \red6__11_n_118\,
      PCOUT(34) => \red6__11_n_119\,
      PCOUT(33) => \red6__11_n_120\,
      PCOUT(32) => \red6__11_n_121\,
      PCOUT(31) => \red6__11_n_122\,
      PCOUT(30) => \red6__11_n_123\,
      PCOUT(29) => \red6__11_n_124\,
      PCOUT(28) => \red6__11_n_125\,
      PCOUT(27) => \red6__11_n_126\,
      PCOUT(26) => \red6__11_n_127\,
      PCOUT(25) => \red6__11_n_128\,
      PCOUT(24) => \red6__11_n_129\,
      PCOUT(23) => \red6__11_n_130\,
      PCOUT(22) => \red6__11_n_131\,
      PCOUT(21) => \red6__11_n_132\,
      PCOUT(20) => \red6__11_n_133\,
      PCOUT(19) => \red6__11_n_134\,
      PCOUT(18) => \red6__11_n_135\,
      PCOUT(17) => \red6__11_n_136\,
      PCOUT(16) => \red6__11_n_137\,
      PCOUT(15) => \red6__11_n_138\,
      PCOUT(14) => \red6__11_n_139\,
      PCOUT(13) => \red6__11_n_140\,
      PCOUT(12) => \red6__11_n_141\,
      PCOUT(11) => \red6__11_n_142\,
      PCOUT(10) => \red6__11_n_143\,
      PCOUT(9) => \red6__11_n_144\,
      PCOUT(8) => \red6__11_n_145\,
      PCOUT(7) => \red6__11_n_146\,
      PCOUT(6) => \red6__11_n_147\,
      PCOUT(5) => \red6__11_n_148\,
      PCOUT(4) => \red6__11_n_149\,
      PCOUT(3) => \red6__11_n_150\,
      PCOUT(2) => \red6__11_n_151\,
      PCOUT(1) => \red6__11_n_152\,
      PCOUT(0) => \red6__11_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red6__11_UNDERFLOW_UNCONNECTED\
    );
\red6__11_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(29),
      O => \red6__11_i_11_n_0\
    );
\red6__11_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(28),
      O => \red6__11_i_12_n_0\
    );
\red6__11_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(27),
      O => \red6__11_i_14_n_0\
    );
\red6__11_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(26),
      O => \red6__11_i_15_n_0\
    );
\red6__11_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(25),
      O => \red6__11_i_16_n_0\
    );
\red6__11_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(24),
      O => \red6__11_i_17_n_0\
    );
\red6__11_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(23),
      O => \red6__11_i_19_n_0\
    );
\red6__11_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(22),
      O => \red6__11_i_20_n_0\
    );
\red6__11_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(21),
      O => \red6__11_i_21_n_0\
    );
\red6__11_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(20),
      O => \red6__11_i_22_n_0\
    );
\red6__11_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(19),
      O => \red6__11_i_24_n_0\
    );
\red6__11_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(18),
      O => \red6__11_i_25_n_0\
    );
\red6__11_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(17),
      O => \red6__11_i_26_n_0\
    );
\red6__11_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(16),
      O => \red6__11_i_27_n_0\
    );
\red6__11_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(15),
      O => \red6__11_i_29_n_0\
    );
\red6__11_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(14),
      O => \red6__11_i_30_n_0\
    );
\red6__11_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(13),
      O => \red6__11_i_31_n_0\
    );
\red6__11_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(12),
      O => \red6__11_i_32_n_0\
    );
\red6__11_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0040"
    )
        port map (
      I0 => yaw_reg(6),
      I1 => yaw_reg(5),
      I2 => sine_table_inst_n_29,
      I3 => yaw_reg(7),
      I4 => Q(1),
      O => \yaw_reg[6]_3\(0)
    );
\red6__11_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(29),
      O => \red6__11_i_9_n_0\
    );
\red6__12\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => cos_table_inst_n_120,
      A(28) => cos_table_inst_n_120,
      A(27) => cos_table_inst_n_120,
      A(26) => cos_table_inst_n_120,
      A(25) => cos_table_inst_n_120,
      A(24) => cos_table_inst_n_120,
      A(23) => cos_table_inst_n_120,
      A(22) => cos_table_inst_n_120,
      A(21) => cos_table_inst_n_120,
      A(20) => cos_table_inst_n_120,
      A(19) => cos_table_inst_n_120,
      A(18) => cos_table_inst_n_120,
      A(17) => cos_table_inst_n_120,
      A(16) => cos_table_inst_n_120,
      A(15) => cos_table_inst_n_120,
      A(14) => cos_table_inst_n_121,
      A(13) => cos_table_inst_n_122,
      A(12) => cos_table_inst_n_123,
      A(11) => cos_table_inst_n_124,
      A(10) => cos_table_inst_n_125,
      A(9) => cos_table_inst_n_126,
      A(8) => cos_table_inst_n_127,
      A(7) => cos_table_inst_n_128,
      A(6) => cos_table_inst_n_129,
      A(5) => cos_table_inst_n_130,
      A(4) => cos_table_inst_n_131,
      A(3) => cos_table_inst_n_132,
      A(2) => cos_table_inst_n_133,
      A(1) => cos_table_inst_n_134,
      A(0) => cos_table_inst_n_135,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_red6__12_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \red6__13_0\(2),
      B(16) => \red6__13_0\(2),
      B(15) => \red6__13_0\(2),
      B(14) => \red6__13_0\(2),
      B(13) => \red6__13_0\(2),
      B(12) => \red6__13_0\(2),
      B(11) => \red6__13_0\(2),
      B(10) => \red6__13_0\(2),
      B(9) => \red6__13_0\(2),
      B(8) => \red6__13_0\(2),
      B(7) => \red6__13_0\(2),
      B(6) => \red6__13_0\(2),
      B(5) => \red6__13_0\(2),
      B(4) => \red6__13_0\(2),
      B(3) => \red6__13_0\(2),
      B(2) => \red6__13_0\(2),
      B(1) => \red6__13_0\(2),
      B(0) => \red6__13_0\(2),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red6__12_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red6__12_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red6__12_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red6__12_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_red6__12_OVERFLOW_UNCONNECTED\,
      P(47) => \red6__12_n_58\,
      P(46) => \red6__12_n_59\,
      P(45) => \red6__12_n_60\,
      P(44) => \red6__12_n_61\,
      P(43) => \red6__12_n_62\,
      P(42) => \red6__12_n_63\,
      P(41) => \red6__12_n_64\,
      P(40) => \red6__12_n_65\,
      P(39) => \red6__12_n_66\,
      P(38) => \red6__12_n_67\,
      P(37) => \red6__12_n_68\,
      P(36) => \red6__12_n_69\,
      P(35) => \red6__12_n_70\,
      P(34) => \red6__12_n_71\,
      P(33) => \red6__12_n_72\,
      P(32) => \red6__12_n_73\,
      P(31) => \red6__12_n_74\,
      P(30) => \red6__12_n_75\,
      P(29) => \red6__12_n_76\,
      P(28) => \red6__12_n_77\,
      P(27) => \red6__12_n_78\,
      P(26) => \red6__12_n_79\,
      P(25) => \red6__12_n_80\,
      P(24) => \red6__12_n_81\,
      P(23) => \red6__12_n_82\,
      P(22) => \red6__12_n_83\,
      P(21) => \red6__12_n_84\,
      P(20) => \red6__12_n_85\,
      P(19) => \red6__12_n_86\,
      P(18) => \red6__12_n_87\,
      P(17) => \red6__12_n_88\,
      P(16) => \red6__12_n_89\,
      P(15) => \red6__12_n_90\,
      P(14) => \red6__12_n_91\,
      P(13) => \red6__12_n_92\,
      P(12) => \red6__12_n_93\,
      P(11) => \red6__12_n_94\,
      P(10) => \red6__12_n_95\,
      P(9) => \red6__12_n_96\,
      P(8) => \red6__12_n_97\,
      P(7) => \red6__12_n_98\,
      P(6) => \red6__12_n_99\,
      P(5) => \red6__12_n_100\,
      P(4) => \red6__12_n_101\,
      P(3) => \red6__12_n_102\,
      P(2) => \red6__12_n_103\,
      P(1) => \red6__12_n_104\,
      P(0) => \red6__12_n_105\,
      PATTERNBDETECT => \NLW_red6__12_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red6__12_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \red6__11_n_106\,
      PCIN(46) => \red6__11_n_107\,
      PCIN(45) => \red6__11_n_108\,
      PCIN(44) => \red6__11_n_109\,
      PCIN(43) => \red6__11_n_110\,
      PCIN(42) => \red6__11_n_111\,
      PCIN(41) => \red6__11_n_112\,
      PCIN(40) => \red6__11_n_113\,
      PCIN(39) => \red6__11_n_114\,
      PCIN(38) => \red6__11_n_115\,
      PCIN(37) => \red6__11_n_116\,
      PCIN(36) => \red6__11_n_117\,
      PCIN(35) => \red6__11_n_118\,
      PCIN(34) => \red6__11_n_119\,
      PCIN(33) => \red6__11_n_120\,
      PCIN(32) => \red6__11_n_121\,
      PCIN(31) => \red6__11_n_122\,
      PCIN(30) => \red6__11_n_123\,
      PCIN(29) => \red6__11_n_124\,
      PCIN(28) => \red6__11_n_125\,
      PCIN(27) => \red6__11_n_126\,
      PCIN(26) => \red6__11_n_127\,
      PCIN(25) => \red6__11_n_128\,
      PCIN(24) => \red6__11_n_129\,
      PCIN(23) => \red6__11_n_130\,
      PCIN(22) => \red6__11_n_131\,
      PCIN(21) => \red6__11_n_132\,
      PCIN(20) => \red6__11_n_133\,
      PCIN(19) => \red6__11_n_134\,
      PCIN(18) => \red6__11_n_135\,
      PCIN(17) => \red6__11_n_136\,
      PCIN(16) => \red6__11_n_137\,
      PCIN(15) => \red6__11_n_138\,
      PCIN(14) => \red6__11_n_139\,
      PCIN(13) => \red6__11_n_140\,
      PCIN(12) => \red6__11_n_141\,
      PCIN(11) => \red6__11_n_142\,
      PCIN(10) => \red6__11_n_143\,
      PCIN(9) => \red6__11_n_144\,
      PCIN(8) => \red6__11_n_145\,
      PCIN(7) => \red6__11_n_146\,
      PCIN(6) => \red6__11_n_147\,
      PCIN(5) => \red6__11_n_148\,
      PCIN(4) => \red6__11_n_149\,
      PCIN(3) => \red6__11_n_150\,
      PCIN(2) => \red6__11_n_151\,
      PCIN(1) => \red6__11_n_152\,
      PCIN(0) => \red6__11_n_153\,
      PCOUT(47 downto 0) => \NLW_red6__12_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red6__12_UNDERFLOW_UNCONNECTED\
    );
\red6__13\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => cos_table_inst_n_105,
      A(15) => cos_table_inst_n_106,
      A(14) => cos_table_inst_n_107,
      A(13) => cos_table_inst_n_108,
      A(12) => cos_table_inst_n_109,
      A(11) => cos_table_inst_n_110,
      A(10) => cos_table_inst_n_111,
      A(9) => cos_table_inst_n_112,
      A(8) => cos_table_inst_n_113,
      A(7) => cos_table_inst_n_114,
      A(6) => cos_table_inst_n_115,
      A(5) => cos_table_inst_n_116,
      A(4) => cos_table_inst_n_117,
      A(3) => cos_table_inst_n_118,
      A(2) => cos_table_inst_n_119,
      A(1 downto 0) => B"00",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => \red6__13_n_24\,
      ACOUT(28) => \red6__13_n_25\,
      ACOUT(27) => \red6__13_n_26\,
      ACOUT(26) => \red6__13_n_27\,
      ACOUT(25) => \red6__13_n_28\,
      ACOUT(24) => \red6__13_n_29\,
      ACOUT(23) => \red6__13_n_30\,
      ACOUT(22) => \red6__13_n_31\,
      ACOUT(21) => \red6__13_n_32\,
      ACOUT(20) => \red6__13_n_33\,
      ACOUT(19) => \red6__13_n_34\,
      ACOUT(18) => \red6__13_n_35\,
      ACOUT(17) => \red6__13_n_36\,
      ACOUT(16) => \red6__13_n_37\,
      ACOUT(15) => \red6__13_n_38\,
      ACOUT(14) => \red6__13_n_39\,
      ACOUT(13) => \red6__13_n_40\,
      ACOUT(12) => \red6__13_n_41\,
      ACOUT(11) => \red6__13_n_42\,
      ACOUT(10) => \red6__13_n_43\,
      ACOUT(9) => \red6__13_n_44\,
      ACOUT(8) => \red6__13_n_45\,
      ACOUT(7) => \red6__13_n_46\,
      ACOUT(6) => \red6__13_n_47\,
      ACOUT(5) => \red6__13_n_48\,
      ACOUT(4) => \red6__13_n_49\,
      ACOUT(3) => \red6__13_n_50\,
      ACOUT(2) => \red6__13_n_51\,
      ACOUT(1) => \red6__13_n_52\,
      ACOUT(0) => \red6__13_n_53\,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => \red6__13_0\(2),
      B(15) => \red6__13_0\(2),
      B(14) => \red6__13_0\(2),
      B(13) => \red6__13_0\(2),
      B(12) => \red6__13_0\(2),
      B(11) => \red6__13_0\(2),
      B(10 downto 8) => \red6__13_0\(2 downto 0),
      B(7 downto 1) => \red6__11_0\(6 downto 0),
      B(0) => Q(0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red6__13_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red6__13_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red6__13_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red6__13_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_red6__13_OVERFLOW_UNCONNECTED\,
      P(47) => \red6__13_n_58\,
      P(46) => \red6__13_n_59\,
      P(45) => \red6__13_n_60\,
      P(44) => \red6__13_n_61\,
      P(43) => \red6__13_n_62\,
      P(42) => \red6__13_n_63\,
      P(41) => \red6__13_n_64\,
      P(40) => \red6__13_n_65\,
      P(39) => \red6__13_n_66\,
      P(38) => \red6__13_n_67\,
      P(37) => \red6__13_n_68\,
      P(36) => \red6__13_n_69\,
      P(35) => \red6__13_n_70\,
      P(34) => \red6__13_n_71\,
      P(33) => \red6__13_n_72\,
      P(32) => \red6__13_n_73\,
      P(31) => \red6__13_n_74\,
      P(30) => \red6__13_n_75\,
      P(29) => \red6__13_n_76\,
      P(28) => \red6__13_n_77\,
      P(27) => \red6__13_n_78\,
      P(26) => \red6__13_n_79\,
      P(25) => \red6__13_n_80\,
      P(24) => \red6__13_n_81\,
      P(23) => \red6__13_n_82\,
      P(22) => \red6__13_n_83\,
      P(21) => \red6__13_n_84\,
      P(20) => \red6__13_n_85\,
      P(19) => \red6__13_n_86\,
      P(18) => \red6__13_n_87\,
      P(17) => \red6__13_n_88\,
      P(16) => \red6__13_n_89\,
      P(15) => \red6__13_n_90\,
      P(14) => \red6__13_n_91\,
      P(13) => \red6__13_n_92\,
      P(12) => \red6__13_n_93\,
      P(11) => \red6__13_n_94\,
      P(10) => \red6__13_n_95\,
      P(9) => \red6__13_n_96\,
      P(8) => \red6__13_n_97\,
      P(7) => \red6__13_n_98\,
      P(6) => \red6__13_n_99\,
      P(5) => \red6__13_n_100\,
      P(4) => \red6__13_n_101\,
      P(3) => \red6__13_n_102\,
      P(2) => \red6__13_n_103\,
      P(1) => \red6__13_n_104\,
      P(0) => \red6__13_n_105\,
      PATTERNBDETECT => \NLW_red6__13_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red6__13_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \red6__13_n_106\,
      PCOUT(46) => \red6__13_n_107\,
      PCOUT(45) => \red6__13_n_108\,
      PCOUT(44) => \red6__13_n_109\,
      PCOUT(43) => \red6__13_n_110\,
      PCOUT(42) => \red6__13_n_111\,
      PCOUT(41) => \red6__13_n_112\,
      PCOUT(40) => \red6__13_n_113\,
      PCOUT(39) => \red6__13_n_114\,
      PCOUT(38) => \red6__13_n_115\,
      PCOUT(37) => \red6__13_n_116\,
      PCOUT(36) => \red6__13_n_117\,
      PCOUT(35) => \red6__13_n_118\,
      PCOUT(34) => \red6__13_n_119\,
      PCOUT(33) => \red6__13_n_120\,
      PCOUT(32) => \red6__13_n_121\,
      PCOUT(31) => \red6__13_n_122\,
      PCOUT(30) => \red6__13_n_123\,
      PCOUT(29) => \red6__13_n_124\,
      PCOUT(28) => \red6__13_n_125\,
      PCOUT(27) => \red6__13_n_126\,
      PCOUT(26) => \red6__13_n_127\,
      PCOUT(25) => \red6__13_n_128\,
      PCOUT(24) => \red6__13_n_129\,
      PCOUT(23) => \red6__13_n_130\,
      PCOUT(22) => \red6__13_n_131\,
      PCOUT(21) => \red6__13_n_132\,
      PCOUT(20) => \red6__13_n_133\,
      PCOUT(19) => \red6__13_n_134\,
      PCOUT(18) => \red6__13_n_135\,
      PCOUT(17) => \red6__13_n_136\,
      PCOUT(16) => \red6__13_n_137\,
      PCOUT(15) => \red6__13_n_138\,
      PCOUT(14) => \red6__13_n_139\,
      PCOUT(13) => \red6__13_n_140\,
      PCOUT(12) => \red6__13_n_141\,
      PCOUT(11) => \red6__13_n_142\,
      PCOUT(10) => \red6__13_n_143\,
      PCOUT(9) => \red6__13_n_144\,
      PCOUT(8) => \red6__13_n_145\,
      PCOUT(7) => \red6__13_n_146\,
      PCOUT(6) => \red6__13_n_147\,
      PCOUT(5) => \red6__13_n_148\,
      PCOUT(4) => \red6__13_n_149\,
      PCOUT(3) => \red6__13_n_150\,
      PCOUT(2) => \red6__13_n_151\,
      PCOUT(1) => \red6__13_n_152\,
      PCOUT(0) => \red6__13_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red6__13_UNDERFLOW_UNCONNECTED\
    );
\red6__13_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_3_in(7),
      I1 => \^yaw_reg[6]_0\(0),
      O => \red6__13_i_10_n_0\
    );
\red6__13_i_100\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"79558AAA"
    )
        port map (
      I0 => p_0_out_1(2),
      I1 => yaw_reg(6),
      I2 => yaw_reg(5),
      I3 => sine_table_inst_n_29,
      I4 => p_0_out_0(2),
      O => \red6__13_i_100_n_0\
    );
\red6__13_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_3_in(6),
      I1 => \^yaw_reg[6]_1\(1),
      O => \red6__13_i_11_n_0\
    );
\red6__13_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_3_in(5),
      I1 => \^yaw_reg[6]_1\(0),
      O => \red6__13_i_12_n_0\
    );
\red6__13_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0040"
    )
        port map (
      I0 => yaw_reg(6),
      I1 => yaw_reg(5),
      I2 => sine_table_inst_n_29,
      I3 => yaw_reg(7),
      I4 => p_3_in(4),
      O => \red6__13_i_13_n_0\
    );
\red6__13_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_3_in(2),
      I1 => \^co\(0),
      O => \red6__13_i_16_n_0\
    );
\red6__13_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_3_in(1),
      I1 => \^yaw_reg[7]_1\(1),
      O => \red6__13_i_17_n_0\
    );
\red6__13_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_3_in(0),
      I1 => \^yaw_reg[7]_1\(0),
      O => \red6__13_i_18_n_0\
    );
\red6__13_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(11),
      O => \red6__13_i_5_n_0\
    );
\red6__13_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(10),
      O => \red6__13_i_6_n_0\
    );
\red6__13_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(9),
      O => \red6__13_i_7_n_0\
    );
\red6__13_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(8),
      O => \red6__13_i_8_n_0\
    );
\red6__13_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => sine_table_inst_n_29,
      I1 => yaw_reg(5),
      I2 => yaw_reg(6),
      I3 => p_0_out_1(2),
      O => p_0_out(0)
    );
\red6__14\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => \red6__13_n_24\,
      ACIN(28) => \red6__13_n_25\,
      ACIN(27) => \red6__13_n_26\,
      ACIN(26) => \red6__13_n_27\,
      ACIN(25) => \red6__13_n_28\,
      ACIN(24) => \red6__13_n_29\,
      ACIN(23) => \red6__13_n_30\,
      ACIN(22) => \red6__13_n_31\,
      ACIN(21) => \red6__13_n_32\,
      ACIN(20) => \red6__13_n_33\,
      ACIN(19) => \red6__13_n_34\,
      ACIN(18) => \red6__13_n_35\,
      ACIN(17) => \red6__13_n_36\,
      ACIN(16) => \red6__13_n_37\,
      ACIN(15) => \red6__13_n_38\,
      ACIN(14) => \red6__13_n_39\,
      ACIN(13) => \red6__13_n_40\,
      ACIN(12) => \red6__13_n_41\,
      ACIN(11) => \red6__13_n_42\,
      ACIN(10) => \red6__13_n_43\,
      ACIN(9) => \red6__13_n_44\,
      ACIN(8) => \red6__13_n_45\,
      ACIN(7) => \red6__13_n_46\,
      ACIN(6) => \red6__13_n_47\,
      ACIN(5) => \red6__13_n_48\,
      ACIN(4) => \red6__13_n_49\,
      ACIN(3) => \red6__13_n_50\,
      ACIN(2) => \red6__13_n_51\,
      ACIN(1) => \red6__13_n_52\,
      ACIN(0) => \red6__13_n_53\,
      ACOUT(29 downto 0) => \NLW_red6__14_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \red6__13_0\(2),
      B(16) => \red6__13_0\(2),
      B(15) => \red6__13_0\(2),
      B(14) => \red6__13_0\(2),
      B(13) => \red6__13_0\(2),
      B(12) => \red6__13_0\(2),
      B(11) => \red6__13_0\(2),
      B(10) => \red6__13_0\(2),
      B(9) => \red6__13_0\(2),
      B(8) => \red6__13_0\(2),
      B(7) => \red6__13_0\(2),
      B(6) => \red6__13_0\(2),
      B(5) => \red6__13_0\(2),
      B(4) => \red6__13_0\(2),
      B(3) => \red6__13_0\(2),
      B(2) => \red6__13_0\(2),
      B(1) => \red6__13_0\(2),
      B(0) => \red6__13_0\(2),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red6__14_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red6__14_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red6__14_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red6__14_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_red6__14_OVERFLOW_UNCONNECTED\,
      P(47) => \red6__14_n_58\,
      P(46) => \red6__14_n_59\,
      P(45) => \red6__14_n_60\,
      P(44) => \red6__14_n_61\,
      P(43) => \red6__14_n_62\,
      P(42) => \red6__14_n_63\,
      P(41) => \red6__14_n_64\,
      P(40) => \red6__14_n_65\,
      P(39) => \red6__14_n_66\,
      P(38) => \red6__14_n_67\,
      P(37) => \red6__14_n_68\,
      P(36) => \red6__14_n_69\,
      P(35) => \red6__14_n_70\,
      P(34) => \red6__14_n_71\,
      P(33) => \red6__14_n_72\,
      P(32) => \red6__14_n_73\,
      P(31) => \red6__14_n_74\,
      P(30) => \red6__14_n_75\,
      P(29) => \red6__14_n_76\,
      P(28) => \red6__14_n_77\,
      P(27) => \red6__14_n_78\,
      P(26) => \red6__14_n_79\,
      P(25) => \red6__14_n_80\,
      P(24) => \red6__14_n_81\,
      P(23) => \red6__14_n_82\,
      P(22) => \red6__14_n_83\,
      P(21) => \red6__14_n_84\,
      P(20) => \red6__14_n_85\,
      P(19) => \red6__14_n_86\,
      P(18) => \red6__14_n_87\,
      P(17) => \red6__14_n_88\,
      P(16) => \red6__14_n_89\,
      P(15) => \red6__14_n_90\,
      P(14) => \red6__14_n_91\,
      P(13) => \red6__14_n_92\,
      P(12) => \red6__14_n_93\,
      P(11) => \red6__14_n_94\,
      P(10) => \red6__14_n_95\,
      P(9) => \red6__14_n_96\,
      P(8) => \red6__14_n_97\,
      P(7) => \red6__14_n_98\,
      P(6) => \red6__14_n_99\,
      P(5) => \red6__14_n_100\,
      P(4) => \red6__14_n_101\,
      P(3) => \red6__14_n_102\,
      P(2) => \red6__14_n_103\,
      P(1) => \red6__14_n_104\,
      P(0) => \red6__14_n_105\,
      PATTERNBDETECT => \NLW_red6__14_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red6__14_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \red6__13_n_106\,
      PCIN(46) => \red6__13_n_107\,
      PCIN(45) => \red6__13_n_108\,
      PCIN(44) => \red6__13_n_109\,
      PCIN(43) => \red6__13_n_110\,
      PCIN(42) => \red6__13_n_111\,
      PCIN(41) => \red6__13_n_112\,
      PCIN(40) => \red6__13_n_113\,
      PCIN(39) => \red6__13_n_114\,
      PCIN(38) => \red6__13_n_115\,
      PCIN(37) => \red6__13_n_116\,
      PCIN(36) => \red6__13_n_117\,
      PCIN(35) => \red6__13_n_118\,
      PCIN(34) => \red6__13_n_119\,
      PCIN(33) => \red6__13_n_120\,
      PCIN(32) => \red6__13_n_121\,
      PCIN(31) => \red6__13_n_122\,
      PCIN(30) => \red6__13_n_123\,
      PCIN(29) => \red6__13_n_124\,
      PCIN(28) => \red6__13_n_125\,
      PCIN(27) => \red6__13_n_126\,
      PCIN(26) => \red6__13_n_127\,
      PCIN(25) => \red6__13_n_128\,
      PCIN(24) => \red6__13_n_129\,
      PCIN(23) => \red6__13_n_130\,
      PCIN(22) => \red6__13_n_131\,
      PCIN(21) => \red6__13_n_132\,
      PCIN(20) => \red6__13_n_133\,
      PCIN(19) => \red6__13_n_134\,
      PCIN(18) => \red6__13_n_135\,
      PCIN(17) => \red6__13_n_136\,
      PCIN(16) => \red6__13_n_137\,
      PCIN(15) => \red6__13_n_138\,
      PCIN(14) => \red6__13_n_139\,
      PCIN(13) => \red6__13_n_140\,
      PCIN(12) => \red6__13_n_141\,
      PCIN(11) => \red6__13_n_142\,
      PCIN(10) => \red6__13_n_143\,
      PCIN(9) => \red6__13_n_144\,
      PCIN(8) => \red6__13_n_145\,
      PCIN(7) => \red6__13_n_146\,
      PCIN(6) => \red6__13_n_147\,
      PCIN(5) => \red6__13_n_148\,
      PCIN(4) => \red6__13_n_149\,
      PCIN(3) => \red6__13_n_150\,
      PCIN(2) => \red6__13_n_151\,
      PCIN(1) => \red6__13_n_152\,
      PCIN(0) => \red6__13_n_153\,
      PCOUT(47 downto 0) => \NLW_red6__14_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red6__14_UNDERFLOW_UNCONNECTED\
    );
\red6__15\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \red6__15_0\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_red6__15_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \red6__15_i_1_n_5\,
      B(16) => \red6__15_i_1_n_5\,
      B(15) => \red6__15_i_1_n_5\,
      B(14) => \red6__15_i_1_n_6\,
      B(13) => \red6__15_i_1_n_7\,
      B(12) => \red6__15_i_2_n_4\,
      B(11) => \red6__15_i_2_n_5\,
      B(10) => \red6__15_i_2_n_6\,
      B(9) => \red6__15_i_2_n_7\,
      B(8) => \red6__15_i_3_n_4\,
      B(7) => \red6__15_i_3_n_5\,
      B(6) => \red6__15_i_3_n_6\,
      B(5) => \red6__15_i_3_n_7\,
      B(4) => \red6__15_i_4_n_4\,
      B(3) => \red6__15_i_4_n_5\,
      B(2) => \red6__15_i_4_n_6\,
      B(1) => \red6__15_i_4_n_7\,
      B(0) => \red6__15_i_5_n_4\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red6__15_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red6__15_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red6__15_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red6__15_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_red6__15_OVERFLOW_UNCONNECTED\,
      P(47) => \red6__15_n_58\,
      P(46) => \red6__15_n_59\,
      P(45) => \red6__15_n_60\,
      P(44) => \red6__15_n_61\,
      P(43) => \red6__15_n_62\,
      P(42) => \red6__15_n_63\,
      P(41) => \red6__15_n_64\,
      P(40) => \red6__15_n_65\,
      P(39) => \red6__15_n_66\,
      P(38) => \red6__15_n_67\,
      P(37) => \red6__15_n_68\,
      P(36) => \red6__15_n_69\,
      P(35) => \red6__15_n_70\,
      P(34) => \red6__15_n_71\,
      P(33) => \red6__15_n_72\,
      P(32) => \red6__15_n_73\,
      P(31) => \red6__15_n_74\,
      P(30) => \red6__15_n_75\,
      P(29) => \red6__15_n_76\,
      P(28) => \red6__15_n_77\,
      P(27) => \red6__15_n_78\,
      P(26) => \red6__15_n_79\,
      P(25) => \red6__15_n_80\,
      P(24) => \red6__15_n_81\,
      P(23) => \red6__15_n_82\,
      P(22) => \red6__15_n_83\,
      P(21) => \red6__15_n_84\,
      P(20) => \red6__15_n_85\,
      P(19) => \red6__15_n_86\,
      P(18) => \red6__15_n_87\,
      P(17) => \red6__15_n_88\,
      P(16) => \red6__15_n_89\,
      P(15) => \red6__15_n_90\,
      P(14) => \red6__15_n_91\,
      P(13) => \red6__15_n_92\,
      P(12) => \red6__15_n_93\,
      P(11) => \red6__15_n_94\,
      P(10) => \red6__15_n_95\,
      P(9) => \red6__15_n_96\,
      P(8) => \red6__15_n_97\,
      P(7) => \red6__15_n_98\,
      P(6) => \red6__15_n_99\,
      P(5) => \red6__15_n_100\,
      P(4) => \red6__15_n_101\,
      P(3) => \red6__15_n_102\,
      P(2) => \red6__15_n_103\,
      P(1) => \red6__15_n_104\,
      P(0) => \red6__15_n_105\,
      PATTERNBDETECT => \NLW_red6__15_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red6__15_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \red6__15_n_106\,
      PCOUT(46) => \red6__15_n_107\,
      PCOUT(45) => \red6__15_n_108\,
      PCOUT(44) => \red6__15_n_109\,
      PCOUT(43) => \red6__15_n_110\,
      PCOUT(42) => \red6__15_n_111\,
      PCOUT(41) => \red6__15_n_112\,
      PCOUT(40) => \red6__15_n_113\,
      PCOUT(39) => \red6__15_n_114\,
      PCOUT(38) => \red6__15_n_115\,
      PCOUT(37) => \red6__15_n_116\,
      PCOUT(36) => \red6__15_n_117\,
      PCOUT(35) => \red6__15_n_118\,
      PCOUT(34) => \red6__15_n_119\,
      PCOUT(33) => \red6__15_n_120\,
      PCOUT(32) => \red6__15_n_121\,
      PCOUT(31) => \red6__15_n_122\,
      PCOUT(30) => \red6__15_n_123\,
      PCOUT(29) => \red6__15_n_124\,
      PCOUT(28) => \red6__15_n_125\,
      PCOUT(27) => \red6__15_n_126\,
      PCOUT(26) => \red6__15_n_127\,
      PCOUT(25) => \red6__15_n_128\,
      PCOUT(24) => \red6__15_n_129\,
      PCOUT(23) => \red6__15_n_130\,
      PCOUT(22) => \red6__15_n_131\,
      PCOUT(21) => \red6__15_n_132\,
      PCOUT(20) => \red6__15_n_133\,
      PCOUT(19) => \red6__15_n_134\,
      PCOUT(18) => \red6__15_n_135\,
      PCOUT(17) => \red6__15_n_136\,
      PCOUT(16) => \red6__15_n_137\,
      PCOUT(15) => \red6__15_n_138\,
      PCOUT(14) => \red6__15_n_139\,
      PCOUT(13) => \red6__15_n_140\,
      PCOUT(12) => \red6__15_n_141\,
      PCOUT(11) => \red6__15_n_142\,
      PCOUT(10) => \red6__15_n_143\,
      PCOUT(9) => \red6__15_n_144\,
      PCOUT(8) => \red6__15_n_145\,
      PCOUT(7) => \red6__15_n_146\,
      PCOUT(6) => \red6__15_n_147\,
      PCOUT(5) => \red6__15_n_148\,
      PCOUT(4) => \red6__15_n_149\,
      PCOUT(3) => \red6__15_n_150\,
      PCOUT(2) => \red6__15_n_151\,
      PCOUT(1) => \red6__15_n_152\,
      PCOUT(0) => \red6__15_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red6__15_UNDERFLOW_UNCONNECTED\
    );
\red6__15_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__15_i_2_n_0\,
      CO(3 downto 2) => \NLW_red6__15_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \red6__15_i_1_n_2\,
      CO(0) => \red6__15_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_4_in(29),
      DI(0) => p_5_in(28),
      O(3) => \NLW_red6__15_i_1_O_UNCONNECTED\(3),
      O(2) => \red6__15_i_1_n_5\,
      O(1) => \red6__15_i_1_n_6\,
      O(0) => \red6__15_i_1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \red6__15_i_12_n_0\,
      S(0) => \red6__15_i_13_n_0\
    );
\red6__15_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(29),
      I1 => p_4_in(29),
      O => \red6__15_i_12_n_0\
    );
\red6__15_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(28),
      I1 => p_4_in(28),
      O => \red6__15_i_13_n_0\
    );
\red6__15_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(27),
      I1 => p_4_in(27),
      O => \red6__15_i_15_n_0\
    );
\red6__15_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(26),
      I1 => p_4_in(26),
      O => \red6__15_i_16_n_0\
    );
\red6__15_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(25),
      I1 => p_4_in(25),
      O => \red6__15_i_17_n_0\
    );
\red6__15_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(24),
      I1 => p_4_in(24),
      O => \red6__15_i_18_n_0\
    );
\red6__15_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__15_i_3_n_0\,
      CO(3) => \red6__15_i_2_n_0\,
      CO(2) => \red6__15_i_2_n_1\,
      CO(1) => \red6__15_i_2_n_2\,
      CO(0) => \red6__15_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_5_in(27 downto 24),
      O(3) => \red6__15_i_2_n_4\,
      O(2) => \red6__15_i_2_n_5\,
      O(1) => \red6__15_i_2_n_6\,
      O(0) => \red6__15_i_2_n_7\,
      S(3) => \red6__15_i_15_n_0\,
      S(2) => \red6__15_i_16_n_0\,
      S(1) => \red6__15_i_17_n_0\,
      S(0) => \red6__15_i_18_n_0\
    );
\red6__15_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(23),
      I1 => p_4_in(23),
      O => \red6__15_i_20_n_0\
    );
\red6__15_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(22),
      I1 => p_4_in(22),
      O => \red6__15_i_21_n_0\
    );
\red6__15_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(21),
      I1 => p_4_in(21),
      O => \red6__15_i_22_n_0\
    );
\red6__15_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(20),
      I1 => p_4_in(20),
      O => \red6__15_i_23_n_0\
    );
\red6__15_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(19),
      I1 => p_4_in(19),
      O => \red6__15_i_25_n_0\
    );
\red6__15_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(18),
      I1 => p_4_in(18),
      O => \red6__15_i_26_n_0\
    );
\red6__15_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(17),
      I1 => p_4_in(17),
      O => \red6__15_i_27_n_0\
    );
\red6__15_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(16),
      I1 => p_4_in(16),
      O => \red6__15_i_28_n_0\
    );
\red6__15_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__15_i_4_n_0\,
      CO(3) => \red6__15_i_3_n_0\,
      CO(2) => \red6__15_i_3_n_1\,
      CO(1) => \red6__15_i_3_n_2\,
      CO(0) => \red6__15_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_5_in(23 downto 20),
      O(3) => \red6__15_i_3_n_4\,
      O(2) => \red6__15_i_3_n_5\,
      O(1) => \red6__15_i_3_n_6\,
      O(0) => \red6__15_i_3_n_7\,
      S(3) => \red6__15_i_20_n_0\,
      S(2) => \red6__15_i_21_n_0\,
      S(1) => \red6__15_i_22_n_0\,
      S(0) => \red6__15_i_23_n_0\
    );
\red6__15_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(15),
      I1 => p_4_in(15),
      O => \red6__15_i_30_n_0\
    );
\red6__15_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(14),
      I1 => p_4_in(14),
      O => \red6__15_i_31_n_0\
    );
\red6__15_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(13),
      I1 => p_4_in(13),
      O => \red6__15_i_32_n_0\
    );
\red6__15_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(12),
      I1 => p_4_in(12),
      O => \red6__15_i_33_n_0\
    );
\red6__15_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(17),
      O => \red6__11_i_23\(3)
    );
\red6__15_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(16),
      O => \red6__11_i_23\(2)
    );
\red6__15_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(15),
      O => \red6__11_i_23\(1)
    );
\red6__15_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(14),
      O => \red6__11_i_23\(0)
    );
\red6__15_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(13),
      O => \red6__11_i_28\(3)
    );
\red6__15_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(12),
      O => \red6__11_i_28\(2)
    );
\red6__15_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__15_i_5_n_0\,
      CO(3) => \red6__15_i_4_n_0\,
      CO(2) => \red6__15_i_4_n_1\,
      CO(1) => \red6__15_i_4_n_2\,
      CO(0) => \red6__15_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_5_in(19 downto 16),
      O(3) => \red6__15_i_4_n_4\,
      O(2) => \red6__15_i_4_n_5\,
      O(1) => \red6__15_i_4_n_6\,
      O(0) => \red6__15_i_4_n_7\,
      S(3) => \red6__15_i_25_n_0\,
      S(2) => \red6__15_i_26_n_0\,
      S(1) => \red6__15_i_27_n_0\,
      S(0) => \red6__15_i_28_n_0\
    );
\red6__15_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(11),
      O => \red6__11_i_28\(1)
    );
\red6__15_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(10),
      O => \red6__11_i_28\(0)
    );
\red6__15_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(9),
      O => \red6__13_i_4\(1)
    );
\red6__15_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(8),
      O => \red6__13_i_4\(0)
    );
\red6__15_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__17_i_1_n_0\,
      CO(3) => \red6__15_i_5_n_0\,
      CO(2) => \red6__15_i_5_n_1\,
      CO(1) => \red6__15_i_5_n_2\,
      CO(0) => \red6__15_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_5_in(15 downto 12),
      O(3) => \red6__15_i_5_n_4\,
      O(2) => \red6__15_i_5_n_5\,
      O(1) => \red6__15_i_5_n_6\,
      O(0) => \red6__15_i_5_n_7\,
      S(3) => \red6__15_i_30_n_0\,
      S(2) => \red6__15_i_31_n_0\,
      S(1) => \red6__15_i_32_n_0\,
      S(0) => \red6__15_i_33_n_0\
    );
\red6__16\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \red6__15_i_1_n_5\,
      A(28) => \red6__15_i_1_n_5\,
      A(27) => \red6__15_i_1_n_5\,
      A(26) => \red6__15_i_1_n_5\,
      A(25) => \red6__15_i_1_n_5\,
      A(24) => \red6__15_i_1_n_5\,
      A(23) => \red6__15_i_1_n_5\,
      A(22) => \red6__15_i_1_n_5\,
      A(21) => \red6__15_i_1_n_5\,
      A(20) => \red6__15_i_1_n_5\,
      A(19) => \red6__15_i_1_n_5\,
      A(18) => \red6__15_i_1_n_5\,
      A(17) => \red6__15_i_1_n_5\,
      A(16) => \red6__15_i_1_n_5\,
      A(15) => \red6__15_i_1_n_5\,
      A(14) => \red6__15_i_1_n_6\,
      A(13) => \red6__15_i_1_n_7\,
      A(12) => \red6__15_i_2_n_4\,
      A(11) => \red6__15_i_2_n_5\,
      A(10) => \red6__15_i_2_n_6\,
      A(9) => \red6__15_i_2_n_7\,
      A(8) => \red6__15_i_3_n_4\,
      A(7) => \red6__15_i_3_n_5\,
      A(6) => \red6__15_i_3_n_6\,
      A(5) => \red6__15_i_3_n_7\,
      A(4) => \red6__15_i_4_n_4\,
      A(3) => \red6__15_i_4_n_5\,
      A(2) => \red6__15_i_4_n_6\,
      A(1) => \red6__15_i_4_n_7\,
      A(0) => \red6__15_i_5_n_4\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_red6__16_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \red6__16_0\(15),
      B(16) => \red6__16_0\(15),
      B(15 downto 0) => \red6__16_0\(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red6__16_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red6__16_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red6__16_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red6__16_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_red6__16_OVERFLOW_UNCONNECTED\,
      P(47) => \red6__16_n_58\,
      P(46) => \red6__16_n_59\,
      P(45) => \red6__16_n_60\,
      P(44) => \red6__16_n_61\,
      P(43) => \red6__16_n_62\,
      P(42) => \red6__16_n_63\,
      P(41) => \red6__16_n_64\,
      P(40) => \red6__16_n_65\,
      P(39) => \red6__16_n_66\,
      P(38) => \red6__16_n_67\,
      P(37) => \red6__16_n_68\,
      P(36) => \red6__16_n_69\,
      P(35) => \red6__16_n_70\,
      P(34) => \red6__16_n_71\,
      P(33) => \red6__16_n_72\,
      P(32) => \red6__16_n_73\,
      P(31) => \red6__16_n_74\,
      P(30) => \red6__16_n_75\,
      P(29) => \red6__16_n_76\,
      P(28) => \red6__16_n_77\,
      P(27) => \red6__16_n_78\,
      P(26) => \red6__16_n_79\,
      P(25) => \red6__16_n_80\,
      P(24) => \red6__16_n_81\,
      P(23) => \red6__16_n_82\,
      P(22) => \red6__16_n_83\,
      P(21) => \red6__16_n_84\,
      P(20) => \red6__16_n_85\,
      P(19) => \red6__16_n_86\,
      P(18) => \red6__16_n_87\,
      P(17) => \red6__16_n_88\,
      P(16) => \red6__16_n_89\,
      P(15) => \red6__16_n_90\,
      P(14) => \red6__16_n_91\,
      P(13) => \red6__16_n_92\,
      P(12) => \red6__16_n_93\,
      P(11) => \red6__16_n_94\,
      P(10) => \red6__16_n_95\,
      P(9) => \red6__16_n_96\,
      P(8) => \red6__16_n_97\,
      P(7) => \red6__16_n_98\,
      P(6) => \red6__16_n_99\,
      P(5) => \red6__16_n_100\,
      P(4) => \red6__16_n_101\,
      P(3) => \red6__16_n_102\,
      P(2) => \red6__16_n_103\,
      P(1) => \red6__16_n_104\,
      P(0) => \red6__16_n_105\,
      PATTERNBDETECT => \NLW_red6__16_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red6__16_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \red6__15_n_106\,
      PCIN(46) => \red6__15_n_107\,
      PCIN(45) => \red6__15_n_108\,
      PCIN(44) => \red6__15_n_109\,
      PCIN(43) => \red6__15_n_110\,
      PCIN(42) => \red6__15_n_111\,
      PCIN(41) => \red6__15_n_112\,
      PCIN(40) => \red6__15_n_113\,
      PCIN(39) => \red6__15_n_114\,
      PCIN(38) => \red6__15_n_115\,
      PCIN(37) => \red6__15_n_116\,
      PCIN(36) => \red6__15_n_117\,
      PCIN(35) => \red6__15_n_118\,
      PCIN(34) => \red6__15_n_119\,
      PCIN(33) => \red6__15_n_120\,
      PCIN(32) => \red6__15_n_121\,
      PCIN(31) => \red6__15_n_122\,
      PCIN(30) => \red6__15_n_123\,
      PCIN(29) => \red6__15_n_124\,
      PCIN(28) => \red6__15_n_125\,
      PCIN(27) => \red6__15_n_126\,
      PCIN(26) => \red6__15_n_127\,
      PCIN(25) => \red6__15_n_128\,
      PCIN(24) => \red6__15_n_129\,
      PCIN(23) => \red6__15_n_130\,
      PCIN(22) => \red6__15_n_131\,
      PCIN(21) => \red6__15_n_132\,
      PCIN(20) => \red6__15_n_133\,
      PCIN(19) => \red6__15_n_134\,
      PCIN(18) => \red6__15_n_135\,
      PCIN(17) => \red6__15_n_136\,
      PCIN(16) => \red6__15_n_137\,
      PCIN(15) => \red6__15_n_138\,
      PCIN(14) => \red6__15_n_139\,
      PCIN(13) => \red6__15_n_140\,
      PCIN(12) => \red6__15_n_141\,
      PCIN(11) => \red6__15_n_142\,
      PCIN(10) => \red6__15_n_143\,
      PCIN(9) => \red6__15_n_144\,
      PCIN(8) => \red6__15_n_145\,
      PCIN(7) => \red6__15_n_146\,
      PCIN(6) => \red6__15_n_147\,
      PCIN(5) => \red6__15_n_148\,
      PCIN(4) => \red6__15_n_149\,
      PCIN(3) => \red6__15_n_150\,
      PCIN(2) => \red6__15_n_151\,
      PCIN(1) => \red6__15_n_152\,
      PCIN(0) => \red6__15_n_153\,
      PCOUT(47 downto 0) => \NLW_red6__16_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red6__16_UNDERFLOW_UNCONNECTED\
    );
\red6__16_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(24),
      O => \red6__11_i_13\(2)
    );
\red6__16_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(23),
      O => \red6__11_i_13\(1)
    );
\red6__16_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(22),
      O => \red6__11_i_13\(0)
    );
\red6__16_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(21),
      O => \red6__11_i_18\(3)
    );
\red6__16_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(20),
      O => \red6__11_i_18\(2)
    );
\red6__16_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(19),
      O => \red6__11_i_18\(1)
    );
\red6__16_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(18),
      O => \red6__11_i_18\(0)
    );
\red6__16_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(29),
      O => \red6__11_i_10\(3)
    );
\red6__16_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(28),
      O => \red6__11_i_10\(2)
    );
\red6__16_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(27),
      O => \red6__11_i_10\(1)
    );
\red6__16_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(26),
      O => \red6__11_i_10\(0)
    );
\red6__16_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(25),
      O => \red6__11_i_13\(3)
    );
\red6__17\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \red6__15_i_5_n_5\,
      A(15) => \red6__15_i_5_n_6\,
      A(14) => \red6__15_i_5_n_7\,
      A(13) => \red6__17_i_1_n_4\,
      A(12) => \red6__17_i_1_n_5\,
      A(11) => \red6__17_i_1_n_6\,
      A(10) => \red6__17_i_1_n_7\,
      A(9) => \red6__17_i_2_n_4\,
      A(8) => \red6__17_i_2_n_5\,
      A(7) => \red6__17_i_2_n_6\,
      A(6) => \red6__17_i_2_n_7\,
      A(5) => \red6__17_i_3_n_4\,
      A(4) => \red6__17_i_3_n_5\,
      A(3) => \red6__17_i_3_n_6\,
      A(2) => \red6__17_i_3_n_7\,
      A(1 downto 0) => B"00",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => \red6__17_n_24\,
      ACOUT(28) => \red6__17_n_25\,
      ACOUT(27) => \red6__17_n_26\,
      ACOUT(26) => \red6__17_n_27\,
      ACOUT(25) => \red6__17_n_28\,
      ACOUT(24) => \red6__17_n_29\,
      ACOUT(23) => \red6__17_n_30\,
      ACOUT(22) => \red6__17_n_31\,
      ACOUT(21) => \red6__17_n_32\,
      ACOUT(20) => \red6__17_n_33\,
      ACOUT(19) => \red6__17_n_34\,
      ACOUT(18) => \red6__17_n_35\,
      ACOUT(17) => \red6__17_n_36\,
      ACOUT(16) => \red6__17_n_37\,
      ACOUT(15) => \red6__17_n_38\,
      ACOUT(14) => \red6__17_n_39\,
      ACOUT(13) => \red6__17_n_40\,
      ACOUT(12) => \red6__17_n_41\,
      ACOUT(11) => \red6__17_n_42\,
      ACOUT(10) => \red6__17_n_43\,
      ACOUT(9) => \red6__17_n_44\,
      ACOUT(8) => \red6__17_n_45\,
      ACOUT(7) => \red6__17_n_46\,
      ACOUT(6) => \red6__17_n_47\,
      ACOUT(5) => \red6__17_n_48\,
      ACOUT(4) => \red6__17_n_49\,
      ACOUT(3) => \red6__17_n_50\,
      ACOUT(2) => \red6__17_n_51\,
      ACOUT(1) => \red6__17_n_52\,
      ACOUT(0) => \red6__17_n_53\,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => \red6__15_0\(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red6__17_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red6__17_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red6__17_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red6__17_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_red6__17_OVERFLOW_UNCONNECTED\,
      P(47) => \red6__17_n_58\,
      P(46) => \red6__17_n_59\,
      P(45) => \red6__17_n_60\,
      P(44) => \red6__17_n_61\,
      P(43) => \red6__17_n_62\,
      P(42) => \red6__17_n_63\,
      P(41) => \red6__17_n_64\,
      P(40) => \red6__17_n_65\,
      P(39) => \red6__17_n_66\,
      P(38) => \red6__17_n_67\,
      P(37) => \red6__17_n_68\,
      P(36) => \red6__17_n_69\,
      P(35) => \red6__17_n_70\,
      P(34) => \red6__17_n_71\,
      P(33) => \red6__17_n_72\,
      P(32) => \red6__17_n_73\,
      P(31) => \red6__17_n_74\,
      P(30) => \red6__17_n_75\,
      P(29) => \red6__17_n_76\,
      P(28) => \red6__17_n_77\,
      P(27) => \red6__17_n_78\,
      P(26) => \red6__17_n_79\,
      P(25) => \red6__17_n_80\,
      P(24) => \red6__17_n_81\,
      P(23) => \red6__17_n_82\,
      P(22) => \red6__17_n_83\,
      P(21) => \red6__17_n_84\,
      P(20) => \red6__17_n_85\,
      P(19) => \red6__17_n_86\,
      P(18) => \red6__17_n_87\,
      P(17) => \red6__17_n_88\,
      P(16) => \red6__17_n_89\,
      P(15) => \red6__17_n_90\,
      P(14) => \red6__17_n_91\,
      P(13) => \red6__17_n_92\,
      P(12) => \red6__17_n_93\,
      P(11) => \red6__17_n_94\,
      P(10) => \red6__17_n_95\,
      P(9) => \red6__17_n_96\,
      P(8) => \red6__17_n_97\,
      P(7) => \red6__17_n_98\,
      P(6) => \red6__17_n_99\,
      P(5) => \red6__17_n_100\,
      P(4) => \red6__17_n_101\,
      P(3) => \red6__17_n_102\,
      P(2) => \red6__17_n_103\,
      P(1) => \red6__17_n_104\,
      P(0) => \red6__17_n_105\,
      PATTERNBDETECT => \NLW_red6__17_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red6__17_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \red6__17_n_106\,
      PCOUT(46) => \red6__17_n_107\,
      PCOUT(45) => \red6__17_n_108\,
      PCOUT(44) => \red6__17_n_109\,
      PCOUT(43) => \red6__17_n_110\,
      PCOUT(42) => \red6__17_n_111\,
      PCOUT(41) => \red6__17_n_112\,
      PCOUT(40) => \red6__17_n_113\,
      PCOUT(39) => \red6__17_n_114\,
      PCOUT(38) => \red6__17_n_115\,
      PCOUT(37) => \red6__17_n_116\,
      PCOUT(36) => \red6__17_n_117\,
      PCOUT(35) => \red6__17_n_118\,
      PCOUT(34) => \red6__17_n_119\,
      PCOUT(33) => \red6__17_n_120\,
      PCOUT(32) => \red6__17_n_121\,
      PCOUT(31) => \red6__17_n_122\,
      PCOUT(30) => \red6__17_n_123\,
      PCOUT(29) => \red6__17_n_124\,
      PCOUT(28) => \red6__17_n_125\,
      PCOUT(27) => \red6__17_n_126\,
      PCOUT(26) => \red6__17_n_127\,
      PCOUT(25) => \red6__17_n_128\,
      PCOUT(24) => \red6__17_n_129\,
      PCOUT(23) => \red6__17_n_130\,
      PCOUT(22) => \red6__17_n_131\,
      PCOUT(21) => \red6__17_n_132\,
      PCOUT(20) => \red6__17_n_133\,
      PCOUT(19) => \red6__17_n_134\,
      PCOUT(18) => \red6__17_n_135\,
      PCOUT(17) => \red6__17_n_136\,
      PCOUT(16) => \red6__17_n_137\,
      PCOUT(15) => \red6__17_n_138\,
      PCOUT(14) => \red6__17_n_139\,
      PCOUT(13) => \red6__17_n_140\,
      PCOUT(12) => \red6__17_n_141\,
      PCOUT(11) => \red6__17_n_142\,
      PCOUT(10) => \red6__17_n_143\,
      PCOUT(9) => \red6__17_n_144\,
      PCOUT(8) => \red6__17_n_145\,
      PCOUT(7) => \red6__17_n_146\,
      PCOUT(6) => \red6__17_n_147\,
      PCOUT(5) => \red6__17_n_148\,
      PCOUT(4) => \red6__17_n_149\,
      PCOUT(3) => \red6__17_n_150\,
      PCOUT(2) => \red6__17_n_151\,
      PCOUT(1) => \red6__17_n_152\,
      PCOUT(0) => \red6__17_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red6__17_UNDERFLOW_UNCONNECTED\
    );
\red6__17_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__17_i_2_n_0\,
      CO(3) => \red6__17_i_1_n_0\,
      CO(2) => \red6__17_i_1_n_1\,
      CO(1) => \red6__17_i_1_n_2\,
      CO(0) => \red6__17_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_5_in(11 downto 8),
      O(3) => \red6__17_i_1_n_4\,
      O(2) => \red6__17_i_1_n_5\,
      O(1) => \red6__17_i_1_n_6\,
      O(0) => \red6__17_i_1_n_7\,
      S(3) => \red6__17_i_5_n_0\,
      S(2) => \red6__17_i_6_n_0\,
      S(1) => \red6__17_i_7_n_0\,
      S(0) => \red6__17_i_8_n_0\
    );
\red6__17_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(7),
      I1 => p_4_in(7),
      O => \red6__17_i_10_n_0\
    );
\red6__17_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => sine_table_inst_n_29,
      I1 => yaw_reg(5),
      I2 => yaw_reg(6),
      I3 => p_0_out_1(2),
      O => \red6__17_i_108_n_0\
    );
\red6__17_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(6),
      I1 => p_4_in(6),
      O => \red6__17_i_11_n_0\
    );
\red6__17_i_112\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FFF700"
    )
        port map (
      I0 => sine_table_inst_n_29,
      I1 => yaw_reg(5),
      I2 => yaw_reg(6),
      I3 => p_0_out_1(2),
      I4 => \vertex1_2D[0]4\(0),
      O => \red6__17_i_112_n_0\
    );
\red6__17_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(5),
      I1 => p_4_in(5),
      O => \red6__17_i_12_n_0\
    );
\red6__17_i_120\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_out_0(2),
      I1 => \red6__9_i_69_n_0\,
      O => sin_yaw(0)
    );
\red6__17_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(4),
      I1 => p_4_in(4),
      O => \red6__17_i_13_n_0\
    );
\red6__17_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(3),
      I1 => p_4_in(3),
      O => \red6__17_i_15_n_0\
    );
\red6__17_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(2),
      I1 => p_4_in(2),
      O => \red6__17_i_16_n_0\
    );
\red6__17_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(1),
      I1 => p_4_in(1),
      O => \red6__17_i_17_n_0\
    );
\red6__17_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(0),
      I1 => p_4_in(0),
      O => \red6__17_i_18_n_0\
    );
\red6__17_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__17_i_3_n_0\,
      CO(3) => \red6__17_i_2_n_0\,
      CO(2) => \red6__17_i_2_n_1\,
      CO(1) => \red6__17_i_2_n_2\,
      CO(0) => \red6__17_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_5_in(7 downto 4),
      O(3) => \red6__17_i_2_n_4\,
      O(2) => \red6__17_i_2_n_5\,
      O(1) => \red6__17_i_2_n_6\,
      O(0) => \red6__17_i_2_n_7\,
      S(3) => \red6__17_i_10_n_0\,
      S(2) => \red6__17_i_11_n_0\,
      S(1) => \red6__17_i_12_n_0\,
      S(0) => \red6__17_i_13_n_0\
    );
\red6__17_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red6__17_i_3_n_0\,
      CO(2) => \red6__17_i_3_n_1\,
      CO(1) => \red6__17_i_3_n_2\,
      CO(0) => \red6__17_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => p_5_in(3 downto 0),
      O(3) => \red6__17_i_3_n_4\,
      O(2) => \red6__17_i_3_n_5\,
      O(1) => \red6__17_i_3_n_6\,
      O(0) => \red6__17_i_3_n_7\,
      S(3) => \red6__17_i_15_n_0\,
      S(2) => \red6__17_i_16_n_0\,
      S(1) => \red6__17_i_17_n_0\,
      S(0) => \red6__17_i_18_n_0\
    );
\red6__17_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(11),
      I1 => p_4_in(11),
      O => \red6__17_i_5_n_0\
    );
\red6__17_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(10),
      I1 => p_4_in(10),
      O => \red6__17_i_6_n_0\
    );
\red6__17_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(9),
      I1 => p_4_in(9),
      O => \red6__17_i_7_n_0\
    );
\red6__17_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FC8"
    )
        port map (
      I0 => sine_table_inst_n_29,
      I1 => yaw_reg(5),
      I2 => yaw_reg(6),
      I3 => yaw_reg(7),
      O => \red6__17_i_79_n_0\
    );
\red6__17_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(8),
      I1 => p_4_in(8),
      O => \red6__17_i_8_n_0\
    );
\red6__17_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B595"
    )
        port map (
      I0 => yaw_reg(7),
      I1 => yaw_reg(6),
      I2 => yaw_reg(5),
      I3 => sine_table_inst_n_29,
      O => \red6__17_i_80_n_0\
    );
\red6__18\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => \red6__17_n_24\,
      ACIN(28) => \red6__17_n_25\,
      ACIN(27) => \red6__17_n_26\,
      ACIN(26) => \red6__17_n_27\,
      ACIN(25) => \red6__17_n_28\,
      ACIN(24) => \red6__17_n_29\,
      ACIN(23) => \red6__17_n_30\,
      ACIN(22) => \red6__17_n_31\,
      ACIN(21) => \red6__17_n_32\,
      ACIN(20) => \red6__17_n_33\,
      ACIN(19) => \red6__17_n_34\,
      ACIN(18) => \red6__17_n_35\,
      ACIN(17) => \red6__17_n_36\,
      ACIN(16) => \red6__17_n_37\,
      ACIN(15) => \red6__17_n_38\,
      ACIN(14) => \red6__17_n_39\,
      ACIN(13) => \red6__17_n_40\,
      ACIN(12) => \red6__17_n_41\,
      ACIN(11) => \red6__17_n_42\,
      ACIN(10) => \red6__17_n_43\,
      ACIN(9) => \red6__17_n_44\,
      ACIN(8) => \red6__17_n_45\,
      ACIN(7) => \red6__17_n_46\,
      ACIN(6) => \red6__17_n_47\,
      ACIN(5) => \red6__17_n_48\,
      ACIN(4) => \red6__17_n_49\,
      ACIN(3) => \red6__17_n_50\,
      ACIN(2) => \red6__17_n_51\,
      ACIN(1) => \red6__17_n_52\,
      ACIN(0) => \red6__17_n_53\,
      ACOUT(29 downto 0) => \NLW_red6__18_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \red6__16_0\(15),
      B(16) => \red6__16_0\(15),
      B(15 downto 0) => \red6__16_0\(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red6__18_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red6__18_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red6__18_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red6__18_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_red6__18_OVERFLOW_UNCONNECTED\,
      P(47) => \red6__18_n_58\,
      P(46) => \red6__18_n_59\,
      P(45) => \red6__18_n_60\,
      P(44) => \red6__18_n_61\,
      P(43) => \red6__18_n_62\,
      P(42) => \red6__18_n_63\,
      P(41) => \red6__18_n_64\,
      P(40) => \red6__18_n_65\,
      P(39) => \red6__18_n_66\,
      P(38) => \red6__18_n_67\,
      P(37) => \red6__18_n_68\,
      P(36) => \red6__18_n_69\,
      P(35) => \red6__18_n_70\,
      P(34) => \red6__18_n_71\,
      P(33) => \red6__18_n_72\,
      P(32) => \red6__18_n_73\,
      P(31) => \red6__18_n_74\,
      P(30) => \red6__18_n_75\,
      P(29) => \red6__18_n_76\,
      P(28) => \red6__18_n_77\,
      P(27) => \red6__18_n_78\,
      P(26) => \red6__18_n_79\,
      P(25) => \red6__18_n_80\,
      P(24) => \red6__18_n_81\,
      P(23) => \red6__18_n_82\,
      P(22) => \red6__18_n_83\,
      P(21) => \red6__18_n_84\,
      P(20) => \red6__18_n_85\,
      P(19) => \red6__18_n_86\,
      P(18) => \red6__18_n_87\,
      P(17) => \red6__18_n_88\,
      P(16) => \red6__18_n_89\,
      P(15) => \red6__18_n_90\,
      P(14) => \red6__18_n_91\,
      P(13) => \red6__18_n_92\,
      P(12) => \red6__18_n_93\,
      P(11) => \red6__18_n_94\,
      P(10) => \red6__18_n_95\,
      P(9) => \red6__18_n_96\,
      P(8) => \red6__18_n_97\,
      P(7) => \red6__18_n_98\,
      P(6) => \red6__18_n_99\,
      P(5) => \red6__18_n_100\,
      P(4) => \red6__18_n_101\,
      P(3) => \red6__18_n_102\,
      P(2) => \red6__18_n_103\,
      P(1) => \red6__18_n_104\,
      P(0) => \red6__18_n_105\,
      PATTERNBDETECT => \NLW_red6__18_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red6__18_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \red6__17_n_106\,
      PCIN(46) => \red6__17_n_107\,
      PCIN(45) => \red6__17_n_108\,
      PCIN(44) => \red6__17_n_109\,
      PCIN(43) => \red6__17_n_110\,
      PCIN(42) => \red6__17_n_111\,
      PCIN(41) => \red6__17_n_112\,
      PCIN(40) => \red6__17_n_113\,
      PCIN(39) => \red6__17_n_114\,
      PCIN(38) => \red6__17_n_115\,
      PCIN(37) => \red6__17_n_116\,
      PCIN(36) => \red6__17_n_117\,
      PCIN(35) => \red6__17_n_118\,
      PCIN(34) => \red6__17_n_119\,
      PCIN(33) => \red6__17_n_120\,
      PCIN(32) => \red6__17_n_121\,
      PCIN(31) => \red6__17_n_122\,
      PCIN(30) => \red6__17_n_123\,
      PCIN(29) => \red6__17_n_124\,
      PCIN(28) => \red6__17_n_125\,
      PCIN(27) => \red6__17_n_126\,
      PCIN(26) => \red6__17_n_127\,
      PCIN(25) => \red6__17_n_128\,
      PCIN(24) => \red6__17_n_129\,
      PCIN(23) => \red6__17_n_130\,
      PCIN(22) => \red6__17_n_131\,
      PCIN(21) => \red6__17_n_132\,
      PCIN(20) => \red6__17_n_133\,
      PCIN(19) => \red6__17_n_134\,
      PCIN(18) => \red6__17_n_135\,
      PCIN(17) => \red6__17_n_136\,
      PCIN(16) => \red6__17_n_137\,
      PCIN(15) => \red6__17_n_138\,
      PCIN(14) => \red6__17_n_139\,
      PCIN(13) => \red6__17_n_140\,
      PCIN(12) => \red6__17_n_141\,
      PCIN(11) => \red6__17_n_142\,
      PCIN(10) => \red6__17_n_143\,
      PCIN(9) => \red6__17_n_144\,
      PCIN(8) => \red6__17_n_145\,
      PCIN(7) => \red6__17_n_146\,
      PCIN(6) => \red6__17_n_147\,
      PCIN(5) => \red6__17_n_148\,
      PCIN(4) => \red6__17_n_149\,
      PCIN(3) => \red6__17_n_150\,
      PCIN(2) => \red6__17_n_151\,
      PCIN(1) => \red6__17_n_152\,
      PCIN(0) => \red6__17_n_153\,
      PCOUT(47 downto 0) => \NLW_red6__18_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red6__18_UNDERFLOW_UNCONNECTED\
    );
\red6__19\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \red6__19_0\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_red6__19_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \red6__19_i_1_n_5\,
      B(16) => \red6__19_i_1_n_5\,
      B(15) => \red6__19_i_1_n_5\,
      B(14) => \red6__19_i_1_n_6\,
      B(13) => \red6__19_i_1_n_7\,
      B(12) => \red6__19_i_2_n_4\,
      B(11) => \red6__19_i_2_n_5\,
      B(10) => \red6__19_i_2_n_6\,
      B(9) => \red6__19_i_2_n_7\,
      B(8) => \red6__19_i_3_n_4\,
      B(7) => \red6__19_i_3_n_5\,
      B(6) => \red6__19_i_3_n_6\,
      B(5) => \red6__19_i_3_n_7\,
      B(4) => \red6__19_i_4_n_4\,
      B(3) => \red6__19_i_4_n_5\,
      B(2) => \red6__19_i_4_n_6\,
      B(1) => \red6__19_i_4_n_7\,
      B(0) => \red6__19_i_5_n_4\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red6__19_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red6__19_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red6__19_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red6__19_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_red6__19_OVERFLOW_UNCONNECTED\,
      P(47) => \red6__19_n_58\,
      P(46) => \red6__19_n_59\,
      P(45) => \red6__19_n_60\,
      P(44) => \red6__19_n_61\,
      P(43) => \red6__19_n_62\,
      P(42) => \red6__19_n_63\,
      P(41) => \red6__19_n_64\,
      P(40) => \red6__19_n_65\,
      P(39) => \red6__19_n_66\,
      P(38) => \red6__19_n_67\,
      P(37) => \red6__19_n_68\,
      P(36) => \red6__19_n_69\,
      P(35) => \red6__19_n_70\,
      P(34) => \red6__19_n_71\,
      P(33) => \red6__19_n_72\,
      P(32) => \red6__19_n_73\,
      P(31) => \red6__19_n_74\,
      P(30) => \red6__19_n_75\,
      P(29) => \red6__19_n_76\,
      P(28) => \red6__19_n_77\,
      P(27) => \red6__19_n_78\,
      P(26) => \red6__19_n_79\,
      P(25) => \red6__19_n_80\,
      P(24) => \red6__19_n_81\,
      P(23) => \red6__19_n_82\,
      P(22) => \red6__19_n_83\,
      P(21) => \red6__19_n_84\,
      P(20) => \red6__19_n_85\,
      P(19) => \red6__19_n_86\,
      P(18) => \red6__19_n_87\,
      P(17) => \red6__19_n_88\,
      P(16) => \red6__19_n_89\,
      P(15) => \red6__19_n_90\,
      P(14) => \red6__19_n_91\,
      P(13) => \red6__19_n_92\,
      P(12) => \red6__19_n_93\,
      P(11) => \red6__19_n_94\,
      P(10) => \red6__19_n_95\,
      P(9) => \red6__19_n_96\,
      P(8) => \red6__19_n_97\,
      P(7) => \red6__19_n_98\,
      P(6) => \red6__19_n_99\,
      P(5) => \red6__19_n_100\,
      P(4) => \red6__19_n_101\,
      P(3) => \red6__19_n_102\,
      P(2) => \red6__19_n_103\,
      P(1) => \red6__19_n_104\,
      P(0) => \red6__19_n_105\,
      PATTERNBDETECT => \NLW_red6__19_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red6__19_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \red6__19_n_106\,
      PCOUT(46) => \red6__19_n_107\,
      PCOUT(45) => \red6__19_n_108\,
      PCOUT(44) => \red6__19_n_109\,
      PCOUT(43) => \red6__19_n_110\,
      PCOUT(42) => \red6__19_n_111\,
      PCOUT(41) => \red6__19_n_112\,
      PCOUT(40) => \red6__19_n_113\,
      PCOUT(39) => \red6__19_n_114\,
      PCOUT(38) => \red6__19_n_115\,
      PCOUT(37) => \red6__19_n_116\,
      PCOUT(36) => \red6__19_n_117\,
      PCOUT(35) => \red6__19_n_118\,
      PCOUT(34) => \red6__19_n_119\,
      PCOUT(33) => \red6__19_n_120\,
      PCOUT(32) => \red6__19_n_121\,
      PCOUT(31) => \red6__19_n_122\,
      PCOUT(30) => \red6__19_n_123\,
      PCOUT(29) => \red6__19_n_124\,
      PCOUT(28) => \red6__19_n_125\,
      PCOUT(27) => \red6__19_n_126\,
      PCOUT(26) => \red6__19_n_127\,
      PCOUT(25) => \red6__19_n_128\,
      PCOUT(24) => \red6__19_n_129\,
      PCOUT(23) => \red6__19_n_130\,
      PCOUT(22) => \red6__19_n_131\,
      PCOUT(21) => \red6__19_n_132\,
      PCOUT(20) => \red6__19_n_133\,
      PCOUT(19) => \red6__19_n_134\,
      PCOUT(18) => \red6__19_n_135\,
      PCOUT(17) => \red6__19_n_136\,
      PCOUT(16) => \red6__19_n_137\,
      PCOUT(15) => \red6__19_n_138\,
      PCOUT(14) => \red6__19_n_139\,
      PCOUT(13) => \red6__19_n_140\,
      PCOUT(12) => \red6__19_n_141\,
      PCOUT(11) => \red6__19_n_142\,
      PCOUT(10) => \red6__19_n_143\,
      PCOUT(9) => \red6__19_n_144\,
      PCOUT(8) => \red6__19_n_145\,
      PCOUT(7) => \red6__19_n_146\,
      PCOUT(6) => \red6__19_n_147\,
      PCOUT(5) => \red6__19_n_148\,
      PCOUT(4) => \red6__19_n_149\,
      PCOUT(3) => \red6__19_n_150\,
      PCOUT(2) => \red6__19_n_151\,
      PCOUT(1) => \red6__19_n_152\,
      PCOUT(0) => \red6__19_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red6__19_UNDERFLOW_UNCONNECTED\
    );
\red6__19_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__19_i_2_n_0\,
      CO(3 downto 2) => \NLW_red6__19_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \red6__19_i_1_n_2\,
      CO(0) => \red6__19_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_3_in(29),
      DI(0) => p_5_in(28),
      O(3) => \NLW_red6__19_i_1_O_UNCONNECTED\(3),
      O(2) => \red6__19_i_1_n_5\,
      O(1) => \red6__19_i_1_n_6\,
      O(0) => \red6__19_i_1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \red6__19_i_11_n_0\,
      S(0) => \red6__19_i_12_n_0\
    );
\red6__19_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(29),
      I1 => p_3_in(29),
      O => \red6__19_i_11_n_0\
    );
\red6__19_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(28),
      I1 => p_3_in(28),
      O => \red6__19_i_12_n_0\
    );
\red6__19_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(27),
      I1 => p_3_in(27),
      O => \red6__19_i_13_n_0\
    );
\red6__19_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(26),
      I1 => p_3_in(26),
      O => \red6__19_i_14_n_0\
    );
\red6__19_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(25),
      I1 => p_3_in(25),
      O => \red6__19_i_15_n_0\
    );
\red6__19_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(24),
      I1 => p_3_in(24),
      O => \red6__19_i_16_n_0\
    );
\red6__19_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(23),
      I1 => p_3_in(23),
      O => \red6__19_i_17_n_0\
    );
\red6__19_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(22),
      I1 => p_3_in(22),
      O => \red6__19_i_18_n_0\
    );
\red6__19_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(21),
      I1 => p_3_in(21),
      O => \red6__19_i_19_n_0\
    );
\red6__19_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__19_i_3_n_0\,
      CO(3) => \red6__19_i_2_n_0\,
      CO(2) => \red6__19_i_2_n_1\,
      CO(1) => \red6__19_i_2_n_2\,
      CO(0) => \red6__19_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_5_in(27 downto 24),
      O(3) => \red6__19_i_2_n_4\,
      O(2) => \red6__19_i_2_n_5\,
      O(1) => \red6__19_i_2_n_6\,
      O(0) => \red6__19_i_2_n_7\,
      S(3) => \red6__19_i_13_n_0\,
      S(2) => \red6__19_i_14_n_0\,
      S(1) => \red6__19_i_15_n_0\,
      S(0) => \red6__19_i_16_n_0\
    );
\red6__19_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(20),
      I1 => p_3_in(20),
      O => \red6__19_i_20_n_0\
    );
\red6__19_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(19),
      I1 => p_3_in(19),
      O => \red6__19_i_21_n_0\
    );
\red6__19_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(18),
      I1 => p_3_in(18),
      O => \red6__19_i_22_n_0\
    );
\red6__19_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(17),
      I1 => p_3_in(17),
      O => \red6__19_i_23_n_0\
    );
\red6__19_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(16),
      I1 => p_3_in(16),
      O => \red6__19_i_24_n_0\
    );
\red6__19_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(15),
      I1 => p_3_in(15),
      O => \red6__19_i_25_n_0\
    );
\red6__19_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(14),
      I1 => p_3_in(14),
      O => \red6__19_i_26_n_0\
    );
\red6__19_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(13),
      I1 => p_3_in(13),
      O => \red6__19_i_27_n_0\
    );
\red6__19_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(12),
      I1 => p_3_in(12),
      O => \red6__19_i_28_n_0\
    );
\red6__19_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(17),
      O => \red6__7_i_23\(3)
    );
\red6__19_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__19_i_4_n_0\,
      CO(3) => \red6__19_i_3_n_0\,
      CO(2) => \red6__19_i_3_n_1\,
      CO(1) => \red6__19_i_3_n_2\,
      CO(0) => \red6__19_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_5_in(23 downto 20),
      O(3) => \red6__19_i_3_n_4\,
      O(2) => \red6__19_i_3_n_5\,
      O(1) => \red6__19_i_3_n_6\,
      O(0) => \red6__19_i_3_n_7\,
      S(3) => \red6__19_i_17_n_0\,
      S(2) => \red6__19_i_18_n_0\,
      S(1) => \red6__19_i_19_n_0\,
      S(0) => \red6__19_i_20_n_0\
    );
\red6__19_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(16),
      O => \red6__7_i_23\(2)
    );
\red6__19_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(15),
      O => \red6__7_i_23\(1)
    );
\red6__19_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(14),
      O => \red6__7_i_23\(0)
    );
\red6__19_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(13),
      O => \red6__7_i_28\(3)
    );
\red6__19_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(12),
      O => \red6__7_i_28\(2)
    );
\red6__19_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(11),
      O => \red6__7_i_28\(1)
    );
\red6__19_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(10),
      O => \red6__7_i_28\(0)
    );
\red6__19_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(9),
      O => \red6__9_i_4\(1)
    );
\red6__19_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(8),
      O => \red6__9_i_4\(0)
    );
\red6__19_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__19_i_5_n_0\,
      CO(3) => \red6__19_i_4_n_0\,
      CO(2) => \red6__19_i_4_n_1\,
      CO(1) => \red6__19_i_4_n_2\,
      CO(0) => \red6__19_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_5_in(19 downto 16),
      O(3) => \red6__19_i_4_n_4\,
      O(2) => \red6__19_i_4_n_5\,
      O(1) => \red6__19_i_4_n_6\,
      O(0) => \red6__19_i_4_n_7\,
      S(3) => \red6__19_i_21_n_0\,
      S(2) => \red6__19_i_22_n_0\,
      S(1) => \red6__19_i_23_n_0\,
      S(0) => \red6__19_i_24_n_0\
    );
\red6__19_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__21_i_1_n_0\,
      CO(3) => \red6__19_i_5_n_0\,
      CO(2) => \red6__19_i_5_n_1\,
      CO(1) => \red6__19_i_5_n_2\,
      CO(0) => \red6__19_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_5_in(15 downto 12),
      O(3) => \red6__19_i_5_n_4\,
      O(2) => \red6__19_i_5_n_5\,
      O(1) => \red6__19_i_5_n_6\,
      O(0) => \red6__19_i_5_n_7\,
      S(3) => \red6__19_i_25_n_0\,
      S(2) => \red6__19_i_26_n_0\,
      S(1) => \red6__19_i_27_n_0\,
      S(0) => \red6__19_i_28_n_0\
    );
\red6__1_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^yaw_reg[6]_0\(0),
      I1 => p_5_in(7),
      O => \red6__1_i_10_n_0\
    );
\red6__1_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^yaw_reg[6]_1\(1),
      I1 => p_5_in(6),
      O => \red6__1_i_11_n_0\
    );
\red6__1_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^yaw_reg[6]_1\(0),
      I1 => p_5_in(5),
      O => \red6__1_i_12_n_0\
    );
\red6__1_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0040"
    )
        port map (
      I0 => yaw_reg(6),
      I1 => yaw_reg(5),
      I2 => sine_table_inst_n_29,
      I3 => yaw_reg(7),
      I4 => p_5_in(4),
      O => \red6__1_i_13_n_0\
    );
\red6__1_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^co\(0),
      I1 => p_5_in(2),
      O => \red6__1_i_17_n_0\
    );
\red6__1_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^yaw_reg[7]_1\(1),
      I1 => p_5_in(1),
      O => \red6__1_i_18_n_0\
    );
\red6__1_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^yaw_reg[7]_1\(0),
      I1 => p_5_in(0),
      O => \red6__1_i_19_n_0\
    );
\red6__1_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => yaw_reg(6),
      I1 => yaw_reg(5),
      I2 => sine_table_inst_n_29,
      I3 => yaw_reg(7),
      O => \translated_vertex3_2D[0]0\(6)
    );
\red6__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(11),
      O => \red6__1_i_4_n_0\
    );
\red6__1_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(10),
      O => \red6__1_i_5_n_0\
    );
\red6__1_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(9),
      O => \red6__1_i_6_n_0\
    );
\red6__1_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(8),
      O => \red6__1_i_7_n_0\
    );
\red6__1_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => yaw_reg(6),
      I1 => yaw_reg(5),
      I2 => sine_table_inst_n_29,
      I3 => yaw_reg(7),
      O => \red6__1_i_9_n_0\
    );
\red6__2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 2) => red70_in(16 downto 2),
      A(1 downto 0) => B"00",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_red6__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \red6__0_0\(15),
      B(16) => \red6__0_0\(15),
      B(15 downto 0) => \red6__0_0\(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red6__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red6__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red6__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red6__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_red6__2_OVERFLOW_UNCONNECTED\,
      P(47) => \red6__2_n_58\,
      P(46) => \red6__2_n_59\,
      P(45) => \red6__2_n_60\,
      P(44) => \red6__2_n_61\,
      P(43) => \red6__2_n_62\,
      P(42) => \red6__2_n_63\,
      P(41) => \red6__2_n_64\,
      P(40) => \red6__2_n_65\,
      P(39) => \red6__2_n_66\,
      P(38) => \red6__2_n_67\,
      P(37) => \red6__2_n_68\,
      P(36) => \red6__2_n_69\,
      P(35) => \red6__2_n_70\,
      P(34) => \red6__2_n_71\,
      P(33) => \red6__2_n_72\,
      P(32) => \red6__2_n_73\,
      P(31) => \red6__2_n_74\,
      P(30) => \red6__2_n_75\,
      P(29) => \red6__2_n_76\,
      P(28) => \red6__2_n_77\,
      P(27) => \red6__2_n_78\,
      P(26) => \red6__2_n_79\,
      P(25) => \red6__2_n_80\,
      P(24) => \red6__2_n_81\,
      P(23) => \red6__2_n_82\,
      P(22) => \red6__2_n_83\,
      P(21) => \red6__2_n_84\,
      P(20) => \red6__2_n_85\,
      P(19) => \red6__2_n_86\,
      P(18) => \red6__2_n_87\,
      P(17) => \red6__2_n_88\,
      P(16) => \red6__2_n_89\,
      P(15) => \red6__2_n_90\,
      P(14) => \red6__2_n_91\,
      P(13) => \red6__2_n_92\,
      P(12) => \red6__2_n_93\,
      P(11) => \red6__2_n_94\,
      P(10) => \red6__2_n_95\,
      P(9) => \red6__2_n_96\,
      P(8) => \red6__2_n_97\,
      P(7) => \red6__2_n_98\,
      P(6) => \red6__2_n_99\,
      P(5) => \red6__2_n_100\,
      P(4) => \red6__2_n_101\,
      P(3) => \red6__2_n_102\,
      P(2) => \red6__2_n_103\,
      P(1) => \red6__2_n_104\,
      P(0) => \red6__2_n_105\,
      PATTERNBDETECT => \NLW_red6__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red6__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \red6__1_n_106\,
      PCIN(46) => \red6__1_n_107\,
      PCIN(45) => \red6__1_n_108\,
      PCIN(44) => \red6__1_n_109\,
      PCIN(43) => \red6__1_n_110\,
      PCIN(42) => \red6__1_n_111\,
      PCIN(41) => \red6__1_n_112\,
      PCIN(40) => \red6__1_n_113\,
      PCIN(39) => \red6__1_n_114\,
      PCIN(38) => \red6__1_n_115\,
      PCIN(37) => \red6__1_n_116\,
      PCIN(36) => \red6__1_n_117\,
      PCIN(35) => \red6__1_n_118\,
      PCIN(34) => \red6__1_n_119\,
      PCIN(33) => \red6__1_n_120\,
      PCIN(32) => \red6__1_n_121\,
      PCIN(31) => \red6__1_n_122\,
      PCIN(30) => \red6__1_n_123\,
      PCIN(29) => \red6__1_n_124\,
      PCIN(28) => \red6__1_n_125\,
      PCIN(27) => \red6__1_n_126\,
      PCIN(26) => \red6__1_n_127\,
      PCIN(25) => \red6__1_n_128\,
      PCIN(24) => \red6__1_n_129\,
      PCIN(23) => \red6__1_n_130\,
      PCIN(22) => \red6__1_n_131\,
      PCIN(21) => \red6__1_n_132\,
      PCIN(20) => \red6__1_n_133\,
      PCIN(19) => \red6__1_n_134\,
      PCIN(18) => \red6__1_n_135\,
      PCIN(17) => \red6__1_n_136\,
      PCIN(16) => \red6__1_n_137\,
      PCIN(15) => \red6__1_n_138\,
      PCIN(14) => \red6__1_n_139\,
      PCIN(13) => \red6__1_n_140\,
      PCIN(12) => \red6__1_n_141\,
      PCIN(11) => \red6__1_n_142\,
      PCIN(10) => \red6__1_n_143\,
      PCIN(9) => \red6__1_n_144\,
      PCIN(8) => \red6__1_n_145\,
      PCIN(7) => \red6__1_n_146\,
      PCIN(6) => \red6__1_n_147\,
      PCIN(5) => \red6__1_n_148\,
      PCIN(4) => \red6__1_n_149\,
      PCIN(3) => \red6__1_n_150\,
      PCIN(2) => \red6__1_n_151\,
      PCIN(1) => \red6__1_n_152\,
      PCIN(0) => \red6__1_n_153\,
      PCOUT(47 downto 0) => \NLW_red6__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red6__2_UNDERFLOW_UNCONNECTED\
    );
\red6__20\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \red6__19_i_1_n_5\,
      A(28) => \red6__19_i_1_n_5\,
      A(27) => \red6__19_i_1_n_5\,
      A(26) => \red6__19_i_1_n_5\,
      A(25) => \red6__19_i_1_n_5\,
      A(24) => \red6__19_i_1_n_5\,
      A(23) => \red6__19_i_1_n_5\,
      A(22) => \red6__19_i_1_n_5\,
      A(21) => \red6__19_i_1_n_5\,
      A(20) => \red6__19_i_1_n_5\,
      A(19) => \red6__19_i_1_n_5\,
      A(18) => \red6__19_i_1_n_5\,
      A(17) => \red6__19_i_1_n_5\,
      A(16) => \red6__19_i_1_n_5\,
      A(15) => \red6__19_i_1_n_5\,
      A(14) => \red6__19_i_1_n_6\,
      A(13) => \red6__19_i_1_n_7\,
      A(12) => \red6__19_i_2_n_4\,
      A(11) => \red6__19_i_2_n_5\,
      A(10) => \red6__19_i_2_n_6\,
      A(9) => \red6__19_i_2_n_7\,
      A(8) => \red6__19_i_3_n_4\,
      A(7) => \red6__19_i_3_n_5\,
      A(6) => \red6__19_i_3_n_6\,
      A(5) => \red6__19_i_3_n_7\,
      A(4) => \red6__19_i_4_n_4\,
      A(3) => \red6__19_i_4_n_5\,
      A(2) => \red6__19_i_4_n_6\,
      A(1) => \red6__19_i_4_n_7\,
      A(0) => \red6__19_i_5_n_4\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_red6__20_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \red6__20_0\(15),
      B(16) => \red6__20_0\(15),
      B(15 downto 0) => \red6__20_0\(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red6__20_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red6__20_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red6__20_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red6__20_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_red6__20_OVERFLOW_UNCONNECTED\,
      P(47) => \red6__20_n_58\,
      P(46) => \red6__20_n_59\,
      P(45) => \red6__20_n_60\,
      P(44) => \red6__20_n_61\,
      P(43) => \red6__20_n_62\,
      P(42) => \red6__20_n_63\,
      P(41) => \red6__20_n_64\,
      P(40) => \red6__20_n_65\,
      P(39) => \red6__20_n_66\,
      P(38) => \red6__20_n_67\,
      P(37) => \red6__20_n_68\,
      P(36) => \red6__20_n_69\,
      P(35) => \red6__20_n_70\,
      P(34) => \red6__20_n_71\,
      P(33) => \red6__20_n_72\,
      P(32) => \red6__20_n_73\,
      P(31) => \red6__20_n_74\,
      P(30) => \red6__20_n_75\,
      P(29) => \red6__20_n_76\,
      P(28) => \red6__20_n_77\,
      P(27) => \red6__20_n_78\,
      P(26) => \red6__20_n_79\,
      P(25) => \red6__20_n_80\,
      P(24) => \red6__20_n_81\,
      P(23) => \red6__20_n_82\,
      P(22) => \red6__20_n_83\,
      P(21) => \red6__20_n_84\,
      P(20) => \red6__20_n_85\,
      P(19) => \red6__20_n_86\,
      P(18) => \red6__20_n_87\,
      P(17) => \red6__20_n_88\,
      P(16) => \red6__20_n_89\,
      P(15) => \red6__20_n_90\,
      P(14) => \red6__20_n_91\,
      P(13) => \red6__20_n_92\,
      P(12) => \red6__20_n_93\,
      P(11) => \red6__20_n_94\,
      P(10) => \red6__20_n_95\,
      P(9) => \red6__20_n_96\,
      P(8) => \red6__20_n_97\,
      P(7) => \red6__20_n_98\,
      P(6) => \red6__20_n_99\,
      P(5) => \red6__20_n_100\,
      P(4) => \red6__20_n_101\,
      P(3) => \red6__20_n_102\,
      P(2) => \red6__20_n_103\,
      P(1) => \red6__20_n_104\,
      P(0) => \red6__20_n_105\,
      PATTERNBDETECT => \NLW_red6__20_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red6__20_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \red6__19_n_106\,
      PCIN(46) => \red6__19_n_107\,
      PCIN(45) => \red6__19_n_108\,
      PCIN(44) => \red6__19_n_109\,
      PCIN(43) => \red6__19_n_110\,
      PCIN(42) => \red6__19_n_111\,
      PCIN(41) => \red6__19_n_112\,
      PCIN(40) => \red6__19_n_113\,
      PCIN(39) => \red6__19_n_114\,
      PCIN(38) => \red6__19_n_115\,
      PCIN(37) => \red6__19_n_116\,
      PCIN(36) => \red6__19_n_117\,
      PCIN(35) => \red6__19_n_118\,
      PCIN(34) => \red6__19_n_119\,
      PCIN(33) => \red6__19_n_120\,
      PCIN(32) => \red6__19_n_121\,
      PCIN(31) => \red6__19_n_122\,
      PCIN(30) => \red6__19_n_123\,
      PCIN(29) => \red6__19_n_124\,
      PCIN(28) => \red6__19_n_125\,
      PCIN(27) => \red6__19_n_126\,
      PCIN(26) => \red6__19_n_127\,
      PCIN(25) => \red6__19_n_128\,
      PCIN(24) => \red6__19_n_129\,
      PCIN(23) => \red6__19_n_130\,
      PCIN(22) => \red6__19_n_131\,
      PCIN(21) => \red6__19_n_132\,
      PCIN(20) => \red6__19_n_133\,
      PCIN(19) => \red6__19_n_134\,
      PCIN(18) => \red6__19_n_135\,
      PCIN(17) => \red6__19_n_136\,
      PCIN(16) => \red6__19_n_137\,
      PCIN(15) => \red6__19_n_138\,
      PCIN(14) => \red6__19_n_139\,
      PCIN(13) => \red6__19_n_140\,
      PCIN(12) => \red6__19_n_141\,
      PCIN(11) => \red6__19_n_142\,
      PCIN(10) => \red6__19_n_143\,
      PCIN(9) => \red6__19_n_144\,
      PCIN(8) => \red6__19_n_145\,
      PCIN(7) => \red6__19_n_146\,
      PCIN(6) => \red6__19_n_147\,
      PCIN(5) => \red6__19_n_148\,
      PCIN(4) => \red6__19_n_149\,
      PCIN(3) => \red6__19_n_150\,
      PCIN(2) => \red6__19_n_151\,
      PCIN(1) => \red6__19_n_152\,
      PCIN(0) => \red6__19_n_153\,
      PCOUT(47 downto 0) => \NLW_red6__20_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red6__20_UNDERFLOW_UNCONNECTED\
    );
\red6__20_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(24),
      O => \red6__7_i_13\(2)
    );
\red6__20_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(23),
      O => \red6__7_i_13\(1)
    );
\red6__20_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(22),
      O => \red6__7_i_13\(0)
    );
\red6__20_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(21),
      O => \red6__7_i_18\(3)
    );
\red6__20_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(20),
      O => \red6__7_i_18\(2)
    );
\red6__20_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(19),
      O => \red6__7_i_18\(1)
    );
\red6__20_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(18),
      O => \red6__7_i_18\(0)
    );
\red6__20_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(29),
      O => \red6__7_i_10\(3)
    );
\red6__20_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(28),
      O => \red6__7_i_10\(2)
    );
\red6__20_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(27),
      O => \red6__7_i_10\(1)
    );
\red6__20_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(26),
      O => \red6__7_i_10\(0)
    );
\red6__20_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(25),
      O => \red6__7_i_13\(3)
    );
\red6__21\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \red6__19_i_5_n_5\,
      A(15) => \red6__19_i_5_n_6\,
      A(14) => \red6__19_i_5_n_7\,
      A(13) => \red6__21_i_1_n_4\,
      A(12) => \red6__21_i_1_n_5\,
      A(11) => \red6__21_i_1_n_6\,
      A(10) => \red6__21_i_1_n_7\,
      A(9) => \red6__21_i_2_n_4\,
      A(8) => \red6__21_i_2_n_5\,
      A(7) => \red6__21_i_2_n_6\,
      A(6) => \red6__21_i_2_n_7\,
      A(5) => \red6__21_i_3_n_4\,
      A(4) => \red6__21_i_3_n_5\,
      A(3) => \red6__21_i_3_n_6\,
      A(2) => \red6__21_i_3_n_7\,
      A(1 downto 0) => B"00",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => \red6__21_n_24\,
      ACOUT(28) => \red6__21_n_25\,
      ACOUT(27) => \red6__21_n_26\,
      ACOUT(26) => \red6__21_n_27\,
      ACOUT(25) => \red6__21_n_28\,
      ACOUT(24) => \red6__21_n_29\,
      ACOUT(23) => \red6__21_n_30\,
      ACOUT(22) => \red6__21_n_31\,
      ACOUT(21) => \red6__21_n_32\,
      ACOUT(20) => \red6__21_n_33\,
      ACOUT(19) => \red6__21_n_34\,
      ACOUT(18) => \red6__21_n_35\,
      ACOUT(17) => \red6__21_n_36\,
      ACOUT(16) => \red6__21_n_37\,
      ACOUT(15) => \red6__21_n_38\,
      ACOUT(14) => \red6__21_n_39\,
      ACOUT(13) => \red6__21_n_40\,
      ACOUT(12) => \red6__21_n_41\,
      ACOUT(11) => \red6__21_n_42\,
      ACOUT(10) => \red6__21_n_43\,
      ACOUT(9) => \red6__21_n_44\,
      ACOUT(8) => \red6__21_n_45\,
      ACOUT(7) => \red6__21_n_46\,
      ACOUT(6) => \red6__21_n_47\,
      ACOUT(5) => \red6__21_n_48\,
      ACOUT(4) => \red6__21_n_49\,
      ACOUT(3) => \red6__21_n_50\,
      ACOUT(2) => \red6__21_n_51\,
      ACOUT(1) => \red6__21_n_52\,
      ACOUT(0) => \red6__21_n_53\,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => \red6__19_0\(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red6__21_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red6__21_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red6__21_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red6__21_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_red6__21_OVERFLOW_UNCONNECTED\,
      P(47) => \red6__21_n_58\,
      P(46) => \red6__21_n_59\,
      P(45) => \red6__21_n_60\,
      P(44) => \red6__21_n_61\,
      P(43) => \red6__21_n_62\,
      P(42) => \red6__21_n_63\,
      P(41) => \red6__21_n_64\,
      P(40) => \red6__21_n_65\,
      P(39) => \red6__21_n_66\,
      P(38) => \red6__21_n_67\,
      P(37) => \red6__21_n_68\,
      P(36) => \red6__21_n_69\,
      P(35) => \red6__21_n_70\,
      P(34) => \red6__21_n_71\,
      P(33) => \red6__21_n_72\,
      P(32) => \red6__21_n_73\,
      P(31) => \red6__21_n_74\,
      P(30) => \red6__21_n_75\,
      P(29) => \red6__21_n_76\,
      P(28) => \red6__21_n_77\,
      P(27) => \red6__21_n_78\,
      P(26) => \red6__21_n_79\,
      P(25) => \red6__21_n_80\,
      P(24) => \red6__21_n_81\,
      P(23) => \red6__21_n_82\,
      P(22) => \red6__21_n_83\,
      P(21) => \red6__21_n_84\,
      P(20) => \red6__21_n_85\,
      P(19) => \red6__21_n_86\,
      P(18) => \red6__21_n_87\,
      P(17) => \red6__21_n_88\,
      P(16) => \red6__21_n_89\,
      P(15) => \red6__21_n_90\,
      P(14) => \red6__21_n_91\,
      P(13) => \red6__21_n_92\,
      P(12) => \red6__21_n_93\,
      P(11) => \red6__21_n_94\,
      P(10) => \red6__21_n_95\,
      P(9) => \red6__21_n_96\,
      P(8) => \red6__21_n_97\,
      P(7) => \red6__21_n_98\,
      P(6) => \red6__21_n_99\,
      P(5) => \red6__21_n_100\,
      P(4) => \red6__21_n_101\,
      P(3) => \red6__21_n_102\,
      P(2) => \red6__21_n_103\,
      P(1) => \red6__21_n_104\,
      P(0) => \red6__21_n_105\,
      PATTERNBDETECT => \NLW_red6__21_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red6__21_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \red6__21_n_106\,
      PCOUT(46) => \red6__21_n_107\,
      PCOUT(45) => \red6__21_n_108\,
      PCOUT(44) => \red6__21_n_109\,
      PCOUT(43) => \red6__21_n_110\,
      PCOUT(42) => \red6__21_n_111\,
      PCOUT(41) => \red6__21_n_112\,
      PCOUT(40) => \red6__21_n_113\,
      PCOUT(39) => \red6__21_n_114\,
      PCOUT(38) => \red6__21_n_115\,
      PCOUT(37) => \red6__21_n_116\,
      PCOUT(36) => \red6__21_n_117\,
      PCOUT(35) => \red6__21_n_118\,
      PCOUT(34) => \red6__21_n_119\,
      PCOUT(33) => \red6__21_n_120\,
      PCOUT(32) => \red6__21_n_121\,
      PCOUT(31) => \red6__21_n_122\,
      PCOUT(30) => \red6__21_n_123\,
      PCOUT(29) => \red6__21_n_124\,
      PCOUT(28) => \red6__21_n_125\,
      PCOUT(27) => \red6__21_n_126\,
      PCOUT(26) => \red6__21_n_127\,
      PCOUT(25) => \red6__21_n_128\,
      PCOUT(24) => \red6__21_n_129\,
      PCOUT(23) => \red6__21_n_130\,
      PCOUT(22) => \red6__21_n_131\,
      PCOUT(21) => \red6__21_n_132\,
      PCOUT(20) => \red6__21_n_133\,
      PCOUT(19) => \red6__21_n_134\,
      PCOUT(18) => \red6__21_n_135\,
      PCOUT(17) => \red6__21_n_136\,
      PCOUT(16) => \red6__21_n_137\,
      PCOUT(15) => \red6__21_n_138\,
      PCOUT(14) => \red6__21_n_139\,
      PCOUT(13) => \red6__21_n_140\,
      PCOUT(12) => \red6__21_n_141\,
      PCOUT(11) => \red6__21_n_142\,
      PCOUT(10) => \red6__21_n_143\,
      PCOUT(9) => \red6__21_n_144\,
      PCOUT(8) => \red6__21_n_145\,
      PCOUT(7) => \red6__21_n_146\,
      PCOUT(6) => \red6__21_n_147\,
      PCOUT(5) => \red6__21_n_148\,
      PCOUT(4) => \red6__21_n_149\,
      PCOUT(3) => \red6__21_n_150\,
      PCOUT(2) => \red6__21_n_151\,
      PCOUT(1) => \red6__21_n_152\,
      PCOUT(0) => \red6__21_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red6__21_UNDERFLOW_UNCONNECTED\
    );
\red6__21_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__21_i_2_n_0\,
      CO(3) => \red6__21_i_1_n_0\,
      CO(2) => \red6__21_i_1_n_1\,
      CO(1) => \red6__21_i_1_n_2\,
      CO(0) => \red6__21_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_5_in(11 downto 8),
      O(3) => \red6__21_i_1_n_4\,
      O(2) => \red6__21_i_1_n_5\,
      O(1) => \red6__21_i_1_n_6\,
      O(0) => \red6__21_i_1_n_7\,
      S(3) => \red6__21_i_4_n_0\,
      S(2) => \red6__21_i_5_n_0\,
      S(1) => \red6__21_i_6_n_0\,
      S(0) => \red6__21_i_7_n_0\
    );
\red6__21_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(5),
      I1 => p_3_in(5),
      O => \red6__21_i_10_n_0\
    );
\red6__21_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(4),
      I1 => p_3_in(4),
      O => \red6__21_i_11_n_0\
    );
\red6__21_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(3),
      I1 => p_3_in(3),
      O => \red6__21_i_12_n_0\
    );
\red6__21_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(2),
      I1 => p_3_in(2),
      O => \red6__21_i_13_n_0\
    );
\red6__21_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(1),
      I1 => p_3_in(1),
      O => \red6__21_i_14_n_0\
    );
\red6__21_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(0),
      I1 => p_3_in(0),
      O => \red6__21_i_15_n_0\
    );
\red6__21_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__21_i_3_n_0\,
      CO(3) => \red6__21_i_2_n_0\,
      CO(2) => \red6__21_i_2_n_1\,
      CO(1) => \red6__21_i_2_n_2\,
      CO(0) => \red6__21_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_5_in(7 downto 4),
      O(3) => \red6__21_i_2_n_4\,
      O(2) => \red6__21_i_2_n_5\,
      O(1) => \red6__21_i_2_n_6\,
      O(0) => \red6__21_i_2_n_7\,
      S(3) => \red6__21_i_8_n_0\,
      S(2) => \red6__21_i_9_n_0\,
      S(1) => \red6__21_i_10_n_0\,
      S(0) => \red6__21_i_11_n_0\
    );
\red6__21_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red6__21_i_3_n_0\,
      CO(2) => \red6__21_i_3_n_1\,
      CO(1) => \red6__21_i_3_n_2\,
      CO(0) => \red6__21_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => p_5_in(3 downto 0),
      O(3) => \red6__21_i_3_n_4\,
      O(2) => \red6__21_i_3_n_5\,
      O(1) => \red6__21_i_3_n_6\,
      O(0) => \red6__21_i_3_n_7\,
      S(3) => \red6__21_i_12_n_0\,
      S(2) => \red6__21_i_13_n_0\,
      S(1) => \red6__21_i_14_n_0\,
      S(0) => \red6__21_i_15_n_0\
    );
\red6__21_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(11),
      I1 => p_3_in(11),
      O => \red6__21_i_4_n_0\
    );
\red6__21_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(10),
      I1 => p_3_in(10),
      O => \red6__21_i_5_n_0\
    );
\red6__21_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(9),
      I1 => p_3_in(9),
      O => \red6__21_i_6_n_0\
    );
\red6__21_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(8),
      I1 => p_3_in(8),
      O => \red6__21_i_7_n_0\
    );
\red6__21_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(7),
      I1 => p_3_in(7),
      O => \red6__21_i_8_n_0\
    );
\red6__21_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_5_in(6),
      I1 => p_3_in(6),
      O => \red6__21_i_9_n_0\
    );
\red6__22\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => \red6__21_n_24\,
      ACIN(28) => \red6__21_n_25\,
      ACIN(27) => \red6__21_n_26\,
      ACIN(26) => \red6__21_n_27\,
      ACIN(25) => \red6__21_n_28\,
      ACIN(24) => \red6__21_n_29\,
      ACIN(23) => \red6__21_n_30\,
      ACIN(22) => \red6__21_n_31\,
      ACIN(21) => \red6__21_n_32\,
      ACIN(20) => \red6__21_n_33\,
      ACIN(19) => \red6__21_n_34\,
      ACIN(18) => \red6__21_n_35\,
      ACIN(17) => \red6__21_n_36\,
      ACIN(16) => \red6__21_n_37\,
      ACIN(15) => \red6__21_n_38\,
      ACIN(14) => \red6__21_n_39\,
      ACIN(13) => \red6__21_n_40\,
      ACIN(12) => \red6__21_n_41\,
      ACIN(11) => \red6__21_n_42\,
      ACIN(10) => \red6__21_n_43\,
      ACIN(9) => \red6__21_n_44\,
      ACIN(8) => \red6__21_n_45\,
      ACIN(7) => \red6__21_n_46\,
      ACIN(6) => \red6__21_n_47\,
      ACIN(5) => \red6__21_n_48\,
      ACIN(4) => \red6__21_n_49\,
      ACIN(3) => \red6__21_n_50\,
      ACIN(2) => \red6__21_n_51\,
      ACIN(1) => \red6__21_n_52\,
      ACIN(0) => \red6__21_n_53\,
      ACOUT(29 downto 0) => \NLW_red6__22_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \red6__20_0\(15),
      B(16) => \red6__20_0\(15),
      B(15 downto 0) => \red6__20_0\(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red6__22_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red6__22_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red6__22_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red6__22_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_red6__22_OVERFLOW_UNCONNECTED\,
      P(47) => \red6__22_n_58\,
      P(46) => \red6__22_n_59\,
      P(45) => \red6__22_n_60\,
      P(44) => \red6__22_n_61\,
      P(43) => \red6__22_n_62\,
      P(42) => \red6__22_n_63\,
      P(41) => \red6__22_n_64\,
      P(40) => \red6__22_n_65\,
      P(39) => \red6__22_n_66\,
      P(38) => \red6__22_n_67\,
      P(37) => \red6__22_n_68\,
      P(36) => \red6__22_n_69\,
      P(35) => \red6__22_n_70\,
      P(34) => \red6__22_n_71\,
      P(33) => \red6__22_n_72\,
      P(32) => \red6__22_n_73\,
      P(31) => \red6__22_n_74\,
      P(30) => \red6__22_n_75\,
      P(29) => \red6__22_n_76\,
      P(28) => \red6__22_n_77\,
      P(27) => \red6__22_n_78\,
      P(26) => \red6__22_n_79\,
      P(25) => \red6__22_n_80\,
      P(24) => \red6__22_n_81\,
      P(23) => \red6__22_n_82\,
      P(22) => \red6__22_n_83\,
      P(21) => \red6__22_n_84\,
      P(20) => \red6__22_n_85\,
      P(19) => \red6__22_n_86\,
      P(18) => \red6__22_n_87\,
      P(17) => \red6__22_n_88\,
      P(16) => \red6__22_n_89\,
      P(15) => \red6__22_n_90\,
      P(14) => \red6__22_n_91\,
      P(13) => \red6__22_n_92\,
      P(12) => \red6__22_n_93\,
      P(11) => \red6__22_n_94\,
      P(10) => \red6__22_n_95\,
      P(9) => \red6__22_n_96\,
      P(8) => \red6__22_n_97\,
      P(7) => \red6__22_n_98\,
      P(6) => \red6__22_n_99\,
      P(5) => \red6__22_n_100\,
      P(4) => \red6__22_n_101\,
      P(3) => \red6__22_n_102\,
      P(2) => \red6__22_n_103\,
      P(1) => \red6__22_n_104\,
      P(0) => \red6__22_n_105\,
      PATTERNBDETECT => \NLW_red6__22_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red6__22_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \red6__21_n_106\,
      PCIN(46) => \red6__21_n_107\,
      PCIN(45) => \red6__21_n_108\,
      PCIN(44) => \red6__21_n_109\,
      PCIN(43) => \red6__21_n_110\,
      PCIN(42) => \red6__21_n_111\,
      PCIN(41) => \red6__21_n_112\,
      PCIN(40) => \red6__21_n_113\,
      PCIN(39) => \red6__21_n_114\,
      PCIN(38) => \red6__21_n_115\,
      PCIN(37) => \red6__21_n_116\,
      PCIN(36) => \red6__21_n_117\,
      PCIN(35) => \red6__21_n_118\,
      PCIN(34) => \red6__21_n_119\,
      PCIN(33) => \red6__21_n_120\,
      PCIN(32) => \red6__21_n_121\,
      PCIN(31) => \red6__21_n_122\,
      PCIN(30) => \red6__21_n_123\,
      PCIN(29) => \red6__21_n_124\,
      PCIN(28) => \red6__21_n_125\,
      PCIN(27) => \red6__21_n_126\,
      PCIN(26) => \red6__21_n_127\,
      PCIN(25) => \red6__21_n_128\,
      PCIN(24) => \red6__21_n_129\,
      PCIN(23) => \red6__21_n_130\,
      PCIN(22) => \red6__21_n_131\,
      PCIN(21) => \red6__21_n_132\,
      PCIN(20) => \red6__21_n_133\,
      PCIN(19) => \red6__21_n_134\,
      PCIN(18) => \red6__21_n_135\,
      PCIN(17) => \red6__21_n_136\,
      PCIN(16) => \red6__21_n_137\,
      PCIN(15) => \red6__21_n_138\,
      PCIN(14) => \red6__21_n_139\,
      PCIN(13) => \red6__21_n_140\,
      PCIN(12) => \red6__21_n_141\,
      PCIN(11) => \red6__21_n_142\,
      PCIN(10) => \red6__21_n_143\,
      PCIN(9) => \red6__21_n_144\,
      PCIN(8) => \red6__21_n_145\,
      PCIN(7) => \red6__21_n_146\,
      PCIN(6) => \red6__21_n_147\,
      PCIN(5) => \red6__21_n_148\,
      PCIN(4) => \red6__21_n_149\,
      PCIN(3) => \red6__21_n_150\,
      PCIN(2) => \red6__21_n_151\,
      PCIN(1) => \red6__21_n_152\,
      PCIN(0) => \red6__21_n_153\,
      PCOUT(47 downto 0) => \NLW_red6__22_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red6__22_UNDERFLOW_UNCONNECTED\
    );
\red6__3\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 1) => red7(15 downto 0),
      A(0) => Q(0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_red6__3_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => red70_in(32),
      B(16) => red70_in(32),
      B(15 downto 0) => red70_in(32 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red6__3_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red6__3_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red6__3_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red6__3_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_red6__3_OVERFLOW_UNCONNECTED\,
      P(47) => \red6__3_n_58\,
      P(46) => \red6__3_n_59\,
      P(45) => \red6__3_n_60\,
      P(44) => \red6__3_n_61\,
      P(43) => \red6__3_n_62\,
      P(42) => \red6__3_n_63\,
      P(41) => \red6__3_n_64\,
      P(40) => \red6__3_n_65\,
      P(39) => \red6__3_n_66\,
      P(38) => \red6__3_n_67\,
      P(37) => \red6__3_n_68\,
      P(36) => \red6__3_n_69\,
      P(35) => \red6__3_n_70\,
      P(34) => \red6__3_n_71\,
      P(33) => \red6__3_n_72\,
      P(32) => \red6__3_n_73\,
      P(31) => \red6__3_n_74\,
      P(30) => \red6__3_n_75\,
      P(29) => \red6__3_n_76\,
      P(28) => \red6__3_n_77\,
      P(27) => \red6__3_n_78\,
      P(26) => \red6__3_n_79\,
      P(25) => \red6__3_n_80\,
      P(24) => \red6__3_n_81\,
      P(23) => \red6__3_n_82\,
      P(22) => \red6__3_n_83\,
      P(21) => \red6__3_n_84\,
      P(20) => \red6__3_n_85\,
      P(19) => \red6__3_n_86\,
      P(18) => \red6__3_n_87\,
      P(17) => \red6__3_n_88\,
      P(16) => \red6__3_n_89\,
      P(15) => \red6__3_n_90\,
      P(14) => \red6__3_n_91\,
      P(13) => \red6__3_n_92\,
      P(12) => \red6__3_n_93\,
      P(11) => \red6__3_n_94\,
      P(10) => \red6__3_n_95\,
      P(9) => \red6__3_n_96\,
      P(8) => \red6__3_n_97\,
      P(7) => \red6__3_n_98\,
      P(6) => \red6__3_n_99\,
      P(5) => \red6__3_n_100\,
      P(4) => \red6__3_n_101\,
      P(3) => \red6__3_n_102\,
      P(2) => \red6__3_n_103\,
      P(1) => \red6__3_n_104\,
      P(0) => \red6__3_n_105\,
      PATTERNBDETECT => \NLW_red6__3_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red6__3_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \red6__3_n_106\,
      PCOUT(46) => \red6__3_n_107\,
      PCOUT(45) => \red6__3_n_108\,
      PCOUT(44) => \red6__3_n_109\,
      PCOUT(43) => \red6__3_n_110\,
      PCOUT(42) => \red6__3_n_111\,
      PCOUT(41) => \red6__3_n_112\,
      PCOUT(40) => \red6__3_n_113\,
      PCOUT(39) => \red6__3_n_114\,
      PCOUT(38) => \red6__3_n_115\,
      PCOUT(37) => \red6__3_n_116\,
      PCOUT(36) => \red6__3_n_117\,
      PCOUT(35) => \red6__3_n_118\,
      PCOUT(34) => \red6__3_n_119\,
      PCOUT(33) => \red6__3_n_120\,
      PCOUT(32) => \red6__3_n_121\,
      PCOUT(31) => \red6__3_n_122\,
      PCOUT(30) => \red6__3_n_123\,
      PCOUT(29) => \red6__3_n_124\,
      PCOUT(28) => \red6__3_n_125\,
      PCOUT(27) => \red6__3_n_126\,
      PCOUT(26) => \red6__3_n_127\,
      PCOUT(25) => \red6__3_n_128\,
      PCOUT(24) => \red6__3_n_129\,
      PCOUT(23) => \red6__3_n_130\,
      PCOUT(22) => \red6__3_n_131\,
      PCOUT(21) => \red6__3_n_132\,
      PCOUT(20) => \red6__3_n_133\,
      PCOUT(19) => \red6__3_n_134\,
      PCOUT(18) => \red6__3_n_135\,
      PCOUT(17) => \red6__3_n_136\,
      PCOUT(16) => \red6__3_n_137\,
      PCOUT(15) => \red6__3_n_138\,
      PCOUT(14) => \red6__3_n_139\,
      PCOUT(13) => \red6__3_n_140\,
      PCOUT(12) => \red6__3_n_141\,
      PCOUT(11) => \red6__3_n_142\,
      PCOUT(10) => \red6__3_n_143\,
      PCOUT(9) => \red6__3_n_144\,
      PCOUT(8) => \red6__3_n_145\,
      PCOUT(7) => \red6__3_n_146\,
      PCOUT(6) => \red6__3_n_147\,
      PCOUT(5) => \red6__3_n_148\,
      PCOUT(4) => \red6__3_n_149\,
      PCOUT(3) => \red6__3_n_150\,
      PCOUT(2) => \red6__3_n_151\,
      PCOUT(1) => \red6__3_n_152\,
      PCOUT(0) => \red6__3_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red6__3_UNDERFLOW_UNCONNECTED\
    );
\red6__3_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(13),
      O => \red6__15_i_29\(3)
    );
\red6__3_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(12),
      O => \red6__15_i_29\(2)
    );
\red6__3_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(11),
      O => \red6__15_i_29\(1)
    );
\red6__3_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(10),
      O => \red6__15_i_29\(0)
    );
\red6__3_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(9),
      O => \red6__17_i_4\(1)
    );
\red6__3_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(8),
      O => \red6__17_i_4\(0)
    );
\red6__3_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(17),
      O => \red6__15_i_24\(3)
    );
\red6__3_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(16),
      O => \red6__15_i_24\(2)
    );
\red6__3_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(15),
      O => \red6__15_i_24\(1)
    );
\red6__3_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(14),
      O => \red6__15_i_24\(0)
    );
\red6__4\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => red70_in(32),
      A(28) => red70_in(32),
      A(27) => red70_in(32),
      A(26) => red70_in(32),
      A(25) => red70_in(32),
      A(24) => red70_in(32),
      A(23) => red70_in(32),
      A(22) => red70_in(32),
      A(21) => red70_in(32),
      A(20) => red70_in(32),
      A(19) => red70_in(32),
      A(18) => red70_in(32),
      A(17) => red70_in(32),
      A(16) => red70_in(32),
      A(15 downto 0) => red70_in(32 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_red6__4_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => red7(31),
      B(16) => red7(31),
      B(15 downto 0) => red7(31 downto 16),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red6__4_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red6__4_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red6__4_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red6__4_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_red6__4_OVERFLOW_UNCONNECTED\,
      P(47) => \red6__4_n_58\,
      P(46) => \red6__4_n_59\,
      P(45) => \red6__4_n_60\,
      P(44) => \red6__4_n_61\,
      P(43) => \red6__4_n_62\,
      P(42) => \red6__4_n_63\,
      P(41) => \red6__4_n_64\,
      P(40) => \red6__4_n_65\,
      P(39) => \red6__4_n_66\,
      P(38) => \red6__4_n_67\,
      P(37) => \red6__4_n_68\,
      P(36) => \red6__4_n_69\,
      P(35) => \red6__4_n_70\,
      P(34) => \red6__4_n_71\,
      P(33) => \red6__4_n_72\,
      P(32) => \red6__4_n_73\,
      P(31) => \red6__4_n_74\,
      P(30) => \red6__4_n_75\,
      P(29) => \red6__4_n_76\,
      P(28) => \red6__4_n_77\,
      P(27) => \red6__4_n_78\,
      P(26) => \red6__4_n_79\,
      P(25) => \red6__4_n_80\,
      P(24) => \red6__4_n_81\,
      P(23) => \red6__4_n_82\,
      P(22) => \red6__4_n_83\,
      P(21) => \red6__4_n_84\,
      P(20) => \red6__4_n_85\,
      P(19) => \red6__4_n_86\,
      P(18) => \red6__4_n_87\,
      P(17) => \red6__4_n_88\,
      P(16) => \red6__4_n_89\,
      P(15) => \red6__4_n_90\,
      P(14) => \red6__4_n_91\,
      P(13) => \red6__4_n_92\,
      P(12) => \red6__4_n_93\,
      P(11) => \red6__4_n_94\,
      P(10) => \red6__4_n_95\,
      P(9) => \red6__4_n_96\,
      P(8) => \red6__4_n_97\,
      P(7) => \red6__4_n_98\,
      P(6) => \red6__4_n_99\,
      P(5) => \red6__4_n_100\,
      P(4) => \red6__4_n_101\,
      P(3) => \red6__4_n_102\,
      P(2) => \red6__4_n_103\,
      P(1) => \red6__4_n_104\,
      P(0) => \red6__4_n_105\,
      PATTERNBDETECT => \NLW_red6__4_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red6__4_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \red6__3_n_106\,
      PCIN(46) => \red6__3_n_107\,
      PCIN(45) => \red6__3_n_108\,
      PCIN(44) => \red6__3_n_109\,
      PCIN(43) => \red6__3_n_110\,
      PCIN(42) => \red6__3_n_111\,
      PCIN(41) => \red6__3_n_112\,
      PCIN(40) => \red6__3_n_113\,
      PCIN(39) => \red6__3_n_114\,
      PCIN(38) => \red6__3_n_115\,
      PCIN(37) => \red6__3_n_116\,
      PCIN(36) => \red6__3_n_117\,
      PCIN(35) => \red6__3_n_118\,
      PCIN(34) => \red6__3_n_119\,
      PCIN(33) => \red6__3_n_120\,
      PCIN(32) => \red6__3_n_121\,
      PCIN(31) => \red6__3_n_122\,
      PCIN(30) => \red6__3_n_123\,
      PCIN(29) => \red6__3_n_124\,
      PCIN(28) => \red6__3_n_125\,
      PCIN(27) => \red6__3_n_126\,
      PCIN(26) => \red6__3_n_127\,
      PCIN(25) => \red6__3_n_128\,
      PCIN(24) => \red6__3_n_129\,
      PCIN(23) => \red6__3_n_130\,
      PCIN(22) => \red6__3_n_131\,
      PCIN(21) => \red6__3_n_132\,
      PCIN(20) => \red6__3_n_133\,
      PCIN(19) => \red6__3_n_134\,
      PCIN(18) => \red6__3_n_135\,
      PCIN(17) => \red6__3_n_136\,
      PCIN(16) => \red6__3_n_137\,
      PCIN(15) => \red6__3_n_138\,
      PCIN(14) => \red6__3_n_139\,
      PCIN(13) => \red6__3_n_140\,
      PCIN(12) => \red6__3_n_141\,
      PCIN(11) => \red6__3_n_142\,
      PCIN(10) => \red6__3_n_143\,
      PCIN(9) => \red6__3_n_144\,
      PCIN(8) => \red6__3_n_145\,
      PCIN(7) => \red6__3_n_146\,
      PCIN(6) => \red6__3_n_147\,
      PCIN(5) => \red6__3_n_148\,
      PCIN(4) => \red6__3_n_149\,
      PCIN(3) => \red6__3_n_150\,
      PCIN(2) => \red6__3_n_151\,
      PCIN(1) => \red6__3_n_152\,
      PCIN(0) => \red6__3_n_153\,
      PCOUT(47 downto 0) => \NLW_red6__4_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red6__4_UNDERFLOW_UNCONNECTED\
    );
\red6__4_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(24),
      O => \red6__15_i_14\(2)
    );
\red6__4_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(23),
      O => \red6__15_i_14\(1)
    );
\red6__4_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(22),
      O => \red6__15_i_14\(0)
    );
\red6__4_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(21),
      O => \red6__15_i_19\(3)
    );
\red6__4_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(20),
      O => \red6__15_i_19\(2)
    );
\red6__4_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(19),
      O => \red6__15_i_19\(1)
    );
\red6__4_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(18),
      O => \red6__15_i_19\(0)
    );
\red6__4_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(29),
      O => S(3)
    );
\red6__4_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(28),
      O => S(2)
    );
\red6__4_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(27),
      O => S(1)
    );
\red6__4_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(26),
      O => S(0)
    );
\red6__4_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(25),
      O => \red6__15_i_14\(3)
    );
\red6__5\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 2) => red70_in(16 downto 2),
      A(1 downto 0) => B"00",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_red6__5_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 1) => red7(15 downto 0),
      B(0) => Q(0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red6__5_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red6__5_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red6__5_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red6__5_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_red6__5_OVERFLOW_UNCONNECTED\,
      P(47) => \red6__5_n_58\,
      P(46) => \red6__5_n_59\,
      P(45) => \red6__5_n_60\,
      P(44) => \red6__5_n_61\,
      P(43) => \red6__5_n_62\,
      P(42) => \red6__5_n_63\,
      P(41) => \red6__5_n_64\,
      P(40) => \red6__5_n_65\,
      P(39) => \red6__5_n_66\,
      P(38) => \red6__5_n_67\,
      P(37) => \red6__5_n_68\,
      P(36) => \red6__5_n_69\,
      P(35) => \red6__5_n_70\,
      P(34) => \red6__5_n_71\,
      P(33) => \red6__5_n_72\,
      P(32) => \red6__5_n_73\,
      P(31) => \red6__5_n_74\,
      P(30) => \red6__5_n_75\,
      P(29) => \red6__5_n_76\,
      P(28) => \red6__5_n_77\,
      P(27) => \red6__5_n_78\,
      P(26) => \red6__5_n_79\,
      P(25) => \red6__5_n_80\,
      P(24) => \red6__5_n_81\,
      P(23) => \red6__5_n_82\,
      P(22) => \red6__5_n_83\,
      P(21) => \red6__5_n_84\,
      P(20) => \red6__5_n_85\,
      P(19) => \red6__5_n_86\,
      P(18) => \red6__5_n_87\,
      P(17) => \red6__5_n_88\,
      P(16) => \red6__5_n_89\,
      P(15) => \red6__5_n_90\,
      P(14) => \red6__5_n_91\,
      P(13) => \red6__5_n_92\,
      P(12) => \red6__5_n_93\,
      P(11) => \red6__5_n_94\,
      P(10) => \red6__5_n_95\,
      P(9) => \red6__5_n_96\,
      P(8) => \red6__5_n_97\,
      P(7) => \red6__5_n_98\,
      P(6) => \red6__5_n_99\,
      P(5) => \red6__5_n_100\,
      P(4) => \red6__5_n_101\,
      P(3) => \red6__5_n_102\,
      P(2) => \red6__5_n_103\,
      P(1) => \red6__5_n_104\,
      P(0) => \red6__5_n_105\,
      PATTERNBDETECT => \NLW_red6__5_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red6__5_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \red6__5_n_106\,
      PCOUT(46) => \red6__5_n_107\,
      PCOUT(45) => \red6__5_n_108\,
      PCOUT(44) => \red6__5_n_109\,
      PCOUT(43) => \red6__5_n_110\,
      PCOUT(42) => \red6__5_n_111\,
      PCOUT(41) => \red6__5_n_112\,
      PCOUT(40) => \red6__5_n_113\,
      PCOUT(39) => \red6__5_n_114\,
      PCOUT(38) => \red6__5_n_115\,
      PCOUT(37) => \red6__5_n_116\,
      PCOUT(36) => \red6__5_n_117\,
      PCOUT(35) => \red6__5_n_118\,
      PCOUT(34) => \red6__5_n_119\,
      PCOUT(33) => \red6__5_n_120\,
      PCOUT(32) => \red6__5_n_121\,
      PCOUT(31) => \red6__5_n_122\,
      PCOUT(30) => \red6__5_n_123\,
      PCOUT(29) => \red6__5_n_124\,
      PCOUT(28) => \red6__5_n_125\,
      PCOUT(27) => \red6__5_n_126\,
      PCOUT(26) => \red6__5_n_127\,
      PCOUT(25) => \red6__5_n_128\,
      PCOUT(24) => \red6__5_n_129\,
      PCOUT(23) => \red6__5_n_130\,
      PCOUT(22) => \red6__5_n_131\,
      PCOUT(21) => \red6__5_n_132\,
      PCOUT(20) => \red6__5_n_133\,
      PCOUT(19) => \red6__5_n_134\,
      PCOUT(18) => \red6__5_n_135\,
      PCOUT(17) => \red6__5_n_136\,
      PCOUT(16) => \red6__5_n_137\,
      PCOUT(15) => \red6__5_n_138\,
      PCOUT(14) => \red6__5_n_139\,
      PCOUT(13) => \red6__5_n_140\,
      PCOUT(12) => \red6__5_n_141\,
      PCOUT(11) => \red6__5_n_142\,
      PCOUT(10) => \red6__5_n_143\,
      PCOUT(9) => \red6__5_n_144\,
      PCOUT(8) => \red6__5_n_145\,
      PCOUT(7) => \red6__5_n_146\,
      PCOUT(6) => \red6__5_n_147\,
      PCOUT(5) => \red6__5_n_148\,
      PCOUT(4) => \red6__5_n_149\,
      PCOUT(3) => \red6__5_n_150\,
      PCOUT(2) => \red6__5_n_151\,
      PCOUT(1) => \red6__5_n_152\,
      PCOUT(0) => \red6__5_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red6__5_UNDERFLOW_UNCONNECTED\
    );
\red6__6\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 2) => red70_in(16 downto 2),
      A(1 downto 0) => B"00",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_red6__6_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => red7(31),
      B(16) => red7(31),
      B(15 downto 0) => red7(31 downto 16),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red6__6_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red6__6_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red6__6_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red6__6_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_red6__6_OVERFLOW_UNCONNECTED\,
      P(47) => \red6__6_n_58\,
      P(46) => \red6__6_n_59\,
      P(45) => \red6__6_n_60\,
      P(44) => \red6__6_n_61\,
      P(43) => \red6__6_n_62\,
      P(42) => \red6__6_n_63\,
      P(41) => \red6__6_n_64\,
      P(40) => \red6__6_n_65\,
      P(39) => \red6__6_n_66\,
      P(38) => \red6__6_n_67\,
      P(37) => \red6__6_n_68\,
      P(36) => \red6__6_n_69\,
      P(35) => \red6__6_n_70\,
      P(34) => \red6__6_n_71\,
      P(33) => \red6__6_n_72\,
      P(32) => \red6__6_n_73\,
      P(31) => \red6__6_n_74\,
      P(30) => \red6__6_n_75\,
      P(29) => \red6__6_n_76\,
      P(28) => \red6__6_n_77\,
      P(27) => \red6__6_n_78\,
      P(26) => \red6__6_n_79\,
      P(25) => \red6__6_n_80\,
      P(24) => \red6__6_n_81\,
      P(23) => \red6__6_n_82\,
      P(22) => \red6__6_n_83\,
      P(21) => \red6__6_n_84\,
      P(20) => \red6__6_n_85\,
      P(19) => \red6__6_n_86\,
      P(18) => \red6__6_n_87\,
      P(17) => \red6__6_n_88\,
      P(16) => \red6__6_n_89\,
      P(15) => \red6__6_n_90\,
      P(14) => \red6__6_n_91\,
      P(13) => \red6__6_n_92\,
      P(12) => \red6__6_n_93\,
      P(11) => \red6__6_n_94\,
      P(10) => \red6__6_n_95\,
      P(9) => \red6__6_n_96\,
      P(8) => \red6__6_n_97\,
      P(7) => \red6__6_n_98\,
      P(6) => \red6__6_n_99\,
      P(5) => \red6__6_n_100\,
      P(4) => \red6__6_n_101\,
      P(3) => \red6__6_n_102\,
      P(2) => \red6__6_n_103\,
      P(1) => \red6__6_n_104\,
      P(0) => \red6__6_n_105\,
      PATTERNBDETECT => \NLW_red6__6_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red6__6_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \red6__5_n_106\,
      PCIN(46) => \red6__5_n_107\,
      PCIN(45) => \red6__5_n_108\,
      PCIN(44) => \red6__5_n_109\,
      PCIN(43) => \red6__5_n_110\,
      PCIN(42) => \red6__5_n_111\,
      PCIN(41) => \red6__5_n_112\,
      PCIN(40) => \red6__5_n_113\,
      PCIN(39) => \red6__5_n_114\,
      PCIN(38) => \red6__5_n_115\,
      PCIN(37) => \red6__5_n_116\,
      PCIN(36) => \red6__5_n_117\,
      PCIN(35) => \red6__5_n_118\,
      PCIN(34) => \red6__5_n_119\,
      PCIN(33) => \red6__5_n_120\,
      PCIN(32) => \red6__5_n_121\,
      PCIN(31) => \red6__5_n_122\,
      PCIN(30) => \red6__5_n_123\,
      PCIN(29) => \red6__5_n_124\,
      PCIN(28) => \red6__5_n_125\,
      PCIN(27) => \red6__5_n_126\,
      PCIN(26) => \red6__5_n_127\,
      PCIN(25) => \red6__5_n_128\,
      PCIN(24) => \red6__5_n_129\,
      PCIN(23) => \red6__5_n_130\,
      PCIN(22) => \red6__5_n_131\,
      PCIN(21) => \red6__5_n_132\,
      PCIN(20) => \red6__5_n_133\,
      PCIN(19) => \red6__5_n_134\,
      PCIN(18) => \red6__5_n_135\,
      PCIN(17) => \red6__5_n_136\,
      PCIN(16) => \red6__5_n_137\,
      PCIN(15) => \red6__5_n_138\,
      PCIN(14) => \red6__5_n_139\,
      PCIN(13) => \red6__5_n_140\,
      PCIN(12) => \red6__5_n_141\,
      PCIN(11) => \red6__5_n_142\,
      PCIN(10) => \red6__5_n_143\,
      PCIN(9) => \red6__5_n_144\,
      PCIN(8) => \red6__5_n_145\,
      PCIN(7) => \red6__5_n_146\,
      PCIN(6) => \red6__5_n_147\,
      PCIN(5) => \red6__5_n_148\,
      PCIN(4) => \red6__5_n_149\,
      PCIN(3) => \red6__5_n_150\,
      PCIN(2) => \red6__5_n_151\,
      PCIN(1) => \red6__5_n_152\,
      PCIN(0) => \red6__5_n_153\,
      PCOUT(47 downto 0) => \NLW_red6__6_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red6__6_UNDERFLOW_UNCONNECTED\
    );
\red6__7\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => O(2),
      A(15) => O(2),
      A(14) => O(2),
      A(13) => O(2),
      A(12) => O(2),
      A(11) => O(2),
      A(10 downto 8) => O(2 downto 0),
      A(7 downto 1) => \red6__7_0\(6 downto 0),
      A(0) => B(0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_red6__7_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => cos_table_inst_n_87,
      B(16) => cos_table_inst_n_87,
      B(15) => cos_table_inst_n_87,
      B(14) => cos_table_inst_n_88,
      B(13) => cos_table_inst_n_89,
      B(12) => cos_table_inst_n_90,
      B(11) => cos_table_inst_n_91,
      B(10) => cos_table_inst_n_92,
      B(9) => cos_table_inst_n_93,
      B(8) => cos_table_inst_n_94,
      B(7) => cos_table_inst_n_95,
      B(6) => cos_table_inst_n_96,
      B(5) => cos_table_inst_n_97,
      B(4) => cos_table_inst_n_98,
      B(3) => cos_table_inst_n_99,
      B(2) => cos_table_inst_n_100,
      B(1) => cos_table_inst_n_101,
      B(0) => cos_table_inst_n_102,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red6__7_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red6__7_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red6__7_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red6__7_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_red6__7_OVERFLOW_UNCONNECTED\,
      P(47) => \red6__7_n_58\,
      P(46) => \red6__7_n_59\,
      P(45) => \red6__7_n_60\,
      P(44) => \red6__7_n_61\,
      P(43) => \red6__7_n_62\,
      P(42) => \red6__7_n_63\,
      P(41) => \red6__7_n_64\,
      P(40) => \red6__7_n_65\,
      P(39) => \red6__7_n_66\,
      P(38) => \red6__7_n_67\,
      P(37) => \red6__7_n_68\,
      P(36) => \red6__7_n_69\,
      P(35) => \red6__7_n_70\,
      P(34) => \red6__7_n_71\,
      P(33) => \red6__7_n_72\,
      P(32) => \red6__7_n_73\,
      P(31) => \red6__7_n_74\,
      P(30) => \red6__7_n_75\,
      P(29) => \red6__7_n_76\,
      P(28) => \red6__7_n_77\,
      P(27) => \red6__7_n_78\,
      P(26) => \red6__7_n_79\,
      P(25) => \red6__7_n_80\,
      P(24) => \red6__7_n_81\,
      P(23) => \red6__7_n_82\,
      P(22) => \red6__7_n_83\,
      P(21) => \red6__7_n_84\,
      P(20) => \red6__7_n_85\,
      P(19) => \red6__7_n_86\,
      P(18) => \red6__7_n_87\,
      P(17) => \red6__7_n_88\,
      P(16) => \red6__7_n_89\,
      P(15) => \red6__7_n_90\,
      P(14) => \red6__7_n_91\,
      P(13) => \red6__7_n_92\,
      P(12) => \red6__7_n_93\,
      P(11) => \red6__7_n_94\,
      P(10) => \red6__7_n_95\,
      P(9) => \red6__7_n_96\,
      P(8) => \red6__7_n_97\,
      P(7) => \red6__7_n_98\,
      P(6) => \red6__7_n_99\,
      P(5) => \red6__7_n_100\,
      P(4) => \red6__7_n_101\,
      P(3) => \red6__7_n_102\,
      P(2) => \red6__7_n_103\,
      P(1) => \red6__7_n_104\,
      P(0) => \red6__7_n_105\,
      PATTERNBDETECT => \NLW_red6__7_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red6__7_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \red6__7_n_106\,
      PCOUT(46) => \red6__7_n_107\,
      PCOUT(45) => \red6__7_n_108\,
      PCOUT(44) => \red6__7_n_109\,
      PCOUT(43) => \red6__7_n_110\,
      PCOUT(42) => \red6__7_n_111\,
      PCOUT(41) => \red6__7_n_112\,
      PCOUT(40) => \red6__7_n_113\,
      PCOUT(39) => \red6__7_n_114\,
      PCOUT(38) => \red6__7_n_115\,
      PCOUT(37) => \red6__7_n_116\,
      PCOUT(36) => \red6__7_n_117\,
      PCOUT(35) => \red6__7_n_118\,
      PCOUT(34) => \red6__7_n_119\,
      PCOUT(33) => \red6__7_n_120\,
      PCOUT(32) => \red6__7_n_121\,
      PCOUT(31) => \red6__7_n_122\,
      PCOUT(30) => \red6__7_n_123\,
      PCOUT(29) => \red6__7_n_124\,
      PCOUT(28) => \red6__7_n_125\,
      PCOUT(27) => \red6__7_n_126\,
      PCOUT(26) => \red6__7_n_127\,
      PCOUT(25) => \red6__7_n_128\,
      PCOUT(24) => \red6__7_n_129\,
      PCOUT(23) => \red6__7_n_130\,
      PCOUT(22) => \red6__7_n_131\,
      PCOUT(21) => \red6__7_n_132\,
      PCOUT(20) => \red6__7_n_133\,
      PCOUT(19) => \red6__7_n_134\,
      PCOUT(18) => \red6__7_n_135\,
      PCOUT(17) => \red6__7_n_136\,
      PCOUT(16) => \red6__7_n_137\,
      PCOUT(15) => \red6__7_n_138\,
      PCOUT(14) => \red6__7_n_139\,
      PCOUT(13) => \red6__7_n_140\,
      PCOUT(12) => \red6__7_n_141\,
      PCOUT(11) => \red6__7_n_142\,
      PCOUT(10) => \red6__7_n_143\,
      PCOUT(9) => \red6__7_n_144\,
      PCOUT(8) => \red6__7_n_145\,
      PCOUT(7) => \red6__7_n_146\,
      PCOUT(6) => \red6__7_n_147\,
      PCOUT(5) => \red6__7_n_148\,
      PCOUT(4) => \red6__7_n_149\,
      PCOUT(3) => \red6__7_n_150\,
      PCOUT(2) => \red6__7_n_151\,
      PCOUT(1) => \red6__7_n_152\,
      PCOUT(0) => \red6__7_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red6__7_UNDERFLOW_UNCONNECTED\
    );
\red6__7_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(29),
      O => \red6__7_i_11_n_0\
    );
\red6__7_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(28),
      O => \red6__7_i_12_n_0\
    );
\red6__7_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(27),
      O => \red6__7_i_14_n_0\
    );
\red6__7_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(26),
      O => \red6__7_i_15_n_0\
    );
\red6__7_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(25),
      O => \red6__7_i_16_n_0\
    );
\red6__7_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(24),
      O => \red6__7_i_17_n_0\
    );
\red6__7_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(23),
      O => \red6__7_i_19_n_0\
    );
\red6__7_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(22),
      O => \red6__7_i_20_n_0\
    );
\red6__7_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(21),
      O => \red6__7_i_21_n_0\
    );
\red6__7_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(20),
      O => \red6__7_i_22_n_0\
    );
\red6__7_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(19),
      O => \red6__7_i_24_n_0\
    );
\red6__7_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(18),
      O => \red6__7_i_25_n_0\
    );
\red6__7_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(17),
      O => \red6__7_i_26_n_0\
    );
\red6__7_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(16),
      O => \red6__7_i_27_n_0\
    );
\red6__7_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(15),
      O => \red6__7_i_29_n_0\
    );
\red6__7_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(14),
      O => \red6__7_i_30_n_0\
    );
\red6__7_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(13),
      O => \red6__7_i_31_n_0\
    );
\red6__7_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(12),
      O => \red6__7_i_32_n_0\
    );
\red6__7_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0040"
    )
        port map (
      I0 => yaw_reg(6),
      I1 => yaw_reg(5),
      I2 => sine_table_inst_n_29,
      I3 => yaw_reg(7),
      I4 => \red6__7_1\(0),
      O => \yaw_reg[6]_2\(0)
    );
\red6__7_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(29),
      O => \red6__7_i_9_n_0\
    );
\red6__8\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => cos_table_inst_n_87,
      A(28) => cos_table_inst_n_87,
      A(27) => cos_table_inst_n_87,
      A(26) => cos_table_inst_n_87,
      A(25) => cos_table_inst_n_87,
      A(24) => cos_table_inst_n_87,
      A(23) => cos_table_inst_n_87,
      A(22) => cos_table_inst_n_87,
      A(21) => cos_table_inst_n_87,
      A(20) => cos_table_inst_n_87,
      A(19) => cos_table_inst_n_87,
      A(18) => cos_table_inst_n_87,
      A(17) => cos_table_inst_n_87,
      A(16) => cos_table_inst_n_87,
      A(15) => cos_table_inst_n_87,
      A(14) => cos_table_inst_n_88,
      A(13) => cos_table_inst_n_89,
      A(12) => cos_table_inst_n_90,
      A(11) => cos_table_inst_n_91,
      A(10) => cos_table_inst_n_92,
      A(9) => cos_table_inst_n_93,
      A(8) => cos_table_inst_n_94,
      A(7) => cos_table_inst_n_95,
      A(6) => cos_table_inst_n_96,
      A(5) => cos_table_inst_n_97,
      A(4) => cos_table_inst_n_98,
      A(3) => cos_table_inst_n_99,
      A(2) => cos_table_inst_n_100,
      A(1) => cos_table_inst_n_101,
      A(0) => cos_table_inst_n_102,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_red6__8_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => O(2),
      B(16) => O(2),
      B(15) => O(2),
      B(14) => O(2),
      B(13) => O(2),
      B(12) => O(2),
      B(11) => O(2),
      B(10) => O(2),
      B(9) => O(2),
      B(8) => O(2),
      B(7) => O(2),
      B(6) => O(2),
      B(5) => O(2),
      B(4) => O(2),
      B(3) => O(2),
      B(2) => O(2),
      B(1) => O(2),
      B(0) => O(2),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red6__8_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red6__8_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red6__8_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red6__8_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_red6__8_OVERFLOW_UNCONNECTED\,
      P(47) => \red6__8_n_58\,
      P(46) => \red6__8_n_59\,
      P(45) => \red6__8_n_60\,
      P(44) => \red6__8_n_61\,
      P(43) => \red6__8_n_62\,
      P(42) => \red6__8_n_63\,
      P(41) => \red6__8_n_64\,
      P(40) => \red6__8_n_65\,
      P(39) => \red6__8_n_66\,
      P(38) => \red6__8_n_67\,
      P(37) => \red6__8_n_68\,
      P(36) => \red6__8_n_69\,
      P(35) => \red6__8_n_70\,
      P(34) => \red6__8_n_71\,
      P(33) => \red6__8_n_72\,
      P(32) => \red6__8_n_73\,
      P(31) => \red6__8_n_74\,
      P(30) => \red6__8_n_75\,
      P(29) => \red6__8_n_76\,
      P(28) => \red6__8_n_77\,
      P(27) => \red6__8_n_78\,
      P(26) => \red6__8_n_79\,
      P(25) => \red6__8_n_80\,
      P(24) => \red6__8_n_81\,
      P(23) => \red6__8_n_82\,
      P(22) => \red6__8_n_83\,
      P(21) => \red6__8_n_84\,
      P(20) => \red6__8_n_85\,
      P(19) => \red6__8_n_86\,
      P(18) => \red6__8_n_87\,
      P(17) => \red6__8_n_88\,
      P(16) => \red6__8_n_89\,
      P(15) => \red6__8_n_90\,
      P(14) => \red6__8_n_91\,
      P(13) => \red6__8_n_92\,
      P(12) => \red6__8_n_93\,
      P(11) => \red6__8_n_94\,
      P(10) => \red6__8_n_95\,
      P(9) => \red6__8_n_96\,
      P(8) => \red6__8_n_97\,
      P(7) => \red6__8_n_98\,
      P(6) => \red6__8_n_99\,
      P(5) => \red6__8_n_100\,
      P(4) => \red6__8_n_101\,
      P(3) => \red6__8_n_102\,
      P(2) => \red6__8_n_103\,
      P(1) => \red6__8_n_104\,
      P(0) => \red6__8_n_105\,
      PATTERNBDETECT => \NLW_red6__8_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red6__8_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \red6__7_n_106\,
      PCIN(46) => \red6__7_n_107\,
      PCIN(45) => \red6__7_n_108\,
      PCIN(44) => \red6__7_n_109\,
      PCIN(43) => \red6__7_n_110\,
      PCIN(42) => \red6__7_n_111\,
      PCIN(41) => \red6__7_n_112\,
      PCIN(40) => \red6__7_n_113\,
      PCIN(39) => \red6__7_n_114\,
      PCIN(38) => \red6__7_n_115\,
      PCIN(37) => \red6__7_n_116\,
      PCIN(36) => \red6__7_n_117\,
      PCIN(35) => \red6__7_n_118\,
      PCIN(34) => \red6__7_n_119\,
      PCIN(33) => \red6__7_n_120\,
      PCIN(32) => \red6__7_n_121\,
      PCIN(31) => \red6__7_n_122\,
      PCIN(30) => \red6__7_n_123\,
      PCIN(29) => \red6__7_n_124\,
      PCIN(28) => \red6__7_n_125\,
      PCIN(27) => \red6__7_n_126\,
      PCIN(26) => \red6__7_n_127\,
      PCIN(25) => \red6__7_n_128\,
      PCIN(24) => \red6__7_n_129\,
      PCIN(23) => \red6__7_n_130\,
      PCIN(22) => \red6__7_n_131\,
      PCIN(21) => \red6__7_n_132\,
      PCIN(20) => \red6__7_n_133\,
      PCIN(19) => \red6__7_n_134\,
      PCIN(18) => \red6__7_n_135\,
      PCIN(17) => \red6__7_n_136\,
      PCIN(16) => \red6__7_n_137\,
      PCIN(15) => \red6__7_n_138\,
      PCIN(14) => \red6__7_n_139\,
      PCIN(13) => \red6__7_n_140\,
      PCIN(12) => \red6__7_n_141\,
      PCIN(11) => \red6__7_n_142\,
      PCIN(10) => \red6__7_n_143\,
      PCIN(9) => \red6__7_n_144\,
      PCIN(8) => \red6__7_n_145\,
      PCIN(7) => \red6__7_n_146\,
      PCIN(6) => \red6__7_n_147\,
      PCIN(5) => \red6__7_n_148\,
      PCIN(4) => \red6__7_n_149\,
      PCIN(3) => \red6__7_n_150\,
      PCIN(2) => \red6__7_n_151\,
      PCIN(1) => \red6__7_n_152\,
      PCIN(0) => \red6__7_n_153\,
      PCOUT(47 downto 0) => \NLW_red6__8_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red6__8_UNDERFLOW_UNCONNECTED\
    );
\red6__9\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => cos_table_inst_n_72,
      A(15) => cos_table_inst_n_73,
      A(14) => cos_table_inst_n_74,
      A(13) => cos_table_inst_n_75,
      A(12) => cos_table_inst_n_76,
      A(11) => cos_table_inst_n_77,
      A(10) => cos_table_inst_n_78,
      A(9) => cos_table_inst_n_79,
      A(8) => cos_table_inst_n_80,
      A(7) => cos_table_inst_n_81,
      A(6) => cos_table_inst_n_82,
      A(5) => cos_table_inst_n_83,
      A(4) => cos_table_inst_n_84,
      A(3) => cos_table_inst_n_85,
      A(2) => cos_table_inst_n_86,
      A(1 downto 0) => B"00",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => \red6__9_n_24\,
      ACOUT(28) => \red6__9_n_25\,
      ACOUT(27) => \red6__9_n_26\,
      ACOUT(26) => \red6__9_n_27\,
      ACOUT(25) => \red6__9_n_28\,
      ACOUT(24) => \red6__9_n_29\,
      ACOUT(23) => \red6__9_n_30\,
      ACOUT(22) => \red6__9_n_31\,
      ACOUT(21) => \red6__9_n_32\,
      ACOUT(20) => \red6__9_n_33\,
      ACOUT(19) => \red6__9_n_34\,
      ACOUT(18) => \red6__9_n_35\,
      ACOUT(17) => \red6__9_n_36\,
      ACOUT(16) => \red6__9_n_37\,
      ACOUT(15) => \red6__9_n_38\,
      ACOUT(14) => \red6__9_n_39\,
      ACOUT(13) => \red6__9_n_40\,
      ACOUT(12) => \red6__9_n_41\,
      ACOUT(11) => \red6__9_n_42\,
      ACOUT(10) => \red6__9_n_43\,
      ACOUT(9) => \red6__9_n_44\,
      ACOUT(8) => \red6__9_n_45\,
      ACOUT(7) => \red6__9_n_46\,
      ACOUT(6) => \red6__9_n_47\,
      ACOUT(5) => \red6__9_n_48\,
      ACOUT(4) => \red6__9_n_49\,
      ACOUT(3) => \red6__9_n_50\,
      ACOUT(2) => \red6__9_n_51\,
      ACOUT(1) => \red6__9_n_52\,
      ACOUT(0) => \red6__9_n_53\,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => O(2),
      B(15) => O(2),
      B(14) => O(2),
      B(13) => O(2),
      B(12) => O(2),
      B(11) => O(2),
      B(10 downto 8) => O(2 downto 0),
      B(7 downto 1) => \red6__7_0\(6 downto 0),
      B(0) => B(0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red6__9_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red6__9_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red6__9_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red6__9_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_red6__9_OVERFLOW_UNCONNECTED\,
      P(47) => \red6__9_n_58\,
      P(46) => \red6__9_n_59\,
      P(45) => \red6__9_n_60\,
      P(44) => \red6__9_n_61\,
      P(43) => \red6__9_n_62\,
      P(42) => \red6__9_n_63\,
      P(41) => \red6__9_n_64\,
      P(40) => \red6__9_n_65\,
      P(39) => \red6__9_n_66\,
      P(38) => \red6__9_n_67\,
      P(37) => \red6__9_n_68\,
      P(36) => \red6__9_n_69\,
      P(35) => \red6__9_n_70\,
      P(34) => \red6__9_n_71\,
      P(33) => \red6__9_n_72\,
      P(32) => \red6__9_n_73\,
      P(31) => \red6__9_n_74\,
      P(30) => \red6__9_n_75\,
      P(29) => \red6__9_n_76\,
      P(28) => \red6__9_n_77\,
      P(27) => \red6__9_n_78\,
      P(26) => \red6__9_n_79\,
      P(25) => \red6__9_n_80\,
      P(24) => \red6__9_n_81\,
      P(23) => \red6__9_n_82\,
      P(22) => \red6__9_n_83\,
      P(21) => \red6__9_n_84\,
      P(20) => \red6__9_n_85\,
      P(19) => \red6__9_n_86\,
      P(18) => \red6__9_n_87\,
      P(17) => \red6__9_n_88\,
      P(16) => \red6__9_n_89\,
      P(15) => \red6__9_n_90\,
      P(14) => \red6__9_n_91\,
      P(13) => \red6__9_n_92\,
      P(12) => \red6__9_n_93\,
      P(11) => \red6__9_n_94\,
      P(10) => \red6__9_n_95\,
      P(9) => \red6__9_n_96\,
      P(8) => \red6__9_n_97\,
      P(7) => \red6__9_n_98\,
      P(6) => \red6__9_n_99\,
      P(5) => \red6__9_n_100\,
      P(4) => \red6__9_n_101\,
      P(3) => \red6__9_n_102\,
      P(2) => \red6__9_n_103\,
      P(1) => \red6__9_n_104\,
      P(0) => \red6__9_n_105\,
      PATTERNBDETECT => \NLW_red6__9_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red6__9_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \red6__9_n_106\,
      PCOUT(46) => \red6__9_n_107\,
      PCOUT(45) => \red6__9_n_108\,
      PCOUT(44) => \red6__9_n_109\,
      PCOUT(43) => \red6__9_n_110\,
      PCOUT(42) => \red6__9_n_111\,
      PCOUT(41) => \red6__9_n_112\,
      PCOUT(40) => \red6__9_n_113\,
      PCOUT(39) => \red6__9_n_114\,
      PCOUT(38) => \red6__9_n_115\,
      PCOUT(37) => \red6__9_n_116\,
      PCOUT(36) => \red6__9_n_117\,
      PCOUT(35) => \red6__9_n_118\,
      PCOUT(34) => \red6__9_n_119\,
      PCOUT(33) => \red6__9_n_120\,
      PCOUT(32) => \red6__9_n_121\,
      PCOUT(31) => \red6__9_n_122\,
      PCOUT(30) => \red6__9_n_123\,
      PCOUT(29) => \red6__9_n_124\,
      PCOUT(28) => \red6__9_n_125\,
      PCOUT(27) => \red6__9_n_126\,
      PCOUT(26) => \red6__9_n_127\,
      PCOUT(25) => \red6__9_n_128\,
      PCOUT(24) => \red6__9_n_129\,
      PCOUT(23) => \red6__9_n_130\,
      PCOUT(22) => \red6__9_n_131\,
      PCOUT(21) => \red6__9_n_132\,
      PCOUT(20) => \red6__9_n_133\,
      PCOUT(19) => \red6__9_n_134\,
      PCOUT(18) => \red6__9_n_135\,
      PCOUT(17) => \red6__9_n_136\,
      PCOUT(16) => \red6__9_n_137\,
      PCOUT(15) => \red6__9_n_138\,
      PCOUT(14) => \red6__9_n_139\,
      PCOUT(13) => \red6__9_n_140\,
      PCOUT(12) => \red6__9_n_141\,
      PCOUT(11) => \red6__9_n_142\,
      PCOUT(10) => \red6__9_n_143\,
      PCOUT(9) => \red6__9_n_144\,
      PCOUT(8) => \red6__9_n_145\,
      PCOUT(7) => \red6__9_n_146\,
      PCOUT(6) => \red6__9_n_147\,
      PCOUT(5) => \red6__9_n_148\,
      PCOUT(4) => \red6__9_n_149\,
      PCOUT(3) => \red6__9_n_150\,
      PCOUT(2) => \red6__9_n_151\,
      PCOUT(1) => \red6__9_n_152\,
      PCOUT(0) => \red6__9_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red6__9_UNDERFLOW_UNCONNECTED\
    );
\red6__9_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_4_in(7),
      I1 => \^yaw_reg[6]_0\(0),
      O => \red6__9_i_10_n_0\
    );
\red6__9_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_4_in(6),
      I1 => \^yaw_reg[6]_1\(1),
      O => \red6__9_i_11_n_0\
    );
\red6__9_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_4_in(5),
      I1 => \^yaw_reg[6]_1\(0),
      O => \red6__9_i_12_n_0\
    );
\red6__9_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0040"
    )
        port map (
      I0 => yaw_reg(6),
      I1 => yaw_reg(5),
      I2 => sine_table_inst_n_29,
      I3 => yaw_reg(7),
      I4 => p_4_in(4),
      O => \red6__9_i_13_n_0\
    );
\red6__9_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_4_in(2),
      I1 => \^co\(0),
      O => \red6__9_i_16_n_0\
    );
\red6__9_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_4_in(1),
      I1 => \^yaw_reg[7]_1\(1),
      O => \red6__9_i_17_n_0\
    );
\red6__9_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_4_in(0),
      I1 => \^yaw_reg[7]_1\(0),
      O => \red6__9_i_18_n_0\
    );
\red6__9_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(11),
      O => \red6__9_i_5_n_0\
    );
\red6__9_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(10),
      O => \red6__9_i_6_n_0\
    );
\red6__9_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sine_table_inst_n_29,
      I1 => yaw_reg(6),
      I2 => yaw_reg(5),
      O => \red6__9_i_69_n_0\
    );
\red6__9_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(9),
      O => \red6__9_i_7_n_0\
    );
\red6__9_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in(8),
      O => \red6__9_i_8_n_0\
    );
\red6__9_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \red6__9_i_69_n_0\,
      I1 => p_0_out_0(2),
      O => \red6__9_i_89_n_0\
    );
\red6__9_i_93\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A26A5D55"
    )
        port map (
      I0 => p_0_out_0(2),
      I1 => sine_table_inst_n_29,
      I2 => yaw_reg(5),
      I3 => yaw_reg(6),
      I4 => p_0_out_1(2),
      O => \red6__9_i_93_n_0\
    );
red6_i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(29),
      O => red6_i_11_n_0
    );
red6_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(28),
      O => red6_i_12_n_0
    );
red6_i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(27),
      O => red6_i_13_n_0
    );
red6_i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(26),
      O => red6_i_14_n_0
    );
red6_i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(25),
      O => red6_i_15_n_0
    );
red6_i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(24),
      O => red6_i_16_n_0
    );
red6_i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(23),
      O => red6_i_17_n_0
    );
red6_i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(22),
      O => red6_i_18_n_0
    );
red6_i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(21),
      O => red6_i_19_n_0
    );
red6_i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(20),
      O => red6_i_20_n_0
    );
red6_i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(19),
      O => red6_i_21_n_0
    );
red6_i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(18),
      O => red6_i_22_n_0
    );
red6_i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(17),
      O => red6_i_23_n_0
    );
red6_i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(16),
      O => red6_i_24_n_0
    );
red6_i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(15),
      O => red6_i_25_n_0
    );
red6_i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(14),
      O => red6_i_26_n_0
    );
red6_i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(13),
      O => red6_i_27_n_0
    );
red6_i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(12),
      O => red6_i_28_n_0
    );
red6_i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(17),
      O => \red6__15_i_24_0\(3)
    );
red6_i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(16),
      O => \red6__15_i_24_0\(2)
    );
red6_i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(15),
      O => \red6__15_i_24_0\(1)
    );
red6_i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(14),
      O => \red6__15_i_24_0\(0)
    );
red6_i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(13),
      O => \red6__15_i_29_0\(3)
    );
red6_i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(12),
      O => \red6__15_i_29_0\(2)
    );
red6_i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(11),
      O => \red6__15_i_29_0\(1)
    );
red6_i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(10),
      O => \red6__15_i_29_0\(0)
    );
red6_i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(9),
      O => \red6__17_i_4_0\(1)
    );
red6_i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in(8),
      O => \red6__17_i_4_0\(0)
    );
screen_restart_delayed_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => screen_restart_delayed_reg_0,
      Q => \^screen_restart_delayed\,
      R => '0'
    );
sine_table_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sine_table_0
     port map (
      CO(0) => cos_table_inst_n_1,
      DI(0) => \red6__9_i_89_n_0\,
      O(0) => cos_table_inst_n_0,
      Q(7 downto 0) => yaw_reg(7 downto 0),
      S(0) => sin_yaw(0),
      cos_yaw(11 downto 0) => cos_yaw(13 downto 2),
      \data0_carry__2_i_1__0_0\(0) => sine_table_inst_n_0,
      \red6__13_i_14\(0) => cos_table_inst_n_149,
      \red6__13_i_14_0\(2) => cos_table_inst_n_164,
      \red6__13_i_14_0\(1) => cos_table_inst_n_165,
      \red6__13_i_14_0\(0) => cos_table_inst_n_166,
      \red6__13_i_27_0\(3) => cos_table_inst_n_160,
      \red6__13_i_27_0\(2) => cos_table_inst_n_161,
      \red6__13_i_27_0\(1) => cos_table_inst_n_162,
      \red6__13_i_27_0\(0) => cos_table_inst_n_163,
      \red6__13_i_46_0\(3) => cos_table_inst_n_156,
      \red6__13_i_46_0\(2) => cos_table_inst_n_157,
      \red6__13_i_46_0\(1) => cos_table_inst_n_158,
      \red6__13_i_46_0\(0) => cos_table_inst_n_159,
      \red6__13_i_64_0\(0) => p_0_out(0),
      \red6__13_i_64_1\(1) => cos_table_inst_n_155,
      \red6__13_i_64_1\(0) => \red6__13_i_100_n_0\,
      \red6__17_i_78_0\(0) => sine_table_inst_n_17,
      \red6__9_i_27_0\(0) => \red6__9_i_27\(0),
      \red6__9_i_27_1\ => cos_table_inst_n_37,
      \red6__9_i_27_2\ => \red6__9_i_69_n_0\,
      \red6__9_i_27_3\(0) => \^yaw_reg[7]_2\(0),
      \red6__9_i_46_0\(10 downto 0) => p_0_out_0(13 downto 3),
      \red6__9_i_60_0\(0) => \red6__9_i_93_n_0\,
      \red6__9_i_73_0\(0) => p_0_out_1(3),
      \red6__9_i_73_1\ => \red6__17_i_79_n_0\,
      \red6__9_i_73_2\ => \red6__17_i_80_n_0\,
      sel(4 downto 0) => sel_2(5 downto 1),
      \vertex1_2D[0]4\(14 downto 1) => \vertex1_2D[0]4\(15 downto 2),
      \vertex1_2D[0]4\(0) => \vertex1_2D[0]4\(0),
      \yaw_reg[0]\ => sine_table_inst_n_29,
      \yaw_reg[7]\(0) => \^yaw_reg[7]_0\(0),
      \yaw_reg[7]_0\(1 downto 0) => \yaw_reg[7]_3\(1 downto 0),
      \yaw_reg[7]_1\(0) => sine_table_inst_n_21,
      \yaw_reg[7]_10\ => sine_table_inst_n_37,
      \yaw_reg[7]_11\ => sine_table_inst_n_38,
      \yaw_reg[7]_12\ => sine_table_inst_n_39,
      \yaw_reg[7]_13\ => sine_table_inst_n_40,
      \yaw_reg[7]_14\ => sine_table_inst_n_41,
      \yaw_reg[7]_2\(1 downto 0) => \yaw_reg[7]_4\(1 downto 0),
      \yaw_reg[7]_3\ => sine_table_inst_n_30,
      \yaw_reg[7]_4\ => sine_table_inst_n_31,
      \yaw_reg[7]_5\ => sine_table_inst_n_32,
      \yaw_reg[7]_6\ => sine_table_inst_n_33,
      \yaw_reg[7]_7\ => sine_table_inst_n_34,
      \yaw_reg[7]_8\ => sine_table_inst_n_35,
      \yaw_reg[7]_9\ => sine_table_inst_n_36
    );
vga_to_hdmi_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_42_n_0,
      CO(3 downto 2) => NLW_vga_to_hdmi_i_10_CO_UNCONNECTED(3 downto 2),
      CO(1) => green31_in,
      CO(0) => vga_to_hdmi_i_10_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_vga_to_hdmi_i_10_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \srl[39].srl16_i_0\(1 downto 0)
    );
vga_to_hdmi_i_103: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_203_n_0,
      CO(3) => vga_to_hdmi_i_103_n_0,
      CO(2) => vga_to_hdmi_i_103_n_1,
      CO(1) => vga_to_hdmi_i_103_n_2,
      CO(0) => vga_to_hdmi_i_103_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_vga_to_hdmi_i_103_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => vga_to_hdmi_i_48_0(3 downto 0)
    );
vga_to_hdmi_i_108: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_109_n_0,
      CO(3 downto 2) => NLW_vga_to_hdmi_i_108_CO_UNCONNECTED(3 downto 2),
      CO(1) => vga_to_hdmi_i_108_n_2,
      CO(0) => vga_to_hdmi_i_108_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => vga_to_hdmi_i_210_n_0,
      DI(0) => vga_to_hdmi_i_211_n_0,
      O(3) => NLW_vga_to_hdmi_i_108_O_UNCONNECTED(3),
      O(2 downto 0) => \^green3__9\(30 downto 28),
      S(3) => '0',
      S(2) => vga_to_hdmi_i_212_n_0,
      S(1) => vga_to_hdmi_i_213_n_0,
      S(0) => vga_to_hdmi_i_214_n_0
    );
vga_to_hdmi_i_109: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_192_n_0,
      CO(3) => vga_to_hdmi_i_109_n_0,
      CO(2) => vga_to_hdmi_i_109_n_1,
      CO(1) => vga_to_hdmi_i_109_n_2,
      CO(0) => vga_to_hdmi_i_109_n_3,
      CYINIT => '0',
      DI(3) => vga_to_hdmi_i_215_n_0,
      DI(2) => vga_to_hdmi_i_216_n_0,
      DI(1) => vga_to_hdmi_i_217_n_0,
      DI(0) => vga_to_hdmi_i_218_n_0,
      O(3 downto 0) => \^green3__9\(27 downto 24),
      S(3) => vga_to_hdmi_i_219_n_0,
      S(2) => vga_to_hdmi_i_220_n_0,
      S(1) => vga_to_hdmi_i_221_n_0,
      S(0) => vga_to_hdmi_i_222_n_0
    );
vga_to_hdmi_i_11: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_45_n_0,
      CO(3 downto 2) => NLW_vga_to_hdmi_i_11_CO_UNCONNECTED(3 downto 2),
      CO(1) => \green3__15\,
      CO(0) => vga_to_hdmi_i_11_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_vga_to_hdmi_i_11_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \srl[39].srl16_i\(1 downto 0)
    );
vga_to_hdmi_i_110: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_223_n_0,
      CO(3) => vga_to_hdmi_i_110_n_0,
      CO(2) => vga_to_hdmi_i_110_n_1,
      CO(1) => vga_to_hdmi_i_110_n_2,
      CO(0) => vga_to_hdmi_i_110_n_3,
      CYINIT => '0',
      DI(3 downto 1) => vga_to_hdmi_i_51_0(2 downto 0),
      DI(0) => vga_to_hdmi_i_227_n_0,
      O(3 downto 0) => NLW_vga_to_hdmi_i_110_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => vga_to_hdmi_i_51_1(2 downto 0),
      S(0) => vga_to_hdmi_i_231_n_0
    );
vga_to_hdmi_i_119: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_120_n_0,
      CO(3) => vga_to_hdmi_i_119_n_0,
      CO(2) => vga_to_hdmi_i_119_n_1,
      CO(1) => vga_to_hdmi_i_119_n_2,
      CO(0) => vga_to_hdmi_i_119_n_3,
      CYINIT => '0',
      DI(3) => vga_to_hdmi_i_234_n_0,
      DI(2) => \red4__8_n_88\,
      DI(1) => \red4__8_n_89\,
      DI(0) => \red4__8_n_90\,
      O(3 downto 0) => \^red4__19\(19 downto 16),
      S(3) => vga_to_hdmi_i_235_n_0,
      S(2) => vga_to_hdmi_i_236_n_0,
      S(1) => vga_to_hdmi_i_237_n_0,
      S(0) => vga_to_hdmi_i_238_n_0
    );
vga_to_hdmi_i_12: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_48_n_0,
      CO(3 downto 2) => NLW_vga_to_hdmi_i_12_CO_UNCONNECTED(3 downto 2),
      CO(1) => green2,
      CO(0) => vga_to_hdmi_i_12_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_vga_to_hdmi_i_12_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \srl[39].srl16_i_1\(1 downto 0)
    );
vga_to_hdmi_i_120: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_232_n_0,
      CO(3) => vga_to_hdmi_i_120_n_0,
      CO(2) => vga_to_hdmi_i_120_n_1,
      CO(1) => vga_to_hdmi_i_120_n_2,
      CO(0) => vga_to_hdmi_i_120_n_3,
      CYINIT => '0',
      DI(3) => \red4__8_n_91\,
      DI(2) => \red4__8_n_92\,
      DI(1) => \red4__8_n_93\,
      DI(0) => \red4__8_n_94\,
      O(3 downto 0) => \^red4__19\(15 downto 12),
      S(3) => vga_to_hdmi_i_239_n_0,
      S(2) => vga_to_hdmi_i_240_n_0,
      S(1) => vga_to_hdmi_i_241_n_0,
      S(0) => vga_to_hdmi_i_242_n_0
    );
vga_to_hdmi_i_121: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \red4__0_n_95\,
      I1 => \p_2_in__0\(61),
      I2 => \red4__8_n_78\,
      O => vga_to_hdmi_i_121_n_0
    );
vga_to_hdmi_i_122: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \red4__0_n_96\,
      I1 => \p_2_in__0\(60),
      I2 => \red4__8_n_79\,
      O => vga_to_hdmi_i_122_n_0
    );
vga_to_hdmi_i_123: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \red4__8_n_77\,
      I1 => \p_2_in__0\(62),
      I2 => \red4__0_n_94\,
      I3 => \p_2_in__0\(63),
      I4 => \red4__0_n_93\,
      I5 => \red4__8_n_76\,
      O => vga_to_hdmi_i_123_n_0
    );
vga_to_hdmi_i_124: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \red4__8_n_78\,
      I1 => \p_2_in__0\(61),
      I2 => \red4__0_n_95\,
      I3 => \p_2_in__0\(62),
      I4 => \red4__0_n_94\,
      I5 => \red4__8_n_77\,
      O => vga_to_hdmi_i_124_n_0
    );
vga_to_hdmi_i_125: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \red4__8_n_79\,
      I1 => \p_2_in__0\(60),
      I2 => \red4__0_n_96\,
      I3 => \p_2_in__0\(61),
      I4 => \red4__0_n_95\,
      I5 => \red4__8_n_78\,
      O => vga_to_hdmi_i_125_n_0
    );
vga_to_hdmi_i_126: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \red4__0_n_97\,
      I1 => \p_2_in__0\(59),
      I2 => \red4__8_n_80\,
      O => vga_to_hdmi_i_126_n_0
    );
vga_to_hdmi_i_127: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \red4__0_n_98\,
      I1 => \p_2_in__0\(58),
      I2 => \red4__8_n_81\,
      O => vga_to_hdmi_i_127_n_0
    );
vga_to_hdmi_i_128: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \red4__0_n_99\,
      I1 => \p_2_in__0\(57),
      I2 => \red4__8_n_82\,
      O => vga_to_hdmi_i_128_n_0
    );
vga_to_hdmi_i_129: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \red4__0_n_100\,
      I1 => \p_2_in__0\(56),
      I2 => \red4__8_n_83\,
      O => vga_to_hdmi_i_129_n_0
    );
vga_to_hdmi_i_130: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \red4__8_n_80\,
      I1 => \p_2_in__0\(59),
      I2 => \red4__0_n_97\,
      I3 => \p_2_in__0\(60),
      I4 => \red4__0_n_96\,
      I5 => \red4__8_n_79\,
      O => vga_to_hdmi_i_130_n_0
    );
vga_to_hdmi_i_131: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \red4__8_n_81\,
      I1 => \p_2_in__0\(58),
      I2 => \red4__0_n_98\,
      I3 => \p_2_in__0\(59),
      I4 => \red4__0_n_97\,
      I5 => \red4__8_n_80\,
      O => vga_to_hdmi_i_131_n_0
    );
vga_to_hdmi_i_132: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \red4__8_n_82\,
      I1 => \p_2_in__0\(57),
      I2 => \red4__0_n_99\,
      I3 => \p_2_in__0\(58),
      I4 => \red4__0_n_98\,
      I5 => \red4__8_n_81\,
      O => vga_to_hdmi_i_132_n_0
    );
vga_to_hdmi_i_133: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \red4__8_n_83\,
      I1 => \p_2_in__0\(56),
      I2 => \red4__0_n_100\,
      I3 => \p_2_in__0\(57),
      I4 => \red4__0_n_99\,
      I5 => \red4__8_n_82\,
      O => vga_to_hdmi_i_133_n_0
    );
vga_to_hdmi_i_134: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \red4__0_n_101\,
      I1 => \p_2_in__0\(55),
      I2 => \red4__8_n_84\,
      O => vga_to_hdmi_i_134_n_0
    );
vga_to_hdmi_i_135: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \red4__0_n_102\,
      I1 => \p_2_in__0\(54),
      I2 => \red4__8_n_85\,
      O => vga_to_hdmi_i_135_n_0
    );
vga_to_hdmi_i_136: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \red4__0_n_103\,
      I1 => \p_2_in__0\(53),
      I2 => \red4__8_n_86\,
      O => vga_to_hdmi_i_136_n_0
    );
vga_to_hdmi_i_137: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \red4__0_n_104\,
      I1 => \p_2_in__0\(52),
      I2 => \red4__8_n_87\,
      O => vga_to_hdmi_i_137_n_0
    );
vga_to_hdmi_i_138: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \red4__8_n_84\,
      I1 => \p_2_in__0\(55),
      I2 => \red4__0_n_101\,
      I3 => \p_2_in__0\(56),
      I4 => \red4__0_n_100\,
      I5 => \red4__8_n_83\,
      O => vga_to_hdmi_i_138_n_0
    );
vga_to_hdmi_i_139: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \red4__8_n_85\,
      I1 => \p_2_in__0\(54),
      I2 => \red4__0_n_102\,
      I3 => \p_2_in__0\(55),
      I4 => \red4__0_n_101\,
      I5 => \red4__8_n_84\,
      O => vga_to_hdmi_i_139_n_0
    );
vga_to_hdmi_i_14: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_51_n_0,
      CO(3) => vga_to_hdmi_i_14_n_0,
      CO(2) => vga_to_hdmi_i_14_n_1,
      CO(1) => vga_to_hdmi_i_14_n_2,
      CO(0) => vga_to_hdmi_i_14_n_3,
      CYINIT => '0',
      DI(3 downto 0) => vga_to_hdmi_i_6_0(3 downto 0),
      O(3 downto 0) => NLW_vga_to_hdmi_i_14_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => vga_to_hdmi_i_6_1(3 downto 0)
    );
vga_to_hdmi_i_140: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \red4__8_n_86\,
      I1 => \p_2_in__0\(53),
      I2 => \red4__0_n_103\,
      I3 => \p_2_in__0\(54),
      I4 => \red4__0_n_102\,
      I5 => \red4__8_n_85\,
      O => vga_to_hdmi_i_140_n_0
    );
vga_to_hdmi_i_141: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \red4__8_n_87\,
      I1 => \p_2_in__0\(52),
      I2 => \red4__0_n_104\,
      I3 => \p_2_in__0\(53),
      I4 => \red4__0_n_103\,
      I5 => \red4__8_n_86\,
      O => vga_to_hdmi_i_141_n_0
    );
vga_to_hdmi_i_142: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_243_n_0,
      CO(3) => vga_to_hdmi_i_142_n_0,
      CO(2) => vga_to_hdmi_i_142_n_1,
      CO(1) => vga_to_hdmi_i_142_n_2,
      CO(0) => vga_to_hdmi_i_142_n_3,
      CYINIT => '0',
      DI(3 downto 1) => vga_to_hdmi_i_63_0(2 downto 0),
      DI(0) => vga_to_hdmi_i_247_n_0,
      O(3 downto 0) => NLW_vga_to_hdmi_i_142_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => vga_to_hdmi_i_63_1(2 downto 0),
      S(0) => vga_to_hdmi_i_251_n_0
    );
vga_to_hdmi_i_151: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_152_n_0,
      CO(3) => vga_to_hdmi_i_151_n_0,
      CO(2) => vga_to_hdmi_i_151_n_1,
      CO(1) => vga_to_hdmi_i_151_n_2,
      CO(0) => vga_to_hdmi_i_151_n_3,
      CYINIT => '0',
      DI(3) => vga_to_hdmi_i_254_n_0,
      DI(2) => \red4__18_n_88\,
      DI(1) => \red4__18_n_89\,
      DI(0) => \red4__18_n_90\,
      O(3 downto 0) => \red4__18_4\(3 downto 0),
      S(3) => vga_to_hdmi_i_255_n_0,
      S(2) => vga_to_hdmi_i_256_n_0,
      S(1) => vga_to_hdmi_i_257_n_0,
      S(0) => vga_to_hdmi_i_258_n_0
    );
vga_to_hdmi_i_152: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_252_n_0,
      CO(3) => vga_to_hdmi_i_152_n_0,
      CO(2) => vga_to_hdmi_i_152_n_1,
      CO(1) => vga_to_hdmi_i_152_n_2,
      CO(0) => vga_to_hdmi_i_152_n_3,
      CYINIT => '0',
      DI(3) => \red4__18_n_91\,
      DI(2) => \red4__18_n_92\,
      DI(1) => \red4__18_n_93\,
      DI(0) => \red4__18_n_94\,
      O(3 downto 0) => \red4__18_3\(3 downto 0),
      S(3) => vga_to_hdmi_i_259_n_0,
      S(2) => vga_to_hdmi_i_260_n_0,
      S(1) => vga_to_hdmi_i_261_n_0,
      S(0) => vga_to_hdmi_i_262_n_0
    );
vga_to_hdmi_i_153: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \red4__10_n_95\,
      I1 => \red4__14_n_95\,
      I2 => \red4__18_n_78\,
      O => vga_to_hdmi_i_153_n_0
    );
vga_to_hdmi_i_154: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \red4__10_n_96\,
      I1 => \red4__14_n_96\,
      I2 => \red4__18_n_79\,
      O => vga_to_hdmi_i_154_n_0
    );
vga_to_hdmi_i_155: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \red4__18_n_77\,
      I1 => \red4__14_n_94\,
      I2 => \red4__10_n_94\,
      I3 => \red4__14_n_93\,
      I4 => \red4__10_n_93\,
      I5 => \red4__18_n_76\,
      O => vga_to_hdmi_i_155_n_0
    );
vga_to_hdmi_i_156: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \red4__18_n_78\,
      I1 => \red4__14_n_95\,
      I2 => \red4__10_n_95\,
      I3 => \red4__14_n_94\,
      I4 => \red4__10_n_94\,
      I5 => \red4__18_n_77\,
      O => vga_to_hdmi_i_156_n_0
    );
vga_to_hdmi_i_157: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \red4__18_n_79\,
      I1 => \red4__14_n_96\,
      I2 => \red4__10_n_96\,
      I3 => \red4__14_n_95\,
      I4 => \red4__10_n_95\,
      I5 => \red4__18_n_78\,
      O => vga_to_hdmi_i_157_n_0
    );
vga_to_hdmi_i_158: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \red4__10_n_97\,
      I1 => \red4__14_n_97\,
      I2 => \red4__18_n_80\,
      O => vga_to_hdmi_i_158_n_0
    );
vga_to_hdmi_i_159: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \red4__10_n_98\,
      I1 => \red4__14_n_98\,
      I2 => \red4__18_n_81\,
      O => vga_to_hdmi_i_159_n_0
    );
vga_to_hdmi_i_160: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \red4__10_n_99\,
      I1 => \red4__14_n_99\,
      I2 => \red4__18_n_82\,
      O => vga_to_hdmi_i_160_n_0
    );
vga_to_hdmi_i_161: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \red4__10_n_100\,
      I1 => \red4__14_n_100\,
      I2 => \red4__18_n_83\,
      O => vga_to_hdmi_i_161_n_0
    );
vga_to_hdmi_i_162: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \red4__18_n_80\,
      I1 => \red4__14_n_97\,
      I2 => \red4__10_n_97\,
      I3 => \red4__14_n_96\,
      I4 => \red4__10_n_96\,
      I5 => \red4__18_n_79\,
      O => vga_to_hdmi_i_162_n_0
    );
vga_to_hdmi_i_163: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \red4__18_n_81\,
      I1 => \red4__14_n_98\,
      I2 => \red4__10_n_98\,
      I3 => \red4__14_n_97\,
      I4 => \red4__10_n_97\,
      I5 => \red4__18_n_80\,
      O => vga_to_hdmi_i_163_n_0
    );
vga_to_hdmi_i_164: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \red4__18_n_82\,
      I1 => \red4__14_n_99\,
      I2 => \red4__10_n_99\,
      I3 => \red4__14_n_98\,
      I4 => \red4__10_n_98\,
      I5 => \red4__18_n_81\,
      O => vga_to_hdmi_i_164_n_0
    );
vga_to_hdmi_i_165: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \red4__18_n_83\,
      I1 => \red4__14_n_100\,
      I2 => \red4__10_n_100\,
      I3 => \red4__14_n_99\,
      I4 => \red4__10_n_99\,
      I5 => \red4__18_n_82\,
      O => vga_to_hdmi_i_165_n_0
    );
vga_to_hdmi_i_166: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \red4__10_n_101\,
      I1 => \red4__14_n_101\,
      I2 => \red4__18_n_84\,
      O => vga_to_hdmi_i_166_n_0
    );
vga_to_hdmi_i_167: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \red4__10_n_102\,
      I1 => \red4__14_n_102\,
      I2 => \red4__18_n_85\,
      O => vga_to_hdmi_i_167_n_0
    );
vga_to_hdmi_i_168: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \red4__10_n_103\,
      I1 => \red4__14_n_103\,
      I2 => \red4__18_n_86\,
      O => vga_to_hdmi_i_168_n_0
    );
vga_to_hdmi_i_169: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \red4__10_n_104\,
      I1 => \red4__14_n_104\,
      I2 => \red4__18_n_87\,
      O => vga_to_hdmi_i_169_n_0
    );
vga_to_hdmi_i_170: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \red4__18_n_84\,
      I1 => \red4__14_n_101\,
      I2 => \red4__10_n_101\,
      I3 => \red4__14_n_100\,
      I4 => \red4__10_n_100\,
      I5 => \red4__18_n_83\,
      O => vga_to_hdmi_i_170_n_0
    );
vga_to_hdmi_i_171: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \red4__18_n_85\,
      I1 => \red4__14_n_102\,
      I2 => \red4__10_n_102\,
      I3 => \red4__14_n_101\,
      I4 => \red4__10_n_101\,
      I5 => \red4__18_n_84\,
      O => vga_to_hdmi_i_171_n_0
    );
vga_to_hdmi_i_172: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \red4__18_n_86\,
      I1 => \red4__14_n_103\,
      I2 => \red4__10_n_103\,
      I3 => \red4__14_n_102\,
      I4 => \red4__10_n_102\,
      I5 => \red4__18_n_85\,
      O => vga_to_hdmi_i_172_n_0
    );
vga_to_hdmi_i_173: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \red4__18_n_87\,
      I1 => \red4__14_n_104\,
      I2 => \red4__10_n_104\,
      I3 => \red4__14_n_103\,
      I4 => \red4__10_n_103\,
      I5 => \red4__18_n_86\,
      O => vga_to_hdmi_i_173_n_0
    );
vga_to_hdmi_i_183: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_272_n_0,
      CO(3) => vga_to_hdmi_i_183_n_0,
      CO(2) => vga_to_hdmi_i_183_n_1,
      CO(1) => vga_to_hdmi_i_183_n_2,
      CO(0) => vga_to_hdmi_i_183_n_3,
      CYINIT => '0',
      DI(3 downto 0) => vga_to_hdmi_i_84_0(3 downto 0),
      O(3 downto 0) => NLW_vga_to_hdmi_i_183_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => vga_to_hdmi_i_84_1(3 downto 0)
    );
vga_to_hdmi_i_192: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_208_n_0,
      CO(3) => vga_to_hdmi_i_192_n_0,
      CO(2) => vga_to_hdmi_i_192_n_1,
      CO(1) => vga_to_hdmi_i_192_n_2,
      CO(0) => vga_to_hdmi_i_192_n_3,
      CYINIT => '0',
      DI(3) => vga_to_hdmi_i_281_n_0,
      DI(2) => vga_to_hdmi_i_282_n_0,
      DI(1) => vga_to_hdmi_i_283_n_0,
      DI(0) => vga_to_hdmi_i_284_n_0,
      O(3 downto 0) => \^green3__9\(23 downto 20),
      S(3) => vga_to_hdmi_i_285_n_0,
      S(2) => vga_to_hdmi_i_286_n_0,
      S(1) => vga_to_hdmi_i_287_n_0,
      S(0) => vga_to_hdmi_i_288_n_0
    );
vga_to_hdmi_i_193: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_289_n_0,
      CO(3) => vga_to_hdmi_i_193_n_0,
      CO(2) => vga_to_hdmi_i_193_n_1,
      CO(1) => vga_to_hdmi_i_193_n_2,
      CO(0) => vga_to_hdmi_i_193_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_vga_to_hdmi_i_193_O_UNCONNECTED(3 downto 0),
      S(3) => vga_to_hdmi_i_93_0(0),
      S(2) => vga_to_hdmi_i_291_n_0,
      S(1) => vga_to_hdmi_i_292_n_0,
      S(0) => vga_to_hdmi_i_293_n_0
    );
vga_to_hdmi_i_198: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_295_n_0,
      CO(3) => vga_to_hdmi_i_198_n_0,
      CO(2) => vga_to_hdmi_i_198_n_1,
      CO(1) => vga_to_hdmi_i_198_n_2,
      CO(0) => vga_to_hdmi_i_198_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_vga_to_hdmi_i_198_O_UNCONNECTED(3 downto 0),
      S(3) => vga_to_hdmi_i_98_0(0),
      S(2) => vga_to_hdmi_i_297_n_0,
      S(1) => vga_to_hdmi_i_298_n_0,
      S(0) => vga_to_hdmi_i_299_n_0
    );
vga_to_hdmi_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => red3,
      I1 => red30_in,
      I2 => \srl[39].srl16_i_2\(0),
      O => red(0)
    );
vga_to_hdmi_i_203: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_301_n_0,
      CO(3) => vga_to_hdmi_i_203_n_0,
      CO(2) => vga_to_hdmi_i_203_n_1,
      CO(1) => vga_to_hdmi_i_203_n_2,
      CO(0) => vga_to_hdmi_i_203_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_vga_to_hdmi_i_203_O_UNCONNECTED(3 downto 0),
      S(3) => vga_to_hdmi_i_103_0(0),
      S(2) => vga_to_hdmi_i_303_n_0,
      S(1) => vga_to_hdmi_i_304_n_0,
      S(0) => vga_to_hdmi_i_305_n_0
    );
vga_to_hdmi_i_208: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_209_n_0,
      CO(3) => vga_to_hdmi_i_208_n_0,
      CO(2) => vga_to_hdmi_i_208_n_1,
      CO(1) => vga_to_hdmi_i_208_n_2,
      CO(0) => vga_to_hdmi_i_208_n_3,
      CYINIT => '0',
      DI(3) => vga_to_hdmi_i_309_n_0,
      DI(2) => \green3__8_n_88\,
      DI(1) => \green3__8_n_89\,
      DI(0) => \green3__8_n_90\,
      O(3 downto 0) => \^green3__9\(19 downto 16),
      S(3) => vga_to_hdmi_i_310_n_0,
      S(2) => vga_to_hdmi_i_311_n_0,
      S(1) => vga_to_hdmi_i_312_n_0,
      S(0) => vga_to_hdmi_i_313_n_0
    );
vga_to_hdmi_i_209: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_306_n_0,
      CO(3) => vga_to_hdmi_i_209_n_0,
      CO(2) => vga_to_hdmi_i_209_n_1,
      CO(1) => vga_to_hdmi_i_209_n_2,
      CO(0) => vga_to_hdmi_i_209_n_3,
      CYINIT => '0',
      DI(3) => \green3__8_n_91\,
      DI(2) => \green3__8_n_92\,
      DI(1) => \green3__8_n_93\,
      DI(0) => \green3__8_n_94\,
      O(3 downto 0) => \^green3__9\(15 downto 12),
      S(3) => vga_to_hdmi_i_314_n_0,
      S(2) => vga_to_hdmi_i_315_n_0,
      S(1) => vga_to_hdmi_i_316_n_0,
      S(0) => vga_to_hdmi_i_317_n_0
    );
vga_to_hdmi_i_210: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \green3__0_n_95\,
      I1 => \green3__4_n_95\,
      I2 => \green3__8_n_78\,
      O => vga_to_hdmi_i_210_n_0
    );
vga_to_hdmi_i_211: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \green3__0_n_96\,
      I1 => \green3__4_n_96\,
      I2 => \green3__8_n_79\,
      O => vga_to_hdmi_i_211_n_0
    );
vga_to_hdmi_i_212: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \green3__8_n_77\,
      I1 => \green3__4_n_94\,
      I2 => \green3__0_n_94\,
      I3 => \green3__4_n_93\,
      I4 => \green3__0_n_93\,
      I5 => \green3__8_n_76\,
      O => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_213: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \green3__8_n_78\,
      I1 => \green3__4_n_95\,
      I2 => \green3__0_n_95\,
      I3 => \green3__4_n_94\,
      I4 => \green3__0_n_94\,
      I5 => \green3__8_n_77\,
      O => vga_to_hdmi_i_213_n_0
    );
vga_to_hdmi_i_214: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \green3__8_n_79\,
      I1 => \green3__4_n_96\,
      I2 => \green3__0_n_96\,
      I3 => \green3__4_n_95\,
      I4 => \green3__0_n_95\,
      I5 => \green3__8_n_78\,
      O => vga_to_hdmi_i_214_n_0
    );
vga_to_hdmi_i_215: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \green3__0_n_97\,
      I1 => \green3__4_n_97\,
      I2 => \green3__8_n_80\,
      O => vga_to_hdmi_i_215_n_0
    );
vga_to_hdmi_i_216: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \green3__0_n_98\,
      I1 => \green3__4_n_98\,
      I2 => \green3__8_n_81\,
      O => vga_to_hdmi_i_216_n_0
    );
vga_to_hdmi_i_217: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \green3__0_n_99\,
      I1 => \green3__4_n_99\,
      I2 => \green3__8_n_82\,
      O => vga_to_hdmi_i_217_n_0
    );
vga_to_hdmi_i_218: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \green3__0_n_100\,
      I1 => \green3__4_n_100\,
      I2 => \green3__8_n_83\,
      O => vga_to_hdmi_i_218_n_0
    );
vga_to_hdmi_i_219: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \green3__8_n_80\,
      I1 => \green3__4_n_97\,
      I2 => \green3__0_n_97\,
      I3 => \green3__4_n_96\,
      I4 => \green3__0_n_96\,
      I5 => \green3__8_n_79\,
      O => vga_to_hdmi_i_219_n_0
    );
vga_to_hdmi_i_220: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \green3__8_n_81\,
      I1 => \green3__4_n_98\,
      I2 => \green3__0_n_98\,
      I3 => \green3__4_n_97\,
      I4 => \green3__0_n_97\,
      I5 => \green3__8_n_80\,
      O => vga_to_hdmi_i_220_n_0
    );
vga_to_hdmi_i_221: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \green3__8_n_82\,
      I1 => \green3__4_n_99\,
      I2 => \green3__0_n_99\,
      I3 => \green3__4_n_98\,
      I4 => \green3__0_n_98\,
      I5 => \green3__8_n_81\,
      O => vga_to_hdmi_i_221_n_0
    );
vga_to_hdmi_i_222: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \green3__8_n_83\,
      I1 => \green3__4_n_100\,
      I2 => \green3__0_n_100\,
      I3 => \green3__4_n_99\,
      I4 => \green3__0_n_99\,
      I5 => \green3__8_n_82\,
      O => vga_to_hdmi_i_222_n_0
    );
vga_to_hdmi_i_223: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_318_n_0,
      CO(3) => vga_to_hdmi_i_223_n_0,
      CO(2) => vga_to_hdmi_i_223_n_1,
      CO(1) => vga_to_hdmi_i_223_n_2,
      CO(0) => vga_to_hdmi_i_223_n_3,
      CYINIT => '0',
      DI(3) => vga_to_hdmi_i_319_n_0,
      DI(2) => vga_to_hdmi_i_320_n_0,
      DI(1) => vga_to_hdmi_i_321_n_0,
      DI(0) => vga_to_hdmi_i_322_n_0,
      O(3 downto 0) => NLW_vga_to_hdmi_i_223_O_UNCONNECTED(3 downto 0),
      S(3) => vga_to_hdmi_i_323_n_0,
      S(2) => vga_to_hdmi_i_324_n_0,
      S(1) => vga_to_hdmi_i_325_n_0,
      S(0) => vga_to_hdmi_i_326_n_0
    );
vga_to_hdmi_i_227: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__7_n_90\,
      I1 => \^red4__19\(0),
      O => vga_to_hdmi_i_227_n_0
    );
vga_to_hdmi_i_23: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_63_n_0,
      CO(3) => vga_to_hdmi_i_23_n_0,
      CO(2) => vga_to_hdmi_i_23_n_1,
      CO(1) => vga_to_hdmi_i_23_n_2,
      CO(0) => vga_to_hdmi_i_23_n_3,
      CYINIT => '0',
      DI(3 downto 0) => vga_to_hdmi_i_7_0(3 downto 0),
      O(3 downto 0) => NLW_vga_to_hdmi_i_23_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => vga_to_hdmi_i_7_1(3 downto 0)
    );
vga_to_hdmi_i_231: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__7_n_90\,
      I1 => \^red4__19\(0),
      O => vga_to_hdmi_i_231_n_0
    );
vga_to_hdmi_i_232: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_233_n_0,
      CO(3) => vga_to_hdmi_i_232_n_0,
      CO(2) => vga_to_hdmi_i_232_n_1,
      CO(1) => vga_to_hdmi_i_232_n_2,
      CO(0) => vga_to_hdmi_i_232_n_3,
      CYINIT => '0',
      DI(3) => \red4__8_n_95\,
      DI(2) => \red4__8_n_96\,
      DI(1) => \red4__8_n_97\,
      DI(0) => \red4__8_n_98\,
      O(3 downto 0) => \^red4__19\(11 downto 8),
      S(3) => vga_to_hdmi_i_327_n_0,
      S(2) => vga_to_hdmi_i_328_n_0,
      S(1) => vga_to_hdmi_i_329_n_0,
      S(0) => vga_to_hdmi_i_330_n_0
    );
vga_to_hdmi_i_233: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_300_n_0,
      CO(3) => vga_to_hdmi_i_233_n_0,
      CO(2) => vga_to_hdmi_i_233_n_1,
      CO(1) => vga_to_hdmi_i_233_n_2,
      CO(0) => vga_to_hdmi_i_233_n_3,
      CYINIT => '0',
      DI(3) => \red4__8_n_99\,
      DI(2) => \red4__8_n_100\,
      DI(1) => \red4__8_n_101\,
      DI(0) => \red4__8_n_102\,
      O(3 downto 0) => \^red4__19\(7 downto 4),
      S(3) => vga_to_hdmi_i_331_n_0,
      S(2) => vga_to_hdmi_i_332_n_0,
      S(1) => vga_to_hdmi_i_333_n_0,
      S(0) => vga_to_hdmi_i_334_n_0
    );
vga_to_hdmi_i_234: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \red4__8_n_87\,
      I1 => \red4__0_n_104\,
      I2 => \p_2_in__0\(52),
      O => vga_to_hdmi_i_234_n_0
    );
vga_to_hdmi_i_235: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \p_2_in__0\(52),
      I1 => \red4__0_n_104\,
      I2 => \red4__8_n_87\,
      I3 => \p_2_in__0\(51),
      I4 => \red4__0_n_105\,
      O => vga_to_hdmi_i_235_n_0
    );
vga_to_hdmi_i_236: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \red4__0_n_105\,
      I1 => \p_2_in__0\(51),
      I2 => \red4__8_n_88\,
      O => vga_to_hdmi_i_236_n_0
    );
vga_to_hdmi_i_237: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red4__8_n_89\,
      I1 => \p_2_in__0\(50),
      O => vga_to_hdmi_i_237_n_0
    );
vga_to_hdmi_i_238: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red4__8_n_90\,
      I1 => \p_2_in__0\(49),
      O => vga_to_hdmi_i_238_n_0
    );
vga_to_hdmi_i_239: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red4__8_n_91\,
      I1 => \p_2_in__0\(48),
      O => vga_to_hdmi_i_239_n_0
    );
vga_to_hdmi_i_240: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red4__8_n_92\,
      I1 => \p_2_in__0\(47),
      O => vga_to_hdmi_i_240_n_0
    );
vga_to_hdmi_i_241: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red4__8_n_93\,
      I1 => \p_2_in__0\(46),
      O => vga_to_hdmi_i_241_n_0
    );
vga_to_hdmi_i_242: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red4__8_n_94\,
      I1 => \p_2_in__0\(45),
      O => vga_to_hdmi_i_242_n_0
    );
vga_to_hdmi_i_243: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_335_n_0,
      CO(3) => vga_to_hdmi_i_243_n_0,
      CO(2) => vga_to_hdmi_i_243_n_1,
      CO(1) => vga_to_hdmi_i_243_n_2,
      CO(0) => vga_to_hdmi_i_243_n_3,
      CYINIT => '0',
      DI(3) => vga_to_hdmi_i_336_n_0,
      DI(2) => vga_to_hdmi_i_337_n_0,
      DI(1) => vga_to_hdmi_i_338_n_0,
      DI(0) => vga_to_hdmi_i_339_n_0,
      O(3 downto 0) => NLW_vga_to_hdmi_i_243_O_UNCONNECTED(3 downto 0),
      S(3) => vga_to_hdmi_i_340_n_0,
      S(2) => vga_to_hdmi_i_341_n_0,
      S(1) => vga_to_hdmi_i_342_n_0,
      S(0) => vga_to_hdmi_i_343_n_0
    );
vga_to_hdmi_i_247: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__17_n_90\,
      I1 => \^red4__18_0\(0),
      O => vga_to_hdmi_i_247_n_0
    );
vga_to_hdmi_i_251: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__17_n_90\,
      I1 => \^red4__18_0\(0),
      O => vga_to_hdmi_i_251_n_0
    );
vga_to_hdmi_i_252: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_253_n_0,
      CO(3) => vga_to_hdmi_i_252_n_0,
      CO(2) => vga_to_hdmi_i_252_n_1,
      CO(1) => vga_to_hdmi_i_252_n_2,
      CO(0) => vga_to_hdmi_i_252_n_3,
      CYINIT => '0',
      DI(3) => \red4__18_n_95\,
      DI(2) => \red4__18_n_96\,
      DI(1) => \red4__18_n_97\,
      DI(0) => \red4__18_n_98\,
      O(3 downto 0) => \red4__18_2\(3 downto 0),
      S(3) => vga_to_hdmi_i_344_n_0,
      S(2) => vga_to_hdmi_i_345_n_0,
      S(1) => vga_to_hdmi_i_346_n_0,
      S(0) => vga_to_hdmi_i_347_n_0
    );
vga_to_hdmi_i_253: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_294_n_0,
      CO(3) => vga_to_hdmi_i_253_n_0,
      CO(2) => vga_to_hdmi_i_253_n_1,
      CO(1) => vga_to_hdmi_i_253_n_2,
      CO(0) => vga_to_hdmi_i_253_n_3,
      CYINIT => '0',
      DI(3) => \red4__18_n_99\,
      DI(2) => \red4__18_n_100\,
      DI(1) => \red4__18_n_101\,
      DI(0) => \red4__18_n_102\,
      O(3 downto 0) => \red4__18_1\(3 downto 0),
      S(3) => vga_to_hdmi_i_348_n_0,
      S(2) => vga_to_hdmi_i_349_n_0,
      S(1) => vga_to_hdmi_i_350_n_0,
      S(0) => vga_to_hdmi_i_351_n_0
    );
vga_to_hdmi_i_254: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \red4__18_n_87\,
      I1 => \red4__10_n_104\,
      I2 => \red4__14_n_104\,
      O => vga_to_hdmi_i_254_n_0
    );
vga_to_hdmi_i_255: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \red4__14_n_104\,
      I1 => \red4__10_n_104\,
      I2 => \red4__18_n_87\,
      I3 => \red4__14_n_105\,
      I4 => \red4__10_n_105\,
      O => vga_to_hdmi_i_255_n_0
    );
vga_to_hdmi_i_256: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \red4__10_n_105\,
      I1 => \red4__14_n_105\,
      I2 => \red4__18_n_88\,
      O => vga_to_hdmi_i_256_n_0
    );
vga_to_hdmi_i_257: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red4__18_n_89\,
      I1 => \red4__12_n_89\,
      O => vga_to_hdmi_i_257_n_0
    );
vga_to_hdmi_i_258: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red4__18_n_90\,
      I1 => \red4__12_n_90\,
      O => vga_to_hdmi_i_258_n_0
    );
vga_to_hdmi_i_259: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red4__18_n_91\,
      I1 => \red4__12_n_91\,
      O => vga_to_hdmi_i_259_n_0
    );
vga_to_hdmi_i_260: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red4__18_n_92\,
      I1 => \red4__12_n_92\,
      O => vga_to_hdmi_i_260_n_0
    );
vga_to_hdmi_i_261: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red4__18_n_93\,
      I1 => \red4__12_n_93\,
      O => vga_to_hdmi_i_261_n_0
    );
vga_to_hdmi_i_262: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red4__18_n_94\,
      I1 => \red4__12_n_94\,
      O => vga_to_hdmi_i_262_n_0
    );
vga_to_hdmi_i_272: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_361_n_0,
      CO(3) => vga_to_hdmi_i_272_n_0,
      CO(2) => vga_to_hdmi_i_272_n_1,
      CO(1) => vga_to_hdmi_i_272_n_2,
      CO(0) => vga_to_hdmi_i_272_n_3,
      CYINIT => '0',
      DI(3 downto 1) => vga_to_hdmi_i_183_0(2 downto 0),
      DI(0) => vga_to_hdmi_i_365_n_0,
      O(3 downto 0) => NLW_vga_to_hdmi_i_272_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => vga_to_hdmi_i_183_1(2 downto 0),
      S(0) => vga_to_hdmi_i_369_n_0
    );
vga_to_hdmi_i_281: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \green3__0_n_101\,
      I1 => \green3__4_n_101\,
      I2 => \green3__8_n_84\,
      O => vga_to_hdmi_i_281_n_0
    );
vga_to_hdmi_i_282: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \green3__0_n_102\,
      I1 => \green3__4_n_102\,
      I2 => \green3__8_n_85\,
      O => vga_to_hdmi_i_282_n_0
    );
vga_to_hdmi_i_283: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \green3__0_n_103\,
      I1 => \green3__4_n_103\,
      I2 => \green3__8_n_86\,
      O => vga_to_hdmi_i_283_n_0
    );
vga_to_hdmi_i_284: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \green3__0_n_104\,
      I1 => \green3__4_n_104\,
      I2 => \green3__8_n_87\,
      O => vga_to_hdmi_i_284_n_0
    );
vga_to_hdmi_i_285: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \green3__8_n_84\,
      I1 => \green3__4_n_101\,
      I2 => \green3__0_n_101\,
      I3 => \green3__4_n_100\,
      I4 => \green3__0_n_100\,
      I5 => \green3__8_n_83\,
      O => vga_to_hdmi_i_285_n_0
    );
vga_to_hdmi_i_286: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \green3__8_n_85\,
      I1 => \green3__4_n_102\,
      I2 => \green3__0_n_102\,
      I3 => \green3__4_n_101\,
      I4 => \green3__0_n_101\,
      I5 => \green3__8_n_84\,
      O => vga_to_hdmi_i_286_n_0
    );
vga_to_hdmi_i_287: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \green3__8_n_86\,
      I1 => \green3__4_n_103\,
      I2 => \green3__0_n_103\,
      I3 => \green3__4_n_102\,
      I4 => \green3__0_n_102\,
      I5 => \green3__8_n_85\,
      O => vga_to_hdmi_i_287_n_0
    );
vga_to_hdmi_i_288: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \green3__8_n_87\,
      I1 => \green3__4_n_104\,
      I2 => \green3__0_n_104\,
      I3 => \green3__4_n_103\,
      I4 => \green3__0_n_103\,
      I5 => \green3__8_n_86\,
      O => vga_to_hdmi_i_288_n_0
    );
vga_to_hdmi_i_289: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_370_n_0,
      CO(3) => vga_to_hdmi_i_289_n_0,
      CO(2) => vga_to_hdmi_i_289_n_1,
      CO(1) => vga_to_hdmi_i_289_n_2,
      CO(0) => vga_to_hdmi_i_289_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_vga_to_hdmi_i_289_O_UNCONNECTED(3 downto 0),
      S(3) => vga_to_hdmi_i_371_n_0,
      S(2) => vga_to_hdmi_i_372_n_0,
      S(1) => vga_to_hdmi_i_373_n_0,
      S(0) => vga_to_hdmi_i_374_n_0
    );
vga_to_hdmi_i_291: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \red4__17_n_90\,
      I1 => \red4__17_n_91\,
      I2 => \red4__17_n_92\,
      O => vga_to_hdmi_i_291_n_0
    );
vga_to_hdmi_i_292: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \red4__17_n_93\,
      I1 => \red4__17_n_94\,
      I2 => \red4__17_n_95\,
      O => vga_to_hdmi_i_292_n_0
    );
vga_to_hdmi_i_293: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \red4__17_n_96\,
      I1 => \red4__17_n_97\,
      I2 => \red4__17_n_98\,
      O => vga_to_hdmi_i_293_n_0
    );
vga_to_hdmi_i_294: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => vga_to_hdmi_i_294_n_0,
      CO(2) => vga_to_hdmi_i_294_n_1,
      CO(1) => vga_to_hdmi_i_294_n_2,
      CO(0) => vga_to_hdmi_i_294_n_3,
      CYINIT => '0',
      DI(3) => \red4__18_n_103\,
      DI(2) => \red4__18_n_104\,
      DI(1) => \red4__18_n_105\,
      DI(0) => '0',
      O(3 downto 0) => \^red4__18_0\(3 downto 0),
      S(3) => vga_to_hdmi_i_375_n_0,
      S(2) => vga_to_hdmi_i_376_n_0,
      S(1) => vga_to_hdmi_i_377_n_0,
      S(0) => \red4__17_n_89\
    );
vga_to_hdmi_i_295: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_378_n_0,
      CO(3) => vga_to_hdmi_i_295_n_0,
      CO(2) => vga_to_hdmi_i_295_n_1,
      CO(1) => vga_to_hdmi_i_295_n_2,
      CO(0) => vga_to_hdmi_i_295_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_vga_to_hdmi_i_295_O_UNCONNECTED(3 downto 0),
      S(3) => vga_to_hdmi_i_379_n_0,
      S(2) => vga_to_hdmi_i_380_n_0,
      S(1) => vga_to_hdmi_i_381_n_0,
      S(0) => vga_to_hdmi_i_382_n_0
    );
vga_to_hdmi_i_297: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \red4__7_n_90\,
      I1 => \red4__7_n_91\,
      I2 => \red4__7_n_92\,
      O => vga_to_hdmi_i_297_n_0
    );
vga_to_hdmi_i_298: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \red4__7_n_93\,
      I1 => \red4__7_n_94\,
      I2 => \red4__7_n_95\,
      O => vga_to_hdmi_i_298_n_0
    );
vga_to_hdmi_i_299: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \red4__7_n_96\,
      I1 => \red4__7_n_97\,
      I2 => \red4__7_n_98\,
      O => vga_to_hdmi_i_299_n_0
    );
vga_to_hdmi_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => \srl[39].srl16_i_2\(0),
      I1 => red30_in,
      I2 => red3,
      I3 => vga_to_hdmi_i_9_n_0,
      O => green(0)
    );
vga_to_hdmi_i_300: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => vga_to_hdmi_i_300_n_0,
      CO(2) => vga_to_hdmi_i_300_n_1,
      CO(1) => vga_to_hdmi_i_300_n_2,
      CO(0) => vga_to_hdmi_i_300_n_3,
      CYINIT => '0',
      DI(3) => \red4__8_n_103\,
      DI(2) => \red4__8_n_104\,
      DI(1) => \red4__8_n_105\,
      DI(0) => '0',
      O(3 downto 0) => \^red4__19\(3 downto 0),
      S(3) => vga_to_hdmi_i_383_n_0,
      S(2) => vga_to_hdmi_i_384_n_0,
      S(1) => vga_to_hdmi_i_385_n_0,
      S(0) => \red4__7_n_89\
    );
vga_to_hdmi_i_301: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_386_n_0,
      CO(3) => vga_to_hdmi_i_301_n_0,
      CO(2) => vga_to_hdmi_i_301_n_1,
      CO(1) => vga_to_hdmi_i_301_n_2,
      CO(0) => vga_to_hdmi_i_301_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_vga_to_hdmi_i_301_O_UNCONNECTED(3 downto 0),
      S(3) => vga_to_hdmi_i_387_n_0,
      S(2) => vga_to_hdmi_i_388_n_0,
      S(1) => vga_to_hdmi_i_389_n_0,
      S(0) => vga_to_hdmi_i_390_n_0
    );
vga_to_hdmi_i_303: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \green3__7_n_90\,
      I1 => \green3__7_n_91\,
      I2 => \green3__7_n_92\,
      O => vga_to_hdmi_i_303_n_0
    );
vga_to_hdmi_i_304: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \green3__7_n_93\,
      I1 => \green3__7_n_94\,
      I2 => \green3__7_n_95\,
      O => vga_to_hdmi_i_304_n_0
    );
vga_to_hdmi_i_305: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \green3__7_n_96\,
      I1 => \green3__7_n_97\,
      I2 => \green3__7_n_98\,
      O => vga_to_hdmi_i_305_n_0
    );
vga_to_hdmi_i_306: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_307_n_0,
      CO(3) => vga_to_hdmi_i_306_n_0,
      CO(2) => vga_to_hdmi_i_306_n_1,
      CO(1) => vga_to_hdmi_i_306_n_2,
      CO(0) => vga_to_hdmi_i_306_n_3,
      CYINIT => '0',
      DI(3) => \green3__8_n_95\,
      DI(2) => \green3__8_n_96\,
      DI(1) => \green3__8_n_97\,
      DI(0) => \green3__8_n_98\,
      O(3 downto 0) => \^green3__9\(11 downto 8),
      S(3) => vga_to_hdmi_i_391_n_0,
      S(2) => vga_to_hdmi_i_392_n_0,
      S(1) => vga_to_hdmi_i_393_n_0,
      S(0) => vga_to_hdmi_i_394_n_0
    );
vga_to_hdmi_i_307: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_308_n_0,
      CO(3) => vga_to_hdmi_i_307_n_0,
      CO(2) => vga_to_hdmi_i_307_n_1,
      CO(1) => vga_to_hdmi_i_307_n_2,
      CO(0) => vga_to_hdmi_i_307_n_3,
      CYINIT => '0',
      DI(3) => \green3__8_n_99\,
      DI(2) => \green3__8_n_100\,
      DI(1) => \green3__8_n_101\,
      DI(0) => \green3__8_n_102\,
      O(3 downto 0) => \^green3__9\(7 downto 4),
      S(3) => vga_to_hdmi_i_395_n_0,
      S(2) => vga_to_hdmi_i_396_n_0,
      S(1) => vga_to_hdmi_i_397_n_0,
      S(0) => vga_to_hdmi_i_398_n_0
    );
vga_to_hdmi_i_308: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => vga_to_hdmi_i_308_n_0,
      CO(2) => vga_to_hdmi_i_308_n_1,
      CO(1) => vga_to_hdmi_i_308_n_2,
      CO(0) => vga_to_hdmi_i_308_n_3,
      CYINIT => '0',
      DI(3) => \green3__8_n_103\,
      DI(2) => \green3__8_n_104\,
      DI(1) => \green3__8_n_105\,
      DI(0) => '0',
      O(3 downto 0) => \^green3__9\(3 downto 0),
      S(3) => vga_to_hdmi_i_399_n_0,
      S(2) => vga_to_hdmi_i_400_n_0,
      S(1) => vga_to_hdmi_i_401_n_0,
      S(0) => \green3__7_n_89\
    );
vga_to_hdmi_i_309: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \green3__8_n_87\,
      I1 => \green3__0_n_104\,
      I2 => \green3__4_n_104\,
      O => vga_to_hdmi_i_309_n_0
    );
vga_to_hdmi_i_310: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \green3__4_n_104\,
      I1 => \green3__0_n_104\,
      I2 => \green3__8_n_87\,
      I3 => \green3__4_n_105\,
      I4 => \green3__0_n_105\,
      O => vga_to_hdmi_i_310_n_0
    );
vga_to_hdmi_i_311: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \green3__0_n_105\,
      I1 => \green3__4_n_105\,
      I2 => \green3__8_n_88\,
      O => vga_to_hdmi_i_311_n_0
    );
vga_to_hdmi_i_312: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \green3__8_n_89\,
      I1 => \green3__2_n_89\,
      O => vga_to_hdmi_i_312_n_0
    );
vga_to_hdmi_i_313: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \green3__8_n_90\,
      I1 => \green3__2_n_90\,
      O => vga_to_hdmi_i_313_n_0
    );
vga_to_hdmi_i_314: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \green3__8_n_91\,
      I1 => \green3__2_n_91\,
      O => vga_to_hdmi_i_314_n_0
    );
vga_to_hdmi_i_315: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \green3__8_n_92\,
      I1 => \green3__2_n_92\,
      O => vga_to_hdmi_i_315_n_0
    );
vga_to_hdmi_i_316: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \green3__8_n_93\,
      I1 => \green3__2_n_93\,
      O => vga_to_hdmi_i_316_n_0
    );
vga_to_hdmi_i_317: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \green3__8_n_94\,
      I1 => \green3__2_n_94\,
      O => vga_to_hdmi_i_317_n_0
    );
vga_to_hdmi_i_318: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_402_n_0,
      CO(3) => vga_to_hdmi_i_318_n_0,
      CO(2) => vga_to_hdmi_i_318_n_1,
      CO(1) => vga_to_hdmi_i_318_n_2,
      CO(0) => vga_to_hdmi_i_318_n_3,
      CYINIT => '0',
      DI(3) => vga_to_hdmi_i_403_n_0,
      DI(2) => vga_to_hdmi_i_404_n_0,
      DI(1) => vga_to_hdmi_i_405_n_0,
      DI(0) => vga_to_hdmi_i_406_n_0,
      O(3 downto 0) => NLW_vga_to_hdmi_i_318_O_UNCONNECTED(3 downto 0),
      S(3) => vga_to_hdmi_i_407_n_0,
      S(2) => vga_to_hdmi_i_408_n_0,
      S(1) => vga_to_hdmi_i_409_n_0,
      S(0) => vga_to_hdmi_i_410_n_0
    );
vga_to_hdmi_i_319: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__7_n_92\,
      I1 => \red4__7_n_91\,
      O => vga_to_hdmi_i_319_n_0
    );
vga_to_hdmi_i_320: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__7_n_94\,
      I1 => \red4__7_n_93\,
      O => vga_to_hdmi_i_320_n_0
    );
vga_to_hdmi_i_321: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__7_n_96\,
      I1 => \red4__7_n_95\,
      O => vga_to_hdmi_i_321_n_0
    );
vga_to_hdmi_i_322: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__7_n_98\,
      I1 => \red4__7_n_97\,
      O => vga_to_hdmi_i_322_n_0
    );
vga_to_hdmi_i_323: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__7_n_92\,
      I1 => \red4__7_n_91\,
      O => vga_to_hdmi_i_323_n_0
    );
vga_to_hdmi_i_324: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__7_n_94\,
      I1 => \red4__7_n_93\,
      O => vga_to_hdmi_i_324_n_0
    );
vga_to_hdmi_i_325: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__7_n_96\,
      I1 => \red4__7_n_95\,
      O => vga_to_hdmi_i_325_n_0
    );
vga_to_hdmi_i_326: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__7_n_98\,
      I1 => \red4__7_n_97\,
      O => vga_to_hdmi_i_326_n_0
    );
vga_to_hdmi_i_327: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red4__8_n_95\,
      I1 => \p_2_in__0\(44),
      O => vga_to_hdmi_i_327_n_0
    );
vga_to_hdmi_i_328: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red4__8_n_96\,
      I1 => \p_2_in__0\(43),
      O => vga_to_hdmi_i_328_n_0
    );
vga_to_hdmi_i_329: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red4__8_n_97\,
      I1 => \p_2_in__0\(42),
      O => vga_to_hdmi_i_329_n_0
    );
vga_to_hdmi_i_330: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red4__8_n_98\,
      I1 => \p_2_in__0\(41),
      O => vga_to_hdmi_i_330_n_0
    );
vga_to_hdmi_i_331: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red4__8_n_99\,
      I1 => \p_2_in__0\(40),
      O => vga_to_hdmi_i_331_n_0
    );
vga_to_hdmi_i_332: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red4__8_n_100\,
      I1 => \p_2_in__0\(39),
      O => vga_to_hdmi_i_332_n_0
    );
vga_to_hdmi_i_333: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red4__8_n_101\,
      I1 => \p_2_in__0\(38),
      O => vga_to_hdmi_i_333_n_0
    );
vga_to_hdmi_i_334: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red4__8_n_102\,
      I1 => \p_2_in__0\(37),
      O => vga_to_hdmi_i_334_n_0
    );
vga_to_hdmi_i_335: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_411_n_0,
      CO(3) => vga_to_hdmi_i_335_n_0,
      CO(2) => vga_to_hdmi_i_335_n_1,
      CO(1) => vga_to_hdmi_i_335_n_2,
      CO(0) => vga_to_hdmi_i_335_n_3,
      CYINIT => '0',
      DI(3) => vga_to_hdmi_i_412_n_0,
      DI(2) => vga_to_hdmi_i_413_n_0,
      DI(1) => vga_to_hdmi_i_414_n_0,
      DI(0) => vga_to_hdmi_i_415_n_0,
      O(3 downto 0) => NLW_vga_to_hdmi_i_335_O_UNCONNECTED(3 downto 0),
      S(3) => vga_to_hdmi_i_416_n_0,
      S(2) => vga_to_hdmi_i_417_n_0,
      S(1) => vga_to_hdmi_i_418_n_0,
      S(0) => vga_to_hdmi_i_419_n_0
    );
vga_to_hdmi_i_336: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__17_n_92\,
      I1 => \red4__17_n_91\,
      O => vga_to_hdmi_i_336_n_0
    );
vga_to_hdmi_i_337: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__17_n_94\,
      I1 => \red4__17_n_93\,
      O => vga_to_hdmi_i_337_n_0
    );
vga_to_hdmi_i_338: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__17_n_96\,
      I1 => \red4__17_n_95\,
      O => vga_to_hdmi_i_338_n_0
    );
vga_to_hdmi_i_339: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__17_n_98\,
      I1 => \red4__17_n_97\,
      O => vga_to_hdmi_i_339_n_0
    );
vga_to_hdmi_i_340: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__17_n_92\,
      I1 => \red4__17_n_91\,
      O => vga_to_hdmi_i_340_n_0
    );
vga_to_hdmi_i_341: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__17_n_94\,
      I1 => \red4__17_n_93\,
      O => vga_to_hdmi_i_341_n_0
    );
vga_to_hdmi_i_342: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__17_n_96\,
      I1 => \red4__17_n_95\,
      O => vga_to_hdmi_i_342_n_0
    );
vga_to_hdmi_i_343: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__17_n_98\,
      I1 => \red4__17_n_97\,
      O => vga_to_hdmi_i_343_n_0
    );
vga_to_hdmi_i_344: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red4__18_n_95\,
      I1 => \red4__12_n_95\,
      O => vga_to_hdmi_i_344_n_0
    );
vga_to_hdmi_i_345: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red4__18_n_96\,
      I1 => \red4__12_n_96\,
      O => vga_to_hdmi_i_345_n_0
    );
vga_to_hdmi_i_346: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red4__18_n_97\,
      I1 => \red4__12_n_97\,
      O => vga_to_hdmi_i_346_n_0
    );
vga_to_hdmi_i_347: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red4__18_n_98\,
      I1 => \red4__12_n_98\,
      O => vga_to_hdmi_i_347_n_0
    );
vga_to_hdmi_i_348: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red4__18_n_99\,
      I1 => \red4__12_n_99\,
      O => vga_to_hdmi_i_348_n_0
    );
vga_to_hdmi_i_349: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red4__18_n_100\,
      I1 => \red4__12_n_100\,
      O => vga_to_hdmi_i_349_n_0
    );
vga_to_hdmi_i_350: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red4__18_n_101\,
      I1 => \red4__12_n_101\,
      O => vga_to_hdmi_i_350_n_0
    );
vga_to_hdmi_i_351: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red4__18_n_102\,
      I1 => \red4__12_n_102\,
      O => vga_to_hdmi_i_351_n_0
    );
vga_to_hdmi_i_361: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_429_n_0,
      CO(3) => vga_to_hdmi_i_361_n_0,
      CO(2) => vga_to_hdmi_i_361_n_1,
      CO(1) => vga_to_hdmi_i_361_n_2,
      CO(0) => vga_to_hdmi_i_361_n_3,
      CYINIT => '0',
      DI(3) => vga_to_hdmi_i_430_n_0,
      DI(2) => vga_to_hdmi_i_431_n_0,
      DI(1) => vga_to_hdmi_i_432_n_0,
      DI(0) => vga_to_hdmi_i_433_n_0,
      O(3 downto 0) => NLW_vga_to_hdmi_i_361_O_UNCONNECTED(3 downto 0),
      S(3) => vga_to_hdmi_i_434_n_0,
      S(2) => vga_to_hdmi_i_435_n_0,
      S(1) => vga_to_hdmi_i_436_n_0,
      S(0) => vga_to_hdmi_i_437_n_0
    );
vga_to_hdmi_i_365: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \green3__7_n_90\,
      I1 => \^green3__9\(0),
      O => vga_to_hdmi_i_365_n_0
    );
vga_to_hdmi_i_369: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green3__7_n_90\,
      I1 => \^green3__9\(0),
      O => vga_to_hdmi_i_369_n_0
    );
vga_to_hdmi_i_370: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => vga_to_hdmi_i_370_n_0,
      CO(2) => vga_to_hdmi_i_370_n_1,
      CO(1) => vga_to_hdmi_i_370_n_2,
      CO(0) => vga_to_hdmi_i_370_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_vga_to_hdmi_i_370_O_UNCONNECTED(3 downto 0),
      S(3) => vga_to_hdmi_i_438_n_0,
      S(2) => vga_to_hdmi_i_439_n_0,
      S(1) => vga_to_hdmi_i_440_n_0,
      S(0) => vga_to_hdmi_i_441_n_0
    );
vga_to_hdmi_i_371: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \red4__17_n_99\,
      I1 => \red4__17_n_100\,
      I2 => \red4__17_n_101\,
      O => vga_to_hdmi_i_371_n_0
    );
vga_to_hdmi_i_372: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \red4__17_n_102\,
      I1 => \red4__17_n_103\,
      I2 => \red4__17_n_104\,
      O => vga_to_hdmi_i_372_n_0
    );
vga_to_hdmi_i_373: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \red4__17_n_105\,
      I1 => \red4__15_n_89\,
      I2 => \red4__15_n_90\,
      O => vga_to_hdmi_i_373_n_0
    );
vga_to_hdmi_i_374: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \red4__15_n_91\,
      I1 => \red4__15_n_92\,
      I2 => \red4__15_n_93\,
      O => vga_to_hdmi_i_374_n_0
    );
vga_to_hdmi_i_375: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red4__18_n_103\,
      I1 => \red4__12_n_103\,
      O => vga_to_hdmi_i_375_n_0
    );
vga_to_hdmi_i_376: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red4__18_n_104\,
      I1 => \red4__12_n_104\,
      O => vga_to_hdmi_i_376_n_0
    );
vga_to_hdmi_i_377: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red4__18_n_105\,
      I1 => \red4__12_n_105\,
      O => vga_to_hdmi_i_377_n_0
    );
vga_to_hdmi_i_378: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => vga_to_hdmi_i_378_n_0,
      CO(2) => vga_to_hdmi_i_378_n_1,
      CO(1) => vga_to_hdmi_i_378_n_2,
      CO(0) => vga_to_hdmi_i_378_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_vga_to_hdmi_i_378_O_UNCONNECTED(3 downto 0),
      S(3) => vga_to_hdmi_i_442_n_0,
      S(2) => vga_to_hdmi_i_443_n_0,
      S(1) => vga_to_hdmi_i_444_n_0,
      S(0) => vga_to_hdmi_i_445_n_0
    );
vga_to_hdmi_i_379: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \red4__7_n_99\,
      I1 => \red4__7_n_100\,
      I2 => \red4__7_n_101\,
      O => vga_to_hdmi_i_379_n_0
    );
vga_to_hdmi_i_380: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \red4__7_n_102\,
      I1 => \red4__7_n_103\,
      I2 => \red4__7_n_104\,
      O => vga_to_hdmi_i_380_n_0
    );
vga_to_hdmi_i_381: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \red4__7_n_105\,
      I1 => \red4__5_n_89\,
      I2 => \red4__5_n_90\,
      O => vga_to_hdmi_i_381_n_0
    );
vga_to_hdmi_i_382: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \red4__5_n_91\,
      I1 => \red4__5_n_92\,
      I2 => \red4__5_n_93\,
      O => vga_to_hdmi_i_382_n_0
    );
vga_to_hdmi_i_383: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red4__8_n_103\,
      I1 => \p_2_in__0\(36),
      O => vga_to_hdmi_i_383_n_0
    );
vga_to_hdmi_i_384: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red4__8_n_104\,
      I1 => \p_2_in__0\(35),
      O => vga_to_hdmi_i_384_n_0
    );
vga_to_hdmi_i_385: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red4__8_n_105\,
      I1 => \p_2_in__0\(34),
      O => vga_to_hdmi_i_385_n_0
    );
vga_to_hdmi_i_386: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => vga_to_hdmi_i_386_n_0,
      CO(2) => vga_to_hdmi_i_386_n_1,
      CO(1) => vga_to_hdmi_i_386_n_2,
      CO(0) => vga_to_hdmi_i_386_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_vga_to_hdmi_i_386_O_UNCONNECTED(3 downto 0),
      S(3) => vga_to_hdmi_i_446_n_0,
      S(2) => vga_to_hdmi_i_447_n_0,
      S(1) => vga_to_hdmi_i_448_n_0,
      S(0) => vga_to_hdmi_i_449_n_0
    );
vga_to_hdmi_i_387: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \green3__7_n_99\,
      I1 => \green3__7_n_100\,
      I2 => \green3__7_n_101\,
      O => vga_to_hdmi_i_387_n_0
    );
vga_to_hdmi_i_388: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \green3__7_n_102\,
      I1 => \green3__7_n_103\,
      I2 => \green3__7_n_104\,
      O => vga_to_hdmi_i_388_n_0
    );
vga_to_hdmi_i_389: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \green3__7_n_105\,
      I1 => \green3__5_n_89\,
      I2 => \green3__5_n_90\,
      O => vga_to_hdmi_i_389_n_0
    );
vga_to_hdmi_i_390: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \green3__5_n_91\,
      I1 => \green3__5_n_92\,
      I2 => \green3__5_n_93\,
      O => vga_to_hdmi_i_390_n_0
    );
vga_to_hdmi_i_391: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \green3__8_n_95\,
      I1 => \green3__2_n_95\,
      O => vga_to_hdmi_i_391_n_0
    );
vga_to_hdmi_i_392: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \green3__8_n_96\,
      I1 => \green3__2_n_96\,
      O => vga_to_hdmi_i_392_n_0
    );
vga_to_hdmi_i_393: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \green3__8_n_97\,
      I1 => \green3__2_n_97\,
      O => vga_to_hdmi_i_393_n_0
    );
vga_to_hdmi_i_394: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \green3__8_n_98\,
      I1 => \green3__2_n_98\,
      O => vga_to_hdmi_i_394_n_0
    );
vga_to_hdmi_i_395: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \green3__8_n_99\,
      I1 => \green3__2_n_99\,
      O => vga_to_hdmi_i_395_n_0
    );
vga_to_hdmi_i_396: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \green3__8_n_100\,
      I1 => \green3__2_n_100\,
      O => vga_to_hdmi_i_396_n_0
    );
vga_to_hdmi_i_397: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \green3__8_n_101\,
      I1 => \green3__2_n_101\,
      O => vga_to_hdmi_i_397_n_0
    );
vga_to_hdmi_i_398: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \green3__8_n_102\,
      I1 => \green3__2_n_102\,
      O => vga_to_hdmi_i_398_n_0
    );
vga_to_hdmi_i_399: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \green3__8_n_103\,
      I1 => \green3__2_n_103\,
      O => vga_to_hdmi_i_399_n_0
    );
vga_to_hdmi_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F40404040404040"
    )
        port map (
      I0 => \srl[39].srl16_i_2\(0),
      I1 => red30_in,
      I2 => red3,
      I3 => green31_in,
      I4 => \green3__15\,
      I5 => green2,
      O => blue(0)
    );
vga_to_hdmi_i_400: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \green3__8_n_104\,
      I1 => \green3__2_n_104\,
      O => vga_to_hdmi_i_400_n_0
    );
vga_to_hdmi_i_401: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \green3__8_n_105\,
      I1 => \green3__2_n_105\,
      O => vga_to_hdmi_i_401_n_0
    );
vga_to_hdmi_i_402: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_450_n_0,
      CO(3) => vga_to_hdmi_i_402_n_0,
      CO(2) => vga_to_hdmi_i_402_n_1,
      CO(1) => vga_to_hdmi_i_402_n_2,
      CO(0) => vga_to_hdmi_i_402_n_3,
      CYINIT => '0',
      DI(3) => vga_to_hdmi_i_451_n_0,
      DI(2) => vga_to_hdmi_i_452_n_0,
      DI(1) => vga_to_hdmi_i_453_n_0,
      DI(0) => vga_to_hdmi_i_454_n_0,
      O(3 downto 0) => NLW_vga_to_hdmi_i_402_O_UNCONNECTED(3 downto 0),
      S(3) => vga_to_hdmi_i_455_n_0,
      S(2) => vga_to_hdmi_i_456_n_0,
      S(1) => vga_to_hdmi_i_457_n_0,
      S(0) => vga_to_hdmi_i_458_n_0
    );
vga_to_hdmi_i_403: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__7_n_100\,
      I1 => \red4__7_n_99\,
      O => vga_to_hdmi_i_403_n_0
    );
vga_to_hdmi_i_404: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__7_n_102\,
      I1 => \red4__7_n_101\,
      O => vga_to_hdmi_i_404_n_0
    );
vga_to_hdmi_i_405: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__7_n_104\,
      I1 => \red4__7_n_103\,
      O => vga_to_hdmi_i_405_n_0
    );
vga_to_hdmi_i_406: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__5_n_89\,
      I1 => \red4__7_n_105\,
      O => vga_to_hdmi_i_406_n_0
    );
vga_to_hdmi_i_407: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__7_n_100\,
      I1 => \red4__7_n_99\,
      O => vga_to_hdmi_i_407_n_0
    );
vga_to_hdmi_i_408: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__7_n_102\,
      I1 => \red4__7_n_101\,
      O => vga_to_hdmi_i_408_n_0
    );
vga_to_hdmi_i_409: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__7_n_104\,
      I1 => \red4__7_n_103\,
      O => vga_to_hdmi_i_409_n_0
    );
vga_to_hdmi_i_41: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_84_n_0,
      CO(3) => vga_to_hdmi_i_41_n_0,
      CO(2) => vga_to_hdmi_i_41_n_1,
      CO(1) => vga_to_hdmi_i_41_n_2,
      CO(0) => vga_to_hdmi_i_41_n_3,
      CYINIT => '0',
      DI(3 downto 0) => vga_to_hdmi_i_9_0(3 downto 0),
      O(3 downto 0) => NLW_vga_to_hdmi_i_41_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => vga_to_hdmi_i_9_1(3 downto 0)
    );
vga_to_hdmi_i_410: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__5_n_89\,
      I1 => \red4__7_n_105\,
      O => vga_to_hdmi_i_410_n_0
    );
vga_to_hdmi_i_411: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_459_n_0,
      CO(3) => vga_to_hdmi_i_411_n_0,
      CO(2) => vga_to_hdmi_i_411_n_1,
      CO(1) => vga_to_hdmi_i_411_n_2,
      CO(0) => vga_to_hdmi_i_411_n_3,
      CYINIT => '0',
      DI(3) => vga_to_hdmi_i_460_n_0,
      DI(2) => vga_to_hdmi_i_461_n_0,
      DI(1) => vga_to_hdmi_i_462_n_0,
      DI(0) => vga_to_hdmi_i_463_n_0,
      O(3 downto 0) => NLW_vga_to_hdmi_i_411_O_UNCONNECTED(3 downto 0),
      S(3) => vga_to_hdmi_i_464_n_0,
      S(2) => vga_to_hdmi_i_465_n_0,
      S(1) => vga_to_hdmi_i_466_n_0,
      S(0) => vga_to_hdmi_i_467_n_0
    );
vga_to_hdmi_i_412: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__17_n_100\,
      I1 => \red4__17_n_99\,
      O => vga_to_hdmi_i_412_n_0
    );
vga_to_hdmi_i_413: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__17_n_102\,
      I1 => \red4__17_n_101\,
      O => vga_to_hdmi_i_413_n_0
    );
vga_to_hdmi_i_414: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__17_n_104\,
      I1 => \red4__17_n_103\,
      O => vga_to_hdmi_i_414_n_0
    );
vga_to_hdmi_i_415: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__15_n_89\,
      I1 => \red4__17_n_105\,
      O => vga_to_hdmi_i_415_n_0
    );
vga_to_hdmi_i_416: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__17_n_100\,
      I1 => \red4__17_n_99\,
      O => vga_to_hdmi_i_416_n_0
    );
vga_to_hdmi_i_417: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__17_n_102\,
      I1 => \red4__17_n_101\,
      O => vga_to_hdmi_i_417_n_0
    );
vga_to_hdmi_i_418: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__17_n_104\,
      I1 => \red4__17_n_103\,
      O => vga_to_hdmi_i_418_n_0
    );
vga_to_hdmi_i_419: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__15_n_89\,
      I1 => \red4__17_n_105\,
      O => vga_to_hdmi_i_419_n_0
    );
vga_to_hdmi_i_42: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_93_n_0,
      CO(3) => vga_to_hdmi_i_42_n_0,
      CO(2) => vga_to_hdmi_i_42_n_1,
      CO(1) => vga_to_hdmi_i_42_n_2,
      CO(0) => vga_to_hdmi_i_42_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_vga_to_hdmi_i_42_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => vga_to_hdmi_i_10_0(3 downto 0)
    );
vga_to_hdmi_i_429: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_477_n_0,
      CO(3) => vga_to_hdmi_i_429_n_0,
      CO(2) => vga_to_hdmi_i_429_n_1,
      CO(1) => vga_to_hdmi_i_429_n_2,
      CO(0) => vga_to_hdmi_i_429_n_3,
      CYINIT => '0',
      DI(3) => vga_to_hdmi_i_478_n_0,
      DI(2) => vga_to_hdmi_i_479_n_0,
      DI(1) => vga_to_hdmi_i_480_n_0,
      DI(0) => vga_to_hdmi_i_481_n_0,
      O(3 downto 0) => NLW_vga_to_hdmi_i_429_O_UNCONNECTED(3 downto 0),
      S(3) => vga_to_hdmi_i_482_n_0,
      S(2) => vga_to_hdmi_i_483_n_0,
      S(1) => vga_to_hdmi_i_484_n_0,
      S(0) => vga_to_hdmi_i_485_n_0
    );
vga_to_hdmi_i_430: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \green3__7_n_92\,
      I1 => \green3__7_n_91\,
      O => vga_to_hdmi_i_430_n_0
    );
vga_to_hdmi_i_431: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \green3__7_n_94\,
      I1 => \green3__7_n_93\,
      O => vga_to_hdmi_i_431_n_0
    );
vga_to_hdmi_i_432: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \green3__7_n_96\,
      I1 => \green3__7_n_95\,
      O => vga_to_hdmi_i_432_n_0
    );
vga_to_hdmi_i_433: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \green3__7_n_98\,
      I1 => \green3__7_n_97\,
      O => vga_to_hdmi_i_433_n_0
    );
vga_to_hdmi_i_434: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green3__7_n_92\,
      I1 => \green3__7_n_91\,
      O => vga_to_hdmi_i_434_n_0
    );
vga_to_hdmi_i_435: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green3__7_n_94\,
      I1 => \green3__7_n_93\,
      O => vga_to_hdmi_i_435_n_0
    );
vga_to_hdmi_i_436: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green3__7_n_96\,
      I1 => \green3__7_n_95\,
      O => vga_to_hdmi_i_436_n_0
    );
vga_to_hdmi_i_437: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green3__7_n_98\,
      I1 => \green3__7_n_97\,
      O => vga_to_hdmi_i_437_n_0
    );
vga_to_hdmi_i_438: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \red4__15_n_94\,
      I1 => \red4__15_n_95\,
      I2 => \red4__15_n_96\,
      O => vga_to_hdmi_i_438_n_0
    );
vga_to_hdmi_i_439: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \red4__15_n_97\,
      I1 => \red4__15_n_98\,
      I2 => \red4__15_n_99\,
      O => vga_to_hdmi_i_439_n_0
    );
vga_to_hdmi_i_440: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \red4__15_n_100\,
      I1 => \red4__15_n_101\,
      I2 => \red4__15_n_102\,
      O => vga_to_hdmi_i_440_n_0
    );
vga_to_hdmi_i_441: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \red4__15_n_103\,
      I1 => \red4__15_n_104\,
      I2 => \red4__15_n_105\,
      O => vga_to_hdmi_i_441_n_0
    );
vga_to_hdmi_i_442: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \red4__5_n_94\,
      I1 => \red4__5_n_95\,
      I2 => \red4__5_n_96\,
      O => vga_to_hdmi_i_442_n_0
    );
vga_to_hdmi_i_443: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \red4__5_n_97\,
      I1 => \red4__5_n_98\,
      I2 => \red4__5_n_99\,
      O => vga_to_hdmi_i_443_n_0
    );
vga_to_hdmi_i_444: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \red4__5_n_100\,
      I1 => \red4__5_n_101\,
      I2 => \red4__5_n_102\,
      O => vga_to_hdmi_i_444_n_0
    );
vga_to_hdmi_i_445: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \red4__5_n_103\,
      I1 => \red4__5_n_104\,
      I2 => \red4__5_n_105\,
      O => vga_to_hdmi_i_445_n_0
    );
vga_to_hdmi_i_446: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \green3__5_n_94\,
      I1 => \green3__5_n_95\,
      I2 => \green3__5_n_96\,
      O => vga_to_hdmi_i_446_n_0
    );
vga_to_hdmi_i_447: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \green3__5_n_97\,
      I1 => \green3__5_n_98\,
      I2 => \green3__5_n_99\,
      O => vga_to_hdmi_i_447_n_0
    );
vga_to_hdmi_i_448: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \green3__5_n_100\,
      I1 => \green3__5_n_101\,
      I2 => \green3__5_n_102\,
      O => vga_to_hdmi_i_448_n_0
    );
vga_to_hdmi_i_449: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \green3__5_n_103\,
      I1 => \green3__5_n_104\,
      I2 => \green3__5_n_105\,
      O => vga_to_hdmi_i_449_n_0
    );
vga_to_hdmi_i_45: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_98_n_0,
      CO(3) => vga_to_hdmi_i_45_n_0,
      CO(2) => vga_to_hdmi_i_45_n_1,
      CO(1) => vga_to_hdmi_i_45_n_2,
      CO(0) => vga_to_hdmi_i_45_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_vga_to_hdmi_i_45_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => vga_to_hdmi_i_11_0(3 downto 0)
    );
vga_to_hdmi_i_450: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => vga_to_hdmi_i_450_n_0,
      CO(2) => vga_to_hdmi_i_450_n_1,
      CO(1) => vga_to_hdmi_i_450_n_2,
      CO(0) => vga_to_hdmi_i_450_n_3,
      CYINIT => '0',
      DI(3) => vga_to_hdmi_i_486_n_0,
      DI(2) => vga_to_hdmi_i_487_n_0,
      DI(1) => vga_to_hdmi_i_488_n_0,
      DI(0) => vga_to_hdmi_i_489_n_0,
      O(3 downto 0) => NLW_vga_to_hdmi_i_450_O_UNCONNECTED(3 downto 0),
      S(3) => vga_to_hdmi_i_490_n_0,
      S(2) => vga_to_hdmi_i_491_n_0,
      S(1) => vga_to_hdmi_i_492_n_0,
      S(0) => vga_to_hdmi_i_493_n_0
    );
vga_to_hdmi_i_451: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__5_n_91\,
      I1 => \red4__5_n_90\,
      O => vga_to_hdmi_i_451_n_0
    );
vga_to_hdmi_i_452: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__5_n_93\,
      I1 => \red4__5_n_92\,
      O => vga_to_hdmi_i_452_n_0
    );
vga_to_hdmi_i_453: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__5_n_95\,
      I1 => \red4__5_n_94\,
      O => vga_to_hdmi_i_453_n_0
    );
vga_to_hdmi_i_454: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__5_n_97\,
      I1 => \red4__5_n_96\,
      O => vga_to_hdmi_i_454_n_0
    );
vga_to_hdmi_i_455: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__5_n_91\,
      I1 => \red4__5_n_90\,
      O => vga_to_hdmi_i_455_n_0
    );
vga_to_hdmi_i_456: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__5_n_93\,
      I1 => \red4__5_n_92\,
      O => vga_to_hdmi_i_456_n_0
    );
vga_to_hdmi_i_457: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__5_n_95\,
      I1 => \red4__5_n_94\,
      O => vga_to_hdmi_i_457_n_0
    );
vga_to_hdmi_i_458: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__5_n_97\,
      I1 => \red4__5_n_96\,
      O => vga_to_hdmi_i_458_n_0
    );
vga_to_hdmi_i_459: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => vga_to_hdmi_i_459_n_0,
      CO(2) => vga_to_hdmi_i_459_n_1,
      CO(1) => vga_to_hdmi_i_459_n_2,
      CO(0) => vga_to_hdmi_i_459_n_3,
      CYINIT => '0',
      DI(3) => vga_to_hdmi_i_494_n_0,
      DI(2) => vga_to_hdmi_i_495_n_0,
      DI(1) => vga_to_hdmi_i_496_n_0,
      DI(0) => vga_to_hdmi_i_497_n_0,
      O(3 downto 0) => NLW_vga_to_hdmi_i_459_O_UNCONNECTED(3 downto 0),
      S(3) => vga_to_hdmi_i_498_n_0,
      S(2) => vga_to_hdmi_i_499_n_0,
      S(1) => vga_to_hdmi_i_500_n_0,
      S(0) => vga_to_hdmi_i_501_n_0
    );
vga_to_hdmi_i_460: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__15_n_91\,
      I1 => \red4__15_n_90\,
      O => vga_to_hdmi_i_460_n_0
    );
vga_to_hdmi_i_461: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__15_n_93\,
      I1 => \red4__15_n_92\,
      O => vga_to_hdmi_i_461_n_0
    );
vga_to_hdmi_i_462: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__15_n_95\,
      I1 => \red4__15_n_94\,
      O => vga_to_hdmi_i_462_n_0
    );
vga_to_hdmi_i_463: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__15_n_97\,
      I1 => \red4__15_n_96\,
      O => vga_to_hdmi_i_463_n_0
    );
vga_to_hdmi_i_464: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__15_n_91\,
      I1 => \red4__15_n_90\,
      O => vga_to_hdmi_i_464_n_0
    );
vga_to_hdmi_i_465: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__15_n_93\,
      I1 => \red4__15_n_92\,
      O => vga_to_hdmi_i_465_n_0
    );
vga_to_hdmi_i_466: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__15_n_95\,
      I1 => \red4__15_n_94\,
      O => vga_to_hdmi_i_466_n_0
    );
vga_to_hdmi_i_467: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__15_n_97\,
      I1 => \red4__15_n_96\,
      O => vga_to_hdmi_i_467_n_0
    );
vga_to_hdmi_i_477: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_510_n_0,
      CO(3) => vga_to_hdmi_i_477_n_0,
      CO(2) => vga_to_hdmi_i_477_n_1,
      CO(1) => vga_to_hdmi_i_477_n_2,
      CO(0) => vga_to_hdmi_i_477_n_3,
      CYINIT => '0',
      DI(3) => vga_to_hdmi_i_511_n_0,
      DI(2) => vga_to_hdmi_i_512_n_0,
      DI(1) => vga_to_hdmi_i_513_n_0,
      DI(0) => vga_to_hdmi_i_514_n_0,
      O(3 downto 0) => NLW_vga_to_hdmi_i_477_O_UNCONNECTED(3 downto 0),
      S(3) => vga_to_hdmi_i_515_n_0,
      S(2) => vga_to_hdmi_i_516_n_0,
      S(1) => vga_to_hdmi_i_517_n_0,
      S(0) => vga_to_hdmi_i_518_n_0
    );
vga_to_hdmi_i_478: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \green3__7_n_100\,
      I1 => \green3__7_n_99\,
      O => vga_to_hdmi_i_478_n_0
    );
vga_to_hdmi_i_479: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \green3__7_n_102\,
      I1 => \green3__7_n_101\,
      O => vga_to_hdmi_i_479_n_0
    );
vga_to_hdmi_i_48: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_103_n_0,
      CO(3) => vga_to_hdmi_i_48_n_0,
      CO(2) => vga_to_hdmi_i_48_n_1,
      CO(1) => vga_to_hdmi_i_48_n_2,
      CO(0) => vga_to_hdmi_i_48_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_vga_to_hdmi_i_48_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => vga_to_hdmi_i_12_0(3 downto 0)
    );
vga_to_hdmi_i_480: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \green3__7_n_104\,
      I1 => \green3__7_n_103\,
      O => vga_to_hdmi_i_480_n_0
    );
vga_to_hdmi_i_481: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \green3__5_n_89\,
      I1 => \green3__7_n_105\,
      O => vga_to_hdmi_i_481_n_0
    );
vga_to_hdmi_i_482: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green3__7_n_100\,
      I1 => \green3__7_n_99\,
      O => vga_to_hdmi_i_482_n_0
    );
vga_to_hdmi_i_483: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green3__7_n_102\,
      I1 => \green3__7_n_101\,
      O => vga_to_hdmi_i_483_n_0
    );
vga_to_hdmi_i_484: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green3__7_n_104\,
      I1 => \green3__7_n_103\,
      O => vga_to_hdmi_i_484_n_0
    );
vga_to_hdmi_i_485: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green3__5_n_89\,
      I1 => \green3__7_n_105\,
      O => vga_to_hdmi_i_485_n_0
    );
vga_to_hdmi_i_486: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__5_n_99\,
      I1 => \red4__5_n_98\,
      O => vga_to_hdmi_i_486_n_0
    );
vga_to_hdmi_i_487: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__5_n_101\,
      I1 => \red4__5_n_100\,
      O => vga_to_hdmi_i_487_n_0
    );
vga_to_hdmi_i_488: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__5_n_103\,
      I1 => \red4__5_n_102\,
      O => vga_to_hdmi_i_488_n_0
    );
vga_to_hdmi_i_489: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__5_n_105\,
      I1 => \red4__5_n_104\,
      O => vga_to_hdmi_i_489_n_0
    );
vga_to_hdmi_i_490: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__5_n_99\,
      I1 => \red4__5_n_98\,
      O => vga_to_hdmi_i_490_n_0
    );
vga_to_hdmi_i_491: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__5_n_101\,
      I1 => \red4__5_n_100\,
      O => vga_to_hdmi_i_491_n_0
    );
vga_to_hdmi_i_492: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__5_n_103\,
      I1 => \red4__5_n_102\,
      O => vga_to_hdmi_i_492_n_0
    );
vga_to_hdmi_i_493: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__5_n_105\,
      I1 => \red4__5_n_104\,
      O => vga_to_hdmi_i_493_n_0
    );
vga_to_hdmi_i_494: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__15_n_99\,
      I1 => \red4__15_n_98\,
      O => vga_to_hdmi_i_494_n_0
    );
vga_to_hdmi_i_495: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__15_n_101\,
      I1 => \red4__15_n_100\,
      O => vga_to_hdmi_i_495_n_0
    );
vga_to_hdmi_i_496: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__15_n_103\,
      I1 => \red4__15_n_102\,
      O => vga_to_hdmi_i_496_n_0
    );
vga_to_hdmi_i_497: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__15_n_105\,
      I1 => \red4__15_n_104\,
      O => vga_to_hdmi_i_497_n_0
    );
vga_to_hdmi_i_498: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__15_n_99\,
      I1 => \red4__15_n_98\,
      O => vga_to_hdmi_i_498_n_0
    );
vga_to_hdmi_i_499: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__15_n_101\,
      I1 => \red4__15_n_100\,
      O => vga_to_hdmi_i_499_n_0
    );
vga_to_hdmi_i_500: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__15_n_103\,
      I1 => \red4__15_n_102\,
      O => vga_to_hdmi_i_500_n_0
    );
vga_to_hdmi_i_501: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__15_n_105\,
      I1 => \red4__15_n_104\,
      O => vga_to_hdmi_i_501_n_0
    );
vga_to_hdmi_i_51: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_110_n_0,
      CO(3) => vga_to_hdmi_i_51_n_0,
      CO(2) => vga_to_hdmi_i_51_n_1,
      CO(1) => vga_to_hdmi_i_51_n_2,
      CO(0) => vga_to_hdmi_i_51_n_3,
      CYINIT => '0',
      DI(3 downto 0) => vga_to_hdmi_i_14_0(3 downto 0),
      O(3 downto 0) => NLW_vga_to_hdmi_i_51_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => vga_to_hdmi_i_14_1(3 downto 0)
    );
vga_to_hdmi_i_510: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => vga_to_hdmi_i_510_n_0,
      CO(2) => vga_to_hdmi_i_510_n_1,
      CO(1) => vga_to_hdmi_i_510_n_2,
      CO(0) => vga_to_hdmi_i_510_n_3,
      CYINIT => '0',
      DI(3) => vga_to_hdmi_i_519_n_0,
      DI(2) => vga_to_hdmi_i_520_n_0,
      DI(1) => vga_to_hdmi_i_521_n_0,
      DI(0) => vga_to_hdmi_i_522_n_0,
      O(3 downto 0) => NLW_vga_to_hdmi_i_510_O_UNCONNECTED(3 downto 0),
      S(3) => vga_to_hdmi_i_523_n_0,
      S(2) => vga_to_hdmi_i_524_n_0,
      S(1) => vga_to_hdmi_i_525_n_0,
      S(0) => vga_to_hdmi_i_526_n_0
    );
vga_to_hdmi_i_511: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \green3__5_n_91\,
      I1 => \green3__5_n_90\,
      O => vga_to_hdmi_i_511_n_0
    );
vga_to_hdmi_i_512: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \green3__5_n_93\,
      I1 => \green3__5_n_92\,
      O => vga_to_hdmi_i_512_n_0
    );
vga_to_hdmi_i_513: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \green3__5_n_95\,
      I1 => \green3__5_n_94\,
      O => vga_to_hdmi_i_513_n_0
    );
vga_to_hdmi_i_514: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \green3__5_n_97\,
      I1 => \green3__5_n_96\,
      O => vga_to_hdmi_i_514_n_0
    );
vga_to_hdmi_i_515: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green3__5_n_91\,
      I1 => \green3__5_n_90\,
      O => vga_to_hdmi_i_515_n_0
    );
vga_to_hdmi_i_516: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green3__5_n_93\,
      I1 => \green3__5_n_92\,
      O => vga_to_hdmi_i_516_n_0
    );
vga_to_hdmi_i_517: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green3__5_n_95\,
      I1 => \green3__5_n_94\,
      O => vga_to_hdmi_i_517_n_0
    );
vga_to_hdmi_i_518: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green3__5_n_97\,
      I1 => \green3__5_n_96\,
      O => vga_to_hdmi_i_518_n_0
    );
vga_to_hdmi_i_519: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \green3__5_n_99\,
      I1 => \green3__5_n_98\,
      O => vga_to_hdmi_i_519_n_0
    );
vga_to_hdmi_i_520: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \green3__5_n_101\,
      I1 => \green3__5_n_100\,
      O => vga_to_hdmi_i_520_n_0
    );
vga_to_hdmi_i_521: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \green3__5_n_103\,
      I1 => \green3__5_n_102\,
      O => vga_to_hdmi_i_521_n_0
    );
vga_to_hdmi_i_522: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \green3__5_n_105\,
      I1 => \green3__5_n_104\,
      O => vga_to_hdmi_i_522_n_0
    );
vga_to_hdmi_i_523: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green3__5_n_99\,
      I1 => \green3__5_n_98\,
      O => vga_to_hdmi_i_523_n_0
    );
vga_to_hdmi_i_524: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green3__5_n_101\,
      I1 => \green3__5_n_100\,
      O => vga_to_hdmi_i_524_n_0
    );
vga_to_hdmi_i_525: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green3__5_n_103\,
      I1 => \green3__5_n_102\,
      O => vga_to_hdmi_i_525_n_0
    );
vga_to_hdmi_i_526: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green3__5_n_105\,
      I1 => \green3__5_n_104\,
      O => vga_to_hdmi_i_526_n_0
    );
vga_to_hdmi_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_14_n_0,
      CO(3) => red3,
      CO(2) => vga_to_hdmi_i_6_n_1,
      CO(1) => vga_to_hdmi_i_6_n_2,
      CO(0) => vga_to_hdmi_i_6_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \srl[23].srl16_i\(3 downto 0),
      O(3 downto 0) => NLW_vga_to_hdmi_i_6_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \srl[23].srl16_i_0\(3 downto 0)
    );
vga_to_hdmi_i_60: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_61_n_0,
      CO(3 downto 2) => NLW_vga_to_hdmi_i_60_CO_UNCONNECTED(3 downto 2),
      CO(1) => vga_to_hdmi_i_60_n_2,
      CO(0) => vga_to_hdmi_i_60_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => vga_to_hdmi_i_121_n_0,
      DI(0) => vga_to_hdmi_i_122_n_0,
      O(3) => NLW_vga_to_hdmi_i_60_O_UNCONNECTED(3),
      O(2 downto 0) => \^red4__19\(30 downto 28),
      S(3) => '0',
      S(2) => vga_to_hdmi_i_123_n_0,
      S(1) => vga_to_hdmi_i_124_n_0,
      S(0) => vga_to_hdmi_i_125_n_0
    );
vga_to_hdmi_i_61: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_62_n_0,
      CO(3) => vga_to_hdmi_i_61_n_0,
      CO(2) => vga_to_hdmi_i_61_n_1,
      CO(1) => vga_to_hdmi_i_61_n_2,
      CO(0) => vga_to_hdmi_i_61_n_3,
      CYINIT => '0',
      DI(3) => vga_to_hdmi_i_126_n_0,
      DI(2) => vga_to_hdmi_i_127_n_0,
      DI(1) => vga_to_hdmi_i_128_n_0,
      DI(0) => vga_to_hdmi_i_129_n_0,
      O(3 downto 0) => \^red4__19\(27 downto 24),
      S(3) => vga_to_hdmi_i_130_n_0,
      S(2) => vga_to_hdmi_i_131_n_0,
      S(1) => vga_to_hdmi_i_132_n_0,
      S(0) => vga_to_hdmi_i_133_n_0
    );
vga_to_hdmi_i_62: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_119_n_0,
      CO(3) => vga_to_hdmi_i_62_n_0,
      CO(2) => vga_to_hdmi_i_62_n_1,
      CO(1) => vga_to_hdmi_i_62_n_2,
      CO(0) => vga_to_hdmi_i_62_n_3,
      CYINIT => '0',
      DI(3) => vga_to_hdmi_i_134_n_0,
      DI(2) => vga_to_hdmi_i_135_n_0,
      DI(1) => vga_to_hdmi_i_136_n_0,
      DI(0) => vga_to_hdmi_i_137_n_0,
      O(3 downto 0) => \^red4__19\(23 downto 20),
      S(3) => vga_to_hdmi_i_138_n_0,
      S(2) => vga_to_hdmi_i_139_n_0,
      S(1) => vga_to_hdmi_i_140_n_0,
      S(0) => vga_to_hdmi_i_141_n_0
    );
vga_to_hdmi_i_63: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_142_n_0,
      CO(3) => vga_to_hdmi_i_63_n_0,
      CO(2) => vga_to_hdmi_i_63_n_1,
      CO(1) => vga_to_hdmi_i_63_n_2,
      CO(0) => vga_to_hdmi_i_63_n_3,
      CYINIT => '0',
      DI(3 downto 0) => vga_to_hdmi_i_23_0(3 downto 0),
      O(3 downto 0) => NLW_vga_to_hdmi_i_63_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => vga_to_hdmi_i_23_1(3 downto 0)
    );
vga_to_hdmi_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_23_n_0,
      CO(3) => red30_in,
      CO(2) => vga_to_hdmi_i_7_n_1,
      CO(1) => vga_to_hdmi_i_7_n_2,
      CO(0) => vga_to_hdmi_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \srl[23].srl16_i_1\(3 downto 0),
      O(3 downto 0) => NLW_vga_to_hdmi_i_7_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \srl[23].srl16_i_2\(3 downto 0)
    );
vga_to_hdmi_i_72: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_73_n_0,
      CO(3 downto 2) => NLW_vga_to_hdmi_i_72_CO_UNCONNECTED(3 downto 2),
      CO(1) => vga_to_hdmi_i_72_n_2,
      CO(0) => vga_to_hdmi_i_72_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => vga_to_hdmi_i_153_n_0,
      DI(0) => vga_to_hdmi_i_154_n_0,
      O(3) => NLW_vga_to_hdmi_i_72_O_UNCONNECTED(3),
      O(2 downto 0) => \red4__10_1\(2 downto 0),
      S(3) => '0',
      S(2) => vga_to_hdmi_i_155_n_0,
      S(1) => vga_to_hdmi_i_156_n_0,
      S(0) => vga_to_hdmi_i_157_n_0
    );
vga_to_hdmi_i_73: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_74_n_0,
      CO(3) => vga_to_hdmi_i_73_n_0,
      CO(2) => vga_to_hdmi_i_73_n_1,
      CO(1) => vga_to_hdmi_i_73_n_2,
      CO(0) => vga_to_hdmi_i_73_n_3,
      CYINIT => '0',
      DI(3) => vga_to_hdmi_i_158_n_0,
      DI(2) => vga_to_hdmi_i_159_n_0,
      DI(1) => vga_to_hdmi_i_160_n_0,
      DI(0) => vga_to_hdmi_i_161_n_0,
      O(3 downto 0) => \red4__10_0\(3 downto 0),
      S(3) => vga_to_hdmi_i_162_n_0,
      S(2) => vga_to_hdmi_i_163_n_0,
      S(1) => vga_to_hdmi_i_164_n_0,
      S(0) => vga_to_hdmi_i_165_n_0
    );
vga_to_hdmi_i_74: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_151_n_0,
      CO(3) => vga_to_hdmi_i_74_n_0,
      CO(2) => vga_to_hdmi_i_74_n_1,
      CO(1) => vga_to_hdmi_i_74_n_2,
      CO(0) => vga_to_hdmi_i_74_n_3,
      CYINIT => '0',
      DI(3) => vga_to_hdmi_i_166_n_0,
      DI(2) => vga_to_hdmi_i_167_n_0,
      DI(1) => vga_to_hdmi_i_168_n_0,
      DI(0) => vga_to_hdmi_i_169_n_0,
      O(3 downto 0) => \red4__18_5\(3 downto 0),
      S(3) => vga_to_hdmi_i_170_n_0,
      S(2) => vga_to_hdmi_i_171_n_0,
      S(1) => vga_to_hdmi_i_172_n_0,
      S(0) => vga_to_hdmi_i_173_n_0
    );
vga_to_hdmi_i_84: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_183_n_0,
      CO(3) => vga_to_hdmi_i_84_n_0,
      CO(2) => vga_to_hdmi_i_84_n_1,
      CO(1) => vga_to_hdmi_i_84_n_2,
      CO(0) => vga_to_hdmi_i_84_n_3,
      CYINIT => '0',
      DI(3 downto 0) => vga_to_hdmi_i_41_0(3 downto 0),
      O(3 downto 0) => NLW_vga_to_hdmi_i_84_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => vga_to_hdmi_i_41_1(3 downto 0)
    );
vga_to_hdmi_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FEFEFEFEFE0000"
    )
        port map (
      I0 => red30_in,
      I1 => vga_to_hdmi_i_41_n_0,
      I2 => red3,
      I3 => green2,
      I4 => \green3__15\,
      I5 => green31_in,
      O => vga_to_hdmi_i_9_n_0
    );
vga_to_hdmi_i_93: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_193_n_0,
      CO(3) => vga_to_hdmi_i_93_n_0,
      CO(2) => vga_to_hdmi_i_93_n_1,
      CO(1) => vga_to_hdmi_i_93_n_2,
      CO(0) => vga_to_hdmi_i_93_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_vga_to_hdmi_i_93_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => vga_to_hdmi_i_42_0(3 downto 0)
    );
vga_to_hdmi_i_98: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_198_n_0,
      CO(3) => vga_to_hdmi_i_98_n_0,
      CO(2) => vga_to_hdmi_i_98_n_1,
      CO(1) => vga_to_hdmi_i_98_n_2,
      CO(0) => vga_to_hdmi_i_98_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_vga_to_hdmi_i_98_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => vga_to_hdmi_i_45_0(3 downto 0)
    );
\yaw[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => yaw_reg(0),
      O => \yaw[0]_i_1_n_0\
    );
\yaw[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => yaw_reg(0),
      I1 => yaw_reg(1),
      O => p_0_in(1)
    );
\yaw[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => yaw_reg(2),
      I1 => yaw_reg(1),
      I2 => yaw_reg(0),
      O => \yaw[2]_i_1_n_0\
    );
\yaw[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => yaw_reg(3),
      I1 => yaw_reg(2),
      I2 => yaw_reg(0),
      I3 => yaw_reg(1),
      O => \yaw[3]_i_1_n_0\
    );
\yaw[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => yaw_reg(4),
      I1 => yaw_reg(1),
      I2 => yaw_reg(0),
      I3 => yaw_reg(2),
      I4 => yaw_reg(3),
      O => p_0_in(4)
    );
\yaw[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => yaw_reg(5),
      I1 => yaw_reg(3),
      I2 => yaw_reg(2),
      I3 => yaw_reg(0),
      I4 => yaw_reg(1),
      I5 => yaw_reg(4),
      O => \yaw[5]_i_1_n_0\
    );
\yaw[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => yaw_reg(6),
      I1 => \yaw[7]_i_5_n_0\,
      I2 => yaw_reg(5),
      O => p_0_in(6)
    );
\yaw[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55D55555"
    )
        port map (
      I0 => yaw_state(0),
      I1 => \yaw[7]_i_4_n_0\,
      I2 => yaw_reg(7),
      I3 => \^screen_restart_delayed\,
      I4 => screen_restart_delayed_reg_0,
      O => \yaw[7]_i_1_n_0\
    );
\yaw[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => yaw_reg(7),
      I1 => \yaw[7]_i_5_n_0\,
      I2 => yaw_reg(5),
      I3 => yaw_reg(6),
      O => p_0_in(7)
    );
\yaw[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => yaw_reg(6),
      I1 => yaw_reg(5),
      I2 => \yaw[7]_i_5_n_0\,
      O => \yaw[7]_i_4_n_0\
    );
\yaw[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => yaw_reg(4),
      I1 => yaw_reg(1),
      I2 => yaw_reg(0),
      I3 => yaw_reg(2),
      I4 => yaw_reg(3),
      O => \yaw[7]_i_5_n_0\
    );
\yaw_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \yaw[0]_i_1_n_0\,
      Q => yaw_reg(0),
      R => \yaw[7]_i_1_n_0\
    );
\yaw_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => p_0_in(1),
      Q => yaw_reg(1),
      R => \yaw[7]_i_1_n_0\
    );
\yaw_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \yaw[2]_i_1_n_0\,
      Q => yaw_reg(2),
      R => \yaw[7]_i_1_n_0\
    );
\yaw_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \yaw[3]_i_1_n_0\,
      Q => yaw_reg(3),
      R => \yaw[7]_i_1_n_0\
    );
\yaw_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => p_0_in(4),
      Q => yaw_reg(4),
      R => \yaw[7]_i_1_n_0\
    );
\yaw_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \yaw[5]_i_1_n_0\,
      Q => yaw_reg(5),
      R => \yaw[7]_i_1_n_0\
    );
\yaw_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => p_0_in(6),
      Q => yaw_reg(6),
      R => \yaw[7]_i_1_n_0\
    );
\yaw_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => p_0_in(7),
      Q => yaw_reg(7),
      R => \yaw[7]_i_1_n_0\
    );
\yaw_state[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => raw_reset,
      I1 => yaw_state(0),
      O => \yaw_state[0]_i_1_n_0\
    );
\yaw_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \yaw_state[0]_i_1_n_0\,
      Q => yaw_state(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_tx_0 is
  port (
    pix_clk : in STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    pix_clk_locked : in STD_LOGIC;
    rst : in STD_LOGIC;
    red : in STD_LOGIC_VECTOR ( 2 downto 0 );
    green : in STD_LOGIC_VECTOR ( 2 downto 0 );
    blue : in STD_LOGIC_VECTOR ( 1 downto 0 );
    hsync : in STD_LOGIC;
    vsync : in STD_LOGIC;
    vde : in STD_LOGIC;
    aux0_din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aux1_din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aux2_din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ade : in STD_LOGIC;
    TMDS_CLK_P : out STD_LOGIC;
    TMDS_CLK_N : out STD_LOGIC;
    TMDS_DATA_P : out STD_LOGIC_VECTOR ( 2 downto 0 );
    TMDS_DATA_N : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_tx_0 : entity is "hdmi_tx_0,hdmi_tx_v1_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_tx_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_tx_0 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_tx_0 : entity is "hdmi_tx_v1_0,Vivado 2022.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_tx_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_tx_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of TMDS_CLK_N : signal is "xilinx.com:interface:hdmi:2.0 hdmi_tx TMDS_CLK_N";
  attribute X_INTERFACE_INFO of TMDS_CLK_P : signal is "xilinx.com:interface:hdmi:2.0 hdmi_tx TMDS_CLK_P";
  attribute X_INTERFACE_INFO of pix_clk : signal is "xilinx.com:signal:clock:1.0 pix_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of pix_clk : signal is "XIL_INTERFACENAME pix_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of pix_clkx5 : signal is "xilinx.com:signal:clock:1.0 pix_clkx5 CLK";
  attribute X_INTERFACE_PARAMETER of pix_clkx5 : signal is "XIL_INTERFACENAME pix_clkx5, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rst : signal is "xilinx.com:signal:reset:1.0 rst RST";
  attribute X_INTERFACE_PARAMETER of rst : signal is "XIL_INTERFACENAME rst, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of TMDS_DATA_N : signal is "xilinx.com:interface:hdmi:2.0 hdmi_tx TMDS_DATA_N";
  attribute X_INTERFACE_INFO of TMDS_DATA_P : signal is "xilinx.com:interface:hdmi:2.0 hdmi_tx TMDS_DATA_P";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_tx_v1_0
     port map (
      TMDS_CLK_N => TMDS_CLK_N,
      TMDS_CLK_P => TMDS_CLK_P,
      TMDS_DATA_N(2 downto 0) => TMDS_DATA_N(2 downto 0),
      TMDS_DATA_P(2 downto 0) => TMDS_DATA_P(2 downto 0),
      data_i(5) => blue(0),
      data_i(4) => green(0),
      data_i(3) => red(0),
      data_i(2) => hsync,
      data_i(1) => vsync,
      data_i(0) => vde,
      pix_clk => pix_clk,
      pix_clk_locked => pix_clk_locked,
      pix_clkx5 => pix_clkx5,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_text_controller_v1_0 is
  port (
    hdmi_clk_p : out STD_LOGIC;
    hdmi_clk_n : out STD_LOGIC;
    hdmi_tx_p : out STD_LOGIC_VECTOR ( 2 downto 0 );
    hdmi_tx_n : out STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_wready : out STD_LOGIC;
    axi_awready_reg : out STD_LOGIC;
    axi_arready : out STD_LOGIC;
    axi_bvalid : out STD_LOGIC;
    axi_rvalid : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \red6__17_i_67\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \yaw_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \yaw_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \yaw_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \yaw_reg[7]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    logic_clk : in STD_LOGIC;
    axi_aclk : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_4_in : in STD_LOGIC_VECTOR ( 29 downto 0 );
    p_3_in : in STD_LOGIC_VECTOR ( 29 downto 0 );
    p_5_in : in STD_LOGIC_VECTOR ( 29 downto 0 );
    axi_arvalid : in STD_LOGIC;
    axi_aresetn : in STD_LOGIC;
    raw_reset : in STD_LOGIC;
    axi_awvalid : in STD_LOGIC;
    axi_wvalid : in STD_LOGIC;
    axi_bready : in STD_LOGIC;
    axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_text_controller_v1_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_text_controller_v1_0 is
  signal blue : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clk_100MHz : STD_LOGIC;
  signal clk_125MHz : STD_LOGIC;
  signal clk_25MHz : STD_LOGIC;
  signal cos_yaw : STD_LOGIC_VECTOR ( 14 to 14 );
  signal drawX : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal drawY : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal green : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \green3__9\ : STD_LOGIC_VECTOR ( 63 downto 33 );
  signal hsync : STD_LOGIC;
  signal locked : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  signal red : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \red4__19\ : STD_LOGIC_VECTOR ( 63 downto 33 );
  signal red5 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal red7 : STD_LOGIC_VECTOR ( 32 downto 1 );
  signal screen_restart_delayed : STD_LOGIC;
  signal triangle_n_100 : STD_LOGIC;
  signal triangle_n_101 : STD_LOGIC;
  signal triangle_n_102 : STD_LOGIC;
  signal triangle_n_111 : STD_LOGIC;
  signal triangle_n_112 : STD_LOGIC;
  signal triangle_n_113 : STD_LOGIC;
  signal triangle_n_114 : STD_LOGIC;
  signal triangle_n_115 : STD_LOGIC;
  signal triangle_n_116 : STD_LOGIC;
  signal triangle_n_117 : STD_LOGIC;
  signal triangle_n_118 : STD_LOGIC;
  signal triangle_n_119 : STD_LOGIC;
  signal triangle_n_120 : STD_LOGIC;
  signal triangle_n_121 : STD_LOGIC;
  signal triangle_n_122 : STD_LOGIC;
  signal triangle_n_123 : STD_LOGIC;
  signal triangle_n_124 : STD_LOGIC;
  signal triangle_n_125 : STD_LOGIC;
  signal triangle_n_126 : STD_LOGIC;
  signal triangle_n_127 : STD_LOGIC;
  signal triangle_n_128 : STD_LOGIC;
  signal triangle_n_129 : STD_LOGIC;
  signal triangle_n_130 : STD_LOGIC;
  signal triangle_n_131 : STD_LOGIC;
  signal triangle_n_132 : STD_LOGIC;
  signal triangle_n_133 : STD_LOGIC;
  signal triangle_n_134 : STD_LOGIC;
  signal triangle_n_135 : STD_LOGIC;
  signal triangle_n_136 : STD_LOGIC;
  signal triangle_n_137 : STD_LOGIC;
  signal triangle_n_138 : STD_LOGIC;
  signal triangle_n_139 : STD_LOGIC;
  signal triangle_n_140 : STD_LOGIC;
  signal triangle_n_141 : STD_LOGIC;
  signal triangle_n_142 : STD_LOGIC;
  signal triangle_n_143 : STD_LOGIC;
  signal triangle_n_144 : STD_LOGIC;
  signal triangle_n_145 : STD_LOGIC;
  signal triangle_n_146 : STD_LOGIC;
  signal triangle_n_147 : STD_LOGIC;
  signal triangle_n_148 : STD_LOGIC;
  signal triangle_n_149 : STD_LOGIC;
  signal triangle_n_150 : STD_LOGIC;
  signal triangle_n_151 : STD_LOGIC;
  signal triangle_n_152 : STD_LOGIC;
  signal triangle_n_153 : STD_LOGIC;
  signal triangle_n_154 : STD_LOGIC;
  signal triangle_n_155 : STD_LOGIC;
  signal triangle_n_156 : STD_LOGIC;
  signal triangle_n_157 : STD_LOGIC;
  signal triangle_n_158 : STD_LOGIC;
  signal triangle_n_159 : STD_LOGIC;
  signal triangle_n_160 : STD_LOGIC;
  signal triangle_n_161 : STD_LOGIC;
  signal triangle_n_162 : STD_LOGIC;
  signal triangle_n_163 : STD_LOGIC;
  signal triangle_n_164 : STD_LOGIC;
  signal triangle_n_165 : STD_LOGIC;
  signal triangle_n_166 : STD_LOGIC;
  signal triangle_n_167 : STD_LOGIC;
  signal triangle_n_168 : STD_LOGIC;
  signal triangle_n_169 : STD_LOGIC;
  signal triangle_n_170 : STD_LOGIC;
  signal triangle_n_171 : STD_LOGIC;
  signal triangle_n_172 : STD_LOGIC;
  signal triangle_n_173 : STD_LOGIC;
  signal triangle_n_174 : STD_LOGIC;
  signal triangle_n_175 : STD_LOGIC;
  signal triangle_n_176 : STD_LOGIC;
  signal triangle_n_177 : STD_LOGIC;
  signal triangle_n_178 : STD_LOGIC;
  signal triangle_n_179 : STD_LOGIC;
  signal triangle_n_180 : STD_LOGIC;
  signal triangle_n_181 : STD_LOGIC;
  signal triangle_n_182 : STD_LOGIC;
  signal triangle_n_183 : STD_LOGIC;
  signal triangle_n_184 : STD_LOGIC;
  signal triangle_n_185 : STD_LOGIC;
  signal triangle_n_186 : STD_LOGIC;
  signal triangle_n_187 : STD_LOGIC;
  signal triangle_n_188 : STD_LOGIC;
  signal triangle_n_189 : STD_LOGIC;
  signal triangle_n_190 : STD_LOGIC;
  signal triangle_n_191 : STD_LOGIC;
  signal triangle_n_192 : STD_LOGIC;
  signal triangle_n_193 : STD_LOGIC;
  signal triangle_n_194 : STD_LOGIC;
  signal triangle_n_195 : STD_LOGIC;
  signal triangle_n_196 : STD_LOGIC;
  signal triangle_n_197 : STD_LOGIC;
  signal triangle_n_198 : STD_LOGIC;
  signal triangle_n_230 : STD_LOGIC;
  signal triangle_n_231 : STD_LOGIC;
  signal triangle_n_232 : STD_LOGIC;
  signal triangle_n_233 : STD_LOGIC;
  signal triangle_n_265 : STD_LOGIC;
  signal triangle_n_266 : STD_LOGIC;
  signal triangle_n_267 : STD_LOGIC;
  signal triangle_n_268 : STD_LOGIC;
  signal triangle_n_269 : STD_LOGIC;
  signal triangle_n_270 : STD_LOGIC;
  signal triangle_n_271 : STD_LOGIC;
  signal triangle_n_272 : STD_LOGIC;
  signal triangle_n_273 : STD_LOGIC;
  signal triangle_n_274 : STD_LOGIC;
  signal triangle_n_275 : STD_LOGIC;
  signal triangle_n_276 : STD_LOGIC;
  signal triangle_n_277 : STD_LOGIC;
  signal triangle_n_278 : STD_LOGIC;
  signal triangle_n_279 : STD_LOGIC;
  signal triangle_n_280 : STD_LOGIC;
  signal triangle_n_281 : STD_LOGIC;
  signal triangle_n_282 : STD_LOGIC;
  signal triangle_n_283 : STD_LOGIC;
  signal triangle_n_284 : STD_LOGIC;
  signal triangle_n_285 : STD_LOGIC;
  signal triangle_n_286 : STD_LOGIC;
  signal triangle_n_287 : STD_LOGIC;
  signal triangle_n_288 : STD_LOGIC;
  signal triangle_n_289 : STD_LOGIC;
  signal triangle_n_290 : STD_LOGIC;
  signal triangle_n_291 : STD_LOGIC;
  signal triangle_n_292 : STD_LOGIC;
  signal triangle_n_293 : STD_LOGIC;
  signal triangle_n_97 : STD_LOGIC;
  signal triangle_n_98 : STD_LOGIC;
  signal triangle_n_99 : STD_LOGIC;
  signal vde : STD_LOGIC;
  signal vga_n_1 : STD_LOGIC;
  signal vga_n_10 : STD_LOGIC;
  signal vga_n_100 : STD_LOGIC;
  signal vga_n_101 : STD_LOGIC;
  signal vga_n_102 : STD_LOGIC;
  signal vga_n_105 : STD_LOGIC;
  signal vga_n_106 : STD_LOGIC;
  signal vga_n_107 : STD_LOGIC;
  signal vga_n_108 : STD_LOGIC;
  signal vga_n_109 : STD_LOGIC;
  signal vga_n_11 : STD_LOGIC;
  signal vga_n_110 : STD_LOGIC;
  signal vga_n_111 : STD_LOGIC;
  signal vga_n_112 : STD_LOGIC;
  signal vga_n_113 : STD_LOGIC;
  signal vga_n_114 : STD_LOGIC;
  signal vga_n_115 : STD_LOGIC;
  signal vga_n_116 : STD_LOGIC;
  signal vga_n_117 : STD_LOGIC;
  signal vga_n_118 : STD_LOGIC;
  signal vga_n_119 : STD_LOGIC;
  signal vga_n_12 : STD_LOGIC;
  signal vga_n_120 : STD_LOGIC;
  signal vga_n_121 : STD_LOGIC;
  signal vga_n_122 : STD_LOGIC;
  signal vga_n_123 : STD_LOGIC;
  signal vga_n_124 : STD_LOGIC;
  signal vga_n_125 : STD_LOGIC;
  signal vga_n_126 : STD_LOGIC;
  signal vga_n_127 : STD_LOGIC;
  signal vga_n_128 : STD_LOGIC;
  signal vga_n_129 : STD_LOGIC;
  signal vga_n_13 : STD_LOGIC;
  signal vga_n_130 : STD_LOGIC;
  signal vga_n_131 : STD_LOGIC;
  signal vga_n_132 : STD_LOGIC;
  signal vga_n_133 : STD_LOGIC;
  signal vga_n_134 : STD_LOGIC;
  signal vga_n_135 : STD_LOGIC;
  signal vga_n_136 : STD_LOGIC;
  signal vga_n_137 : STD_LOGIC;
  signal vga_n_138 : STD_LOGIC;
  signal vga_n_139 : STD_LOGIC;
  signal vga_n_14 : STD_LOGIC;
  signal vga_n_140 : STD_LOGIC;
  signal vga_n_141 : STD_LOGIC;
  signal vga_n_142 : STD_LOGIC;
  signal vga_n_143 : STD_LOGIC;
  signal vga_n_144 : STD_LOGIC;
  signal vga_n_145 : STD_LOGIC;
  signal vga_n_146 : STD_LOGIC;
  signal vga_n_147 : STD_LOGIC;
  signal vga_n_148 : STD_LOGIC;
  signal vga_n_149 : STD_LOGIC;
  signal vga_n_15 : STD_LOGIC;
  signal vga_n_150 : STD_LOGIC;
  signal vga_n_151 : STD_LOGIC;
  signal vga_n_152 : STD_LOGIC;
  signal vga_n_153 : STD_LOGIC;
  signal vga_n_154 : STD_LOGIC;
  signal vga_n_155 : STD_LOGIC;
  signal vga_n_156 : STD_LOGIC;
  signal vga_n_158 : STD_LOGIC;
  signal vga_n_16 : STD_LOGIC;
  signal vga_n_17 : STD_LOGIC;
  signal vga_n_18 : STD_LOGIC;
  signal vga_n_20 : STD_LOGIC;
  signal vga_n_21 : STD_LOGIC;
  signal vga_n_22 : STD_LOGIC;
  signal vga_n_23 : STD_LOGIC;
  signal vga_n_24 : STD_LOGIC;
  signal vga_n_25 : STD_LOGIC;
  signal vga_n_26 : STD_LOGIC;
  signal vga_n_27 : STD_LOGIC;
  signal vga_n_28 : STD_LOGIC;
  signal vga_n_29 : STD_LOGIC;
  signal vga_n_3 : STD_LOGIC;
  signal vga_n_30 : STD_LOGIC;
  signal vga_n_31 : STD_LOGIC;
  signal vga_n_32 : STD_LOGIC;
  signal vga_n_33 : STD_LOGIC;
  signal vga_n_34 : STD_LOGIC;
  signal vga_n_35 : STD_LOGIC;
  signal vga_n_36 : STD_LOGIC;
  signal vga_n_38 : STD_LOGIC;
  signal vga_n_39 : STD_LOGIC;
  signal vga_n_4 : STD_LOGIC;
  signal vga_n_40 : STD_LOGIC;
  signal vga_n_41 : STD_LOGIC;
  signal vga_n_42 : STD_LOGIC;
  signal vga_n_43 : STD_LOGIC;
  signal vga_n_44 : STD_LOGIC;
  signal vga_n_45 : STD_LOGIC;
  signal vga_n_46 : STD_LOGIC;
  signal vga_n_47 : STD_LOGIC;
  signal vga_n_48 : STD_LOGIC;
  signal vga_n_49 : STD_LOGIC;
  signal vga_n_5 : STD_LOGIC;
  signal vga_n_50 : STD_LOGIC;
  signal vga_n_51 : STD_LOGIC;
  signal vga_n_52 : STD_LOGIC;
  signal vga_n_53 : STD_LOGIC;
  signal vga_n_6 : STD_LOGIC;
  signal vga_n_7 : STD_LOGIC;
  signal vga_n_8 : STD_LOGIC;
  signal vga_n_86 : STD_LOGIC;
  signal vga_n_87 : STD_LOGIC;
  signal vga_n_88 : STD_LOGIC;
  signal vga_n_89 : STD_LOGIC;
  signal vga_n_9 : STD_LOGIC;
  signal vga_n_90 : STD_LOGIC;
  signal vga_n_91 : STD_LOGIC;
  signal vga_n_92 : STD_LOGIC;
  signal vga_n_93 : STD_LOGIC;
  signal vga_n_94 : STD_LOGIC;
  signal vga_n_95 : STD_LOGIC;
  signal vga_n_96 : STD_LOGIC;
  signal vga_n_97 : STD_LOGIC;
  signal vga_n_98 : STD_LOGIC;
  signal vga_n_99 : STD_LOGIC;
  signal vga_to_hdmi_i_100_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_101_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_102_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_104_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_105_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_106_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_107_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_111_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_112_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_113_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_114_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_115_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_116_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_117_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_118_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_143_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_144_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_145_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_146_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_147_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_148_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_149_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_150_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_15_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_16_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_174_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_174_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_174_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_174_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_175_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_176_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_177_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_178_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_179_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_17_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_180_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_181_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_182_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_184_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_185_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_186_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_187_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_188_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_189_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_18_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_190_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_191_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_194_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_195_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_196_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_197_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_199_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_19_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_200_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_201_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_202_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_204_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_205_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_206_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_207_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_20_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_21_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_224_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_225_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_226_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_228_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_229_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_22_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_230_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_244_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_245_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_246_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_248_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_249_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_24_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_250_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_25_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_263_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_263_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_263_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_263_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_264_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_265_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_266_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_267_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_268_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_269_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_26_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_270_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_271_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_273_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_274_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_275_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_276_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_277_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_278_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_279_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_27_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_280_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_28_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_290_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_296_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_29_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_302_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_30_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_31_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_32_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_32_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_32_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_32_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_33_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_34_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_352_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_352_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_352_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_352_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_353_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_354_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_355_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_356_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_357_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_358_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_359_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_35_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_360_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_362_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_363_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_364_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_366_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_367_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_368_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_36_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_37_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_38_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_39_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_40_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_420_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_420_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_420_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_420_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_421_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_422_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_423_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_424_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_425_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_426_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_427_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_428_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_43_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_44_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_468_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_468_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_468_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_468_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_469_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_46_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_470_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_471_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_472_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_473_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_474_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_475_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_476_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_47_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_49_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_502_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_503_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_504_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_505_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_506_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_507_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_508_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_509_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_50_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_52_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_53_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_54_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_55_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_56_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_57_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_58_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_59_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_64_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_65_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_66_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_67_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_68_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_69_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_70_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_71_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_75_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_75_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_75_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_75_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_76_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_77_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_78_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_79_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_80_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_81_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_82_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_83_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_85_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_86_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_87_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_88_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_89_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_8_n_1 : STD_LOGIC;
  signal vga_to_hdmi_i_8_n_2 : STD_LOGIC;
  signal vga_to_hdmi_i_8_n_3 : STD_LOGIC;
  signal vga_to_hdmi_i_90_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_91_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_92_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_94_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_95_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_96_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_97_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_99_n_0 : STD_LOGIC;
  signal vsync : STD_LOGIC;
  signal yaw : STD_LOGIC;
  signal NLW_vga_to_hdmi_i_174_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_263_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_32_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_352_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_420_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_468_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_75_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vga_to_hdmi_i_8_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of vga_to_hdmi : label is "hdmi_tx_0,hdmi_tx_v1_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of vga_to_hdmi : label is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of vga_to_hdmi : label is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of vga_to_hdmi : label is "hdmi_tx_v1_0,Vivado 2022.2";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of vga_to_hdmi_i_174 : label is 11;
  attribute COMPARATOR_THRESHOLD of vga_to_hdmi_i_263 : label is 11;
  attribute COMPARATOR_THRESHOLD of vga_to_hdmi_i_32 : label is 11;
  attribute COMPARATOR_THRESHOLD of vga_to_hdmi_i_352 : label is 11;
  attribute COMPARATOR_THRESHOLD of vga_to_hdmi_i_420 : label is 11;
  attribute COMPARATOR_THRESHOLD of vga_to_hdmi_i_468 : label is 11;
  attribute COMPARATOR_THRESHOLD of vga_to_hdmi_i_75 : label is 11;
  attribute COMPARATOR_THRESHOLD of vga_to_hdmi_i_8 : label is 11;
begin
clk_wiz0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0
     port map (
      clk_in1 => logic_clk,
      clk_out1 => clk_25MHz,
      clk_out2 => clk_125MHz,
      clk_out3 => clk_100MHz,
      locked => locked,
      reset => vga_n_1
    );
hdmi_text_controller_v1_0_AXI_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_text_controller_v1_0_AXI
     port map (
      axi_aclk => axi_aclk,
      axi_aresetn => axi_aresetn,
      axi_arready => axi_arready,
      axi_arvalid => axi_arvalid,
      axi_awready_reg_0 => axi_awready_reg,
      axi_awvalid => axi_awvalid,
      axi_bready => axi_bready,
      axi_bvalid => axi_bvalid,
      axi_rready => axi_rready,
      axi_rvalid => axi_rvalid,
      axi_wready => axi_wready,
      axi_wvalid => axi_wvalid
    );
triangle: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_triangle_pipeline
     port map (
      B(16) => vga_n_3,
      B(15) => vga_n_4,
      B(14) => vga_n_5,
      B(13) => vga_n_6,
      B(12) => vga_n_7,
      B(11) => vga_n_8,
      B(10) => vga_n_9,
      B(9) => vga_n_10,
      B(8) => vga_n_11,
      B(7) => vga_n_12,
      B(6) => vga_n_13,
      B(5) => vga_n_14,
      B(4) => vga_n_15,
      B(3) => vga_n_16,
      B(2) => vga_n_17,
      B(1) => vga_n_18,
      B(0) => drawX(0),
      CLK => clk_100MHz,
      CO(0) => triangle_n_97,
      DI(0) => DI(0),
      E(0) => yaw,
      O(2) => vga_n_112,
      O(1) => vga_n_113,
      O(0) => vga_n_114,
      Q(1) => drawY(6),
      Q(0) => drawY(0),
      S(3) => triangle_n_111,
      S(2) => triangle_n_112,
      S(1) => triangle_n_113,
      S(0) => triangle_n_114,
      blue(0) => blue(0),
      green(0) => green(0),
      \green3__9\(30 downto 0) => \green3__9\(63 downto 33),
      p_3_in(29 downto 0) => p_3_in(29 downto 0),
      p_4_in(29 downto 0) => p_4_in(29 downto 0),
      p_5_in(29 downto 0) => p_5_in(29 downto 0),
      raw_reset => raw_reset,
      red(0) => red(0),
      \red4__10_0\(3) => triangle_n_287,
      \red4__10_0\(2) => triangle_n_288,
      \red4__10_0\(1) => triangle_n_289,
      \red4__10_0\(0) => triangle_n_290,
      \red4__10_1\(2) => triangle_n_291,
      \red4__10_1\(1) => triangle_n_292,
      \red4__10_1\(0) => triangle_n_293,
      \red4__18_0\(3) => triangle_n_230,
      \red4__18_0\(2) => triangle_n_231,
      \red4__18_0\(1) => triangle_n_232,
      \red4__18_0\(0) => triangle_n_233,
      \red4__18_1\(3) => triangle_n_267,
      \red4__18_1\(2) => triangle_n_268,
      \red4__18_1\(1) => triangle_n_269,
      \red4__18_1\(0) => triangle_n_270,
      \red4__18_2\(3) => triangle_n_271,
      \red4__18_2\(2) => triangle_n_272,
      \red4__18_2\(1) => triangle_n_273,
      \red4__18_2\(0) => triangle_n_274,
      \red4__18_3\(3) => triangle_n_275,
      \red4__18_3\(2) => triangle_n_276,
      \red4__18_3\(1) => triangle_n_277,
      \red4__18_3\(0) => triangle_n_278,
      \red4__18_4\(3) => triangle_n_279,
      \red4__18_4\(2) => triangle_n_280,
      \red4__18_4\(1) => triangle_n_281,
      \red4__18_4\(0) => triangle_n_282,
      \red4__18_5\(3) => triangle_n_283,
      \red4__18_5\(2) => triangle_n_284,
      \red4__18_5\(1) => triangle_n_285,
      \red4__18_5\(0) => triangle_n_286,
      \red4__19\(30 downto 0) => \red4__19\(63 downto 33),
      red5(63 downto 0) => red5(63 downto 0),
      \red6__0_0\(15) => vga_n_38,
      \red6__0_0\(14) => vga_n_39,
      \red6__0_0\(13) => vga_n_40,
      \red6__0_0\(12) => vga_n_41,
      \red6__0_0\(11) => vga_n_42,
      \red6__0_0\(10) => vga_n_43,
      \red6__0_0\(9) => vga_n_44,
      \red6__0_0\(8) => vga_n_45,
      \red6__0_0\(7) => vga_n_46,
      \red6__0_0\(6) => vga_n_47,
      \red6__0_0\(5) => vga_n_48,
      \red6__0_0\(4) => vga_n_49,
      \red6__0_0\(3) => vga_n_50,
      \red6__0_0\(2) => vga_n_51,
      \red6__0_0\(1) => vga_n_52,
      \red6__0_0\(0) => vga_n_53,
      \red6__11_0\(6) => vga_n_115,
      \red6__11_0\(5) => vga_n_116,
      \red6__11_0\(4) => vga_n_117,
      \red6__11_0\(3) => vga_n_118,
      \red6__11_0\(2) => vga_n_119,
      \red6__11_0\(1) => vga_n_120,
      \red6__11_0\(0) => vga_n_121,
      \red6__11_i_10\(3) => triangle_n_137,
      \red6__11_i_10\(2) => triangle_n_138,
      \red6__11_i_10\(1) => triangle_n_139,
      \red6__11_i_10\(0) => triangle_n_140,
      \red6__11_i_13\(3) => triangle_n_141,
      \red6__11_i_13\(2) => triangle_n_142,
      \red6__11_i_13\(1) => triangle_n_143,
      \red6__11_i_13\(0) => triangle_n_144,
      \red6__11_i_18\(3) => triangle_n_145,
      \red6__11_i_18\(2) => triangle_n_146,
      \red6__11_i_18\(1) => triangle_n_147,
      \red6__11_i_18\(0) => triangle_n_148,
      \red6__11_i_23\(3) => triangle_n_149,
      \red6__11_i_23\(2) => triangle_n_150,
      \red6__11_i_23\(1) => triangle_n_151,
      \red6__11_i_23\(0) => triangle_n_152,
      \red6__11_i_28\(3) => triangle_n_153,
      \red6__11_i_28\(2) => triangle_n_154,
      \red6__11_i_28\(1) => triangle_n_155,
      \red6__11_i_28\(0) => triangle_n_156,
      \red6__13_0\(2) => vga_n_122,
      \red6__13_0\(1) => vga_n_123,
      \red6__13_0\(0) => vga_n_124,
      \red6__13_i_4\(1) => triangle_n_157,
      \red6__13_i_4\(0) => triangle_n_158,
      \red6__15_0\(16) => vga_n_20,
      \red6__15_0\(15) => vga_n_21,
      \red6__15_0\(14) => vga_n_22,
      \red6__15_0\(13) => vga_n_23,
      \red6__15_0\(12) => vga_n_24,
      \red6__15_0\(11) => vga_n_25,
      \red6__15_0\(10) => vga_n_26,
      \red6__15_0\(9) => vga_n_27,
      \red6__15_0\(8) => vga_n_28,
      \red6__15_0\(7) => vga_n_29,
      \red6__15_0\(6) => vga_n_30,
      \red6__15_0\(5) => vga_n_31,
      \red6__15_0\(4) => vga_n_32,
      \red6__15_0\(3) => vga_n_33,
      \red6__15_0\(2) => vga_n_34,
      \red6__15_0\(1) => vga_n_35,
      \red6__15_0\(0) => vga_n_36,
      \red6__15_i_11\(3) => triangle_n_195,
      \red6__15_i_11\(2) => triangle_n_196,
      \red6__15_i_11\(1) => triangle_n_197,
      \red6__15_i_11\(0) => triangle_n_198,
      \red6__15_i_14\(3) => triangle_n_159,
      \red6__15_i_14\(2) => triangle_n_160,
      \red6__15_i_14\(1) => triangle_n_161,
      \red6__15_i_14\(0) => triangle_n_162,
      \red6__15_i_14_0\(3) => triangle_n_191,
      \red6__15_i_14_0\(2) => triangle_n_192,
      \red6__15_i_14_0\(1) => triangle_n_193,
      \red6__15_i_14_0\(0) => triangle_n_194,
      \red6__15_i_19\(3) => triangle_n_163,
      \red6__15_i_19\(2) => triangle_n_164,
      \red6__15_i_19\(1) => triangle_n_165,
      \red6__15_i_19\(0) => triangle_n_166,
      \red6__15_i_19_0\(3) => triangle_n_187,
      \red6__15_i_19_0\(2) => triangle_n_188,
      \red6__15_i_19_0\(1) => triangle_n_189,
      \red6__15_i_19_0\(0) => triangle_n_190,
      \red6__15_i_24\(3) => triangle_n_167,
      \red6__15_i_24\(2) => triangle_n_168,
      \red6__15_i_24\(1) => triangle_n_169,
      \red6__15_i_24\(0) => triangle_n_170,
      \red6__15_i_24_0\(3) => triangle_n_183,
      \red6__15_i_24_0\(2) => triangle_n_184,
      \red6__15_i_24_0\(1) => triangle_n_185,
      \red6__15_i_24_0\(0) => triangle_n_186,
      \red6__15_i_29\(3) => triangle_n_171,
      \red6__15_i_29\(2) => triangle_n_172,
      \red6__15_i_29\(1) => triangle_n_173,
      \red6__15_i_29\(0) => triangle_n_174,
      \red6__15_i_29_0\(3) => triangle_n_179,
      \red6__15_i_29_0\(2) => triangle_n_180,
      \red6__15_i_29_0\(1) => triangle_n_181,
      \red6__15_i_29_0\(0) => triangle_n_182,
      \red6__16_0\(15) => vga_n_125,
      \red6__16_0\(14) => vga_n_126,
      \red6__16_0\(13) => vga_n_127,
      \red6__16_0\(12) => vga_n_128,
      \red6__16_0\(11) => vga_n_129,
      \red6__16_0\(10) => vga_n_130,
      \red6__16_0\(9) => vga_n_131,
      \red6__16_0\(8) => vga_n_132,
      \red6__16_0\(7) => vga_n_133,
      \red6__16_0\(6) => vga_n_134,
      \red6__16_0\(5) => vga_n_135,
      \red6__16_0\(4) => vga_n_136,
      \red6__16_0\(3) => vga_n_137,
      \red6__16_0\(2) => vga_n_138,
      \red6__16_0\(1) => vga_n_139,
      \red6__16_0\(0) => vga_n_140,
      \red6__17_i_4\(1) => triangle_n_175,
      \red6__17_i_4\(0) => triangle_n_176,
      \red6__17_i_4_0\(1) => triangle_n_177,
      \red6__17_i_4_0\(0) => triangle_n_178,
      \red6__17_i_67\(30 downto 0) => \red6__17_i_67\(30 downto 0),
      \red6__19_0\(16) => vga_n_86,
      \red6__19_0\(15) => vga_n_87,
      \red6__19_0\(14) => vga_n_88,
      \red6__19_0\(13) => vga_n_89,
      \red6__19_0\(12) => vga_n_90,
      \red6__19_0\(11) => vga_n_91,
      \red6__19_0\(10) => vga_n_92,
      \red6__19_0\(9) => vga_n_93,
      \red6__19_0\(8) => vga_n_94,
      \red6__19_0\(7) => vga_n_95,
      \red6__19_0\(6) => vga_n_96,
      \red6__19_0\(5) => vga_n_97,
      \red6__19_0\(4) => vga_n_98,
      \red6__19_0\(3) => vga_n_99,
      \red6__19_0\(2) => vga_n_100,
      \red6__19_0\(1) => vga_n_101,
      \red6__19_0\(0) => vga_n_102,
      \red6__20_0\(15) => vga_n_141,
      \red6__20_0\(14) => vga_n_142,
      \red6__20_0\(13) => vga_n_143,
      \red6__20_0\(12) => vga_n_144,
      \red6__20_0\(11) => vga_n_145,
      \red6__20_0\(10) => vga_n_146,
      \red6__20_0\(9) => vga_n_147,
      \red6__20_0\(8) => vga_n_148,
      \red6__20_0\(7) => vga_n_149,
      \red6__20_0\(6) => vga_n_150,
      \red6__20_0\(5) => vga_n_151,
      \red6__20_0\(4) => vga_n_152,
      \red6__20_0\(3) => vga_n_153,
      \red6__20_0\(2) => vga_n_154,
      \red6__20_0\(1) => vga_n_155,
      \red6__20_0\(0) => vga_n_156,
      \red6__7_0\(6) => vga_n_105,
      \red6__7_0\(5) => vga_n_106,
      \red6__7_0\(4) => vga_n_107,
      \red6__7_0\(3) => vga_n_108,
      \red6__7_0\(2) => vga_n_109,
      \red6__7_0\(1) => vga_n_110,
      \red6__7_0\(0) => vga_n_111,
      \red6__7_1\(0) => drawX(6),
      \red6__7_i_10\(3) => triangle_n_115,
      \red6__7_i_10\(2) => triangle_n_116,
      \red6__7_i_10\(1) => triangle_n_117,
      \red6__7_i_10\(0) => triangle_n_118,
      \red6__7_i_13\(3) => triangle_n_119,
      \red6__7_i_13\(2) => triangle_n_120,
      \red6__7_i_13\(1) => triangle_n_121,
      \red6__7_i_13\(0) => triangle_n_122,
      \red6__7_i_18\(3) => triangle_n_123,
      \red6__7_i_18\(2) => triangle_n_124,
      \red6__7_i_18\(1) => triangle_n_125,
      \red6__7_i_18\(0) => triangle_n_126,
      \red6__7_i_23\(3) => triangle_n_127,
      \red6__7_i_23\(2) => triangle_n_128,
      \red6__7_i_23\(1) => triangle_n_129,
      \red6__7_i_23\(0) => triangle_n_130,
      \red6__7_i_28\(3) => triangle_n_131,
      \red6__7_i_28\(2) => triangle_n_132,
      \red6__7_i_28\(1) => triangle_n_133,
      \red6__7_i_28\(0) => triangle_n_134,
      \red6__9_i_27\(0) => CO(0),
      \red6__9_i_4\(1) => triangle_n_135,
      \red6__9_i_4\(0) => triangle_n_136,
      red7(31 downto 0) => red7(32 downto 1),
      screen_restart_delayed => screen_restart_delayed,
      screen_restart_delayed_reg_0 => vga_n_158,
      \srl[23].srl16_i\(3) => vga_to_hdmi_i_15_n_0,
      \srl[23].srl16_i\(2) => vga_to_hdmi_i_16_n_0,
      \srl[23].srl16_i\(1) => vga_to_hdmi_i_17_n_0,
      \srl[23].srl16_i\(0) => vga_to_hdmi_i_18_n_0,
      \srl[23].srl16_i_0\(3) => vga_to_hdmi_i_19_n_0,
      \srl[23].srl16_i_0\(2) => vga_to_hdmi_i_20_n_0,
      \srl[23].srl16_i_0\(1) => vga_to_hdmi_i_21_n_0,
      \srl[23].srl16_i_0\(0) => vga_to_hdmi_i_22_n_0,
      \srl[23].srl16_i_1\(3) => vga_to_hdmi_i_24_n_0,
      \srl[23].srl16_i_1\(2) => vga_to_hdmi_i_25_n_0,
      \srl[23].srl16_i_1\(1) => vga_to_hdmi_i_26_n_0,
      \srl[23].srl16_i_1\(0) => vga_to_hdmi_i_27_n_0,
      \srl[23].srl16_i_2\(3) => vga_to_hdmi_i_28_n_0,
      \srl[23].srl16_i_2\(2) => vga_to_hdmi_i_29_n_0,
      \srl[23].srl16_i_2\(1) => vga_to_hdmi_i_30_n_0,
      \srl[23].srl16_i_2\(0) => vga_to_hdmi_i_31_n_0,
      \srl[39].srl16_i\(1) => vga_to_hdmi_i_46_n_0,
      \srl[39].srl16_i\(0) => vga_to_hdmi_i_47_n_0,
      \srl[39].srl16_i_0\(1) => vga_to_hdmi_i_43_n_0,
      \srl[39].srl16_i_0\(0) => vga_to_hdmi_i_44_n_0,
      \srl[39].srl16_i_1\(1) => vga_to_hdmi_i_49_n_0,
      \srl[39].srl16_i_1\(0) => vga_to_hdmi_i_50_n_0,
      \srl[39].srl16_i_2\(0) => \p_0_in__0\,
      vga_to_hdmi_i_103_0(0) => vga_to_hdmi_i_302_n_0,
      vga_to_hdmi_i_10_0(3) => vga_to_hdmi_i_94_n_0,
      vga_to_hdmi_i_10_0(2) => vga_to_hdmi_i_95_n_0,
      vga_to_hdmi_i_10_0(1) => vga_to_hdmi_i_96_n_0,
      vga_to_hdmi_i_10_0(0) => vga_to_hdmi_i_97_n_0,
      vga_to_hdmi_i_11_0(3) => vga_to_hdmi_i_99_n_0,
      vga_to_hdmi_i_11_0(2) => vga_to_hdmi_i_100_n_0,
      vga_to_hdmi_i_11_0(1) => vga_to_hdmi_i_101_n_0,
      vga_to_hdmi_i_11_0(0) => vga_to_hdmi_i_102_n_0,
      vga_to_hdmi_i_12_0(3) => vga_to_hdmi_i_104_n_0,
      vga_to_hdmi_i_12_0(2) => vga_to_hdmi_i_105_n_0,
      vga_to_hdmi_i_12_0(1) => vga_to_hdmi_i_106_n_0,
      vga_to_hdmi_i_12_0(0) => vga_to_hdmi_i_107_n_0,
      vga_to_hdmi_i_14_0(3) => vga_to_hdmi_i_111_n_0,
      vga_to_hdmi_i_14_0(2) => vga_to_hdmi_i_112_n_0,
      vga_to_hdmi_i_14_0(1) => vga_to_hdmi_i_113_n_0,
      vga_to_hdmi_i_14_0(0) => vga_to_hdmi_i_114_n_0,
      vga_to_hdmi_i_14_1(3) => vga_to_hdmi_i_115_n_0,
      vga_to_hdmi_i_14_1(2) => vga_to_hdmi_i_116_n_0,
      vga_to_hdmi_i_14_1(1) => vga_to_hdmi_i_117_n_0,
      vga_to_hdmi_i_14_1(0) => vga_to_hdmi_i_118_n_0,
      vga_to_hdmi_i_183_0(2) => vga_to_hdmi_i_362_n_0,
      vga_to_hdmi_i_183_0(1) => vga_to_hdmi_i_363_n_0,
      vga_to_hdmi_i_183_0(0) => vga_to_hdmi_i_364_n_0,
      vga_to_hdmi_i_183_1(2) => vga_to_hdmi_i_366_n_0,
      vga_to_hdmi_i_183_1(1) => vga_to_hdmi_i_367_n_0,
      vga_to_hdmi_i_183_1(0) => vga_to_hdmi_i_368_n_0,
      vga_to_hdmi_i_23_0(3) => vga_to_hdmi_i_143_n_0,
      vga_to_hdmi_i_23_0(2) => vga_to_hdmi_i_144_n_0,
      vga_to_hdmi_i_23_0(1) => vga_to_hdmi_i_145_n_0,
      vga_to_hdmi_i_23_0(0) => vga_to_hdmi_i_146_n_0,
      vga_to_hdmi_i_23_1(3) => vga_to_hdmi_i_147_n_0,
      vga_to_hdmi_i_23_1(2) => vga_to_hdmi_i_148_n_0,
      vga_to_hdmi_i_23_1(1) => vga_to_hdmi_i_149_n_0,
      vga_to_hdmi_i_23_1(0) => vga_to_hdmi_i_150_n_0,
      vga_to_hdmi_i_41_0(3) => vga_to_hdmi_i_184_n_0,
      vga_to_hdmi_i_41_0(2) => vga_to_hdmi_i_185_n_0,
      vga_to_hdmi_i_41_0(1) => vga_to_hdmi_i_186_n_0,
      vga_to_hdmi_i_41_0(0) => vga_to_hdmi_i_187_n_0,
      vga_to_hdmi_i_41_1(3) => vga_to_hdmi_i_188_n_0,
      vga_to_hdmi_i_41_1(2) => vga_to_hdmi_i_189_n_0,
      vga_to_hdmi_i_41_1(1) => vga_to_hdmi_i_190_n_0,
      vga_to_hdmi_i_41_1(0) => vga_to_hdmi_i_191_n_0,
      vga_to_hdmi_i_42_0(3) => vga_to_hdmi_i_194_n_0,
      vga_to_hdmi_i_42_0(2) => vga_to_hdmi_i_195_n_0,
      vga_to_hdmi_i_42_0(1) => vga_to_hdmi_i_196_n_0,
      vga_to_hdmi_i_42_0(0) => vga_to_hdmi_i_197_n_0,
      vga_to_hdmi_i_45_0(3) => vga_to_hdmi_i_199_n_0,
      vga_to_hdmi_i_45_0(2) => vga_to_hdmi_i_200_n_0,
      vga_to_hdmi_i_45_0(1) => vga_to_hdmi_i_201_n_0,
      vga_to_hdmi_i_45_0(0) => vga_to_hdmi_i_202_n_0,
      vga_to_hdmi_i_48_0(3) => vga_to_hdmi_i_204_n_0,
      vga_to_hdmi_i_48_0(2) => vga_to_hdmi_i_205_n_0,
      vga_to_hdmi_i_48_0(1) => vga_to_hdmi_i_206_n_0,
      vga_to_hdmi_i_48_0(0) => vga_to_hdmi_i_207_n_0,
      vga_to_hdmi_i_51_0(2) => vga_to_hdmi_i_224_n_0,
      vga_to_hdmi_i_51_0(1) => vga_to_hdmi_i_225_n_0,
      vga_to_hdmi_i_51_0(0) => vga_to_hdmi_i_226_n_0,
      vga_to_hdmi_i_51_1(2) => vga_to_hdmi_i_228_n_0,
      vga_to_hdmi_i_51_1(1) => vga_to_hdmi_i_229_n_0,
      vga_to_hdmi_i_51_1(0) => vga_to_hdmi_i_230_n_0,
      vga_to_hdmi_i_63_0(2) => vga_to_hdmi_i_244_n_0,
      vga_to_hdmi_i_63_0(1) => vga_to_hdmi_i_245_n_0,
      vga_to_hdmi_i_63_0(0) => vga_to_hdmi_i_246_n_0,
      vga_to_hdmi_i_63_1(2) => vga_to_hdmi_i_248_n_0,
      vga_to_hdmi_i_63_1(1) => vga_to_hdmi_i_249_n_0,
      vga_to_hdmi_i_63_1(0) => vga_to_hdmi_i_250_n_0,
      vga_to_hdmi_i_6_0(3) => vga_to_hdmi_i_52_n_0,
      vga_to_hdmi_i_6_0(2) => vga_to_hdmi_i_53_n_0,
      vga_to_hdmi_i_6_0(1) => vga_to_hdmi_i_54_n_0,
      vga_to_hdmi_i_6_0(0) => vga_to_hdmi_i_55_n_0,
      vga_to_hdmi_i_6_1(3) => vga_to_hdmi_i_56_n_0,
      vga_to_hdmi_i_6_1(2) => vga_to_hdmi_i_57_n_0,
      vga_to_hdmi_i_6_1(1) => vga_to_hdmi_i_58_n_0,
      vga_to_hdmi_i_6_1(0) => vga_to_hdmi_i_59_n_0,
      vga_to_hdmi_i_7_0(3) => vga_to_hdmi_i_64_n_0,
      vga_to_hdmi_i_7_0(2) => vga_to_hdmi_i_65_n_0,
      vga_to_hdmi_i_7_0(1) => vga_to_hdmi_i_66_n_0,
      vga_to_hdmi_i_7_0(0) => vga_to_hdmi_i_67_n_0,
      vga_to_hdmi_i_7_1(3) => vga_to_hdmi_i_68_n_0,
      vga_to_hdmi_i_7_1(2) => vga_to_hdmi_i_69_n_0,
      vga_to_hdmi_i_7_1(1) => vga_to_hdmi_i_70_n_0,
      vga_to_hdmi_i_7_1(0) => vga_to_hdmi_i_71_n_0,
      vga_to_hdmi_i_84_0(3) => vga_to_hdmi_i_273_n_0,
      vga_to_hdmi_i_84_0(2) => vga_to_hdmi_i_274_n_0,
      vga_to_hdmi_i_84_0(1) => vga_to_hdmi_i_275_n_0,
      vga_to_hdmi_i_84_0(0) => vga_to_hdmi_i_276_n_0,
      vga_to_hdmi_i_84_1(3) => vga_to_hdmi_i_277_n_0,
      vga_to_hdmi_i_84_1(2) => vga_to_hdmi_i_278_n_0,
      vga_to_hdmi_i_84_1(1) => vga_to_hdmi_i_279_n_0,
      vga_to_hdmi_i_84_1(0) => vga_to_hdmi_i_280_n_0,
      vga_to_hdmi_i_93_0(0) => vga_to_hdmi_i_290_n_0,
      vga_to_hdmi_i_98_0(0) => vga_to_hdmi_i_296_n_0,
      vga_to_hdmi_i_9_0(3) => vga_to_hdmi_i_85_n_0,
      vga_to_hdmi_i_9_0(2) => vga_to_hdmi_i_86_n_0,
      vga_to_hdmi_i_9_0(1) => vga_to_hdmi_i_87_n_0,
      vga_to_hdmi_i_9_0(0) => vga_to_hdmi_i_88_n_0,
      vga_to_hdmi_i_9_1(3) => vga_to_hdmi_i_89_n_0,
      vga_to_hdmi_i_9_1(2) => vga_to_hdmi_i_90_n_0,
      vga_to_hdmi_i_9_1(1) => vga_to_hdmi_i_91_n_0,
      vga_to_hdmi_i_9_1(0) => vga_to_hdmi_i_92_n_0,
      \yaw_reg[6]_0\(0) => triangle_n_100,
      \yaw_reg[6]_1\(1) => triangle_n_101,
      \yaw_reg[6]_1\(0) => triangle_n_102,
      \yaw_reg[6]_2\(0) => triangle_n_265,
      \yaw_reg[6]_3\(0) => triangle_n_266,
      \yaw_reg[7]_0\(0) => O(0),
      \yaw_reg[7]_1\(1) => triangle_n_98,
      \yaw_reg[7]_1\(0) => triangle_n_99,
      \yaw_reg[7]_2\(0) => cos_yaw(14),
      \yaw_reg[7]_3\(1 downto 0) => \yaw_reg[7]\(1 downto 0),
      \yaw_reg[7]_4\(1 downto 0) => \yaw_reg[7]_0\(1 downto 0),
      \yaw_reg[7]_5\(0) => \yaw_reg[7]_1\(0),
      \yaw_reg[7]_6\(0) => \yaw_reg[7]_2\(0)
    );
vga: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_controller
     port map (
      AR(0) => vga_n_1,
      B(16) => vga_n_3,
      B(15) => vga_n_4,
      B(14) => vga_n_5,
      B(13) => vga_n_6,
      B(12) => vga_n_7,
      B(11) => vga_n_8,
      B(10) => vga_n_9,
      B(9) => vga_n_10,
      B(8) => vga_n_11,
      B(7) => vga_n_12,
      B(6) => vga_n_13,
      B(5) => vga_n_14,
      B(4) => vga_n_15,
      B(3) => vga_n_16,
      B(2) => vga_n_17,
      B(1) => vga_n_18,
      B(0) => drawX(0),
      CLK => clk_25MHz,
      CO(0) => triangle_n_97,
      E(0) => yaw,
      O(2) => vga_n_112,
      O(1) => vga_n_113,
      O(0) => vga_n_114,
      Q(0) => drawX(6),
      S(3) => triangle_n_111,
      S(2) => triangle_n_112,
      S(1) => triangle_n_113,
      S(0) => triangle_n_114,
      \hc_reg[7]_0\(6) => vga_n_105,
      \hc_reg[7]_0\(5) => vga_n_106,
      \hc_reg[7]_0\(4) => vga_n_107,
      \hc_reg[7]_0\(3) => vga_n_108,
      \hc_reg[7]_0\(2) => vga_n_109,
      \hc_reg[7]_0\(1) => vga_n_110,
      \hc_reg[7]_0\(0) => vga_n_111,
      hsync => hsync,
      p_3_in(7 downto 0) => p_3_in(7 downto 0),
      p_4_in(7 downto 0) => p_4_in(7 downto 0),
      p_5_in(7 downto 0) => p_5_in(7 downto 0),
      raw_reset => raw_reset,
      raw_reset_0 => vga_n_158,
      red6(1) => triangle_n_177,
      red6(0) => triangle_n_178,
      red6_0(3) => triangle_n_179,
      red6_0(2) => triangle_n_180,
      red6_0(1) => triangle_n_181,
      red6_0(0) => triangle_n_182,
      \red6__0\(3) => triangle_n_183,
      \red6__0\(2) => triangle_n_184,
      \red6__0\(1) => triangle_n_185,
      \red6__0\(0) => triangle_n_186,
      \red6__0_0\(3) => triangle_n_187,
      \red6__0_0\(2) => triangle_n_188,
      \red6__0_0\(1) => triangle_n_189,
      \red6__0_0\(0) => triangle_n_190,
      \red6__0_1\(3) => triangle_n_191,
      \red6__0_1\(2) => triangle_n_192,
      \red6__0_1\(1) => triangle_n_193,
      \red6__0_1\(0) => triangle_n_194,
      \red6__0_2\(3) => triangle_n_195,
      \red6__0_2\(2) => triangle_n_196,
      \red6__0_2\(1) => triangle_n_197,
      \red6__0_2\(0) => triangle_n_198,
      \red6__0_i_2_0\(15) => vga_n_38,
      \red6__0_i_2_0\(14) => vga_n_39,
      \red6__0_i_2_0\(13) => vga_n_40,
      \red6__0_i_2_0\(12) => vga_n_41,
      \red6__0_i_2_0\(11) => vga_n_42,
      \red6__0_i_2_0\(10) => vga_n_43,
      \red6__0_i_2_0\(9) => vga_n_44,
      \red6__0_i_2_0\(8) => vga_n_45,
      \red6__0_i_2_0\(7) => vga_n_46,
      \red6__0_i_2_0\(6) => vga_n_47,
      \red6__0_i_2_0\(5) => vga_n_48,
      \red6__0_i_2_0\(4) => vga_n_49,
      \red6__0_i_2_0\(3) => vga_n_50,
      \red6__0_i_2_0\(2) => vga_n_51,
      \red6__0_i_2_0\(1) => vga_n_52,
      \red6__0_i_2_0\(0) => vga_n_53,
      \red6__11\(0) => triangle_n_266,
      \red6__15\(1) => triangle_n_157,
      \red6__15\(0) => triangle_n_158,
      \red6__15_0\(3) => triangle_n_153,
      \red6__15_0\(2) => triangle_n_154,
      \red6__15_0\(1) => triangle_n_155,
      \red6__15_0\(0) => triangle_n_156,
      \red6__15_i_37\(16) => vga_n_20,
      \red6__15_i_37\(15) => vga_n_21,
      \red6__15_i_37\(14) => vga_n_22,
      \red6__15_i_37\(13) => vga_n_23,
      \red6__15_i_37\(12) => vga_n_24,
      \red6__15_i_37\(11) => vga_n_25,
      \red6__15_i_37\(10) => vga_n_26,
      \red6__15_i_37\(9) => vga_n_27,
      \red6__15_i_37\(8) => vga_n_28,
      \red6__15_i_37\(7) => vga_n_29,
      \red6__15_i_37\(6) => vga_n_30,
      \red6__15_i_37\(5) => vga_n_31,
      \red6__15_i_37\(4) => vga_n_32,
      \red6__15_i_37\(3) => vga_n_33,
      \red6__15_i_37\(2) => vga_n_34,
      \red6__15_i_37\(1) => vga_n_35,
      \red6__15_i_37\(0) => vga_n_36,
      \red6__16\(3) => triangle_n_149,
      \red6__16\(2) => triangle_n_150,
      \red6__16\(1) => triangle_n_151,
      \red6__16\(0) => triangle_n_152,
      \red6__16_0\(3) => triangle_n_145,
      \red6__16_0\(2) => triangle_n_146,
      \red6__16_0\(1) => triangle_n_147,
      \red6__16_0\(0) => triangle_n_148,
      \red6__16_1\(3) => triangle_n_141,
      \red6__16_1\(2) => triangle_n_142,
      \red6__16_1\(1) => triangle_n_143,
      \red6__16_1\(0) => triangle_n_144,
      \red6__16_2\(3) => triangle_n_137,
      \red6__16_2\(2) => triangle_n_138,
      \red6__16_2\(1) => triangle_n_139,
      \red6__16_2\(0) => triangle_n_140,
      \red6__16_i_2_0\(15) => vga_n_125,
      \red6__16_i_2_0\(14) => vga_n_126,
      \red6__16_i_2_0\(13) => vga_n_127,
      \red6__16_i_2_0\(12) => vga_n_128,
      \red6__16_i_2_0\(11) => vga_n_129,
      \red6__16_i_2_0\(10) => vga_n_130,
      \red6__16_i_2_0\(9) => vga_n_131,
      \red6__16_i_2_0\(8) => vga_n_132,
      \red6__16_i_2_0\(7) => vga_n_133,
      \red6__16_i_2_0\(6) => vga_n_134,
      \red6__16_i_2_0\(5) => vga_n_135,
      \red6__16_i_2_0\(4) => vga_n_136,
      \red6__16_i_2_0\(3) => vga_n_137,
      \red6__16_i_2_0\(2) => vga_n_138,
      \red6__16_i_2_0\(1) => vga_n_139,
      \red6__16_i_2_0\(0) => vga_n_140,
      \red6__19\(1) => triangle_n_135,
      \red6__19\(0) => triangle_n_136,
      \red6__19_0\(3) => triangle_n_131,
      \red6__19_0\(2) => triangle_n_132,
      \red6__19_0\(1) => triangle_n_133,
      \red6__19_0\(0) => triangle_n_134,
      \red6__19_i_32\(16) => vga_n_86,
      \red6__19_i_32\(15) => vga_n_87,
      \red6__19_i_32\(14) => vga_n_88,
      \red6__19_i_32\(13) => vga_n_89,
      \red6__19_i_32\(12) => vga_n_90,
      \red6__19_i_32\(11) => vga_n_91,
      \red6__19_i_32\(10) => vga_n_92,
      \red6__19_i_32\(9) => vga_n_93,
      \red6__19_i_32\(8) => vga_n_94,
      \red6__19_i_32\(7) => vga_n_95,
      \red6__19_i_32\(6) => vga_n_96,
      \red6__19_i_32\(5) => vga_n_97,
      \red6__19_i_32\(4) => vga_n_98,
      \red6__19_i_32\(3) => vga_n_99,
      \red6__19_i_32\(2) => vga_n_100,
      \red6__19_i_32\(1) => vga_n_101,
      \red6__19_i_32\(0) => vga_n_102,
      \red6__20\(3) => triangle_n_127,
      \red6__20\(2) => triangle_n_128,
      \red6__20\(1) => triangle_n_129,
      \red6__20\(0) => triangle_n_130,
      \red6__20_0\(3) => triangle_n_123,
      \red6__20_0\(2) => triangle_n_124,
      \red6__20_0\(1) => triangle_n_125,
      \red6__20_0\(0) => triangle_n_126,
      \red6__20_1\(3) => triangle_n_119,
      \red6__20_1\(2) => triangle_n_120,
      \red6__20_1\(1) => triangle_n_121,
      \red6__20_1\(0) => triangle_n_122,
      \red6__20_2\(3) => triangle_n_115,
      \red6__20_2\(2) => triangle_n_116,
      \red6__20_2\(1) => triangle_n_117,
      \red6__20_2\(0) => triangle_n_118,
      \red6__20_i_2_0\(15) => vga_n_141,
      \red6__20_i_2_0\(14) => vga_n_142,
      \red6__20_i_2_0\(13) => vga_n_143,
      \red6__20_i_2_0\(12) => vga_n_144,
      \red6__20_i_2_0\(11) => vga_n_145,
      \red6__20_i_2_0\(10) => vga_n_146,
      \red6__20_i_2_0\(9) => vga_n_147,
      \red6__20_i_2_0\(8) => vga_n_148,
      \red6__20_i_2_0\(7) => vga_n_149,
      \red6__20_i_2_0\(6) => vga_n_150,
      \red6__20_i_2_0\(5) => vga_n_151,
      \red6__20_i_2_0\(4) => vga_n_152,
      \red6__20_i_2_0\(3) => vga_n_153,
      \red6__20_i_2_0\(2) => vga_n_154,
      \red6__20_i_2_0\(1) => vga_n_155,
      \red6__20_i_2_0\(0) => vga_n_156,
      \red6__3\(1) => triangle_n_175,
      \red6__3\(0) => triangle_n_176,
      \red6__3_0\(3) => triangle_n_171,
      \red6__3_0\(2) => triangle_n_172,
      \red6__3_0\(1) => triangle_n_173,
      \red6__3_0\(0) => triangle_n_174,
      \red6__4\(3) => triangle_n_167,
      \red6__4\(2) => triangle_n_168,
      \red6__4\(1) => triangle_n_169,
      \red6__4\(0) => triangle_n_170,
      \red6__4_0\(3) => triangle_n_163,
      \red6__4_0\(2) => triangle_n_164,
      \red6__4_0\(1) => triangle_n_165,
      \red6__4_0\(0) => triangle_n_166,
      \red6__4_1\(3) => triangle_n_159,
      \red6__4_1\(2) => triangle_n_160,
      \red6__4_1\(1) => triangle_n_161,
      \red6__4_1\(0) => triangle_n_162,
      \red6__7\(0) => triangle_n_265,
      \red6__7_0\(0) => cos_yaw(14),
      \red6__7_1\(1) => triangle_n_98,
      \red6__7_1\(0) => triangle_n_99,
      \red6__9\(0) => triangle_n_100,
      \red6__9_0\(1) => triangle_n_101,
      \red6__9_0\(0) => triangle_n_102,
      red7(31 downto 0) => red7(32 downto 1),
      screen_restart_delayed => screen_restart_delayed,
      \vc_reg[6]_0\(1) => drawY(6),
      \vc_reg[6]_0\(0) => drawY(0),
      \vc_reg[7]_0\(6) => vga_n_115,
      \vc_reg[7]_0\(5) => vga_n_116,
      \vc_reg[7]_0\(4) => vga_n_117,
      \vc_reg[7]_0\(3) => vga_n_118,
      \vc_reg[7]_0\(2) => vga_n_119,
      \vc_reg[7]_0\(1) => vga_n_120,
      \vc_reg[7]_0\(0) => vga_n_121,
      \vc_reg[9]_0\(2) => vga_n_122,
      \vc_reg[9]_0\(1) => vga_n_123,
      \vc_reg[9]_0\(0) => vga_n_124,
      vde => vde,
      vsync => vsync
    );
vga_to_hdmi: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_tx_0
     port map (
      TMDS_CLK_N => hdmi_clk_n,
      TMDS_CLK_P => hdmi_clk_p,
      TMDS_DATA_N(2 downto 0) => hdmi_tx_n(2 downto 0),
      TMDS_DATA_P(2 downto 0) => hdmi_tx_p(2 downto 0),
      ade => '0',
      aux0_din(3 downto 0) => B"0000",
      aux1_din(3 downto 0) => B"0000",
      aux2_din(3 downto 0) => B"0000",
      blue(1) => '0',
      blue(0) => blue(0),
      green(2 downto 1) => B"00",
      green(0) => green(0),
      hsync => hsync,
      pix_clk => clk_25MHz,
      pix_clk_locked => locked,
      pix_clkx5 => clk_125MHz,
      red(2 downto 1) => B"00",
      red(0) => red(0),
      rst => vga_n_1,
      vde => vde,
      vsync => vsync
    );
vga_to_hdmi_i_100: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \red4__19\(56),
      I1 => \red4__19\(55),
      I2 => \red4__19\(54),
      O => vga_to_hdmi_i_100_n_0
    );
vga_to_hdmi_i_101: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \red4__19\(53),
      I1 => \red4__19\(52),
      I2 => \red4__19\(51),
      O => vga_to_hdmi_i_101_n_0
    );
vga_to_hdmi_i_102: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \red4__19\(50),
      I1 => \red4__19\(49),
      I2 => \red4__19\(48),
      O => vga_to_hdmi_i_102_n_0
    );
vga_to_hdmi_i_104: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \green3__9\(59),
      I1 => \green3__9\(58),
      I2 => \green3__9\(57),
      O => vga_to_hdmi_i_104_n_0
    );
vga_to_hdmi_i_105: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \green3__9\(56),
      I1 => \green3__9\(55),
      I2 => \green3__9\(54),
      O => vga_to_hdmi_i_105_n_0
    );
vga_to_hdmi_i_106: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \green3__9\(53),
      I1 => \green3__9\(52),
      I2 => \green3__9\(51),
      O => vga_to_hdmi_i_106_n_0
    );
vga_to_hdmi_i_107: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \green3__9\(50),
      I1 => \green3__9\(49),
      I2 => \green3__9\(48),
      O => vga_to_hdmi_i_107_n_0
    );
vga_to_hdmi_i_111: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__19\(46),
      I1 => \red4__19\(47),
      O => vga_to_hdmi_i_111_n_0
    );
vga_to_hdmi_i_112: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__19\(44),
      I1 => \red4__19\(45),
      O => vga_to_hdmi_i_112_n_0
    );
vga_to_hdmi_i_113: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__19\(42),
      I1 => \red4__19\(43),
      O => vga_to_hdmi_i_113_n_0
    );
vga_to_hdmi_i_114: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__19\(40),
      I1 => \red4__19\(41),
      O => vga_to_hdmi_i_114_n_0
    );
vga_to_hdmi_i_115: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__19\(46),
      I1 => \red4__19\(47),
      O => vga_to_hdmi_i_115_n_0
    );
vga_to_hdmi_i_116: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__19\(44),
      I1 => \red4__19\(45),
      O => vga_to_hdmi_i_116_n_0
    );
vga_to_hdmi_i_117: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__19\(42),
      I1 => \red4__19\(43),
      O => vga_to_hdmi_i_117_n_0
    );
vga_to_hdmi_i_118: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__19\(40),
      I1 => \red4__19\(41),
      O => vga_to_hdmi_i_118_n_0
    );
vga_to_hdmi_i_143: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => triangle_n_277,
      I1 => triangle_n_276,
      O => vga_to_hdmi_i_143_n_0
    );
vga_to_hdmi_i_144: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => triangle_n_271,
      I1 => triangle_n_278,
      O => vga_to_hdmi_i_144_n_0
    );
vga_to_hdmi_i_145: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => triangle_n_273,
      I1 => triangle_n_272,
      O => vga_to_hdmi_i_145_n_0
    );
vga_to_hdmi_i_146: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => triangle_n_267,
      I1 => triangle_n_274,
      O => vga_to_hdmi_i_146_n_0
    );
vga_to_hdmi_i_147: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => triangle_n_277,
      I1 => triangle_n_276,
      O => vga_to_hdmi_i_147_n_0
    );
vga_to_hdmi_i_148: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => triangle_n_271,
      I1 => triangle_n_278,
      O => vga_to_hdmi_i_148_n_0
    );
vga_to_hdmi_i_149: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => triangle_n_273,
      I1 => triangle_n_272,
      O => vga_to_hdmi_i_149_n_0
    );
vga_to_hdmi_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \red4__19\(62),
      I1 => \red4__19\(63),
      O => vga_to_hdmi_i_15_n_0
    );
vga_to_hdmi_i_150: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => triangle_n_267,
      I1 => triangle_n_274,
      O => vga_to_hdmi_i_150_n_0
    );
vga_to_hdmi_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__19\(60),
      I1 => \red4__19\(61),
      O => vga_to_hdmi_i_16_n_0
    );
vga_to_hdmi_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__19\(58),
      I1 => \red4__19\(59),
      O => vga_to_hdmi_i_17_n_0
    );
vga_to_hdmi_i_174: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_263_n_0,
      CO(3) => vga_to_hdmi_i_174_n_0,
      CO(2) => vga_to_hdmi_i_174_n_1,
      CO(1) => vga_to_hdmi_i_174_n_2,
      CO(0) => vga_to_hdmi_i_174_n_3,
      CYINIT => '0',
      DI(3) => vga_to_hdmi_i_264_n_0,
      DI(2) => vga_to_hdmi_i_265_n_0,
      DI(1) => vga_to_hdmi_i_266_n_0,
      DI(0) => vga_to_hdmi_i_267_n_0,
      O(3 downto 0) => NLW_vga_to_hdmi_i_174_O_UNCONNECTED(3 downto 0),
      S(3) => vga_to_hdmi_i_268_n_0,
      S(2) => vga_to_hdmi_i_269_n_0,
      S(1) => vga_to_hdmi_i_270_n_0,
      S(0) => vga_to_hdmi_i_271_n_0
    );
vga_to_hdmi_i_175: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => red5(46),
      I1 => red5(47),
      O => vga_to_hdmi_i_175_n_0
    );
vga_to_hdmi_i_176: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => red5(44),
      I1 => red5(45),
      O => vga_to_hdmi_i_176_n_0
    );
vga_to_hdmi_i_177: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => red5(42),
      I1 => red5(43),
      O => vga_to_hdmi_i_177_n_0
    );
vga_to_hdmi_i_178: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => red5(40),
      I1 => red5(41),
      O => vga_to_hdmi_i_178_n_0
    );
vga_to_hdmi_i_179: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => red5(46),
      I1 => red5(47),
      O => vga_to_hdmi_i_179_n_0
    );
vga_to_hdmi_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__19\(56),
      I1 => \red4__19\(57),
      O => vga_to_hdmi_i_18_n_0
    );
vga_to_hdmi_i_180: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => red5(44),
      I1 => red5(45),
      O => vga_to_hdmi_i_180_n_0
    );
vga_to_hdmi_i_181: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => red5(42),
      I1 => red5(43),
      O => vga_to_hdmi_i_181_n_0
    );
vga_to_hdmi_i_182: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => red5(40),
      I1 => red5(41),
      O => vga_to_hdmi_i_182_n_0
    );
vga_to_hdmi_i_184: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \green3__9\(54),
      I1 => \green3__9\(55),
      O => vga_to_hdmi_i_184_n_0
    );
vga_to_hdmi_i_185: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \green3__9\(52),
      I1 => \green3__9\(53),
      O => vga_to_hdmi_i_185_n_0
    );
vga_to_hdmi_i_186: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \green3__9\(50),
      I1 => \green3__9\(51),
      O => vga_to_hdmi_i_186_n_0
    );
vga_to_hdmi_i_187: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \green3__9\(48),
      I1 => \green3__9\(49),
      O => vga_to_hdmi_i_187_n_0
    );
vga_to_hdmi_i_188: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green3__9\(54),
      I1 => \green3__9\(55),
      O => vga_to_hdmi_i_188_n_0
    );
vga_to_hdmi_i_189: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green3__9\(52),
      I1 => \green3__9\(53),
      O => vga_to_hdmi_i_189_n_0
    );
vga_to_hdmi_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__19\(62),
      I1 => \red4__19\(63),
      O => vga_to_hdmi_i_19_n_0
    );
vga_to_hdmi_i_190: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green3__9\(50),
      I1 => \green3__9\(51),
      O => vga_to_hdmi_i_190_n_0
    );
vga_to_hdmi_i_191: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green3__9\(48),
      I1 => \green3__9\(49),
      O => vga_to_hdmi_i_191_n_0
    );
vga_to_hdmi_i_194: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => triangle_n_276,
      I1 => triangle_n_277,
      I2 => triangle_n_278,
      O => vga_to_hdmi_i_194_n_0
    );
vga_to_hdmi_i_195: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => triangle_n_271,
      I1 => triangle_n_272,
      I2 => triangle_n_273,
      O => vga_to_hdmi_i_195_n_0
    );
vga_to_hdmi_i_196: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => triangle_n_274,
      I1 => triangle_n_267,
      I2 => triangle_n_268,
      O => vga_to_hdmi_i_196_n_0
    );
vga_to_hdmi_i_197: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => triangle_n_269,
      I1 => triangle_n_270,
      I2 => triangle_n_230,
      O => vga_to_hdmi_i_197_n_0
    );
vga_to_hdmi_i_199: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \red4__19\(47),
      I1 => \red4__19\(46),
      I2 => \red4__19\(45),
      O => vga_to_hdmi_i_199_n_0
    );
vga_to_hdmi_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__19\(60),
      I1 => \red4__19\(61),
      O => vga_to_hdmi_i_20_n_0
    );
vga_to_hdmi_i_200: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \red4__19\(44),
      I1 => \red4__19\(43),
      I2 => \red4__19\(42),
      O => vga_to_hdmi_i_200_n_0
    );
vga_to_hdmi_i_201: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \red4__19\(41),
      I1 => \red4__19\(40),
      I2 => \red4__19\(39),
      O => vga_to_hdmi_i_201_n_0
    );
vga_to_hdmi_i_202: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \red4__19\(38),
      I1 => \red4__19\(37),
      I2 => \red4__19\(36),
      O => vga_to_hdmi_i_202_n_0
    );
vga_to_hdmi_i_204: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \green3__9\(47),
      I1 => \green3__9\(46),
      I2 => \green3__9\(45),
      O => vga_to_hdmi_i_204_n_0
    );
vga_to_hdmi_i_205: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \green3__9\(44),
      I1 => \green3__9\(43),
      I2 => \green3__9\(42),
      O => vga_to_hdmi_i_205_n_0
    );
vga_to_hdmi_i_206: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \green3__9\(41),
      I1 => \green3__9\(40),
      I2 => \green3__9\(39),
      O => vga_to_hdmi_i_206_n_0
    );
vga_to_hdmi_i_207: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \green3__9\(38),
      I1 => \green3__9\(37),
      I2 => \green3__9\(36),
      O => vga_to_hdmi_i_207_n_0
    );
vga_to_hdmi_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__19\(58),
      I1 => \red4__19\(59),
      O => vga_to_hdmi_i_21_n_0
    );
vga_to_hdmi_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__19\(56),
      I1 => \red4__19\(57),
      O => vga_to_hdmi_i_22_n_0
    );
vga_to_hdmi_i_224: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__19\(38),
      I1 => \red4__19\(39),
      O => vga_to_hdmi_i_224_n_0
    );
vga_to_hdmi_i_225: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__19\(36),
      I1 => \red4__19\(37),
      O => vga_to_hdmi_i_225_n_0
    );
vga_to_hdmi_i_226: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__19\(34),
      I1 => \red4__19\(35),
      O => vga_to_hdmi_i_226_n_0
    );
vga_to_hdmi_i_228: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__19\(38),
      I1 => \red4__19\(39),
      O => vga_to_hdmi_i_228_n_0
    );
vga_to_hdmi_i_229: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__19\(36),
      I1 => \red4__19\(37),
      O => vga_to_hdmi_i_229_n_0
    );
vga_to_hdmi_i_230: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__19\(34),
      I1 => \red4__19\(35),
      O => vga_to_hdmi_i_230_n_0
    );
vga_to_hdmi_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => triangle_n_292,
      I1 => triangle_n_291,
      O => vga_to_hdmi_i_24_n_0
    );
vga_to_hdmi_i_244: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => triangle_n_269,
      I1 => triangle_n_268,
      O => vga_to_hdmi_i_244_n_0
    );
vga_to_hdmi_i_245: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => triangle_n_230,
      I1 => triangle_n_270,
      O => vga_to_hdmi_i_245_n_0
    );
vga_to_hdmi_i_246: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => triangle_n_232,
      I1 => triangle_n_231,
      O => vga_to_hdmi_i_246_n_0
    );
vga_to_hdmi_i_248: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => triangle_n_269,
      I1 => triangle_n_268,
      O => vga_to_hdmi_i_248_n_0
    );
vga_to_hdmi_i_249: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => triangle_n_230,
      I1 => triangle_n_270,
      O => vga_to_hdmi_i_249_n_0
    );
vga_to_hdmi_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => triangle_n_287,
      I1 => triangle_n_293,
      O => vga_to_hdmi_i_25_n_0
    );
vga_to_hdmi_i_250: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => triangle_n_232,
      I1 => triangle_n_231,
      O => vga_to_hdmi_i_250_n_0
    );
vga_to_hdmi_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => triangle_n_289,
      I1 => triangle_n_288,
      O => vga_to_hdmi_i_26_n_0
    );
vga_to_hdmi_i_263: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_352_n_0,
      CO(3) => vga_to_hdmi_i_263_n_0,
      CO(2) => vga_to_hdmi_i_263_n_1,
      CO(1) => vga_to_hdmi_i_263_n_2,
      CO(0) => vga_to_hdmi_i_263_n_3,
      CYINIT => '0',
      DI(3) => vga_to_hdmi_i_353_n_0,
      DI(2) => vga_to_hdmi_i_354_n_0,
      DI(1) => vga_to_hdmi_i_355_n_0,
      DI(0) => vga_to_hdmi_i_356_n_0,
      O(3 downto 0) => NLW_vga_to_hdmi_i_263_O_UNCONNECTED(3 downto 0),
      S(3) => vga_to_hdmi_i_357_n_0,
      S(2) => vga_to_hdmi_i_358_n_0,
      S(1) => vga_to_hdmi_i_359_n_0,
      S(0) => vga_to_hdmi_i_360_n_0
    );
vga_to_hdmi_i_264: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => red5(38),
      I1 => red5(39),
      O => vga_to_hdmi_i_264_n_0
    );
vga_to_hdmi_i_265: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => red5(36),
      I1 => red5(37),
      O => vga_to_hdmi_i_265_n_0
    );
vga_to_hdmi_i_266: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => red5(34),
      I1 => red5(35),
      O => vga_to_hdmi_i_266_n_0
    );
vga_to_hdmi_i_267: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => red5(32),
      I1 => red5(33),
      O => vga_to_hdmi_i_267_n_0
    );
vga_to_hdmi_i_268: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => red5(38),
      I1 => red5(39),
      O => vga_to_hdmi_i_268_n_0
    );
vga_to_hdmi_i_269: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => red5(36),
      I1 => red5(37),
      O => vga_to_hdmi_i_269_n_0
    );
vga_to_hdmi_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => triangle_n_283,
      I1 => triangle_n_290,
      O => vga_to_hdmi_i_27_n_0
    );
vga_to_hdmi_i_270: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => red5(34),
      I1 => red5(35),
      O => vga_to_hdmi_i_270_n_0
    );
vga_to_hdmi_i_271: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => red5(32),
      I1 => red5(33),
      O => vga_to_hdmi_i_271_n_0
    );
vga_to_hdmi_i_273: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \green3__9\(46),
      I1 => \green3__9\(47),
      O => vga_to_hdmi_i_273_n_0
    );
vga_to_hdmi_i_274: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \green3__9\(44),
      I1 => \green3__9\(45),
      O => vga_to_hdmi_i_274_n_0
    );
vga_to_hdmi_i_275: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \green3__9\(42),
      I1 => \green3__9\(43),
      O => vga_to_hdmi_i_275_n_0
    );
vga_to_hdmi_i_276: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \green3__9\(40),
      I1 => \green3__9\(41),
      O => vga_to_hdmi_i_276_n_0
    );
vga_to_hdmi_i_277: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green3__9\(46),
      I1 => \green3__9\(47),
      O => vga_to_hdmi_i_277_n_0
    );
vga_to_hdmi_i_278: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green3__9\(44),
      I1 => \green3__9\(45),
      O => vga_to_hdmi_i_278_n_0
    );
vga_to_hdmi_i_279: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green3__9\(42),
      I1 => \green3__9\(43),
      O => vga_to_hdmi_i_279_n_0
    );
vga_to_hdmi_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => triangle_n_292,
      I1 => triangle_n_291,
      O => vga_to_hdmi_i_28_n_0
    );
vga_to_hdmi_i_280: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green3__9\(40),
      I1 => \green3__9\(41),
      O => vga_to_hdmi_i_280_n_0
    );
vga_to_hdmi_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => triangle_n_287,
      I1 => triangle_n_293,
      O => vga_to_hdmi_i_29_n_0
    );
vga_to_hdmi_i_290: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => triangle_n_231,
      I1 => triangle_n_232,
      I2 => triangle_n_233,
      O => vga_to_hdmi_i_290_n_0
    );
vga_to_hdmi_i_296: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \red4__19\(35),
      I1 => \red4__19\(34),
      I2 => \red4__19\(33),
      O => vga_to_hdmi_i_296_n_0
    );
vga_to_hdmi_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => triangle_n_289,
      I1 => triangle_n_288,
      O => vga_to_hdmi_i_30_n_0
    );
vga_to_hdmi_i_302: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \green3__9\(35),
      I1 => \green3__9\(34),
      I2 => \green3__9\(33),
      O => vga_to_hdmi_i_302_n_0
    );
vga_to_hdmi_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => triangle_n_283,
      I1 => triangle_n_290,
      O => vga_to_hdmi_i_31_n_0
    );
vga_to_hdmi_i_32: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_75_n_0,
      CO(3) => vga_to_hdmi_i_32_n_0,
      CO(2) => vga_to_hdmi_i_32_n_1,
      CO(1) => vga_to_hdmi_i_32_n_2,
      CO(0) => vga_to_hdmi_i_32_n_3,
      CYINIT => '0',
      DI(3) => vga_to_hdmi_i_76_n_0,
      DI(2) => vga_to_hdmi_i_77_n_0,
      DI(1) => vga_to_hdmi_i_78_n_0,
      DI(0) => vga_to_hdmi_i_79_n_0,
      O(3 downto 0) => NLW_vga_to_hdmi_i_32_O_UNCONNECTED(3 downto 0),
      S(3) => vga_to_hdmi_i_80_n_0,
      S(2) => vga_to_hdmi_i_81_n_0,
      S(1) => vga_to_hdmi_i_82_n_0,
      S(0) => vga_to_hdmi_i_83_n_0
    );
vga_to_hdmi_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => red5(62),
      I1 => red5(63),
      O => vga_to_hdmi_i_33_n_0
    );
vga_to_hdmi_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => red5(60),
      I1 => red5(61),
      O => vga_to_hdmi_i_34_n_0
    );
vga_to_hdmi_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => red5(58),
      I1 => red5(59),
      O => vga_to_hdmi_i_35_n_0
    );
vga_to_hdmi_i_352: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_420_n_0,
      CO(3) => vga_to_hdmi_i_352_n_0,
      CO(2) => vga_to_hdmi_i_352_n_1,
      CO(1) => vga_to_hdmi_i_352_n_2,
      CO(0) => vga_to_hdmi_i_352_n_3,
      CYINIT => '0',
      DI(3) => vga_to_hdmi_i_421_n_0,
      DI(2) => vga_to_hdmi_i_422_n_0,
      DI(1) => vga_to_hdmi_i_423_n_0,
      DI(0) => vga_to_hdmi_i_424_n_0,
      O(3 downto 0) => NLW_vga_to_hdmi_i_352_O_UNCONNECTED(3 downto 0),
      S(3) => vga_to_hdmi_i_425_n_0,
      S(2) => vga_to_hdmi_i_426_n_0,
      S(1) => vga_to_hdmi_i_427_n_0,
      S(0) => vga_to_hdmi_i_428_n_0
    );
vga_to_hdmi_i_353: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => red5(30),
      I1 => red5(31),
      O => vga_to_hdmi_i_353_n_0
    );
vga_to_hdmi_i_354: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => red5(28),
      I1 => red5(29),
      O => vga_to_hdmi_i_354_n_0
    );
vga_to_hdmi_i_355: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => red5(26),
      I1 => red5(27),
      O => vga_to_hdmi_i_355_n_0
    );
vga_to_hdmi_i_356: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => red5(24),
      I1 => red5(25),
      O => vga_to_hdmi_i_356_n_0
    );
vga_to_hdmi_i_357: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => red5(30),
      I1 => red5(31),
      O => vga_to_hdmi_i_357_n_0
    );
vga_to_hdmi_i_358: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => red5(28),
      I1 => red5(29),
      O => vga_to_hdmi_i_358_n_0
    );
vga_to_hdmi_i_359: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => red5(26),
      I1 => red5(27),
      O => vga_to_hdmi_i_359_n_0
    );
vga_to_hdmi_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => red5(56),
      I1 => red5(57),
      O => vga_to_hdmi_i_36_n_0
    );
vga_to_hdmi_i_360: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => red5(24),
      I1 => red5(25),
      O => vga_to_hdmi_i_360_n_0
    );
vga_to_hdmi_i_362: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \green3__9\(38),
      I1 => \green3__9\(39),
      O => vga_to_hdmi_i_362_n_0
    );
vga_to_hdmi_i_363: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \green3__9\(36),
      I1 => \green3__9\(37),
      O => vga_to_hdmi_i_363_n_0
    );
vga_to_hdmi_i_364: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \green3__9\(34),
      I1 => \green3__9\(35),
      O => vga_to_hdmi_i_364_n_0
    );
vga_to_hdmi_i_366: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green3__9\(38),
      I1 => \green3__9\(39),
      O => vga_to_hdmi_i_366_n_0
    );
vga_to_hdmi_i_367: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green3__9\(36),
      I1 => \green3__9\(37),
      O => vga_to_hdmi_i_367_n_0
    );
vga_to_hdmi_i_368: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green3__9\(34),
      I1 => \green3__9\(35),
      O => vga_to_hdmi_i_368_n_0
    );
vga_to_hdmi_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => red5(62),
      I1 => red5(63),
      O => vga_to_hdmi_i_37_n_0
    );
vga_to_hdmi_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => red5(60),
      I1 => red5(61),
      O => vga_to_hdmi_i_38_n_0
    );
vga_to_hdmi_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => red5(58),
      I1 => red5(59),
      O => vga_to_hdmi_i_39_n_0
    );
vga_to_hdmi_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => red5(56),
      I1 => red5(57),
      O => vga_to_hdmi_i_40_n_0
    );
vga_to_hdmi_i_420: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_468_n_0,
      CO(3) => vga_to_hdmi_i_420_n_0,
      CO(2) => vga_to_hdmi_i_420_n_1,
      CO(1) => vga_to_hdmi_i_420_n_2,
      CO(0) => vga_to_hdmi_i_420_n_3,
      CYINIT => '0',
      DI(3) => vga_to_hdmi_i_469_n_0,
      DI(2) => vga_to_hdmi_i_470_n_0,
      DI(1) => vga_to_hdmi_i_471_n_0,
      DI(0) => vga_to_hdmi_i_472_n_0,
      O(3 downto 0) => NLW_vga_to_hdmi_i_420_O_UNCONNECTED(3 downto 0),
      S(3) => vga_to_hdmi_i_473_n_0,
      S(2) => vga_to_hdmi_i_474_n_0,
      S(1) => vga_to_hdmi_i_475_n_0,
      S(0) => vga_to_hdmi_i_476_n_0
    );
vga_to_hdmi_i_421: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => red5(22),
      I1 => red5(23),
      O => vga_to_hdmi_i_421_n_0
    );
vga_to_hdmi_i_422: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => red5(20),
      I1 => red5(21),
      O => vga_to_hdmi_i_422_n_0
    );
vga_to_hdmi_i_423: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => red5(18),
      I1 => red5(19),
      O => vga_to_hdmi_i_423_n_0
    );
vga_to_hdmi_i_424: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => red5(16),
      I1 => red5(17),
      O => vga_to_hdmi_i_424_n_0
    );
vga_to_hdmi_i_425: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => red5(22),
      I1 => red5(23),
      O => vga_to_hdmi_i_425_n_0
    );
vga_to_hdmi_i_426: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => red5(20),
      I1 => red5(21),
      O => vga_to_hdmi_i_426_n_0
    );
vga_to_hdmi_i_427: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => red5(18),
      I1 => red5(19),
      O => vga_to_hdmi_i_427_n_0
    );
vga_to_hdmi_i_428: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => red5(16),
      I1 => red5(17),
      O => vga_to_hdmi_i_428_n_0
    );
vga_to_hdmi_i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => triangle_n_291,
      O => vga_to_hdmi_i_43_n_0
    );
vga_to_hdmi_i_44: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => triangle_n_292,
      I1 => triangle_n_293,
      I2 => triangle_n_287,
      O => vga_to_hdmi_i_44_n_0
    );
vga_to_hdmi_i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__19\(63),
      O => vga_to_hdmi_i_46_n_0
    );
vga_to_hdmi_i_468: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => vga_to_hdmi_i_468_n_0,
      CO(2) => vga_to_hdmi_i_468_n_1,
      CO(1) => vga_to_hdmi_i_468_n_2,
      CO(0) => vga_to_hdmi_i_468_n_3,
      CYINIT => '0',
      DI(3) => vga_to_hdmi_i_502_n_0,
      DI(2) => vga_to_hdmi_i_503_n_0,
      DI(1) => vga_to_hdmi_i_504_n_0,
      DI(0) => vga_to_hdmi_i_505_n_0,
      O(3 downto 0) => NLW_vga_to_hdmi_i_468_O_UNCONNECTED(3 downto 0),
      S(3) => vga_to_hdmi_i_506_n_0,
      S(2) => vga_to_hdmi_i_507_n_0,
      S(1) => vga_to_hdmi_i_508_n_0,
      S(0) => vga_to_hdmi_i_509_n_0
    );
vga_to_hdmi_i_469: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => red5(14),
      I1 => red5(15),
      O => vga_to_hdmi_i_469_n_0
    );
vga_to_hdmi_i_47: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \red4__19\(62),
      I1 => \red4__19\(61),
      I2 => \red4__19\(60),
      O => vga_to_hdmi_i_47_n_0
    );
vga_to_hdmi_i_470: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => red5(12),
      I1 => red5(13),
      O => vga_to_hdmi_i_470_n_0
    );
vga_to_hdmi_i_471: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => red5(10),
      I1 => red5(11),
      O => vga_to_hdmi_i_471_n_0
    );
vga_to_hdmi_i_472: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => red5(8),
      I1 => red5(9),
      O => vga_to_hdmi_i_472_n_0
    );
vga_to_hdmi_i_473: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => red5(14),
      I1 => red5(15),
      O => vga_to_hdmi_i_473_n_0
    );
vga_to_hdmi_i_474: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => red5(12),
      I1 => red5(13),
      O => vga_to_hdmi_i_474_n_0
    );
vga_to_hdmi_i_475: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => red5(10),
      I1 => red5(11),
      O => vga_to_hdmi_i_475_n_0
    );
vga_to_hdmi_i_476: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => red5(8),
      I1 => red5(9),
      O => vga_to_hdmi_i_476_n_0
    );
vga_to_hdmi_i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green3__9\(63),
      O => vga_to_hdmi_i_49_n_0
    );
vga_to_hdmi_i_50: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \green3__9\(62),
      I1 => \green3__9\(61),
      I2 => \green3__9\(60),
      O => vga_to_hdmi_i_50_n_0
    );
vga_to_hdmi_i_502: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => red5(6),
      I1 => red5(7),
      O => vga_to_hdmi_i_502_n_0
    );
vga_to_hdmi_i_503: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => red5(4),
      I1 => red5(5),
      O => vga_to_hdmi_i_503_n_0
    );
vga_to_hdmi_i_504: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => red5(2),
      I1 => red5(3),
      O => vga_to_hdmi_i_504_n_0
    );
vga_to_hdmi_i_505: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => red5(0),
      I1 => red5(1),
      O => vga_to_hdmi_i_505_n_0
    );
vga_to_hdmi_i_506: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => red5(6),
      I1 => red5(7),
      O => vga_to_hdmi_i_506_n_0
    );
vga_to_hdmi_i_507: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => red5(4),
      I1 => red5(5),
      O => vga_to_hdmi_i_507_n_0
    );
vga_to_hdmi_i_508: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => red5(2),
      I1 => red5(3),
      O => vga_to_hdmi_i_508_n_0
    );
vga_to_hdmi_i_509: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => red5(0),
      I1 => red5(1),
      O => vga_to_hdmi_i_509_n_0
    );
vga_to_hdmi_i_52: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__19\(54),
      I1 => \red4__19\(55),
      O => vga_to_hdmi_i_52_n_0
    );
vga_to_hdmi_i_53: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__19\(52),
      I1 => \red4__19\(53),
      O => vga_to_hdmi_i_53_n_0
    );
vga_to_hdmi_i_54: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__19\(50),
      I1 => \red4__19\(51),
      O => vga_to_hdmi_i_54_n_0
    );
vga_to_hdmi_i_55: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \red4__19\(48),
      I1 => \red4__19\(49),
      O => vga_to_hdmi_i_55_n_0
    );
vga_to_hdmi_i_56: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__19\(54),
      I1 => \red4__19\(55),
      O => vga_to_hdmi_i_56_n_0
    );
vga_to_hdmi_i_57: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__19\(52),
      I1 => \red4__19\(53),
      O => vga_to_hdmi_i_57_n_0
    );
vga_to_hdmi_i_58: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__19\(50),
      I1 => \red4__19\(51),
      O => vga_to_hdmi_i_58_n_0
    );
vga_to_hdmi_i_59: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red4__19\(48),
      I1 => \red4__19\(49),
      O => vga_to_hdmi_i_59_n_0
    );
vga_to_hdmi_i_64: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => triangle_n_285,
      I1 => triangle_n_284,
      O => vga_to_hdmi_i_64_n_0
    );
vga_to_hdmi_i_65: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => triangle_n_279,
      I1 => triangle_n_286,
      O => vga_to_hdmi_i_65_n_0
    );
vga_to_hdmi_i_66: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => triangle_n_281,
      I1 => triangle_n_280,
      O => vga_to_hdmi_i_66_n_0
    );
vga_to_hdmi_i_67: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => triangle_n_275,
      I1 => triangle_n_282,
      O => vga_to_hdmi_i_67_n_0
    );
vga_to_hdmi_i_68: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => triangle_n_285,
      I1 => triangle_n_284,
      O => vga_to_hdmi_i_68_n_0
    );
vga_to_hdmi_i_69: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => triangle_n_279,
      I1 => triangle_n_286,
      O => vga_to_hdmi_i_69_n_0
    );
vga_to_hdmi_i_70: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => triangle_n_281,
      I1 => triangle_n_280,
      O => vga_to_hdmi_i_70_n_0
    );
vga_to_hdmi_i_71: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => triangle_n_275,
      I1 => triangle_n_282,
      O => vga_to_hdmi_i_71_n_0
    );
vga_to_hdmi_i_75: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_174_n_0,
      CO(3) => vga_to_hdmi_i_75_n_0,
      CO(2) => vga_to_hdmi_i_75_n_1,
      CO(1) => vga_to_hdmi_i_75_n_2,
      CO(0) => vga_to_hdmi_i_75_n_3,
      CYINIT => '0',
      DI(3) => vga_to_hdmi_i_175_n_0,
      DI(2) => vga_to_hdmi_i_176_n_0,
      DI(1) => vga_to_hdmi_i_177_n_0,
      DI(0) => vga_to_hdmi_i_178_n_0,
      O(3 downto 0) => NLW_vga_to_hdmi_i_75_O_UNCONNECTED(3 downto 0),
      S(3) => vga_to_hdmi_i_179_n_0,
      S(2) => vga_to_hdmi_i_180_n_0,
      S(1) => vga_to_hdmi_i_181_n_0,
      S(0) => vga_to_hdmi_i_182_n_0
    );
vga_to_hdmi_i_76: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => red5(54),
      I1 => red5(55),
      O => vga_to_hdmi_i_76_n_0
    );
vga_to_hdmi_i_77: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => red5(52),
      I1 => red5(53),
      O => vga_to_hdmi_i_77_n_0
    );
vga_to_hdmi_i_78: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => red5(50),
      I1 => red5(51),
      O => vga_to_hdmi_i_78_n_0
    );
vga_to_hdmi_i_79: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => red5(48),
      I1 => red5(49),
      O => vga_to_hdmi_i_79_n_0
    );
vga_to_hdmi_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => vga_to_hdmi_i_32_n_0,
      CO(3) => \p_0_in__0\,
      CO(2) => vga_to_hdmi_i_8_n_1,
      CO(1) => vga_to_hdmi_i_8_n_2,
      CO(0) => vga_to_hdmi_i_8_n_3,
      CYINIT => '0',
      DI(3) => vga_to_hdmi_i_33_n_0,
      DI(2) => vga_to_hdmi_i_34_n_0,
      DI(1) => vga_to_hdmi_i_35_n_0,
      DI(0) => vga_to_hdmi_i_36_n_0,
      O(3 downto 0) => NLW_vga_to_hdmi_i_8_O_UNCONNECTED(3 downto 0),
      S(3) => vga_to_hdmi_i_37_n_0,
      S(2) => vga_to_hdmi_i_38_n_0,
      S(1) => vga_to_hdmi_i_39_n_0,
      S(0) => vga_to_hdmi_i_40_n_0
    );
vga_to_hdmi_i_80: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => red5(54),
      I1 => red5(55),
      O => vga_to_hdmi_i_80_n_0
    );
vga_to_hdmi_i_81: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => red5(52),
      I1 => red5(53),
      O => vga_to_hdmi_i_81_n_0
    );
vga_to_hdmi_i_82: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => red5(50),
      I1 => red5(51),
      O => vga_to_hdmi_i_82_n_0
    );
vga_to_hdmi_i_83: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => red5(48),
      I1 => red5(49),
      O => vga_to_hdmi_i_83_n_0
    );
vga_to_hdmi_i_85: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \green3__9\(62),
      I1 => \green3__9\(63),
      O => vga_to_hdmi_i_85_n_0
    );
vga_to_hdmi_i_86: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \green3__9\(60),
      I1 => \green3__9\(61),
      O => vga_to_hdmi_i_86_n_0
    );
vga_to_hdmi_i_87: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \green3__9\(58),
      I1 => \green3__9\(59),
      O => vga_to_hdmi_i_87_n_0
    );
vga_to_hdmi_i_88: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \green3__9\(56),
      I1 => \green3__9\(57),
      O => vga_to_hdmi_i_88_n_0
    );
vga_to_hdmi_i_89: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green3__9\(62),
      I1 => \green3__9\(63),
      O => vga_to_hdmi_i_89_n_0
    );
vga_to_hdmi_i_90: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green3__9\(60),
      I1 => \green3__9\(61),
      O => vga_to_hdmi_i_90_n_0
    );
vga_to_hdmi_i_91: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green3__9\(58),
      I1 => \green3__9\(59),
      O => vga_to_hdmi_i_91_n_0
    );
vga_to_hdmi_i_92: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green3__9\(56),
      I1 => \green3__9\(57),
      O => vga_to_hdmi_i_92_n_0
    );
vga_to_hdmi_i_94: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => triangle_n_288,
      I1 => triangle_n_289,
      I2 => triangle_n_290,
      O => vga_to_hdmi_i_94_n_0
    );
vga_to_hdmi_i_95: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => triangle_n_283,
      I1 => triangle_n_284,
      I2 => triangle_n_285,
      O => vga_to_hdmi_i_95_n_0
    );
vga_to_hdmi_i_96: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => triangle_n_286,
      I1 => triangle_n_279,
      I2 => triangle_n_280,
      O => vga_to_hdmi_i_96_n_0
    );
vga_to_hdmi_i_97: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => triangle_n_281,
      I1 => triangle_n_282,
      I2 => triangle_n_275,
      O => vga_to_hdmi_i_97_n_0
    );
vga_to_hdmi_i_99: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \red4__19\(59),
      I1 => \red4__19\(58),
      I2 => \red4__19\(57),
      O => vga_to_hdmi_i_99_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    hdmi_clk_n : out STD_LOGIC;
    hdmi_clk_p : out STD_LOGIC;
    hdmi_tx_n : out STD_LOGIC_VECTOR ( 2 downto 0 );
    hdmi_tx_p : out STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_aclk : in STD_LOGIC;
    logic_clk : in STD_LOGIC;
    raw_reset : in STD_LOGIC;
    axi_aresetn : in STD_LOGIC;
    axi_awaddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_awvalid : in STD_LOGIC;
    axi_awready : out STD_LOGIC;
    axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_wvalid : in STD_LOGIC;
    axi_wready : out STD_LOGIC;
    axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_bvalid : out STD_LOGIC;
    axi_bready : in STD_LOGIC;
    axi_araddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_arvalid : in STD_LOGIC;
    axi_arready : out STD_LOGIC;
    axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_rvalid : out STD_LOGIC;
    axi_rready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "block_design_hdmi_text_controller_0_0,hdmi_text_controller_v1_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "hdmi_text_controller_v1_0,Vivado 2022.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal inst_n_47 : STD_LOGIC;
  signal inst_n_48 : STD_LOGIC;
  signal inst_n_50 : STD_LOGIC;
  signal inst_n_51 : STD_LOGIC;
  signal \red6__11_i_100_n_0\ : STD_LOGIC;
  signal \red6__11_i_101_n_0\ : STD_LOGIC;
  signal \red6__11_i_102_n_0\ : STD_LOGIC;
  signal \red6__11_i_103_n_0\ : STD_LOGIC;
  signal \red6__11_i_104_n_0\ : STD_LOGIC;
  signal \red6__11_i_105_n_0\ : STD_LOGIC;
  signal \red6__11_i_106_n_0\ : STD_LOGIC;
  signal \red6__11_i_107_n_0\ : STD_LOGIC;
  signal \red6__11_i_108_n_0\ : STD_LOGIC;
  signal \red6__11_i_109_n_0\ : STD_LOGIC;
  signal \red6__11_i_10_n_3\ : STD_LOGIC;
  signal \red6__11_i_110_n_0\ : STD_LOGIC;
  signal \red6__11_i_111_n_0\ : STD_LOGIC;
  signal \red6__11_i_112_n_0\ : STD_LOGIC;
  signal \red6__11_i_113_n_0\ : STD_LOGIC;
  signal \red6__11_i_114_n_0\ : STD_LOGIC;
  signal \red6__11_i_115_n_0\ : STD_LOGIC;
  signal \red6__11_i_115_n_1\ : STD_LOGIC;
  signal \red6__11_i_115_n_2\ : STD_LOGIC;
  signal \red6__11_i_115_n_3\ : STD_LOGIC;
  signal \red6__11_i_115_n_4\ : STD_LOGIC;
  signal \red6__11_i_115_n_5\ : STD_LOGIC;
  signal \red6__11_i_115_n_6\ : STD_LOGIC;
  signal \red6__11_i_115_n_7\ : STD_LOGIC;
  signal \red6__11_i_116_n_0\ : STD_LOGIC;
  signal \red6__11_i_116_n_1\ : STD_LOGIC;
  signal \red6__11_i_116_n_2\ : STD_LOGIC;
  signal \red6__11_i_116_n_3\ : STD_LOGIC;
  signal \red6__11_i_116_n_4\ : STD_LOGIC;
  signal \red6__11_i_116_n_5\ : STD_LOGIC;
  signal \red6__11_i_116_n_6\ : STD_LOGIC;
  signal \red6__11_i_116_n_7\ : STD_LOGIC;
  signal \red6__11_i_117_n_7\ : STD_LOGIC;
  signal \red6__11_i_118_n_0\ : STD_LOGIC;
  signal \red6__11_i_118_n_1\ : STD_LOGIC;
  signal \red6__11_i_118_n_2\ : STD_LOGIC;
  signal \red6__11_i_118_n_3\ : STD_LOGIC;
  signal \red6__11_i_118_n_4\ : STD_LOGIC;
  signal \red6__11_i_118_n_5\ : STD_LOGIC;
  signal \red6__11_i_118_n_6\ : STD_LOGIC;
  signal \red6__11_i_118_n_7\ : STD_LOGIC;
  signal \red6__11_i_119_n_0\ : STD_LOGIC;
  signal \red6__11_i_119_n_1\ : STD_LOGIC;
  signal \red6__11_i_119_n_2\ : STD_LOGIC;
  signal \red6__11_i_119_n_3\ : STD_LOGIC;
  signal \red6__11_i_119_n_4\ : STD_LOGIC;
  signal \red6__11_i_119_n_5\ : STD_LOGIC;
  signal \red6__11_i_119_n_6\ : STD_LOGIC;
  signal \red6__11_i_119_n_7\ : STD_LOGIC;
  signal \red6__11_i_120_n_0\ : STD_LOGIC;
  signal \red6__11_i_120_n_1\ : STD_LOGIC;
  signal \red6__11_i_120_n_2\ : STD_LOGIC;
  signal \red6__11_i_120_n_3\ : STD_LOGIC;
  signal \red6__11_i_120_n_4\ : STD_LOGIC;
  signal \red6__11_i_120_n_5\ : STD_LOGIC;
  signal \red6__11_i_120_n_6\ : STD_LOGIC;
  signal \red6__11_i_120_n_7\ : STD_LOGIC;
  signal \red6__11_i_121_n_0\ : STD_LOGIC;
  signal \red6__11_i_121_n_1\ : STD_LOGIC;
  signal \red6__11_i_121_n_2\ : STD_LOGIC;
  signal \red6__11_i_121_n_3\ : STD_LOGIC;
  signal \red6__11_i_121_n_4\ : STD_LOGIC;
  signal \red6__11_i_121_n_5\ : STD_LOGIC;
  signal \red6__11_i_121_n_6\ : STD_LOGIC;
  signal \red6__11_i_121_n_7\ : STD_LOGIC;
  signal \red6__11_i_13_n_0\ : STD_LOGIC;
  signal \red6__11_i_13_n_1\ : STD_LOGIC;
  signal \red6__11_i_13_n_2\ : STD_LOGIC;
  signal \red6__11_i_13_n_3\ : STD_LOGIC;
  signal \red6__11_i_18_n_0\ : STD_LOGIC;
  signal \red6__11_i_18_n_1\ : STD_LOGIC;
  signal \red6__11_i_18_n_2\ : STD_LOGIC;
  signal \red6__11_i_18_n_3\ : STD_LOGIC;
  signal \red6__11_i_23_n_0\ : STD_LOGIC;
  signal \red6__11_i_23_n_1\ : STD_LOGIC;
  signal \red6__11_i_23_n_2\ : STD_LOGIC;
  signal \red6__11_i_23_n_3\ : STD_LOGIC;
  signal \red6__11_i_28_n_0\ : STD_LOGIC;
  signal \red6__11_i_28_n_1\ : STD_LOGIC;
  signal \red6__11_i_28_n_2\ : STD_LOGIC;
  signal \red6__11_i_28_n_3\ : STD_LOGIC;
  signal \red6__11_i_43_n_3\ : STD_LOGIC;
  signal \red6__11_i_44_n_0\ : STD_LOGIC;
  signal \red6__11_i_44_n_1\ : STD_LOGIC;
  signal \red6__11_i_44_n_2\ : STD_LOGIC;
  signal \red6__11_i_44_n_3\ : STD_LOGIC;
  signal \red6__11_i_45_n_0\ : STD_LOGIC;
  signal \red6__11_i_45_n_1\ : STD_LOGIC;
  signal \red6__11_i_45_n_2\ : STD_LOGIC;
  signal \red6__11_i_45_n_3\ : STD_LOGIC;
  signal \red6__11_i_46_n_0\ : STD_LOGIC;
  signal \red6__11_i_46_n_1\ : STD_LOGIC;
  signal \red6__11_i_46_n_2\ : STD_LOGIC;
  signal \red6__11_i_46_n_3\ : STD_LOGIC;
  signal \red6__11_i_47_n_0\ : STD_LOGIC;
  signal \red6__11_i_47_n_1\ : STD_LOGIC;
  signal \red6__11_i_47_n_2\ : STD_LOGIC;
  signal \red6__11_i_47_n_3\ : STD_LOGIC;
  signal \red6__11_i_48_n_0\ : STD_LOGIC;
  signal \red6__11_i_49_n_0\ : STD_LOGIC;
  signal \red6__11_i_50_n_0\ : STD_LOGIC;
  signal \red6__11_i_51_n_0\ : STD_LOGIC;
  signal \red6__11_i_52_n_0\ : STD_LOGIC;
  signal \red6__11_i_53_n_0\ : STD_LOGIC;
  signal \red6__11_i_54_n_0\ : STD_LOGIC;
  signal \red6__11_i_55_n_0\ : STD_LOGIC;
  signal \red6__11_i_56_n_0\ : STD_LOGIC;
  signal \red6__11_i_57_n_0\ : STD_LOGIC;
  signal \red6__11_i_58_n_0\ : STD_LOGIC;
  signal \red6__11_i_59_n_0\ : STD_LOGIC;
  signal \red6__11_i_60_n_0\ : STD_LOGIC;
  signal \red6__11_i_61_n_0\ : STD_LOGIC;
  signal \red6__11_i_62_n_0\ : STD_LOGIC;
  signal \red6__11_i_63_n_0\ : STD_LOGIC;
  signal \red6__11_i_64_n_0\ : STD_LOGIC;
  signal \red6__11_i_65_n_0\ : STD_LOGIC;
  signal \red6__11_i_66_n_0\ : STD_LOGIC;
  signal \red6__11_i_67_n_0\ : STD_LOGIC;
  signal \red6__11_i_68_n_0\ : STD_LOGIC;
  signal \red6__11_i_69_n_0\ : STD_LOGIC;
  signal \red6__11_i_70_n_0\ : STD_LOGIC;
  signal \red6__11_i_71_n_0\ : STD_LOGIC;
  signal \red6__11_i_72_n_0\ : STD_LOGIC;
  signal \red6__11_i_73_n_0\ : STD_LOGIC;
  signal \red6__11_i_74_n_0\ : STD_LOGIC;
  signal \red6__11_i_75_n_0\ : STD_LOGIC;
  signal \red6__11_i_76_n_0\ : STD_LOGIC;
  signal \red6__11_i_77_n_0\ : STD_LOGIC;
  signal \red6__11_i_78_n_0\ : STD_LOGIC;
  signal \red6__11_i_79_n_0\ : STD_LOGIC;
  signal \red6__11_i_80_n_0\ : STD_LOGIC;
  signal \red6__11_i_81_n_0\ : STD_LOGIC;
  signal \red6__11_i_82_n_0\ : STD_LOGIC;
  signal \red6__11_i_83_n_0\ : STD_LOGIC;
  signal \red6__11_i_83_n_1\ : STD_LOGIC;
  signal \red6__11_i_83_n_2\ : STD_LOGIC;
  signal \red6__11_i_83_n_3\ : STD_LOGIC;
  signal \red6__11_i_84_n_0\ : STD_LOGIC;
  signal \red6__11_i_84_n_1\ : STD_LOGIC;
  signal \red6__11_i_84_n_2\ : STD_LOGIC;
  signal \red6__11_i_84_n_3\ : STD_LOGIC;
  signal \red6__11_i_86_n_0\ : STD_LOGIC;
  signal \red6__11_i_86_n_1\ : STD_LOGIC;
  signal \red6__11_i_86_n_2\ : STD_LOGIC;
  signal \red6__11_i_86_n_3\ : STD_LOGIC;
  signal \red6__11_i_87_n_0\ : STD_LOGIC;
  signal \red6__11_i_87_n_1\ : STD_LOGIC;
  signal \red6__11_i_87_n_2\ : STD_LOGIC;
  signal \red6__11_i_87_n_3\ : STD_LOGIC;
  signal \red6__11_i_88_n_0\ : STD_LOGIC;
  signal \red6__11_i_88_n_1\ : STD_LOGIC;
  signal \red6__11_i_88_n_2\ : STD_LOGIC;
  signal \red6__11_i_88_n_3\ : STD_LOGIC;
  signal \red6__11_i_89_n_0\ : STD_LOGIC;
  signal \red6__11_i_89_n_1\ : STD_LOGIC;
  signal \red6__11_i_89_n_2\ : STD_LOGIC;
  signal \red6__11_i_89_n_3\ : STD_LOGIC;
  signal \red6__11_i_90_n_0\ : STD_LOGIC;
  signal \red6__11_i_91_n_0\ : STD_LOGIC;
  signal \red6__11_i_92_n_0\ : STD_LOGIC;
  signal \red6__11_i_93_n_0\ : STD_LOGIC;
  signal \red6__11_i_94_n_0\ : STD_LOGIC;
  signal \red6__11_i_95_n_0\ : STD_LOGIC;
  signal \red6__11_i_96_n_0\ : STD_LOGIC;
  signal \red6__11_i_97_n_0\ : STD_LOGIC;
  signal \red6__11_i_98_n_0\ : STD_LOGIC;
  signal \red6__11_i_99_n_0\ : STD_LOGIC;
  signal \red6__13_i_14_n_0\ : STD_LOGIC;
  signal \red6__13_i_14_n_1\ : STD_LOGIC;
  signal \red6__13_i_14_n_2\ : STD_LOGIC;
  signal \red6__13_i_14_n_3\ : STD_LOGIC;
  signal \red6__13_i_19_n_0\ : STD_LOGIC;
  signal \red6__13_i_19_n_1\ : STD_LOGIC;
  signal \red6__13_i_19_n_2\ : STD_LOGIC;
  signal \red6__13_i_19_n_3\ : STD_LOGIC;
  signal \red6__13_i_20_n_0\ : STD_LOGIC;
  signal \red6__13_i_20_n_1\ : STD_LOGIC;
  signal \red6__13_i_20_n_2\ : STD_LOGIC;
  signal \red6__13_i_20_n_3\ : STD_LOGIC;
  signal \red6__13_i_21_n_0\ : STD_LOGIC;
  signal \red6__13_i_22_n_0\ : STD_LOGIC;
  signal \red6__13_i_23_n_0\ : STD_LOGIC;
  signal \red6__13_i_25_n_0\ : STD_LOGIC;
  signal \red6__13_i_26_n_0\ : STD_LOGIC;
  signal \red6__13_i_28_n_0\ : STD_LOGIC;
  signal \red6__13_i_29_n_0\ : STD_LOGIC;
  signal \red6__13_i_30_n_0\ : STD_LOGIC;
  signal \red6__13_i_31_n_0\ : STD_LOGIC;
  signal \red6__13_i_32_n_0\ : STD_LOGIC;
  signal \red6__13_i_33_n_0\ : STD_LOGIC;
  signal \red6__13_i_34_n_0\ : STD_LOGIC;
  signal \red6__13_i_35_n_0\ : STD_LOGIC;
  signal \red6__13_i_36_n_0\ : STD_LOGIC;
  signal \red6__13_i_37_n_0\ : STD_LOGIC;
  signal \red6__13_i_38_n_0\ : STD_LOGIC;
  signal \red6__13_i_39_n_0\ : STD_LOGIC;
  signal \red6__13_i_40_n_0\ : STD_LOGIC;
  signal \red6__13_i_41_n_0\ : STD_LOGIC;
  signal \red6__13_i_42_n_0\ : STD_LOGIC;
  signal \red6__13_i_43_n_0\ : STD_LOGIC;
  signal \red6__13_i_44_n_0\ : STD_LOGIC;
  signal \red6__13_i_44_n_1\ : STD_LOGIC;
  signal \red6__13_i_44_n_2\ : STD_LOGIC;
  signal \red6__13_i_44_n_3\ : STD_LOGIC;
  signal \red6__13_i_4_n_0\ : STD_LOGIC;
  signal \red6__13_i_4_n_1\ : STD_LOGIC;
  signal \red6__13_i_4_n_2\ : STD_LOGIC;
  signal \red6__13_i_4_n_3\ : STD_LOGIC;
  signal \red6__13_i_57_n_0\ : STD_LOGIC;
  signal \red6__13_i_58_n_0\ : STD_LOGIC;
  signal \red6__13_i_59_n_0\ : STD_LOGIC;
  signal \red6__13_i_60_n_0\ : STD_LOGIC;
  signal \red6__13_i_61_n_0\ : STD_LOGIC;
  signal \red6__13_i_77_n_0\ : STD_LOGIC;
  signal \red6__13_i_77_n_1\ : STD_LOGIC;
  signal \red6__13_i_77_n_2\ : STD_LOGIC;
  signal \red6__13_i_77_n_3\ : STD_LOGIC;
  signal \red6__13_i_77_n_4\ : STD_LOGIC;
  signal \red6__13_i_77_n_5\ : STD_LOGIC;
  signal \red6__13_i_77_n_6\ : STD_LOGIC;
  signal \red6__13_i_77_n_7\ : STD_LOGIC;
  signal \red6__13_i_92_n_0\ : STD_LOGIC;
  signal \red6__13_i_93_n_0\ : STD_LOGIC;
  signal \red6__13_i_9_n_0\ : STD_LOGIC;
  signal \red6__13_i_9_n_1\ : STD_LOGIC;
  signal \red6__13_i_9_n_2\ : STD_LOGIC;
  signal \red6__13_i_9_n_3\ : STD_LOGIC;
  signal \red6__15_i_100_n_0\ : STD_LOGIC;
  signal \red6__15_i_101_n_0\ : STD_LOGIC;
  signal \red6__15_i_102_n_0\ : STD_LOGIC;
  signal \red6__15_i_103_n_0\ : STD_LOGIC;
  signal \red6__15_i_104_n_0\ : STD_LOGIC;
  signal \red6__15_i_105_n_0\ : STD_LOGIC;
  signal \red6__15_i_107_n_0\ : STD_LOGIC;
  signal \red6__15_i_108_n_0\ : STD_LOGIC;
  signal \red6__15_i_108_n_1\ : STD_LOGIC;
  signal \red6__15_i_108_n_2\ : STD_LOGIC;
  signal \red6__15_i_108_n_3\ : STD_LOGIC;
  signal \red6__15_i_109_n_0\ : STD_LOGIC;
  signal \red6__15_i_110_n_0\ : STD_LOGIC;
  signal \red6__15_i_111_n_0\ : STD_LOGIC;
  signal \red6__15_i_113_n_0\ : STD_LOGIC;
  signal \red6__15_i_114_n_0\ : STD_LOGIC;
  signal \red6__15_i_114_n_1\ : STD_LOGIC;
  signal \red6__15_i_114_n_2\ : STD_LOGIC;
  signal \red6__15_i_114_n_3\ : STD_LOGIC;
  signal \red6__15_i_115_n_0\ : STD_LOGIC;
  signal \red6__15_i_116_n_0\ : STD_LOGIC;
  signal \red6__15_i_117_n_0\ : STD_LOGIC;
  signal \red6__15_i_119_n_0\ : STD_LOGIC;
  signal \red6__15_i_11_n_3\ : STD_LOGIC;
  signal \red6__15_i_120_n_0\ : STD_LOGIC;
  signal \red6__15_i_120_n_1\ : STD_LOGIC;
  signal \red6__15_i_120_n_2\ : STD_LOGIC;
  signal \red6__15_i_120_n_3\ : STD_LOGIC;
  signal \red6__15_i_121_n_0\ : STD_LOGIC;
  signal \red6__15_i_122_n_0\ : STD_LOGIC;
  signal \red6__15_i_123_n_0\ : STD_LOGIC;
  signal \red6__15_i_125_n_0\ : STD_LOGIC;
  signal \red6__15_i_126_n_0\ : STD_LOGIC;
  signal \red6__15_i_126_n_1\ : STD_LOGIC;
  signal \red6__15_i_126_n_2\ : STD_LOGIC;
  signal \red6__15_i_126_n_3\ : STD_LOGIC;
  signal \red6__15_i_127_n_0\ : STD_LOGIC;
  signal \red6__15_i_128_n_0\ : STD_LOGIC;
  signal \red6__15_i_129_n_0\ : STD_LOGIC;
  signal \red6__15_i_130_n_0\ : STD_LOGIC;
  signal \red6__15_i_131_n_0\ : STD_LOGIC;
  signal \red6__15_i_132_n_0\ : STD_LOGIC;
  signal \red6__15_i_133_n_0\ : STD_LOGIC;
  signal \red6__15_i_134_n_0\ : STD_LOGIC;
  signal \red6__15_i_135_n_0\ : STD_LOGIC;
  signal \red6__15_i_136_n_0\ : STD_LOGIC;
  signal \red6__15_i_138_n_0\ : STD_LOGIC;
  signal \red6__15_i_139_n_0\ : STD_LOGIC;
  signal \red6__15_i_140_n_0\ : STD_LOGIC;
  signal \red6__15_i_141_n_0\ : STD_LOGIC;
  signal \red6__15_i_142_n_0\ : STD_LOGIC;
  signal \red6__15_i_143_n_0\ : STD_LOGIC;
  signal \red6__15_i_144_n_0\ : STD_LOGIC;
  signal \red6__15_i_145_n_0\ : STD_LOGIC;
  signal \red6__15_i_146_n_0\ : STD_LOGIC;
  signal \red6__15_i_147_n_0\ : STD_LOGIC;
  signal \red6__15_i_148_n_0\ : STD_LOGIC;
  signal \red6__15_i_149_n_0\ : STD_LOGIC;
  signal \red6__15_i_14_n_0\ : STD_LOGIC;
  signal \red6__15_i_14_n_1\ : STD_LOGIC;
  signal \red6__15_i_14_n_2\ : STD_LOGIC;
  signal \red6__15_i_14_n_3\ : STD_LOGIC;
  signal \red6__15_i_150_n_0\ : STD_LOGIC;
  signal \red6__15_i_151_n_0\ : STD_LOGIC;
  signal \red6__15_i_152_n_0\ : STD_LOGIC;
  signal \red6__15_i_153_n_0\ : STD_LOGIC;
  signal \red6__15_i_154_n_0\ : STD_LOGIC;
  signal \red6__15_i_154_n_1\ : STD_LOGIC;
  signal \red6__15_i_154_n_2\ : STD_LOGIC;
  signal \red6__15_i_154_n_3\ : STD_LOGIC;
  signal \red6__15_i_154_n_4\ : STD_LOGIC;
  signal \red6__15_i_154_n_5\ : STD_LOGIC;
  signal \red6__15_i_154_n_6\ : STD_LOGIC;
  signal \red6__15_i_154_n_7\ : STD_LOGIC;
  signal \red6__15_i_155_n_0\ : STD_LOGIC;
  signal \red6__15_i_155_n_1\ : STD_LOGIC;
  signal \red6__15_i_155_n_2\ : STD_LOGIC;
  signal \red6__15_i_155_n_3\ : STD_LOGIC;
  signal \red6__15_i_155_n_4\ : STD_LOGIC;
  signal \red6__15_i_155_n_5\ : STD_LOGIC;
  signal \red6__15_i_155_n_6\ : STD_LOGIC;
  signal \red6__15_i_155_n_7\ : STD_LOGIC;
  signal \red6__15_i_156_n_0\ : STD_LOGIC;
  signal \red6__15_i_157_n_0\ : STD_LOGIC;
  signal \red6__15_i_157_n_1\ : STD_LOGIC;
  signal \red6__15_i_157_n_2\ : STD_LOGIC;
  signal \red6__15_i_157_n_3\ : STD_LOGIC;
  signal \red6__15_i_157_n_4\ : STD_LOGIC;
  signal \red6__15_i_157_n_5\ : STD_LOGIC;
  signal \red6__15_i_157_n_6\ : STD_LOGIC;
  signal \red6__15_i_157_n_7\ : STD_LOGIC;
  signal \red6__15_i_158_n_0\ : STD_LOGIC;
  signal \red6__15_i_158_n_1\ : STD_LOGIC;
  signal \red6__15_i_158_n_2\ : STD_LOGIC;
  signal \red6__15_i_158_n_3\ : STD_LOGIC;
  signal \red6__15_i_158_n_4\ : STD_LOGIC;
  signal \red6__15_i_158_n_5\ : STD_LOGIC;
  signal \red6__15_i_158_n_6\ : STD_LOGIC;
  signal \red6__15_i_158_n_7\ : STD_LOGIC;
  signal \red6__15_i_159_n_0\ : STD_LOGIC;
  signal \red6__15_i_159_n_1\ : STD_LOGIC;
  signal \red6__15_i_159_n_2\ : STD_LOGIC;
  signal \red6__15_i_159_n_3\ : STD_LOGIC;
  signal \red6__15_i_159_n_4\ : STD_LOGIC;
  signal \red6__15_i_159_n_5\ : STD_LOGIC;
  signal \red6__15_i_159_n_6\ : STD_LOGIC;
  signal \red6__15_i_159_n_7\ : STD_LOGIC;
  signal \red6__15_i_160_n_0\ : STD_LOGIC;
  signal \red6__15_i_160_n_1\ : STD_LOGIC;
  signal \red6__15_i_160_n_2\ : STD_LOGIC;
  signal \red6__15_i_160_n_3\ : STD_LOGIC;
  signal \red6__15_i_160_n_4\ : STD_LOGIC;
  signal \red6__15_i_160_n_5\ : STD_LOGIC;
  signal \red6__15_i_160_n_6\ : STD_LOGIC;
  signal \red6__15_i_160_n_7\ : STD_LOGIC;
  signal \red6__15_i_161_n_0\ : STD_LOGIC;
  signal \red6__15_i_162_n_0\ : STD_LOGIC;
  signal \red6__15_i_163_n_0\ : STD_LOGIC;
  signal \red6__15_i_164_n_0\ : STD_LOGIC;
  signal \red6__15_i_165_n_0\ : STD_LOGIC;
  signal \red6__15_i_166_n_0\ : STD_LOGIC;
  signal \red6__15_i_167_n_0\ : STD_LOGIC;
  signal \red6__15_i_168_n_0\ : STD_LOGIC;
  signal \red6__15_i_169_n_7\ : STD_LOGIC;
  signal \red6__15_i_170_n_0\ : STD_LOGIC;
  signal \red6__15_i_171_n_0\ : STD_LOGIC;
  signal \red6__15_i_172_n_0\ : STD_LOGIC;
  signal \red6__15_i_173_n_0\ : STD_LOGIC;
  signal \red6__15_i_174_n_0\ : STD_LOGIC;
  signal \red6__15_i_175_n_0\ : STD_LOGIC;
  signal \red6__15_i_176_n_0\ : STD_LOGIC;
  signal \red6__15_i_177_n_0\ : STD_LOGIC;
  signal \red6__15_i_178_n_0\ : STD_LOGIC;
  signal \red6__15_i_179_n_0\ : STD_LOGIC;
  signal \red6__15_i_180_n_0\ : STD_LOGIC;
  signal \red6__15_i_181_n_0\ : STD_LOGIC;
  signal \red6__15_i_182_n_0\ : STD_LOGIC;
  signal \red6__15_i_183_n_0\ : STD_LOGIC;
  signal \red6__15_i_184_n_0\ : STD_LOGIC;
  signal \red6__15_i_185_n_0\ : STD_LOGIC;
  signal \red6__15_i_186_n_0\ : STD_LOGIC;
  signal \red6__15_i_19_n_0\ : STD_LOGIC;
  signal \red6__15_i_19_n_1\ : STD_LOGIC;
  signal \red6__15_i_19_n_2\ : STD_LOGIC;
  signal \red6__15_i_19_n_3\ : STD_LOGIC;
  signal \red6__15_i_24_n_0\ : STD_LOGIC;
  signal \red6__15_i_24_n_1\ : STD_LOGIC;
  signal \red6__15_i_24_n_2\ : STD_LOGIC;
  signal \red6__15_i_24_n_3\ : STD_LOGIC;
  signal \red6__15_i_29_n_0\ : STD_LOGIC;
  signal \red6__15_i_29_n_1\ : STD_LOGIC;
  signal \red6__15_i_29_n_2\ : STD_LOGIC;
  signal \red6__15_i_29_n_3\ : STD_LOGIC;
  signal \red6__15_i_54_n_3\ : STD_LOGIC;
  signal \red6__15_i_55_n_0\ : STD_LOGIC;
  signal \red6__15_i_55_n_1\ : STD_LOGIC;
  signal \red6__15_i_55_n_2\ : STD_LOGIC;
  signal \red6__15_i_55_n_3\ : STD_LOGIC;
  signal \red6__15_i_56_n_0\ : STD_LOGIC;
  signal \red6__15_i_56_n_1\ : STD_LOGIC;
  signal \red6__15_i_56_n_2\ : STD_LOGIC;
  signal \red6__15_i_56_n_3\ : STD_LOGIC;
  signal \red6__15_i_57_n_0\ : STD_LOGIC;
  signal \red6__15_i_57_n_1\ : STD_LOGIC;
  signal \red6__15_i_57_n_2\ : STD_LOGIC;
  signal \red6__15_i_57_n_3\ : STD_LOGIC;
  signal \red6__15_i_58_n_0\ : STD_LOGIC;
  signal \red6__15_i_58_n_1\ : STD_LOGIC;
  signal \red6__15_i_58_n_2\ : STD_LOGIC;
  signal \red6__15_i_58_n_3\ : STD_LOGIC;
  signal \red6__15_i_59_n_0\ : STD_LOGIC;
  signal \red6__15_i_60_n_0\ : STD_LOGIC;
  signal \red6__15_i_61_n_0\ : STD_LOGIC;
  signal \red6__15_i_62_n_0\ : STD_LOGIC;
  signal \red6__15_i_63_n_0\ : STD_LOGIC;
  signal \red6__15_i_64_n_0\ : STD_LOGIC;
  signal \red6__15_i_65_n_0\ : STD_LOGIC;
  signal \red6__15_i_66_n_0\ : STD_LOGIC;
  signal \red6__15_i_67_n_0\ : STD_LOGIC;
  signal \red6__15_i_68_n_0\ : STD_LOGIC;
  signal \red6__15_i_69_n_0\ : STD_LOGIC;
  signal \red6__15_i_70_n_0\ : STD_LOGIC;
  signal \red6__15_i_71_n_0\ : STD_LOGIC;
  signal \red6__15_i_72_n_0\ : STD_LOGIC;
  signal \red6__15_i_73_n_0\ : STD_LOGIC;
  signal \red6__15_i_74_n_0\ : STD_LOGIC;
  signal \red6__15_i_75_n_0\ : STD_LOGIC;
  signal \red6__15_i_76_n_0\ : STD_LOGIC;
  signal \red6__15_i_77_n_0\ : STD_LOGIC;
  signal \red6__15_i_78_n_0\ : STD_LOGIC;
  signal \red6__15_i_79_n_0\ : STD_LOGIC;
  signal \red6__15_i_80_n_0\ : STD_LOGIC;
  signal \red6__15_i_81_n_0\ : STD_LOGIC;
  signal \red6__15_i_82_n_0\ : STD_LOGIC;
  signal \red6__15_i_83_n_0\ : STD_LOGIC;
  signal \red6__15_i_84_n_0\ : STD_LOGIC;
  signal \red6__15_i_85_n_0\ : STD_LOGIC;
  signal \red6__15_i_86_n_0\ : STD_LOGIC;
  signal \red6__15_i_87_n_0\ : STD_LOGIC;
  signal \red6__15_i_88_n_0\ : STD_LOGIC;
  signal \red6__15_i_89_n_0\ : STD_LOGIC;
  signal \red6__15_i_90_n_0\ : STD_LOGIC;
  signal \red6__15_i_91_n_0\ : STD_LOGIC;
  signal \red6__15_i_92_n_0\ : STD_LOGIC;
  signal \red6__15_i_93_n_0\ : STD_LOGIC;
  signal \red6__15_i_94_n_0\ : STD_LOGIC;
  signal \red6__15_i_94_n_1\ : STD_LOGIC;
  signal \red6__15_i_94_n_2\ : STD_LOGIC;
  signal \red6__15_i_94_n_3\ : STD_LOGIC;
  signal \red6__15_i_97_n_0\ : STD_LOGIC;
  signal \red6__15_i_97_n_1\ : STD_LOGIC;
  signal \red6__15_i_97_n_2\ : STD_LOGIC;
  signal \red6__15_i_97_n_3\ : STD_LOGIC;
  signal \red6__15_i_98_n_0\ : STD_LOGIC;
  signal \red6__15_i_99_n_0\ : STD_LOGIC;
  signal \red6__17_i_101_n_0\ : STD_LOGIC;
  signal \red6__17_i_102_n_0\ : STD_LOGIC;
  signal \red6__17_i_103_n_0\ : STD_LOGIC;
  signal \red6__17_i_104_n_0\ : STD_LOGIC;
  signal \red6__17_i_106_n_0\ : STD_LOGIC;
  signal \red6__17_i_14_n_0\ : STD_LOGIC;
  signal \red6__17_i_14_n_1\ : STD_LOGIC;
  signal \red6__17_i_14_n_2\ : STD_LOGIC;
  signal \red6__17_i_14_n_3\ : STD_LOGIC;
  signal \red6__17_i_19_n_0\ : STD_LOGIC;
  signal \red6__17_i_19_n_1\ : STD_LOGIC;
  signal \red6__17_i_19_n_2\ : STD_LOGIC;
  signal \red6__17_i_19_n_3\ : STD_LOGIC;
  signal \red6__17_i_20_n_0\ : STD_LOGIC;
  signal \red6__17_i_20_n_1\ : STD_LOGIC;
  signal \red6__17_i_20_n_2\ : STD_LOGIC;
  signal \red6__17_i_20_n_3\ : STD_LOGIC;
  signal \red6__17_i_21_n_0\ : STD_LOGIC;
  signal \red6__17_i_22_n_0\ : STD_LOGIC;
  signal \red6__17_i_23_n_0\ : STD_LOGIC;
  signal \red6__17_i_25_n_0\ : STD_LOGIC;
  signal \red6__17_i_26_n_0\ : STD_LOGIC;
  signal \red6__17_i_28_n_0\ : STD_LOGIC;
  signal \red6__17_i_29_n_0\ : STD_LOGIC;
  signal \red6__17_i_30_n_0\ : STD_LOGIC;
  signal \red6__17_i_31_n_0\ : STD_LOGIC;
  signal \red6__17_i_32_n_0\ : STD_LOGIC;
  signal \red6__17_i_33_n_0\ : STD_LOGIC;
  signal \red6__17_i_34_n_0\ : STD_LOGIC;
  signal \red6__17_i_35_n_0\ : STD_LOGIC;
  signal \red6__17_i_36_n_0\ : STD_LOGIC;
  signal \red6__17_i_37_n_0\ : STD_LOGIC;
  signal \red6__17_i_38_n_0\ : STD_LOGIC;
  signal \red6__17_i_39_n_0\ : STD_LOGIC;
  signal \red6__17_i_40_n_0\ : STD_LOGIC;
  signal \red6__17_i_41_n_0\ : STD_LOGIC;
  signal \red6__17_i_42_n_0\ : STD_LOGIC;
  signal \red6__17_i_43_n_0\ : STD_LOGIC;
  signal \red6__17_i_44_n_0\ : STD_LOGIC;
  signal \red6__17_i_44_n_1\ : STD_LOGIC;
  signal \red6__17_i_44_n_2\ : STD_LOGIC;
  signal \red6__17_i_44_n_3\ : STD_LOGIC;
  signal \red6__17_i_4_n_0\ : STD_LOGIC;
  signal \red6__17_i_4_n_1\ : STD_LOGIC;
  signal \red6__17_i_4_n_2\ : STD_LOGIC;
  signal \red6__17_i_4_n_3\ : STD_LOGIC;
  signal \red6__17_i_56_n_0\ : STD_LOGIC;
  signal \red6__17_i_57_n_0\ : STD_LOGIC;
  signal \red6__17_i_58_n_0\ : STD_LOGIC;
  signal \red6__17_i_62_n_0\ : STD_LOGIC;
  signal \red6__17_i_63_n_0\ : STD_LOGIC;
  signal \red6__17_i_64_n_0\ : STD_LOGIC;
  signal \red6__17_i_65_n_0\ : STD_LOGIC;
  signal \red6__17_i_66_n_0\ : STD_LOGIC;
  signal \red6__17_i_82_n_0\ : STD_LOGIC;
  signal \red6__17_i_82_n_1\ : STD_LOGIC;
  signal \red6__17_i_82_n_2\ : STD_LOGIC;
  signal \red6__17_i_82_n_3\ : STD_LOGIC;
  signal \red6__17_i_82_n_4\ : STD_LOGIC;
  signal \red6__17_i_82_n_5\ : STD_LOGIC;
  signal \red6__17_i_82_n_6\ : STD_LOGIC;
  signal \red6__17_i_82_n_7\ : STD_LOGIC;
  signal \red6__17_i_9_n_0\ : STD_LOGIC;
  signal \red6__17_i_9_n_1\ : STD_LOGIC;
  signal \red6__17_i_9_n_2\ : STD_LOGIC;
  signal \red6__17_i_9_n_3\ : STD_LOGIC;
  signal \red6__7_i_100_n_0\ : STD_LOGIC;
  signal \red6__7_i_101_n_0\ : STD_LOGIC;
  signal \red6__7_i_102_n_0\ : STD_LOGIC;
  signal \red6__7_i_103_n_0\ : STD_LOGIC;
  signal \red6__7_i_104_n_0\ : STD_LOGIC;
  signal \red6__7_i_105_n_0\ : STD_LOGIC;
  signal \red6__7_i_106_n_0\ : STD_LOGIC;
  signal \red6__7_i_107_n_0\ : STD_LOGIC;
  signal \red6__7_i_108_n_0\ : STD_LOGIC;
  signal \red6__7_i_109_n_0\ : STD_LOGIC;
  signal \red6__7_i_10_n_3\ : STD_LOGIC;
  signal \red6__7_i_110_n_0\ : STD_LOGIC;
  signal \red6__7_i_111_n_0\ : STD_LOGIC;
  signal \red6__7_i_112_n_0\ : STD_LOGIC;
  signal \red6__7_i_113_n_0\ : STD_LOGIC;
  signal \red6__7_i_114_n_0\ : STD_LOGIC;
  signal \red6__7_i_115_n_0\ : STD_LOGIC;
  signal \red6__7_i_115_n_1\ : STD_LOGIC;
  signal \red6__7_i_115_n_2\ : STD_LOGIC;
  signal \red6__7_i_115_n_3\ : STD_LOGIC;
  signal \red6__7_i_115_n_4\ : STD_LOGIC;
  signal \red6__7_i_115_n_5\ : STD_LOGIC;
  signal \red6__7_i_115_n_6\ : STD_LOGIC;
  signal \red6__7_i_115_n_7\ : STD_LOGIC;
  signal \red6__7_i_116_n_0\ : STD_LOGIC;
  signal \red6__7_i_116_n_1\ : STD_LOGIC;
  signal \red6__7_i_116_n_2\ : STD_LOGIC;
  signal \red6__7_i_116_n_3\ : STD_LOGIC;
  signal \red6__7_i_116_n_4\ : STD_LOGIC;
  signal \red6__7_i_116_n_5\ : STD_LOGIC;
  signal \red6__7_i_116_n_6\ : STD_LOGIC;
  signal \red6__7_i_116_n_7\ : STD_LOGIC;
  signal \red6__7_i_117_n_7\ : STD_LOGIC;
  signal \red6__7_i_118_n_0\ : STD_LOGIC;
  signal \red6__7_i_118_n_1\ : STD_LOGIC;
  signal \red6__7_i_118_n_2\ : STD_LOGIC;
  signal \red6__7_i_118_n_3\ : STD_LOGIC;
  signal \red6__7_i_118_n_4\ : STD_LOGIC;
  signal \red6__7_i_118_n_5\ : STD_LOGIC;
  signal \red6__7_i_118_n_6\ : STD_LOGIC;
  signal \red6__7_i_118_n_7\ : STD_LOGIC;
  signal \red6__7_i_119_n_0\ : STD_LOGIC;
  signal \red6__7_i_119_n_1\ : STD_LOGIC;
  signal \red6__7_i_119_n_2\ : STD_LOGIC;
  signal \red6__7_i_119_n_3\ : STD_LOGIC;
  signal \red6__7_i_119_n_4\ : STD_LOGIC;
  signal \red6__7_i_119_n_5\ : STD_LOGIC;
  signal \red6__7_i_119_n_6\ : STD_LOGIC;
  signal \red6__7_i_119_n_7\ : STD_LOGIC;
  signal \red6__7_i_120_n_0\ : STD_LOGIC;
  signal \red6__7_i_120_n_1\ : STD_LOGIC;
  signal \red6__7_i_120_n_2\ : STD_LOGIC;
  signal \red6__7_i_120_n_3\ : STD_LOGIC;
  signal \red6__7_i_120_n_4\ : STD_LOGIC;
  signal \red6__7_i_120_n_5\ : STD_LOGIC;
  signal \red6__7_i_120_n_6\ : STD_LOGIC;
  signal \red6__7_i_120_n_7\ : STD_LOGIC;
  signal \red6__7_i_121_n_0\ : STD_LOGIC;
  signal \red6__7_i_121_n_1\ : STD_LOGIC;
  signal \red6__7_i_121_n_2\ : STD_LOGIC;
  signal \red6__7_i_121_n_3\ : STD_LOGIC;
  signal \red6__7_i_121_n_4\ : STD_LOGIC;
  signal \red6__7_i_121_n_5\ : STD_LOGIC;
  signal \red6__7_i_121_n_6\ : STD_LOGIC;
  signal \red6__7_i_121_n_7\ : STD_LOGIC;
  signal \red6__7_i_13_n_0\ : STD_LOGIC;
  signal \red6__7_i_13_n_1\ : STD_LOGIC;
  signal \red6__7_i_13_n_2\ : STD_LOGIC;
  signal \red6__7_i_13_n_3\ : STD_LOGIC;
  signal \red6__7_i_18_n_0\ : STD_LOGIC;
  signal \red6__7_i_18_n_1\ : STD_LOGIC;
  signal \red6__7_i_18_n_2\ : STD_LOGIC;
  signal \red6__7_i_18_n_3\ : STD_LOGIC;
  signal \red6__7_i_23_n_0\ : STD_LOGIC;
  signal \red6__7_i_23_n_1\ : STD_LOGIC;
  signal \red6__7_i_23_n_2\ : STD_LOGIC;
  signal \red6__7_i_23_n_3\ : STD_LOGIC;
  signal \red6__7_i_28_n_0\ : STD_LOGIC;
  signal \red6__7_i_28_n_1\ : STD_LOGIC;
  signal \red6__7_i_28_n_2\ : STD_LOGIC;
  signal \red6__7_i_28_n_3\ : STD_LOGIC;
  signal \red6__7_i_43_n_3\ : STD_LOGIC;
  signal \red6__7_i_44_n_0\ : STD_LOGIC;
  signal \red6__7_i_44_n_1\ : STD_LOGIC;
  signal \red6__7_i_44_n_2\ : STD_LOGIC;
  signal \red6__7_i_44_n_3\ : STD_LOGIC;
  signal \red6__7_i_45_n_0\ : STD_LOGIC;
  signal \red6__7_i_45_n_1\ : STD_LOGIC;
  signal \red6__7_i_45_n_2\ : STD_LOGIC;
  signal \red6__7_i_45_n_3\ : STD_LOGIC;
  signal \red6__7_i_46_n_0\ : STD_LOGIC;
  signal \red6__7_i_46_n_1\ : STD_LOGIC;
  signal \red6__7_i_46_n_2\ : STD_LOGIC;
  signal \red6__7_i_46_n_3\ : STD_LOGIC;
  signal \red6__7_i_47_n_0\ : STD_LOGIC;
  signal \red6__7_i_47_n_1\ : STD_LOGIC;
  signal \red6__7_i_47_n_2\ : STD_LOGIC;
  signal \red6__7_i_47_n_3\ : STD_LOGIC;
  signal \red6__7_i_48_n_0\ : STD_LOGIC;
  signal \red6__7_i_49_n_0\ : STD_LOGIC;
  signal \red6__7_i_50_n_0\ : STD_LOGIC;
  signal \red6__7_i_51_n_0\ : STD_LOGIC;
  signal \red6__7_i_52_n_0\ : STD_LOGIC;
  signal \red6__7_i_53_n_0\ : STD_LOGIC;
  signal \red6__7_i_54_n_0\ : STD_LOGIC;
  signal \red6__7_i_55_n_0\ : STD_LOGIC;
  signal \red6__7_i_56_n_0\ : STD_LOGIC;
  signal \red6__7_i_57_n_0\ : STD_LOGIC;
  signal \red6__7_i_58_n_0\ : STD_LOGIC;
  signal \red6__7_i_59_n_0\ : STD_LOGIC;
  signal \red6__7_i_60_n_0\ : STD_LOGIC;
  signal \red6__7_i_61_n_0\ : STD_LOGIC;
  signal \red6__7_i_62_n_0\ : STD_LOGIC;
  signal \red6__7_i_63_n_0\ : STD_LOGIC;
  signal \red6__7_i_64_n_0\ : STD_LOGIC;
  signal \red6__7_i_65_n_0\ : STD_LOGIC;
  signal \red6__7_i_66_n_0\ : STD_LOGIC;
  signal \red6__7_i_67_n_0\ : STD_LOGIC;
  signal \red6__7_i_68_n_0\ : STD_LOGIC;
  signal \red6__7_i_69_n_0\ : STD_LOGIC;
  signal \red6__7_i_70_n_0\ : STD_LOGIC;
  signal \red6__7_i_71_n_0\ : STD_LOGIC;
  signal \red6__7_i_72_n_0\ : STD_LOGIC;
  signal \red6__7_i_73_n_0\ : STD_LOGIC;
  signal \red6__7_i_74_n_0\ : STD_LOGIC;
  signal \red6__7_i_75_n_0\ : STD_LOGIC;
  signal \red6__7_i_76_n_0\ : STD_LOGIC;
  signal \red6__7_i_77_n_0\ : STD_LOGIC;
  signal \red6__7_i_78_n_0\ : STD_LOGIC;
  signal \red6__7_i_79_n_0\ : STD_LOGIC;
  signal \red6__7_i_80_n_0\ : STD_LOGIC;
  signal \red6__7_i_81_n_0\ : STD_LOGIC;
  signal \red6__7_i_82_n_0\ : STD_LOGIC;
  signal \red6__7_i_83_n_0\ : STD_LOGIC;
  signal \red6__7_i_83_n_1\ : STD_LOGIC;
  signal \red6__7_i_83_n_2\ : STD_LOGIC;
  signal \red6__7_i_83_n_3\ : STD_LOGIC;
  signal \red6__7_i_84_n_0\ : STD_LOGIC;
  signal \red6__7_i_84_n_1\ : STD_LOGIC;
  signal \red6__7_i_84_n_2\ : STD_LOGIC;
  signal \red6__7_i_84_n_3\ : STD_LOGIC;
  signal \red6__7_i_86_n_0\ : STD_LOGIC;
  signal \red6__7_i_86_n_1\ : STD_LOGIC;
  signal \red6__7_i_86_n_2\ : STD_LOGIC;
  signal \red6__7_i_86_n_3\ : STD_LOGIC;
  signal \red6__7_i_87_n_0\ : STD_LOGIC;
  signal \red6__7_i_87_n_1\ : STD_LOGIC;
  signal \red6__7_i_87_n_2\ : STD_LOGIC;
  signal \red6__7_i_87_n_3\ : STD_LOGIC;
  signal \red6__7_i_88_n_0\ : STD_LOGIC;
  signal \red6__7_i_88_n_1\ : STD_LOGIC;
  signal \red6__7_i_88_n_2\ : STD_LOGIC;
  signal \red6__7_i_88_n_3\ : STD_LOGIC;
  signal \red6__7_i_89_n_0\ : STD_LOGIC;
  signal \red6__7_i_89_n_1\ : STD_LOGIC;
  signal \red6__7_i_89_n_2\ : STD_LOGIC;
  signal \red6__7_i_89_n_3\ : STD_LOGIC;
  signal \red6__7_i_90_n_0\ : STD_LOGIC;
  signal \red6__7_i_91_n_0\ : STD_LOGIC;
  signal \red6__7_i_92_n_0\ : STD_LOGIC;
  signal \red6__7_i_93_n_0\ : STD_LOGIC;
  signal \red6__7_i_94_n_0\ : STD_LOGIC;
  signal \red6__7_i_95_n_0\ : STD_LOGIC;
  signal \red6__7_i_96_n_0\ : STD_LOGIC;
  signal \red6__7_i_97_n_0\ : STD_LOGIC;
  signal \red6__7_i_98_n_0\ : STD_LOGIC;
  signal \red6__7_i_99_n_0\ : STD_LOGIC;
  signal \red6__9_i_14_n_0\ : STD_LOGIC;
  signal \red6__9_i_14_n_1\ : STD_LOGIC;
  signal \red6__9_i_14_n_2\ : STD_LOGIC;
  signal \red6__9_i_14_n_3\ : STD_LOGIC;
  signal \red6__9_i_19_n_0\ : STD_LOGIC;
  signal \red6__9_i_19_n_1\ : STD_LOGIC;
  signal \red6__9_i_19_n_2\ : STD_LOGIC;
  signal \red6__9_i_19_n_3\ : STD_LOGIC;
  signal \red6__9_i_20_n_0\ : STD_LOGIC;
  signal \red6__9_i_20_n_1\ : STD_LOGIC;
  signal \red6__9_i_20_n_2\ : STD_LOGIC;
  signal \red6__9_i_20_n_3\ : STD_LOGIC;
  signal \red6__9_i_21_n_0\ : STD_LOGIC;
  signal \red6__9_i_22_n_0\ : STD_LOGIC;
  signal \red6__9_i_23_n_0\ : STD_LOGIC;
  signal \red6__9_i_26_n_0\ : STD_LOGIC;
  signal \red6__9_i_28_n_0\ : STD_LOGIC;
  signal \red6__9_i_29_n_0\ : STD_LOGIC;
  signal \red6__9_i_30_n_0\ : STD_LOGIC;
  signal \red6__9_i_31_n_0\ : STD_LOGIC;
  signal \red6__9_i_32_n_0\ : STD_LOGIC;
  signal \red6__9_i_33_n_0\ : STD_LOGIC;
  signal \red6__9_i_34_n_0\ : STD_LOGIC;
  signal \red6__9_i_35_n_0\ : STD_LOGIC;
  signal \red6__9_i_36_n_0\ : STD_LOGIC;
  signal \red6__9_i_37_n_0\ : STD_LOGIC;
  signal \red6__9_i_38_n_0\ : STD_LOGIC;
  signal \red6__9_i_39_n_0\ : STD_LOGIC;
  signal \red6__9_i_40_n_0\ : STD_LOGIC;
  signal \red6__9_i_41_n_0\ : STD_LOGIC;
  signal \red6__9_i_42_n_0\ : STD_LOGIC;
  signal \red6__9_i_43_n_0\ : STD_LOGIC;
  signal \red6__9_i_44_n_0\ : STD_LOGIC;
  signal \red6__9_i_44_n_1\ : STD_LOGIC;
  signal \red6__9_i_44_n_2\ : STD_LOGIC;
  signal \red6__9_i_44_n_3\ : STD_LOGIC;
  signal \red6__9_i_4_n_0\ : STD_LOGIC;
  signal \red6__9_i_4_n_1\ : STD_LOGIC;
  signal \red6__9_i_4_n_2\ : STD_LOGIC;
  signal \red6__9_i_4_n_3\ : STD_LOGIC;
  signal \red6__9_i_55_n_0\ : STD_LOGIC;
  signal \red6__9_i_56_n_0\ : STD_LOGIC;
  signal \red6__9_i_57_n_0\ : STD_LOGIC;
  signal \red6__9_i_58_n_0\ : STD_LOGIC;
  signal \red6__9_i_59_n_0\ : STD_LOGIC;
  signal \red6__9_i_72_n_0\ : STD_LOGIC;
  signal \red6__9_i_72_n_1\ : STD_LOGIC;
  signal \red6__9_i_72_n_2\ : STD_LOGIC;
  signal \red6__9_i_72_n_3\ : STD_LOGIC;
  signal \red6__9_i_72_n_4\ : STD_LOGIC;
  signal \red6__9_i_72_n_5\ : STD_LOGIC;
  signal \red6__9_i_72_n_6\ : STD_LOGIC;
  signal \red6__9_i_72_n_7\ : STD_LOGIC;
  signal \red6__9_i_85_n_0\ : STD_LOGIC;
  signal \red6__9_i_9_n_0\ : STD_LOGIC;
  signal \red6__9_i_9_n_1\ : STD_LOGIC;
  signal \red6__9_i_9_n_2\ : STD_LOGIC;
  signal \red6__9_i_9_n_3\ : STD_LOGIC;
  signal \triangle/p_1_in\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \triangle/p_3_in\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \triangle/p_4_in\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \triangle/p_5_in\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \triangle/translated_vertex1_2D[0]0\ : STD_LOGIC_VECTOR ( 31 downto 5 );
  signal \triangle/translated_vertex1_2D[1]0\ : STD_LOGIC_VECTOR ( 31 downto 5 );
  signal \triangle/translated_vertex2_2D[0]0\ : STD_LOGIC_VECTOR ( 31 downto 5 );
  signal \triangle/vertex1_2D[0]0\ : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal \triangle/vertex1_2D[0]4\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \triangle/vertex1_2D[0]_2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \triangle/vertex1_2D[1]0\ : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal \triangle/vertex1_2D[1]4\ : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal \triangle/vertex1_2D[1]_1\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \triangle/vertex2_2D[0]0\ : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal \triangle/vertex2_2D[0]_0\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red6__11_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red6__11_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red6__11_i_117_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__11_i_117_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red6__11_i_43_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red6__11_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red6__11_i_85_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__11_i_85_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red6__15_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red6__15_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red6__15_i_137_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__15_i_137_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red6__15_i_169_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__15_i_169_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red6__15_i_54_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red6__15_i_54_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red6__7_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red6__7_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red6__7_i_117_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__7_i_117_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red6__7_i_43_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red6__7_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red6__7_i_85_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red6__7_i_85_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \red6__11_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__11_i_13\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__11_i_18\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__11_i_23\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__11_i_28\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__11_i_43\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__11_i_44\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__11_i_45\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__11_i_46\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__11_i_47\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__13_i_14\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__13_i_19\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__13_i_20\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__13_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__13_i_9\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \red6__15_i_100\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \red6__15_i_101\ : label is "soft_lutpair65";
  attribute ADDER_THRESHOLD of \red6__15_i_11\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__15_i_14\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__15_i_19\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__15_i_24\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__15_i_29\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__15_i_54\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__15_i_55\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__15_i_56\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__15_i_57\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__15_i_58\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__17_i_14\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__17_i_19\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__17_i_20\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__17_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__17_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__7_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__7_i_13\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__7_i_18\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__7_i_23\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__7_i_28\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__7_i_43\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__7_i_44\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__7_i_45\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__7_i_46\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__7_i_47\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__9_i_14\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__9_i_19\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__9_i_20\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__9_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \red6__9_i_9\ : label is 35;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of axi_aclk : signal is "xilinx.com:signal:clock:1.0 AXI_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of axi_aclk : signal is "XIL_INTERFACENAME AXI_CLK, ASSOCIATED_BUSIF AXI, ASSOCIATED_RESET axi_aresetn, FREQ_HZ 83333333, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN block_design_mig_7series_0_0_ui_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_aresetn : signal is "xilinx.com:signal:reset:1.0 AXI_RST RST";
  attribute X_INTERFACE_PARAMETER of axi_aresetn : signal is "XIL_INTERFACENAME AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_arready : signal is "xilinx.com:interface:aximm:1.0 AXI ARREADY";
  attribute X_INTERFACE_INFO of axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 AXI ARVALID";
  attribute X_INTERFACE_INFO of axi_awready : signal is "xilinx.com:interface:aximm:1.0 AXI AWREADY";
  attribute X_INTERFACE_INFO of axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 AXI AWVALID";
  attribute X_INTERFACE_INFO of axi_bready : signal is "xilinx.com:interface:aximm:1.0 AXI BREADY";
  attribute X_INTERFACE_INFO of axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 AXI BVALID";
  attribute X_INTERFACE_INFO of axi_rready : signal is "xilinx.com:interface:aximm:1.0 AXI RREADY";
  attribute X_INTERFACE_PARAMETER of axi_rready : signal is "XIL_INTERFACENAME AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 4, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 83333333, ID_WIDTH 0, ADDR_WIDTH 16, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN block_design_mig_7series_0_0_ui_clk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 AXI RVALID";
  attribute X_INTERFACE_INFO of axi_wready : signal is "xilinx.com:interface:aximm:1.0 AXI WREADY";
  attribute X_INTERFACE_INFO of axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 AXI WVALID";
  attribute X_INTERFACE_INFO of hdmi_clk_n : signal is "xilinx.com:signal:clock:1.0 hdmi_clk_n CLK, xilinx.com:interface:hdmi:2.0 HDMI TMDS_CLK_N";
  attribute X_INTERFACE_PARAMETER of hdmi_clk_n : signal is "XIL_INTERFACENAME hdmi_clk_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of hdmi_clk_p : signal is "xilinx.com:signal:clock:1.0 hdmi_clk_p CLK, xilinx.com:interface:hdmi:2.0 HDMI TMDS_CLK_P";
  attribute X_INTERFACE_PARAMETER of hdmi_clk_p : signal is "XIL_INTERFACENAME hdmi_clk_p, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of logic_clk : signal is "xilinx.com:signal:clock:1.0 logic_clk CLK";
  attribute X_INTERFACE_PARAMETER of logic_clk : signal is "XIL_INTERFACENAME logic_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN block_design_clk_100MHz, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of raw_reset : signal is "xilinx.com:signal:reset:1.0 raw_reset RST";
  attribute X_INTERFACE_PARAMETER of raw_reset : signal is "XIL_INTERFACENAME raw_reset, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_araddr : signal is "xilinx.com:interface:aximm:1.0 AXI ARADDR";
  attribute X_INTERFACE_INFO of axi_arprot : signal is "xilinx.com:interface:aximm:1.0 AXI ARPROT";
  attribute X_INTERFACE_INFO of axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 AXI AWADDR";
  attribute X_INTERFACE_INFO of axi_awprot : signal is "xilinx.com:interface:aximm:1.0 AXI AWPROT";
  attribute X_INTERFACE_INFO of axi_bresp : signal is "xilinx.com:interface:aximm:1.0 AXI BRESP";
  attribute X_INTERFACE_INFO of axi_rdata : signal is "xilinx.com:interface:aximm:1.0 AXI RDATA";
  attribute X_INTERFACE_INFO of axi_rresp : signal is "xilinx.com:interface:aximm:1.0 AXI RRESP";
  attribute X_INTERFACE_INFO of axi_wdata : signal is "xilinx.com:interface:aximm:1.0 AXI WDATA";
  attribute X_INTERFACE_INFO of axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 AXI WSTRB";
  attribute X_INTERFACE_INFO of hdmi_tx_n : signal is "xilinx.com:interface:hdmi:2.0 HDMI TMDS_DATA_N";
  attribute X_INTERFACE_INFO of hdmi_tx_p : signal is "xilinx.com:interface:hdmi:2.0 HDMI TMDS_DATA_P";
begin
  axi_bresp(1) <= \<const0>\;
  axi_bresp(0) <= \<const0>\;
  axi_rdata(31) <= \<const0>\;
  axi_rdata(30) <= \<const0>\;
  axi_rdata(29) <= \<const0>\;
  axi_rdata(28) <= \<const0>\;
  axi_rdata(27) <= \<const0>\;
  axi_rdata(26) <= \<const0>\;
  axi_rdata(25) <= \<const0>\;
  axi_rdata(24) <= \<const0>\;
  axi_rdata(23) <= \<const0>\;
  axi_rdata(22) <= \<const0>\;
  axi_rdata(21) <= \<const0>\;
  axi_rdata(20) <= \<const0>\;
  axi_rdata(19) <= \<const0>\;
  axi_rdata(18) <= \<const0>\;
  axi_rdata(17) <= \<const0>\;
  axi_rdata(16) <= \<const0>\;
  axi_rdata(15) <= \<const0>\;
  axi_rdata(14) <= \<const0>\;
  axi_rdata(13) <= \<const0>\;
  axi_rdata(12) <= \<const0>\;
  axi_rdata(11) <= \<const0>\;
  axi_rdata(10) <= \<const0>\;
  axi_rdata(9) <= \<const0>\;
  axi_rdata(8) <= \<const0>\;
  axi_rdata(7) <= \<const0>\;
  axi_rdata(6) <= \<const0>\;
  axi_rdata(5) <= \<const0>\;
  axi_rdata(4) <= \<const0>\;
  axi_rdata(3) <= \<const0>\;
  axi_rdata(2) <= \<const0>\;
  axi_rdata(1) <= \<const0>\;
  axi_rdata(0) <= \<const0>\;
  axi_rresp(1) <= \<const0>\;
  axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_text_controller_v1_0
     port map (
      CO(0) => inst_n_47,
      DI(0) => \red6__17_i_106_n_0\,
      O(0) => \triangle/vertex1_2D[0]4\(1),
      axi_aclk => axi_aclk,
      axi_aresetn => axi_aresetn,
      axi_arready => axi_arready,
      axi_arvalid => axi_arvalid,
      axi_awready_reg => axi_awready,
      axi_awvalid => axi_awvalid,
      axi_bready => axi_bready,
      axi_bvalid => axi_bvalid,
      axi_rready => axi_rready,
      axi_rvalid => axi_rvalid,
      axi_wready => axi_wready,
      axi_wvalid => axi_wvalid,
      hdmi_clk_n => hdmi_clk_n,
      hdmi_clk_p => hdmi_clk_p,
      hdmi_tx_n(2 downto 0) => hdmi_tx_n(2 downto 0),
      hdmi_tx_p(2 downto 0) => hdmi_tx_p(2 downto 0),
      logic_clk => logic_clk,
      p_3_in(29 downto 0) => \triangle/p_3_in\(31 downto 2),
      p_4_in(29 downto 0) => \triangle/p_4_in\(31 downto 2),
      p_5_in(29 downto 0) => \triangle/p_5_in\(31 downto 2),
      raw_reset => raw_reset,
      \red6__17_i_67\(30) => \triangle/p_1_in\(31),
      \red6__17_i_67\(29 downto 0) => \triangle/p_1_in\(29 downto 0),
      \yaw_reg[7]\(1 downto 0) => \triangle/vertex1_2D[1]4\(15 downto 14),
      \yaw_reg[7]_0\(1) => inst_n_48,
      \yaw_reg[7]_0\(0) => \triangle/vertex1_2D[0]_2\(0),
      \yaw_reg[7]_1\(0) => inst_n_50,
      \yaw_reg[7]_2\(0) => inst_n_51
    );
\red6__11_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__11_i_13_n_0\,
      CO(3 downto 1) => \NLW_red6__11_i_10_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \red6__11_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_red6__11_i_10_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \triangle/p_3_in\(31 downto 30),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \triangle/translated_vertex1_2D[0]0\(31 downto 30)
    );
\red6__11_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_50,
      I1 => \red6__11_i_118_n_5\,
      O => \red6__11_i_100_n_0\
    );
\red6__11_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_50,
      I1 => \red6__11_i_118_n_6\,
      O => \red6__11_i_101_n_0\
    );
\red6__11_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_50,
      I1 => \red6__11_i_118_n_7\,
      O => \red6__11_i_102_n_0\
    );
\red6__11_i_103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_50,
      I1 => \red6__11_i_119_n_4\,
      O => \red6__11_i_103_n_0\
    );
\red6__11_i_104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_50,
      I1 => \red6__11_i_119_n_5\,
      O => \red6__11_i_104_n_0\
    );
\red6__11_i_105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_50,
      I1 => \red6__11_i_119_n_6\,
      O => \red6__11_i_105_n_0\
    );
\red6__11_i_106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_50,
      I1 => \red6__11_i_119_n_7\,
      O => \red6__11_i_106_n_0\
    );
\red6__11_i_107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_50,
      I1 => \red6__11_i_120_n_4\,
      O => \red6__11_i_107_n_0\
    );
\red6__11_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_50,
      I1 => \red6__11_i_120_n_5\,
      O => \red6__11_i_108_n_0\
    );
\red6__11_i_109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_50,
      I1 => \red6__11_i_120_n_6\,
      O => \red6__11_i_109_n_0\
    );
\red6__11_i_110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_50,
      I1 => \red6__11_i_120_n_7\,
      O => \red6__11_i_110_n_0\
    );
\red6__11_i_111\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_50,
      I1 => \red6__11_i_121_n_4\,
      O => \red6__11_i_111_n_0\
    );
\red6__11_i_112\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_50,
      I1 => \red6__11_i_121_n_5\,
      O => \red6__11_i_112_n_0\
    );
\red6__11_i_113\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_50,
      I1 => \red6__11_i_121_n_6\,
      O => \red6__11_i_113_n_0\
    );
\red6__11_i_114\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_50,
      I1 => \red6__11_i_121_n_7\,
      O => \red6__11_i_114_n_0\
    );
\red6__11_i_115\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__11_i_116_n_0\,
      CO(3) => \red6__11_i_115_n_0\,
      CO(2) => \red6__11_i_115_n_1\,
      CO(1) => \red6__11_i_115_n_2\,
      CO(0) => \red6__11_i_115_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \red6__11_i_115_n_4\,
      O(2) => \red6__11_i_115_n_5\,
      O(1) => \red6__11_i_115_n_6\,
      O(0) => \red6__11_i_115_n_7\,
      S(3) => inst_n_50,
      S(2) => inst_n_50,
      S(1) => inst_n_50,
      S(0) => inst_n_50
    );
\red6__11_i_116\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__11_i_118_n_0\,
      CO(3) => \red6__11_i_116_n_0\,
      CO(2) => \red6__11_i_116_n_1\,
      CO(1) => \red6__11_i_116_n_2\,
      CO(0) => \red6__11_i_116_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \red6__11_i_116_n_4\,
      O(2) => \red6__11_i_116_n_5\,
      O(1) => \red6__11_i_116_n_6\,
      O(0) => \red6__11_i_116_n_7\,
      S(3) => inst_n_50,
      S(2) => inst_n_50,
      S(1) => inst_n_50,
      S(0) => inst_n_50
    );
\red6__11_i_117\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__11_i_115_n_0\,
      CO(3 downto 0) => \NLW_red6__11_i_117_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_red6__11_i_117_O_UNCONNECTED\(3 downto 1),
      O(0) => \red6__11_i_117_n_7\,
      S(3 downto 1) => B"000",
      S(0) => inst_n_50
    );
\red6__11_i_118\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__11_i_119_n_0\,
      CO(3) => \red6__11_i_118_n_0\,
      CO(2) => \red6__11_i_118_n_1\,
      CO(1) => \red6__11_i_118_n_2\,
      CO(0) => \red6__11_i_118_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \red6__11_i_118_n_4\,
      O(2) => \red6__11_i_118_n_5\,
      O(1) => \red6__11_i_118_n_6\,
      O(0) => \red6__11_i_118_n_7\,
      S(3) => inst_n_50,
      S(2) => inst_n_50,
      S(1) => inst_n_50,
      S(0) => inst_n_50
    );
\red6__11_i_119\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__11_i_120_n_0\,
      CO(3) => \red6__11_i_119_n_0\,
      CO(2) => \red6__11_i_119_n_1\,
      CO(1) => \red6__11_i_119_n_2\,
      CO(0) => \red6__11_i_119_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \red6__11_i_119_n_4\,
      O(2) => \red6__11_i_119_n_5\,
      O(1) => \red6__11_i_119_n_6\,
      O(0) => \red6__11_i_119_n_7\,
      S(3) => inst_n_50,
      S(2) => inst_n_50,
      S(1) => inst_n_50,
      S(0) => inst_n_50
    );
\red6__11_i_120\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__11_i_121_n_0\,
      CO(3) => \red6__11_i_120_n_0\,
      CO(2) => \red6__11_i_120_n_1\,
      CO(1) => \red6__11_i_120_n_2\,
      CO(0) => \red6__11_i_120_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \red6__11_i_120_n_4\,
      O(2) => \red6__11_i_120_n_5\,
      O(1) => \red6__11_i_120_n_6\,
      O(0) => \red6__11_i_120_n_7\,
      S(3) => inst_n_50,
      S(2) => inst_n_50,
      S(1) => inst_n_50,
      S(0) => inst_n_50
    );
\red6__11_i_121\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__13_i_77_n_0\,
      CO(3) => \red6__11_i_121_n_0\,
      CO(2) => \red6__11_i_121_n_1\,
      CO(1) => \red6__11_i_121_n_2\,
      CO(0) => \red6__11_i_121_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \red6__11_i_121_n_4\,
      O(2) => \red6__11_i_121_n_5\,
      O(1) => \red6__11_i_121_n_6\,
      O(0) => \red6__11_i_121_n_7\,
      S(3) => inst_n_50,
      S(2) => inst_n_50,
      S(1) => inst_n_50,
      S(0) => inst_n_50
    );
\red6__11_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__11_i_18_n_0\,
      CO(3) => \red6__11_i_13_n_0\,
      CO(2) => \red6__11_i_13_n_1\,
      CO(1) => \red6__11_i_13_n_2\,
      CO(0) => \red6__11_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \triangle/p_3_in\(29 downto 26),
      S(3 downto 0) => \triangle/translated_vertex1_2D[0]0\(29 downto 26)
    );
\red6__11_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__11_i_23_n_0\,
      CO(3) => \red6__11_i_18_n_0\,
      CO(2) => \red6__11_i_18_n_1\,
      CO(1) => \red6__11_i_18_n_2\,
      CO(0) => \red6__11_i_18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \triangle/p_3_in\(25 downto 22),
      S(3 downto 0) => \triangle/translated_vertex1_2D[0]0\(25 downto 22)
    );
\red6__11_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__11_i_28_n_0\,
      CO(3) => \red6__11_i_23_n_0\,
      CO(2) => \red6__11_i_23_n_1\,
      CO(1) => \red6__11_i_23_n_2\,
      CO(0) => \red6__11_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \triangle/p_3_in\(21 downto 18),
      S(3 downto 0) => \triangle/translated_vertex1_2D[0]0\(21 downto 18)
    );
\red6__11_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__13_i_4_n_0\,
      CO(3) => \red6__11_i_28_n_0\,
      CO(2) => \red6__11_i_28_n_1\,
      CO(1) => \red6__11_i_28_n_2\,
      CO(0) => \red6__11_i_28_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \triangle/p_3_in\(17 downto 14),
      S(3 downto 0) => \triangle/translated_vertex1_2D[0]0\(17 downto 14)
    );
\red6__11_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__11_i_44_n_0\,
      CO(3 downto 1) => \NLW_red6__11_i_43_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \red6__11_i_43_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \red6__11_i_48_n_0\,
      O(3 downto 2) => \NLW_red6__11_i_43_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \triangle/translated_vertex1_2D[0]0\(31 downto 30),
      S(3 downto 2) => B"00",
      S(1) => \red6__11_i_49_n_0\,
      S(0) => \red6__11_i_50_n_0\
    );
\red6__11_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__11_i_45_n_0\,
      CO(3) => \red6__11_i_44_n_0\,
      CO(2) => \red6__11_i_44_n_1\,
      CO(1) => \red6__11_i_44_n_2\,
      CO(0) => \red6__11_i_44_n_3\,
      CYINIT => '0',
      DI(3) => \red6__11_i_51_n_0\,
      DI(2) => \red6__11_i_52_n_0\,
      DI(1) => \red6__11_i_53_n_0\,
      DI(0) => \red6__11_i_54_n_0\,
      O(3 downto 0) => \triangle/translated_vertex1_2D[0]0\(29 downto 26),
      S(3) => \red6__11_i_55_n_0\,
      S(2) => \red6__11_i_56_n_0\,
      S(1) => \red6__11_i_57_n_0\,
      S(0) => \red6__11_i_58_n_0\
    );
\red6__11_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__11_i_46_n_0\,
      CO(3) => \red6__11_i_45_n_0\,
      CO(2) => \red6__11_i_45_n_1\,
      CO(1) => \red6__11_i_45_n_2\,
      CO(0) => \red6__11_i_45_n_3\,
      CYINIT => '0',
      DI(3) => \red6__11_i_59_n_0\,
      DI(2) => \red6__11_i_60_n_0\,
      DI(1) => \red6__11_i_61_n_0\,
      DI(0) => \red6__11_i_62_n_0\,
      O(3 downto 0) => \triangle/translated_vertex1_2D[0]0\(25 downto 22),
      S(3) => \red6__11_i_63_n_0\,
      S(2) => \red6__11_i_64_n_0\,
      S(1) => \red6__11_i_65_n_0\,
      S(0) => \red6__11_i_66_n_0\
    );
\red6__11_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__11_i_47_n_0\,
      CO(3) => \red6__11_i_46_n_0\,
      CO(2) => \red6__11_i_46_n_1\,
      CO(1) => \red6__11_i_46_n_2\,
      CO(0) => \red6__11_i_46_n_3\,
      CYINIT => '0',
      DI(3) => \red6__11_i_67_n_0\,
      DI(2) => \red6__11_i_68_n_0\,
      DI(1) => \red6__11_i_69_n_0\,
      DI(0) => \red6__11_i_70_n_0\,
      O(3 downto 0) => \triangle/translated_vertex1_2D[0]0\(21 downto 18),
      S(3) => \red6__11_i_71_n_0\,
      S(2) => \red6__11_i_72_n_0\,
      S(1) => \red6__11_i_73_n_0\,
      S(0) => \red6__11_i_74_n_0\
    );
\red6__11_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__13_i_19_n_0\,
      CO(3) => \red6__11_i_47_n_0\,
      CO(2) => \red6__11_i_47_n_1\,
      CO(1) => \red6__11_i_47_n_2\,
      CO(0) => \red6__11_i_47_n_3\,
      CYINIT => '0',
      DI(3) => \red6__11_i_75_n_0\,
      DI(2) => \red6__11_i_76_n_0\,
      DI(1) => \red6__11_i_77_n_0\,
      DI(0) => \red6__11_i_78_n_0\,
      O(3 downto 0) => \triangle/translated_vertex1_2D[0]0\(17 downto 14),
      S(3) => \red6__11_i_79_n_0\,
      S(2) => \red6__11_i_80_n_0\,
      S(1) => \red6__11_i_81_n_0\,
      S(0) => \red6__11_i_82_n_0\
    );
\red6__11_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3220"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(27),
      I1 => inst_n_50,
      I2 => \triangle/vertex1_2D[0]0\(23),
      I3 => \triangle/vertex1_2D[0]0\(24),
      O => \red6__11_i_48_n_0\
    );
\red6__11_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000666900009666"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(29),
      I1 => \triangle/vertex1_2D[0]0\(26),
      I2 => \triangle/vertex1_2D[0]0\(28),
      I3 => \triangle/vertex1_2D[0]0\(24),
      I4 => inst_n_50,
      I5 => \triangle/vertex1_2D[0]0\(25),
      O => \red6__11_i_49_n_0\
    );
\red6__11_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001E008700E10078"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(23),
      I1 => \triangle/vertex1_2D[0]0\(27),
      I2 => \triangle/vertex1_2D[0]0\(25),
      I3 => inst_n_50,
      I4 => \triangle/vertex1_2D[0]0\(24),
      I5 => \triangle/vertex1_2D[0]0\(28),
      O => \red6__11_i_50_n_0\
    );
\red6__11_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3220"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(26),
      I1 => inst_n_50,
      I2 => \triangle/vertex1_2D[0]0\(22),
      I3 => \triangle/vertex1_2D[0]0\(23),
      O => \red6__11_i_51_n_0\
    );
\red6__11_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3220"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(22),
      I1 => inst_n_50,
      I2 => \triangle/vertex1_2D[0]0\(21),
      I3 => \triangle/vertex1_2D[0]0\(25),
      O => \red6__11_i_52_n_0\
    );
\red6__11_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3220"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(21),
      I1 => inst_n_50,
      I2 => \triangle/vertex1_2D[0]0\(20),
      I3 => \triangle/vertex1_2D[0]0\(24),
      O => \red6__11_i_53_n_0\
    );
\red6__11_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3220"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(23),
      I1 => inst_n_50,
      I2 => \triangle/vertex1_2D[0]0\(20),
      I3 => \triangle/vertex1_2D[0]0\(19),
      O => \red6__11_i_54_n_0\
    );
\red6__11_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001800E700E70018"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(22),
      I1 => \triangle/vertex1_2D[0]0\(26),
      I2 => \triangle/vertex1_2D[0]0\(23),
      I3 => inst_n_50,
      I4 => \triangle/vertex1_2D[0]0\(24),
      I5 => \triangle/vertex1_2D[0]0\(27),
      O => \red6__11_i_55_n_0\
    );
\red6__11_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000018E70000E718"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(25),
      I1 => \triangle/vertex1_2D[0]0\(21),
      I2 => \triangle/vertex1_2D[0]0\(22),
      I3 => \triangle/vertex1_2D[0]0\(23),
      I4 => inst_n_50,
      I5 => \triangle/vertex1_2D[0]0\(26),
      O => \red6__11_i_56_n_0\
    );
\red6__11_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001800E700E70018"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(24),
      I1 => \triangle/vertex1_2D[0]0\(20),
      I2 => \triangle/vertex1_2D[0]0\(21),
      I3 => inst_n_50,
      I4 => \triangle/vertex1_2D[0]0\(22),
      I5 => \triangle/vertex1_2D[0]0\(25),
      O => \red6__11_i_57_n_0\
    );
\red6__11_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001E008700E10078"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(19),
      I1 => \triangle/vertex1_2D[0]0\(23),
      I2 => \triangle/vertex1_2D[0]0\(21),
      I3 => inst_n_50,
      I4 => \triangle/vertex1_2D[0]0\(20),
      I5 => \triangle/vertex1_2D[0]0\(24),
      O => \red6__11_i_58_n_0\
    );
\red6__11_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E08"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(22),
      I1 => \triangle/vertex1_2D[0]0\(18),
      I2 => inst_n_50,
      I3 => \triangle/vertex1_2D[0]0\(19),
      O => \red6__11_i_59_n_0\
    );
\red6__11_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E08"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(21),
      I1 => \triangle/vertex1_2D[0]0\(18),
      I2 => inst_n_50,
      I3 => \triangle/vertex1_2D[0]0\(17),
      O => \red6__11_i_60_n_0\
    );
\red6__11_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E08"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(20),
      I1 => \triangle/vertex1_2D[0]0\(16),
      I2 => inst_n_50,
      I3 => \triangle/vertex1_2D[0]0\(17),
      O => \red6__11_i_61_n_0\
    );
\red6__11_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3220"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(16),
      I1 => inst_n_50,
      I2 => \triangle/vertex1_2D[0]0\(15),
      I3 => \triangle/vertex1_2D[0]0\(19),
      O => \red6__11_i_62_n_0\
    );
\red6__11_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001EE100008778"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(18),
      I1 => \triangle/vertex1_2D[0]0\(22),
      I2 => \triangle/vertex1_2D[0]0\(20),
      I3 => \triangle/vertex1_2D[0]0\(23),
      I4 => inst_n_50,
      I5 => \triangle/vertex1_2D[0]0\(19),
      O => \red6__11_i_63_n_0\
    );
\red6__11_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000018E70000E718"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(17),
      I1 => \triangle/vertex1_2D[0]0\(21),
      I2 => \triangle/vertex1_2D[0]0\(18),
      I3 => \triangle/vertex1_2D[0]0\(22),
      I4 => inst_n_50,
      I5 => \triangle/vertex1_2D[0]0\(19),
      O => \red6__11_i_64_n_0\
    );
\red6__11_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001E00E100870078"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(16),
      I1 => \triangle/vertex1_2D[0]0\(20),
      I2 => \triangle/vertex1_2D[0]0\(18),
      I3 => inst_n_50,
      I4 => \triangle/vertex1_2D[0]0\(21),
      I5 => \triangle/vertex1_2D[0]0\(17),
      O => \red6__11_i_65_n_0\
    );
\red6__11_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001800E700E70018"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(19),
      I1 => \triangle/vertex1_2D[0]0\(15),
      I2 => \triangle/vertex1_2D[0]0\(16),
      I3 => inst_n_50,
      I4 => \triangle/vertex1_2D[0]0\(20),
      I5 => \triangle/vertex1_2D[0]0\(17),
      O => \red6__11_i_66_n_0\
    );
\red6__11_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3220"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(14),
      I1 => inst_n_50,
      I2 => \triangle/vertex1_2D[0]0\(15),
      I3 => \triangle/vertex1_2D[0]0\(18),
      O => \red6__11_i_67_n_0\
    );
\red6__11_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E08"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(14),
      I1 => \triangle/vertex1_2D[0]0\(13),
      I2 => inst_n_50,
      I3 => \triangle/vertex1_2D[0]0\(17),
      O => \red6__11_i_68_n_0\
    );
\red6__11_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E08"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(16),
      I1 => \triangle/vertex1_2D[0]0\(13),
      I2 => inst_n_50,
      I3 => \triangle/vertex1_2D[0]0\(12),
      O => \red6__11_i_69_n_0\
    );
\red6__11_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E08"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(15),
      I1 => \triangle/vertex1_2D[0]0\(11),
      I2 => inst_n_50,
      I3 => \triangle/vertex1_2D[0]0\(12),
      O => \red6__11_i_70_n_0\
    );
\red6__11_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000018E70000E718"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(18),
      I1 => \triangle/vertex1_2D[0]0\(14),
      I2 => \triangle/vertex1_2D[0]0\(15),
      I3 => \triangle/vertex1_2D[0]0\(16),
      I4 => inst_n_50,
      I5 => \triangle/vertex1_2D[0]0\(19),
      O => \red6__11_i_71_n_0\
    );
\red6__11_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001800E700E70018"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(17),
      I1 => \triangle/vertex1_2D[0]0\(13),
      I2 => \triangle/vertex1_2D[0]0\(14),
      I3 => inst_n_50,
      I4 => \triangle/vertex1_2D[0]0\(15),
      I5 => \triangle/vertex1_2D[0]0\(18),
      O => \red6__11_i_72_n_0\
    );
\red6__11_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001E870000E178"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(12),
      I1 => \triangle/vertex1_2D[0]0\(16),
      I2 => \triangle/vertex1_2D[0]0\(14),
      I3 => \triangle/vertex1_2D[0]0\(13),
      I4 => inst_n_50,
      I5 => \triangle/vertex1_2D[0]0\(17),
      O => \red6__11_i_73_n_0\
    );
\red6__11_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001EE100008778"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(11),
      I1 => \triangle/vertex1_2D[0]0\(15),
      I2 => \triangle/vertex1_2D[0]0\(13),
      I3 => \triangle/vertex1_2D[0]0\(16),
      I4 => inst_n_50,
      I5 => \triangle/vertex1_2D[0]0\(12),
      O => \red6__11_i_74_n_0\
    );
\red6__11_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E08"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(14),
      I1 => \triangle/vertex1_2D[0]0\(11),
      I2 => inst_n_50,
      I3 => \triangle/vertex1_2D[0]0\(10),
      O => \red6__11_i_75_n_0\
    );
\red6__11_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E08"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(13),
      I1 => \triangle/vertex1_2D[0]0\(9),
      I2 => inst_n_50,
      I3 => \triangle/vertex1_2D[0]0\(10),
      O => \red6__11_i_76_n_0\
    );
\red6__11_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3220"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(9),
      I1 => inst_n_50,
      I2 => \triangle/vertex1_2D[0]0\(8),
      I3 => \triangle/vertex1_2D[0]0\(12),
      O => \red6__11_i_77_n_0\
    );
\red6__11_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5440"
    )
        port map (
      I0 => inst_n_50,
      I1 => \triangle/vertex1_2D[0]0\(11),
      I2 => \triangle/vertex1_2D[0]0\(8),
      I3 => \triangle/vertex1_2D[0]0\(7),
      O => \red6__11_i_78_n_0\
    );
\red6__11_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001800E700E70018"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(10),
      I1 => \triangle/vertex1_2D[0]0\(14),
      I2 => \triangle/vertex1_2D[0]0\(11),
      I3 => inst_n_50,
      I4 => \triangle/vertex1_2D[0]0\(15),
      I5 => \triangle/vertex1_2D[0]0\(12),
      O => \red6__11_i_79_n_0\
    );
\red6__11_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001EE100008778"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(9),
      I1 => \triangle/vertex1_2D[0]0\(13),
      I2 => \triangle/vertex1_2D[0]0\(11),
      I3 => \triangle/vertex1_2D[0]0\(14),
      I4 => inst_n_50,
      I5 => \triangle/vertex1_2D[0]0\(10),
      O => \red6__11_i_80_n_0\
    );
\red6__11_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000018E70000E718"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(12),
      I1 => \triangle/vertex1_2D[0]0\(8),
      I2 => \triangle/vertex1_2D[0]0\(9),
      I3 => \triangle/vertex1_2D[0]0\(13),
      I4 => inst_n_50,
      I5 => \triangle/vertex1_2D[0]0\(10),
      O => \red6__11_i_81_n_0\
    );
\red6__11_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001E008700E10078"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(7),
      I1 => \triangle/vertex1_2D[0]0\(11),
      I2 => \triangle/vertex1_2D[0]0\(9),
      I3 => inst_n_50,
      I4 => \triangle/vertex1_2D[0]0\(8),
      I5 => \triangle/vertex1_2D[0]0\(12),
      O => \red6__11_i_82_n_0\
    );
\red6__11_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__11_i_84_n_0\,
      CO(3) => \red6__11_i_83_n_0\,
      CO(2) => \red6__11_i_83_n_1\,
      CO(1) => \red6__11_i_83_n_2\,
      CO(0) => \red6__11_i_83_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \triangle/vertex1_2D[0]0\(28 downto 25),
      S(3) => \red6__11_i_90_n_0\,
      S(2) => \red6__11_i_91_n_0\,
      S(1) => \red6__11_i_92_n_0\,
      S(0) => \red6__11_i_93_n_0\
    );
\red6__11_i_84\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__11_i_86_n_0\,
      CO(3) => \red6__11_i_84_n_0\,
      CO(2) => \red6__11_i_84_n_1\,
      CO(1) => \red6__11_i_84_n_2\,
      CO(0) => \red6__11_i_84_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \triangle/vertex1_2D[0]0\(24 downto 21),
      S(3) => \red6__11_i_94_n_0\,
      S(2) => \red6__11_i_95_n_0\,
      S(1) => \red6__11_i_96_n_0\,
      S(0) => \red6__11_i_97_n_0\
    );
\red6__11_i_85\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__11_i_83_n_0\,
      CO(3 downto 0) => \NLW_red6__11_i_85_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_red6__11_i_85_O_UNCONNECTED\(3 downto 1),
      O(0) => \triangle/vertex1_2D[0]0\(29),
      S(3 downto 1) => B"000",
      S(0) => \red6__11_i_98_n_0\
    );
\red6__11_i_86\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__11_i_87_n_0\,
      CO(3) => \red6__11_i_86_n_0\,
      CO(2) => \red6__11_i_86_n_1\,
      CO(1) => \red6__11_i_86_n_2\,
      CO(0) => \red6__11_i_86_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \triangle/vertex1_2D[0]0\(20 downto 17),
      S(3) => \red6__11_i_99_n_0\,
      S(2) => \red6__11_i_100_n_0\,
      S(1) => \red6__11_i_101_n_0\,
      S(0) => \red6__11_i_102_n_0\
    );
\red6__11_i_87\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__11_i_88_n_0\,
      CO(3) => \red6__11_i_87_n_0\,
      CO(2) => \red6__11_i_87_n_1\,
      CO(1) => \red6__11_i_87_n_2\,
      CO(0) => \red6__11_i_87_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \triangle/vertex1_2D[0]0\(16 downto 13),
      S(3) => \red6__11_i_103_n_0\,
      S(2) => \red6__11_i_104_n_0\,
      S(1) => \red6__11_i_105_n_0\,
      S(0) => \red6__11_i_106_n_0\
    );
\red6__11_i_88\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__11_i_89_n_0\,
      CO(3) => \red6__11_i_88_n_0\,
      CO(2) => \red6__11_i_88_n_1\,
      CO(1) => \red6__11_i_88_n_2\,
      CO(0) => \red6__11_i_88_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \triangle/vertex1_2D[0]0\(12 downto 9),
      S(3) => \red6__11_i_107_n_0\,
      S(2) => \red6__11_i_108_n_0\,
      S(1) => \red6__11_i_109_n_0\,
      S(0) => \red6__11_i_110_n_0\
    );
\red6__11_i_89\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__13_i_44_n_0\,
      CO(3) => \red6__11_i_89_n_0\,
      CO(2) => \red6__11_i_89_n_1\,
      CO(1) => \red6__11_i_89_n_2\,
      CO(0) => \red6__11_i_89_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \triangle/vertex1_2D[0]0\(8 downto 5),
      S(3) => \red6__11_i_111_n_0\,
      S(2) => \red6__11_i_112_n_0\,
      S(1) => \red6__11_i_113_n_0\,
      S(0) => \red6__11_i_114_n_0\
    );
\red6__11_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_50,
      I1 => \red6__11_i_115_n_4\,
      O => \red6__11_i_90_n_0\
    );
\red6__11_i_91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_50,
      I1 => \red6__11_i_115_n_5\,
      O => \red6__11_i_91_n_0\
    );
\red6__11_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_50,
      I1 => \red6__11_i_115_n_6\,
      O => \red6__11_i_92_n_0\
    );
\red6__11_i_93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_50,
      I1 => \red6__11_i_115_n_7\,
      O => \red6__11_i_93_n_0\
    );
\red6__11_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_50,
      I1 => \red6__11_i_116_n_4\,
      O => \red6__11_i_94_n_0\
    );
\red6__11_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_50,
      I1 => \red6__11_i_116_n_5\,
      O => \red6__11_i_95_n_0\
    );
\red6__11_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_50,
      I1 => \red6__11_i_116_n_6\,
      O => \red6__11_i_96_n_0\
    );
\red6__11_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_50,
      I1 => \red6__11_i_116_n_7\,
      O => \red6__11_i_97_n_0\
    );
\red6__11_i_98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_50,
      I1 => \red6__11_i_117_n_7\,
      O => \red6__11_i_98_n_0\
    );
\red6__11_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_50,
      I1 => \red6__11_i_118_n_4\,
      O => \red6__11_i_99_n_0\
    );
\red6__13_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red6__13_i_14_n_0\,
      CO(2) => \red6__13_i_14_n_1\,
      CO(1) => \red6__13_i_14_n_2\,
      CO(0) => \red6__13_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red6__13_i_23_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \triangle/p_3_in\(5 downto 2),
      S(3) => \triangle/translated_vertex1_2D[0]0\(5),
      S(2) => \red6__13_i_25_n_0\,
      S(1) => \red6__13_i_26_n_0\,
      S(0) => \triangle/vertex1_2D[0]_2\(0)
    );
\red6__13_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__13_i_20_n_0\,
      CO(3) => \red6__13_i_19_n_0\,
      CO(2) => \red6__13_i_19_n_1\,
      CO(1) => \red6__13_i_19_n_2\,
      CO(0) => \red6__13_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \red6__13_i_28_n_0\,
      DI(2) => \red6__13_i_29_n_0\,
      DI(1) => \red6__13_i_30_n_0\,
      DI(0) => \red6__13_i_31_n_0\,
      O(3 downto 0) => \triangle/translated_vertex1_2D[0]0\(13 downto 10),
      S(3) => \red6__13_i_32_n_0\,
      S(2) => \red6__13_i_33_n_0\,
      S(1) => \red6__13_i_34_n_0\,
      S(0) => \red6__13_i_35_n_0\
    );
\red6__13_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red6__13_i_20_n_0\,
      CO(2) => \red6__13_i_20_n_1\,
      CO(1) => \red6__13_i_20_n_2\,
      CO(0) => \red6__13_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \red6__13_i_36_n_0\,
      DI(2) => \red6__13_i_37_n_0\,
      DI(1) => \red6__13_i_38_n_0\,
      DI(0) => \red6__13_i_39_n_0\,
      O(3 downto 0) => \triangle/translated_vertex1_2D[0]0\(9 downto 6),
      S(3) => \red6__13_i_40_n_0\,
      S(2) => \red6__13_i_41_n_0\,
      S(1) => \red6__13_i_42_n_0\,
      S(0) => \red6__13_i_43_n_0\
    );
\red6__13_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \triangle/translated_vertex1_2D[0]0\(7),
      O => \red6__13_i_21_n_0\
    );
\red6__13_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \triangle/translated_vertex1_2D[0]0\(6),
      O => \red6__13_i_22_n_0\
    );
\red6__13_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => inst_n_48,
      I1 => \triangle/vertex1_2D[0]0\(1),
      I2 => inst_n_50,
      O => \red6__13_i_23_n_0\
    );
\red6__13_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => inst_n_50,
      I1 => \triangle/vertex1_2D[0]0\(3),
      I2 => \triangle/vertex1_2D[0]_2\(0),
      O => \triangle/translated_vertex1_2D[0]0\(5)
    );
\red6__13_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inst_n_51,
      I1 => inst_n_50,
      I2 => \triangle/vertex1_2D[0]0\(2),
      O => \red6__13_i_25_n_0\
    );
\red6__13_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inst_n_50,
      I1 => \triangle/vertex1_2D[0]0\(1),
      I2 => inst_n_48,
      O => \red6__13_i_26_n_0\
    );
\red6__13_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E08"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(7),
      I1 => \triangle/vertex1_2D[0]0\(6),
      I2 => inst_n_50,
      I3 => \triangle/vertex1_2D[0]0\(10),
      O => \red6__13_i_28_n_0\
    );
\red6__13_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E08"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(9),
      I1 => \triangle/vertex1_2D[0]0\(6),
      I2 => inst_n_50,
      I3 => \triangle/vertex1_2D[0]0\(5),
      O => \red6__13_i_29_n_0\
    );
\red6__13_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E08"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(8),
      I1 => \triangle/vertex1_2D[0]0\(4),
      I2 => inst_n_50,
      I3 => \triangle/vertex1_2D[0]0\(5),
      O => \red6__13_i_30_n_0\
    );
\red6__13_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E08"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(7),
      I1 => \triangle/vertex1_2D[0]0\(4),
      I2 => inst_n_50,
      I3 => \triangle/vertex1_2D[0]0\(3),
      O => \red6__13_i_31_n_0\
    );
\red6__13_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001800E700E70018"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(10),
      I1 => \triangle/vertex1_2D[0]0\(6),
      I2 => \triangle/vertex1_2D[0]0\(7),
      I3 => inst_n_50,
      I4 => \triangle/vertex1_2D[0]0\(8),
      I5 => \triangle/vertex1_2D[0]0\(11),
      O => \red6__13_i_32_n_0\
    );
\red6__13_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000018E70000E718"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(5),
      I1 => \triangle/vertex1_2D[0]0\(9),
      I2 => \triangle/vertex1_2D[0]0\(6),
      I3 => \triangle/vertex1_2D[0]0\(7),
      I4 => inst_n_50,
      I5 => \triangle/vertex1_2D[0]0\(10),
      O => \red6__13_i_33_n_0\
    );
\red6__13_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001EE100008778"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(4),
      I1 => \triangle/vertex1_2D[0]0\(8),
      I2 => \triangle/vertex1_2D[0]0\(6),
      I3 => \triangle/vertex1_2D[0]0\(9),
      I4 => inst_n_50,
      I5 => \triangle/vertex1_2D[0]0\(5),
      O => \red6__13_i_34_n_0\
    );
\red6__13_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001800E700E70018"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(3),
      I1 => \triangle/vertex1_2D[0]0\(7),
      I2 => \triangle/vertex1_2D[0]0\(4),
      I3 => inst_n_50,
      I4 => \triangle/vertex1_2D[0]0\(8),
      I5 => \triangle/vertex1_2D[0]0\(5),
      O => \red6__13_i_35_n_0\
    );
\red6__13_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E08"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(6),
      I1 => \triangle/vertex1_2D[0]0\(2),
      I2 => inst_n_50,
      I3 => \triangle/vertex1_2D[0]0\(3),
      O => \red6__13_i_36_n_0\
    );
\red6__13_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCA0F0ACAC00A00"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(2),
      I1 => inst_n_51,
      I2 => inst_n_50,
      I3 => \triangle/vertex1_2D[0]0\(1),
      I4 => inst_n_48,
      I5 => \triangle/vertex1_2D[0]0\(5),
      O => \red6__13_i_37_n_0\
    );
\red6__13_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA32A820"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]_2\(0),
      I1 => inst_n_50,
      I2 => \triangle/vertex1_2D[0]0\(1),
      I3 => inst_n_48,
      I4 => \triangle/vertex1_2D[0]0\(4),
      O => \red6__13_i_38_n_0\
    );
\red6__13_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => inst_n_50,
      I1 => \triangle/vertex1_2D[0]0\(3),
      I2 => \triangle/vertex1_2D[0]_2\(0),
      O => \red6__13_i_39_n_0\
    );
\red6__13_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__13_i_9_n_0\,
      CO(3) => \red6__13_i_4_n_0\,
      CO(2) => \red6__13_i_4_n_1\,
      CO(1) => \red6__13_i_4_n_2\,
      CO(0) => \red6__13_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \triangle/p_3_in\(13 downto 10),
      S(3 downto 0) => \triangle/translated_vertex1_2D[0]0\(13 downto 10)
    );
\red6__13_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01080E070E070108"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(6),
      I1 => \triangle/vertex1_2D[0]0\(2),
      I2 => inst_n_50,
      I3 => \triangle/vertex1_2D[0]0\(3),
      I4 => \triangle/vertex1_2D[0]0\(4),
      I5 => \triangle/vertex1_2D[0]0\(7),
      O => \red6__13_i_40_n_0\
    );
\red6__13_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"303018E73030E718"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(5),
      I1 => \triangle/vertex1_2D[0]_2\(1),
      I2 => \triangle/vertex1_2D[0]_2\(2),
      I3 => \triangle/vertex1_2D[0]0\(6),
      I4 => inst_n_50,
      I5 => \triangle/vertex1_2D[0]0\(3),
      O => \red6__13_i_41_n_0\
    );
\red6__13_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3F0C3F01E87E178"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(4),
      I1 => \triangle/vertex1_2D[0]_2\(0),
      I2 => \triangle/vertex1_2D[0]_2\(2),
      I3 => \triangle/vertex1_2D[0]_2\(1),
      I4 => \triangle/vertex1_2D[0]0\(5),
      I5 => inst_n_50,
      O => \red6__13_i_42_n_0\
    );
\red6__13_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"343BC4CB3B34CBC4"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]0\(3),
      I1 => \triangle/vertex1_2D[0]_2\(0),
      I2 => inst_n_50,
      I3 => \triangle/vertex1_2D[0]0\(1),
      I4 => inst_n_48,
      I5 => \triangle/vertex1_2D[0]0\(4),
      O => \red6__13_i_43_n_0\
    );
\red6__13_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red6__13_i_44_n_0\,
      CO(2) => \red6__13_i_44_n_1\,
      CO(1) => \red6__13_i_44_n_2\,
      CO(0) => \red6__13_i_44_n_3\,
      CYINIT => \red6__13_i_57_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \triangle/vertex1_2D[0]0\(4 downto 1),
      S(3) => \red6__13_i_58_n_0\,
      S(2) => \red6__13_i_59_n_0\,
      S(1) => \red6__13_i_60_n_0\,
      S(0) => \red6__13_i_61_n_0\
    );
\red6__13_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => inst_n_48,
      I1 => \triangle/vertex1_2D[0]0\(1),
      I2 => inst_n_50,
      O => \triangle/vertex1_2D[0]_2\(1)
    );
\red6__13_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inst_n_51,
      I1 => inst_n_50,
      I2 => \triangle/vertex1_2D[0]0\(2),
      O => \triangle/vertex1_2D[0]_2\(2)
    );
\red6__13_i_57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]_2\(0),
      O => \red6__13_i_57_n_0\
    );
\red6__13_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_50,
      I1 => \red6__13_i_77_n_4\,
      O => \red6__13_i_58_n_0\
    );
\red6__13_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_50,
      I1 => \red6__13_i_77_n_5\,
      O => \red6__13_i_59_n_0\
    );
\red6__13_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => inst_n_51,
      I1 => \red6__13_i_77_n_6\,
      I2 => inst_n_50,
      O => \red6__13_i_60_n_0\
    );
\red6__13_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => inst_n_48,
      I1 => \red6__13_i_77_n_7\,
      I2 => inst_n_50,
      O => \red6__13_i_61_n_0\
    );
\red6__13_i_77\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red6__13_i_77_n_0\,
      CO(2) => \red6__13_i_77_n_1\,
      CO(1) => \red6__13_i_77_n_2\,
      CO(0) => \red6__13_i_77_n_3\,
      CYINIT => \red6__13_i_57_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \red6__13_i_77_n_4\,
      O(2) => \red6__13_i_77_n_5\,
      O(1) => \red6__13_i_77_n_6\,
      O(0) => \red6__13_i_77_n_7\,
      S(3) => inst_n_50,
      S(2) => inst_n_50,
      S(1) => \red6__13_i_92_n_0\,
      S(0) => \red6__13_i_93_n_0\
    );
\red6__13_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__13_i_14_n_0\,
      CO(3) => \red6__13_i_9_n_0\,
      CO(2) => \red6__13_i_9_n_1\,
      CO(1) => \red6__13_i_9_n_2\,
      CO(0) => \red6__13_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \triangle/translated_vertex1_2D[0]0\(7 downto 6),
      O(3 downto 0) => \triangle/p_3_in\(9 downto 6),
      S(3 downto 2) => \triangle/translated_vertex1_2D[0]0\(9 downto 8),
      S(1) => \red6__13_i_21_n_0\,
      S(0) => \red6__13_i_22_n_0\
    );
\red6__13_i_92\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inst_n_51,
      O => \red6__13_i_92_n_0\
    );
\red6__13_i_93\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inst_n_48,
      O => \red6__13_i_93_n_0\
    );
\red6__15_i_100\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(29),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(29),
      O => \red6__15_i_100_n_0\
    );
\red6__15_i_101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(28),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(28),
      O => \red6__15_i_101_n_0\
    );
\red6__15_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(25),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(25),
      O => \red6__15_i_102_n_0\
    );
\red6__15_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(23),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(23),
      O => \red6__15_i_103_n_0\
    );
\red6__15_i_104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(27),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(27),
      O => \red6__15_i_104_n_0\
    );
\red6__15_i_105\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(21),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(21),
      O => \red6__15_i_105_n_0\
    );
\red6__15_i_107\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(20),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(20),
      O => \red6__15_i_107_n_0\
    );
\red6__15_i_108\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__15_i_114_n_0\,
      CO(3) => \red6__15_i_108_n_0\,
      CO(2) => \red6__15_i_108_n_1\,
      CO(1) => \red6__15_i_108_n_2\,
      CO(0) => \red6__15_i_108_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \triangle/vertex2_2D[0]0\(20 downto 17),
      S(3) => \red6__15_i_138_n_0\,
      S(2) => \red6__15_i_139_n_0\,
      S(1) => \red6__15_i_140_n_0\,
      S(0) => \red6__15_i_141_n_0\
    );
\red6__15_i_109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(22),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(22),
      O => \red6__15_i_109_n_0\
    );
\red6__15_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__15_i_14_n_0\,
      CO(3 downto 1) => \NLW_red6__15_i_11_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \red6__15_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_red6__15_i_11_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \triangle/p_5_in\(31 downto 30),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \triangle/translated_vertex2_2D[0]0\(31 downto 30)
    );
\red6__15_i_110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(19),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(19),
      O => \red6__15_i_110_n_0\
    );
\red6__15_i_111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(17),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(17),
      O => \red6__15_i_111_n_0\
    );
\red6__15_i_113\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(16),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(16),
      O => \red6__15_i_113_n_0\
    );
\red6__15_i_114\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__15_i_120_n_0\,
      CO(3) => \red6__15_i_114_n_0\,
      CO(2) => \red6__15_i_114_n_1\,
      CO(1) => \red6__15_i_114_n_2\,
      CO(0) => \red6__15_i_114_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \triangle/vertex2_2D[0]0\(16 downto 13),
      S(3) => \red6__15_i_142_n_0\,
      S(2) => \red6__15_i_143_n_0\,
      S(1) => \red6__15_i_144_n_0\,
      S(0) => \red6__15_i_145_n_0\
    );
\red6__15_i_115\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(18),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(18),
      O => \red6__15_i_115_n_0\
    );
\red6__15_i_116\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(15),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(15),
      O => \red6__15_i_116_n_0\
    );
\red6__15_i_117\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(13),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(13),
      O => \red6__15_i_117_n_0\
    );
\red6__15_i_119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(12),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(12),
      O => \red6__15_i_119_n_0\
    );
\red6__15_i_120\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__15_i_126_n_0\,
      CO(3) => \red6__15_i_120_n_0\,
      CO(2) => \red6__15_i_120_n_1\,
      CO(1) => \red6__15_i_120_n_2\,
      CO(0) => \red6__15_i_120_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \triangle/vertex2_2D[0]0\(12 downto 9),
      S(3) => \red6__15_i_146_n_0\,
      S(2) => \red6__15_i_147_n_0\,
      S(1) => \red6__15_i_148_n_0\,
      S(0) => \red6__15_i_149_n_0\
    );
\red6__15_i_121\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(14),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(14),
      O => \red6__15_i_121_n_0\
    );
\red6__15_i_122\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(11),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(11),
      O => \red6__15_i_122_n_0\
    );
\red6__15_i_123\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(9),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(9),
      O => \red6__15_i_123_n_0\
    );
\red6__15_i_125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(8),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(8),
      O => \red6__15_i_125_n_0\
    );
\red6__15_i_126\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__17_i_44_n_0\,
      CO(3) => \red6__15_i_126_n_0\,
      CO(2) => \red6__15_i_126_n_1\,
      CO(1) => \red6__15_i_126_n_2\,
      CO(0) => \red6__15_i_126_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \triangle/vertex2_2D[0]0\(8 downto 5),
      S(3) => \red6__15_i_150_n_0\,
      S(2) => \red6__15_i_151_n_0\,
      S(1) => \red6__15_i_152_n_0\,
      S(0) => \red6__15_i_153_n_0\
    );
\red6__15_i_127\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(10),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(10),
      O => \red6__15_i_127_n_0\
    );
\red6__15_i_128\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(7),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(7),
      O => \red6__15_i_128_n_0\
    );
\red6__15_i_129\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \triangle/p_1_in\(28),
      I1 => \red6__15_i_154_n_4\,
      I2 => \triangle/p_1_in\(31),
      O => \red6__15_i_129_n_0\
    );
\red6__15_i_130\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \triangle/p_1_in\(27),
      I1 => \red6__15_i_154_n_5\,
      I2 => \triangle/p_1_in\(31),
      O => \red6__15_i_130_n_0\
    );
\red6__15_i_131\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \triangle/p_1_in\(26),
      I1 => \red6__15_i_154_n_6\,
      I2 => \triangle/p_1_in\(31),
      O => \red6__15_i_131_n_0\
    );
\red6__15_i_132\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \triangle/p_1_in\(25),
      I1 => \red6__15_i_154_n_7\,
      I2 => \triangle/p_1_in\(31),
      O => \red6__15_i_132_n_0\
    );
\red6__15_i_133\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \triangle/p_1_in\(24),
      I1 => \red6__15_i_155_n_4\,
      I2 => \triangle/p_1_in\(31),
      O => \red6__15_i_133_n_0\
    );
\red6__15_i_134\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \triangle/p_1_in\(23),
      I1 => \red6__15_i_155_n_5\,
      I2 => \triangle/p_1_in\(31),
      O => \red6__15_i_134_n_0\
    );
\red6__15_i_135\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \triangle/p_1_in\(22),
      I1 => \red6__15_i_155_n_6\,
      I2 => \triangle/p_1_in\(31),
      O => \red6__15_i_135_n_0\
    );
\red6__15_i_136\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \triangle/p_1_in\(21),
      I1 => \red6__15_i_155_n_7\,
      I2 => \triangle/p_1_in\(31),
      O => \red6__15_i_136_n_0\
    );
\red6__15_i_137\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__15_i_94_n_0\,
      CO(3 downto 0) => \NLW_red6__15_i_137_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_red6__15_i_137_O_UNCONNECTED\(3 downto 1),
      O(0) => \triangle/vertex2_2D[0]0\(29),
      S(3 downto 1) => B"000",
      S(0) => \red6__15_i_156_n_0\
    );
\red6__15_i_138\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \triangle/p_1_in\(20),
      I1 => \red6__15_i_157_n_4\,
      I2 => \triangle/p_1_in\(31),
      O => \red6__15_i_138_n_0\
    );
\red6__15_i_139\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \triangle/p_1_in\(19),
      I1 => \red6__15_i_157_n_5\,
      I2 => \triangle/p_1_in\(31),
      O => \red6__15_i_139_n_0\
    );
\red6__15_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__15_i_19_n_0\,
      CO(3) => \red6__15_i_14_n_0\,
      CO(2) => \red6__15_i_14_n_1\,
      CO(1) => \red6__15_i_14_n_2\,
      CO(0) => \red6__15_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \triangle/p_5_in\(29 downto 26),
      S(3 downto 0) => \triangle/translated_vertex2_2D[0]0\(29 downto 26)
    );
\red6__15_i_140\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \triangle/p_1_in\(18),
      I1 => \red6__15_i_157_n_6\,
      I2 => \triangle/p_1_in\(31),
      O => \red6__15_i_140_n_0\
    );
\red6__15_i_141\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \triangle/p_1_in\(17),
      I1 => \red6__15_i_157_n_7\,
      I2 => \triangle/p_1_in\(31),
      O => \red6__15_i_141_n_0\
    );
\red6__15_i_142\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \triangle/p_1_in\(16),
      I1 => \red6__15_i_158_n_4\,
      I2 => \triangle/p_1_in\(31),
      O => \red6__15_i_142_n_0\
    );
\red6__15_i_143\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \triangle/p_1_in\(15),
      I1 => \red6__15_i_158_n_5\,
      I2 => \triangle/p_1_in\(31),
      O => \red6__15_i_143_n_0\
    );
\red6__15_i_144\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \triangle/p_1_in\(14),
      I1 => \red6__15_i_158_n_6\,
      I2 => \triangle/p_1_in\(31),
      O => \red6__15_i_144_n_0\
    );
\red6__15_i_145\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \triangle/p_1_in\(13),
      I1 => \red6__15_i_158_n_7\,
      I2 => \triangle/p_1_in\(31),
      O => \red6__15_i_145_n_0\
    );
\red6__15_i_146\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \triangle/p_1_in\(12),
      I1 => \red6__15_i_159_n_4\,
      I2 => \triangle/p_1_in\(31),
      O => \red6__15_i_146_n_0\
    );
\red6__15_i_147\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \triangle/p_1_in\(11),
      I1 => \red6__15_i_159_n_5\,
      I2 => \triangle/p_1_in\(31),
      O => \red6__15_i_147_n_0\
    );
\red6__15_i_148\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \triangle/p_1_in\(10),
      I1 => \red6__15_i_159_n_6\,
      I2 => \triangle/p_1_in\(31),
      O => \red6__15_i_148_n_0\
    );
\red6__15_i_149\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \triangle/p_1_in\(9),
      I1 => \red6__15_i_159_n_7\,
      I2 => \triangle/p_1_in\(31),
      O => \red6__15_i_149_n_0\
    );
\red6__15_i_150\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \triangle/p_1_in\(8),
      I1 => \red6__15_i_160_n_4\,
      I2 => \triangle/p_1_in\(31),
      O => \red6__15_i_150_n_0\
    );
\red6__15_i_151\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \triangle/p_1_in\(7),
      I1 => \red6__15_i_160_n_5\,
      I2 => \triangle/p_1_in\(31),
      O => \red6__15_i_151_n_0\
    );
\red6__15_i_152\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \triangle/p_1_in\(6),
      I1 => \red6__15_i_160_n_6\,
      I2 => \triangle/p_1_in\(31),
      O => \red6__15_i_152_n_0\
    );
\red6__15_i_153\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \triangle/p_1_in\(5),
      I1 => \red6__15_i_160_n_7\,
      I2 => \triangle/p_1_in\(31),
      O => \red6__15_i_153_n_0\
    );
\red6__15_i_154\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__15_i_155_n_0\,
      CO(3) => \red6__15_i_154_n_0\,
      CO(2) => \red6__15_i_154_n_1\,
      CO(1) => \red6__15_i_154_n_2\,
      CO(0) => \red6__15_i_154_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \red6__15_i_154_n_4\,
      O(2) => \red6__15_i_154_n_5\,
      O(1) => \red6__15_i_154_n_6\,
      O(0) => \red6__15_i_154_n_7\,
      S(3) => \red6__15_i_161_n_0\,
      S(2) => \red6__15_i_162_n_0\,
      S(1) => \red6__15_i_163_n_0\,
      S(0) => \red6__15_i_164_n_0\
    );
\red6__15_i_155\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__15_i_157_n_0\,
      CO(3) => \red6__15_i_155_n_0\,
      CO(2) => \red6__15_i_155_n_1\,
      CO(1) => \red6__15_i_155_n_2\,
      CO(0) => \red6__15_i_155_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \red6__15_i_155_n_4\,
      O(2) => \red6__15_i_155_n_5\,
      O(1) => \red6__15_i_155_n_6\,
      O(0) => \red6__15_i_155_n_7\,
      S(3) => \red6__15_i_165_n_0\,
      S(2) => \red6__15_i_166_n_0\,
      S(1) => \red6__15_i_167_n_0\,
      S(0) => \red6__15_i_168_n_0\
    );
\red6__15_i_156\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \triangle/p_1_in\(29),
      I1 => \red6__15_i_169_n_7\,
      I2 => \triangle/p_1_in\(31),
      O => \red6__15_i_156_n_0\
    );
\red6__15_i_157\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__15_i_158_n_0\,
      CO(3) => \red6__15_i_157_n_0\,
      CO(2) => \red6__15_i_157_n_1\,
      CO(1) => \red6__15_i_157_n_2\,
      CO(0) => \red6__15_i_157_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \red6__15_i_157_n_4\,
      O(2) => \red6__15_i_157_n_5\,
      O(1) => \red6__15_i_157_n_6\,
      O(0) => \red6__15_i_157_n_7\,
      S(3) => \red6__15_i_170_n_0\,
      S(2) => \red6__15_i_171_n_0\,
      S(1) => \red6__15_i_172_n_0\,
      S(0) => \red6__15_i_173_n_0\
    );
\red6__15_i_158\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__15_i_159_n_0\,
      CO(3) => \red6__15_i_158_n_0\,
      CO(2) => \red6__15_i_158_n_1\,
      CO(1) => \red6__15_i_158_n_2\,
      CO(0) => \red6__15_i_158_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \red6__15_i_158_n_4\,
      O(2) => \red6__15_i_158_n_5\,
      O(1) => \red6__15_i_158_n_6\,
      O(0) => \red6__15_i_158_n_7\,
      S(3) => \red6__15_i_174_n_0\,
      S(2) => \red6__15_i_175_n_0\,
      S(1) => \red6__15_i_176_n_0\,
      S(0) => \red6__15_i_177_n_0\
    );
\red6__15_i_159\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__15_i_160_n_0\,
      CO(3) => \red6__15_i_159_n_0\,
      CO(2) => \red6__15_i_159_n_1\,
      CO(1) => \red6__15_i_159_n_2\,
      CO(0) => \red6__15_i_159_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \red6__15_i_159_n_4\,
      O(2) => \red6__15_i_159_n_5\,
      O(1) => \red6__15_i_159_n_6\,
      O(0) => \red6__15_i_159_n_7\,
      S(3) => \red6__15_i_178_n_0\,
      S(2) => \red6__15_i_179_n_0\,
      S(1) => \red6__15_i_180_n_0\,
      S(0) => \red6__15_i_181_n_0\
    );
\red6__15_i_160\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__17_i_82_n_0\,
      CO(3) => \red6__15_i_160_n_0\,
      CO(2) => \red6__15_i_160_n_1\,
      CO(1) => \red6__15_i_160_n_2\,
      CO(0) => \red6__15_i_160_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \red6__15_i_160_n_4\,
      O(2) => \red6__15_i_160_n_5\,
      O(1) => \red6__15_i_160_n_6\,
      O(0) => \red6__15_i_160_n_7\,
      S(3) => \red6__15_i_182_n_0\,
      S(2) => \red6__15_i_183_n_0\,
      S(1) => \red6__15_i_184_n_0\,
      S(0) => \red6__15_i_185_n_0\
    );
\red6__15_i_161\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \triangle/p_1_in\(28),
      O => \red6__15_i_161_n_0\
    );
\red6__15_i_162\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \triangle/p_1_in\(27),
      O => \red6__15_i_162_n_0\
    );
\red6__15_i_163\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \triangle/p_1_in\(26),
      O => \red6__15_i_163_n_0\
    );
\red6__15_i_164\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \triangle/p_1_in\(25),
      O => \red6__15_i_164_n_0\
    );
\red6__15_i_165\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \triangle/p_1_in\(24),
      O => \red6__15_i_165_n_0\
    );
\red6__15_i_166\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \triangle/p_1_in\(23),
      O => \red6__15_i_166_n_0\
    );
\red6__15_i_167\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \triangle/p_1_in\(22),
      O => \red6__15_i_167_n_0\
    );
\red6__15_i_168\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \triangle/p_1_in\(21),
      O => \red6__15_i_168_n_0\
    );
\red6__15_i_169\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__15_i_154_n_0\,
      CO(3 downto 0) => \NLW_red6__15_i_169_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_red6__15_i_169_O_UNCONNECTED\(3 downto 1),
      O(0) => \red6__15_i_169_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \red6__15_i_186_n_0\
    );
\red6__15_i_170\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \triangle/p_1_in\(20),
      O => \red6__15_i_170_n_0\
    );
\red6__15_i_171\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \triangle/p_1_in\(19),
      O => \red6__15_i_171_n_0\
    );
\red6__15_i_172\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \triangle/p_1_in\(18),
      O => \red6__15_i_172_n_0\
    );
\red6__15_i_173\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \triangle/p_1_in\(17),
      O => \red6__15_i_173_n_0\
    );
\red6__15_i_174\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \triangle/p_1_in\(16),
      O => \red6__15_i_174_n_0\
    );
\red6__15_i_175\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \triangle/p_1_in\(15),
      O => \red6__15_i_175_n_0\
    );
\red6__15_i_176\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \triangle/p_1_in\(14),
      O => \red6__15_i_176_n_0\
    );
\red6__15_i_177\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \triangle/p_1_in\(13),
      O => \red6__15_i_177_n_0\
    );
\red6__15_i_178\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \triangle/p_1_in\(12),
      O => \red6__15_i_178_n_0\
    );
\red6__15_i_179\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \triangle/p_1_in\(11),
      O => \red6__15_i_179_n_0\
    );
\red6__15_i_180\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \triangle/p_1_in\(10),
      O => \red6__15_i_180_n_0\
    );
\red6__15_i_181\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \triangle/p_1_in\(9),
      O => \red6__15_i_181_n_0\
    );
\red6__15_i_182\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \triangle/p_1_in\(8),
      O => \red6__15_i_182_n_0\
    );
\red6__15_i_183\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \triangle/p_1_in\(7),
      O => \red6__15_i_183_n_0\
    );
\red6__15_i_184\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \triangle/p_1_in\(6),
      O => \red6__15_i_184_n_0\
    );
\red6__15_i_185\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \triangle/p_1_in\(5),
      O => \red6__15_i_185_n_0\
    );
\red6__15_i_186\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \triangle/p_1_in\(29),
      O => \red6__15_i_186_n_0\
    );
\red6__15_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__15_i_24_n_0\,
      CO(3) => \red6__15_i_19_n_0\,
      CO(2) => \red6__15_i_19_n_1\,
      CO(1) => \red6__15_i_19_n_2\,
      CO(0) => \red6__15_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \triangle/p_5_in\(25 downto 22),
      S(3 downto 0) => \triangle/translated_vertex2_2D[0]0\(25 downto 22)
    );
\red6__15_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__15_i_29_n_0\,
      CO(3) => \red6__15_i_24_n_0\,
      CO(2) => \red6__15_i_24_n_1\,
      CO(1) => \red6__15_i_24_n_2\,
      CO(0) => \red6__15_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \triangle/p_5_in\(21 downto 18),
      S(3 downto 0) => \triangle/translated_vertex2_2D[0]0\(21 downto 18)
    );
\red6__15_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__17_i_4_n_0\,
      CO(3) => \red6__15_i_29_n_0\,
      CO(2) => \red6__15_i_29_n_1\,
      CO(1) => \red6__15_i_29_n_2\,
      CO(0) => \red6__15_i_29_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \triangle/p_5_in\(17 downto 14),
      S(3 downto 0) => \triangle/translated_vertex2_2D[0]0\(17 downto 14)
    );
\red6__15_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__15_i_55_n_0\,
      CO(3 downto 1) => \NLW_red6__15_i_54_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \red6__15_i_54_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \red6__15_i_59_n_0\,
      O(3 downto 2) => \NLW_red6__15_i_54_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \triangle/translated_vertex2_2D[0]0\(31 downto 30),
      S(3 downto 2) => B"00",
      S(1) => \red6__15_i_60_n_0\,
      S(0) => \red6__15_i_61_n_0\
    );
\red6__15_i_55\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__15_i_56_n_0\,
      CO(3) => \red6__15_i_55_n_0\,
      CO(2) => \red6__15_i_55_n_1\,
      CO(1) => \red6__15_i_55_n_2\,
      CO(0) => \red6__15_i_55_n_3\,
      CYINIT => '0',
      DI(3) => \red6__15_i_62_n_0\,
      DI(2) => \red6__15_i_63_n_0\,
      DI(1) => \red6__15_i_64_n_0\,
      DI(0) => \red6__15_i_65_n_0\,
      O(3 downto 0) => \triangle/translated_vertex2_2D[0]0\(29 downto 26),
      S(3) => \red6__15_i_66_n_0\,
      S(2) => \red6__15_i_67_n_0\,
      S(1) => \red6__15_i_68_n_0\,
      S(0) => \red6__15_i_69_n_0\
    );
\red6__15_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__15_i_57_n_0\,
      CO(3) => \red6__15_i_56_n_0\,
      CO(2) => \red6__15_i_56_n_1\,
      CO(1) => \red6__15_i_56_n_2\,
      CO(0) => \red6__15_i_56_n_3\,
      CYINIT => '0',
      DI(3) => \red6__15_i_70_n_0\,
      DI(2) => \red6__15_i_71_n_0\,
      DI(1) => \red6__15_i_72_n_0\,
      DI(0) => \red6__15_i_73_n_0\,
      O(3 downto 0) => \triangle/translated_vertex2_2D[0]0\(25 downto 22),
      S(3) => \red6__15_i_74_n_0\,
      S(2) => \red6__15_i_75_n_0\,
      S(1) => \red6__15_i_76_n_0\,
      S(0) => \red6__15_i_77_n_0\
    );
\red6__15_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__15_i_58_n_0\,
      CO(3) => \red6__15_i_57_n_0\,
      CO(2) => \red6__15_i_57_n_1\,
      CO(1) => \red6__15_i_57_n_2\,
      CO(0) => \red6__15_i_57_n_3\,
      CYINIT => '0',
      DI(3) => \red6__15_i_78_n_0\,
      DI(2) => \red6__15_i_79_n_0\,
      DI(1) => \red6__15_i_80_n_0\,
      DI(0) => \red6__15_i_81_n_0\,
      O(3 downto 0) => \triangle/translated_vertex2_2D[0]0\(21 downto 18),
      S(3) => \red6__15_i_82_n_0\,
      S(2) => \red6__15_i_83_n_0\,
      S(1) => \red6__15_i_84_n_0\,
      S(0) => \red6__15_i_85_n_0\
    );
\red6__15_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__17_i_19_n_0\,
      CO(3) => \red6__15_i_58_n_0\,
      CO(2) => \red6__15_i_58_n_1\,
      CO(1) => \red6__15_i_58_n_2\,
      CO(0) => \red6__15_i_58_n_3\,
      CYINIT => '0',
      DI(3) => \red6__15_i_86_n_0\,
      DI(2) => \red6__15_i_87_n_0\,
      DI(1) => \red6__15_i_88_n_0\,
      DI(0) => \red6__15_i_89_n_0\,
      O(3 downto 0) => \triangle/translated_vertex2_2D[0]0\(17 downto 14),
      S(3) => \red6__15_i_90_n_0\,
      S(2) => \red6__15_i_91_n_0\,
      S(1) => \red6__15_i_92_n_0\,
      S(0) => \red6__15_i_93_n_0\
    );
\red6__15_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(27),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(27),
      I3 => \triangle/p_1_in\(23),
      I4 => \triangle/vertex2_2D[0]0\(23),
      I5 => \red6__15_i_98_n_0\,
      O => \red6__15_i_59_n_0\
    );
\red6__15_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66699666"
    )
        port map (
      I0 => \red6__15_i_99_n_0\,
      I1 => \red6__15_i_100_n_0\,
      I2 => \red6__15_i_101_n_0\,
      I3 => \red6__15_i_98_n_0\,
      I4 => \red6__15_i_102_n_0\,
      O => \red6__15_i_60_n_0\
    );
\red6__15_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE18778"
    )
        port map (
      I0 => \red6__15_i_103_n_0\,
      I1 => \red6__15_i_104_n_0\,
      I2 => \red6__15_i_101_n_0\,
      I3 => \red6__15_i_102_n_0\,
      I4 => \red6__15_i_98_n_0\,
      O => \red6__15_i_61_n_0\
    );
\red6__15_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(26),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(26),
      I3 => \triangle/p_1_in\(22),
      I4 => \triangle/vertex2_2D[0]0\(22),
      I5 => \red6__15_i_103_n_0\,
      O => \red6__15_i_62_n_0\
    );
\red6__15_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(25),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(25),
      I3 => \triangle/p_1_in\(22),
      I4 => \triangle/vertex2_2D[0]0\(22),
      I5 => \red6__15_i_105_n_0\,
      O => \red6__15_i_63_n_0\
    );
\red6__15_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(24),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(24),
      I3 => \triangle/p_1_in\(21),
      I4 => \triangle/vertex2_2D[0]0\(21),
      I5 => \red6__15_i_107_n_0\,
      O => \red6__15_i_64_n_0\
    );
\red6__15_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(23),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(23),
      I3 => \triangle/p_1_in\(19),
      I4 => \triangle/vertex2_2D[0]0\(19),
      I5 => \red6__15_i_107_n_0\,
      O => \red6__15_i_65_n_0\
    );
\red6__15_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18E7E718"
    )
        port map (
      I0 => \red6__15_i_109_n_0\,
      I1 => \red6__15_i_99_n_0\,
      I2 => \red6__15_i_103_n_0\,
      I3 => \red6__15_i_98_n_0\,
      I4 => \red6__15_i_104_n_0\,
      O => \red6__15_i_66_n_0\
    );
\red6__15_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18E7E718"
    )
        port map (
      I0 => \red6__15_i_105_n_0\,
      I1 => \red6__15_i_102_n_0\,
      I2 => \red6__15_i_109_n_0\,
      I3 => \red6__15_i_103_n_0\,
      I4 => \red6__15_i_99_n_0\,
      O => \red6__15_i_67_n_0\
    );
\red6__15_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E87E178"
    )
        port map (
      I0 => \red6__15_i_107_n_0\,
      I1 => \red6__15_i_98_n_0\,
      I2 => \red6__15_i_109_n_0\,
      I3 => \red6__15_i_105_n_0\,
      I4 => \red6__15_i_102_n_0\,
      O => \red6__15_i_68_n_0\
    );
\red6__15_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E87E178"
    )
        port map (
      I0 => \red6__15_i_110_n_0\,
      I1 => \red6__15_i_103_n_0\,
      I2 => \red6__15_i_105_n_0\,
      I3 => \red6__15_i_107_n_0\,
      I4 => \red6__15_i_98_n_0\,
      O => \red6__15_i_69_n_0\
    );
\red6__15_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(22),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(22),
      I3 => \triangle/p_1_in\(18),
      I4 => \triangle/vertex2_2D[0]0\(18),
      I5 => \red6__15_i_110_n_0\,
      O => \red6__15_i_70_n_0\
    );
\red6__15_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(21),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(21),
      I3 => \triangle/p_1_in\(18),
      I4 => \triangle/vertex2_2D[0]0\(18),
      I5 => \red6__15_i_111_n_0\,
      O => \red6__15_i_71_n_0\
    );
\red6__15_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(20),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(20),
      I3 => \triangle/p_1_in\(17),
      I4 => \triangle/vertex2_2D[0]0\(17),
      I5 => \red6__15_i_113_n_0\,
      O => \red6__15_i_72_n_0\
    );
\red6__15_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(19),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(19),
      I3 => \triangle/p_1_in\(15),
      I4 => \triangle/vertex2_2D[0]0\(15),
      I5 => \red6__15_i_113_n_0\,
      O => \red6__15_i_73_n_0\
    );
\red6__15_i_74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E87E178"
    )
        port map (
      I0 => \red6__15_i_115_n_0\,
      I1 => \red6__15_i_109_n_0\,
      I2 => \red6__15_i_103_n_0\,
      I3 => \red6__15_i_110_n_0\,
      I4 => \red6__15_i_107_n_0\,
      O => \red6__15_i_74_n_0\
    );
\red6__15_i_75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18E7E718"
    )
        port map (
      I0 => \red6__15_i_111_n_0\,
      I1 => \red6__15_i_105_n_0\,
      I2 => \red6__15_i_115_n_0\,
      I3 => \red6__15_i_110_n_0\,
      I4 => \red6__15_i_109_n_0\,
      O => \red6__15_i_75_n_0\
    );
\red6__15_i_76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E87E178"
    )
        port map (
      I0 => \red6__15_i_113_n_0\,
      I1 => \red6__15_i_107_n_0\,
      I2 => \red6__15_i_115_n_0\,
      I3 => \red6__15_i_111_n_0\,
      I4 => \red6__15_i_105_n_0\,
      O => \red6__15_i_76_n_0\
    );
\red6__15_i_77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E87E178"
    )
        port map (
      I0 => \red6__15_i_116_n_0\,
      I1 => \red6__15_i_110_n_0\,
      I2 => \red6__15_i_111_n_0\,
      I3 => \red6__15_i_113_n_0\,
      I4 => \red6__15_i_107_n_0\,
      O => \red6__15_i_77_n_0\
    );
\red6__15_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(18),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(18),
      I3 => \triangle/p_1_in\(14),
      I4 => \triangle/vertex2_2D[0]0\(14),
      I5 => \red6__15_i_116_n_0\,
      O => \red6__15_i_78_n_0\
    );
\red6__15_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(17),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(17),
      I3 => \triangle/p_1_in\(14),
      I4 => \triangle/vertex2_2D[0]0\(14),
      I5 => \red6__15_i_117_n_0\,
      O => \red6__15_i_79_n_0\
    );
\red6__15_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(16),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(16),
      I3 => \triangle/p_1_in\(13),
      I4 => \triangle/vertex2_2D[0]0\(13),
      I5 => \red6__15_i_119_n_0\,
      O => \red6__15_i_80_n_0\
    );
\red6__15_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(15),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(15),
      I3 => \triangle/p_1_in\(11),
      I4 => \triangle/vertex2_2D[0]0\(11),
      I5 => \red6__15_i_119_n_0\,
      O => \red6__15_i_81_n_0\
    );
\red6__15_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E87E178"
    )
        port map (
      I0 => \red6__15_i_121_n_0\,
      I1 => \red6__15_i_115_n_0\,
      I2 => \red6__15_i_110_n_0\,
      I3 => \red6__15_i_116_n_0\,
      I4 => \red6__15_i_113_n_0\,
      O => \red6__15_i_82_n_0\
    );
\red6__15_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18E7E718"
    )
        port map (
      I0 => \red6__15_i_117_n_0\,
      I1 => \red6__15_i_111_n_0\,
      I2 => \red6__15_i_121_n_0\,
      I3 => \red6__15_i_116_n_0\,
      I4 => \red6__15_i_115_n_0\,
      O => \red6__15_i_83_n_0\
    );
\red6__15_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E87E178"
    )
        port map (
      I0 => \red6__15_i_119_n_0\,
      I1 => \red6__15_i_113_n_0\,
      I2 => \red6__15_i_121_n_0\,
      I3 => \red6__15_i_117_n_0\,
      I4 => \red6__15_i_111_n_0\,
      O => \red6__15_i_84_n_0\
    );
\red6__15_i_85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E87E178"
    )
        port map (
      I0 => \red6__15_i_122_n_0\,
      I1 => \red6__15_i_116_n_0\,
      I2 => \red6__15_i_117_n_0\,
      I3 => \red6__15_i_119_n_0\,
      I4 => \red6__15_i_113_n_0\,
      O => \red6__15_i_85_n_0\
    );
\red6__15_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(14),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(14),
      I3 => \triangle/p_1_in\(10),
      I4 => \triangle/vertex2_2D[0]0\(10),
      I5 => \red6__15_i_122_n_0\,
      O => \red6__15_i_86_n_0\
    );
\red6__15_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(13),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(13),
      I3 => \triangle/p_1_in\(10),
      I4 => \triangle/vertex2_2D[0]0\(10),
      I5 => \red6__15_i_123_n_0\,
      O => \red6__15_i_87_n_0\
    );
\red6__15_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(12),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(12),
      I3 => \triangle/p_1_in\(9),
      I4 => \triangle/vertex2_2D[0]0\(9),
      I5 => \red6__15_i_125_n_0\,
      O => \red6__15_i_88_n_0\
    );
\red6__15_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(11),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(11),
      I3 => \triangle/p_1_in\(7),
      I4 => \triangle/vertex2_2D[0]0\(7),
      I5 => \red6__15_i_125_n_0\,
      O => \red6__15_i_89_n_0\
    );
\red6__15_i_90\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E87E178"
    )
        port map (
      I0 => \red6__15_i_127_n_0\,
      I1 => \red6__15_i_121_n_0\,
      I2 => \red6__15_i_116_n_0\,
      I3 => \red6__15_i_122_n_0\,
      I4 => \red6__15_i_119_n_0\,
      O => \red6__15_i_90_n_0\
    );
\red6__15_i_91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18E7E718"
    )
        port map (
      I0 => \red6__15_i_123_n_0\,
      I1 => \red6__15_i_117_n_0\,
      I2 => \red6__15_i_127_n_0\,
      I3 => \red6__15_i_122_n_0\,
      I4 => \red6__15_i_121_n_0\,
      O => \red6__15_i_91_n_0\
    );
\red6__15_i_92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E87E178"
    )
        port map (
      I0 => \red6__15_i_125_n_0\,
      I1 => \red6__15_i_119_n_0\,
      I2 => \red6__15_i_127_n_0\,
      I3 => \red6__15_i_123_n_0\,
      I4 => \red6__15_i_117_n_0\,
      O => \red6__15_i_92_n_0\
    );
\red6__15_i_93\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E87E178"
    )
        port map (
      I0 => \red6__15_i_128_n_0\,
      I1 => \red6__15_i_122_n_0\,
      I2 => \red6__15_i_123_n_0\,
      I3 => \red6__15_i_125_n_0\,
      I4 => \red6__15_i_119_n_0\,
      O => \red6__15_i_93_n_0\
    );
\red6__15_i_94\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__15_i_97_n_0\,
      CO(3) => \red6__15_i_94_n_0\,
      CO(2) => \red6__15_i_94_n_1\,
      CO(1) => \red6__15_i_94_n_2\,
      CO(0) => \red6__15_i_94_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \triangle/vertex2_2D[0]0\(28 downto 25),
      S(3) => \red6__15_i_129_n_0\,
      S(2) => \red6__15_i_130_n_0\,
      S(1) => \red6__15_i_131_n_0\,
      S(0) => \red6__15_i_132_n_0\
    );
\red6__15_i_97\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__15_i_108_n_0\,
      CO(3) => \red6__15_i_97_n_0\,
      CO(2) => \red6__15_i_97_n_1\,
      CO(1) => \red6__15_i_97_n_2\,
      CO(0) => \red6__15_i_97_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \triangle/vertex2_2D[0]0\(24 downto 21),
      S(3) => \red6__15_i_133_n_0\,
      S(2) => \red6__15_i_134_n_0\,
      S(1) => \red6__15_i_135_n_0\,
      S(0) => \red6__15_i_136_n_0\
    );
\red6__15_i_98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(24),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(24),
      O => \red6__15_i_98_n_0\
    );
\red6__15_i_99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(26),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(26),
      O => \red6__15_i_99_n_0\
    );
\red6__17_i_101\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \triangle/p_1_in\(4),
      O => \red6__17_i_101_n_0\
    );
\red6__17_i_102\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \triangle/p_1_in\(3),
      O => \red6__17_i_102_n_0\
    );
\red6__17_i_103\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \triangle/p_1_in\(2),
      O => \red6__17_i_103_n_0\
    );
\red6__17_i_104\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \triangle/p_1_in\(1),
      O => \red6__17_i_104_n_0\
    );
\red6__17_i_106\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \triangle/vertex1_2D[0]4\(1),
      O => \red6__17_i_106_n_0\
    );
\red6__17_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red6__17_i_14_n_0\,
      CO(2) => \red6__17_i_14_n_1\,
      CO(1) => \red6__17_i_14_n_2\,
      CO(0) => \red6__17_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red6__17_i_23_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \triangle/p_5_in\(5 downto 2),
      S(3) => \triangle/translated_vertex2_2D[0]0\(5),
      S(2) => \red6__17_i_25_n_0\,
      S(1) => \red6__17_i_26_n_0\,
      S(0) => \triangle/p_1_in\(0)
    );
\red6__17_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__17_i_20_n_0\,
      CO(3) => \red6__17_i_19_n_0\,
      CO(2) => \red6__17_i_19_n_1\,
      CO(1) => \red6__17_i_19_n_2\,
      CO(0) => \red6__17_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \red6__17_i_28_n_0\,
      DI(2) => \red6__17_i_29_n_0\,
      DI(1) => \red6__17_i_30_n_0\,
      DI(0) => \red6__17_i_31_n_0\,
      O(3 downto 0) => \triangle/translated_vertex2_2D[0]0\(13 downto 10),
      S(3) => \red6__17_i_32_n_0\,
      S(2) => \red6__17_i_33_n_0\,
      S(1) => \red6__17_i_34_n_0\,
      S(0) => \red6__17_i_35_n_0\
    );
\red6__17_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red6__17_i_20_n_0\,
      CO(2) => \red6__17_i_20_n_1\,
      CO(1) => \red6__17_i_20_n_2\,
      CO(0) => \red6__17_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \red6__17_i_36_n_0\,
      DI(2) => \red6__17_i_37_n_0\,
      DI(1) => \red6__17_i_38_n_0\,
      DI(0) => \red6__17_i_39_n_0\,
      O(3 downto 0) => \triangle/translated_vertex2_2D[0]0\(9 downto 6),
      S(3) => \red6__17_i_40_n_0\,
      S(2) => \red6__17_i_41_n_0\,
      S(1) => \red6__17_i_42_n_0\,
      S(0) => \red6__17_i_43_n_0\
    );
\red6__17_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \triangle/translated_vertex2_2D[0]0\(7),
      O => \red6__17_i_21_n_0\
    );
\red6__17_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \triangle/translated_vertex2_2D[0]0\(6),
      O => \red6__17_i_22_n_0\
    );
\red6__17_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \triangle/p_1_in\(1),
      I1 => \triangle/vertex2_2D[0]0\(1),
      I2 => \triangle/p_1_in\(31),
      O => \red6__17_i_23_n_0\
    );
\red6__17_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \triangle/p_1_in\(3),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/vertex2_2D[0]0\(3),
      I3 => \triangle/p_1_in\(0),
      O => \triangle/translated_vertex2_2D[0]0\(5)
    );
\red6__17_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(2),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(2),
      O => \red6__17_i_25_n_0\
    );
\red6__17_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => \triangle/p_1_in\(31),
      I1 => \triangle/vertex2_2D[0]0\(1),
      I2 => \triangle/p_1_in\(1),
      O => \red6__17_i_26_n_0\
    );
\red6__17_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(10),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(10),
      I3 => \triangle/p_1_in\(6),
      I4 => \triangle/vertex2_2D[0]0\(6),
      I5 => \red6__15_i_128_n_0\,
      O => \red6__17_i_28_n_0\
    );
\red6__17_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(9),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(9),
      I3 => \triangle/p_1_in\(6),
      I4 => \triangle/vertex2_2D[0]0\(6),
      I5 => \red6__17_i_56_n_0\,
      O => \red6__17_i_29_n_0\
    );
\red6__17_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(8),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(8),
      I3 => \triangle/p_1_in\(4),
      I4 => \triangle/vertex2_2D[0]0\(4),
      I5 => \red6__17_i_56_n_0\,
      O => \red6__17_i_30_n_0\
    );
\red6__17_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(7),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(7),
      I3 => \triangle/p_1_in\(3),
      I4 => \triangle/vertex2_2D[0]0\(3),
      I5 => \red6__17_i_57_n_0\,
      O => \red6__17_i_31_n_0\
    );
\red6__17_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E87E178"
    )
        port map (
      I0 => \red6__17_i_58_n_0\,
      I1 => \red6__15_i_127_n_0\,
      I2 => \red6__15_i_122_n_0\,
      I3 => \red6__15_i_128_n_0\,
      I4 => \red6__15_i_125_n_0\,
      O => \red6__17_i_32_n_0\
    );
\red6__17_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18E7E718"
    )
        port map (
      I0 => \red6__17_i_56_n_0\,
      I1 => \red6__15_i_123_n_0\,
      I2 => \red6__17_i_58_n_0\,
      I3 => \red6__15_i_128_n_0\,
      I4 => \red6__15_i_127_n_0\,
      O => \red6__17_i_33_n_0\
    );
\red6__17_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E87E178"
    )
        port map (
      I0 => \red6__17_i_57_n_0\,
      I1 => \red6__15_i_125_n_0\,
      I2 => \red6__17_i_58_n_0\,
      I3 => \red6__17_i_56_n_0\,
      I4 => \red6__15_i_123_n_0\,
      O => \red6__17_i_34_n_0\
    );
\red6__17_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18E7E718"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]_0\(3),
      I1 => \red6__15_i_128_n_0\,
      I2 => \red6__17_i_57_n_0\,
      I3 => \red6__17_i_56_n_0\,
      I4 => \red6__15_i_125_n_0\,
      O => \red6__17_i_35_n_0\
    );
\red6__17_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8FC88BB30B800"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(6),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(6),
      I3 => \triangle/vertex2_2D[0]_0\(3),
      I4 => \triangle/p_1_in\(2),
      I5 => \triangle/vertex2_2D[0]0\(2),
      O => \red6__17_i_36_n_0\
    );
\red6__17_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(5),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(5),
      I3 => \triangle/p_1_in\(2),
      I4 => \triangle/vertex2_2D[0]0\(2),
      I5 => \triangle/vertex2_2D[0]_0\(1),
      O => \red6__17_i_37_n_0\
    );
\red6__17_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8BB30FC88B800"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(4),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(4),
      I3 => \triangle/p_1_in\(0),
      I4 => \triangle/vertex2_2D[0]0\(1),
      I5 => \triangle/p_1_in\(1),
      O => \red6__17_i_38_n_0\
    );
\red6__17_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \triangle/p_1_in\(3),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/vertex2_2D[0]0\(3),
      I3 => \triangle/p_1_in\(0),
      O => \red6__17_i_39_n_0\
    );
\red6__17_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__17_i_9_n_0\,
      CO(3) => \red6__17_i_4_n_0\,
      CO(2) => \red6__17_i_4_n_1\,
      CO(1) => \red6__17_i_4_n_2\,
      CO(0) => \red6__17_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \triangle/p_5_in\(13 downto 10),
      S(3 downto 0) => \triangle/translated_vertex2_2D[0]0\(13 downto 10)
    );
\red6__17_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E87E178"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]_0\(2),
      I1 => \red6__17_i_58_n_0\,
      I2 => \red6__15_i_128_n_0\,
      I3 => \triangle/vertex2_2D[0]_0\(3),
      I4 => \red6__17_i_57_n_0\,
      O => \red6__17_i_40_n_0\
    );
\red6__17_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E87E178"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]_0\(1),
      I1 => \red6__17_i_56_n_0\,
      I2 => \triangle/vertex2_2D[0]_0\(3),
      I3 => \triangle/vertex2_2D[0]_0\(2),
      I4 => \red6__17_i_58_n_0\,
      O => \red6__17_i_41_n_0\
    );
\red6__17_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E87E178"
    )
        port map (
      I0 => \triangle/p_1_in\(0),
      I1 => \red6__17_i_57_n_0\,
      I2 => \triangle/vertex2_2D[0]_0\(2),
      I3 => \triangle/vertex2_2D[0]_0\(1),
      I4 => \red6__17_i_56_n_0\,
      O => \red6__17_i_42_n_0\
    );
\red6__17_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B800FFB847FF00"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(3),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(3),
      I3 => \red6__17_i_57_n_0\,
      I4 => \triangle/p_1_in\(0),
      I5 => \triangle/vertex2_2D[0]_0\(1),
      O => \red6__17_i_43_n_0\
    );
\red6__17_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red6__17_i_44_n_0\,
      CO(2) => \red6__17_i_44_n_1\,
      CO(1) => \red6__17_i_44_n_2\,
      CO(0) => \red6__17_i_44_n_3\,
      CYINIT => \red6__17_i_62_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \triangle/vertex2_2D[0]0\(4 downto 1),
      S(3) => \red6__17_i_63_n_0\,
      S(2) => \red6__17_i_64_n_0\,
      S(1) => \red6__17_i_65_n_0\,
      S(0) => \red6__17_i_66_n_0\
    );
\red6__17_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(5),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(5),
      O => \red6__17_i_56_n_0\
    );
\red6__17_i_57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(4),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(4),
      O => \red6__17_i_57_n_0\
    );
\red6__17_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(6),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(6),
      O => \red6__17_i_58_n_0\
    );
\red6__17_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(3),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(3),
      O => \triangle/vertex2_2D[0]_0\(3)
    );
\red6__17_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \triangle/p_1_in\(1),
      I1 => \triangle/vertex2_2D[0]0\(1),
      I2 => \triangle/p_1_in\(31),
      O => \triangle/vertex2_2D[0]_0\(1)
    );
\red6__17_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \triangle/vertex2_2D[0]0\(2),
      I1 => \triangle/p_1_in\(31),
      I2 => \triangle/p_1_in\(2),
      O => \triangle/vertex2_2D[0]_0\(2)
    );
\red6__17_i_62\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \triangle/p_1_in\(0),
      O => \red6__17_i_62_n_0\
    );
\red6__17_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \triangle/p_1_in\(4),
      I1 => \red6__17_i_82_n_4\,
      I2 => \triangle/p_1_in\(31),
      O => \red6__17_i_63_n_0\
    );
\red6__17_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \triangle/p_1_in\(3),
      I1 => \red6__17_i_82_n_5\,
      I2 => \triangle/p_1_in\(31),
      O => \red6__17_i_64_n_0\
    );
\red6__17_i_65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \triangle/p_1_in\(2),
      I1 => \red6__17_i_82_n_6\,
      I2 => \triangle/p_1_in\(31),
      O => \red6__17_i_65_n_0\
    );
\red6__17_i_66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \triangle/p_1_in\(1),
      I1 => \red6__17_i_82_n_7\,
      I2 => \triangle/p_1_in\(31),
      O => \red6__17_i_66_n_0\
    );
\red6__17_i_82\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red6__17_i_82_n_0\,
      CO(2) => \red6__17_i_82_n_1\,
      CO(1) => \red6__17_i_82_n_2\,
      CO(0) => \red6__17_i_82_n_3\,
      CYINIT => \red6__17_i_62_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \red6__17_i_82_n_4\,
      O(2) => \red6__17_i_82_n_5\,
      O(1) => \red6__17_i_82_n_6\,
      O(0) => \red6__17_i_82_n_7\,
      S(3) => \red6__17_i_101_n_0\,
      S(2) => \red6__17_i_102_n_0\,
      S(1) => \red6__17_i_103_n_0\,
      S(0) => \red6__17_i_104_n_0\
    );
\red6__17_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__17_i_14_n_0\,
      CO(3) => \red6__17_i_9_n_0\,
      CO(2) => \red6__17_i_9_n_1\,
      CO(1) => \red6__17_i_9_n_2\,
      CO(0) => \red6__17_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \triangle/translated_vertex2_2D[0]0\(7 downto 6),
      O(3 downto 0) => \triangle/p_5_in\(9 downto 6),
      S(3 downto 2) => \triangle/translated_vertex2_2D[0]0\(9 downto 8),
      S(1) => \red6__17_i_21_n_0\,
      S(0) => \red6__17_i_22_n_0\
    );
\red6__7_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__7_i_13_n_0\,
      CO(3 downto 1) => \NLW_red6__7_i_10_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \red6__7_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_red6__7_i_10_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \triangle/p_4_in\(31 downto 30),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \triangle/translated_vertex1_2D[1]0\(31 downto 30)
    );
\red6__7_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_47,
      I1 => \red6__7_i_118_n_5\,
      O => \red6__7_i_100_n_0\
    );
\red6__7_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_47,
      I1 => \red6__7_i_118_n_6\,
      O => \red6__7_i_101_n_0\
    );
\red6__7_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_47,
      I1 => \red6__7_i_118_n_7\,
      O => \red6__7_i_102_n_0\
    );
\red6__7_i_103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_47,
      I1 => \red6__7_i_119_n_4\,
      O => \red6__7_i_103_n_0\
    );
\red6__7_i_104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_47,
      I1 => \red6__7_i_119_n_5\,
      O => \red6__7_i_104_n_0\
    );
\red6__7_i_105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_47,
      I1 => \red6__7_i_119_n_6\,
      O => \red6__7_i_105_n_0\
    );
\red6__7_i_106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_47,
      I1 => \red6__7_i_119_n_7\,
      O => \red6__7_i_106_n_0\
    );
\red6__7_i_107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_47,
      I1 => \red6__7_i_120_n_4\,
      O => \red6__7_i_107_n_0\
    );
\red6__7_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_47,
      I1 => \red6__7_i_120_n_5\,
      O => \red6__7_i_108_n_0\
    );
\red6__7_i_109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_47,
      I1 => \red6__7_i_120_n_6\,
      O => \red6__7_i_109_n_0\
    );
\red6__7_i_110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_47,
      I1 => \red6__7_i_120_n_7\,
      O => \red6__7_i_110_n_0\
    );
\red6__7_i_111\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_47,
      I1 => \red6__7_i_121_n_4\,
      O => \red6__7_i_111_n_0\
    );
\red6__7_i_112\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_47,
      I1 => \red6__7_i_121_n_5\,
      O => \red6__7_i_112_n_0\
    );
\red6__7_i_113\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_47,
      I1 => \red6__7_i_121_n_6\,
      O => \red6__7_i_113_n_0\
    );
\red6__7_i_114\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_47,
      I1 => \red6__7_i_121_n_7\,
      O => \red6__7_i_114_n_0\
    );
\red6__7_i_115\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__7_i_116_n_0\,
      CO(3) => \red6__7_i_115_n_0\,
      CO(2) => \red6__7_i_115_n_1\,
      CO(1) => \red6__7_i_115_n_2\,
      CO(0) => \red6__7_i_115_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \red6__7_i_115_n_4\,
      O(2) => \red6__7_i_115_n_5\,
      O(1) => \red6__7_i_115_n_6\,
      O(0) => \red6__7_i_115_n_7\,
      S(3) => inst_n_47,
      S(2) => inst_n_47,
      S(1) => inst_n_47,
      S(0) => inst_n_47
    );
\red6__7_i_116\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__7_i_118_n_0\,
      CO(3) => \red6__7_i_116_n_0\,
      CO(2) => \red6__7_i_116_n_1\,
      CO(1) => \red6__7_i_116_n_2\,
      CO(0) => \red6__7_i_116_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \red6__7_i_116_n_4\,
      O(2) => \red6__7_i_116_n_5\,
      O(1) => \red6__7_i_116_n_6\,
      O(0) => \red6__7_i_116_n_7\,
      S(3) => inst_n_47,
      S(2) => inst_n_47,
      S(1) => inst_n_47,
      S(0) => inst_n_47
    );
\red6__7_i_117\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__7_i_115_n_0\,
      CO(3 downto 0) => \NLW_red6__7_i_117_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_red6__7_i_117_O_UNCONNECTED\(3 downto 1),
      O(0) => \red6__7_i_117_n_7\,
      S(3 downto 1) => B"000",
      S(0) => inst_n_47
    );
\red6__7_i_118\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__7_i_119_n_0\,
      CO(3) => \red6__7_i_118_n_0\,
      CO(2) => \red6__7_i_118_n_1\,
      CO(1) => \red6__7_i_118_n_2\,
      CO(0) => \red6__7_i_118_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \red6__7_i_118_n_4\,
      O(2) => \red6__7_i_118_n_5\,
      O(1) => \red6__7_i_118_n_6\,
      O(0) => \red6__7_i_118_n_7\,
      S(3) => inst_n_47,
      S(2) => inst_n_47,
      S(1) => inst_n_47,
      S(0) => inst_n_47
    );
\red6__7_i_119\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__7_i_120_n_0\,
      CO(3) => \red6__7_i_119_n_0\,
      CO(2) => \red6__7_i_119_n_1\,
      CO(1) => \red6__7_i_119_n_2\,
      CO(0) => \red6__7_i_119_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \red6__7_i_119_n_4\,
      O(2) => \red6__7_i_119_n_5\,
      O(1) => \red6__7_i_119_n_6\,
      O(0) => \red6__7_i_119_n_7\,
      S(3) => inst_n_47,
      S(2) => inst_n_47,
      S(1) => inst_n_47,
      S(0) => inst_n_47
    );
\red6__7_i_120\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__7_i_121_n_0\,
      CO(3) => \red6__7_i_120_n_0\,
      CO(2) => \red6__7_i_120_n_1\,
      CO(1) => \red6__7_i_120_n_2\,
      CO(0) => \red6__7_i_120_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \red6__7_i_120_n_4\,
      O(2) => \red6__7_i_120_n_5\,
      O(1) => \red6__7_i_120_n_6\,
      O(0) => \red6__7_i_120_n_7\,
      S(3) => inst_n_47,
      S(2) => inst_n_47,
      S(1) => inst_n_47,
      S(0) => inst_n_47
    );
\red6__7_i_121\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__9_i_72_n_0\,
      CO(3) => \red6__7_i_121_n_0\,
      CO(2) => \red6__7_i_121_n_1\,
      CO(1) => \red6__7_i_121_n_2\,
      CO(0) => \red6__7_i_121_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \red6__7_i_121_n_4\,
      O(2) => \red6__7_i_121_n_5\,
      O(1) => \red6__7_i_121_n_6\,
      O(0) => \red6__7_i_121_n_7\,
      S(3) => inst_n_47,
      S(2) => inst_n_47,
      S(1) => inst_n_47,
      S(0) => inst_n_47
    );
\red6__7_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__7_i_18_n_0\,
      CO(3) => \red6__7_i_13_n_0\,
      CO(2) => \red6__7_i_13_n_1\,
      CO(1) => \red6__7_i_13_n_2\,
      CO(0) => \red6__7_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \triangle/p_4_in\(29 downto 26),
      S(3 downto 0) => \triangle/translated_vertex1_2D[1]0\(29 downto 26)
    );
\red6__7_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__7_i_23_n_0\,
      CO(3) => \red6__7_i_18_n_0\,
      CO(2) => \red6__7_i_18_n_1\,
      CO(1) => \red6__7_i_18_n_2\,
      CO(0) => \red6__7_i_18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \triangle/p_4_in\(25 downto 22),
      S(3 downto 0) => \triangle/translated_vertex1_2D[1]0\(25 downto 22)
    );
\red6__7_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__7_i_28_n_0\,
      CO(3) => \red6__7_i_23_n_0\,
      CO(2) => \red6__7_i_23_n_1\,
      CO(1) => \red6__7_i_23_n_2\,
      CO(0) => \red6__7_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \triangle/p_4_in\(21 downto 18),
      S(3 downto 0) => \triangle/translated_vertex1_2D[1]0\(21 downto 18)
    );
\red6__7_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__9_i_4_n_0\,
      CO(3) => \red6__7_i_28_n_0\,
      CO(2) => \red6__7_i_28_n_1\,
      CO(1) => \red6__7_i_28_n_2\,
      CO(0) => \red6__7_i_28_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \triangle/p_4_in\(17 downto 14),
      S(3 downto 0) => \triangle/translated_vertex1_2D[1]0\(17 downto 14)
    );
\red6__7_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__7_i_44_n_0\,
      CO(3 downto 1) => \NLW_red6__7_i_43_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \red6__7_i_43_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \red6__7_i_48_n_0\,
      O(3 downto 2) => \NLW_red6__7_i_43_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \triangle/translated_vertex1_2D[1]0\(31 downto 30),
      S(3 downto 2) => B"00",
      S(1) => \red6__7_i_49_n_0\,
      S(0) => \red6__7_i_50_n_0\
    );
\red6__7_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__7_i_45_n_0\,
      CO(3) => \red6__7_i_44_n_0\,
      CO(2) => \red6__7_i_44_n_1\,
      CO(1) => \red6__7_i_44_n_2\,
      CO(0) => \red6__7_i_44_n_3\,
      CYINIT => '0',
      DI(3) => \red6__7_i_51_n_0\,
      DI(2) => \red6__7_i_52_n_0\,
      DI(1) => \red6__7_i_53_n_0\,
      DI(0) => \red6__7_i_54_n_0\,
      O(3 downto 0) => \triangle/translated_vertex1_2D[1]0\(29 downto 26),
      S(3) => \red6__7_i_55_n_0\,
      S(2) => \red6__7_i_56_n_0\,
      S(1) => \red6__7_i_57_n_0\,
      S(0) => \red6__7_i_58_n_0\
    );
\red6__7_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__7_i_46_n_0\,
      CO(3) => \red6__7_i_45_n_0\,
      CO(2) => \red6__7_i_45_n_1\,
      CO(1) => \red6__7_i_45_n_2\,
      CO(0) => \red6__7_i_45_n_3\,
      CYINIT => '0',
      DI(3) => \red6__7_i_59_n_0\,
      DI(2) => \red6__7_i_60_n_0\,
      DI(1) => \red6__7_i_61_n_0\,
      DI(0) => \red6__7_i_62_n_0\,
      O(3 downto 0) => \triangle/translated_vertex1_2D[1]0\(25 downto 22),
      S(3) => \red6__7_i_63_n_0\,
      S(2) => \red6__7_i_64_n_0\,
      S(1) => \red6__7_i_65_n_0\,
      S(0) => \red6__7_i_66_n_0\
    );
\red6__7_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__7_i_47_n_0\,
      CO(3) => \red6__7_i_46_n_0\,
      CO(2) => \red6__7_i_46_n_1\,
      CO(1) => \red6__7_i_46_n_2\,
      CO(0) => \red6__7_i_46_n_3\,
      CYINIT => '0',
      DI(3) => \red6__7_i_67_n_0\,
      DI(2) => \red6__7_i_68_n_0\,
      DI(1) => \red6__7_i_69_n_0\,
      DI(0) => \red6__7_i_70_n_0\,
      O(3 downto 0) => \triangle/translated_vertex1_2D[1]0\(21 downto 18),
      S(3) => \red6__7_i_71_n_0\,
      S(2) => \red6__7_i_72_n_0\,
      S(1) => \red6__7_i_73_n_0\,
      S(0) => \red6__7_i_74_n_0\
    );
\red6__7_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__9_i_19_n_0\,
      CO(3) => \red6__7_i_47_n_0\,
      CO(2) => \red6__7_i_47_n_1\,
      CO(1) => \red6__7_i_47_n_2\,
      CO(0) => \red6__7_i_47_n_3\,
      CYINIT => '0',
      DI(3) => \red6__7_i_75_n_0\,
      DI(2) => \red6__7_i_76_n_0\,
      DI(1) => \red6__7_i_77_n_0\,
      DI(0) => \red6__7_i_78_n_0\,
      O(3 downto 0) => \triangle/translated_vertex1_2D[1]0\(17 downto 14),
      S(3) => \red6__7_i_79_n_0\,
      S(2) => \red6__7_i_80_n_0\,
      S(1) => \red6__7_i_81_n_0\,
      S(0) => \red6__7_i_82_n_0\
    );
\red6__7_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3220"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(27),
      I1 => inst_n_47,
      I2 => \triangle/vertex1_2D[1]0\(23),
      I3 => \triangle/vertex1_2D[1]0\(24),
      O => \red6__7_i_48_n_0\
    );
\red6__7_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000666900009666"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(29),
      I1 => \triangle/vertex1_2D[1]0\(26),
      I2 => \triangle/vertex1_2D[1]0\(28),
      I3 => \triangle/vertex1_2D[1]0\(24),
      I4 => inst_n_47,
      I5 => \triangle/vertex1_2D[1]0\(25),
      O => \red6__7_i_49_n_0\
    );
\red6__7_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001E008700E10078"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(23),
      I1 => \triangle/vertex1_2D[1]0\(27),
      I2 => \triangle/vertex1_2D[1]0\(25),
      I3 => inst_n_47,
      I4 => \triangle/vertex1_2D[1]0\(24),
      I5 => \triangle/vertex1_2D[1]0\(28),
      O => \red6__7_i_50_n_0\
    );
\red6__7_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3220"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(26),
      I1 => inst_n_47,
      I2 => \triangle/vertex1_2D[1]0\(22),
      I3 => \triangle/vertex1_2D[1]0\(23),
      O => \red6__7_i_51_n_0\
    );
\red6__7_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3220"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(22),
      I1 => inst_n_47,
      I2 => \triangle/vertex1_2D[1]0\(21),
      I3 => \triangle/vertex1_2D[1]0\(25),
      O => \red6__7_i_52_n_0\
    );
\red6__7_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3220"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(21),
      I1 => inst_n_47,
      I2 => \triangle/vertex1_2D[1]0\(20),
      I3 => \triangle/vertex1_2D[1]0\(24),
      O => \red6__7_i_53_n_0\
    );
\red6__7_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3220"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(19),
      I1 => inst_n_47,
      I2 => \triangle/vertex1_2D[1]0\(20),
      I3 => \triangle/vertex1_2D[1]0\(23),
      O => \red6__7_i_54_n_0\
    );
\red6__7_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001800E700E70018"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(22),
      I1 => \triangle/vertex1_2D[1]0\(26),
      I2 => \triangle/vertex1_2D[1]0\(23),
      I3 => inst_n_47,
      I4 => \triangle/vertex1_2D[1]0\(24),
      I5 => \triangle/vertex1_2D[1]0\(27),
      O => \red6__7_i_55_n_0\
    );
\red6__7_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000018E70000E718"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(25),
      I1 => \triangle/vertex1_2D[1]0\(21),
      I2 => \triangle/vertex1_2D[1]0\(22),
      I3 => \triangle/vertex1_2D[1]0\(23),
      I4 => inst_n_47,
      I5 => \triangle/vertex1_2D[1]0\(26),
      O => \red6__7_i_56_n_0\
    );
\red6__7_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001E008700E10078"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(24),
      I1 => \triangle/vertex1_2D[1]0\(20),
      I2 => \triangle/vertex1_2D[1]0\(22),
      I3 => inst_n_47,
      I4 => \triangle/vertex1_2D[1]0\(21),
      I5 => \triangle/vertex1_2D[1]0\(25),
      O => \red6__7_i_57_n_0\
    );
\red6__7_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001E008700E10078"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(23),
      I1 => \triangle/vertex1_2D[1]0\(19),
      I2 => \triangle/vertex1_2D[1]0\(21),
      I3 => inst_n_47,
      I4 => \triangle/vertex1_2D[1]0\(20),
      I5 => \triangle/vertex1_2D[1]0\(24),
      O => \red6__7_i_58_n_0\
    );
\red6__7_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3220"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(18),
      I1 => inst_n_47,
      I2 => \triangle/vertex1_2D[1]0\(19),
      I3 => \triangle/vertex1_2D[1]0\(22),
      O => \red6__7_i_59_n_0\
    );
\red6__7_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E08"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(21),
      I1 => \triangle/vertex1_2D[1]0\(18),
      I2 => inst_n_47,
      I3 => \triangle/vertex1_2D[1]0\(17),
      O => \red6__7_i_60_n_0\
    );
\red6__7_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E08"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(20),
      I1 => \triangle/vertex1_2D[1]0\(16),
      I2 => inst_n_47,
      I3 => \triangle/vertex1_2D[1]0\(17),
      O => \red6__7_i_61_n_0\
    );
\red6__7_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E08"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(19),
      I1 => \triangle/vertex1_2D[1]0\(16),
      I2 => inst_n_47,
      I3 => \triangle/vertex1_2D[1]0\(15),
      O => \red6__7_i_62_n_0\
    );
\red6__7_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001800E700E70018"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(22),
      I1 => \triangle/vertex1_2D[1]0\(18),
      I2 => \triangle/vertex1_2D[1]0\(19),
      I3 => inst_n_47,
      I4 => \triangle/vertex1_2D[1]0\(20),
      I5 => \triangle/vertex1_2D[1]0\(23),
      O => \red6__7_i_63_n_0\
    );
\red6__7_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001800E700E70018"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(17),
      I1 => \triangle/vertex1_2D[1]0\(21),
      I2 => \triangle/vertex1_2D[1]0\(18),
      I3 => inst_n_47,
      I4 => \triangle/vertex1_2D[1]0\(19),
      I5 => \triangle/vertex1_2D[1]0\(22),
      O => \red6__7_i_64_n_0\
    );
\red6__7_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001E00E100870078"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(16),
      I1 => \triangle/vertex1_2D[1]0\(20),
      I2 => \triangle/vertex1_2D[1]0\(18),
      I3 => inst_n_47,
      I4 => \triangle/vertex1_2D[1]0\(21),
      I5 => \triangle/vertex1_2D[1]0\(17),
      O => \red6__7_i_65_n_0\
    );
\red6__7_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001800E700E70018"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(15),
      I1 => \triangle/vertex1_2D[1]0\(19),
      I2 => \triangle/vertex1_2D[1]0\(16),
      I3 => inst_n_47,
      I4 => \triangle/vertex1_2D[1]0\(20),
      I5 => \triangle/vertex1_2D[1]0\(17),
      O => \red6__7_i_66_n_0\
    );
\red6__7_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E08"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(18),
      I1 => \triangle/vertex1_2D[1]0\(14),
      I2 => inst_n_47,
      I3 => \triangle/vertex1_2D[1]0\(15),
      O => \red6__7_i_67_n_0\
    );
\red6__7_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E08"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(14),
      I1 => \triangle/vertex1_2D[1]0\(13),
      I2 => inst_n_47,
      I3 => \triangle/vertex1_2D[1]0\(17),
      O => \red6__7_i_68_n_0\
    );
\red6__7_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5440"
    )
        port map (
      I0 => inst_n_47,
      I1 => \triangle/vertex1_2D[1]0\(16),
      I2 => \triangle/vertex1_2D[1]0\(12),
      I3 => \triangle/vertex1_2D[1]0\(13),
      O => \red6__7_i_69_n_0\
    );
\red6__7_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E08"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(12),
      I1 => \triangle/vertex1_2D[1]0\(11),
      I2 => inst_n_47,
      I3 => \triangle/vertex1_2D[1]0\(15),
      O => \red6__7_i_70_n_0\
    );
\red6__7_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001E00E100870078"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(14),
      I1 => \triangle/vertex1_2D[1]0\(18),
      I2 => \triangle/vertex1_2D[1]0\(16),
      I3 => inst_n_47,
      I4 => \triangle/vertex1_2D[1]0\(19),
      I5 => \triangle/vertex1_2D[1]0\(15),
      O => \red6__7_i_71_n_0\
    );
\red6__7_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000018E70000E718"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(17),
      I1 => \triangle/vertex1_2D[1]0\(13),
      I2 => \triangle/vertex1_2D[1]0\(14),
      I3 => \triangle/vertex1_2D[1]0\(18),
      I4 => inst_n_47,
      I5 => \triangle/vertex1_2D[1]0\(15),
      O => \red6__7_i_72_n_0\
    );
\red6__7_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001E870000E178"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(12),
      I1 => \triangle/vertex1_2D[1]0\(16),
      I2 => \triangle/vertex1_2D[1]0\(14),
      I3 => \triangle/vertex1_2D[1]0\(13),
      I4 => inst_n_47,
      I5 => \triangle/vertex1_2D[1]0\(17),
      O => \red6__7_i_73_n_0\
    );
\red6__7_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001E008700E10078"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(15),
      I1 => \triangle/vertex1_2D[1]0\(11),
      I2 => \triangle/vertex1_2D[1]0\(13),
      I3 => inst_n_47,
      I4 => \triangle/vertex1_2D[1]0\(12),
      I5 => \triangle/vertex1_2D[1]0\(16),
      O => \red6__7_i_74_n_0\
    );
\red6__7_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E08"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(14),
      I1 => \triangle/vertex1_2D[1]0\(11),
      I2 => inst_n_47,
      I3 => \triangle/vertex1_2D[1]0\(10),
      O => \red6__7_i_75_n_0\
    );
\red6__7_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E08"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(13),
      I1 => \triangle/vertex1_2D[1]0\(9),
      I2 => inst_n_47,
      I3 => \triangle/vertex1_2D[1]0\(10),
      O => \red6__7_i_76_n_0\
    );
\red6__7_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E08"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(12),
      I1 => \triangle/vertex1_2D[1]0\(9),
      I2 => inst_n_47,
      I3 => \triangle/vertex1_2D[1]0\(8),
      O => \red6__7_i_77_n_0\
    );
\red6__7_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E08"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(11),
      I1 => \triangle/vertex1_2D[1]0\(7),
      I2 => inst_n_47,
      I3 => \triangle/vertex1_2D[1]0\(8),
      O => \red6__7_i_78_n_0\
    );
\red6__7_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001800E700E70018"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(10),
      I1 => \triangle/vertex1_2D[1]0\(14),
      I2 => \triangle/vertex1_2D[1]0\(11),
      I3 => inst_n_47,
      I4 => \triangle/vertex1_2D[1]0\(12),
      I5 => \triangle/vertex1_2D[1]0\(15),
      O => \red6__7_i_79_n_0\
    );
\red6__7_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001EE100008778"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(9),
      I1 => \triangle/vertex1_2D[1]0\(13),
      I2 => \triangle/vertex1_2D[1]0\(11),
      I3 => \triangle/vertex1_2D[1]0\(14),
      I4 => inst_n_47,
      I5 => \triangle/vertex1_2D[1]0\(10),
      O => \red6__7_i_80_n_0\
    );
\red6__7_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000018E70000E718"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(8),
      I1 => \triangle/vertex1_2D[1]0\(12),
      I2 => \triangle/vertex1_2D[1]0\(9),
      I3 => \triangle/vertex1_2D[1]0\(13),
      I4 => inst_n_47,
      I5 => \triangle/vertex1_2D[1]0\(10),
      O => \red6__7_i_81_n_0\
    );
\red6__7_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001E00E100870078"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(7),
      I1 => \triangle/vertex1_2D[1]0\(11),
      I2 => \triangle/vertex1_2D[1]0\(9),
      I3 => inst_n_47,
      I4 => \triangle/vertex1_2D[1]0\(12),
      I5 => \triangle/vertex1_2D[1]0\(8),
      O => \red6__7_i_82_n_0\
    );
\red6__7_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__7_i_84_n_0\,
      CO(3) => \red6__7_i_83_n_0\,
      CO(2) => \red6__7_i_83_n_1\,
      CO(1) => \red6__7_i_83_n_2\,
      CO(0) => \red6__7_i_83_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \triangle/vertex1_2D[1]0\(28 downto 25),
      S(3) => \red6__7_i_90_n_0\,
      S(2) => \red6__7_i_91_n_0\,
      S(1) => \red6__7_i_92_n_0\,
      S(0) => \red6__7_i_93_n_0\
    );
\red6__7_i_84\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__7_i_86_n_0\,
      CO(3) => \red6__7_i_84_n_0\,
      CO(2) => \red6__7_i_84_n_1\,
      CO(1) => \red6__7_i_84_n_2\,
      CO(0) => \red6__7_i_84_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \triangle/vertex1_2D[1]0\(24 downto 21),
      S(3) => \red6__7_i_94_n_0\,
      S(2) => \red6__7_i_95_n_0\,
      S(1) => \red6__7_i_96_n_0\,
      S(0) => \red6__7_i_97_n_0\
    );
\red6__7_i_85\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__7_i_83_n_0\,
      CO(3 downto 0) => \NLW_red6__7_i_85_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_red6__7_i_85_O_UNCONNECTED\(3 downto 1),
      O(0) => \triangle/vertex1_2D[1]0\(29),
      S(3 downto 1) => B"000",
      S(0) => \red6__7_i_98_n_0\
    );
\red6__7_i_86\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__7_i_87_n_0\,
      CO(3) => \red6__7_i_86_n_0\,
      CO(2) => \red6__7_i_86_n_1\,
      CO(1) => \red6__7_i_86_n_2\,
      CO(0) => \red6__7_i_86_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \triangle/vertex1_2D[1]0\(20 downto 17),
      S(3) => \red6__7_i_99_n_0\,
      S(2) => \red6__7_i_100_n_0\,
      S(1) => \red6__7_i_101_n_0\,
      S(0) => \red6__7_i_102_n_0\
    );
\red6__7_i_87\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__7_i_88_n_0\,
      CO(3) => \red6__7_i_87_n_0\,
      CO(2) => \red6__7_i_87_n_1\,
      CO(1) => \red6__7_i_87_n_2\,
      CO(0) => \red6__7_i_87_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \triangle/vertex1_2D[1]0\(16 downto 13),
      S(3) => \red6__7_i_103_n_0\,
      S(2) => \red6__7_i_104_n_0\,
      S(1) => \red6__7_i_105_n_0\,
      S(0) => \red6__7_i_106_n_0\
    );
\red6__7_i_88\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__7_i_89_n_0\,
      CO(3) => \red6__7_i_88_n_0\,
      CO(2) => \red6__7_i_88_n_1\,
      CO(1) => \red6__7_i_88_n_2\,
      CO(0) => \red6__7_i_88_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \triangle/vertex1_2D[1]0\(12 downto 9),
      S(3) => \red6__7_i_107_n_0\,
      S(2) => \red6__7_i_108_n_0\,
      S(1) => \red6__7_i_109_n_0\,
      S(0) => \red6__7_i_110_n_0\
    );
\red6__7_i_89\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__9_i_44_n_0\,
      CO(3) => \red6__7_i_89_n_0\,
      CO(2) => \red6__7_i_89_n_1\,
      CO(1) => \red6__7_i_89_n_2\,
      CO(0) => \red6__7_i_89_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \triangle/vertex1_2D[1]0\(8 downto 5),
      S(3) => \red6__7_i_111_n_0\,
      S(2) => \red6__7_i_112_n_0\,
      S(1) => \red6__7_i_113_n_0\,
      S(0) => \red6__7_i_114_n_0\
    );
\red6__7_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_47,
      I1 => \red6__7_i_115_n_4\,
      O => \red6__7_i_90_n_0\
    );
\red6__7_i_91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_47,
      I1 => \red6__7_i_115_n_5\,
      O => \red6__7_i_91_n_0\
    );
\red6__7_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_47,
      I1 => \red6__7_i_115_n_6\,
      O => \red6__7_i_92_n_0\
    );
\red6__7_i_93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_47,
      I1 => \red6__7_i_115_n_7\,
      O => \red6__7_i_93_n_0\
    );
\red6__7_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_47,
      I1 => \red6__7_i_116_n_4\,
      O => \red6__7_i_94_n_0\
    );
\red6__7_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_47,
      I1 => \red6__7_i_116_n_5\,
      O => \red6__7_i_95_n_0\
    );
\red6__7_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_47,
      I1 => \red6__7_i_116_n_6\,
      O => \red6__7_i_96_n_0\
    );
\red6__7_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_47,
      I1 => \red6__7_i_116_n_7\,
      O => \red6__7_i_97_n_0\
    );
\red6__7_i_98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_47,
      I1 => \red6__7_i_117_n_7\,
      O => \red6__7_i_98_n_0\
    );
\red6__7_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_47,
      I1 => \red6__7_i_118_n_4\,
      O => \red6__7_i_99_n_0\
    );
\red6__9_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red6__9_i_14_n_0\,
      CO(2) => \red6__9_i_14_n_1\,
      CO(1) => \red6__9_i_14_n_2\,
      CO(0) => \red6__9_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \red6__9_i_23_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \triangle/p_4_in\(5 downto 2),
      S(3) => \triangle/translated_vertex1_2D[1]0\(5),
      S(2) => \triangle/vertex1_2D[1]_1\(2),
      S(1) => \red6__9_i_26_n_0\,
      S(0) => \triangle/vertex1_2D[1]4\(14)
    );
\red6__9_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__9_i_20_n_0\,
      CO(3) => \red6__9_i_19_n_0\,
      CO(2) => \red6__9_i_19_n_1\,
      CO(1) => \red6__9_i_19_n_2\,
      CO(0) => \red6__9_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \red6__9_i_28_n_0\,
      DI(2) => \red6__9_i_29_n_0\,
      DI(1) => \red6__9_i_30_n_0\,
      DI(0) => \red6__9_i_31_n_0\,
      O(3 downto 0) => \triangle/translated_vertex1_2D[1]0\(13 downto 10),
      S(3) => \red6__9_i_32_n_0\,
      S(2) => \red6__9_i_33_n_0\,
      S(1) => \red6__9_i_34_n_0\,
      S(0) => \red6__9_i_35_n_0\
    );
\red6__9_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red6__9_i_20_n_0\,
      CO(2) => \red6__9_i_20_n_1\,
      CO(1) => \red6__9_i_20_n_2\,
      CO(0) => \red6__9_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \red6__9_i_36_n_0\,
      DI(2) => \red6__9_i_37_n_0\,
      DI(1) => \red6__9_i_38_n_0\,
      DI(0) => \red6__9_i_39_n_0\,
      O(3 downto 0) => \triangle/translated_vertex1_2D[1]0\(9 downto 6),
      S(3) => \red6__9_i_40_n_0\,
      S(2) => \red6__9_i_41_n_0\,
      S(1) => \red6__9_i_42_n_0\,
      S(0) => \red6__9_i_43_n_0\
    );
\red6__9_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \triangle/translated_vertex1_2D[1]0\(7),
      O => \red6__9_i_21_n_0\
    );
\red6__9_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \triangle/translated_vertex1_2D[1]0\(6),
      O => \red6__9_i_22_n_0\
    );
\red6__9_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]4\(15),
      I1 => \triangle/vertex1_2D[1]0\(1),
      I2 => inst_n_47,
      O => \red6__9_i_23_n_0\
    );
\red6__9_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => inst_n_47,
      I1 => \triangle/vertex1_2D[1]0\(3),
      I2 => \triangle/vertex1_2D[1]4\(14),
      O => \triangle/translated_vertex1_2D[1]0\(5)
    );
\red6__9_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(2),
      I1 => inst_n_47,
      O => \triangle/vertex1_2D[1]_1\(2)
    );
\red6__9_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inst_n_47,
      I1 => \triangle/vertex1_2D[1]0\(1),
      I2 => \triangle/vertex1_2D[1]4\(15),
      O => \red6__9_i_26_n_0\
    );
\red6__9_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E08"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(7),
      I1 => \triangle/vertex1_2D[1]0\(6),
      I2 => inst_n_47,
      I3 => \triangle/vertex1_2D[1]0\(10),
      O => \red6__9_i_28_n_0\
    );
\red6__9_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3220"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(6),
      I1 => inst_n_47,
      I2 => \triangle/vertex1_2D[1]0\(5),
      I3 => \triangle/vertex1_2D[1]0\(9),
      O => \red6__9_i_29_n_0\
    );
\red6__9_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E08"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(5),
      I1 => \triangle/vertex1_2D[1]0\(4),
      I2 => inst_n_47,
      I3 => \triangle/vertex1_2D[1]0\(8),
      O => \red6__9_i_30_n_0\
    );
\red6__9_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3220"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(3),
      I1 => inst_n_47,
      I2 => \triangle/vertex1_2D[1]0\(4),
      I3 => \triangle/vertex1_2D[1]0\(7),
      O => \red6__9_i_31_n_0\
    );
\red6__9_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000018E70000E718"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(10),
      I1 => \triangle/vertex1_2D[1]0\(6),
      I2 => \triangle/vertex1_2D[1]0\(7),
      I3 => \triangle/vertex1_2D[1]0\(11),
      I4 => inst_n_47,
      I5 => \triangle/vertex1_2D[1]0\(8),
      O => \red6__9_i_32_n_0\
    );
\red6__9_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000018E70000E718"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(9),
      I1 => \triangle/vertex1_2D[1]0\(5),
      I2 => \triangle/vertex1_2D[1]0\(6),
      I3 => \triangle/vertex1_2D[1]0\(7),
      I4 => inst_n_47,
      I5 => \triangle/vertex1_2D[1]0\(10),
      O => \red6__9_i_33_n_0\
    );
\red6__9_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001E008700E10078"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(8),
      I1 => \triangle/vertex1_2D[1]0\(4),
      I2 => \triangle/vertex1_2D[1]0\(6),
      I3 => inst_n_47,
      I4 => \triangle/vertex1_2D[1]0\(5),
      I5 => \triangle/vertex1_2D[1]0\(9),
      O => \red6__9_i_34_n_0\
    );
\red6__9_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001800E700E70018"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(7),
      I1 => \triangle/vertex1_2D[1]0\(3),
      I2 => \triangle/vertex1_2D[1]0\(4),
      I3 => inst_n_47,
      I4 => \triangle/vertex1_2D[1]0\(5),
      I5 => \triangle/vertex1_2D[1]0\(8),
      O => \red6__9_i_35_n_0\
    );
\red6__9_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3220"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(3),
      I1 => inst_n_47,
      I2 => \triangle/vertex1_2D[1]0\(6),
      I3 => \triangle/vertex1_2D[1]0\(2),
      O => \red6__9_i_36_n_0\
    );
\red6__9_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3220"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(5),
      I1 => inst_n_47,
      I2 => \triangle/vertex1_2D[1]0\(1),
      I3 => \triangle/vertex1_2D[1]0\(2),
      O => \red6__9_i_37_n_0\
    );
\red6__9_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA32A820"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]4\(14),
      I1 => inst_n_47,
      I2 => \triangle/vertex1_2D[1]0\(1),
      I3 => \triangle/vertex1_2D[1]4\(15),
      I4 => \triangle/vertex1_2D[1]0\(4),
      O => \red6__9_i_38_n_0\
    );
\red6__9_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => inst_n_47,
      I1 => \triangle/vertex1_2D[1]0\(3),
      I2 => \triangle/vertex1_2D[1]4\(14),
      O => \red6__9_i_39_n_0\
    );
\red6__9_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__9_i_9_n_0\,
      CO(3) => \red6__9_i_4_n_0\,
      CO(2) => \red6__9_i_4_n_1\,
      CO(1) => \red6__9_i_4_n_2\,
      CO(0) => \red6__9_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \triangle/p_4_in\(13 downto 10),
      S(3 downto 0) => \triangle/translated_vertex1_2D[1]0\(13 downto 10)
    );
\red6__9_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001EE100008778"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(2),
      I1 => \triangle/vertex1_2D[1]0\(6),
      I2 => \triangle/vertex1_2D[1]0\(4),
      I3 => \triangle/vertex1_2D[1]0\(7),
      I4 => inst_n_47,
      I5 => \triangle/vertex1_2D[1]0\(3),
      O => \red6__9_i_40_n_0\
    );
\red6__9_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0120321332130120"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(5),
      I1 => inst_n_47,
      I2 => \triangle/vertex1_2D[1]0\(1),
      I3 => \triangle/vertex1_2D[1]0\(2),
      I4 => \triangle/vertex1_2D[1]0\(3),
      I5 => \triangle/vertex1_2D[1]0\(6),
      O => \red6__9_i_41_n_0\
    );
\red6__9_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"301830E730E73018"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(4),
      I1 => \triangle/vertex1_2D[1]4\(14),
      I2 => \triangle/vertex1_2D[1]_1\(1),
      I3 => inst_n_47,
      I4 => \triangle/vertex1_2D[1]0\(5),
      I5 => \triangle/vertex1_2D[1]0\(2),
      O => \red6__9_i_42_n_0\
    );
\red6__9_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"343BC4CB3B34CBC4"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]0\(3),
      I1 => \triangle/vertex1_2D[1]4\(14),
      I2 => inst_n_47,
      I3 => \triangle/vertex1_2D[1]0\(1),
      I4 => \triangle/vertex1_2D[1]4\(15),
      I5 => \triangle/vertex1_2D[1]0\(4),
      O => \red6__9_i_43_n_0\
    );
\red6__9_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red6__9_i_44_n_0\,
      CO(2) => \red6__9_i_44_n_1\,
      CO(1) => \red6__9_i_44_n_2\,
      CO(0) => \red6__9_i_44_n_3\,
      CYINIT => \red6__9_i_55_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \triangle/vertex1_2D[1]0\(4 downto 1),
      S(3) => \red6__9_i_56_n_0\,
      S(2) => \red6__9_i_57_n_0\,
      S(1) => \red6__9_i_58_n_0\,
      S(0) => \red6__9_i_59_n_0\
    );
\red6__9_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]4\(15),
      I1 => \triangle/vertex1_2D[1]0\(1),
      I2 => inst_n_47,
      O => \triangle/vertex1_2D[1]_1\(1)
    );
\red6__9_i_55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]4\(14),
      O => \red6__9_i_55_n_0\
    );
\red6__9_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_47,
      I1 => \red6__9_i_72_n_4\,
      O => \red6__9_i_56_n_0\
    );
\red6__9_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_47,
      I1 => \red6__9_i_72_n_5\,
      O => \red6__9_i_57_n_0\
    );
\red6__9_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_n_47,
      I1 => \red6__9_i_72_n_6\,
      O => \red6__9_i_58_n_0\
    );
\red6__9_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]4\(15),
      I1 => \red6__9_i_72_n_7\,
      I2 => inst_n_47,
      O => \red6__9_i_59_n_0\
    );
\red6__9_i_72\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red6__9_i_72_n_0\,
      CO(2) => \red6__9_i_72_n_1\,
      CO(1) => \red6__9_i_72_n_2\,
      CO(0) => \red6__9_i_72_n_3\,
      CYINIT => \red6__9_i_55_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \red6__9_i_72_n_4\,
      O(2) => \red6__9_i_72_n_5\,
      O(1) => \red6__9_i_72_n_6\,
      O(0) => \red6__9_i_72_n_7\,
      S(3) => inst_n_47,
      S(2) => inst_n_47,
      S(1) => inst_n_47,
      S(0) => \red6__9_i_85_n_0\
    );
\red6__9_i_85\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \triangle/vertex1_2D[1]4\(15),
      O => \red6__9_i_85_n_0\
    );
\red6__9_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \red6__9_i_14_n_0\,
      CO(3) => \red6__9_i_9_n_0\,
      CO(2) => \red6__9_i_9_n_1\,
      CO(1) => \red6__9_i_9_n_2\,
      CO(0) => \red6__9_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \triangle/translated_vertex1_2D[1]0\(7 downto 6),
      O(3 downto 0) => \triangle/p_4_in\(9 downto 6),
      S(3 downto 2) => \triangle/translated_vertex1_2D[1]0\(9 downto 8),
      S(1) => \red6__9_i_21_n_0\,
      S(0) => \red6__9_i_22_n_0\
    );
end STRUCTURE;
