# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3094 \
    name buffer_1024 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1024 \
    op interface \
    ports { buffer_1024 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3095 \
    name buffer_1025 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1025 \
    op interface \
    ports { buffer_1025 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3096 \
    name buffer_1026 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1026 \
    op interface \
    ports { buffer_1026 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3097 \
    name buffer_1027 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1027 \
    op interface \
    ports { buffer_1027 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3098 \
    name buffer_1028 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1028 \
    op interface \
    ports { buffer_1028 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3099 \
    name buffer_1029 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1029 \
    op interface \
    ports { buffer_1029 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3100 \
    name buffer_1030 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1030 \
    op interface \
    ports { buffer_1030 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3101 \
    name buffer_1031 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1031 \
    op interface \
    ports { buffer_1031 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3102 \
    name buffer_1032 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1032 \
    op interface \
    ports { buffer_1032 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3103 \
    name buffer_1033 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1033 \
    op interface \
    ports { buffer_1033 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3104 \
    name buffer_1034 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1034 \
    op interface \
    ports { buffer_1034 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3105 \
    name buffer_1035 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1035 \
    op interface \
    ports { buffer_1035 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3106 \
    name buffer_1036 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1036 \
    op interface \
    ports { buffer_1036 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3107 \
    name buffer_1037 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1037 \
    op interface \
    ports { buffer_1037 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3108 \
    name buffer_1038 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1038 \
    op interface \
    ports { buffer_1038 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3109 \
    name buffer_1039 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1039 \
    op interface \
    ports { buffer_1039 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3110 \
    name buffer_1040 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1040 \
    op interface \
    ports { buffer_1040 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3111 \
    name buffer_1041 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1041 \
    op interface \
    ports { buffer_1041 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3112 \
    name buffer_1042 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1042 \
    op interface \
    ports { buffer_1042 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3113 \
    name buffer_1043 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1043 \
    op interface \
    ports { buffer_1043 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3114 \
    name buffer_1044 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1044 \
    op interface \
    ports { buffer_1044 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3115 \
    name buffer_1045 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1045 \
    op interface \
    ports { buffer_1045 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3116 \
    name buffer_1046 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1046 \
    op interface \
    ports { buffer_1046 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3117 \
    name buffer_1047 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1047 \
    op interface \
    ports { buffer_1047 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3118 \
    name buffer_1048 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1048 \
    op interface \
    ports { buffer_1048 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3119 \
    name buffer_1049 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1049 \
    op interface \
    ports { buffer_1049 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3120 \
    name buffer_1050 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1050 \
    op interface \
    ports { buffer_1050 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3121 \
    name buffer_1051 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1051 \
    op interface \
    ports { buffer_1051 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3122 \
    name buffer_1052 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1052 \
    op interface \
    ports { buffer_1052 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3123 \
    name buffer_1053 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1053 \
    op interface \
    ports { buffer_1053 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3124 \
    name buffer_1054 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1054 \
    op interface \
    ports { buffer_1054 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3125 \
    name buffer_1055 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1055 \
    op interface \
    ports { buffer_1055 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3126 \
    name buffer_1056 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1056 \
    op interface \
    ports { buffer_1056 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3127 \
    name buffer_1057 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1057 \
    op interface \
    ports { buffer_1057 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3128 \
    name buffer_1058 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1058 \
    op interface \
    ports { buffer_1058 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3129 \
    name buffer_1059 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1059 \
    op interface \
    ports { buffer_1059 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3130 \
    name buffer_1060 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1060 \
    op interface \
    ports { buffer_1060 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3131 \
    name buffer_1061 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1061 \
    op interface \
    ports { buffer_1061 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3132 \
    name buffer_1062 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1062 \
    op interface \
    ports { buffer_1062 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3133 \
    name buffer_1063 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1063 \
    op interface \
    ports { buffer_1063 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3134 \
    name buffer_1064 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1064 \
    op interface \
    ports { buffer_1064 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3135 \
    name buffer_1065 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1065 \
    op interface \
    ports { buffer_1065 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3136 \
    name buffer_1066 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1066 \
    op interface \
    ports { buffer_1066 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3137 \
    name buffer_1067 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1067 \
    op interface \
    ports { buffer_1067 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3138 \
    name buffer_1068 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1068 \
    op interface \
    ports { buffer_1068 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3139 \
    name buffer_1069 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1069 \
    op interface \
    ports { buffer_1069 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3140 \
    name buffer_1070 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1070 \
    op interface \
    ports { buffer_1070 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3141 \
    name buffer_1071 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1071 \
    op interface \
    ports { buffer_1071 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3142 \
    name buffer_1072 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1072 \
    op interface \
    ports { buffer_1072 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3143 \
    name buffer_1073 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1073 \
    op interface \
    ports { buffer_1073 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3144 \
    name buffer_1074 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1074 \
    op interface \
    ports { buffer_1074 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3145 \
    name buffer_1075 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1075 \
    op interface \
    ports { buffer_1075 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3146 \
    name buffer_1076 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1076 \
    op interface \
    ports { buffer_1076 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3147 \
    name buffer_1077 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1077 \
    op interface \
    ports { buffer_1077 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3148 \
    name buffer_1078 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1078 \
    op interface \
    ports { buffer_1078 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3149 \
    name buffer_1079 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1079 \
    op interface \
    ports { buffer_1079 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3150 \
    name buffer_1080 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1080 \
    op interface \
    ports { buffer_1080 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3151 \
    name buffer_1081 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1081 \
    op interface \
    ports { buffer_1081 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3152 \
    name buffer_1082 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1082 \
    op interface \
    ports { buffer_1082 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3153 \
    name buffer_1083 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1083 \
    op interface \
    ports { buffer_1083 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3154 \
    name buffer_1084 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1084 \
    op interface \
    ports { buffer_1084 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3155 \
    name buffer_1085 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1085 \
    op interface \
    ports { buffer_1085 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3156 \
    name buffer_1086 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1086 \
    op interface \
    ports { buffer_1086 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3157 \
    name buffer_1087 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1087 \
    op interface \
    ports { buffer_1087 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3158 \
    name buffer_1088 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1088 \
    op interface \
    ports { buffer_1088 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3159 \
    name buffer_1089 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1089 \
    op interface \
    ports { buffer_1089 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3160 \
    name buffer_1090 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1090 \
    op interface \
    ports { buffer_1090 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3161 \
    name buffer_1091 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1091 \
    op interface \
    ports { buffer_1091 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3162 \
    name buffer_1092 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1092 \
    op interface \
    ports { buffer_1092 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3163 \
    name buffer_1093 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1093 \
    op interface \
    ports { buffer_1093 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3164 \
    name buffer_1094 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1094 \
    op interface \
    ports { buffer_1094 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3165 \
    name buffer_1095 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1095 \
    op interface \
    ports { buffer_1095 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3166 \
    name buffer_1096 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1096 \
    op interface \
    ports { buffer_1096 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3167 \
    name buffer_1097 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1097 \
    op interface \
    ports { buffer_1097 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3168 \
    name buffer_1098 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1098 \
    op interface \
    ports { buffer_1098 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3169 \
    name buffer_1099 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1099 \
    op interface \
    ports { buffer_1099 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3170 \
    name buffer_1100 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1100 \
    op interface \
    ports { buffer_1100 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3171 \
    name buffer_1101 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1101 \
    op interface \
    ports { buffer_1101 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3172 \
    name buffer_1102 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1102 \
    op interface \
    ports { buffer_1102 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3173 \
    name buffer_1103 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1103 \
    op interface \
    ports { buffer_1103 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3174 \
    name buffer_1104 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1104 \
    op interface \
    ports { buffer_1104 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3175 \
    name buffer_1105 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1105 \
    op interface \
    ports { buffer_1105 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3176 \
    name buffer_1106 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1106 \
    op interface \
    ports { buffer_1106 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3177 \
    name buffer_1107 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1107 \
    op interface \
    ports { buffer_1107 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3178 \
    name buffer_1108 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1108 \
    op interface \
    ports { buffer_1108 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3179 \
    name buffer_1109 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1109 \
    op interface \
    ports { buffer_1109 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3180 \
    name buffer_1110 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1110 \
    op interface \
    ports { buffer_1110 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3181 \
    name buffer_1111 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1111 \
    op interface \
    ports { buffer_1111 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3182 \
    name buffer_1112 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1112 \
    op interface \
    ports { buffer_1112 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3183 \
    name buffer_1113 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1113 \
    op interface \
    ports { buffer_1113 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3184 \
    name buffer_1114 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1114 \
    op interface \
    ports { buffer_1114 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3185 \
    name buffer_1115 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1115 \
    op interface \
    ports { buffer_1115 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3186 \
    name buffer_1116 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1116 \
    op interface \
    ports { buffer_1116 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3187 \
    name buffer_1117 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1117 \
    op interface \
    ports { buffer_1117 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3188 \
    name buffer_1118 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1118 \
    op interface \
    ports { buffer_1118 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3189 \
    name buffer_1119 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1119 \
    op interface \
    ports { buffer_1119 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3190 \
    name buffer_1120 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1120 \
    op interface \
    ports { buffer_1120 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3191 \
    name buffer_1121 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1121 \
    op interface \
    ports { buffer_1121 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3192 \
    name buffer_1122 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1122 \
    op interface \
    ports { buffer_1122 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3193 \
    name buffer_1123 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1123 \
    op interface \
    ports { buffer_1123 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3194 \
    name buffer_1124 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1124 \
    op interface \
    ports { buffer_1124 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3195 \
    name buffer_1125 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1125 \
    op interface \
    ports { buffer_1125 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3196 \
    name buffer_1126 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1126 \
    op interface \
    ports { buffer_1126 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3197 \
    name buffer_1127 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1127 \
    op interface \
    ports { buffer_1127 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3198 \
    name buffer_1128 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1128 \
    op interface \
    ports { buffer_1128 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3199 \
    name buffer_1129 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1129 \
    op interface \
    ports { buffer_1129 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3200 \
    name buffer_1130 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1130 \
    op interface \
    ports { buffer_1130 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3201 \
    name buffer_1131 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1131 \
    op interface \
    ports { buffer_1131 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3202 \
    name buffer_1132 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1132 \
    op interface \
    ports { buffer_1132 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3203 \
    name buffer_1133 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1133 \
    op interface \
    ports { buffer_1133 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3204 \
    name buffer_1134 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1134 \
    op interface \
    ports { buffer_1134 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3205 \
    name buffer_1135 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1135 \
    op interface \
    ports { buffer_1135 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3206 \
    name buffer_1136 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1136 \
    op interface \
    ports { buffer_1136 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3207 \
    name buffer_1137 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1137 \
    op interface \
    ports { buffer_1137 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3208 \
    name buffer_1138 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1138 \
    op interface \
    ports { buffer_1138 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3209 \
    name buffer_1139 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1139 \
    op interface \
    ports { buffer_1139 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3210 \
    name buffer_1140 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1140 \
    op interface \
    ports { buffer_1140 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3211 \
    name buffer_1141 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1141 \
    op interface \
    ports { buffer_1141 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3212 \
    name buffer_1142 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1142 \
    op interface \
    ports { buffer_1142 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3213 \
    name buffer_1143 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1143 \
    op interface \
    ports { buffer_1143 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3214 \
    name buffer_1144 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1144 \
    op interface \
    ports { buffer_1144 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3215 \
    name buffer_1145 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1145 \
    op interface \
    ports { buffer_1145 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3216 \
    name buffer_1146 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1146 \
    op interface \
    ports { buffer_1146 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3217 \
    name buffer_1147 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1147 \
    op interface \
    ports { buffer_1147 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3218 \
    name buffer_1148 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1148 \
    op interface \
    ports { buffer_1148 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3219 \
    name buffer_1149 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1149 \
    op interface \
    ports { buffer_1149 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3220 \
    name buffer_1150 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1150 \
    op interface \
    ports { buffer_1150 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3221 \
    name buffer_1151 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1151 \
    op interface \
    ports { buffer_1151 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3222 \
    name buffer_1152 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1152 \
    op interface \
    ports { buffer_1152 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3223 \
    name buffer_1153 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1153 \
    op interface \
    ports { buffer_1153 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3224 \
    name buffer_1154 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1154 \
    op interface \
    ports { buffer_1154 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3225 \
    name buffer_1155 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1155 \
    op interface \
    ports { buffer_1155 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3226 \
    name buffer_1156 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1156 \
    op interface \
    ports { buffer_1156 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3227 \
    name buffer_1157 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1157 \
    op interface \
    ports { buffer_1157 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3228 \
    name buffer_1158 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1158 \
    op interface \
    ports { buffer_1158 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3229 \
    name buffer_1159 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1159 \
    op interface \
    ports { buffer_1159 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3230 \
    name buffer_1160 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1160 \
    op interface \
    ports { buffer_1160 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3231 \
    name buffer_1161 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1161 \
    op interface \
    ports { buffer_1161 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3232 \
    name buffer_1162 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1162 \
    op interface \
    ports { buffer_1162 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3233 \
    name buffer_1163 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1163 \
    op interface \
    ports { buffer_1163 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3234 \
    name buffer_1164 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1164 \
    op interface \
    ports { buffer_1164 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3235 \
    name buffer_1165 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1165 \
    op interface \
    ports { buffer_1165 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3236 \
    name buffer_1166 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1166 \
    op interface \
    ports { buffer_1166 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3237 \
    name buffer_1167 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1167 \
    op interface \
    ports { buffer_1167 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3238 \
    name buffer_1168 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1168 \
    op interface \
    ports { buffer_1168 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3239 \
    name buffer_1169 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1169 \
    op interface \
    ports { buffer_1169 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3240 \
    name buffer_1170 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1170 \
    op interface \
    ports { buffer_1170 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3241 \
    name buffer_1171 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1171 \
    op interface \
    ports { buffer_1171 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3242 \
    name buffer_1172 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1172 \
    op interface \
    ports { buffer_1172 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3243 \
    name buffer_1173 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1173 \
    op interface \
    ports { buffer_1173 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3244 \
    name buffer_1174 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1174 \
    op interface \
    ports { buffer_1174 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3245 \
    name buffer_1175 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1175 \
    op interface \
    ports { buffer_1175 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3246 \
    name buffer_1176 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1176 \
    op interface \
    ports { buffer_1176 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3247 \
    name buffer_1177 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1177 \
    op interface \
    ports { buffer_1177 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3248 \
    name buffer_1178 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1178 \
    op interface \
    ports { buffer_1178 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3249 \
    name buffer_1179 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1179 \
    op interface \
    ports { buffer_1179 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3250 \
    name buffer_1180 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1180 \
    op interface \
    ports { buffer_1180 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3251 \
    name buffer_1181 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1181 \
    op interface \
    ports { buffer_1181 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3252 \
    name buffer_1182 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1182 \
    op interface \
    ports { buffer_1182 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3253 \
    name buffer_1183 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1183 \
    op interface \
    ports { buffer_1183 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3254 \
    name buffer_1184 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1184 \
    op interface \
    ports { buffer_1184 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3255 \
    name buffer_1185 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1185 \
    op interface \
    ports { buffer_1185 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3256 \
    name buffer_1186 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1186 \
    op interface \
    ports { buffer_1186 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3257 \
    name buffer_1187 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1187 \
    op interface \
    ports { buffer_1187 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3258 \
    name buffer_1188 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1188 \
    op interface \
    ports { buffer_1188 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3259 \
    name buffer_1189 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1189 \
    op interface \
    ports { buffer_1189 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3260 \
    name buffer_1190 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1190 \
    op interface \
    ports { buffer_1190 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3261 \
    name buffer_1191 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1191 \
    op interface \
    ports { buffer_1191 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3262 \
    name buffer_1192 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1192 \
    op interface \
    ports { buffer_1192 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3263 \
    name buffer_1193 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1193 \
    op interface \
    ports { buffer_1193 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3264 \
    name buffer_1194 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1194 \
    op interface \
    ports { buffer_1194 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3265 \
    name buffer_1195 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1195 \
    op interface \
    ports { buffer_1195 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3266 \
    name buffer_1196 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1196 \
    op interface \
    ports { buffer_1196 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3267 \
    name buffer_1197 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1197 \
    op interface \
    ports { buffer_1197 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3268 \
    name buffer_1198 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1198 \
    op interface \
    ports { buffer_1198 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3269 \
    name buffer_1199 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1199 \
    op interface \
    ports { buffer_1199 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3270 \
    name buffer_1200 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1200 \
    op interface \
    ports { buffer_1200 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3271 \
    name buffer_1201 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1201 \
    op interface \
    ports { buffer_1201 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3272 \
    name buffer_1202 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1202 \
    op interface \
    ports { buffer_1202 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3273 \
    name buffer_1203 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1203 \
    op interface \
    ports { buffer_1203 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3274 \
    name buffer_1204 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1204 \
    op interface \
    ports { buffer_1204 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3275 \
    name buffer_1205 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1205 \
    op interface \
    ports { buffer_1205 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3276 \
    name buffer_1206 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1206 \
    op interface \
    ports { buffer_1206 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3277 \
    name buffer_1207 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1207 \
    op interface \
    ports { buffer_1207 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3278 \
    name buffer_1208 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1208 \
    op interface \
    ports { buffer_1208 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3279 \
    name buffer_1209 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1209 \
    op interface \
    ports { buffer_1209 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3280 \
    name buffer_1210 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1210 \
    op interface \
    ports { buffer_1210 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3281 \
    name buffer_1211 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1211 \
    op interface \
    ports { buffer_1211 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3282 \
    name buffer_1212 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1212 \
    op interface \
    ports { buffer_1212 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3283 \
    name buffer_1213 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1213 \
    op interface \
    ports { buffer_1213 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3284 \
    name buffer_1214 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1214 \
    op interface \
    ports { buffer_1214 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3285 \
    name buffer_1215 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1215 \
    op interface \
    ports { buffer_1215 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3286 \
    name buffer_1216 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1216 \
    op interface \
    ports { buffer_1216 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3287 \
    name buffer_1217 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1217 \
    op interface \
    ports { buffer_1217 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3288 \
    name buffer_1218 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1218 \
    op interface \
    ports { buffer_1218 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3289 \
    name buffer_1219 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1219 \
    op interface \
    ports { buffer_1219 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3290 \
    name buffer_1220 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1220 \
    op interface \
    ports { buffer_1220 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3291 \
    name buffer_1221 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1221 \
    op interface \
    ports { buffer_1221 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3292 \
    name buffer_1222 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1222 \
    op interface \
    ports { buffer_1222 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3293 \
    name buffer_1223 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1223 \
    op interface \
    ports { buffer_1223 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3294 \
    name buffer_1224 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1224 \
    op interface \
    ports { buffer_1224 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3295 \
    name buffer_1225 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1225 \
    op interface \
    ports { buffer_1225 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3296 \
    name buffer_1226 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1226 \
    op interface \
    ports { buffer_1226 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3297 \
    name buffer_1227 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1227 \
    op interface \
    ports { buffer_1227 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3298 \
    name buffer_1228 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1228 \
    op interface \
    ports { buffer_1228 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3299 \
    name buffer_1229 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1229 \
    op interface \
    ports { buffer_1229 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3300 \
    name buffer_1230 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1230 \
    op interface \
    ports { buffer_1230 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3301 \
    name buffer_1231 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1231 \
    op interface \
    ports { buffer_1231 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3302 \
    name buffer_1232 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1232 \
    op interface \
    ports { buffer_1232 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3303 \
    name buffer_1233 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1233 \
    op interface \
    ports { buffer_1233 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3304 \
    name buffer_1234 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1234 \
    op interface \
    ports { buffer_1234 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3305 \
    name buffer_1235 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1235 \
    op interface \
    ports { buffer_1235 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3306 \
    name buffer_1236 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1236 \
    op interface \
    ports { buffer_1236 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3307 \
    name buffer_1237 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1237 \
    op interface \
    ports { buffer_1237 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3308 \
    name buffer_1238 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1238 \
    op interface \
    ports { buffer_1238 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3309 \
    name buffer_1239 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1239 \
    op interface \
    ports { buffer_1239 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3310 \
    name buffer_1240 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1240 \
    op interface \
    ports { buffer_1240 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3311 \
    name buffer_1241 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1241 \
    op interface \
    ports { buffer_1241 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3312 \
    name buffer_1242 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1242 \
    op interface \
    ports { buffer_1242 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3313 \
    name buffer_1243 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1243 \
    op interface \
    ports { buffer_1243 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3314 \
    name buffer_1244 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1244 \
    op interface \
    ports { buffer_1244 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3315 \
    name buffer_1245 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1245 \
    op interface \
    ports { buffer_1245 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3316 \
    name buffer_1246 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1246 \
    op interface \
    ports { buffer_1246 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3317 \
    name buffer_1247 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1247 \
    op interface \
    ports { buffer_1247 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3318 \
    name buffer_1248 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1248 \
    op interface \
    ports { buffer_1248 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3319 \
    name buffer_1249 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1249 \
    op interface \
    ports { buffer_1249 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3320 \
    name buffer_1250 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1250 \
    op interface \
    ports { buffer_1250 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3321 \
    name buffer_1251 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1251 \
    op interface \
    ports { buffer_1251 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3322 \
    name buffer_1252 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1252 \
    op interface \
    ports { buffer_1252 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3323 \
    name buffer_1253 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1253 \
    op interface \
    ports { buffer_1253 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3324 \
    name buffer_1254 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1254 \
    op interface \
    ports { buffer_1254 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3325 \
    name buffer_1255 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1255 \
    op interface \
    ports { buffer_1255 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3326 \
    name buffer_1256 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1256 \
    op interface \
    ports { buffer_1256 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3327 \
    name buffer_1257 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1257 \
    op interface \
    ports { buffer_1257 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3328 \
    name buffer_1258 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1258 \
    op interface \
    ports { buffer_1258 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3329 \
    name buffer_1259 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1259 \
    op interface \
    ports { buffer_1259 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3330 \
    name buffer_1260 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1260 \
    op interface \
    ports { buffer_1260 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3331 \
    name buffer_1261 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1261 \
    op interface \
    ports { buffer_1261 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3332 \
    name buffer_1262 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1262 \
    op interface \
    ports { buffer_1262 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3333 \
    name buffer_1263 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1263 \
    op interface \
    ports { buffer_1263 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3334 \
    name buffer_1264 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1264 \
    op interface \
    ports { buffer_1264 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3335 \
    name buffer_1265 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1265 \
    op interface \
    ports { buffer_1265 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3336 \
    name buffer_1266 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1266 \
    op interface \
    ports { buffer_1266 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3337 \
    name buffer_1267 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1267 \
    op interface \
    ports { buffer_1267 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3338 \
    name buffer_1268 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1268 \
    op interface \
    ports { buffer_1268 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3339 \
    name buffer_1269 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1269 \
    op interface \
    ports { buffer_1269 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3340 \
    name buffer_1270 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1270 \
    op interface \
    ports { buffer_1270 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3341 \
    name buffer_1271 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1271 \
    op interface \
    ports { buffer_1271 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3342 \
    name buffer_1272 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1272 \
    op interface \
    ports { buffer_1272 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3343 \
    name buffer_1273 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1273 \
    op interface \
    ports { buffer_1273 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3344 \
    name buffer_1274 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1274 \
    op interface \
    ports { buffer_1274 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3345 \
    name buffer_1275 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1275 \
    op interface \
    ports { buffer_1275 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3346 \
    name buffer_1276 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1276 \
    op interface \
    ports { buffer_1276 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3347 \
    name buffer_1277 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1277 \
    op interface \
    ports { buffer_1277 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3348 \
    name buffer_1278 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1278 \
    op interface \
    ports { buffer_1278 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3349 \
    name buffer_1279 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1279 \
    op interface \
    ports { buffer_1279 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3350 \
    name buffer_1280 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1280 \
    op interface \
    ports { buffer_1280 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3351 \
    name buffer_1281 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1281 \
    op interface \
    ports { buffer_1281 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3352 \
    name buffer_1282 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1282 \
    op interface \
    ports { buffer_1282 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3353 \
    name buffer_1283 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1283 \
    op interface \
    ports { buffer_1283 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3354 \
    name buffer_1284 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1284 \
    op interface \
    ports { buffer_1284 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3355 \
    name buffer_1285 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1285 \
    op interface \
    ports { buffer_1285 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3356 \
    name buffer_1286 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1286 \
    op interface \
    ports { buffer_1286 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3357 \
    name buffer_1287 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1287 \
    op interface \
    ports { buffer_1287 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3358 \
    name buffer_1288 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1288 \
    op interface \
    ports { buffer_1288 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3359 \
    name buffer_1289 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1289 \
    op interface \
    ports { buffer_1289 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3360 \
    name buffer_1290 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1290 \
    op interface \
    ports { buffer_1290 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3361 \
    name buffer_1291 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1291 \
    op interface \
    ports { buffer_1291 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3362 \
    name buffer_1292 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1292 \
    op interface \
    ports { buffer_1292 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3363 \
    name buffer_1293 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1293 \
    op interface \
    ports { buffer_1293 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3364 \
    name buffer_1294 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1294 \
    op interface \
    ports { buffer_1294 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3365 \
    name buffer_1295 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1295 \
    op interface \
    ports { buffer_1295 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3366 \
    name buffer_1296 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1296 \
    op interface \
    ports { buffer_1296 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3367 \
    name buffer_1297 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1297 \
    op interface \
    ports { buffer_1297 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3368 \
    name buffer_1298 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1298 \
    op interface \
    ports { buffer_1298 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3369 \
    name buffer_1299 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1299 \
    op interface \
    ports { buffer_1299 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3370 \
    name buffer_1300 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1300 \
    op interface \
    ports { buffer_1300 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3371 \
    name buffer_1301 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1301 \
    op interface \
    ports { buffer_1301 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3372 \
    name buffer_1302 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1302 \
    op interface \
    ports { buffer_1302 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3373 \
    name buffer_1303 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1303 \
    op interface \
    ports { buffer_1303 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3374 \
    name buffer_1304 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1304 \
    op interface \
    ports { buffer_1304 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3375 \
    name buffer_1305 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1305 \
    op interface \
    ports { buffer_1305 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3376 \
    name buffer_1306 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1306 \
    op interface \
    ports { buffer_1306 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3377 \
    name buffer_1307 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1307 \
    op interface \
    ports { buffer_1307 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3378 \
    name buffer_1308 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1308 \
    op interface \
    ports { buffer_1308 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3379 \
    name buffer_1309 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1309 \
    op interface \
    ports { buffer_1309 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3380 \
    name buffer_1310 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1310 \
    op interface \
    ports { buffer_1310 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3381 \
    name buffer_1311 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1311 \
    op interface \
    ports { buffer_1311 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3382 \
    name buffer_1312 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1312 \
    op interface \
    ports { buffer_1312 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3383 \
    name buffer_1313 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1313 \
    op interface \
    ports { buffer_1313 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3384 \
    name buffer_1314 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1314 \
    op interface \
    ports { buffer_1314 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3385 \
    name buffer_1315 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1315 \
    op interface \
    ports { buffer_1315 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3386 \
    name buffer_1316 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1316 \
    op interface \
    ports { buffer_1316 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3387 \
    name buffer_1317 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1317 \
    op interface \
    ports { buffer_1317 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3388 \
    name buffer_1318 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1318 \
    op interface \
    ports { buffer_1318 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3389 \
    name buffer_1319 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1319 \
    op interface \
    ports { buffer_1319 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3390 \
    name buffer_1320 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1320 \
    op interface \
    ports { buffer_1320 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3391 \
    name buffer_1321 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1321 \
    op interface \
    ports { buffer_1321 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3392 \
    name buffer_1322 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1322 \
    op interface \
    ports { buffer_1322 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3393 \
    name buffer_1323 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1323 \
    op interface \
    ports { buffer_1323 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3394 \
    name buffer_1324 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1324 \
    op interface \
    ports { buffer_1324 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3395 \
    name buffer_1325 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1325 \
    op interface \
    ports { buffer_1325 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3396 \
    name buffer_1326 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1326 \
    op interface \
    ports { buffer_1326 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3397 \
    name buffer_1327 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1327 \
    op interface \
    ports { buffer_1327 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3398 \
    name buffer_1328 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1328 \
    op interface \
    ports { buffer_1328 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3399 \
    name buffer_1329 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1329 \
    op interface \
    ports { buffer_1329 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3400 \
    name buffer_1330 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1330 \
    op interface \
    ports { buffer_1330 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3401 \
    name buffer_1331 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1331 \
    op interface \
    ports { buffer_1331 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3402 \
    name buffer_1332 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1332 \
    op interface \
    ports { buffer_1332 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3403 \
    name buffer_1333 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1333 \
    op interface \
    ports { buffer_1333 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3404 \
    name buffer_1334 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1334 \
    op interface \
    ports { buffer_1334 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3405 \
    name buffer_1335 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1335 \
    op interface \
    ports { buffer_1335 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3406 \
    name buffer_1336 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1336 \
    op interface \
    ports { buffer_1336 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3407 \
    name buffer_1337 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1337 \
    op interface \
    ports { buffer_1337 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3408 \
    name buffer_1338 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1338 \
    op interface \
    ports { buffer_1338 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3409 \
    name buffer_1339 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1339 \
    op interface \
    ports { buffer_1339 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3410 \
    name buffer_1340 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1340 \
    op interface \
    ports { buffer_1340 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3411 \
    name buffer_1341 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1341 \
    op interface \
    ports { buffer_1341 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3412 \
    name buffer_1342 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1342 \
    op interface \
    ports { buffer_1342 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3413 \
    name buffer_1343 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1343 \
    op interface \
    ports { buffer_1343 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3414 \
    name buffer_1344 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1344 \
    op interface \
    ports { buffer_1344 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3415 \
    name buffer_1345 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1345 \
    op interface \
    ports { buffer_1345 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3416 \
    name buffer_1346 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1346 \
    op interface \
    ports { buffer_1346 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3417 \
    name buffer_1347 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1347 \
    op interface \
    ports { buffer_1347 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3418 \
    name buffer_1348 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1348 \
    op interface \
    ports { buffer_1348 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3419 \
    name buffer_1349 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1349 \
    op interface \
    ports { buffer_1349 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3420 \
    name buffer_1350 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1350 \
    op interface \
    ports { buffer_1350 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3421 \
    name buffer_1351 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1351 \
    op interface \
    ports { buffer_1351 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3422 \
    name buffer_1352 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1352 \
    op interface \
    ports { buffer_1352 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3423 \
    name buffer_1353 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1353 \
    op interface \
    ports { buffer_1353 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3424 \
    name buffer_1354 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1354 \
    op interface \
    ports { buffer_1354 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3425 \
    name buffer_1355 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1355 \
    op interface \
    ports { buffer_1355 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3426 \
    name buffer_1356 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1356 \
    op interface \
    ports { buffer_1356 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3427 \
    name buffer_1357 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1357 \
    op interface \
    ports { buffer_1357 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3428 \
    name buffer_1358 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1358 \
    op interface \
    ports { buffer_1358 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3429 \
    name buffer_1359 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1359 \
    op interface \
    ports { buffer_1359 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3430 \
    name buffer_1360 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1360 \
    op interface \
    ports { buffer_1360 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3431 \
    name buffer_1361 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1361 \
    op interface \
    ports { buffer_1361 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3432 \
    name buffer_1362 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1362 \
    op interface \
    ports { buffer_1362 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3433 \
    name buffer_1363 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1363 \
    op interface \
    ports { buffer_1363 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3434 \
    name buffer_1364 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1364 \
    op interface \
    ports { buffer_1364 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3435 \
    name buffer_1365 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1365 \
    op interface \
    ports { buffer_1365 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3436 \
    name buffer_1366 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1366 \
    op interface \
    ports { buffer_1366 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3437 \
    name buffer_1367 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1367 \
    op interface \
    ports { buffer_1367 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3438 \
    name buffer_1368 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1368 \
    op interface \
    ports { buffer_1368 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3439 \
    name buffer_1369 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1369 \
    op interface \
    ports { buffer_1369 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3440 \
    name buffer_1370 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1370 \
    op interface \
    ports { buffer_1370 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3441 \
    name buffer_1371 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1371 \
    op interface \
    ports { buffer_1371 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3442 \
    name buffer_1372 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1372 \
    op interface \
    ports { buffer_1372 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3443 \
    name buffer_1373 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1373 \
    op interface \
    ports { buffer_1373 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3444 \
    name buffer_1374 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1374 \
    op interface \
    ports { buffer_1374 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3445 \
    name buffer_1375 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1375 \
    op interface \
    ports { buffer_1375 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3446 \
    name buffer_1376 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1376 \
    op interface \
    ports { buffer_1376 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3447 \
    name buffer_1377 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1377 \
    op interface \
    ports { buffer_1377 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3448 \
    name buffer_1378 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1378 \
    op interface \
    ports { buffer_1378 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3449 \
    name buffer_1379 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1379 \
    op interface \
    ports { buffer_1379 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3450 \
    name buffer_1380 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1380 \
    op interface \
    ports { buffer_1380 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3451 \
    name buffer_1381 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1381 \
    op interface \
    ports { buffer_1381 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3452 \
    name buffer_1382 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1382 \
    op interface \
    ports { buffer_1382 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3453 \
    name buffer_1383 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1383 \
    op interface \
    ports { buffer_1383 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3454 \
    name buffer_1384 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1384 \
    op interface \
    ports { buffer_1384 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3455 \
    name buffer_1385 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1385 \
    op interface \
    ports { buffer_1385 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3456 \
    name buffer_1386 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1386 \
    op interface \
    ports { buffer_1386 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3457 \
    name buffer_1387 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1387 \
    op interface \
    ports { buffer_1387 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3458 \
    name buffer_1388 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1388 \
    op interface \
    ports { buffer_1388 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3459 \
    name buffer_1389 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1389 \
    op interface \
    ports { buffer_1389 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3460 \
    name buffer_1390 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1390 \
    op interface \
    ports { buffer_1390 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3461 \
    name buffer_1391 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1391 \
    op interface \
    ports { buffer_1391 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3462 \
    name buffer_1392 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1392 \
    op interface \
    ports { buffer_1392 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3463 \
    name buffer_1393 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1393 \
    op interface \
    ports { buffer_1393 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3464 \
    name buffer_1394 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1394 \
    op interface \
    ports { buffer_1394 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3465 \
    name buffer_1395 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1395 \
    op interface \
    ports { buffer_1395 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3466 \
    name buffer_1396 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1396 \
    op interface \
    ports { buffer_1396 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3467 \
    name buffer_1397 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1397 \
    op interface \
    ports { buffer_1397 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3468 \
    name buffer_1398 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1398 \
    op interface \
    ports { buffer_1398 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3469 \
    name buffer_1399 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1399 \
    op interface \
    ports { buffer_1399 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3470 \
    name buffer_1400 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1400 \
    op interface \
    ports { buffer_1400 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3471 \
    name buffer_1401 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1401 \
    op interface \
    ports { buffer_1401 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3472 \
    name buffer_1402 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1402 \
    op interface \
    ports { buffer_1402 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3473 \
    name buffer_1403 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1403 \
    op interface \
    ports { buffer_1403 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3474 \
    name buffer_1404 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1404 \
    op interface \
    ports { buffer_1404 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3475 \
    name buffer_1405 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1405 \
    op interface \
    ports { buffer_1405 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3476 \
    name buffer_1406 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1406 \
    op interface \
    ports { buffer_1406 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3477 \
    name buffer_1407 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1407 \
    op interface \
    ports { buffer_1407 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3478 \
    name buffer_1408 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1408 \
    op interface \
    ports { buffer_1408 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3479 \
    name buffer_1409 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1409 \
    op interface \
    ports { buffer_1409 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3480 \
    name buffer_1410 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1410 \
    op interface \
    ports { buffer_1410 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3481 \
    name buffer_1411 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1411 \
    op interface \
    ports { buffer_1411 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3482 \
    name buffer_1412 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1412 \
    op interface \
    ports { buffer_1412 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3483 \
    name buffer_1413 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1413 \
    op interface \
    ports { buffer_1413 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3484 \
    name buffer_1414 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1414 \
    op interface \
    ports { buffer_1414 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3485 \
    name buffer_1415 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1415 \
    op interface \
    ports { buffer_1415 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3486 \
    name buffer_1416 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1416 \
    op interface \
    ports { buffer_1416 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3487 \
    name buffer_1417 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1417 \
    op interface \
    ports { buffer_1417 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3488 \
    name buffer_1418 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1418 \
    op interface \
    ports { buffer_1418 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3489 \
    name buffer_1419 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1419 \
    op interface \
    ports { buffer_1419 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3490 \
    name buffer_1420 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1420 \
    op interface \
    ports { buffer_1420 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3491 \
    name buffer_1421 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1421 \
    op interface \
    ports { buffer_1421 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3492 \
    name buffer_1422 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1422 \
    op interface \
    ports { buffer_1422 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3493 \
    name buffer_1423 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1423 \
    op interface \
    ports { buffer_1423 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3494 \
    name buffer_1424 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1424 \
    op interface \
    ports { buffer_1424 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3495 \
    name buffer_1425 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1425 \
    op interface \
    ports { buffer_1425 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3496 \
    name buffer_1426 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1426 \
    op interface \
    ports { buffer_1426 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3497 \
    name buffer_1427 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1427 \
    op interface \
    ports { buffer_1427 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3498 \
    name buffer_1428 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1428 \
    op interface \
    ports { buffer_1428 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3499 \
    name buffer_1429 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1429 \
    op interface \
    ports { buffer_1429 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3500 \
    name buffer_1430 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1430 \
    op interface \
    ports { buffer_1430 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3501 \
    name buffer_1431 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1431 \
    op interface \
    ports { buffer_1431 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3502 \
    name buffer_1432 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1432 \
    op interface \
    ports { buffer_1432 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3503 \
    name buffer_1433 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1433 \
    op interface \
    ports { buffer_1433 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3504 \
    name buffer_1434 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1434 \
    op interface \
    ports { buffer_1434 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3505 \
    name buffer_1435 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1435 \
    op interface \
    ports { buffer_1435 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3506 \
    name buffer_1436 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1436 \
    op interface \
    ports { buffer_1436 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3507 \
    name buffer_1437 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1437 \
    op interface \
    ports { buffer_1437 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3508 \
    name buffer_1438 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1438 \
    op interface \
    ports { buffer_1438 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3509 \
    name buffer_1439 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1439 \
    op interface \
    ports { buffer_1439 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3510 \
    name buffer_1440 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1440 \
    op interface \
    ports { buffer_1440 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3511 \
    name buffer_1441 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1441 \
    op interface \
    ports { buffer_1441 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3512 \
    name buffer_1442 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1442 \
    op interface \
    ports { buffer_1442 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3513 \
    name buffer_1443 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1443 \
    op interface \
    ports { buffer_1443 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3514 \
    name buffer_1444 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1444 \
    op interface \
    ports { buffer_1444 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3515 \
    name buffer_1445 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1445 \
    op interface \
    ports { buffer_1445 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3516 \
    name buffer_1446 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1446 \
    op interface \
    ports { buffer_1446 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3517 \
    name buffer_1447 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1447 \
    op interface \
    ports { buffer_1447 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3518 \
    name buffer_1448 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1448 \
    op interface \
    ports { buffer_1448 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3519 \
    name buffer_1449 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1449 \
    op interface \
    ports { buffer_1449 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3520 \
    name buffer_1450 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1450 \
    op interface \
    ports { buffer_1450 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3521 \
    name buffer_1451 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1451 \
    op interface \
    ports { buffer_1451 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3522 \
    name buffer_1452 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1452 \
    op interface \
    ports { buffer_1452 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3523 \
    name buffer_1453 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1453 \
    op interface \
    ports { buffer_1453 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3524 \
    name buffer_1454 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1454 \
    op interface \
    ports { buffer_1454 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3525 \
    name buffer_1455 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1455 \
    op interface \
    ports { buffer_1455 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3526 \
    name buffer_1456 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1456 \
    op interface \
    ports { buffer_1456 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3527 \
    name buffer_1457 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1457 \
    op interface \
    ports { buffer_1457 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3528 \
    name buffer_1458 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1458 \
    op interface \
    ports { buffer_1458 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3529 \
    name buffer_1459 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1459 \
    op interface \
    ports { buffer_1459 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3530 \
    name buffer_1460 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1460 \
    op interface \
    ports { buffer_1460 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3531 \
    name buffer_1461 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1461 \
    op interface \
    ports { buffer_1461 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3532 \
    name buffer_1462 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1462 \
    op interface \
    ports { buffer_1462 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3533 \
    name buffer_1463 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1463 \
    op interface \
    ports { buffer_1463 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3534 \
    name buffer_1464 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1464 \
    op interface \
    ports { buffer_1464 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3535 \
    name buffer_1465 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1465 \
    op interface \
    ports { buffer_1465 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3536 \
    name buffer_1466 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1466 \
    op interface \
    ports { buffer_1466 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3537 \
    name buffer_1467 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1467 \
    op interface \
    ports { buffer_1467 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3538 \
    name buffer_1468 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1468 \
    op interface \
    ports { buffer_1468 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3539 \
    name buffer_1469 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1469 \
    op interface \
    ports { buffer_1469 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3540 \
    name buffer_1470 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1470 \
    op interface \
    ports { buffer_1470 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3541 \
    name buffer_1471 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1471 \
    op interface \
    ports { buffer_1471 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3542 \
    name buffer_1472 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1472 \
    op interface \
    ports { buffer_1472 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3543 \
    name buffer_1473 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1473 \
    op interface \
    ports { buffer_1473 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3544 \
    name buffer_1474 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1474 \
    op interface \
    ports { buffer_1474 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3545 \
    name buffer_1475 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1475 \
    op interface \
    ports { buffer_1475 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3546 \
    name buffer_1476 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1476 \
    op interface \
    ports { buffer_1476 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3547 \
    name buffer_1477 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1477 \
    op interface \
    ports { buffer_1477 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3548 \
    name buffer_1478 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1478 \
    op interface \
    ports { buffer_1478 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3549 \
    name buffer_1479 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1479 \
    op interface \
    ports { buffer_1479 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3550 \
    name buffer_1480 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1480 \
    op interface \
    ports { buffer_1480 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3551 \
    name buffer_1481 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1481 \
    op interface \
    ports { buffer_1481 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3552 \
    name buffer_1482 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1482 \
    op interface \
    ports { buffer_1482 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3553 \
    name buffer_1483 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1483 \
    op interface \
    ports { buffer_1483 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3554 \
    name buffer_1484 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1484 \
    op interface \
    ports { buffer_1484 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3555 \
    name buffer_1485 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1485 \
    op interface \
    ports { buffer_1485 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3556 \
    name buffer_1486 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1486 \
    op interface \
    ports { buffer_1486 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3557 \
    name buffer_1487 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1487 \
    op interface \
    ports { buffer_1487 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3558 \
    name buffer_1488 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1488 \
    op interface \
    ports { buffer_1488 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3559 \
    name buffer_1489 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1489 \
    op interface \
    ports { buffer_1489 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3560 \
    name buffer_1490 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1490 \
    op interface \
    ports { buffer_1490 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3561 \
    name buffer_1491 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1491 \
    op interface \
    ports { buffer_1491 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3562 \
    name buffer_1492 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1492 \
    op interface \
    ports { buffer_1492 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3563 \
    name buffer_1493 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1493 \
    op interface \
    ports { buffer_1493 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3564 \
    name buffer_1494 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1494 \
    op interface \
    ports { buffer_1494 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3565 \
    name buffer_1495 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1495 \
    op interface \
    ports { buffer_1495 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3566 \
    name buffer_1496 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1496 \
    op interface \
    ports { buffer_1496 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3567 \
    name buffer_1497 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1497 \
    op interface \
    ports { buffer_1497 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3568 \
    name buffer_1498 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1498 \
    op interface \
    ports { buffer_1498 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3569 \
    name buffer_1499 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1499 \
    op interface \
    ports { buffer_1499 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3570 \
    name buffer_1500 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1500 \
    op interface \
    ports { buffer_1500 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3571 \
    name buffer_1501 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1501 \
    op interface \
    ports { buffer_1501 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3572 \
    name buffer_1502 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1502 \
    op interface \
    ports { buffer_1502 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3573 \
    name buffer_1503 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1503 \
    op interface \
    ports { buffer_1503 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3574 \
    name buffer_1504 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1504 \
    op interface \
    ports { buffer_1504 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3575 \
    name buffer_1505 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1505 \
    op interface \
    ports { buffer_1505 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3576 \
    name buffer_1506 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1506 \
    op interface \
    ports { buffer_1506 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3577 \
    name buffer_1507 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1507 \
    op interface \
    ports { buffer_1507 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3578 \
    name buffer_1508 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1508 \
    op interface \
    ports { buffer_1508 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3579 \
    name buffer_1509 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1509 \
    op interface \
    ports { buffer_1509 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3580 \
    name buffer_1510 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1510 \
    op interface \
    ports { buffer_1510 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3581 \
    name buffer_1511 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1511 \
    op interface \
    ports { buffer_1511 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3582 \
    name buffer_1512 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1512 \
    op interface \
    ports { buffer_1512 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3583 \
    name buffer_1513 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1513 \
    op interface \
    ports { buffer_1513 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3584 \
    name buffer_1514 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1514 \
    op interface \
    ports { buffer_1514 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3585 \
    name buffer_1515 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1515 \
    op interface \
    ports { buffer_1515 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3586 \
    name buffer_1516 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1516 \
    op interface \
    ports { buffer_1516 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3587 \
    name buffer_1517 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1517 \
    op interface \
    ports { buffer_1517 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3588 \
    name buffer_1518 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1518 \
    op interface \
    ports { buffer_1518 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3589 \
    name buffer_1519 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1519 \
    op interface \
    ports { buffer_1519 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3590 \
    name buffer_1520 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1520 \
    op interface \
    ports { buffer_1520 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3591 \
    name buffer_1521 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1521 \
    op interface \
    ports { buffer_1521 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3592 \
    name buffer_1522 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1522 \
    op interface \
    ports { buffer_1522 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3593 \
    name buffer_1523 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1523 \
    op interface \
    ports { buffer_1523 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3594 \
    name buffer_1524 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1524 \
    op interface \
    ports { buffer_1524 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3595 \
    name buffer_1525 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1525 \
    op interface \
    ports { buffer_1525 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3596 \
    name buffer_1526 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1526 \
    op interface \
    ports { buffer_1526 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3597 \
    name buffer_1527 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1527 \
    op interface \
    ports { buffer_1527 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3598 \
    name buffer_1528 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1528 \
    op interface \
    ports { buffer_1528 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3599 \
    name buffer_1529 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1529 \
    op interface \
    ports { buffer_1529 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3600 \
    name buffer_1530 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1530 \
    op interface \
    ports { buffer_1530 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3601 \
    name buffer_1531 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1531 \
    op interface \
    ports { buffer_1531 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3602 \
    name buffer_1532 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1532 \
    op interface \
    ports { buffer_1532 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3603 \
    name buffer_1533 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1533 \
    op interface \
    ports { buffer_1533 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3604 \
    name buffer_1534 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1534 \
    op interface \
    ports { buffer_1534 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3605 \
    name buffer_1535 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1535 \
    op interface \
    ports { buffer_1535 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3606 \
    name buffer_1536 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1536 \
    op interface \
    ports { buffer_1536 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3607 \
    name buffer_1537 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1537 \
    op interface \
    ports { buffer_1537 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3608 \
    name buffer_1538 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1538 \
    op interface \
    ports { buffer_1538 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3609 \
    name buffer_1539 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1539 \
    op interface \
    ports { buffer_1539 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3610 \
    name buffer_1540 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1540 \
    op interface \
    ports { buffer_1540 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3611 \
    name buffer_1541 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1541 \
    op interface \
    ports { buffer_1541 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3612 \
    name buffer_1542 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1542 \
    op interface \
    ports { buffer_1542 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3613 \
    name buffer_1543 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1543 \
    op interface \
    ports { buffer_1543 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3614 \
    name buffer_1544 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1544 \
    op interface \
    ports { buffer_1544 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3615 \
    name buffer_1545 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1545 \
    op interface \
    ports { buffer_1545 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3616 \
    name buffer_1546 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1546 \
    op interface \
    ports { buffer_1546 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3617 \
    name buffer_1547 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1547 \
    op interface \
    ports { buffer_1547 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3618 \
    name buffer_1548 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1548 \
    op interface \
    ports { buffer_1548 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3619 \
    name buffer_1549 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1549 \
    op interface \
    ports { buffer_1549 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3620 \
    name buffer_1550 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1550 \
    op interface \
    ports { buffer_1550 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3621 \
    name buffer_1551 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1551 \
    op interface \
    ports { buffer_1551 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3622 \
    name buffer_1552 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1552 \
    op interface \
    ports { buffer_1552 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3623 \
    name buffer_1553 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1553 \
    op interface \
    ports { buffer_1553 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3624 \
    name buffer_1554 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1554 \
    op interface \
    ports { buffer_1554 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3625 \
    name buffer_1555 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1555 \
    op interface \
    ports { buffer_1555 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3626 \
    name buffer_1556 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1556 \
    op interface \
    ports { buffer_1556 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3627 \
    name buffer_1557 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1557 \
    op interface \
    ports { buffer_1557 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3628 \
    name buffer_1558 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1558 \
    op interface \
    ports { buffer_1558 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3629 \
    name buffer_1559 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1559 \
    op interface \
    ports { buffer_1559 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3630 \
    name buffer_1560 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1560 \
    op interface \
    ports { buffer_1560 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3631 \
    name buffer_1561 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1561 \
    op interface \
    ports { buffer_1561 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3632 \
    name buffer_1562 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1562 \
    op interface \
    ports { buffer_1562 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3633 \
    name buffer_1563 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1563 \
    op interface \
    ports { buffer_1563 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3634 \
    name buffer_1564 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1564 \
    op interface \
    ports { buffer_1564 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3635 \
    name buffer_1565 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1565 \
    op interface \
    ports { buffer_1565 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3636 \
    name buffer_1566 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1566 \
    op interface \
    ports { buffer_1566 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3637 \
    name buffer_1567 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1567 \
    op interface \
    ports { buffer_1567 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3638 \
    name buffer_1568 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1568 \
    op interface \
    ports { buffer_1568 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3639 \
    name buffer_1569 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1569 \
    op interface \
    ports { buffer_1569 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3640 \
    name buffer_1570 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1570 \
    op interface \
    ports { buffer_1570 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3641 \
    name buffer_1571 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1571 \
    op interface \
    ports { buffer_1571 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3642 \
    name buffer_1572 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1572 \
    op interface \
    ports { buffer_1572 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3643 \
    name buffer_1573 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1573 \
    op interface \
    ports { buffer_1573 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3644 \
    name buffer_1574 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1574 \
    op interface \
    ports { buffer_1574 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3645 \
    name buffer_1575 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1575 \
    op interface \
    ports { buffer_1575 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3646 \
    name buffer_1576 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1576 \
    op interface \
    ports { buffer_1576 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3647 \
    name buffer_1577 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1577 \
    op interface \
    ports { buffer_1577 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3648 \
    name buffer_1578 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1578 \
    op interface \
    ports { buffer_1578 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3649 \
    name buffer_1579 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1579 \
    op interface \
    ports { buffer_1579 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3650 \
    name buffer_1580 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1580 \
    op interface \
    ports { buffer_1580 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3651 \
    name buffer_1581 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1581 \
    op interface \
    ports { buffer_1581 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3652 \
    name buffer_1582 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1582 \
    op interface \
    ports { buffer_1582 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3653 \
    name buffer_1583 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1583 \
    op interface \
    ports { buffer_1583 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3654 \
    name buffer_1584 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1584 \
    op interface \
    ports { buffer_1584 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3655 \
    name buffer_1585 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1585 \
    op interface \
    ports { buffer_1585 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3656 \
    name buffer_1586 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1586 \
    op interface \
    ports { buffer_1586 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3657 \
    name buffer_1587 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1587 \
    op interface \
    ports { buffer_1587 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3658 \
    name buffer_1588 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1588 \
    op interface \
    ports { buffer_1588 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3659 \
    name buffer_1589 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1589 \
    op interface \
    ports { buffer_1589 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3660 \
    name buffer_1590 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1590 \
    op interface \
    ports { buffer_1590 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3661 \
    name buffer_1591 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1591 \
    op interface \
    ports { buffer_1591 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3662 \
    name buffer_1592 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1592 \
    op interface \
    ports { buffer_1592 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3663 \
    name buffer_1593 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1593 \
    op interface \
    ports { buffer_1593 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3664 \
    name buffer_1594 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1594 \
    op interface \
    ports { buffer_1594 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3665 \
    name buffer_1595 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1595 \
    op interface \
    ports { buffer_1595 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3666 \
    name buffer_1596 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1596 \
    op interface \
    ports { buffer_1596 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3667 \
    name buffer_1597 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1597 \
    op interface \
    ports { buffer_1597 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3668 \
    name buffer_1598 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1598 \
    op interface \
    ports { buffer_1598 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3669 \
    name buffer_1599 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1599 \
    op interface \
    ports { buffer_1599 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3670 \
    name buffer_1600 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1600 \
    op interface \
    ports { buffer_1600 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3671 \
    name buffer_1601 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1601 \
    op interface \
    ports { buffer_1601 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3672 \
    name buffer_1602 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1602 \
    op interface \
    ports { buffer_1602 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3673 \
    name buffer_1603 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1603 \
    op interface \
    ports { buffer_1603 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3674 \
    name buffer_1604 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1604 \
    op interface \
    ports { buffer_1604 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3675 \
    name buffer_1605 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1605 \
    op interface \
    ports { buffer_1605 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3676 \
    name buffer_1606 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1606 \
    op interface \
    ports { buffer_1606 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3677 \
    name buffer_1607 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1607 \
    op interface \
    ports { buffer_1607 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3678 \
    name buffer_1608 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1608 \
    op interface \
    ports { buffer_1608 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3679 \
    name buffer_1609 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1609 \
    op interface \
    ports { buffer_1609 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3680 \
    name buffer_1610 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1610 \
    op interface \
    ports { buffer_1610 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3681 \
    name buffer_1611 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1611 \
    op interface \
    ports { buffer_1611 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3682 \
    name buffer_1612 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1612 \
    op interface \
    ports { buffer_1612 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3683 \
    name buffer_1613 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1613 \
    op interface \
    ports { buffer_1613 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3684 \
    name buffer_1614 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1614 \
    op interface \
    ports { buffer_1614 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3685 \
    name buffer_1615 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1615 \
    op interface \
    ports { buffer_1615 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3686 \
    name buffer_1616 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1616 \
    op interface \
    ports { buffer_1616 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3687 \
    name buffer_1617 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1617 \
    op interface \
    ports { buffer_1617 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3688 \
    name buffer_1618 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1618 \
    op interface \
    ports { buffer_1618 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3689 \
    name buffer_1619 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1619 \
    op interface \
    ports { buffer_1619 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3690 \
    name buffer_1620 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1620 \
    op interface \
    ports { buffer_1620 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3691 \
    name buffer_1621 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1621 \
    op interface \
    ports { buffer_1621 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3692 \
    name buffer_1622 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1622 \
    op interface \
    ports { buffer_1622 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3693 \
    name buffer_1623 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1623 \
    op interface \
    ports { buffer_1623 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3694 \
    name buffer_1624 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1624 \
    op interface \
    ports { buffer_1624 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3695 \
    name buffer_1625 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1625 \
    op interface \
    ports { buffer_1625 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3696 \
    name buffer_1626 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1626 \
    op interface \
    ports { buffer_1626 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3697 \
    name buffer_1627 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1627 \
    op interface \
    ports { buffer_1627 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3698 \
    name buffer_1628 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1628 \
    op interface \
    ports { buffer_1628 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3699 \
    name buffer_1629 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1629 \
    op interface \
    ports { buffer_1629 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3700 \
    name buffer_1630 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1630 \
    op interface \
    ports { buffer_1630 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3701 \
    name buffer_1631 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1631 \
    op interface \
    ports { buffer_1631 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3702 \
    name buffer_1632 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1632 \
    op interface \
    ports { buffer_1632 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3703 \
    name buffer_1633 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1633 \
    op interface \
    ports { buffer_1633 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3704 \
    name buffer_1634 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1634 \
    op interface \
    ports { buffer_1634 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3705 \
    name buffer_1635 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1635 \
    op interface \
    ports { buffer_1635 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3706 \
    name buffer_1636 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1636 \
    op interface \
    ports { buffer_1636 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3707 \
    name buffer_1637 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1637 \
    op interface \
    ports { buffer_1637 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3708 \
    name buffer_1638 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1638 \
    op interface \
    ports { buffer_1638 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3709 \
    name buffer_1639 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1639 \
    op interface \
    ports { buffer_1639 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3710 \
    name buffer_1640 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1640 \
    op interface \
    ports { buffer_1640 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3711 \
    name buffer_1641 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1641 \
    op interface \
    ports { buffer_1641 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3712 \
    name buffer_1642 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1642 \
    op interface \
    ports { buffer_1642 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3713 \
    name buffer_1643 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1643 \
    op interface \
    ports { buffer_1643 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3714 \
    name buffer_1644 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1644 \
    op interface \
    ports { buffer_1644 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3715 \
    name buffer_1645 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1645 \
    op interface \
    ports { buffer_1645 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3716 \
    name buffer_1646 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1646 \
    op interface \
    ports { buffer_1646 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3717 \
    name buffer_1647 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1647 \
    op interface \
    ports { buffer_1647 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3718 \
    name buffer_1648 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1648 \
    op interface \
    ports { buffer_1648 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3719 \
    name buffer_1649 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1649 \
    op interface \
    ports { buffer_1649 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3720 \
    name buffer_1650 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1650 \
    op interface \
    ports { buffer_1650 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3721 \
    name buffer_1651 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1651 \
    op interface \
    ports { buffer_1651 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3722 \
    name buffer_1652 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1652 \
    op interface \
    ports { buffer_1652 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3723 \
    name buffer_1653 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1653 \
    op interface \
    ports { buffer_1653 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3724 \
    name buffer_1654 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1654 \
    op interface \
    ports { buffer_1654 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3725 \
    name buffer_1655 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1655 \
    op interface \
    ports { buffer_1655 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3726 \
    name buffer_1656 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1656 \
    op interface \
    ports { buffer_1656 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3727 \
    name buffer_1657 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1657 \
    op interface \
    ports { buffer_1657 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3728 \
    name buffer_1658 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1658 \
    op interface \
    ports { buffer_1658 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3729 \
    name buffer_1659 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1659 \
    op interface \
    ports { buffer_1659 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3730 \
    name buffer_1660 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1660 \
    op interface \
    ports { buffer_1660 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3731 \
    name buffer_1661 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1661 \
    op interface \
    ports { buffer_1661 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3732 \
    name buffer_1662 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1662 \
    op interface \
    ports { buffer_1662 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3733 \
    name buffer_1663 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1663 \
    op interface \
    ports { buffer_1663 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3734 \
    name buffer_1664 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1664 \
    op interface \
    ports { buffer_1664 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3735 \
    name buffer_1665 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1665 \
    op interface \
    ports { buffer_1665 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3736 \
    name buffer_1666 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1666 \
    op interface \
    ports { buffer_1666 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3737 \
    name buffer_1667 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1667 \
    op interface \
    ports { buffer_1667 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3738 \
    name buffer_1668 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1668 \
    op interface \
    ports { buffer_1668 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3739 \
    name buffer_1669 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1669 \
    op interface \
    ports { buffer_1669 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3740 \
    name buffer_1670 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1670 \
    op interface \
    ports { buffer_1670 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3741 \
    name buffer_1671 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1671 \
    op interface \
    ports { buffer_1671 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3742 \
    name buffer_1672 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1672 \
    op interface \
    ports { buffer_1672 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3743 \
    name buffer_1673 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1673 \
    op interface \
    ports { buffer_1673 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3744 \
    name buffer_1674 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1674 \
    op interface \
    ports { buffer_1674 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3745 \
    name buffer_1675 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1675 \
    op interface \
    ports { buffer_1675 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3746 \
    name buffer_1676 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1676 \
    op interface \
    ports { buffer_1676 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3747 \
    name buffer_1677 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1677 \
    op interface \
    ports { buffer_1677 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3748 \
    name buffer_1678 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1678 \
    op interface \
    ports { buffer_1678 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3749 \
    name buffer_1679 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1679 \
    op interface \
    ports { buffer_1679 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3750 \
    name buffer_1680 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1680 \
    op interface \
    ports { buffer_1680 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3751 \
    name buffer_1681 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1681 \
    op interface \
    ports { buffer_1681 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3752 \
    name buffer_1682 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1682 \
    op interface \
    ports { buffer_1682 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3753 \
    name buffer_1683 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1683 \
    op interface \
    ports { buffer_1683 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3754 \
    name buffer_1684 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1684 \
    op interface \
    ports { buffer_1684 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3755 \
    name buffer_1685 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1685 \
    op interface \
    ports { buffer_1685 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3756 \
    name buffer_1686 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1686 \
    op interface \
    ports { buffer_1686 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3757 \
    name buffer_1687 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1687 \
    op interface \
    ports { buffer_1687 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3758 \
    name buffer_1688 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1688 \
    op interface \
    ports { buffer_1688 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3759 \
    name buffer_1689 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1689 \
    op interface \
    ports { buffer_1689 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3760 \
    name buffer_1690 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1690 \
    op interface \
    ports { buffer_1690 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3761 \
    name buffer_1691 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1691 \
    op interface \
    ports { buffer_1691 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3762 \
    name buffer_1692 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1692 \
    op interface \
    ports { buffer_1692 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3763 \
    name buffer_1693 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1693 \
    op interface \
    ports { buffer_1693 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3764 \
    name buffer_1694 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1694 \
    op interface \
    ports { buffer_1694 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3765 \
    name buffer_1695 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1695 \
    op interface \
    ports { buffer_1695 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3766 \
    name buffer_1696 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1696 \
    op interface \
    ports { buffer_1696 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3767 \
    name buffer_1697 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1697 \
    op interface \
    ports { buffer_1697 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3768 \
    name buffer_1698 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1698 \
    op interface \
    ports { buffer_1698 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3769 \
    name buffer_1699 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1699 \
    op interface \
    ports { buffer_1699 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3770 \
    name buffer_1700 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1700 \
    op interface \
    ports { buffer_1700 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3771 \
    name buffer_1701 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1701 \
    op interface \
    ports { buffer_1701 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3772 \
    name buffer_1702 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1702 \
    op interface \
    ports { buffer_1702 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3773 \
    name buffer_1703 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1703 \
    op interface \
    ports { buffer_1703 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3774 \
    name buffer_1704 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1704 \
    op interface \
    ports { buffer_1704 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3775 \
    name buffer_1705 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1705 \
    op interface \
    ports { buffer_1705 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3776 \
    name buffer_1706 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1706 \
    op interface \
    ports { buffer_1706 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3777 \
    name buffer_1707 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1707 \
    op interface \
    ports { buffer_1707 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3778 \
    name buffer_1708 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1708 \
    op interface \
    ports { buffer_1708 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3779 \
    name buffer_1709 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1709 \
    op interface \
    ports { buffer_1709 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3780 \
    name buffer_1710 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1710 \
    op interface \
    ports { buffer_1710 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3781 \
    name buffer_1711 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1711 \
    op interface \
    ports { buffer_1711 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3782 \
    name buffer_1712 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1712 \
    op interface \
    ports { buffer_1712 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3783 \
    name buffer_1713 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1713 \
    op interface \
    ports { buffer_1713 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3784 \
    name buffer_1714 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1714 \
    op interface \
    ports { buffer_1714 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3785 \
    name buffer_1715 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1715 \
    op interface \
    ports { buffer_1715 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3786 \
    name buffer_1716 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1716 \
    op interface \
    ports { buffer_1716 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3787 \
    name buffer_1717 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1717 \
    op interface \
    ports { buffer_1717 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3788 \
    name buffer_1718 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1718 \
    op interface \
    ports { buffer_1718 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3789 \
    name buffer_1719 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1719 \
    op interface \
    ports { buffer_1719 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3790 \
    name buffer_1720 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1720 \
    op interface \
    ports { buffer_1720 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3791 \
    name buffer_1721 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1721 \
    op interface \
    ports { buffer_1721 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3792 \
    name buffer_1722 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1722 \
    op interface \
    ports { buffer_1722 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3793 \
    name buffer_1723 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1723 \
    op interface \
    ports { buffer_1723 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3794 \
    name buffer_1724 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1724 \
    op interface \
    ports { buffer_1724 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3795 \
    name buffer_1725 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1725 \
    op interface \
    ports { buffer_1725 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3796 \
    name buffer_1726 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1726 \
    op interface \
    ports { buffer_1726 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3797 \
    name buffer_1727 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1727 \
    op interface \
    ports { buffer_1727 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3798 \
    name buffer_1728 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1728 \
    op interface \
    ports { buffer_1728 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3799 \
    name buffer_1729 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1729 \
    op interface \
    ports { buffer_1729 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3800 \
    name buffer_1730 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1730 \
    op interface \
    ports { buffer_1730 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3801 \
    name buffer_1731 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1731 \
    op interface \
    ports { buffer_1731 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3802 \
    name buffer_1732 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1732 \
    op interface \
    ports { buffer_1732 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3803 \
    name buffer_1733 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1733 \
    op interface \
    ports { buffer_1733 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3804 \
    name buffer_1734 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1734 \
    op interface \
    ports { buffer_1734 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3805 \
    name buffer_1735 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1735 \
    op interface \
    ports { buffer_1735 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3806 \
    name buffer_1736 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1736 \
    op interface \
    ports { buffer_1736 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3807 \
    name buffer_1737 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1737 \
    op interface \
    ports { buffer_1737 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3808 \
    name buffer_1738 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1738 \
    op interface \
    ports { buffer_1738 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3809 \
    name buffer_1739 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1739 \
    op interface \
    ports { buffer_1739 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3810 \
    name buffer_1740 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1740 \
    op interface \
    ports { buffer_1740 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3811 \
    name buffer_1741 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1741 \
    op interface \
    ports { buffer_1741 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3812 \
    name buffer_1742 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1742 \
    op interface \
    ports { buffer_1742 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3813 \
    name buffer_1743 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1743 \
    op interface \
    ports { buffer_1743 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3814 \
    name buffer_1744 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1744 \
    op interface \
    ports { buffer_1744 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3815 \
    name buffer_1745 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1745 \
    op interface \
    ports { buffer_1745 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3816 \
    name buffer_1746 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1746 \
    op interface \
    ports { buffer_1746 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3817 \
    name buffer_1747 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1747 \
    op interface \
    ports { buffer_1747 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3818 \
    name buffer_1748 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1748 \
    op interface \
    ports { buffer_1748 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3819 \
    name buffer_1749 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1749 \
    op interface \
    ports { buffer_1749 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3820 \
    name buffer_1750 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1750 \
    op interface \
    ports { buffer_1750 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3821 \
    name buffer_1751 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1751 \
    op interface \
    ports { buffer_1751 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3822 \
    name buffer_1752 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1752 \
    op interface \
    ports { buffer_1752 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3823 \
    name buffer_1753 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1753 \
    op interface \
    ports { buffer_1753 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3824 \
    name buffer_1754 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1754 \
    op interface \
    ports { buffer_1754 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3825 \
    name buffer_1755 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1755 \
    op interface \
    ports { buffer_1755 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3826 \
    name buffer_1756 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1756 \
    op interface \
    ports { buffer_1756 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3827 \
    name buffer_1757 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1757 \
    op interface \
    ports { buffer_1757 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3828 \
    name buffer_1758 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1758 \
    op interface \
    ports { buffer_1758 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3829 \
    name buffer_1759 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1759 \
    op interface \
    ports { buffer_1759 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3830 \
    name buffer_1760 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1760 \
    op interface \
    ports { buffer_1760 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3831 \
    name buffer_1761 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1761 \
    op interface \
    ports { buffer_1761 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3832 \
    name buffer_1762 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1762 \
    op interface \
    ports { buffer_1762 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3833 \
    name buffer_1763 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1763 \
    op interface \
    ports { buffer_1763 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3834 \
    name buffer_1764 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1764 \
    op interface \
    ports { buffer_1764 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3835 \
    name buffer_1765 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1765 \
    op interface \
    ports { buffer_1765 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3836 \
    name buffer_1766 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1766 \
    op interface \
    ports { buffer_1766 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3837 \
    name buffer_1767 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1767 \
    op interface \
    ports { buffer_1767 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3838 \
    name buffer_1768 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1768 \
    op interface \
    ports { buffer_1768 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3839 \
    name buffer_1769 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1769 \
    op interface \
    ports { buffer_1769 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3840 \
    name buffer_1770 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1770 \
    op interface \
    ports { buffer_1770 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3841 \
    name buffer_1771 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1771 \
    op interface \
    ports { buffer_1771 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3842 \
    name buffer_1772 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1772 \
    op interface \
    ports { buffer_1772 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3843 \
    name buffer_1773 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1773 \
    op interface \
    ports { buffer_1773 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3844 \
    name buffer_1774 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1774 \
    op interface \
    ports { buffer_1774 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3845 \
    name buffer_1775 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1775 \
    op interface \
    ports { buffer_1775 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3846 \
    name buffer_1776 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1776 \
    op interface \
    ports { buffer_1776 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3847 \
    name buffer_1777 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1777 \
    op interface \
    ports { buffer_1777 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3848 \
    name buffer_1778 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1778 \
    op interface \
    ports { buffer_1778 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3849 \
    name buffer_1779 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1779 \
    op interface \
    ports { buffer_1779 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3850 \
    name buffer_1780 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1780 \
    op interface \
    ports { buffer_1780 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3851 \
    name buffer_1781 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1781 \
    op interface \
    ports { buffer_1781 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3852 \
    name buffer_1782 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1782 \
    op interface \
    ports { buffer_1782 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3853 \
    name buffer_1783 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1783 \
    op interface \
    ports { buffer_1783 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3854 \
    name buffer_1784 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1784 \
    op interface \
    ports { buffer_1784 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3855 \
    name buffer_1785 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1785 \
    op interface \
    ports { buffer_1785 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3856 \
    name buffer_1786 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1786 \
    op interface \
    ports { buffer_1786 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3857 \
    name buffer_1787 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1787 \
    op interface \
    ports { buffer_1787 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3858 \
    name buffer_1788 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1788 \
    op interface \
    ports { buffer_1788 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3859 \
    name buffer_1789 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1789 \
    op interface \
    ports { buffer_1789 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3860 \
    name buffer_1790 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1790 \
    op interface \
    ports { buffer_1790 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3861 \
    name buffer_1791 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1791 \
    op interface \
    ports { buffer_1791 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3862 \
    name buffer_1792 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1792 \
    op interface \
    ports { buffer_1792 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3863 \
    name buffer_1793 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1793 \
    op interface \
    ports { buffer_1793 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3864 \
    name buffer_1794 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1794 \
    op interface \
    ports { buffer_1794 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3865 \
    name buffer_1795 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1795 \
    op interface \
    ports { buffer_1795 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3866 \
    name buffer_1796 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1796 \
    op interface \
    ports { buffer_1796 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3867 \
    name buffer_1797 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1797 \
    op interface \
    ports { buffer_1797 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3868 \
    name buffer_1798 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1798 \
    op interface \
    ports { buffer_1798 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3869 \
    name buffer_1799 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1799 \
    op interface \
    ports { buffer_1799 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3870 \
    name buffer_1800 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1800 \
    op interface \
    ports { buffer_1800 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3871 \
    name buffer_1801 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1801 \
    op interface \
    ports { buffer_1801 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3872 \
    name buffer_1802 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1802 \
    op interface \
    ports { buffer_1802 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3873 \
    name buffer_1803 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1803 \
    op interface \
    ports { buffer_1803 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3874 \
    name buffer_1804 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1804 \
    op interface \
    ports { buffer_1804 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3875 \
    name buffer_1805 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1805 \
    op interface \
    ports { buffer_1805 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3876 \
    name buffer_1806 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1806 \
    op interface \
    ports { buffer_1806 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3877 \
    name buffer_1807 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1807 \
    op interface \
    ports { buffer_1807 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3878 \
    name buffer_1808 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1808 \
    op interface \
    ports { buffer_1808 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3879 \
    name buffer_1809 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1809 \
    op interface \
    ports { buffer_1809 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3880 \
    name buffer_1810 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1810 \
    op interface \
    ports { buffer_1810 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3881 \
    name buffer_1811 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1811 \
    op interface \
    ports { buffer_1811 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3882 \
    name buffer_1812 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1812 \
    op interface \
    ports { buffer_1812 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3883 \
    name buffer_1813 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1813 \
    op interface \
    ports { buffer_1813 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3884 \
    name buffer_1814 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1814 \
    op interface \
    ports { buffer_1814 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3885 \
    name buffer_1815 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1815 \
    op interface \
    ports { buffer_1815 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3886 \
    name buffer_1816 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1816 \
    op interface \
    ports { buffer_1816 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3887 \
    name buffer_1817 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1817 \
    op interface \
    ports { buffer_1817 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3888 \
    name buffer_1818 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1818 \
    op interface \
    ports { buffer_1818 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3889 \
    name buffer_1819 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1819 \
    op interface \
    ports { buffer_1819 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3890 \
    name buffer_1820 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1820 \
    op interface \
    ports { buffer_1820 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3891 \
    name buffer_1821 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1821 \
    op interface \
    ports { buffer_1821 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3892 \
    name buffer_1822 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1822 \
    op interface \
    ports { buffer_1822 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3893 \
    name buffer_1823 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1823 \
    op interface \
    ports { buffer_1823 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3894 \
    name buffer_1824 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1824 \
    op interface \
    ports { buffer_1824 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3895 \
    name buffer_1825 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1825 \
    op interface \
    ports { buffer_1825 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3896 \
    name buffer_1826 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1826 \
    op interface \
    ports { buffer_1826 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3897 \
    name buffer_1827 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1827 \
    op interface \
    ports { buffer_1827 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3898 \
    name buffer_1828 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1828 \
    op interface \
    ports { buffer_1828 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3899 \
    name buffer_1829 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1829 \
    op interface \
    ports { buffer_1829 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3900 \
    name buffer_1830 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1830 \
    op interface \
    ports { buffer_1830 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3901 \
    name buffer_1831 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1831 \
    op interface \
    ports { buffer_1831 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3902 \
    name buffer_1832 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1832 \
    op interface \
    ports { buffer_1832 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3903 \
    name buffer_1833 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1833 \
    op interface \
    ports { buffer_1833 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3904 \
    name buffer_1834 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1834 \
    op interface \
    ports { buffer_1834 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3905 \
    name buffer_1835 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1835 \
    op interface \
    ports { buffer_1835 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3906 \
    name buffer_1836 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1836 \
    op interface \
    ports { buffer_1836 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3907 \
    name buffer_1837 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1837 \
    op interface \
    ports { buffer_1837 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3908 \
    name buffer_1838 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1838 \
    op interface \
    ports { buffer_1838 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3909 \
    name buffer_1839 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1839 \
    op interface \
    ports { buffer_1839 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3910 \
    name buffer_1840 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1840 \
    op interface \
    ports { buffer_1840 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3911 \
    name buffer_1841 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1841 \
    op interface \
    ports { buffer_1841 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3912 \
    name buffer_1842 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1842 \
    op interface \
    ports { buffer_1842 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3913 \
    name buffer_1843 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1843 \
    op interface \
    ports { buffer_1843 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3914 \
    name buffer_1844 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1844 \
    op interface \
    ports { buffer_1844 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3915 \
    name buffer_1845 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1845 \
    op interface \
    ports { buffer_1845 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3916 \
    name buffer_1846 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1846 \
    op interface \
    ports { buffer_1846 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3917 \
    name buffer_1847 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1847 \
    op interface \
    ports { buffer_1847 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3918 \
    name buffer_1848 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1848 \
    op interface \
    ports { buffer_1848 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3919 \
    name buffer_1849 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1849 \
    op interface \
    ports { buffer_1849 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3920 \
    name buffer_1850 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1850 \
    op interface \
    ports { buffer_1850 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3921 \
    name buffer_1851 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1851 \
    op interface \
    ports { buffer_1851 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3922 \
    name buffer_1852 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1852 \
    op interface \
    ports { buffer_1852 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3923 \
    name buffer_1853 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1853 \
    op interface \
    ports { buffer_1853 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3924 \
    name buffer_1854 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1854 \
    op interface \
    ports { buffer_1854 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3925 \
    name buffer_1855 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1855 \
    op interface \
    ports { buffer_1855 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3926 \
    name buffer_1856 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1856 \
    op interface \
    ports { buffer_1856 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3927 \
    name buffer_1857 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1857 \
    op interface \
    ports { buffer_1857 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3928 \
    name buffer_1858 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1858 \
    op interface \
    ports { buffer_1858 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3929 \
    name buffer_1859 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1859 \
    op interface \
    ports { buffer_1859 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3930 \
    name buffer_1860 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1860 \
    op interface \
    ports { buffer_1860 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3931 \
    name buffer_1861 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1861 \
    op interface \
    ports { buffer_1861 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3932 \
    name buffer_1862 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1862 \
    op interface \
    ports { buffer_1862 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3933 \
    name buffer_1863 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1863 \
    op interface \
    ports { buffer_1863 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3934 \
    name buffer_1864 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1864 \
    op interface \
    ports { buffer_1864 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3935 \
    name buffer_1865 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1865 \
    op interface \
    ports { buffer_1865 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3936 \
    name buffer_1866 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1866 \
    op interface \
    ports { buffer_1866 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3937 \
    name buffer_1867 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1867 \
    op interface \
    ports { buffer_1867 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3938 \
    name buffer_1868 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1868 \
    op interface \
    ports { buffer_1868 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3939 \
    name buffer_1869 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1869 \
    op interface \
    ports { buffer_1869 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3940 \
    name buffer_1870 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1870 \
    op interface \
    ports { buffer_1870 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3941 \
    name buffer_1871 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1871 \
    op interface \
    ports { buffer_1871 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3942 \
    name buffer_1872 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1872 \
    op interface \
    ports { buffer_1872 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3943 \
    name buffer_1873 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1873 \
    op interface \
    ports { buffer_1873 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3944 \
    name buffer_1874 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1874 \
    op interface \
    ports { buffer_1874 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3945 \
    name buffer_1875 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1875 \
    op interface \
    ports { buffer_1875 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3946 \
    name buffer_1876 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1876 \
    op interface \
    ports { buffer_1876 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3947 \
    name buffer_1877 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1877 \
    op interface \
    ports { buffer_1877 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3948 \
    name buffer_1878 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1878 \
    op interface \
    ports { buffer_1878 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3949 \
    name buffer_1879 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1879 \
    op interface \
    ports { buffer_1879 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3950 \
    name buffer_1880 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1880 \
    op interface \
    ports { buffer_1880 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3951 \
    name buffer_1881 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1881 \
    op interface \
    ports { buffer_1881 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3952 \
    name buffer_1882 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1882 \
    op interface \
    ports { buffer_1882 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3953 \
    name buffer_1883 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1883 \
    op interface \
    ports { buffer_1883 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3954 \
    name buffer_1884 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1884 \
    op interface \
    ports { buffer_1884 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3955 \
    name buffer_1885 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1885 \
    op interface \
    ports { buffer_1885 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3956 \
    name buffer_1886 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1886 \
    op interface \
    ports { buffer_1886 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3957 \
    name buffer_1887 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1887 \
    op interface \
    ports { buffer_1887 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3958 \
    name buffer_1888 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1888 \
    op interface \
    ports { buffer_1888 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3959 \
    name buffer_1889 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1889 \
    op interface \
    ports { buffer_1889 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3960 \
    name buffer_1890 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1890 \
    op interface \
    ports { buffer_1890 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3961 \
    name buffer_1891 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1891 \
    op interface \
    ports { buffer_1891 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3962 \
    name buffer_1892 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1892 \
    op interface \
    ports { buffer_1892 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3963 \
    name buffer_1893 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1893 \
    op interface \
    ports { buffer_1893 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3964 \
    name buffer_1894 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1894 \
    op interface \
    ports { buffer_1894 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3965 \
    name buffer_1895 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1895 \
    op interface \
    ports { buffer_1895 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3966 \
    name buffer_1896 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1896 \
    op interface \
    ports { buffer_1896 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3967 \
    name buffer_1897 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1897 \
    op interface \
    ports { buffer_1897 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3968 \
    name buffer_1898 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1898 \
    op interface \
    ports { buffer_1898 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3969 \
    name buffer_1899 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1899 \
    op interface \
    ports { buffer_1899 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3970 \
    name buffer_1900 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1900 \
    op interface \
    ports { buffer_1900 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3971 \
    name buffer_1901 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1901 \
    op interface \
    ports { buffer_1901 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3972 \
    name buffer_1902 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1902 \
    op interface \
    ports { buffer_1902 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3973 \
    name buffer_1903 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1903 \
    op interface \
    ports { buffer_1903 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3974 \
    name buffer_1904 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1904 \
    op interface \
    ports { buffer_1904 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3975 \
    name buffer_1905 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1905 \
    op interface \
    ports { buffer_1905 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3976 \
    name buffer_1906 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1906 \
    op interface \
    ports { buffer_1906 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3977 \
    name buffer_1907 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1907 \
    op interface \
    ports { buffer_1907 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3978 \
    name buffer_1908 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1908 \
    op interface \
    ports { buffer_1908 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3979 \
    name buffer_1909 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1909 \
    op interface \
    ports { buffer_1909 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3980 \
    name buffer_1910 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1910 \
    op interface \
    ports { buffer_1910 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3981 \
    name buffer_1911 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1911 \
    op interface \
    ports { buffer_1911 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3982 \
    name buffer_1912 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1912 \
    op interface \
    ports { buffer_1912 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3983 \
    name buffer_1913 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1913 \
    op interface \
    ports { buffer_1913 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3984 \
    name buffer_1914 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1914 \
    op interface \
    ports { buffer_1914 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3985 \
    name buffer_1915 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1915 \
    op interface \
    ports { buffer_1915 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3986 \
    name buffer_1916 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1916 \
    op interface \
    ports { buffer_1916 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3987 \
    name buffer_1917 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1917 \
    op interface \
    ports { buffer_1917 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3988 \
    name buffer_1918 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1918 \
    op interface \
    ports { buffer_1918 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3989 \
    name buffer_1919 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1919 \
    op interface \
    ports { buffer_1919 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3990 \
    name buffer_1920 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1920 \
    op interface \
    ports { buffer_1920 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3991 \
    name buffer_1921 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1921 \
    op interface \
    ports { buffer_1921 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3992 \
    name buffer_1922 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1922 \
    op interface \
    ports { buffer_1922 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3993 \
    name buffer_1923 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1923 \
    op interface \
    ports { buffer_1923 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3994 \
    name buffer_1924 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1924 \
    op interface \
    ports { buffer_1924 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3995 \
    name buffer_1925 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1925 \
    op interface \
    ports { buffer_1925 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3996 \
    name buffer_1926 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1926 \
    op interface \
    ports { buffer_1926 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3997 \
    name buffer_1927 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1927 \
    op interface \
    ports { buffer_1927 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3998 \
    name buffer_1928 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1928 \
    op interface \
    ports { buffer_1928 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3999 \
    name buffer_1929 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1929 \
    op interface \
    ports { buffer_1929 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4000 \
    name buffer_1930 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1930 \
    op interface \
    ports { buffer_1930 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4001 \
    name buffer_1931 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1931 \
    op interface \
    ports { buffer_1931 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4002 \
    name buffer_1932 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1932 \
    op interface \
    ports { buffer_1932 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4003 \
    name buffer_1933 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1933 \
    op interface \
    ports { buffer_1933 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4004 \
    name buffer_1934 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1934 \
    op interface \
    ports { buffer_1934 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4005 \
    name buffer_1935 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1935 \
    op interface \
    ports { buffer_1935 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4006 \
    name buffer_1936 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1936 \
    op interface \
    ports { buffer_1936 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4007 \
    name buffer_1937 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1937 \
    op interface \
    ports { buffer_1937 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4008 \
    name buffer_1938 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1938 \
    op interface \
    ports { buffer_1938 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4009 \
    name buffer_1939 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1939 \
    op interface \
    ports { buffer_1939 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4010 \
    name buffer_1940 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1940 \
    op interface \
    ports { buffer_1940 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4011 \
    name buffer_1941 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1941 \
    op interface \
    ports { buffer_1941 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4012 \
    name buffer_1942 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1942 \
    op interface \
    ports { buffer_1942 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4013 \
    name buffer_1943 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1943 \
    op interface \
    ports { buffer_1943 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4014 \
    name buffer_1944 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1944 \
    op interface \
    ports { buffer_1944 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4015 \
    name buffer_1945 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1945 \
    op interface \
    ports { buffer_1945 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4016 \
    name buffer_1946 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1946 \
    op interface \
    ports { buffer_1946 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4017 \
    name buffer_1947 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1947 \
    op interface \
    ports { buffer_1947 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4018 \
    name buffer_1948 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1948 \
    op interface \
    ports { buffer_1948 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4019 \
    name buffer_1949 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1949 \
    op interface \
    ports { buffer_1949 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4020 \
    name buffer_1950 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1950 \
    op interface \
    ports { buffer_1950 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4021 \
    name buffer_1951 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1951 \
    op interface \
    ports { buffer_1951 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4022 \
    name buffer_1952 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1952 \
    op interface \
    ports { buffer_1952 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4023 \
    name buffer_1953 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1953 \
    op interface \
    ports { buffer_1953 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4024 \
    name buffer_1954 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1954 \
    op interface \
    ports { buffer_1954 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4025 \
    name buffer_1955 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1955 \
    op interface \
    ports { buffer_1955 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4026 \
    name buffer_1956 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1956 \
    op interface \
    ports { buffer_1956 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4027 \
    name buffer_1957 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1957 \
    op interface \
    ports { buffer_1957 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4028 \
    name buffer_1958 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1958 \
    op interface \
    ports { buffer_1958 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4029 \
    name buffer_1959 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1959 \
    op interface \
    ports { buffer_1959 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4030 \
    name buffer_1960 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1960 \
    op interface \
    ports { buffer_1960 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4031 \
    name buffer_1961 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1961 \
    op interface \
    ports { buffer_1961 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4032 \
    name buffer_1962 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1962 \
    op interface \
    ports { buffer_1962 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4033 \
    name buffer_1963 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1963 \
    op interface \
    ports { buffer_1963 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4034 \
    name buffer_1964 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1964 \
    op interface \
    ports { buffer_1964 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4035 \
    name buffer_1965 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1965 \
    op interface \
    ports { buffer_1965 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4036 \
    name buffer_1966 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1966 \
    op interface \
    ports { buffer_1966 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4037 \
    name buffer_1967 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1967 \
    op interface \
    ports { buffer_1967 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4038 \
    name buffer_1968 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1968 \
    op interface \
    ports { buffer_1968 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4039 \
    name buffer_1969 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1969 \
    op interface \
    ports { buffer_1969 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4040 \
    name buffer_1970 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1970 \
    op interface \
    ports { buffer_1970 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4041 \
    name buffer_1971 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1971 \
    op interface \
    ports { buffer_1971 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4042 \
    name buffer_1972 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1972 \
    op interface \
    ports { buffer_1972 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4043 \
    name buffer_1973 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1973 \
    op interface \
    ports { buffer_1973 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4044 \
    name buffer_1974 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1974 \
    op interface \
    ports { buffer_1974 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4045 \
    name buffer_1975 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1975 \
    op interface \
    ports { buffer_1975 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4046 \
    name buffer_1976 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1976 \
    op interface \
    ports { buffer_1976 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4047 \
    name buffer_1977 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1977 \
    op interface \
    ports { buffer_1977 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4048 \
    name buffer_1978 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1978 \
    op interface \
    ports { buffer_1978 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4049 \
    name buffer_1979 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1979 \
    op interface \
    ports { buffer_1979 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4050 \
    name buffer_1980 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1980 \
    op interface \
    ports { buffer_1980 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4051 \
    name buffer_1981 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1981 \
    op interface \
    ports { buffer_1981 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4052 \
    name buffer_1982 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1982 \
    op interface \
    ports { buffer_1982 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4053 \
    name buffer_1983 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1983 \
    op interface \
    ports { buffer_1983 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4054 \
    name buffer_1984 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1984 \
    op interface \
    ports { buffer_1984 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4055 \
    name buffer_1985 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1985 \
    op interface \
    ports { buffer_1985 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4056 \
    name buffer_1986 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1986 \
    op interface \
    ports { buffer_1986 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4057 \
    name buffer_1987 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1987 \
    op interface \
    ports { buffer_1987 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4058 \
    name buffer_1988 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1988 \
    op interface \
    ports { buffer_1988 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4059 \
    name buffer_1989 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1989 \
    op interface \
    ports { buffer_1989 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4060 \
    name buffer_1990 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1990 \
    op interface \
    ports { buffer_1990 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4061 \
    name buffer_1991 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1991 \
    op interface \
    ports { buffer_1991 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4062 \
    name buffer_1992 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1992 \
    op interface \
    ports { buffer_1992 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4063 \
    name buffer_1993 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1993 \
    op interface \
    ports { buffer_1993 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4064 \
    name buffer_1994 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1994 \
    op interface \
    ports { buffer_1994 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4065 \
    name buffer_1995 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1995 \
    op interface \
    ports { buffer_1995 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4066 \
    name buffer_1996 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1996 \
    op interface \
    ports { buffer_1996 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4067 \
    name buffer_1997 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1997 \
    op interface \
    ports { buffer_1997 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4068 \
    name buffer_1998 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1998 \
    op interface \
    ports { buffer_1998 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4069 \
    name buffer_1999 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1999 \
    op interface \
    ports { buffer_1999 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4070 \
    name buffer_2000 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2000 \
    op interface \
    ports { buffer_2000 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4071 \
    name buffer_2001 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2001 \
    op interface \
    ports { buffer_2001 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4072 \
    name buffer_2002 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2002 \
    op interface \
    ports { buffer_2002 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4073 \
    name buffer_2003 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2003 \
    op interface \
    ports { buffer_2003 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4074 \
    name buffer_2004 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2004 \
    op interface \
    ports { buffer_2004 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4075 \
    name buffer_2005 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2005 \
    op interface \
    ports { buffer_2005 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4076 \
    name buffer_2006 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2006 \
    op interface \
    ports { buffer_2006 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4077 \
    name buffer_2007 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2007 \
    op interface \
    ports { buffer_2007 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4078 \
    name buffer_2008 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2008 \
    op interface \
    ports { buffer_2008 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4079 \
    name buffer_2009 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2009 \
    op interface \
    ports { buffer_2009 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4080 \
    name buffer_2010 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2010 \
    op interface \
    ports { buffer_2010 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4081 \
    name buffer_2011 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2011 \
    op interface \
    ports { buffer_2011 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4082 \
    name buffer_2012 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2012 \
    op interface \
    ports { buffer_2012 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4083 \
    name buffer_2013 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2013 \
    op interface \
    ports { buffer_2013 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4084 \
    name buffer_2014 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2014 \
    op interface \
    ports { buffer_2014 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4085 \
    name buffer_2015 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2015 \
    op interface \
    ports { buffer_2015 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4086 \
    name buffer_2016 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2016 \
    op interface \
    ports { buffer_2016 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4087 \
    name buffer_2017 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2017 \
    op interface \
    ports { buffer_2017 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4088 \
    name buffer_2018 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2018 \
    op interface \
    ports { buffer_2018 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4089 \
    name buffer_2019 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2019 \
    op interface \
    ports { buffer_2019 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4090 \
    name buffer_2020 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2020 \
    op interface \
    ports { buffer_2020 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4091 \
    name buffer_2021 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2021 \
    op interface \
    ports { buffer_2021 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4092 \
    name buffer_2022 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2022 \
    op interface \
    ports { buffer_2022 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4093 \
    name buffer_2023 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2023 \
    op interface \
    ports { buffer_2023 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4094 \
    name buffer_2024 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2024 \
    op interface \
    ports { buffer_2024 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4095 \
    name buffer_2025 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2025 \
    op interface \
    ports { buffer_2025 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4096 \
    name buffer_2026 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2026 \
    op interface \
    ports { buffer_2026 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4097 \
    name buffer_2027 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2027 \
    op interface \
    ports { buffer_2027 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4098 \
    name buffer_2028 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2028 \
    op interface \
    ports { buffer_2028 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4099 \
    name buffer_2029 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2029 \
    op interface \
    ports { buffer_2029 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4100 \
    name buffer_2030 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2030 \
    op interface \
    ports { buffer_2030 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4101 \
    name buffer_2031 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2031 \
    op interface \
    ports { buffer_2031 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4102 \
    name buffer_2032 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2032 \
    op interface \
    ports { buffer_2032 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4103 \
    name buffer_2033 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2033 \
    op interface \
    ports { buffer_2033 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4104 \
    name buffer_2034 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2034 \
    op interface \
    ports { buffer_2034 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4105 \
    name buffer_2035 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2035 \
    op interface \
    ports { buffer_2035 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4106 \
    name buffer_2036 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2036 \
    op interface \
    ports { buffer_2036 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4107 \
    name buffer_2037 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2037 \
    op interface \
    ports { buffer_2037 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4108 \
    name buffer_2038 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2038 \
    op interface \
    ports { buffer_2038 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4109 \
    name buffer_2039 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2039 \
    op interface \
    ports { buffer_2039 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4110 \
    name buffer_2040 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2040 \
    op interface \
    ports { buffer_2040 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4111 \
    name buffer_2041 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2041 \
    op interface \
    ports { buffer_2041 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4112 \
    name buffer_2042 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2042 \
    op interface \
    ports { buffer_2042 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4113 \
    name buffer_2043 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2043 \
    op interface \
    ports { buffer_2043 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4114 \
    name buffer_2044 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2044 \
    op interface \
    ports { buffer_2044 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4115 \
    name buffer_2045 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2045 \
    op interface \
    ports { buffer_2045 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4116 \
    name buffer_2046 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2046 \
    op interface \
    ports { buffer_2046 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4117 \
    name buffer_2047 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_2047 \
    op interface \
    ports { buffer_2047 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4118 \
    name output_stream \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_stream \
    op interface \
    ports { output_stream_din { O 8 vector } output_stream_num_data_valid { I 3 vector } output_stream_fifo_cap { I 3 vector } output_stream_full_n { I 1 bit } output_stream_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName merge_sort_flow_control_loop_pipe_sequential_init_U
set CompName merge_sort_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix merge_sort_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


