##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for APPS_ADC_IntClock
		4.2::Critical Path Report for Clock_1
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for TPS_ADC_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. APPS_ADC_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. TPS_ADC_IntClock:R)
		5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.5::Critical Path Report for (APPS_ADC_IntClock:R vs. CyBUS_CLK:R)
		5.6::Critical Path Report for (APPS_ADC_IntClock:R vs. APPS_ADC_IntClock:R)
		5.7::Critical Path Report for (TPS_ADC_IntClock:R vs. CyBUS_CLK:R)
		5.8::Critical Path Report for (TPS_ADC_IntClock:R vs. TPS_ADC_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: APPS_ADC_IntClock          | Frequency: 27.01 MHz   | Target: 1.60 MHz   | 
Clock: APPS_ADC_IntClock(routed)  | N/A                    | Target: 1.60 MHz   | 
Clock: Clock_1                    | Frequency: 59.59 MHz   | Target: 12.00 MHz  | 
Clock: CyBUS_CLK                  | Frequency: 106.43 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                    | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                    | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                    | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                    | Target: 24.00 MHz  | 
Clock: TPS_ADC_IntClock           | Frequency: 28.68 MHz   | Target: 1.60 MHz   | 
Clock: TPS_ADC_IntClock(routed)   | N/A                    | Target: 1.60 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
APPS_ADC_IntClock  APPS_ADC_IntClock  625000           587978      N/A              N/A         N/A              N/A         N/A              N/A         
APPS_ADC_IntClock  CyBUS_CLK          41666.7          33632       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1            Clock_1            83333.3          66553       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          APPS_ADC_IntClock  41666.7          34109       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          CyBUS_CLK          41666.7          34105       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          TPS_ADC_IntClock   41666.7          34291       N/A              N/A         N/A              N/A         N/A              N/A         
TPS_ADC_IntClock   CyBUS_CLK          41666.7          32271       N/A              N/A         N/A              N/A         N/A              N/A         
TPS_ADC_IntClock   TPS_ADC_IntClock   625000           590131      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase  
----------------  ------------  ----------------  
SERVO_OUT(0)_PAD  22958         Clock_1:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for APPS_ADC_IntClock
***********************************************
Clock: APPS_ADC_IntClock
Frequency: 27.01 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 587978p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33512
-------------------------------------   ----- 
End-of-path arrival time (ps)           33512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell12  15256  33512  587978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0              macrocell12         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 59.59 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 66553p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10720
-------------------------------------   ----- 
End-of-path arrival time (ps)           10720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  66553  RISE       1
\SERVO_PWM:PWMUDB:up_cnt_final\/main_0     macrocell85     2770   5060  66553  RISE       1
\SERVO_PWM:PWMUDB:up_cnt_final\/q          macrocell85     3350   8410  66553  RISE       1
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2310  10720  66553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 106.43 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_906/q
Path End       : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 32271p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5886
-------------------------------------   ---- 
End-of-path arrival time (ps)           5886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_906/clock_0                                            macrocell3          0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_906/q                                  macrocell3     1250   1250  32271  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell158   4636   5886  32271  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell158        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for TPS_ADC_IntClock
**********************************************
Clock: TPS_ADC_IntClock
Frequency: 28.68 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 590131p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31359
-------------------------------------   ----- 
End-of-path arrival time (ps)           31359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89   1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87   8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87   3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86   2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86   3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell94  13059  31359  590131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell94         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34105p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell76   1250   1250  34105  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell76   2802   4052  34105  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell76         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. APPS_ADC_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_1304/main_0
Capture Clock  : Net_1304/clock_0
Path slack     : 34109p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#15 vs. APPS_ADC_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell76   1250   1250  34109  RISE       1
Net_1304/main_0                        macrocell1    2798   4048  34109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1304/clock_0                                           macrocell1          0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. TPS_ADC_IntClock:R)
******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_906/main_0
Capture Clock  : Net_906/clock_0
Path slack     : 34291p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#15 vs. TPS_ADC_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell158        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell158   1250   1250  34291  RISE       1
Net_906/main_0                        macrocell3     2615   3865  34291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_906/clock_0                                            macrocell3          0      0  RISE       1


5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 66553p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10720
-------------------------------------   ----- 
End-of-path arrival time (ps)           10720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  66553  RISE       1
\SERVO_PWM:PWMUDB:up_cnt_final\/main_0     macrocell85     2770   5060  66553  RISE       1
\SERVO_PWM:PWMUDB:up_cnt_final\/q          macrocell85     3350   8410  66553  RISE       1
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2310  10720  66553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1


5.5::Critical Path Report for (APPS_ADC_IntClock:R vs. CyBUS_CLK:R)
*******************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1304/q
Path End       : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33632p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1304/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1304/q                                  macrocell1    1250   1250  33632  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell76   3275   4525  33632  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell76         0      0  RISE       1


5.6::Critical Path Report for (APPS_ADC_IntClock:R vs. APPS_ADC_IntClock:R)
***************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 587978p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33512
-------------------------------------   ----- 
End-of-path arrival time (ps)           33512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell12  15256  33512  587978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0              macrocell12         0      0  RISE       1


5.7::Critical Path Report for (TPS_ADC_IntClock:R vs. CyBUS_CLK:R)
******************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_906/q
Path End       : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 32271p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5886
-------------------------------------   ---- 
End-of-path arrival time (ps)           5886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_906/clock_0                                            macrocell3          0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_906/q                                  macrocell3     1250   1250  32271  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell158   4636   5886  32271  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell158        0      0  RISE       1


5.8::Critical Path Report for (TPS_ADC_IntClock:R vs. TPS_ADC_IntClock:R)
*************************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 590131p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31359
-------------------------------------   ----- 
End-of-path arrival time (ps)           31359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89   1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87   8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87   3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86   2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86   3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell94  13059  31359  590131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell94         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_906/q
Path End       : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 32271p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5886
-------------------------------------   ---- 
End-of-path arrival time (ps)           5886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_906/clock_0                                            macrocell3          0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_906/q                                  macrocell3     1250   1250  32271  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell158   4636   5886  32271  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell158        0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1304/q
Path End       : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33632p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1304/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1304/q                                  macrocell1    1250   1250  33632  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell76   3275   4525  33632  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell76         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34105p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell76   1250   1250  34105  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell76   2802   4052  34105  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell76         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_1304/main_0
Capture Clock  : Net_1304/clock_0
Path slack     : 34109p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#15 vs. APPS_ADC_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell76   1250   1250  34109  RISE       1
Net_1304/main_0                        macrocell1    2798   4048  34109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1304/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \APPS_ADC:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \APPS_ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34109p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#15 vs. APPS_ADC_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell76   1250   1250  34109  RISE       1
\APPS_ADC:bSAR_SEQ:nrq_reg\/main_0     macrocell78   2798   4048  34109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:nrq_reg\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_906/main_0
Capture Clock  : Net_906/clock_0
Path slack     : 34291p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#15 vs. TPS_ADC_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell158        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell158   1250   1250  34291  RISE       1
Net_906/main_0                        macrocell3     2615   3865  34291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_906/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \TPS_ADC:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \TPS_ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34291p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#15 vs. TPS_ADC_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell158        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell158   1250   1250  34291  RISE       1
\TPS_ADC:bSAR_SEQ:nrq_reg\/main_0     macrocell160   2615   3865  34291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:nrq_reg\/clock_0                         macrocell160        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34297p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell158        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell158   1250   1250  34297  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell158   2609   3859  34297  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell158        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:Sync:genblk1[0]:INST\/out
Path End       : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34823p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3334
-------------------------------------   ---- 
End-of-path arrival time (ps)           3334
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:Sync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\APPS_ADC:Sync:genblk1[0]:INST\/out         synccell      1020   1020  34823  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell76   2314   3334  34823  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell76         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:Sync:genblk1[0]:INST\/out
Path End       : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34824p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3332
-------------------------------------   ---- 
End-of-path arrival time (ps)           3332
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:Sync:genblk1[0]:INST\/clock                        synccell            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\TPS_ADC:Sync:genblk1[0]:INST\/out         synccell       1020   1020  34824  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell158   2312   3332  34824  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell158        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 66553p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10720
-------------------------------------   ----- 
End-of-path arrival time (ps)           10720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  66553  RISE       1
\SERVO_PWM:PWMUDB:up_cnt_final\/main_0     macrocell85     2770   5060  66553  RISE       1
\SERVO_PWM:PWMUDB:up_cnt_final\/q          macrocell85     3350   8410  66553  RISE       1
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2310  10720  66553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \SERVO_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \SERVO_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 70548p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12285
-------------------------------------   ----- 
End-of-path arrival time (ps)           12285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  66553  RISE       1
\SERVO_PWM:PWMUDB:status_2\/main_1          macrocell83     3715   6005  70548  RISE       1
\SERVO_PWM:PWMUDB:status_2\/q               macrocell83     3350   9355  70548  RISE       1
\SERVO_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2930  12285  70548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:genblk8:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:runmode_enable\/q
Path End       : \SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 73220p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4053
-------------------------------------   ---- 
End-of-path arrival time (ps)           4053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell80         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SERVO_PWM:PWMUDB:runmode_enable\/q        macrocell80     1250   1250  71595  RISE       1
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   2803   4053  73220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1415/main_1
Capture Clock  : Net_1415/clock_0
Path slack     : 74706p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5117
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  74706  RISE       1
Net_1415/main_1                           macrocell2      2607   5117  74706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1415/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \SERVO_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \SERVO_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 74720p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5103
-------------------------------------   ---- 
End-of-path arrival time (ps)           5103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  74706  RISE       1
\SERVO_PWM:PWMUDB:prevCompare1\/main_0    macrocell79     2593   5103  74720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:prevCompare1\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \SERVO_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \SERVO_PWM:PWMUDB:status_0\/clock_0
Path slack     : 74720p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5103
-------------------------------------   ---- 
End-of-path arrival time (ps)           5103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  74706  RISE       1
\SERVO_PWM:PWMUDB:status_0\/main_1        macrocell81     2593   5103  74720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:status_0\/clock_0                        macrocell81         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \SERVO_PWM:PWMUDB:up_cnt\/main_0
Capture Clock  : \SERVO_PWM:PWMUDB:up_cnt\/clock_0
Path slack     : 74744p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5079
-------------------------------------   ---- 
End-of-path arrival time (ps)           5079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb  datapathcell1   2290   2290  66553  RISE       1
\SERVO_PWM:PWMUDB:up_cnt\/main_0         macrocell84     2789   5079  74744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:up_cnt\/clock_0                          macrocell84         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : \SERVO_PWM:PWMUDB:up_cnt\/main_2
Capture Clock  : \SERVO_PWM:PWMUDB:up_cnt\/clock_0
Path slack     : 75081p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\SERVO_PWM:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell1   2430   2430  75081  RISE       1
\SERVO_PWM:PWMUDB:up_cnt\/main_2          macrocell84     2312   4742  75081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:up_cnt\/clock_0                          macrocell84         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:up_cnt\/q
Path End       : \SERVO_PWM:PWMUDB:up_cnt\/main_1
Capture Clock  : \SERVO_PWM:PWMUDB:up_cnt\/clock_0
Path slack     : 75789p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:up_cnt\/clock_0                          macrocell84         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SERVO_PWM:PWMUDB:up_cnt\/q       macrocell84   1250   1250  67598  RISE       1
\SERVO_PWM:PWMUDB:up_cnt\/main_1  macrocell84   2785   4035  75789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:up_cnt\/clock_0                          macrocell84         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_1415/main_0
Capture Clock  : Net_1415/clock_0
Path slack     : 75792p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SERVO_PWM:PWMUDB:runmode_enable\/q  macrocell80   1250   1250  71595  RISE       1
Net_1415/main_0                      macrocell2    2781   4031  75792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1415/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:prevCompare1\/q
Path End       : \SERVO_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \SERVO_PWM:PWMUDB:status_0\/clock_0
Path slack     : 76280p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:prevCompare1\/clock_0                    macrocell79         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SERVO_PWM:PWMUDB:prevCompare1\/q   macrocell79   1250   1250  76280  RISE       1
\SERVO_PWM:PWMUDB:status_0\/main_0  macrocell81   2293   3543  76280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:status_0\/clock_0                        macrocell81         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \SERVO_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \SERVO_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 76300p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:genblk1:ctrlreg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\SERVO_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  76300  RISE       1
\SERVO_PWM:PWMUDB:runmode_enable\/main_0      macrocell80    2314   3524  76300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell80         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:status_0\/q
Path End       : \SERVO_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \SERVO_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79259p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:status_0\/clock_0                        macrocell81         0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\SERVO_PWM:PWMUDB:status_0\/q               macrocell81    1250   1250  79259  RISE       1
\SERVO_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2324   3574  79259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:genblk8:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:status_1\/q
Path End       : \SERVO_PWM:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \SERVO_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79284p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:status_1\/clock_0                        macrocell82         0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\SERVO_PWM:PWMUDB:status_1\/q               macrocell82    1250   1250  79284  RISE       1
\SERVO_PWM:PWMUDB:genblk8:stsreg\/status_1  statusicell1   2299   3549  79284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:genblk8:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 587978p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33512
-------------------------------------   ----- 
End-of-path arrival time (ps)           33512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell12  15256  33512  587978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0              macrocell12         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 587978p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33512
-------------------------------------   ----- 
End-of-path arrival time (ps)           33512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell15  15256  33512  587978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0             macrocell15         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 587978p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33512
-------------------------------------   ----- 
End-of-path arrival time (ps)           33512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell34  15256  33512  587978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0              macrocell34         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 587978p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33512
-------------------------------------   ----- 
End-of-path arrival time (ps)           33512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell72  15256  33512  587978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0              macrocell72         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 587981p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33509
-------------------------------------   ----- 
End-of-path arrival time (ps)           33509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell36  15253  33509  587981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0             macrocell36         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 587981p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33509
-------------------------------------   ----- 
End-of-path arrival time (ps)           33509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell39  15253  33509  587981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0             macrocell39         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 587981p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33509
-------------------------------------   ----- 
End-of-path arrival time (ps)           33509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell61  15253  33509  587981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0             macrocell61         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 587981p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33509
-------------------------------------   ----- 
End-of-path arrival time (ps)           33509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell68  15253  33509  587981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0             macrocell68         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 587995p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33495
-------------------------------------   ----- 
End-of-path arrival time (ps)           33495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell48  15239  33495  587995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0             macrocell48         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 587995p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33495
-------------------------------------   ----- 
End-of-path arrival time (ps)           33495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell52  15239  33495  587995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0             macrocell52         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 587995p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33495
-------------------------------------   ----- 
End-of-path arrival time (ps)           33495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell58  15239  33495  587995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0             macrocell58         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 587995p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33495
-------------------------------------   ----- 
End-of-path arrival time (ps)           33495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell66  15239  33495  587995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0             macrocell66         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 587998p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33492
-------------------------------------   ----- 
End-of-path arrival time (ps)           33492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell27  15235  33492  587998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0             macrocell27         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 587998p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33492
-------------------------------------   ----- 
End-of-path arrival time (ps)           33492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell30  15235  33492  587998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0             macrocell30         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 587998p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33492
-------------------------------------   ----- 
End-of-path arrival time (ps)           33492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell67  15235  33492  587998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0              macrocell67         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 587998p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33492
-------------------------------------   ----- 
End-of-path arrival time (ps)           33492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell69  15235  33492  587998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0             macrocell69         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 590131p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31359
-------------------------------------   ----- 
End-of-path arrival time (ps)           31359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89   1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87   8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87   3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86   2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86   3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell94  13059  31359  590131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell94         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 590131p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31359
-------------------------------------   ----- 
End-of-path arrival time (ps)           31359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell101  13059  31359  590131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell101        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 590145p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31345
-------------------------------------   ----- 
End-of-path arrival time (ps)           31345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell111  13045  31345  590145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell111        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 590145p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31345
-------------------------------------   ----- 
End-of-path arrival time (ps)           31345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell114  13045  31345  590145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell114        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 590145p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31345
-------------------------------------   ----- 
End-of-path arrival time (ps)           31345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell144  13045  31345  590145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell144        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 590145p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31345
-------------------------------------   ----- 
End-of-path arrival time (ps)           31345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell155  13045  31345  590145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell155        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 590547p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30943
-------------------------------------   ----- 
End-of-path arrival time (ps)           30943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell24  12687  30943  590547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0             macrocell24         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 590547p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30943
-------------------------------------   ----- 
End-of-path arrival time (ps)           30943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell51  12687  30943  590547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0             macrocell51         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 590547p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30943
-------------------------------------   ----- 
End-of-path arrival time (ps)           30943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell59  12687  30943  590547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0             macrocell59         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 590547p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30943
-------------------------------------   ----- 
End-of-path arrival time (ps)           30943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell71  12687  30943  590547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0             macrocell71         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 590565p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30925
-------------------------------------   ----- 
End-of-path arrival time (ps)           30925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell18  12669  30925  590565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0             macrocell18         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 590565p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30925
-------------------------------------   ----- 
End-of-path arrival time (ps)           30925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell41  12669  30925  590565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0             macrocell41         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 590565p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30925
-------------------------------------   ----- 
End-of-path arrival time (ps)           30925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell53  12669  30925  590565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0             macrocell53         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 590565p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30925
-------------------------------------   ----- 
End-of-path arrival time (ps)           30925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell57  12669  30925  590565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0             macrocell57         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 590637p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30853
-------------------------------------   ----- 
End-of-path arrival time (ps)           30853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell115  12553  30853  590637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell115        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 590637p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30853
-------------------------------------   ----- 
End-of-path arrival time (ps)           30853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell117  12553  30853  590637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell117        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 590637p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30853
-------------------------------------   ----- 
End-of-path arrival time (ps)           30853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell140  12553  30853  590637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell140        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 590637p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30853
-------------------------------------   ----- 
End-of-path arrival time (ps)           30853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell148  12553  30853  590637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell148        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 590645p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30845
-------------------------------------   ----- 
End-of-path arrival time (ps)           30845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell105  12545  30845  590645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell105        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 590645p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30845
-------------------------------------   ----- 
End-of-path arrival time (ps)           30845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell134  12545  30845  590645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell134        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 590645p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30845
-------------------------------------   ----- 
End-of-path arrival time (ps)           30845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell136  12545  30845  590645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell136        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 590645p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30845
-------------------------------------   ----- 
End-of-path arrival time (ps)           30845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell141  12545  30845  590645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell141        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 590647p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30843
-------------------------------------   ----- 
End-of-path arrival time (ps)           30843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell127  12543  30843  590647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell127        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 590647p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30843
-------------------------------------   ----- 
End-of-path arrival time (ps)           30843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell135  12543  30843  590647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell135        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 590647p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30843
-------------------------------------   ----- 
End-of-path arrival time (ps)           30843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell153  12543  30843  590647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell153        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 590691p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30799
-------------------------------------   ----- 
End-of-path arrival time (ps)           30799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell110  12499  30799  590691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell110        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 590691p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30799
-------------------------------------   ----- 
End-of-path arrival time (ps)           30799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell123  12499  30799  590691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell123        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 590691p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30799
-------------------------------------   ----- 
End-of-path arrival time (ps)           30799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell126  12499  30799  590691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell126        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 590691p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30799
-------------------------------------   ----- 
End-of-path arrival time (ps)           30799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell156  12499  30799  590691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell156        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 590917p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30573
-------------------------------------   ----- 
End-of-path arrival time (ps)           30573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell106  12273  30573  590917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell106        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 590917p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30573
-------------------------------------   ----- 
End-of-path arrival time (ps)           30573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell120  12273  30573  590917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell120        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 590917p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30573
-------------------------------------   ----- 
End-of-path arrival time (ps)           30573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell130  12273  30573  590917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell130        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 591496p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29994
-------------------------------------   ----- 
End-of-path arrival time (ps)           29994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89   1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87   8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87   3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86   2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86   3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell99  11693  29994  591496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell99         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 591496p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29994
-------------------------------------   ----- 
End-of-path arrival time (ps)           29994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell129  11693  29994  591496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell129        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 591496p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29994
-------------------------------------   ----- 
End-of-path arrival time (ps)           29994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell138  11693  29994  591496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell138        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 591496p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29994
-------------------------------------   ----- 
End-of-path arrival time (ps)           29994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell152  11693  29994  591496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell152        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 591621p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29869
-------------------------------------   ----- 
End-of-path arrival time (ps)           29869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell40  11613  29869  591621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0             macrocell40         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 591621p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29869
-------------------------------------   ----- 
End-of-path arrival time (ps)           29869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell42  11613  29869  591621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0             macrocell42         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 591621p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29869
-------------------------------------   ----- 
End-of-path arrival time (ps)           29869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell45  11613  29869  591621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0              macrocell45         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 591621p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29869
-------------------------------------   ----- 
End-of-path arrival time (ps)           29869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell62  11613  29869  591621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0             macrocell62         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 591678p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29812
-------------------------------------   ----- 
End-of-path arrival time (ps)           29812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell22  11556  29812  591678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0             macrocell22         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 591678p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29812
-------------------------------------   ----- 
End-of-path arrival time (ps)           29812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell23  11556  29812  591678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0              macrocell23         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 591678p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29812
-------------------------------------   ----- 
End-of-path arrival time (ps)           29812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell37  11556  29812  591678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0             macrocell37         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 591678p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29812
-------------------------------------   ----- 
End-of-path arrival time (ps)           29812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell49  11556  29812  591678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0             macrocell49         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 591900p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29590
-------------------------------------   ----- 
End-of-path arrival time (ps)           29590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell131  11290  29590  591900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell131        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 591900p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29590
-------------------------------------   ----- 
End-of-path arrival time (ps)           29590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell133  11290  29590  591900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell133        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 591900p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29590
-------------------------------------   ----- 
End-of-path arrival time (ps)           29590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell147  11290  29590  591900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell147        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 591900p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29590
-------------------------------------   ----- 
End-of-path arrival time (ps)           29590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell150  11290  29590  591900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell150        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 592764p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28726
-------------------------------------   ----- 
End-of-path arrival time (ps)           28726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89   1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87   8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87   3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86   2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86   3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell95  10426  28726  592764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell95         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 592764p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28726
-------------------------------------   ----- 
End-of-path arrival time (ps)           28726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell119  10426  28726  592764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell119        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 592764p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28726
-------------------------------------   ----- 
End-of-path arrival time (ps)           28726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell139  10426  28726  592764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell139        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 592764p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28726
-------------------------------------   ----- 
End-of-path arrival time (ps)           28726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell146  10426  28726  592764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell146        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 593194p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28296
-------------------------------------   ----- 
End-of-path arrival time (ps)           28296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89   1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87   8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87   3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86   2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86   3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell96   9995  28296  593194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell96         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 593194p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28296
-------------------------------------   ----- 
End-of-path arrival time (ps)           28296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89   1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87   8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87   3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86   2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86   3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell98   9995  28296  593194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell98         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 593194p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28296
-------------------------------------   ----- 
End-of-path arrival time (ps)           28296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell113   9995  28296  593194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell113        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 593194p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28296
-------------------------------------   ----- 
End-of-path arrival time (ps)           28296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell154   9995  28296  593194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell154        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 593207p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28283
-------------------------------------   ----- 
End-of-path arrival time (ps)           28283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell102   9982  28283  593207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell102        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 593207p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28283
-------------------------------------   ----- 
End-of-path arrival time (ps)           28283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell118   9982  28283  593207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell118        0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 593207p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28283
-------------------------------------   ----- 
End-of-path arrival time (ps)           28283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell151   9982  28283  593207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell151        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 593209p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28281
-------------------------------------   ----- 
End-of-path arrival time (ps)           28281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell108   9981  28281  593209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell108        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 593209p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28281
-------------------------------------   ----- 
End-of-path arrival time (ps)           28281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell116   9981  28281  593209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell116        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 593209p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28281
-------------------------------------   ----- 
End-of-path arrival time (ps)           28281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell128   9981  28281  593209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell128        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 593209p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28281
-------------------------------------   ----- 
End-of-path arrival time (ps)           28281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell142   9981  28281  593209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell142        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 593278p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28212
-------------------------------------   ----- 
End-of-path arrival time (ps)           28212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell16   9956  28212  593278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0             macrocell16         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 593278p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28212
-------------------------------------   ----- 
End-of-path arrival time (ps)           28212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell20   9956  28212  593278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0             macrocell20         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 593278p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28212
-------------------------------------   ----- 
End-of-path arrival time (ps)           28212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell26   9956  28212  593278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0             macrocell26         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 593279p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28211
-------------------------------------   ----- 
End-of-path arrival time (ps)           28211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell13   9955  28211  593279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0             macrocell13         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 593279p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28211
-------------------------------------   ----- 
End-of-path arrival time (ps)           28211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell29   9955  28211  593279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0             macrocell29         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 593279p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28211
-------------------------------------   ----- 
End-of-path arrival time (ps)           28211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell46   9955  28211  593279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0             macrocell46         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 593279p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28211
-------------------------------------   ----- 
End-of-path arrival time (ps)           28211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell63   9955  28211  593279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0             macrocell63         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 593283p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28207
-------------------------------------   ----- 
End-of-path arrival time (ps)           28207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell21   9951  28207  593283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0             macrocell21         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 593283p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28207
-------------------------------------   ----- 
End-of-path arrival time (ps)           28207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell47   9951  28207  593283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0             macrocell47         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 593287p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28203
-------------------------------------   ----- 
End-of-path arrival time (ps)           28203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell33   9946  28203  593287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0             macrocell33         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 593287p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28203
-------------------------------------   ----- 
End-of-path arrival time (ps)           28203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell38   9946  28203  593287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0             macrocell38         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 593287p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28203
-------------------------------------   ----- 
End-of-path arrival time (ps)           28203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell55   9946  28203  593287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0             macrocell55         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 593287p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28203
-------------------------------------   ----- 
End-of-path arrival time (ps)           28203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell56   9946  28203  593287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0              macrocell56         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 593330p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28160
-------------------------------------   ----- 
End-of-path arrival time (ps)           28160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell25   9904  28160  593330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0             macrocell25         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 593330p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28160
-------------------------------------   ----- 
End-of-path arrival time (ps)           28160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell28   9904  28160  593330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0             macrocell28         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 593330p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28160
-------------------------------------   ----- 
End-of-path arrival time (ps)           28160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell73   9904  28160  593330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0              macrocell73         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 593330p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28160
-------------------------------------   ----- 
End-of-path arrival time (ps)           28160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell74   9904  28160  593330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0              macrocell74         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 593512p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27978
-------------------------------------   ----- 
End-of-path arrival time (ps)           27978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell100   9678  27978  593512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell100        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 593512p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27978
-------------------------------------   ----- 
End-of-path arrival time (ps)           27978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell103   9678  27978  593512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell103        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 593512p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27978
-------------------------------------   ----- 
End-of-path arrival time (ps)           27978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell121   9678  27978  593512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell121        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 593512p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27978
-------------------------------------   ----- 
End-of-path arrival time (ps)           27978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell149   9678  27978  593512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell149        0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 593829p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27661
-------------------------------------   ----- 
End-of-path arrival time (ps)           27661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell17   9404  27661  593829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0             macrocell17         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 593829p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27661
-------------------------------------   ----- 
End-of-path arrival time (ps)           27661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell32   9404  27661  593829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0             macrocell32         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 593829p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27661
-------------------------------------   ----- 
End-of-path arrival time (ps)           27661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell60   9404  27661  593829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0             macrocell60         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 593829p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27661
-------------------------------------   ----- 
End-of-path arrival time (ps)           27661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell65   9404  27661  593829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0             macrocell65         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 594566p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26924
-------------------------------------   ----- 
End-of-path arrival time (ps)           26924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89   1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87   8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87   3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86   2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86   3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell97   8624  26924  594566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell97         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 594566p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26924
-------------------------------------   ----- 
End-of-path arrival time (ps)           26924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell109   8624  26924  594566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell109        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 595127p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26363
-------------------------------------   ----- 
End-of-path arrival time (ps)           26363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell137   8062  26363  595127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell137        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 596163p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25327
-------------------------------------   ----- 
End-of-path arrival time (ps)           25327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell14   7071  25327  596163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0             macrocell14         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 596163p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25327
-------------------------------------   ----- 
End-of-path arrival time (ps)           25327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell54   7071  25327  596163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0             macrocell54         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 596163p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25327
-------------------------------------   ----- 
End-of-path arrival time (ps)           25327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell70   7071  25327  596163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0             macrocell70         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 596163p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25327
-------------------------------------   ----- 
End-of-path arrival time (ps)           25327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell75   7071  25327  596163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0              macrocell75         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 596552p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24938
-------------------------------------   ----- 
End-of-path arrival time (ps)           24938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell112   6638  24938  596552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell112        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 596552p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24938
-------------------------------------   ----- 
End-of-path arrival time (ps)           24938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell124   6638  24938  596552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell124        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 596552p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24938
-------------------------------------   ----- 
End-of-path arrival time (ps)           24938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell125   6638  24938  596552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell125        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 596552p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24938
-------------------------------------   ----- 
End-of-path arrival time (ps)           24938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell157   6638  24938  596552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell157        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 597143p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24347
-------------------------------------   ----- 
End-of-path arrival time (ps)           24347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell107   6046  24347  597143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell107        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 597143p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24347
-------------------------------------   ----- 
End-of-path arrival time (ps)           24347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell143   6046  24347  597143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell143        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 597160p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24330
-------------------------------------   ----- 
End-of-path arrival time (ps)           24330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell104   6030  24330  597160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell104        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 597160p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24330
-------------------------------------   ----- 
End-of-path arrival time (ps)           24330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell122   6030  24330  597160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell122        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 597160p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24330
-------------------------------------   ----- 
End-of-path arrival time (ps)           24330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell132   6030  24330  597160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell132        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 597160p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24330
-------------------------------------   ----- 
End-of-path arrival time (ps)           24330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q              macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell87    8066   9316  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell87    3350  12666  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell86    2284  14950  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell86    3350  18300  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell145   6030  24330  597160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell145        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 599051p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22439
-------------------------------------   ----- 
End-of-path arrival time (ps)           22439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell50   4182  22439  599051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0             macrocell50         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 599065p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22425
-------------------------------------   ----- 
End-of-path arrival time (ps)           22425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell19   4169  22425  599065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0             macrocell19         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 599065p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22425
-------------------------------------   ----- 
End-of-path arrival time (ps)           22425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell43   4169  22425  599065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0             macrocell43         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 599065p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22425
-------------------------------------   ----- 
End-of-path arrival time (ps)           22425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell64   4169  22425  599065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0             macrocell64         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 599724p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21766
-------------------------------------   ----- 
End-of-path arrival time (ps)           21766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell31   3510  21766  599724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0             macrocell31         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 599724p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21766
-------------------------------------   ----- 
End-of-path arrival time (ps)           21766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell35   3510  21766  599724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0             macrocell35         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 599724p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21766
-------------------------------------   ----- 
End-of-path arrival time (ps)           21766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell5    7424   8674  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell5    3350  12024  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2882  14906  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  18256  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell44   3510  21766  599724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0             macrocell44         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 602081p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19409
-------------------------------------   ----- 
End-of-path arrival time (ps)           19409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell112  18159  19409  602081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell112        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 602081p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19409
-------------------------------------   ----- 
End-of-path arrival time (ps)           19409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell124  18159  19409  602081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell124        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 602081p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19409
-------------------------------------   ----- 
End-of-path arrival time (ps)           19409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell125  18159  19409  602081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell125        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 602081p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19409
-------------------------------------   ----- 
End-of-path arrival time (ps)           19409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell157  18159  19409  602081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell157        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 602253p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19237
-------------------------------------   ----- 
End-of-path arrival time (ps)           19237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell25  17987  19237  602253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0             macrocell25         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 602253p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19237
-------------------------------------   ----- 
End-of-path arrival time (ps)           19237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell28  17987  19237  602253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0             macrocell28         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 602253p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19237
-------------------------------------   ----- 
End-of-path arrival time (ps)           19237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell73  17987  19237  602253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0              macrocell73         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 602253p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19237
-------------------------------------   ----- 
End-of-path arrival time (ps)           19237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell74  17987  19237  602253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0              macrocell74         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 603160p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18330
-------------------------------------   ----- 
End-of-path arrival time (ps)           18330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell13  17080  18330  603160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0             macrocell13         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 603160p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18330
-------------------------------------   ----- 
End-of-path arrival time (ps)           18330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell29  17080  18330  603160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0             macrocell29         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 603160p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18330
-------------------------------------   ----- 
End-of-path arrival time (ps)           18330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell46  17080  18330  603160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0             macrocell46         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 603160p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18330
-------------------------------------   ----- 
End-of-path arrival time (ps)           18330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell63  17080  18330  603160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0             macrocell63         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 603169p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18321
-------------------------------------   ----- 
End-of-path arrival time (ps)           18321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell17  17071  18321  603169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0             macrocell17         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 603169p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18321
-------------------------------------   ----- 
End-of-path arrival time (ps)           18321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell32  17071  18321  603169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0             macrocell32         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 603169p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18321
-------------------------------------   ----- 
End-of-path arrival time (ps)           18321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell60  17071  18321  603169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0             macrocell60         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 603169p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18321
-------------------------------------   ----- 
End-of-path arrival time (ps)           18321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell65  17071  18321  603169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0             macrocell65         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 603170p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18320
-------------------------------------   ----- 
End-of-path arrival time (ps)           18320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell40  17070  18320  603170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0             macrocell40         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 603170p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18320
-------------------------------------   ----- 
End-of-path arrival time (ps)           18320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell42  17070  18320  603170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0             macrocell42         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 603170p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18320
-------------------------------------   ----- 
End-of-path arrival time (ps)           18320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell45  17070  18320  603170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0              macrocell45         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 603170p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18320
-------------------------------------   ----- 
End-of-path arrival time (ps)           18320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell62  17070  18320  603170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0             macrocell62         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 603405p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18085
-------------------------------------   ----- 
End-of-path arrival time (ps)           18085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell48  16835  18085  603405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0             macrocell48         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 603405p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18085
-------------------------------------   ----- 
End-of-path arrival time (ps)           18085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell52  16835  18085  603405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0             macrocell52         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 603405p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18085
-------------------------------------   ----- 
End-of-path arrival time (ps)           18085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell58  16835  18085  603405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0             macrocell58         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 603405p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18085
-------------------------------------   ----- 
End-of-path arrival time (ps)           18085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell66  16835  18085  603405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0             macrocell66         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 603406p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18084
-------------------------------------   ----- 
End-of-path arrival time (ps)           18084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell27  16834  18084  603406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0             macrocell27         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 603406p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18084
-------------------------------------   ----- 
End-of-path arrival time (ps)           18084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell30  16834  18084  603406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0             macrocell30         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 603406p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18084
-------------------------------------   ----- 
End-of-path arrival time (ps)           18084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell67  16834  18084  603406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0              macrocell67         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 603406p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18084
-------------------------------------   ----- 
End-of-path arrival time (ps)           18084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell69  16834  18084  603406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0             macrocell69         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 603419p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18071
-------------------------------------   ----- 
End-of-path arrival time (ps)           18071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell36  16821  18071  603419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0             macrocell36         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 603419p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18071
-------------------------------------   ----- 
End-of-path arrival time (ps)           18071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell39  16821  18071  603419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0             macrocell39         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 603419p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18071
-------------------------------------   ----- 
End-of-path arrival time (ps)           18071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell61  16821  18071  603419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0             macrocell61         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 603419p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18071
-------------------------------------   ----- 
End-of-path arrival time (ps)           18071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell68  16821  18071  603419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0             macrocell68         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 604060p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17430
-------------------------------------   ----- 
End-of-path arrival time (ps)           17430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell24  16180  17430  604060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0             macrocell24         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 604060p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17430
-------------------------------------   ----- 
End-of-path arrival time (ps)           17430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell51  16180  17430  604060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0             macrocell51         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 604060p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17430
-------------------------------------   ----- 
End-of-path arrival time (ps)           17430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell59  16180  17430  604060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0             macrocell59         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 604060p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17430
-------------------------------------   ----- 
End-of-path arrival time (ps)           17430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell71  16180  17430  604060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0             macrocell71         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 604074p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17416
-------------------------------------   ----- 
End-of-path arrival time (ps)           17416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell24  16166  17416  604074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0             macrocell24         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 604074p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17416
-------------------------------------   ----- 
End-of-path arrival time (ps)           17416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell51  16166  17416  604074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0             macrocell51         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 604074p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17416
-------------------------------------   ----- 
End-of-path arrival time (ps)           17416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell59  16166  17416  604074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0             macrocell59         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 604074p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17416
-------------------------------------   ----- 
End-of-path arrival time (ps)           17416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell71  16166  17416  604074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0             macrocell71         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 604087p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17403
-------------------------------------   ----- 
End-of-path arrival time (ps)           17403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell18  16153  17403  604087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0             macrocell18         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 604087p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17403
-------------------------------------   ----- 
End-of-path arrival time (ps)           17403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell41  16153  17403  604087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0             macrocell41         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 604087p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17403
-------------------------------------   ----- 
End-of-path arrival time (ps)           17403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell53  16153  17403  604087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0             macrocell53         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 604087p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17403
-------------------------------------   ----- 
End-of-path arrival time (ps)           17403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell57  16153  17403  604087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0             macrocell57         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 604215p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17275
-------------------------------------   ----- 
End-of-path arrival time (ps)           17275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell24  16025  17275  604215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0             macrocell24         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 604215p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17275
-------------------------------------   ----- 
End-of-path arrival time (ps)           17275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell51  16025  17275  604215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0             macrocell51         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 604215p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17275
-------------------------------------   ----- 
End-of-path arrival time (ps)           17275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell59  16025  17275  604215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0             macrocell59         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 604215p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17275
-------------------------------------   ----- 
End-of-path arrival time (ps)           17275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell71  16025  17275  604215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0             macrocell71         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 604228p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17262
-------------------------------------   ----- 
End-of-path arrival time (ps)           17262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell18  16012  17262  604228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0             macrocell18         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 604228p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17262
-------------------------------------   ----- 
End-of-path arrival time (ps)           17262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell41  16012  17262  604228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0             macrocell41         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 604228p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17262
-------------------------------------   ----- 
End-of-path arrival time (ps)           17262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell53  16012  17262  604228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0             macrocell53         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 604228p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17262
-------------------------------------   ----- 
End-of-path arrival time (ps)           17262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell57  16012  17262  604228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0             macrocell57         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 604263p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17227
-------------------------------------   ----- 
End-of-path arrival time (ps)           17227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell25  15977  17227  604263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0             macrocell25         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 604263p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17227
-------------------------------------   ----- 
End-of-path arrival time (ps)           17227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell28  15977  17227  604263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0             macrocell28         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 604263p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17227
-------------------------------------   ----- 
End-of-path arrival time (ps)           17227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell73  15977  17227  604263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0              macrocell73         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 604263p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17227
-------------------------------------   ----- 
End-of-path arrival time (ps)           17227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell74  15977  17227  604263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0              macrocell74         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 604274p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17216
-------------------------------------   ----- 
End-of-path arrival time (ps)           17216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell12  15966  17216  604274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0              macrocell12         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 604274p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17216
-------------------------------------   ----- 
End-of-path arrival time (ps)           17216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell15  15966  17216  604274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0             macrocell15         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 604274p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17216
-------------------------------------   ----- 
End-of-path arrival time (ps)           17216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell34  15966  17216  604274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0              macrocell34         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 604274p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17216
-------------------------------------   ----- 
End-of-path arrival time (ps)           17216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell72  15966  17216  604274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0              macrocell72         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 604327p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17163
-------------------------------------   ----- 
End-of-path arrival time (ps)           17163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell25  15913  17163  604327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0             macrocell25         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 604327p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17163
-------------------------------------   ----- 
End-of-path arrival time (ps)           17163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell28  15913  17163  604327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0             macrocell28         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 604327p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17163
-------------------------------------   ----- 
End-of-path arrival time (ps)           17163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell73  15913  17163  604327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0              macrocell73         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 604327p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17163
-------------------------------------   ----- 
End-of-path arrival time (ps)           17163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell74  15913  17163  604327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0              macrocell74         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 604373p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17117
-------------------------------------   ----- 
End-of-path arrival time (ps)           17117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell48  15867  17117  604373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0             macrocell48         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 604373p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17117
-------------------------------------   ----- 
End-of-path arrival time (ps)           17117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell52  15867  17117  604373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0             macrocell52         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 604373p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17117
-------------------------------------   ----- 
End-of-path arrival time (ps)           17117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell58  15867  17117  604373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0             macrocell58         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 604373p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17117
-------------------------------------   ----- 
End-of-path arrival time (ps)           17117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell66  15867  17117  604373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0             macrocell66         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 604378p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17112
-------------------------------------   ----- 
End-of-path arrival time (ps)           17112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell36  15862  17112  604378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0             macrocell36         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 604378p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17112
-------------------------------------   ----- 
End-of-path arrival time (ps)           17112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell39  15862  17112  604378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0             macrocell39         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 604378p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17112
-------------------------------------   ----- 
End-of-path arrival time (ps)           17112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell61  15862  17112  604378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0             macrocell61         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 604378p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17112
-------------------------------------   ----- 
End-of-path arrival time (ps)           17112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell68  15862  17112  604378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0             macrocell68         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 604383p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17107
-------------------------------------   ----- 
End-of-path arrival time (ps)           17107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell105  15857  17107  604383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell105        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 604383p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17107
-------------------------------------   ----- 
End-of-path arrival time (ps)           17107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell134  15857  17107  604383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell134        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 604383p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17107
-------------------------------------   ----- 
End-of-path arrival time (ps)           17107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell136  15857  17107  604383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell136        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 604383p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17107
-------------------------------------   ----- 
End-of-path arrival time (ps)           17107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell141  15857  17107  604383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell141        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 604390p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17100
-------------------------------------   ----- 
End-of-path arrival time (ps)           17100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell12  15850  17100  604390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0              macrocell12         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 604390p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17100
-------------------------------------   ----- 
End-of-path arrival time (ps)           17100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell15  15850  17100  604390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0             macrocell15         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 604390p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17100
-------------------------------------   ----- 
End-of-path arrival time (ps)           17100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell34  15850  17100  604390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0              macrocell34         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 604390p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17100
-------------------------------------   ----- 
End-of-path arrival time (ps)           17100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell72  15850  17100  604390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0              macrocell72         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 604626p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16864
-------------------------------------   ----- 
End-of-path arrival time (ps)           16864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell18  15614  16864  604626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0             macrocell18         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 604626p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16864
-------------------------------------   ----- 
End-of-path arrival time (ps)           16864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell41  15614  16864  604626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0             macrocell41         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 604626p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16864
-------------------------------------   ----- 
End-of-path arrival time (ps)           16864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell53  15614  16864  604626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0             macrocell53         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 604626p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16864
-------------------------------------   ----- 
End-of-path arrival time (ps)           16864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell57  15614  16864  604626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0             macrocell57         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 604650p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16840
-------------------------------------   ----- 
End-of-path arrival time (ps)           16840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell27  15590  16840  604650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0             macrocell27         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 604650p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16840
-------------------------------------   ----- 
End-of-path arrival time (ps)           16840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell30  15590  16840  604650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0             macrocell30         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 604650p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16840
-------------------------------------   ----- 
End-of-path arrival time (ps)           16840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell67  15590  16840  604650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0              macrocell67         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 604650p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16840
-------------------------------------   ----- 
End-of-path arrival time (ps)           16840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell69  15590  16840  604650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0             macrocell69         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 604828p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16662
-------------------------------------   ----- 
End-of-path arrival time (ps)           16662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell115  15412  16662  604828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell115        0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 604828p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16662
-------------------------------------   ----- 
End-of-path arrival time (ps)           16662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell117  15412  16662  604828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell117        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 604828p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16662
-------------------------------------   ----- 
End-of-path arrival time (ps)           16662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell140  15412  16662  604828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell140        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 604828p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16662
-------------------------------------   ----- 
End-of-path arrival time (ps)           16662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell148  15412  16662  604828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell148        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 604841p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16649
-------------------------------------   ----- 
End-of-path arrival time (ps)           16649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell127  15399  16649  604841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell127        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 604841p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16649
-------------------------------------   ----- 
End-of-path arrival time (ps)           16649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell135  15399  16649  604841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell135        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 604841p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16649
-------------------------------------   ----- 
End-of-path arrival time (ps)           16649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell153  15399  16649  604841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell153        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 605152p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16338
-------------------------------------   ----- 
End-of-path arrival time (ps)           16338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell40  15088  16338  605152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0             macrocell40         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 605152p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16338
-------------------------------------   ----- 
End-of-path arrival time (ps)           16338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell42  15088  16338  605152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0             macrocell42         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 605152p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16338
-------------------------------------   ----- 
End-of-path arrival time (ps)           16338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell45  15088  16338  605152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0              macrocell45         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 605152p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16338
-------------------------------------   ----- 
End-of-path arrival time (ps)           16338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell62  15088  16338  605152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0             macrocell62         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 605247p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16243
-------------------------------------   ----- 
End-of-path arrival time (ps)           16243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell40  14993  16243  605247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0             macrocell40         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 605247p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16243
-------------------------------------   ----- 
End-of-path arrival time (ps)           16243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell42  14993  16243  605247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0             macrocell42         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 605247p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16243
-------------------------------------   ----- 
End-of-path arrival time (ps)           16243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell45  14993  16243  605247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0              macrocell45         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 605247p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16243
-------------------------------------   ----- 
End-of-path arrival time (ps)           16243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell62  14993  16243  605247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0             macrocell62         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 605263p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16227
-------------------------------------   ----- 
End-of-path arrival time (ps)           16227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell106  14977  16227  605263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell106        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 605263p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16227
-------------------------------------   ----- 
End-of-path arrival time (ps)           16227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell120  14977  16227  605263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell120        0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 605263p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16227
-------------------------------------   ----- 
End-of-path arrival time (ps)           16227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell130  14977  16227  605263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell130        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 605272p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16218
-------------------------------------   ----- 
End-of-path arrival time (ps)           16218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89   1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell95  14968  16218  605272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell95         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 605272p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16218
-------------------------------------   ----- 
End-of-path arrival time (ps)           16218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell119  14968  16218  605272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell119        0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 605272p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16218
-------------------------------------   ----- 
End-of-path arrival time (ps)           16218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell139  14968  16218  605272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell139        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 605272p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16218
-------------------------------------   ----- 
End-of-path arrival time (ps)           16218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell146  14968  16218  605272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell146        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 605824p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15666
-------------------------------------   ----- 
End-of-path arrival time (ps)           15666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell18  14416  15666  605824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0             macrocell18         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 605824p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15666
-------------------------------------   ----- 
End-of-path arrival time (ps)           15666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell41  14416  15666  605824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0             macrocell41         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 605824p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15666
-------------------------------------   ----- 
End-of-path arrival time (ps)           15666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell53  14416  15666  605824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0             macrocell53         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 605824p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15666
-------------------------------------   ----- 
End-of-path arrival time (ps)           15666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell57  14416  15666  605824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0             macrocell57         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 605836p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15654
-------------------------------------   ----- 
End-of-path arrival time (ps)           15654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell115  14404  15654  605836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell115        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 605836p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15654
-------------------------------------   ----- 
End-of-path arrival time (ps)           15654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell117  14404  15654  605836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell117        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 605836p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15654
-------------------------------------   ----- 
End-of-path arrival time (ps)           15654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell140  14404  15654  605836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell140        0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 605836p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15654
-------------------------------------   ----- 
End-of-path arrival time (ps)           15654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell148  14404  15654  605836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell148        0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 605847p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15643
-------------------------------------   ----- 
End-of-path arrival time (ps)           15643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell105  14393  15643  605847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell105        0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 605847p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15643
-------------------------------------   ----- 
End-of-path arrival time (ps)           15643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell134  14393  15643  605847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell134        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 605847p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15643
-------------------------------------   ----- 
End-of-path arrival time (ps)           15643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell136  14393  15643  605847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell136        0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 605847p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15643
-------------------------------------   ----- 
End-of-path arrival time (ps)           15643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell141  14393  15643  605847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell141        0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 605851p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15639
-------------------------------------   ----- 
End-of-path arrival time (ps)           15639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell127  14389  15639  605851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell127        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 605851p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15639
-------------------------------------   ----- 
End-of-path arrival time (ps)           15639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell135  14389  15639  605851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell135        0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 605851p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15639
-------------------------------------   ----- 
End-of-path arrival time (ps)           15639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell153  14389  15639  605851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell153        0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 605988p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15502
-------------------------------------   ----- 
End-of-path arrival time (ps)           15502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell131  14252  15502  605988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell131        0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 605988p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15502
-------------------------------------   ----- 
End-of-path arrival time (ps)           15502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell133  14252  15502  605988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell133        0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 605988p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15502
-------------------------------------   ----- 
End-of-path arrival time (ps)           15502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell147  14252  15502  605988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell147        0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 605988p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15502
-------------------------------------   ----- 
End-of-path arrival time (ps)           15502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell150  14252  15502  605988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell150        0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 606376p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15114
-------------------------------------   ----- 
End-of-path arrival time (ps)           15114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell24  13864  15114  606376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0             macrocell24         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 606376p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15114
-------------------------------------   ----- 
End-of-path arrival time (ps)           15114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell51  13864  15114  606376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0             macrocell51         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 606376p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15114
-------------------------------------   ----- 
End-of-path arrival time (ps)           15114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell59  13864  15114  606376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0             macrocell59         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 606376p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15114
-------------------------------------   ----- 
End-of-path arrival time (ps)           15114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell71  13864  15114  606376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0             macrocell71         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 606825p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14665
-------------------------------------   ----- 
End-of-path arrival time (ps)           14665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91   1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell99  13415  14665  606825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell99         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 606825p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14665
-------------------------------------   ----- 
End-of-path arrival time (ps)           14665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell129  13415  14665  606825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell129        0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 606825p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14665
-------------------------------------   ----- 
End-of-path arrival time (ps)           14665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell138  13415  14665  606825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell138        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 606825p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14665
-------------------------------------   ----- 
End-of-path arrival time (ps)           14665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell152  13415  14665  606825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell152        0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 606830p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14660
-------------------------------------   ----- 
End-of-path arrival time (ps)           14660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell91   1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell94  13410  14660  606830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell94         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 606830p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14660
-------------------------------------   ----- 
End-of-path arrival time (ps)           14660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell101  13410  14660  606830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell101        0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 606854p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14636
-------------------------------------   ----- 
End-of-path arrival time (ps)           14636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell110  13386  14636  606854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell110        0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 606854p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14636
-------------------------------------   ----- 
End-of-path arrival time (ps)           14636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell123  13386  14636  606854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell123        0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 606854p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14636
-------------------------------------   ----- 
End-of-path arrival time (ps)           14636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell126  13386  14636  606854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell126        0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 606854p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14636
-------------------------------------   ----- 
End-of-path arrival time (ps)           14636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell156  13386  14636  606854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell156        0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 606873p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14617
-------------------------------------   ----- 
End-of-path arrival time (ps)           14617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell106  13367  14617  606873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell106        0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 606873p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14617
-------------------------------------   ----- 
End-of-path arrival time (ps)           14617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell120  13367  14617  606873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell120        0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 606873p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14617
-------------------------------------   ----- 
End-of-path arrival time (ps)           14617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell130  13367  14617  606873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell130        0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 606876p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14614
-------------------------------------   ----- 
End-of-path arrival time (ps)           14614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell27  13364  14614  606876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0             macrocell27         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 606876p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14614
-------------------------------------   ----- 
End-of-path arrival time (ps)           14614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell30  13364  14614  606876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0             macrocell30         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 606876p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14614
-------------------------------------   ----- 
End-of-path arrival time (ps)           14614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell67  13364  14614  606876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0              macrocell67         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 606876p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14614
-------------------------------------   ----- 
End-of-path arrival time (ps)           14614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell69  13364  14614  606876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0             macrocell69         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 606888p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14602
-------------------------------------   ----- 
End-of-path arrival time (ps)           14602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91   1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell95  13352  14602  606888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell95         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 606888p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14602
-------------------------------------   ----- 
End-of-path arrival time (ps)           14602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell119  13352  14602  606888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell119        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 606888p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14602
-------------------------------------   ----- 
End-of-path arrival time (ps)           14602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell139  13352  14602  606888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell139        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 606888p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14602
-------------------------------------   ----- 
End-of-path arrival time (ps)           14602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell146  13352  14602  606888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell146        0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 606944p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14546
-------------------------------------   ----- 
End-of-path arrival time (ps)           14546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89   1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell99  13296  14546  606944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell99         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 606944p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14546
-------------------------------------   ----- 
End-of-path arrival time (ps)           14546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell129  13296  14546  606944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell129        0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 606944p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14546
-------------------------------------   ----- 
End-of-path arrival time (ps)           14546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell138  13296  14546  606944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell138        0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 606944p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14546
-------------------------------------   ----- 
End-of-path arrival time (ps)           14546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell152  13296  14546  606944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell152        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 606945p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14545
-------------------------------------   ----- 
End-of-path arrival time (ps)           14545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell89   1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell94  13295  14545  606945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell94         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 606945p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14545
-------------------------------------   ----- 
End-of-path arrival time (ps)           14545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell101  13295  14545  606945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell101        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 606977p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14513
-------------------------------------   ----- 
End-of-path arrival time (ps)           14513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell111  13263  14513  606977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell111        0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 606977p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14513
-------------------------------------   ----- 
End-of-path arrival time (ps)           14513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell114  13263  14513  606977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell114        0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 606977p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14513
-------------------------------------   ----- 
End-of-path arrival time (ps)           14513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell144  13263  14513  606977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell144        0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 606977p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14513
-------------------------------------   ----- 
End-of-path arrival time (ps)           14513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell155  13263  14513  606977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell155        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 607083p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14407
-------------------------------------   ----- 
End-of-path arrival time (ps)           14407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell131  13157  14407  607083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell131        0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 607083p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14407
-------------------------------------   ----- 
End-of-path arrival time (ps)           14407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell133  13157  14407  607083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell133        0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 607083p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14407
-------------------------------------   ----- 
End-of-path arrival time (ps)           14407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell147  13157  14407  607083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell147        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 607083p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14407
-------------------------------------   ----- 
End-of-path arrival time (ps)           14407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell150  13157  14407  607083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell150        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 607089p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14401
-------------------------------------   ----- 
End-of-path arrival time (ps)           14401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell18  13151  14401  607089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0             macrocell18         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 607089p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14401
-------------------------------------   ----- 
End-of-path arrival time (ps)           14401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell41  13151  14401  607089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0             macrocell41         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 607089p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14401
-------------------------------------   ----- 
End-of-path arrival time (ps)           14401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell53  13151  14401  607089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0             macrocell53         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 607089p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14401
-------------------------------------   ----- 
End-of-path arrival time (ps)           14401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell57  13151  14401  607089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0             macrocell57         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 607143p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14347
-------------------------------------   ----- 
End-of-path arrival time (ps)           14347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell111  13097  14347  607143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell111        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 607143p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14347
-------------------------------------   ----- 
End-of-path arrival time (ps)           14347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell114  13097  14347  607143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell114        0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 607143p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14347
-------------------------------------   ----- 
End-of-path arrival time (ps)           14347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell144  13097  14347  607143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell144        0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 607143p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14347
-------------------------------------   ----- 
End-of-path arrival time (ps)           14347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell155  13097  14347  607143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell155        0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 607188p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14302
-------------------------------------   ----- 
End-of-path arrival time (ps)           14302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell115  13052  14302  607188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell115        0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 607188p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14302
-------------------------------------   ----- 
End-of-path arrival time (ps)           14302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell117  13052  14302  607188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell117        0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 607188p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14302
-------------------------------------   ----- 
End-of-path arrival time (ps)           14302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell140  13052  14302  607188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell140        0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 607188p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14302
-------------------------------------   ----- 
End-of-path arrival time (ps)           14302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell148  13052  14302  607188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell148        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 607305p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14185
-------------------------------------   ----- 
End-of-path arrival time (ps)           14185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell110  12935  14185  607305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell110        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 607305p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14185
-------------------------------------   ----- 
End-of-path arrival time (ps)           14185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell123  12935  14185  607305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell123        0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 607305p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14185
-------------------------------------   ----- 
End-of-path arrival time (ps)           14185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell126  12935  14185  607305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell126        0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 607305p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14185
-------------------------------------   ----- 
End-of-path arrival time (ps)           14185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell156  12935  14185  607305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell156        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 607438p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14052
-------------------------------------   ----- 
End-of-path arrival time (ps)           14052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell48  12802  14052  607438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0             macrocell48         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 607438p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14052
-------------------------------------   ----- 
End-of-path arrival time (ps)           14052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell52  12802  14052  607438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0             macrocell52         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 607438p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14052
-------------------------------------   ----- 
End-of-path arrival time (ps)           14052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell58  12802  14052  607438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0             macrocell58         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 607438p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14052
-------------------------------------   ----- 
End-of-path arrival time (ps)           14052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell66  12802  14052  607438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0             macrocell66         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 607648p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13842
-------------------------------------   ----- 
End-of-path arrival time (ps)           13842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell24  12592  13842  607648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0             macrocell24         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 607648p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13842
-------------------------------------   ----- 
End-of-path arrival time (ps)           13842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell51  12592  13842  607648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0             macrocell51         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 607648p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13842
-------------------------------------   ----- 
End-of-path arrival time (ps)           13842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell59  12592  13842  607648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0             macrocell59         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 607648p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13842
-------------------------------------   ----- 
End-of-path arrival time (ps)           13842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell71  12592  13842  607648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0             macrocell71         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 607712p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13778
-------------------------------------   ----- 
End-of-path arrival time (ps)           13778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell127  12528  13778  607712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell127        0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 607712p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13778
-------------------------------------   ----- 
End-of-path arrival time (ps)           13778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell135  12528  13778  607712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell135        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 607712p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13778
-------------------------------------   ----- 
End-of-path arrival time (ps)           13778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell153  12528  13778  607712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell153        0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 607813p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13677
-------------------------------------   ----- 
End-of-path arrival time (ps)           13677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell36  12427  13677  607813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0             macrocell36         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 607813p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13677
-------------------------------------   ----- 
End-of-path arrival time (ps)           13677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell39  12427  13677  607813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0             macrocell39         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 607813p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13677
-------------------------------------   ----- 
End-of-path arrival time (ps)           13677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell61  12427  13677  607813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0             macrocell61         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 607813p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13677
-------------------------------------   ----- 
End-of-path arrival time (ps)           13677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell68  12427  13677  607813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0             macrocell68         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 607814p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13676
-------------------------------------   ----- 
End-of-path arrival time (ps)           13676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell12  12426  13676  607814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0              macrocell12         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 607814p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13676
-------------------------------------   ----- 
End-of-path arrival time (ps)           13676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell15  12426  13676  607814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0             macrocell15         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 607814p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13676
-------------------------------------   ----- 
End-of-path arrival time (ps)           13676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell34  12426  13676  607814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0              macrocell34         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 607814p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13676
-------------------------------------   ----- 
End-of-path arrival time (ps)           13676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell72  12426  13676  607814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0              macrocell72         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 607972p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13518
-------------------------------------   ----- 
End-of-path arrival time (ps)           13518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91   1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell96  12268  13518  607972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell96         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 607972p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13518
-------------------------------------   ----- 
End-of-path arrival time (ps)           13518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91   1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell98  12268  13518  607972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell98         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 607972p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13518
-------------------------------------   ----- 
End-of-path arrival time (ps)           13518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell113  12268  13518  607972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell113        0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 607972p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13518
-------------------------------------   ----- 
End-of-path arrival time (ps)           13518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell154  12268  13518  607972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell154        0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 607986p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13504
-------------------------------------   ----- 
End-of-path arrival time (ps)           13504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell108  12254  13504  607986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell108        0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 607986p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13504
-------------------------------------   ----- 
End-of-path arrival time (ps)           13504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell116  12254  13504  607986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell116        0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 607986p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13504
-------------------------------------   ----- 
End-of-path arrival time (ps)           13504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell128  12254  13504  607986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell128        0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 607986p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13504
-------------------------------------   ----- 
End-of-path arrival time (ps)           13504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell142  12254  13504  607986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell142        0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 607996p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13494
-------------------------------------   ----- 
End-of-path arrival time (ps)           13494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell100  12244  13494  607996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell100        0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 607996p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13494
-------------------------------------   ----- 
End-of-path arrival time (ps)           13494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell103  12244  13494  607996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell103        0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 607996p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13494
-------------------------------------   ----- 
End-of-path arrival time (ps)           13494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell121  12244  13494  607996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell121        0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 607996p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13494
-------------------------------------   ----- 
End-of-path arrival time (ps)           13494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell149  12244  13494  607996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell149        0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 608012p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13478
-------------------------------------   ----- 
End-of-path arrival time (ps)           13478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell102  12228  13478  608012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell102        0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 608012p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13478
-------------------------------------   ----- 
End-of-path arrival time (ps)           13478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell118  12228  13478  608012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell118        0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 608012p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13478
-------------------------------------   ----- 
End-of-path arrival time (ps)           13478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell151  12228  13478  608012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell151        0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \APPS_ADC:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \APPS_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 608049p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -4060
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     620940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12891
-------------------------------------   ----- 
End-of-path arrival time (ps)           12891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_1      controlcell1   1210   1210  608049  RISE       1
\APPS_ADC:bSAR_SEQ:cnt_enable\/main_1      macrocell77    3942   5152  608049  RISE       1
\APPS_ADC:bSAR_SEQ:cnt_enable\/q           macrocell77    3350   8502  608049  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/enable  count7cell     4389  12891  608049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 608101p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13389
-------------------------------------   ----- 
End-of-path arrival time (ps)           13389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell105  12139  13389  608101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell105        0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 608101p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13389
-------------------------------------   ----- 
End-of-path arrival time (ps)           13389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell134  12139  13389  608101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell134        0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 608101p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13389
-------------------------------------   ----- 
End-of-path arrival time (ps)           13389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell136  12139  13389  608101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell136        0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 608101p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13389
-------------------------------------   ----- 
End-of-path arrival time (ps)           13389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell141  12139  13389  608101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell141        0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 608116p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13374
-------------------------------------   ----- 
End-of-path arrival time (ps)           13374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell27  12124  13374  608116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0             macrocell27         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 608116p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13374
-------------------------------------   ----- 
End-of-path arrival time (ps)           13374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell30  12124  13374  608116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0             macrocell30         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 608116p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13374
-------------------------------------   ----- 
End-of-path arrival time (ps)           13374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell67  12124  13374  608116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0              macrocell67         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 608116p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13374
-------------------------------------   ----- 
End-of-path arrival time (ps)           13374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell69  12124  13374  608116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0             macrocell69         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 608117p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13373
-------------------------------------   ----- 
End-of-path arrival time (ps)           13373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell48  12123  13373  608117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0             macrocell48         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 608117p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13373
-------------------------------------   ----- 
End-of-path arrival time (ps)           13373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell52  12123  13373  608117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0             macrocell52         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 608117p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13373
-------------------------------------   ----- 
End-of-path arrival time (ps)           13373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell58  12123  13373  608117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0             macrocell58         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 608117p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13373
-------------------------------------   ----- 
End-of-path arrival time (ps)           13373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell66  12123  13373  608117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0             macrocell66         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 608123p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13367
-------------------------------------   ----- 
End-of-path arrival time (ps)           13367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89   1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell96  12117  13367  608123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell96         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 608123p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13367
-------------------------------------   ----- 
End-of-path arrival time (ps)           13367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89   1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell98  12117  13367  608123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell98         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 608123p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13367
-------------------------------------   ----- 
End-of-path arrival time (ps)           13367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell113  12117  13367  608123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell113        0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 608123p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13367
-------------------------------------   ----- 
End-of-path arrival time (ps)           13367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell154  12117  13367  608123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell154        0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 608132p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13358
-------------------------------------   ----- 
End-of-path arrival time (ps)           13358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell108  12108  13358  608132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell108        0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 608132p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13358
-------------------------------------   ----- 
End-of-path arrival time (ps)           13358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell116  12108  13358  608132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell116        0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 608132p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13358
-------------------------------------   ----- 
End-of-path arrival time (ps)           13358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell128  12108  13358  608132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell128        0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 608132p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13358
-------------------------------------   ----- 
End-of-path arrival time (ps)           13358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell142  12108  13358  608132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell142        0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 608134p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13356
-------------------------------------   ----- 
End-of-path arrival time (ps)           13356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell36  12106  13356  608134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0             macrocell36         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 608134p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13356
-------------------------------------   ----- 
End-of-path arrival time (ps)           13356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell39  12106  13356  608134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0             macrocell39         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 608134p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13356
-------------------------------------   ----- 
End-of-path arrival time (ps)           13356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell61  12106  13356  608134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0             macrocell61         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 608134p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13356
-------------------------------------   ----- 
End-of-path arrival time (ps)           13356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell68  12106  13356  608134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0             macrocell68         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 608138p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13352
-------------------------------------   ----- 
End-of-path arrival time (ps)           13352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell100  12102  13352  608138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell100        0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 608138p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13352
-------------------------------------   ----- 
End-of-path arrival time (ps)           13352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell103  12102  13352  608138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell103        0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 608138p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13352
-------------------------------------   ----- 
End-of-path arrival time (ps)           13352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell121  12102  13352  608138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell121        0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 608138p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13352
-------------------------------------   ----- 
End-of-path arrival time (ps)           13352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell149  12102  13352  608138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell149        0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 608152p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13338
-------------------------------------   ----- 
End-of-path arrival time (ps)           13338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell102  12088  13338  608152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell102        0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 608152p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13338
-------------------------------------   ----- 
End-of-path arrival time (ps)           13338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell118  12088  13338  608152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell118        0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 608152p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13338
-------------------------------------   ----- 
End-of-path arrival time (ps)           13338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell151  12088  13338  608152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell151        0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 608186p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13304
-------------------------------------   ----- 
End-of-path arrival time (ps)           13304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell36  12054  13304  608186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0             macrocell36         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 608186p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13304
-------------------------------------   ----- 
End-of-path arrival time (ps)           13304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell39  12054  13304  608186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0             macrocell39         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 608186p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13304
-------------------------------------   ----- 
End-of-path arrival time (ps)           13304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell61  12054  13304  608186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0             macrocell61         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 608186p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13304
-------------------------------------   ----- 
End-of-path arrival time (ps)           13304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell68  12054  13304  608186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0             macrocell68         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 608187p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13303
-------------------------------------   ----- 
End-of-path arrival time (ps)           13303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell12  12053  13303  608187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0              macrocell12         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 608187p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13303
-------------------------------------   ----- 
End-of-path arrival time (ps)           13303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell15  12053  13303  608187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0             macrocell15         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 608187p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13303
-------------------------------------   ----- 
End-of-path arrival time (ps)           13303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell34  12053  13303  608187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0              macrocell34         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 608187p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13303
-------------------------------------   ----- 
End-of-path arrival time (ps)           13303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell72  12053  13303  608187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0              macrocell72         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 608247p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13243
-------------------------------------   ----- 
End-of-path arrival time (ps)           13243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell27  11993  13243  608247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0             macrocell27         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 608247p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13243
-------------------------------------   ----- 
End-of-path arrival time (ps)           13243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell30  11993  13243  608247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0             macrocell30         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 608247p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13243
-------------------------------------   ----- 
End-of-path arrival time (ps)           13243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell67  11993  13243  608247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0              macrocell67         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 608247p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13243
-------------------------------------   ----- 
End-of-path arrival time (ps)           13243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell69  11993  13243  608247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0             macrocell69         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 608248p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13242
-------------------------------------   ----- 
End-of-path arrival time (ps)           13242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell48  11992  13242  608248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0             macrocell48         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 608248p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13242
-------------------------------------   ----- 
End-of-path arrival time (ps)           13242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell52  11992  13242  608248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0             macrocell52         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 608248p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13242
-------------------------------------   ----- 
End-of-path arrival time (ps)           13242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell58  11992  13242  608248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0             macrocell58         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 608248p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13242
-------------------------------------   ----- 
End-of-path arrival time (ps)           13242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell66  11992  13242  608248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0             macrocell66         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 608287p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13203
-------------------------------------   ----- 
End-of-path arrival time (ps)           13203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell40  11953  13203  608287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0             macrocell40         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 608287p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13203
-------------------------------------   ----- 
End-of-path arrival time (ps)           13203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell42  11953  13203  608287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0             macrocell42         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 608287p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13203
-------------------------------------   ----- 
End-of-path arrival time (ps)           13203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell45  11953  13203  608287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0              macrocell45         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 608287p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13203
-------------------------------------   ----- 
End-of-path arrival time (ps)           13203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell62  11953  13203  608287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0             macrocell62         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 608353p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13137
-------------------------------------   ----- 
End-of-path arrival time (ps)           13137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell111  11887  13137  608353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell111        0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 608353p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13137
-------------------------------------   ----- 
End-of-path arrival time (ps)           13137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell114  11887  13137  608353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell114        0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 608353p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13137
-------------------------------------   ----- 
End-of-path arrival time (ps)           13137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell144  11887  13137  608353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell144        0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 608353p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13137
-------------------------------------   ----- 
End-of-path arrival time (ps)           13137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell155  11887  13137  608353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell155        0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 608398p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13092
-------------------------------------   ----- 
End-of-path arrival time (ps)           13092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell12  11842  13092  608398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0              macrocell12         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 608398p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13092
-------------------------------------   ----- 
End-of-path arrival time (ps)           13092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell15  11842  13092  608398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0             macrocell15         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 608398p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13092
-------------------------------------   ----- 
End-of-path arrival time (ps)           13092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell34  11842  13092  608398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0              macrocell34         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 608398p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13092
-------------------------------------   ----- 
End-of-path arrival time (ps)           13092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell72  11842  13092  608398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0              macrocell72         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 608624p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12866
-------------------------------------   ----- 
End-of-path arrival time (ps)           12866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell115  11616  12866  608624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell115        0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 608624p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12866
-------------------------------------   ----- 
End-of-path arrival time (ps)           12866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell117  11616  12866  608624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell117        0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 608624p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12866
-------------------------------------   ----- 
End-of-path arrival time (ps)           12866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell140  11616  12866  608624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell140        0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 608624p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12866
-------------------------------------   ----- 
End-of-path arrival time (ps)           12866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell148  11616  12866  608624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell148        0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 608626p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12864
-------------------------------------   ----- 
End-of-path arrival time (ps)           12864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell115  11614  12864  608626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell115        0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 608626p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12864
-------------------------------------   ----- 
End-of-path arrival time (ps)           12864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell117  11614  12864  608626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell117        0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 608626p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12864
-------------------------------------   ----- 
End-of-path arrival time (ps)           12864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell140  11614  12864  608626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell140        0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 608626p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12864
-------------------------------------   ----- 
End-of-path arrival time (ps)           12864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell148  11614  12864  608626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell148        0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 608627p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12863
-------------------------------------   ----- 
End-of-path arrival time (ps)           12863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell127  11613  12863  608627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell127        0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 608627p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12863
-------------------------------------   ----- 
End-of-path arrival time (ps)           12863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell135  11613  12863  608627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell135        0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 608627p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12863
-------------------------------------   ----- 
End-of-path arrival time (ps)           12863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell153  11613  12863  608627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell153        0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 608632p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12858
-------------------------------------   ----- 
End-of-path arrival time (ps)           12858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell127  11608  12858  608632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell127        0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 608632p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12858
-------------------------------------   ----- 
End-of-path arrival time (ps)           12858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell135  11608  12858  608632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell135        0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 608632p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12858
-------------------------------------   ----- 
End-of-path arrival time (ps)           12858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell153  11608  12858  608632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell153        0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 608634p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12856
-------------------------------------   ----- 
End-of-path arrival time (ps)           12856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell105  11606  12856  608634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell105        0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 608634p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12856
-------------------------------------   ----- 
End-of-path arrival time (ps)           12856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell134  11606  12856  608634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell134        0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 608634p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12856
-------------------------------------   ----- 
End-of-path arrival time (ps)           12856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell136  11606  12856  608634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell136        0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 608634p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12856
-------------------------------------   ----- 
End-of-path arrival time (ps)           12856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell141  11606  12856  608634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell141        0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 608637p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12853
-------------------------------------   ----- 
End-of-path arrival time (ps)           12853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell105  11603  12853  608637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell105        0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 608637p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12853
-------------------------------------   ----- 
End-of-path arrival time (ps)           12853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell134  11603  12853  608637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell134        0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 608637p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12853
-------------------------------------   ----- 
End-of-path arrival time (ps)           12853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell136  11603  12853  608637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell136        0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 608637p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12853
-------------------------------------   ----- 
End-of-path arrival time (ps)           12853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell141  11603  12853  608637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell141        0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 608788p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12702
-------------------------------------   ----- 
End-of-path arrival time (ps)           12702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell36  11452  12702  608788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0             macrocell36         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 608788p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12702
-------------------------------------   ----- 
End-of-path arrival time (ps)           12702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell39  11452  12702  608788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0             macrocell39         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 608788p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12702
-------------------------------------   ----- 
End-of-path arrival time (ps)           12702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell61  11452  12702  608788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0             macrocell61         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 608788p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12702
-------------------------------------   ----- 
End-of-path arrival time (ps)           12702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell68  11452  12702  608788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0             macrocell68         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 608790p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12700
-------------------------------------   ----- 
End-of-path arrival time (ps)           12700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell12  11450  12700  608790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0              macrocell12         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 608790p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12700
-------------------------------------   ----- 
End-of-path arrival time (ps)           12700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell15  11450  12700  608790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0             macrocell15         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 608790p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12700
-------------------------------------   ----- 
End-of-path arrival time (ps)           12700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell34  11450  12700  608790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0              macrocell34         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 608790p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12700
-------------------------------------   ----- 
End-of-path arrival time (ps)           12700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell72  11450  12700  608790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0              macrocell72         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 608812p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12678
-------------------------------------   ----- 
End-of-path arrival time (ps)           12678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell14  11428  12678  608812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0             macrocell14         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 608812p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12678
-------------------------------------   ----- 
End-of-path arrival time (ps)           12678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell54  11428  12678  608812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0             macrocell54         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 608812p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12678
-------------------------------------   ----- 
End-of-path arrival time (ps)           12678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell70  11428  12678  608812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0             macrocell70         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 608812p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12678
-------------------------------------   ----- 
End-of-path arrival time (ps)           12678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell75  11428  12678  608812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0              macrocell75         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 608815p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12675
-------------------------------------   ----- 
End-of-path arrival time (ps)           12675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell27  11425  12675  608815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0             macrocell27         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 608815p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12675
-------------------------------------   ----- 
End-of-path arrival time (ps)           12675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell30  11425  12675  608815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0             macrocell30         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 608815p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12675
-------------------------------------   ----- 
End-of-path arrival time (ps)           12675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell67  11425  12675  608815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0              macrocell67         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 608815p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12675
-------------------------------------   ----- 
End-of-path arrival time (ps)           12675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell69  11425  12675  608815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0             macrocell69         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 608817p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12673
-------------------------------------   ----- 
End-of-path arrival time (ps)           12673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell48  11423  12673  608817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0             macrocell48         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 608817p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12673
-------------------------------------   ----- 
End-of-path arrival time (ps)           12673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell52  11423  12673  608817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0             macrocell52         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 608817p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12673
-------------------------------------   ----- 
End-of-path arrival time (ps)           12673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell58  11423  12673  608817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0             macrocell58         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 608817p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12673
-------------------------------------   ----- 
End-of-path arrival time (ps)           12673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell66  11423  12673  608817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0             macrocell66         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 608908p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12582
-------------------------------------   ----- 
End-of-path arrival time (ps)           12582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell92   1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell94  11332  12582  608908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell94         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 608908p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12582
-------------------------------------   ----- 
End-of-path arrival time (ps)           12582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell101  11332  12582  608908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell101        0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 609335p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12155
-------------------------------------   ----- 
End-of-path arrival time (ps)           12155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92   1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell99  10905  12155  609335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell99         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 609335p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12155
-------------------------------------   ----- 
End-of-path arrival time (ps)           12155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell129  10905  12155  609335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell129        0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 609335p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12155
-------------------------------------   ----- 
End-of-path arrival time (ps)           12155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell138  10905  12155  609335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell138        0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 609335p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12155
-------------------------------------   ----- 
End-of-path arrival time (ps)           12155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell152  10905  12155  609335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell152        0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 609370p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12120
-------------------------------------   ----- 
End-of-path arrival time (ps)           12120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell110  10870  12120  609370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell110        0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 609370p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12120
-------------------------------------   ----- 
End-of-path arrival time (ps)           12120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell123  10870  12120  609370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell123        0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 609370p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12120
-------------------------------------   ----- 
End-of-path arrival time (ps)           12120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell126  10870  12120  609370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell126        0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 609370p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12120
-------------------------------------   ----- 
End-of-path arrival time (ps)           12120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell156  10870  12120  609370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell156        0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 609494p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11996
-------------------------------------   ----- 
End-of-path arrival time (ps)           11996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell40  10746  11996  609494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0             macrocell40         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 609494p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11996
-------------------------------------   ----- 
End-of-path arrival time (ps)           11996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell42  10746  11996  609494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0             macrocell42         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 609494p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11996
-------------------------------------   ----- 
End-of-path arrival time (ps)           11996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell45  10746  11996  609494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0              macrocell45         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 609494p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11996
-------------------------------------   ----- 
End-of-path arrival time (ps)           11996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell62  10746  11996  609494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0             macrocell62         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 609600p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11890
-------------------------------------   ----- 
End-of-path arrival time (ps)           11890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell18  10640  11890  609600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0             macrocell18         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 609600p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11890
-------------------------------------   ----- 
End-of-path arrival time (ps)           11890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell41  10640  11890  609600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0             macrocell41         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 609600p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11890
-------------------------------------   ----- 
End-of-path arrival time (ps)           11890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell53  10640  11890  609600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0             macrocell53         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 609600p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11890
-------------------------------------   ----- 
End-of-path arrival time (ps)           11890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell57  10640  11890  609600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0             macrocell57         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 609613p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11877
-------------------------------------   ----- 
End-of-path arrival time (ps)           11877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell90   1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell94  10627  11877  609613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell94         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 609613p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11877
-------------------------------------   ----- 
End-of-path arrival time (ps)           11877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell101  10627  11877  609613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell101        0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 609617p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11873
-------------------------------------   ----- 
End-of-path arrival time (ps)           11873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90   1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell99  10623  11873  609617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell99         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 609617p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11873
-------------------------------------   ----- 
End-of-path arrival time (ps)           11873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell129  10623  11873  609617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell129        0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 609617p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11873
-------------------------------------   ----- 
End-of-path arrival time (ps)           11873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell138  10623  11873  609617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell138        0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 609617p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11873
-------------------------------------   ----- 
End-of-path arrival time (ps)           11873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell152  10623  11873  609617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell152        0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 609628p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11862
-------------------------------------   ----- 
End-of-path arrival time (ps)           11862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell111  10612  11862  609628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell111        0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 609628p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11862
-------------------------------------   ----- 
End-of-path arrival time (ps)           11862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell114  10612  11862  609628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell114        0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 609628p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11862
-------------------------------------   ----- 
End-of-path arrival time (ps)           11862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell144  10612  11862  609628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell144        0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 609628p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11862
-------------------------------------   ----- 
End-of-path arrival time (ps)           11862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell155  10612  11862  609628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell155        0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 609637p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11853
-------------------------------------   ----- 
End-of-path arrival time (ps)           11853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell110  10603  11853  609637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell110        0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 609637p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11853
-------------------------------------   ----- 
End-of-path arrival time (ps)           11853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell123  10603  11853  609637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell123        0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 609637p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11853
-------------------------------------   ----- 
End-of-path arrival time (ps)           11853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell126  10603  11853  609637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell126        0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 609637p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11853
-------------------------------------   ----- 
End-of-path arrival time (ps)           11853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell156  10603  11853  609637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell156        0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 609647p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11843
-------------------------------------   ----- 
End-of-path arrival time (ps)           11843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell106  10593  11843  609647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell106        0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 609647p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11843
-------------------------------------   ----- 
End-of-path arrival time (ps)           11843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell120  10593  11843  609647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell120        0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 609647p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11843
-------------------------------------   ----- 
End-of-path arrival time (ps)           11843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell130  10593  11843  609647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell130        0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 609654p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11836
-------------------------------------   ----- 
End-of-path arrival time (ps)           11836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell131  10586  11836  609654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell131        0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 609654p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11836
-------------------------------------   ----- 
End-of-path arrival time (ps)           11836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell133  10586  11836  609654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell133        0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 609654p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11836
-------------------------------------   ----- 
End-of-path arrival time (ps)           11836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell147  10586  11836  609654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell147        0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 609654p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11836
-------------------------------------   ----- 
End-of-path arrival time (ps)           11836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell150  10586  11836  609654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell150        0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 609659p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11831
-------------------------------------   ----- 
End-of-path arrival time (ps)           11831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90   1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell95  10581  11831  609659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell95         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 609659p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11831
-------------------------------------   ----- 
End-of-path arrival time (ps)           11831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell119  10581  11831  609659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell119        0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 609659p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11831
-------------------------------------   ----- 
End-of-path arrival time (ps)           11831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell139  10581  11831  609659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell139        0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 609659p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11831
-------------------------------------   ----- 
End-of-path arrival time (ps)           11831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell146  10581  11831  609659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell146        0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 609756p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11734
-------------------------------------   ----- 
End-of-path arrival time (ps)           11734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell115  10484  11734  609756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell115        0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 609756p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11734
-------------------------------------   ----- 
End-of-path arrival time (ps)           11734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell117  10484  11734  609756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell117        0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 609756p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11734
-------------------------------------   ----- 
End-of-path arrival time (ps)           11734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell140  10484  11734  609756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell140        0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 609756p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11734
-------------------------------------   ----- 
End-of-path arrival time (ps)           11734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell148  10484  11734  609756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell148        0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 609760p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11730
-------------------------------------   ----- 
End-of-path arrival time (ps)           11730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell127  10480  11730  609760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell127        0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 609760p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11730
-------------------------------------   ----- 
End-of-path arrival time (ps)           11730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell135  10480  11730  609760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell135        0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 609760p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11730
-------------------------------------   ----- 
End-of-path arrival time (ps)           11730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell153  10480  11730  609760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell153        0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 609768p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11722
-------------------------------------   ----- 
End-of-path arrival time (ps)           11722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell105  10472  11722  609768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell105        0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 609768p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11722
-------------------------------------   ----- 
End-of-path arrival time (ps)           11722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell134  10472  11722  609768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell134        0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 609768p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11722
-------------------------------------   ----- 
End-of-path arrival time (ps)           11722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell136  10472  11722  609768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell136        0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 609768p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11722
-------------------------------------   ----- 
End-of-path arrival time (ps)           11722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell141  10472  11722  609768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell141        0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 609795p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11695
-------------------------------------   ----- 
End-of-path arrival time (ps)           11695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell88   1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell94  10445  11695  609795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell94         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 609795p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11695
-------------------------------------   ----- 
End-of-path arrival time (ps)           11695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell101  10445  11695  609795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell101        0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 609799p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11691
-------------------------------------   ----- 
End-of-path arrival time (ps)           11691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88   1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell99  10441  11691  609799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell99         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 609799p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11691
-------------------------------------   ----- 
End-of-path arrival time (ps)           11691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell129  10441  11691  609799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell129        0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 609799p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11691
-------------------------------------   ----- 
End-of-path arrival time (ps)           11691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell138  10441  11691  609799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell138        0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 609799p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11691
-------------------------------------   ----- 
End-of-path arrival time (ps)           11691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell152  10441  11691  609799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell152        0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 609813p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11677
-------------------------------------   ----- 
End-of-path arrival time (ps)           11677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell111  10427  11677  609813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell111        0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 609813p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11677
-------------------------------------   ----- 
End-of-path arrival time (ps)           11677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell114  10427  11677  609813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell114        0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 609813p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11677
-------------------------------------   ----- 
End-of-path arrival time (ps)           11677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell144  10427  11677  609813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell144        0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 609813p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11677
-------------------------------------   ----- 
End-of-path arrival time (ps)           11677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell155  10427  11677  609813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell155        0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 609818p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11672
-------------------------------------   ----- 
End-of-path arrival time (ps)           11672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell110  10422  11672  609818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell110        0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 609818p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11672
-------------------------------------   ----- 
End-of-path arrival time (ps)           11672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell123  10422  11672  609818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell123        0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 609818p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11672
-------------------------------------   ----- 
End-of-path arrival time (ps)           11672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell126  10422  11672  609818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell126        0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 609818p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11672
-------------------------------------   ----- 
End-of-path arrival time (ps)           11672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell156  10422  11672  609818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell156        0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 609858p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11632
-------------------------------------   ----- 
End-of-path arrival time (ps)           11632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell106  10382  11632  609858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell106        0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 609858p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11632
-------------------------------------   ----- 
End-of-path arrival time (ps)           11632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell120  10382  11632  609858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell120        0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 609858p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11632
-------------------------------------   ----- 
End-of-path arrival time (ps)           11632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell130  10382  11632  609858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell130        0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 609861p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11629
-------------------------------------   ----- 
End-of-path arrival time (ps)           11629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell106  10379  11629  609861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell106        0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 609861p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11629
-------------------------------------   ----- 
End-of-path arrival time (ps)           11629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell120  10379  11629  609861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell120        0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 609861p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11629
-------------------------------------   ----- 
End-of-path arrival time (ps)           11629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell130  10379  11629  609861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell130        0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 609866p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11624
-------------------------------------   ----- 
End-of-path arrival time (ps)           11624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell131  10374  11624  609866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell131        0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 609866p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11624
-------------------------------------   ----- 
End-of-path arrival time (ps)           11624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell133  10374  11624  609866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell133        0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 609866p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11624
-------------------------------------   ----- 
End-of-path arrival time (ps)           11624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell147  10374  11624  609866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell147        0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 609866p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11624
-------------------------------------   ----- 
End-of-path arrival time (ps)           11624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell150  10374  11624  609866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell150        0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 609870p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11620
-------------------------------------   ----- 
End-of-path arrival time (ps)           11620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell131  10370  11620  609870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell131        0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 609870p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11620
-------------------------------------   ----- 
End-of-path arrival time (ps)           11620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell133  10370  11620  609870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell133        0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 609870p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11620
-------------------------------------   ----- 
End-of-path arrival time (ps)           11620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell147  10370  11620  609870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell147        0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 609870p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11620
-------------------------------------   ----- 
End-of-path arrival time (ps)           11620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell150  10370  11620  609870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell150        0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 609871p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11619
-------------------------------------   ----- 
End-of-path arrival time (ps)           11619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88   1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell95  10369  11619  609871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell95         0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 609871p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11619
-------------------------------------   ----- 
End-of-path arrival time (ps)           11619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell119  10369  11619  609871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell119        0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 609871p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11619
-------------------------------------   ----- 
End-of-path arrival time (ps)           11619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell139  10369  11619  609871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell139        0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 609871p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11619
-------------------------------------   ----- 
End-of-path arrival time (ps)           11619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell146  10369  11619  609871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell146        0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 609876p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11614
-------------------------------------   ----- 
End-of-path arrival time (ps)           11614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92   1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell95  10364  11614  609876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell95         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 609876p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11614
-------------------------------------   ----- 
End-of-path arrival time (ps)           11614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell119  10364  11614  609876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell119        0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 609876p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11614
-------------------------------------   ----- 
End-of-path arrival time (ps)           11614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell139  10364  11614  609876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell139        0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 609876p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11614
-------------------------------------   ----- 
End-of-path arrival time (ps)           11614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell146  10364  11614  609876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell146        0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 609989p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11501
-------------------------------------   ----- 
End-of-path arrival time (ps)           11501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell13  10251  11501  609989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0             macrocell13         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 609989p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11501
-------------------------------------   ----- 
End-of-path arrival time (ps)           11501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell29  10251  11501  609989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0             macrocell29         0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 609989p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11501
-------------------------------------   ----- 
End-of-path arrival time (ps)           11501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell46  10251  11501  609989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0             macrocell46         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 609989p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11501
-------------------------------------   ----- 
End-of-path arrival time (ps)           11501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell63  10251  11501  609989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0             macrocell63         0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 610041p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11449
-------------------------------------   ----- 
End-of-path arrival time (ps)           11449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell25  10199  11449  610041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0             macrocell25         0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 610041p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11449
-------------------------------------   ----- 
End-of-path arrival time (ps)           11449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell28  10199  11449  610041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0             macrocell28         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 610041p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11449
-------------------------------------   ----- 
End-of-path arrival time (ps)           11449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell73  10199  11449  610041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0              macrocell73         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 610041p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11449
-------------------------------------   ----- 
End-of-path arrival time (ps)           11449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell74  10199  11449  610041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0              macrocell74         0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 610113p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11377
-------------------------------------   ----- 
End-of-path arrival time (ps)           11377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell22  10127  11377  610113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0             macrocell22         0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 610113p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11377
-------------------------------------   ----- 
End-of-path arrival time (ps)           11377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell23  10127  11377  610113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0              macrocell23         0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 610113p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11377
-------------------------------------   ----- 
End-of-path arrival time (ps)           11377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell37  10127  11377  610113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0             macrocell37         0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 610113p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11377
-------------------------------------   ----- 
End-of-path arrival time (ps)           11377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell49  10127  11377  610113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0             macrocell49         0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 610154p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11336
-------------------------------------   ----- 
End-of-path arrival time (ps)           11336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell24  10086  11336  610154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0             macrocell24         0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 610154p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11336
-------------------------------------   ----- 
End-of-path arrival time (ps)           11336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell51  10086  11336  610154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0             macrocell51         0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 610154p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11336
-------------------------------------   ----- 
End-of-path arrival time (ps)           11336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell59  10086  11336  610154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0             macrocell59         0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 610154p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11336
-------------------------------------   ----- 
End-of-path arrival time (ps)           11336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell71  10086  11336  610154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0             macrocell71         0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 610547p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10943
-------------------------------------   ----- 
End-of-path arrival time (ps)           10943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell17   9693  10943  610547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0             macrocell17         0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 610547p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10943
-------------------------------------   ----- 
End-of-path arrival time (ps)           10943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell32   9693  10943  610547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0             macrocell32         0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 610547p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10943
-------------------------------------   ----- 
End-of-path arrival time (ps)           10943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell60   9693  10943  610547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0             macrocell60         0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 610547p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10943
-------------------------------------   ----- 
End-of-path arrival time (ps)           10943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell65   9693  10943  610547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0             macrocell65         0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 610665p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10825
-------------------------------------   ----- 
End-of-path arrival time (ps)           10825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell107   9575  10825  610665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell107        0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 610665p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10825
-------------------------------------   ----- 
End-of-path arrival time (ps)           10825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell143   9575  10825  610665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell143        0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 610789p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10701
-------------------------------------   ----- 
End-of-path arrival time (ps)           10701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell14   9451  10701  610789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0             macrocell14         0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 610789p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10701
-------------------------------------   ----- 
End-of-path arrival time (ps)           10701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell54   9451  10701  610789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0             macrocell54         0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 610789p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10701
-------------------------------------   ----- 
End-of-path arrival time (ps)           10701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell70   9451  10701  610789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0             macrocell70         0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 610789p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10701
-------------------------------------   ----- 
End-of-path arrival time (ps)           10701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell75   9451  10701  610789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0              macrocell75         0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 610821p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10669
-------------------------------------   ----- 
End-of-path arrival time (ps)           10669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell93   1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell94   9419  10669  610821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell94         0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 610821p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10669
-------------------------------------   ----- 
End-of-path arrival time (ps)           10669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell101   9419  10669  610821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell101        0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 610822p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10668
-------------------------------------   ----- 
End-of-path arrival time (ps)           10668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93   1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell99   9418  10668  610822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell99         0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 610822p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10668
-------------------------------------   ----- 
End-of-path arrival time (ps)           10668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell129   9418  10668  610822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell129        0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 610822p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10668
-------------------------------------   ----- 
End-of-path arrival time (ps)           10668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell138   9418  10668  610822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell138        0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 610822p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10668
-------------------------------------   ----- 
End-of-path arrival time (ps)           10668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell152   9418  10668  610822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell152        0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 610825p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10665
-------------------------------------   ----- 
End-of-path arrival time (ps)           10665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell14   9415  10665  610825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0             macrocell14         0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 610825p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10665
-------------------------------------   ----- 
End-of-path arrival time (ps)           10665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell54   9415  10665  610825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0             macrocell54         0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 610825p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10665
-------------------------------------   ----- 
End-of-path arrival time (ps)           10665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell70   9415  10665  610825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0             macrocell70         0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 610825p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10665
-------------------------------------   ----- 
End-of-path arrival time (ps)           10665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell75   9415  10665  610825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0              macrocell75         0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 610842p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10648
-------------------------------------   ----- 
End-of-path arrival time (ps)           10648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell111   9398  10648  610842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell111        0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 610842p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10648
-------------------------------------   ----- 
End-of-path arrival time (ps)           10648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell114   9398  10648  610842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell114        0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 610842p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10648
-------------------------------------   ----- 
End-of-path arrival time (ps)           10648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell144   9398  10648  610842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell144        0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 610842p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10648
-------------------------------------   ----- 
End-of-path arrival time (ps)           10648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell155   9398  10648  610842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell155        0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 610844p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10646
-------------------------------------   ----- 
End-of-path arrival time (ps)           10646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell110   9396  10646  610844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell110        0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 610844p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10646
-------------------------------------   ----- 
End-of-path arrival time (ps)           10646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell123   9396  10646  610844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell123        0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 610844p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10646
-------------------------------------   ----- 
End-of-path arrival time (ps)           10646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell126   9396  10646  610844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell126        0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 610844p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10646
-------------------------------------   ----- 
End-of-path arrival time (ps)           10646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell156   9396  10646  610844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell156        0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \TPS_ADC:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \TPS_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 610847p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -4060
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   620940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10093
-------------------------------------   ----- 
End-of-path arrival time (ps)           10093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_1      controlcell3   1210   1210  610847  RISE       1
\TPS_ADC:bSAR_SEQ:cnt_enable\/main_1      macrocell159   2649   3859  610847  RISE       1
\TPS_ADC:bSAR_SEQ:cnt_enable\/q           macrocell159   3350   7209  610847  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/enable  count7cell     2884  10093  610847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 610921p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10569
-------------------------------------   ----- 
End-of-path arrival time (ps)           10569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90   1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell96   9319  10569  610921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell96         0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 610921p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10569
-------------------------------------   ----- 
End-of-path arrival time (ps)           10569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90   1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell98   9319  10569  610921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell98         0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 610921p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10569
-------------------------------------   ----- 
End-of-path arrival time (ps)           10569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell113   9319  10569  610921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell113        0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 610921p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10569
-------------------------------------   ----- 
End-of-path arrival time (ps)           10569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell154   9319  10569  610921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell154        0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 610922p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10568
-------------------------------------   ----- 
End-of-path arrival time (ps)           10568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell100   9318  10568  610922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell100        0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 610922p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10568
-------------------------------------   ----- 
End-of-path arrival time (ps)           10568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell103   9318  10568  610922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell103        0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 610922p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10568
-------------------------------------   ----- 
End-of-path arrival time (ps)           10568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell121   9318  10568  610922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell121        0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 610922p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10568
-------------------------------------   ----- 
End-of-path arrival time (ps)           10568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell149   9318  10568  610922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell149        0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 610932p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10558
-------------------------------------   ----- 
End-of-path arrival time (ps)           10558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell102   9308  10558  610932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell102        0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 610932p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10558
-------------------------------------   ----- 
End-of-path arrival time (ps)           10558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell118   9308  10558  610932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell118        0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 610932p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10558
-------------------------------------   ----- 
End-of-path arrival time (ps)           10558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell151   9308  10558  610932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell151        0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 610938p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10552
-------------------------------------   ----- 
End-of-path arrival time (ps)           10552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell108   9302  10552  610938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell108        0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 610938p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10552
-------------------------------------   ----- 
End-of-path arrival time (ps)           10552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell116   9302  10552  610938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell116        0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 610938p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10552
-------------------------------------   ----- 
End-of-path arrival time (ps)           10552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell128   9302  10552  610938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell128        0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 610938p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10552
-------------------------------------   ----- 
End-of-path arrival time (ps)           10552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell142   9302  10552  610938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell142        0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 610956p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10534
-------------------------------------   ----- 
End-of-path arrival time (ps)           10534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell14   9284  10534  610956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0             macrocell14         0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 610956p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10534
-------------------------------------   ----- 
End-of-path arrival time (ps)           10534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell54   9284  10534  610956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0             macrocell54         0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 610956p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10534
-------------------------------------   ----- 
End-of-path arrival time (ps)           10534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell70   9284  10534  610956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0             macrocell70         0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 610956p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10534
-------------------------------------   ----- 
End-of-path arrival time (ps)           10534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell75   9284  10534  610956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0              macrocell75         0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 610974p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10516
-------------------------------------   ----- 
End-of-path arrival time (ps)           10516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell112   9266  10516  610974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell112        0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 610974p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10516
-------------------------------------   ----- 
End-of-path arrival time (ps)           10516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell124   9266  10516  610974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell124        0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 610974p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10516
-------------------------------------   ----- 
End-of-path arrival time (ps)           10516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell125   9266  10516  610974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell125        0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 610974p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10516
-------------------------------------   ----- 
End-of-path arrival time (ps)           10516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell157   9266  10516  610974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell157        0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 610990p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10500
-------------------------------------   ----- 
End-of-path arrival time (ps)           10500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell106   9250  10500  610990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell106        0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 610990p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10500
-------------------------------------   ----- 
End-of-path arrival time (ps)           10500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell120   9250  10500  610990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell120        0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 610990p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10500
-------------------------------------   ----- 
End-of-path arrival time (ps)           10500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell130   9250  10500  610990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell130        0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 610996p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10494
-------------------------------------   ----- 
End-of-path arrival time (ps)           10494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell131   9244  10494  610996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell131        0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 610996p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10494
-------------------------------------   ----- 
End-of-path arrival time (ps)           10494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell133   9244  10494  610996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell133        0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 610996p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10494
-------------------------------------   ----- 
End-of-path arrival time (ps)           10494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell147   9244  10494  610996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell147        0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 610996p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10494
-------------------------------------   ----- 
End-of-path arrival time (ps)           10494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell150   9244  10494  610996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell150        0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 611004p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10486
-------------------------------------   ----- 
End-of-path arrival time (ps)           10486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93   1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell95   9236  10486  611004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell95         0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 611004p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10486
-------------------------------------   ----- 
End-of-path arrival time (ps)           10486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell119   9236  10486  611004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell119        0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 611004p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10486
-------------------------------------   ----- 
End-of-path arrival time (ps)           10486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell139   9236  10486  611004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell139        0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 611004p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10486
-------------------------------------   ----- 
End-of-path arrival time (ps)           10486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell146   9236  10486  611004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell146        0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 611041p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10449
-------------------------------------   ----- 
End-of-path arrival time (ps)           10449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell25   9199  10449  611041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0             macrocell25         0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 611041p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10449
-------------------------------------   ----- 
End-of-path arrival time (ps)           10449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell28   9199  10449  611041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0             macrocell28         0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 611041p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10449
-------------------------------------   ----- 
End-of-path arrival time (ps)           10449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell73   9199  10449  611041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0              macrocell73         0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 611041p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10449
-------------------------------------   ----- 
End-of-path arrival time (ps)           10449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell74   9199  10449  611041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0              macrocell74         0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 611097p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10393
-------------------------------------   ----- 
End-of-path arrival time (ps)           10393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell108   9143  10393  611097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell108        0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 611097p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10393
-------------------------------------   ----- 
End-of-path arrival time (ps)           10393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell116   9143  10393  611097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell116        0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 611097p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10393
-------------------------------------   ----- 
End-of-path arrival time (ps)           10393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell128   9143  10393  611097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell128        0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 611097p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10393
-------------------------------------   ----- 
End-of-path arrival time (ps)           10393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell142   9143  10393  611097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell142        0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 611097p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10393
-------------------------------------   ----- 
End-of-path arrival time (ps)           10393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell102   9143  10393  611097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell102        0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 611097p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10393
-------------------------------------   ----- 
End-of-path arrival time (ps)           10393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell118   9143  10393  611097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell118        0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 611097p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10393
-------------------------------------   ----- 
End-of-path arrival time (ps)           10393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell151   9143  10393  611097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell151        0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 611108p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10382
-------------------------------------   ----- 
End-of-path arrival time (ps)           10382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92   1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell96   9132  10382  611108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell96         0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 611108p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10382
-------------------------------------   ----- 
End-of-path arrival time (ps)           10382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92   1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell98   9132  10382  611108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell98         0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 611108p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10382
-------------------------------------   ----- 
End-of-path arrival time (ps)           10382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell113   9132  10382  611108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell113        0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 611108p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10382
-------------------------------------   ----- 
End-of-path arrival time (ps)           10382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell154   9132  10382  611108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell154        0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 611113p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10377
-------------------------------------   ----- 
End-of-path arrival time (ps)           10377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell100   9127  10377  611113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell100        0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 611113p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10377
-------------------------------------   ----- 
End-of-path arrival time (ps)           10377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell103   9127  10377  611113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell103        0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 611113p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10377
-------------------------------------   ----- 
End-of-path arrival time (ps)           10377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell121   9127  10377  611113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell121        0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 611113p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10377
-------------------------------------   ----- 
End-of-path arrival time (ps)           10377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell149   9127  10377  611113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell149        0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 611134p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10356
-------------------------------------   ----- 
End-of-path arrival time (ps)           10356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88   1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell96   9106  10356  611134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell96         0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 611134p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10356
-------------------------------------   ----- 
End-of-path arrival time (ps)           10356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88   1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell98   9106  10356  611134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell98         0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 611134p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10356
-------------------------------------   ----- 
End-of-path arrival time (ps)           10356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell113   9106  10356  611134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell113        0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 611134p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10356
-------------------------------------   ----- 
End-of-path arrival time (ps)           10356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell154   9106  10356  611134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell154        0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 611143p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10347
-------------------------------------   ----- 
End-of-path arrival time (ps)           10347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell102   9097  10347  611143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell102        0      0  RISE       1



++++ Path 666 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 611143p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10347
-------------------------------------   ----- 
End-of-path arrival time (ps)           10347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell118   9097  10347  611143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell118        0      0  RISE       1



++++ Path 667 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 611143p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10347
-------------------------------------   ----- 
End-of-path arrival time (ps)           10347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell151   9097  10347  611143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell151        0      0  RISE       1



++++ Path 668 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 611144p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10346
-------------------------------------   ----- 
End-of-path arrival time (ps)           10346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell100   9096  10346  611144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell100        0      0  RISE       1



++++ Path 669 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 611144p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10346
-------------------------------------   ----- 
End-of-path arrival time (ps)           10346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell103   9096  10346  611144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell103        0      0  RISE       1



++++ Path 670 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 611144p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10346
-------------------------------------   ----- 
End-of-path arrival time (ps)           10346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell121   9096  10346  611144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell121        0      0  RISE       1



++++ Path 671 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 611144p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10346
-------------------------------------   ----- 
End-of-path arrival time (ps)           10346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell149   9096  10346  611144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell149        0      0  RISE       1



++++ Path 672 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 611154p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10336
-------------------------------------   ----- 
End-of-path arrival time (ps)           10336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell108   9086  10336  611154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell108        0      0  RISE       1



++++ Path 673 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 611154p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10336
-------------------------------------   ----- 
End-of-path arrival time (ps)           10336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell116   9086  10336  611154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell116        0      0  RISE       1



++++ Path 674 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 611154p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10336
-------------------------------------   ----- 
End-of-path arrival time (ps)           10336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell128   9086  10336  611154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell128        0      0  RISE       1



++++ Path 675 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 611154p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10336
-------------------------------------   ----- 
End-of-path arrival time (ps)           10336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell142   9086  10336  611154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell142        0      0  RISE       1



++++ Path 676 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 611678p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9812
-------------------------------------   ---- 
End-of-path arrival time (ps)           9812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell22   8562   9812  611678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0             macrocell22         0      0  RISE       1



++++ Path 677 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 611678p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9812
-------------------------------------   ---- 
End-of-path arrival time (ps)           9812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell23   8562   9812  611678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0              macrocell23         0      0  RISE       1



++++ Path 678 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 611678p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9812
-------------------------------------   ---- 
End-of-path arrival time (ps)           9812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell37   8562   9812  611678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0             macrocell37         0      0  RISE       1



++++ Path 679 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611678p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9812
-------------------------------------   ---- 
End-of-path arrival time (ps)           9812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell49   8562   9812  611678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0             macrocell49         0      0  RISE       1



++++ Path 680 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 611686p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9804
-------------------------------------   ---- 
End-of-path arrival time (ps)           9804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell22   8554   9804  611686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0             macrocell22         0      0  RISE       1



++++ Path 681 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 611686p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9804
-------------------------------------   ---- 
End-of-path arrival time (ps)           9804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell23   8554   9804  611686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0              macrocell23         0      0  RISE       1



++++ Path 682 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 611686p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9804
-------------------------------------   ---- 
End-of-path arrival time (ps)           9804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell37   8554   9804  611686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0             macrocell37         0      0  RISE       1



++++ Path 683 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611686p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9804
-------------------------------------   ---- 
End-of-path arrival time (ps)           9804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell49   8554   9804  611686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0             macrocell49         0      0  RISE       1



++++ Path 684 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 611713p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9777
-------------------------------------   ---- 
End-of-path arrival time (ps)           9777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell22   8527   9777  611713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0             macrocell22         0      0  RISE       1



++++ Path 685 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 611713p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9777
-------------------------------------   ---- 
End-of-path arrival time (ps)           9777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell23   8527   9777  611713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0              macrocell23         0      0  RISE       1



++++ Path 686 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 611713p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9777
-------------------------------------   ---- 
End-of-path arrival time (ps)           9777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell37   8527   9777  611713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0             macrocell37         0      0  RISE       1



++++ Path 687 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611713p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9777
-------------------------------------   ---- 
End-of-path arrival time (ps)           9777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell49   8527   9777  611713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0             macrocell49         0      0  RISE       1



++++ Path 688 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 611733p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9757
-------------------------------------   ---- 
End-of-path arrival time (ps)           9757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell107   8507   9757  611733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell107        0      0  RISE       1



++++ Path 689 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 611733p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9757
-------------------------------------   ---- 
End-of-path arrival time (ps)           9757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell143   8507   9757  611733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell143        0      0  RISE       1



++++ Path 690 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 611947p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9543
-------------------------------------   ---- 
End-of-path arrival time (ps)           9543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell108   8293   9543  611947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell108        0      0  RISE       1



++++ Path 691 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 611947p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9543
-------------------------------------   ---- 
End-of-path arrival time (ps)           9543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell116   8293   9543  611947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell116        0      0  RISE       1



++++ Path 692 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 611947p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9543
-------------------------------------   ---- 
End-of-path arrival time (ps)           9543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell128   8293   9543  611947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell128        0      0  RISE       1



++++ Path 693 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 611947p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9543
-------------------------------------   ---- 
End-of-path arrival time (ps)           9543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell142   8293   9543  611947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell142        0      0  RISE       1



++++ Path 694 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 611957p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9533
-------------------------------------   ---- 
End-of-path arrival time (ps)           9533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93   1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell96   8283   9533  611957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell96         0      0  RISE       1



++++ Path 695 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 611957p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9533
-------------------------------------   ---- 
End-of-path arrival time (ps)           9533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93   1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell98   8283   9533  611957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell98         0      0  RISE       1



++++ Path 696 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 611957p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9533
-------------------------------------   ---- 
End-of-path arrival time (ps)           9533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell113   8283   9533  611957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell113        0      0  RISE       1



++++ Path 697 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 611957p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9533
-------------------------------------   ---- 
End-of-path arrival time (ps)           9533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell154   8283   9533  611957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell154        0      0  RISE       1



++++ Path 698 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 611958p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9532
-------------------------------------   ---- 
End-of-path arrival time (ps)           9532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell17   8282   9532  611958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0             macrocell17         0      0  RISE       1



++++ Path 699 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 611958p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9532
-------------------------------------   ---- 
End-of-path arrival time (ps)           9532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell32   8282   9532  611958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0             macrocell32         0      0  RISE       1



++++ Path 700 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 611958p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9532
-------------------------------------   ---- 
End-of-path arrival time (ps)           9532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell60   8282   9532  611958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0             macrocell60         0      0  RISE       1



++++ Path 701 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 611958p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9532
-------------------------------------   ---- 
End-of-path arrival time (ps)           9532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell65   8282   9532  611958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0             macrocell65         0      0  RISE       1



++++ Path 702 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 611961p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9529
-------------------------------------   ---- 
End-of-path arrival time (ps)           9529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell100   8279   9529  611961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell100        0      0  RISE       1



++++ Path 703 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 611961p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9529
-------------------------------------   ---- 
End-of-path arrival time (ps)           9529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell103   8279   9529  611961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell103        0      0  RISE       1



++++ Path 704 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 611961p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9529
-------------------------------------   ---- 
End-of-path arrival time (ps)           9529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell121   8279   9529  611961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell121        0      0  RISE       1



++++ Path 705 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 611961p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9529
-------------------------------------   ---- 
End-of-path arrival time (ps)           9529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell149   8279   9529  611961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell149        0      0  RISE       1



++++ Path 706 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 611968p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9522
-------------------------------------   ---- 
End-of-path arrival time (ps)           9522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell22   8272   9522  611968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0             macrocell22         0      0  RISE       1



++++ Path 707 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 611968p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9522
-------------------------------------   ---- 
End-of-path arrival time (ps)           9522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell23   8272   9522  611968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0              macrocell23         0      0  RISE       1



++++ Path 708 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 611968p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9522
-------------------------------------   ---- 
End-of-path arrival time (ps)           9522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell37   8272   9522  611968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0             macrocell37         0      0  RISE       1



++++ Path 709 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611968p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9522
-------------------------------------   ---- 
End-of-path arrival time (ps)           9522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell49   8272   9522  611968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0             macrocell49         0      0  RISE       1



++++ Path 710 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 611981p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9509
-------------------------------------   ---- 
End-of-path arrival time (ps)           9509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell13   8259   9509  611981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0             macrocell13         0      0  RISE       1



++++ Path 711 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 611981p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9509
-------------------------------------   ---- 
End-of-path arrival time (ps)           9509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell29   8259   9509  611981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0             macrocell29         0      0  RISE       1



++++ Path 712 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 611981p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9509
-------------------------------------   ---- 
End-of-path arrival time (ps)           9509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell46   8259   9509  611981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0             macrocell46         0      0  RISE       1



++++ Path 713 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 611981p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9509
-------------------------------------   ---- 
End-of-path arrival time (ps)           9509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell63   8259   9509  611981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0             macrocell63         0      0  RISE       1



++++ Path 714 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 611986p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9504
-------------------------------------   ---- 
End-of-path arrival time (ps)           9504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell22   8254   9504  611986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0             macrocell22         0      0  RISE       1



++++ Path 715 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 611986p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9504
-------------------------------------   ---- 
End-of-path arrival time (ps)           9504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell23   8254   9504  611986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0              macrocell23         0      0  RISE       1



++++ Path 716 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 611986p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9504
-------------------------------------   ---- 
End-of-path arrival time (ps)           9504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell37   8254   9504  611986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0             macrocell37         0      0  RISE       1



++++ Path 717 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611986p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9504
-------------------------------------   ---- 
End-of-path arrival time (ps)           9504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell49   8254   9504  611986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0             macrocell49         0      0  RISE       1



++++ Path 718 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 612066p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9424
-------------------------------------   ---- 
End-of-path arrival time (ps)           9424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell40   8174   9424  612066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0             macrocell40         0      0  RISE       1



++++ Path 719 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 612066p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9424
-------------------------------------   ---- 
End-of-path arrival time (ps)           9424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell42   8174   9424  612066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0             macrocell42         0      0  RISE       1



++++ Path 720 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 612066p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9424
-------------------------------------   ---- 
End-of-path arrival time (ps)           9424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell45   8174   9424  612066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0              macrocell45         0      0  RISE       1



++++ Path 721 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 612066p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9424
-------------------------------------   ---- 
End-of-path arrival time (ps)           9424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell62   8174   9424  612066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0             macrocell62         0      0  RISE       1



++++ Path 722 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 612078p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9412
-------------------------------------   ---- 
End-of-path arrival time (ps)           9412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell21   8162   9412  612078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0             macrocell21         0      0  RISE       1



++++ Path 723 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 612078p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9412
-------------------------------------   ---- 
End-of-path arrival time (ps)           9412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell47   8162   9412  612078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0             macrocell47         0      0  RISE       1



++++ Path 724 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 612103p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9387
-------------------------------------   ---- 
End-of-path arrival time (ps)           9387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell33   8137   9387  612103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0             macrocell33         0      0  RISE       1



++++ Path 725 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 612103p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9387
-------------------------------------   ---- 
End-of-path arrival time (ps)           9387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell38   8137   9387  612103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0             macrocell38         0      0  RISE       1



++++ Path 726 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 612103p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9387
-------------------------------------   ---- 
End-of-path arrival time (ps)           9387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell55   8137   9387  612103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0             macrocell55         0      0  RISE       1



++++ Path 727 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 612103p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9387
-------------------------------------   ---- 
End-of-path arrival time (ps)           9387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell56   8137   9387  612103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0              macrocell56         0      0  RISE       1



++++ Path 728 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 612238p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9252
-------------------------------------   ---- 
End-of-path arrival time (ps)           9252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell102   8002   9252  612238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell102        0      0  RISE       1



++++ Path 729 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 612238p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9252
-------------------------------------   ---- 
End-of-path arrival time (ps)           9252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell118   8002   9252  612238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell118        0      0  RISE       1



++++ Path 730 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 612238p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9252
-------------------------------------   ---- 
End-of-path arrival time (ps)           9252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell151   8002   9252  612238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell151        0      0  RISE       1



++++ Path 731 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 612252p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9238
-------------------------------------   ---- 
End-of-path arrival time (ps)           9238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell17   7988   9238  612252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0             macrocell17         0      0  RISE       1



++++ Path 732 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 612252p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9238
-------------------------------------   ---- 
End-of-path arrival time (ps)           9238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell32   7988   9238  612252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0             macrocell32         0      0  RISE       1



++++ Path 733 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 612252p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9238
-------------------------------------   ---- 
End-of-path arrival time (ps)           9238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell60   7988   9238  612252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0             macrocell60         0      0  RISE       1



++++ Path 734 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 612252p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9238
-------------------------------------   ---- 
End-of-path arrival time (ps)           9238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell65   7988   9238  612252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0             macrocell65         0      0  RISE       1



++++ Path 735 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 612483p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9007
-------------------------------------   ---- 
End-of-path arrival time (ps)           9007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell112   7757   9007  612483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell112        0      0  RISE       1



++++ Path 736 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 612483p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9007
-------------------------------------   ---- 
End-of-path arrival time (ps)           9007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell124   7757   9007  612483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell124        0      0  RISE       1



++++ Path 737 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 612483p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9007
-------------------------------------   ---- 
End-of-path arrival time (ps)           9007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell125   7757   9007  612483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell125        0      0  RISE       1



++++ Path 738 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 612483p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9007
-------------------------------------   ---- 
End-of-path arrival time (ps)           9007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell157   7757   9007  612483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell157        0      0  RISE       1



++++ Path 739 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 612710p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8780
-------------------------------------   ---- 
End-of-path arrival time (ps)           8780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell14   7530   8780  612710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0             macrocell14         0      0  RISE       1



++++ Path 740 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 612710p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8780
-------------------------------------   ---- 
End-of-path arrival time (ps)           8780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell54   7530   8780  612710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0             macrocell54         0      0  RISE       1



++++ Path 741 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 612710p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8780
-------------------------------------   ---- 
End-of-path arrival time (ps)           8780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell70   7530   8780  612710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0             macrocell70         0      0  RISE       1



++++ Path 742 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 612710p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8780
-------------------------------------   ---- 
End-of-path arrival time (ps)           8780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell75   7530   8780  612710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0              macrocell75         0      0  RISE       1



++++ Path 743 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 612811p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8679
-------------------------------------   ---- 
End-of-path arrival time (ps)           8679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell13   7429   8679  612811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0             macrocell13         0      0  RISE       1



++++ Path 744 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 612811p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8679
-------------------------------------   ---- 
End-of-path arrival time (ps)           8679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell29   7429   8679  612811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0             macrocell29         0      0  RISE       1



++++ Path 745 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 612811p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8679
-------------------------------------   ---- 
End-of-path arrival time (ps)           8679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell46   7429   8679  612811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0             macrocell46         0      0  RISE       1



++++ Path 746 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 612811p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8679
-------------------------------------   ---- 
End-of-path arrival time (ps)           8679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell63   7429   8679  612811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0             macrocell63         0      0  RISE       1



++++ Path 747 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 612818p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8672
-------------------------------------   ---- 
End-of-path arrival time (ps)           8672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell14   7422   8672  612818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0             macrocell14         0      0  RISE       1



++++ Path 748 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 612818p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8672
-------------------------------------   ---- 
End-of-path arrival time (ps)           8672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell54   7422   8672  612818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0             macrocell54         0      0  RISE       1



++++ Path 749 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 612818p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8672
-------------------------------------   ---- 
End-of-path arrival time (ps)           8672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell70   7422   8672  612818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0             macrocell70         0      0  RISE       1



++++ Path 750 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 612818p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8672
-------------------------------------   ---- 
End-of-path arrival time (ps)           8672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell75   7422   8672  612818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0              macrocell75         0      0  RISE       1



++++ Path 751 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 612933p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8557
-------------------------------------   ---- 
End-of-path arrival time (ps)           8557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell13   7307   8557  612933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0             macrocell13         0      0  RISE       1



++++ Path 752 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 612933p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8557
-------------------------------------   ---- 
End-of-path arrival time (ps)           8557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell29   7307   8557  612933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0             macrocell29         0      0  RISE       1



++++ Path 753 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 612933p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8557
-------------------------------------   ---- 
End-of-path arrival time (ps)           8557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell46   7307   8557  612933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0             macrocell46         0      0  RISE       1



++++ Path 754 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 612933p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8557
-------------------------------------   ---- 
End-of-path arrival time (ps)           8557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell63   7307   8557  612933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0             macrocell63         0      0  RISE       1



++++ Path 755 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 613032p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8458
-------------------------------------   ---- 
End-of-path arrival time (ps)           8458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell21   7208   8458  613032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0             macrocell21         0      0  RISE       1



++++ Path 756 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 613032p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8458
-------------------------------------   ---- 
End-of-path arrival time (ps)           8458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell47   7208   8458  613032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0             macrocell47         0      0  RISE       1



++++ Path 757 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 613034p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8456
-------------------------------------   ---- 
End-of-path arrival time (ps)           8456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell16   7206   8456  613034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0             macrocell16         0      0  RISE       1



++++ Path 758 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 613034p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8456
-------------------------------------   ---- 
End-of-path arrival time (ps)           8456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell20   7206   8456  613034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0             macrocell20         0      0  RISE       1



++++ Path 759 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 613034p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8456
-------------------------------------   ---- 
End-of-path arrival time (ps)           8456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell26   7206   8456  613034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0             macrocell26         0      0  RISE       1



++++ Path 760 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 613050p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8440
-------------------------------------   ---- 
End-of-path arrival time (ps)           8440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell33   7190   8440  613050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0             macrocell33         0      0  RISE       1



++++ Path 761 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 613050p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8440
-------------------------------------   ---- 
End-of-path arrival time (ps)           8440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell38   7190   8440  613050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0             macrocell38         0      0  RISE       1



++++ Path 762 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 613050p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8440
-------------------------------------   ---- 
End-of-path arrival time (ps)           8440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell55   7190   8440  613050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0             macrocell55         0      0  RISE       1



++++ Path 763 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 613050p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8440
-------------------------------------   ---- 
End-of-path arrival time (ps)           8440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell56   7190   8440  613050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0              macrocell56         0      0  RISE       1



++++ Path 764 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 613175p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8315
-------------------------------------   ---- 
End-of-path arrival time (ps)           8315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell112   7065   8315  613175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell112        0      0  RISE       1



++++ Path 765 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 613175p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8315
-------------------------------------   ---- 
End-of-path arrival time (ps)           8315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell124   7065   8315  613175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell124        0      0  RISE       1



++++ Path 766 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 613175p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8315
-------------------------------------   ---- 
End-of-path arrival time (ps)           8315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell125   7065   8315  613175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell125        0      0  RISE       1



++++ Path 767 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 613175p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8315
-------------------------------------   ---- 
End-of-path arrival time (ps)           8315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell157   7065   8315  613175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell157        0      0  RISE       1



++++ Path 768 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 613191p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8299
-------------------------------------   ---- 
End-of-path arrival time (ps)           8299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell33   7049   8299  613191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0             macrocell33         0      0  RISE       1



++++ Path 769 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 613191p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8299
-------------------------------------   ---- 
End-of-path arrival time (ps)           8299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell38   7049   8299  613191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0             macrocell38         0      0  RISE       1



++++ Path 770 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 613191p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8299
-------------------------------------   ---- 
End-of-path arrival time (ps)           8299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell55   7049   8299  613191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0             macrocell55         0      0  RISE       1



++++ Path 771 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 613191p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8299
-------------------------------------   ---- 
End-of-path arrival time (ps)           8299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell56   7049   8299  613191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0              macrocell56         0      0  RISE       1



++++ Path 772 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 613196p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8294
-------------------------------------   ---- 
End-of-path arrival time (ps)           8294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell112   7044   8294  613196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell112        0      0  RISE       1



++++ Path 773 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 613196p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8294
-------------------------------------   ---- 
End-of-path arrival time (ps)           8294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell124   7044   8294  613196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell124        0      0  RISE       1



++++ Path 774 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 613196p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8294
-------------------------------------   ---- 
End-of-path arrival time (ps)           8294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell125   7044   8294  613196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell125        0      0  RISE       1



++++ Path 775 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 613196p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8294
-------------------------------------   ---- 
End-of-path arrival time (ps)           8294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell157   7044   8294  613196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell157        0      0  RISE       1



++++ Path 776 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 613472p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8018
-------------------------------------   ---- 
End-of-path arrival time (ps)           8018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell31   6768   8018  613472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0             macrocell31         0      0  RISE       1



++++ Path 777 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 613472p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8018
-------------------------------------   ---- 
End-of-path arrival time (ps)           8018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell35   6768   8018  613472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0             macrocell35         0      0  RISE       1



++++ Path 778 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 613472p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8018
-------------------------------------   ---- 
End-of-path arrival time (ps)           8018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell44   6768   8018  613472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0             macrocell44         0      0  RISE       1



++++ Path 779 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 613482p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8008
-------------------------------------   ---- 
End-of-path arrival time (ps)           8008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell50   6758   8008  613482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0             macrocell50         0      0  RISE       1



++++ Path 780 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 613603p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7887
-------------------------------------   ---- 
End-of-path arrival time (ps)           7887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell16   6637   7887  613603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0             macrocell16         0      0  RISE       1



++++ Path 781 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 613603p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7887
-------------------------------------   ---- 
End-of-path arrival time (ps)           7887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell20   6637   7887  613603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0             macrocell20         0      0  RISE       1



++++ Path 782 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 613603p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7887
-------------------------------------   ---- 
End-of-path arrival time (ps)           7887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell26   6637   7887  613603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0             macrocell26         0      0  RISE       1



++++ Path 783 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 613780p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7710
-------------------------------------   ---- 
End-of-path arrival time (ps)           7710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell33   6460   7710  613780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0             macrocell33         0      0  RISE       1



++++ Path 784 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 613780p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7710
-------------------------------------   ---- 
End-of-path arrival time (ps)           7710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell38   6460   7710  613780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0             macrocell38         0      0  RISE       1



++++ Path 785 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 613780p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7710
-------------------------------------   ---- 
End-of-path arrival time (ps)           7710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell55   6460   7710  613780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0             macrocell55         0      0  RISE       1



++++ Path 786 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 613780p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7710
-------------------------------------   ---- 
End-of-path arrival time (ps)           7710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell56   6460   7710  613780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0              macrocell56         0      0  RISE       1



++++ Path 787 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 613831p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7659
-------------------------------------   ---- 
End-of-path arrival time (ps)           7659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell25   6409   7659  613831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0             macrocell25         0      0  RISE       1



++++ Path 788 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 613831p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7659
-------------------------------------   ---- 
End-of-path arrival time (ps)           7659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell28   6409   7659  613831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0             macrocell28         0      0  RISE       1



++++ Path 789 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 613831p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7659
-------------------------------------   ---- 
End-of-path arrival time (ps)           7659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell73   6409   7659  613831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0              macrocell73         0      0  RISE       1



++++ Path 790 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 613831p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7659
-------------------------------------   ---- 
End-of-path arrival time (ps)           7659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell74   6409   7659  613831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0              macrocell74         0      0  RISE       1



++++ Path 791 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 613953p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7537
-------------------------------------   ---- 
End-of-path arrival time (ps)           7537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell19   6287   7537  613953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0             macrocell19         0      0  RISE       1



++++ Path 792 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 613953p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7537
-------------------------------------   ---- 
End-of-path arrival time (ps)           7537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell43   6287   7537  613953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0             macrocell43         0      0  RISE       1



++++ Path 793 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 613953p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7537
-------------------------------------   ---- 
End-of-path arrival time (ps)           7537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell64   6287   7537  613953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0             macrocell64         0      0  RISE       1



++++ Path 794 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 613956p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7534
-------------------------------------   ---- 
End-of-path arrival time (ps)           7534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell31   6284   7534  613956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0             macrocell31         0      0  RISE       1



++++ Path 795 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 613956p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7534
-------------------------------------   ---- 
End-of-path arrival time (ps)           7534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell35   6284   7534  613956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0             macrocell35         0      0  RISE       1



++++ Path 796 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 613956p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7534
-------------------------------------   ---- 
End-of-path arrival time (ps)           7534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell44   6284   7534  613956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0             macrocell44         0      0  RISE       1



++++ Path 797 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 613969p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7521
-------------------------------------   ---- 
End-of-path arrival time (ps)           7521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell50   6271   7521  613969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0             macrocell50         0      0  RISE       1



++++ Path 798 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 613984p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7506
-------------------------------------   ---- 
End-of-path arrival time (ps)           7506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell21   6256   7506  613984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0             macrocell21         0      0  RISE       1



++++ Path 799 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 613984p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7506
-------------------------------------   ---- 
End-of-path arrival time (ps)           7506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell47   6256   7506  613984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0             macrocell47         0      0  RISE       1



++++ Path 800 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 613988p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7502
-------------------------------------   ---- 
End-of-path arrival time (ps)           7502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell16   6252   7502  613988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0             macrocell16         0      0  RISE       1



++++ Path 801 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 613988p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7502
-------------------------------------   ---- 
End-of-path arrival time (ps)           7502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell20   6252   7502  613988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0             macrocell20         0      0  RISE       1



++++ Path 802 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 613988p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7502
-------------------------------------   ---- 
End-of-path arrival time (ps)           7502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell26   6252   7502  613988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0             macrocell26         0      0  RISE       1



++++ Path 803 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 614180p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7310
-------------------------------------   ---- 
End-of-path arrival time (ps)           7310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell112   6060   7310  614180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell112        0      0  RISE       1



++++ Path 804 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 614180p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7310
-------------------------------------   ---- 
End-of-path arrival time (ps)           7310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell124   6060   7310  614180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell124        0      0  RISE       1



++++ Path 805 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 614180p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7310
-------------------------------------   ---- 
End-of-path arrival time (ps)           7310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell125   6060   7310  614180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell125        0      0  RISE       1



++++ Path 806 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 614180p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7310
-------------------------------------   ---- 
End-of-path arrival time (ps)           7310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell157   6060   7310  614180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell157        0      0  RISE       1



++++ Path 807 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 614374p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7116
-------------------------------------   ---- 
End-of-path arrival time (ps)           7116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell104   5866   7116  614374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell104        0      0  RISE       1



++++ Path 808 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 614374p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7116
-------------------------------------   ---- 
End-of-path arrival time (ps)           7116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell122   5866   7116  614374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell122        0      0  RISE       1



++++ Path 809 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 614374p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7116
-------------------------------------   ---- 
End-of-path arrival time (ps)           7116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell132   5866   7116  614374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell132        0      0  RISE       1



++++ Path 810 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 614374p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7116
-------------------------------------   ---- 
End-of-path arrival time (ps)           7116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell145   5866   7116  614374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell145        0      0  RISE       1



++++ Path 811 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 614396p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7094
-------------------------------------   ---- 
End-of-path arrival time (ps)           7094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89   1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell97   5844   7094  614396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell97         0      0  RISE       1



++++ Path 812 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 614396p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7094
-------------------------------------   ---- 
End-of-path arrival time (ps)           7094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell109   5844   7094  614396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell109        0      0  RISE       1



++++ Path 813 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 614489p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7001
-------------------------------------   ---- 
End-of-path arrival time (ps)           7001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell50   5751   7001  614489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0             macrocell50         0      0  RISE       1



++++ Path 814 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 614508p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6982
-------------------------------------   ---- 
End-of-path arrival time (ps)           6982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell19   5732   6982  614508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0             macrocell19         0      0  RISE       1



++++ Path 815 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 614508p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6982
-------------------------------------   ---- 
End-of-path arrival time (ps)           6982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell43   5732   6982  614508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0             macrocell43         0      0  RISE       1



++++ Path 816 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 614508p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6982
-------------------------------------   ---- 
End-of-path arrival time (ps)           6982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell64   5732   6982  614508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0             macrocell64         0      0  RISE       1



++++ Path 817 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 614531p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6959
-------------------------------------   ---- 
End-of-path arrival time (ps)           6959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell21   5709   6959  614531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0             macrocell21         0      0  RISE       1



++++ Path 818 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 614531p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6959
-------------------------------------   ---- 
End-of-path arrival time (ps)           6959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell47   5709   6959  614531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0             macrocell47         0      0  RISE       1



++++ Path 819 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 614536p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6954
-------------------------------------   ---- 
End-of-path arrival time (ps)           6954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell17   5704   6954  614536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0             macrocell17         0      0  RISE       1



++++ Path 820 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 614536p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6954
-------------------------------------   ---- 
End-of-path arrival time (ps)           6954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell32   5704   6954  614536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0             macrocell32         0      0  RISE       1



++++ Path 821 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 614536p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6954
-------------------------------------   ---- 
End-of-path arrival time (ps)           6954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell60   5704   6954  614536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0             macrocell60         0      0  RISE       1



++++ Path 822 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 614536p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6954
-------------------------------------   ---- 
End-of-path arrival time (ps)           6954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell65   5704   6954  614536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0             macrocell65         0      0  RISE       1



++++ Path 823 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 614589p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6901
-------------------------------------   ---- 
End-of-path arrival time (ps)           6901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell13   5651   6901  614589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0             macrocell13         0      0  RISE       1



++++ Path 824 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 614589p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6901
-------------------------------------   ---- 
End-of-path arrival time (ps)           6901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell29   5651   6901  614589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0             macrocell29         0      0  RISE       1



++++ Path 825 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 614589p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6901
-------------------------------------   ---- 
End-of-path arrival time (ps)           6901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell46   5651   6901  614589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0             macrocell46         0      0  RISE       1



++++ Path 826 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 614589p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6901
-------------------------------------   ---- 
End-of-path arrival time (ps)           6901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell63   5651   6901  614589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0             macrocell63         0      0  RISE       1



++++ Path 827 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 614705p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6785
-------------------------------------   ---- 
End-of-path arrival time (ps)           6785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell21   5535   6785  614705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0             macrocell21         0      0  RISE       1



++++ Path 828 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 614705p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6785
-------------------------------------   ---- 
End-of-path arrival time (ps)           6785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell47   5535   6785  614705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0             macrocell47         0      0  RISE       1



++++ Path 829 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 614706p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6784
-------------------------------------   ---- 
End-of-path arrival time (ps)           6784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell16   5534   6784  614706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0             macrocell16         0      0  RISE       1



++++ Path 830 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 614706p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6784
-------------------------------------   ---- 
End-of-path arrival time (ps)           6784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell20   5534   6784  614706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0             macrocell20         0      0  RISE       1



++++ Path 831 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 614706p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6784
-------------------------------------   ---- 
End-of-path arrival time (ps)           6784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell26   5534   6784  614706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0             macrocell26         0      0  RISE       1



++++ Path 832 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 614747p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6743
-------------------------------------   ---- 
End-of-path arrival time (ps)           6743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell17   5493   6743  614747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0             macrocell17         0      0  RISE       1



++++ Path 833 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 614747p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6743
-------------------------------------   ---- 
End-of-path arrival time (ps)           6743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell32   5493   6743  614747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0             macrocell32         0      0  RISE       1



++++ Path 834 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 614747p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6743
-------------------------------------   ---- 
End-of-path arrival time (ps)           6743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell60   5493   6743  614747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0             macrocell60         0      0  RISE       1



++++ Path 835 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 614747p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6743
-------------------------------------   ---- 
End-of-path arrival time (ps)           6743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell65   5493   6743  614747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0             macrocell65         0      0  RISE       1



++++ Path 836 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 614766p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6724
-------------------------------------   ---- 
End-of-path arrival time (ps)           6724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell137   5474   6724  614766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell137        0      0  RISE       1



++++ Path 837 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 614777p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6713
-------------------------------------   ---- 
End-of-path arrival time (ps)           6713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell19   5463   6713  614777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0             macrocell19         0      0  RISE       1



++++ Path 838 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 614777p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6713
-------------------------------------   ---- 
End-of-path arrival time (ps)           6713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell43   5463   6713  614777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0             macrocell43         0      0  RISE       1



++++ Path 839 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 614777p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6713
-------------------------------------   ---- 
End-of-path arrival time (ps)           6713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell64   5463   6713  614777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0             macrocell64         0      0  RISE       1



++++ Path 840 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 614782p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6708
-------------------------------------   ---- 
End-of-path arrival time (ps)           6708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93   1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell97   5458   6708  614782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell97         0      0  RISE       1



++++ Path 841 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 614782p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6708
-------------------------------------   ---- 
End-of-path arrival time (ps)           6708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell109   5458   6708  614782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell109        0      0  RISE       1



++++ Path 842 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 614785p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6705
-------------------------------------   ---- 
End-of-path arrival time (ps)           6705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  592379  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell11   4765   6705  614785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1



++++ Path 843 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 614815p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6675
-------------------------------------   ---- 
End-of-path arrival time (ps)           6675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell107   5425   6675  614815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell107        0      0  RISE       1



++++ Path 844 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 614815p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6675
-------------------------------------   ---- 
End-of-path arrival time (ps)           6675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell143   5425   6675  614815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell143        0      0  RISE       1



++++ Path 845 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 614835p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6655
-------------------------------------   ---- 
End-of-path arrival time (ps)           6655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell107   5405   6655  614835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell107        0      0  RISE       1



++++ Path 846 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 614835p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6655
-------------------------------------   ---- 
End-of-path arrival time (ps)           6655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell143   5405   6655  614835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell143        0      0  RISE       1



++++ Path 847 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 614841p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6649
-------------------------------------   ---- 
End-of-path arrival time (ps)           6649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell107   5399   6649  614841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell107        0      0  RISE       1



++++ Path 848 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 614841p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6649
-------------------------------------   ---- 
End-of-path arrival time (ps)           6649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell143   5399   6649  614841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell143        0      0  RISE       1



++++ Path 849 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 614916p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6574
-------------------------------------   ---- 
End-of-path arrival time (ps)           6574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  592383  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell10   4634   6574  614916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1



++++ Path 850 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \TPS_ADC:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \TPS_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 615024p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -5360
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   619640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4616
-------------------------------------   ---- 
End-of-path arrival time (ps)           4616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell3        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_1    controlcell3   1210   1210  610847  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/load  count7cell     3406   4616  615024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 851 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 615178p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6312
-------------------------------------   ---- 
End-of-path arrival time (ps)           6312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell16   5062   6312  615178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0             macrocell16         0      0  RISE       1



++++ Path 852 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 615178p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6312
-------------------------------------   ---- 
End-of-path arrival time (ps)           6312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell20   5062   6312  615178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0             macrocell20         0      0  RISE       1



++++ Path 853 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 615178p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6312
-------------------------------------   ---- 
End-of-path arrival time (ps)           6312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell26   5062   6312  615178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0             macrocell26         0      0  RISE       1



++++ Path 854 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 615182p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6308
-------------------------------------   ---- 
End-of-path arrival time (ps)           6308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell21   5058   6308  615182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0             macrocell21         0      0  RISE       1



++++ Path 855 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 615182p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6308
-------------------------------------   ---- 
End-of-path arrival time (ps)           6308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell47   5058   6308  615182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0             macrocell47         0      0  RISE       1



++++ Path 856 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 615187p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6303
-------------------------------------   ---- 
End-of-path arrival time (ps)           6303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell31   5053   6303  615187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0             macrocell31         0      0  RISE       1



++++ Path 857 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 615187p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6303
-------------------------------------   ---- 
End-of-path arrival time (ps)           6303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell35   5053   6303  615187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0             macrocell35         0      0  RISE       1



++++ Path 858 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 615187p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6303
-------------------------------------   ---- 
End-of-path arrival time (ps)           6303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell11   1250   1250  587978  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell44   5053   6303  615187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0             macrocell44         0      0  RISE       1



++++ Path 859 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \APPS_ADC:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \APPS_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 615190p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -5360
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     619640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_1    controlcell1   1210   1210  608049  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/load  count7cell     3240   4450  615190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 860 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 615330p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6160
-------------------------------------   ---- 
End-of-path arrival time (ps)           6160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  591067  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell6    4220   6160  615330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1



++++ Path 861 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 615448p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6042
-------------------------------------   ---- 
End-of-path arrival time (ps)           6042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell137   4792   6042  615448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell137        0      0  RISE       1



++++ Path 862 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 615565p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5925
-------------------------------------   ---- 
End-of-path arrival time (ps)           5925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell137   4675   5925  615565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell137        0      0  RISE       1



++++ Path 863 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 615629p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5861
-------------------------------------   ---- 
End-of-path arrival time (ps)           5861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell16   4611   5861  615629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0             macrocell16         0      0  RISE       1



++++ Path 864 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 615629p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5861
-------------------------------------   ---- 
End-of-path arrival time (ps)           5861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell20   4611   5861  615629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0             macrocell20         0      0  RISE       1



++++ Path 865 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 615629p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5861
-------------------------------------   ---- 
End-of-path arrival time (ps)           5861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell26   4611   5861  615629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0             macrocell26         0      0  RISE       1



++++ Path 866 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 615666p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell33   4574   5824  615666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0             macrocell33         0      0  RISE       1



++++ Path 867 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 615666p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell38   4574   5824  615666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0             macrocell38         0      0  RISE       1



++++ Path 868 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 615666p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell55   4574   5824  615666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0             macrocell55         0      0  RISE       1



++++ Path 869 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 615666p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell7    1250   1250  589412  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell56   4574   5824  615666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0              macrocell56         0      0  RISE       1



++++ Path 870 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 615715p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5775
-------------------------------------   ---- 
End-of-path arrival time (ps)           5775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell137   4525   5775  615715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell137        0      0  RISE       1



++++ Path 871 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 615784p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5706
-------------------------------------   ---- 
End-of-path arrival time (ps)           5706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell50   4456   5706  615784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0             macrocell50         0      0  RISE       1



++++ Path 872 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 615804p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5686
-------------------------------------   ---- 
End-of-path arrival time (ps)           5686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell31   4436   5686  615804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0             macrocell31         0      0  RISE       1



++++ Path 873 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 615804p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5686
-------------------------------------   ---- 
End-of-path arrival time (ps)           5686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell35   4436   5686  615804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0             macrocell35         0      0  RISE       1



++++ Path 874 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 615804p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5686
-------------------------------------   ---- 
End-of-path arrival time (ps)           5686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell44   4436   5686  615804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0             macrocell44         0      0  RISE       1



++++ Path 875 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 615843p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5647
-------------------------------------   ---- 
End-of-path arrival time (ps)           5647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell107   4397   5647  615843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell107        0      0  RISE       1



++++ Path 876 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 615843p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5647
-------------------------------------   ---- 
End-of-path arrival time (ps)           5647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell143   4397   5647  615843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell143        0      0  RISE       1



++++ Path 877 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 615848p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5642
-------------------------------------   ---- 
End-of-path arrival time (ps)           5642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell89    1250   1250  590131  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell137   4392   5642  615848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell137        0      0  RISE       1



++++ Path 878 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 615886p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5604
-------------------------------------   ---- 
End-of-path arrival time (ps)           5604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell104   4354   5604  615886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell104        0      0  RISE       1



++++ Path 879 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 615886p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5604
-------------------------------------   ---- 
End-of-path arrival time (ps)           5604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell122   4354   5604  615886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell122        0      0  RISE       1



++++ Path 880 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 615886p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5604
-------------------------------------   ---- 
End-of-path arrival time (ps)           5604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell132   4354   5604  615886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell132        0      0  RISE       1



++++ Path 881 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 615886p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5604
-------------------------------------   ---- 
End-of-path arrival time (ps)           5604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell93    1250   1250  593780  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell145   4354   5604  615886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell145        0      0  RISE       1



++++ Path 882 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 616017p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5473
-------------------------------------   ---- 
End-of-path arrival time (ps)           5473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91   1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell97   4223   5473  616017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell97         0      0  RISE       1



++++ Path 883 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 616017p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5473
-------------------------------------   ---- 
End-of-path arrival time (ps)           5473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell109   4223   5473  616017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell109        0      0  RISE       1



++++ Path 884 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 616153p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5337
-------------------------------------   ---- 
End-of-path arrival time (ps)           5337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90   1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell97   4087   5337  616153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell97         0      0  RISE       1



++++ Path 885 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 616153p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5337
-------------------------------------   ---- 
End-of-path arrival time (ps)           5337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell109   4087   5337  616153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell109        0      0  RISE       1



++++ Path 886 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 616180p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5310
-------------------------------------   ---- 
End-of-path arrival time (ps)           5310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  592392  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell8    3370   5310  616180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1



++++ Path 887 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 616182p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5308
-------------------------------------   ---- 
End-of-path arrival time (ps)           5308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  592393  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell9    3368   5308  616182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1



++++ Path 888 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_906/q
Path End       : \TPS_ADC:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \TPS_ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 616182p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                       -500
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8318
-------------------------------------   ---- 
End-of-path arrival time (ps)           8318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_906/clock_0                                            macrocell3          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
Net_906/q                           macrocell3    1250   1250  616182  RISE       1
\TPS_ADC:bSAR_SEQ:EOCSts\/status_0  statuscell2   7068   8318  616182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:EOCSts\/clock                            statuscell2         0      0  RISE       1



++++ Path 889 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 616275p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5215
-------------------------------------   ---- 
End-of-path arrival time (ps)           5215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88   1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell97   3965   5215  616275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell97         0      0  RISE       1



++++ Path 890 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 616275p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5215
-------------------------------------   ---- 
End-of-path arrival time (ps)           5215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell109   3965   5215  616275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell109        0      0  RISE       1



++++ Path 891 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 616421p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5069
-------------------------------------   ---- 
End-of-path arrival time (ps)           5069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell104   3819   5069  616421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell104        0      0  RISE       1



++++ Path 892 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 616421p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5069
-------------------------------------   ---- 
End-of-path arrival time (ps)           5069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell122   3819   5069  616421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell122        0      0  RISE       1



++++ Path 893 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 616421p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5069
-------------------------------------   ---- 
End-of-path arrival time (ps)           5069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell132   3819   5069  616421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell132        0      0  RISE       1



++++ Path 894 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 616421p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5069
-------------------------------------   ---- 
End-of-path arrival time (ps)           5069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell91    1250   1250  590967  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell145   3819   5069  616421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell145        0      0  RISE       1



++++ Path 895 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 616433p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5057
-------------------------------------   ---- 
End-of-path arrival time (ps)           5057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell33   3807   5057  616433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0             macrocell33         0      0  RISE       1



++++ Path 896 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 616433p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5057
-------------------------------------   ---- 
End-of-path arrival time (ps)           5057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell38   3807   5057  616433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0             macrocell38         0      0  RISE       1



++++ Path 897 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 616433p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5057
-------------------------------------   ---- 
End-of-path arrival time (ps)           5057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell55   3807   5057  616433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0             macrocell55         0      0  RISE       1



++++ Path 898 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 616433p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5057
-------------------------------------   ---- 
End-of-path arrival time (ps)           5057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell6    1250   1250  591041  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell56   3807   5057  616433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0              macrocell56         0      0  RISE       1



++++ Path 899 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 616454p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           5036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  594402  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell93   3096   5036  616454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell93         0      0  RISE       1



++++ Path 900 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 616600p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4890
-------------------------------------   ---- 
End-of-path arrival time (ps)           4890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell19   3640   4890  616600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0             macrocell19         0      0  RISE       1



++++ Path 901 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 616600p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4890
-------------------------------------   ---- 
End-of-path arrival time (ps)           4890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell43   3640   4890  616600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0             macrocell43         0      0  RISE       1



++++ Path 902 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 616600p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4890
-------------------------------------   ---- 
End-of-path arrival time (ps)           4890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  588754  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell64   3640   4890  616600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0             macrocell64         0      0  RISE       1



++++ Path 903 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 616694p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell104   3546   4796  616694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell104        0      0  RISE       1



++++ Path 904 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 616694p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell122   3546   4796  616694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell122        0      0  RISE       1



++++ Path 905 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 616694p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell132   3546   4796  616694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell132        0      0  RISE       1



++++ Path 906 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 616694p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell88    1250   1250  592757  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell145   3546   4796  616694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell145        0      0  RISE       1



++++ Path 907 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 616761p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  591921  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell7    2789   4729  616761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell7          0      0  RISE       1



++++ Path 908 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 616907p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4583
-------------------------------------   ---- 
End-of-path arrival time (ps)           4583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  593119  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell91   2643   4583  616907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell91         0      0  RISE       1



++++ Path 909 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 616918p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4572
-------------------------------------   ---- 
End-of-path arrival time (ps)           4572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  594067  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell88   2632   4572  616918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell88         0      0  RISE       1



++++ Path 910 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 616962p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4528
-------------------------------------   ---- 
End-of-path arrival time (ps)           4528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell104   3278   4528  616962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell104        0      0  RISE       1



++++ Path 911 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 616962p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4528
-------------------------------------   ---- 
End-of-path arrival time (ps)           4528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell122   3278   4528  616962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell122        0      0  RISE       1



++++ Path 912 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 616962p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4528
-------------------------------------   ---- 
End-of-path arrival time (ps)           4528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell132   3278   4528  616962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell132        0      0  RISE       1



++++ Path 913 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 616962p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4528
-------------------------------------   ---- 
End-of-path arrival time (ps)           4528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell90    1250   1250  592781  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell145   3278   4528  616962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell145        0      0  RISE       1



++++ Path 914 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 617149p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4341
-------------------------------------   ---- 
End-of-path arrival time (ps)           4341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell137   3091   4341  617149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell137        0      0  RISE       1



++++ Path 915 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 617157p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92   1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell97   3083   4333  617157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell97         0      0  RISE       1



++++ Path 916 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 617157p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell109   3083   4333  617157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell109        0      0  RISE       1



++++ Path 917 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 617223p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4267
-------------------------------------   ---- 
End-of-path arrival time (ps)           4267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell50   3017   4267  617223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0             macrocell50         0      0  RISE       1



++++ Path 918 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 617227p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4263
-------------------------------------   ---- 
End-of-path arrival time (ps)           4263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell19   3013   4263  617227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0             macrocell19         0      0  RISE       1



++++ Path 919 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 617227p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4263
-------------------------------------   ---- 
End-of-path arrival time (ps)           4263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell43   3013   4263  617227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0             macrocell43         0      0  RISE       1



++++ Path 920 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 617227p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4263
-------------------------------------   ---- 
End-of-path arrival time (ps)           4263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell64   3013   4263  617227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0             macrocell64         0      0  RISE       1



++++ Path 921 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 617228p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  594088  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell92   2322   4262  617228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1



++++ Path 922 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 617231p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  594259  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell89   2319   4259  617231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell89         0      0  RISE       1



++++ Path 923 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 617236p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell50   3004   4254  617236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0             macrocell50         0      0  RISE       1



++++ Path 924 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 617238p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  593309  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell90   2312   4252  617238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell90         0      0  RISE       1



++++ Path 925 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 617238p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell31   3002   4252  617238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0             macrocell31         0      0  RISE       1



++++ Path 926 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 617238p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell35   3002   4252  617238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0             macrocell35         0      0  RISE       1



++++ Path 927 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 617238p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell44   3002   4252  617238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0             macrocell44         0      0  RISE       1



++++ Path 928 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 617276p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell104   2964   4214  617276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell104        0      0  RISE       1



++++ Path 929 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 617276p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell122   2964   4214  617276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell122        0      0  RISE       1



++++ Path 930 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 617276p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell132   2964   4214  617276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell132        0      0  RISE       1



++++ Path 931 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 617276p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell92    1250   1250  592473  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell145   2964   4214  617276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell145        0      0  RISE       1



++++ Path 932 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 617367p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4123
-------------------------------------   ---- 
End-of-path arrival time (ps)           4123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell19   2873   4123  617367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0             macrocell19         0      0  RISE       1



++++ Path 933 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 617367p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4123
-------------------------------------   ---- 
End-of-path arrival time (ps)           4123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell43   2873   4123  617367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0             macrocell43         0      0  RISE       1



++++ Path 934 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 617367p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4123
-------------------------------------   ---- 
End-of-path arrival time (ps)           4123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell9    1250   1250  589485  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell64   2873   4123  617367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0             macrocell64         0      0  RISE       1



++++ Path 935 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 617377p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4113
-------------------------------------   ---- 
End-of-path arrival time (ps)           4113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell31   2863   4113  617377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0             macrocell31         0      0  RISE       1



++++ Path 936 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 617377p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4113
-------------------------------------   ---- 
End-of-path arrival time (ps)           4113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell35   2863   4113  617377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0             macrocell35         0      0  RISE       1



++++ Path 937 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 617377p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4113
-------------------------------------   ---- 
End-of-path arrival time (ps)           4113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell8    1250   1250  588909  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell44   2863   4113  617377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0             macrocell44         0      0  RISE       1



++++ Path 938 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \TPS_ADC:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \TPS_ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 617581p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -2100
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5319
-------------------------------------   ---- 
End-of-path arrival time (ps)           5319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell3        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell3   1210   1210  617581  RISE       1
\TPS_ADC:bSAR_SEQ:EOCSts\/clk_en      statuscell2    4109   5319  617581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:EOCSts\/clock                            statuscell2         0      0  RISE       1



++++ Path 939 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_1304/clk_en
Capture Clock  : Net_1304/clock_0
Path slack     : 617838p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  617838  RISE       1
Net_1304/clk_en                        macrocell1     3852   5062  617838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1304/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 940 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \APPS_ADC:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \APPS_ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 617838p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  617838  RISE       1
\APPS_ADC:bSAR_SEQ:nrq_reg\/clk_en     macrocell78    3852   5062  617838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:nrq_reg\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 941 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:nrq_reg\/q
Path End       : Net_1304/main_1
Capture Clock  : Net_1304/clock_0
Path slack     : 617926p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:nrq_reg\/clock_0                        macrocell78         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:nrq_reg\/q  macrocell78   1250   1250  617926  RISE       1
Net_1304/main_1                macrocell1    2314   3564  617926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1304/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 942 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:nrq_reg\/q
Path End       : Net_906/main_1
Capture Clock  : Net_906/clock_0
Path slack     : 617953p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:nrq_reg\/clock_0                         macrocell160        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:nrq_reg\/q  macrocell160   1250   1250  617953  RISE       1
Net_906/main_1                macrocell3     2287   3537  617953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_906/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 943 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \TPS_ADC:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \TPS_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 618488p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -2100
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4412
-------------------------------------   ---- 
End-of-path arrival time (ps)           4412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_0      controlcell3   1210   1210  617581  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     3202   4412  618488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 944 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1304/q
Path End       : \APPS_ADC:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \APPS_ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 618670p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                         -500
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5830
-------------------------------------   ---- 
End-of-path arrival time (ps)           5830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1304/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_1304/q                           macrocell1    1250   1250  618670  RISE       1
\APPS_ADC:bSAR_SEQ:EOCSts\/status_0  statuscell1   4580   5830  618670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:EOCSts\/clock                           statuscell1         0      0  RISE       1



++++ Path 945 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \APPS_ADC:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \APPS_ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 618765p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4135
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  617838  RISE       1
\APPS_ADC:bSAR_SEQ:EOCSts\/clk_en      statuscell1    2925   4135  618765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:EOCSts\/clock                           statuscell1         0      0  RISE       1



++++ Path 946 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \APPS_ADC:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \APPS_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 618789p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4111
-------------------------------------   ---- 
End-of-path arrival time (ps)           4111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_0      controlcell1   1210   1210  617838  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     2901   4111  618789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 947 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_906/clk_en
Capture Clock  : Net_906/clock_0
Path slack     : 619383p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -2100
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3517
-------------------------------------   ---- 
End-of-path arrival time (ps)           3517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell3        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell3   1210   1210  617581  RISE       1
Net_906/clk_en                        macrocell3     2307   3517  619383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_906/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 948 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \TPS_ADC:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \TPS_ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 619383p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -2100
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3517
-------------------------------------   ---- 
End-of-path arrival time (ps)           3517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell3        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell3   1210   1210  617581  RISE       1
\TPS_ADC:bSAR_SEQ:nrq_reg\/clk_en     macrocell160   2307   3517  619383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:nrq_reg\/clock_0                         macrocell160        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

