git clone --depth 1 --no-tags https://github.com/scmejia/Ultimate_Pong_Game.git f:/verilog_sva_gh_scraper/data/full_repos/322705879
git clone --depth 1 --no-tags https://github.com/Saiprem98/ECE154A_Lab_1.git f:/verilog_sva_gh_scraper/data/full_repos/322970415
git clone --depth 1 --no-tags https://github.com/elliott614/WISC-microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/322965960
git clone --depth 1 --no-tags https://github.com/MeenakshiShankar/Ripple-Carry-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/324379470
git clone --depth 1 --no-tags https://github.com/jay-in-git/Pipelined-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/325068864
git clone --depth 1 --no-tags https://github.com/chitrabanut/AES.git f:/verilog_sva_gh_scraper/data/full_repos/322254912
git clone --depth 1 --no-tags https://github.com/amrehab-98/CO2-Project.git f:/verilog_sva_gh_scraper/data/full_repos/322058178
git clone --depth 1 --no-tags https://github.com/nafe98/Verilog-Sequential-Codes.git f:/verilog_sva_gh_scraper/data/full_repos/322248240
git clone --depth 1 --no-tags https://github.com/lexyaa/IndividualProject.git f:/verilog_sva_gh_scraper/data/full_repos/322016559
git clone --depth 1 --no-tags https://github.com/Er-Darshil/8-Bit-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/324734595
git clone --depth 1 --no-tags https://github.com/SanyueHan/Implementation-of-MIPS-Processor-Using-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/330328491
git clone --depth 1 --no-tags https://github.com/upamasharmin/Verilog_hdl.git f:/verilog_sva_gh_scraper/data/full_repos/327966152
git clone --depth 1 --no-tags https://github.com/lashraelrx/fbcpu_core.git f:/verilog_sva_gh_scraper/data/full_repos/329736180
git clone --depth 1 --no-tags https://github.com/AlanjyHuang/Verilog-snake-game.git f:/verilog_sva_gh_scraper/data/full_repos/329748459
git clone --depth 1 --no-tags https://github.com/DrCaH4ec/signal_generator_on_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/331003933
git clone --depth 1 --no-tags https://github.com/zll969722243/MiniSoC.git f:/verilog_sva_gh_scraper/data/full_repos/330821977
git clone --depth 1 --no-tags https://github.com/JoshuaBowerman/CPUP.git f:/verilog_sva_gh_scraper/data/full_repos/331098788
git clone --depth 1 --no-tags https://github.com/vmfiguracion/ComputerSystemsArchitecture.git f:/verilog_sva_gh_scraper/data/full_repos/325871357
git clone --depth 1 --no-tags https://github.com/wwweiwei/Digital-Logic-Design.git f:/verilog_sva_gh_scraper/data/full_repos/327790651
git clone --depth 1 --no-tags https://github.com/vitaliy2034/ClockOnFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/327585180
git clone --depth 1 --no-tags https://github.com/hsndmr15/FB-CPU-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/328169060
git clone --depth 1 --no-tags https://github.com/ryankosta/r200.git f:/verilog_sva_gh_scraper/data/full_repos/328214931
git clone --depth 1 --no-tags https://github.com/MononobenoFuto/DFFinal.git f:/verilog_sva_gh_scraper/data/full_repos/325233020
git clone --depth 1 --no-tags https://github.com/vsuresh95/rtl-design.git f:/verilog_sva_gh_scraper/data/full_repos/328305151
git clone --depth 1 --no-tags https://github.com/hao089/FPGA-Final-project.git f:/verilog_sva_gh_scraper/data/full_repos/328717921
git clone --depth 1 --no-tags https://github.com/michalsc/vcpu.git f:/verilog_sva_gh_scraper/data/full_repos/328396508
git clone --depth 1 --no-tags https://github.com/javaherisaber/Modelsim.git f:/verilog_sva_gh_scraper/data/full_repos/328678919
git clone --depth 1 --no-tags https://github.com/h-enes-simsek/2DConvolutionFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/329104283
git clone --depth 1 --no-tags https://github.com/ritamsingal/RISC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/328958553
git clone --depth 1 --no-tags https://github.com/xiaoyu0623/Fall-2020-ECE-2500.git f:/verilog_sva_gh_scraper/data/full_repos/329474435
git clone --depth 1 --no-tags https://github.com/D3r3k23/Blackboard-IO.git f:/verilog_sva_gh_scraper/data/full_repos/325668749
git clone --depth 1 --no-tags https://github.com/diamond2nv/Harsh_Constraints.git f:/verilog_sva_gh_scraper/data/full_repos/325204080
git clone --depth 1 --no-tags https://github.com/ntjoar/CS-152B.git f:/verilog_sva_gh_scraper/data/full_repos/327170399
git clone --depth 1 --no-tags https://github.com/hsfalsharif/KMeansClusteringSW.git f:/verilog_sva_gh_scraper/data/full_repos/327098413
git clone --depth 1 --no-tags https://github.com/ISAgroup01/Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/327111945
git clone --depth 1 --no-tags https://github.com/WilliamTaylor21/SystemSynthesis-ModelingFinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/327126612
git clone --depth 1 --no-tags https://github.com/AdityaNG/RippleCarryAdder.git f:/verilog_sva_gh_scraper/data/full_repos/329014884
git clone --depth 1 --no-tags https://github.com/AdityaNG/Single-Cycle-Matrix-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/328568618
git clone --depth 1 --no-tags https://github.com/austinsbrown/MIPS-Single-Cycle.git f:/verilog_sva_gh_scraper/data/full_repos/328031379
git clone --depth 1 --no-tags https://github.com/gilron31/rs232.git f:/verilog_sva_gh_scraper/data/full_repos/329383161
git clone --depth 1 --no-tags https://github.com/JimZeyuYang/Reaction-meter.git f:/verilog_sva_gh_scraper/data/full_repos/330273188
git clone --depth 1 --no-tags https://github.com/saisankp/Digital-Logic-Design.git f:/verilog_sva_gh_scraper/data/full_repos/331114852
git clone --depth 1 --no-tags https://github.com/DanielPetrache/Risc_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/330648542
git clone --depth 1 --no-tags https://github.com/mohab-elrouby/hamming_encoder_decoder.git f:/verilog_sva_gh_scraper/data/full_repos/330699604
git clone --depth 1 --no-tags https://github.com/Tatev2919/mem_final.git f:/verilog_sva_gh_scraper/data/full_repos/330465175
git clone --depth 1 --no-tags https://github.com/armenuhiarakelyan1978/Hamming_code.git f:/verilog_sva_gh_scraper/data/full_repos/330960825
git clone --depth 1 --no-tags https://github.com/bogdanmm97/obtain-20mhz-clk-from-100mhz.git f:/verilog_sva_gh_scraper/data/full_repos/329264077
git clone --depth 1 --no-tags https://github.com/ckdur/spix.git f:/verilog_sva_gh_scraper/data/full_repos/328533887
git clone --depth 1 --no-tags https://github.com/lemontea8909/logic_final.git f:/verilog_sva_gh_scraper/data/full_repos/328942562
git clone --depth 1 --no-tags https://github.com/AAWO/verilog_inout_delay.git f:/verilog_sva_gh_scraper/data/full_repos/328797448
git clone --depth 1 --no-tags https://github.com/blairtyx/FSM-demo.git f:/verilog_sva_gh_scraper/data/full_repos/329611229
git clone --depth 1 --no-tags https://github.com/andrew-castle/mips-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/327691249
git clone --depth 1 --no-tags https://github.com/VasilyMarkov/Pulse-Amplitude-modulation-DSP.git f:/verilog_sva_gh_scraper/data/full_repos/328443013
git clone --depth 1 --no-tags https://github.com/Stylesoftware/Tang-Nano-FIFO-IP-Example.git f:/verilog_sva_gh_scraper/data/full_repos/327823838
git clone --depth 1 --no-tags https://github.com/Jason-Du/FINAL_PIPELINE_VERSION.git f:/verilog_sva_gh_scraper/data/full_repos/330245940
git clone --depth 1 --no-tags https://github.com/eiuflhlasf/CS145-Experiments-in-computer-organization.git f:/verilog_sva_gh_scraper/data/full_repos/330158337
git clone --depth 1 --no-tags https://github.com/28aashish/IITB-RISC.git f:/verilog_sva_gh_scraper/data/full_repos/330214632
git clone --depth 1 --no-tags https://github.com/sdadsp/DPLL-ISDN.git f:/verilog_sva_gh_scraper/data/full_repos/322069950
git clone --depth 1 --no-tags https://github.com/dumpinfo/DE2115backup.git f:/verilog_sva_gh_scraper/data/full_repos/321918290
git clone --depth 1 --no-tags https://github.com/karishma-shah/ece241_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/324418131
git clone --depth 1 --no-tags https://github.com/hchenji/de0-nano-soc-ghrd.git f:/verilog_sva_gh_scraper/data/full_repos/322686399
git clone --depth 1 --no-tags https://github.com/YixingShen/HDLBits_Practice.git f:/verilog_sva_gh_scraper/data/full_repos/324916390
git clone --depth 1 --no-tags https://github.com/agucarranza/Mips-pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/325431351
git clone --depth 1 --no-tags https://github.com/SunicYosen/stacc.git f:/verilog_sva_gh_scraper/data/full_repos/325736765
git clone --depth 1 --no-tags https://github.com/dineeshmohan/PYGMYBB_7segment-display.git f:/verilog_sva_gh_scraper/data/full_repos/325766177
git clone --depth 1 --no-tags https://github.com/EDaraya/Project.git f:/verilog_sva_gh_scraper/data/full_repos/325893326
git clone --depth 1 --no-tags https://github.com/SungJin27/Comsil-2.git f:/verilog_sva_gh_scraper/data/full_repos/327209105
git clone --depth 1 --no-tags https://github.com/NakamuraShinou/Floating-point-arithmetic-unit-new-.git f:/verilog_sva_gh_scraper/data/full_repos/326927290
git clone --depth 1 --no-tags https://github.com/Sarthakchandra/AXI4-Lite-IP-Creation.git f:/verilog_sva_gh_scraper/data/full_repos/324143518
git clone --depth 1 --no-tags https://github.com/vmazashvili/simple-processor-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/322913333
git clone --depth 1 --no-tags https://github.com/myadegari/SystemVerilog-Project.git f:/verilog_sva_gh_scraper/data/full_repos/324494731
git clone --depth 1 --no-tags https://github.com/Utsav22G/CompArch.git f:/verilog_sva_gh_scraper/data/full_repos/326406659
git clone --depth 1 --no-tags https://github.com/AGC-stuff/rotinom.git f:/verilog_sva_gh_scraper/data/full_repos/326501175
git clone --depth 1 --no-tags https://github.com/austin-hua/ComputerArchitecture_SimuCPU.git f:/verilog_sva_gh_scraper/data/full_repos/324724162
git clone --depth 1 --no-tags https://github.com/dosoon883/Merge-Parallel-sort.git f:/verilog_sva_gh_scraper/data/full_repos/322858139
git clone --depth 1 --no-tags https://github.com/CosetteX/Computer-Architecture-Lab_ZJU.git f:/verilog_sva_gh_scraper/data/full_repos/322215866
git clone --depth 1 --no-tags https://github.com/ChrisUSC/EE354_Exercises.git f:/verilog_sva_gh_scraper/data/full_repos/322034822
git clone --depth 1 --no-tags https://github.com/eliasffyksen/riscv.git f:/verilog_sva_gh_scraper/data/full_repos/322929945
git clone --depth 1 --no-tags https://github.com/GerardoVielma/Verilog-Game-Project.git f:/verilog_sva_gh_scraper/data/full_repos/322973780
git clone --depth 1 --no-tags https://github.com/Saiprem98/ECE154A_Lab_5.git f:/verilog_sva_gh_scraper/data/full_repos/322970395
git clone --depth 1 --no-tags https://github.com/Wenbin-Xiao/fllow_wzc_learn_mips_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/325704610
git clone --depth 1 --no-tags https://github.com/VeridisQuo18/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/324681496
git clone --depth 1 --no-tags https://github.com/AbdelrahmanBedour/PCI-Target-device.git f:/verilog_sva_gh_scraper/data/full_repos/325540138
git clone --depth 1 --no-tags https://github.com/ShaunPrice/FPGA-Christmas-Lights_v2.git f:/verilog_sva_gh_scraper/data/full_repos/323896951
git clone --depth 1 --no-tags https://github.com/choihamin/assignment.git f:/verilog_sva_gh_scraper/data/full_repos/324080510
git clone --depth 1 --no-tags https://github.com/gjivaeri/single-cycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/324129871
git clone --depth 1 --no-tags https://github.com/Sarthakchandra/Rom-using-BRAM.git f:/verilog_sva_gh_scraper/data/full_repos/324134877
git clone --depth 1 --no-tags https://github.com/uta9991/labs.git f:/verilog_sva_gh_scraper/data/full_repos/323712624
git clone --depth 1 --no-tags https://github.com/lee-coder/IC_Design.git f:/verilog_sva_gh_scraper/data/full_repos/323560711
git clone --depth 1 --no-tags https://github.com/harvastum/ESL.git f:/verilog_sva_gh_scraper/data/full_repos/323661906
git clone --depth 1 --no-tags https://github.com/SJ1115/MIPSHOMEWORK.git f:/verilog_sva_gh_scraper/data/full_repos/323658127
git clone --depth 1 --no-tags https://github.com/Korea-Univ-Lectures/Digital-Logic-Design.git f:/verilog_sva_gh_scraper/data/full_repos/324300156
git clone --depth 1 --no-tags https://github.com/Nimausfi/Only_Prime_Numbers.git f:/verilog_sva_gh_scraper/data/full_repos/324454046
git clone --depth 1 --no-tags https://github.com/c-dewey/FPGA-Verilog-LED-Variable-Blinking.git f:/verilog_sva_gh_scraper/data/full_repos/326595375
git clone --depth 1 --no-tags https://github.com/a1ali/FPGA_Digital_Clock.git f:/verilog_sva_gh_scraper/data/full_repos/327720901
git clone --depth 1 --no-tags https://github.com/ktpss95112/CA2020-Project-2.git f:/verilog_sva_gh_scraper/data/full_repos/326120928
git clone --depth 1 --no-tags https://github.com/vishnuvardhangade/1-3-router-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/328434432
git clone --depth 1 --no-tags https://github.com/a1ali/FPGA_Pong_Game.git f:/verilog_sva_gh_scraper/data/full_repos/329116507
git clone --depth 1 --no-tags https://github.com/harry900831/LDL_Final_Project-2048.git f:/verilog_sva_gh_scraper/data/full_repos/327412545
git clone --depth 1 --no-tags https://github.com/DouglasYu/ECE385final_digit_recognition.git f:/verilog_sva_gh_scraper/data/full_repos/327555651
