Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 23d7d9dadaf84a40b39b0d7acd2897b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCD_Counter_behav xil_defaultlib.BCD_Counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkDivider
Compiling module xil_defaultlib.myCounter
Compiling module xil_defaultlib.BCD7Seg
Compiling module xil_defaultlib.BCD_Counter
Compiling module xil_defaultlib.glbl
Built simulation snapshot BCD_Counter_behav
