// Seed: 1785305242
module module_0 (
    output uwire id_0,
    output uwire id_1,
    output uwire id_2
);
  id_4(
      .id_0(1)
  );
endmodule
module module_1 (
    output tri0 id_0,
    input  wire id_1
);
  assign id_0 = 1;
  module_0(
      id_0, id_0, id_0
  );
endmodule
module module_2 (
    input supply0 id_0,
    output wand id_1,
    input supply0 id_2,
    input wor id_3,
    output tri id_4,
    input tri id_5,
    output wor id_6,
    input supply0 id_7,
    output tri1 id_8,
    input wire id_9,
    input wire id_10,
    input wor id_11,
    input uwire id_12,
    output supply0 id_13,
    output supply0 id_14,
    input wor id_15,
    input supply1 id_16,
    input tri id_17,
    output uwire id_18,
    output supply0 id_19,
    input wire id_20,
    output tri id_21,
    input wor id_22,
    input supply0 id_23,
    input wor id_24
);
  always @(posedge 1'b0) id_21 = 1 * 1;
  module_0(
      id_19, id_1, id_18
  );
endmodule
