// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "11/17/2024 09:40:16"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module giaithua (
	CLK,
	Start,
	DataIn,
	Out,
	Done,
	Datapath);
input 	CLK;
input 	Start;
input 	[15:0] DataIn;
output 	[15:0] Out;
output 	Done;
output 	[15:0] Datapath;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~dataout ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \DP|ALU1|mux16_1|Mux13~4_combout ;
wire \DP|ALU1|Add|co1~0_combout ;
wire \DP|ALU1|mux16_1|Mux13~8_combout ;
wire \DP|ALU1|mux16_1|Mux13~9_combout ;
wire \DP|ALU1|mux16_1|Mux13~10_combout ;
wire \DP|ALU1|Add|co2~0_combout ;
wire \DP|ALU1|mux16_1|Mux12~2_combout ;
wire \DP|ALU1|Add|co3~0_combout ;
wire \DP|ALU1|mux16_1|Mux11~2_combout ;
wire \DP|ALU1|mux16_1|Mux11~3_combout ;
wire \DP|ALU1|mux16_1|Mux11~4_combout ;
wire \DP|ALU1|Add|co4~0_combout ;
wire \DP|ALU1|Add|co5~0_combout ;
wire \DP|ALU1|mux16_1|Mux9~2_combout ;
wire \DP|ALU1|mux16_1|Mux9~3_combout ;
wire \DP|ALU1|mux16_1|Mux9~4_combout ;
wire \DP|ALU1|Decre|co5~0_combout ;
wire \DP|ALU1|Decre|co6~0_combout ;
wire \DP|ALU1|mux16_1|Mux8~6_combout ;
wire \DP|ALU1|Sub|co1~0_combout ;
wire \DP|ALU1|Sub|co2~0_combout ;
wire \DP|ALU1|Sub|co4~0_combout ;
wire \DP|ALU1|Sub|co6~0_combout ;
wire \DP|ALU1|Add|co6~0_combout ;
wire \DP|ALU1|Add|co6~1_combout ;
wire \DP|ALU1|mux16_1|Mux8~7_combout ;
wire \DP|ALU1|mux16_1|Mux8~8_combout ;
wire \DP|ALU1|Add|co7~0_combout ;
wire \DP|ALU1|mux16_1|Mux7~4_combout ;
wire \DP|ALU1|mux16_1|Mux7~5_combout ;
wire \DP|ALU1|mux16_1|Mux7~6_combout ;
wire \DP|ALU1|Add|co8~0_combout ;
wire \DP|ALU1|Sub|co8~0_combout ;
wire \DP|ALU1|Decre|co9~0_combout ;
wire \DP|ALU1|Decre|co9~1_combout ;
wire \DP|ALU1|mux16_1|Mux5~2_combout ;
wire \DP|ALU1|mux16_1|Mux5~3_combout ;
wire \DP|ALU1|Add|co9~0_combout ;
wire \DP|ALU1|Incre|co9~0_combout ;
wire \DP|ALU1|mux16_1|Mux5~4_combout ;
wire \DP|ALU1|mux16_1|Mux5~5_combout ;
wire \DP|ALU1|mux16_1|Mux5~6_combout ;
wire \DP|ALU1|mux16_1|Mux5~7_combout ;
wire \DP|ALU1|Sub|s[11]~0_combout ;
wire \DP|ALU1|Decre|co10~0_combout ;
wire \DP|ALU1|mux16_1|Mux4~2_combout ;
wire \DP|ALU1|mux16_1|Mux4~3_combout ;
wire \DP|ALU1|Add|co10~0_combout ;
wire \DP|ALU1|Add|co11~0_combout ;
wire \DP|ALU1|mux16_1|Mux3~6_combout ;
wire \DP|ALU1|mux16_1|Mux3~7_combout ;
wire \DP|ALU1|mux16_1|Mux3~8_combout ;
wire \DP|ALU1|Decre|co12~0_combout ;
wire \DP|ALU1|Incre|co12~0_combout ;
wire \DP|ALU1|mux16_1|Mux2~6_combout ;
wire \DP|ALU1|Sub|co11~0_combout ;
wire \DP|ALU1|Sub|co11~1_combout ;
wire \DP|ALU1|Sub|co11~2_combout ;
wire \DP|ALU1|Sub|co12~0_combout ;
wire \DP|ALU1|Sub|s[13]~1_combout ;
wire \DP|ALU1|mux16_1|Mux2~7_combout ;
wire \DP|ALU1|mux16_1|Mux2~8_combout ;
wire \DP|ALU1|Add|co13~0_combout ;
wire \DP|ALU1|mux16_1|Mux1~2_combout ;
wire \DP|ALU1|mux16_1|Mux1~3_combout ;
wire \DP|ALU1|Sub|s[15]~2_combout ;
wire \DP|ALU1|mux16_1|Mux0~0_combout ;
wire \DP|ALU1|mux16_1|Mux0~1_combout ;
wire \CU|Equal0~0_combout ;
wire \DP|Mux2_1|muxout[4]~20_combout ;
wire \DP|Mux2_1|muxout[9]~21_combout ;
wire \DP|ALU1|mux16_1|Mux15~4_combout ;
wire \DP|ALU1|mux16_1|Mux14~12_combout ;
wire \DP|ALU1|mux16_1|Mux13~13_combout ;
wire \DP|ALU1|Sub|co3~4_combout ;
wire \DP|ALU1|Sub|co5~4_combout ;
wire \DP|ALU1|mux16_1|Mux8~13_combout ;
wire \DP|ALU1|mux16_1|Mux8~14_combout ;
wire \DP|ALU1|mux16_1|Mux7~9_combout ;
wire \DP|ALU1|Sub|co7~4_combout ;
wire \DP|ALU1|Sub|co9~4_combout ;
wire \DP|ALU1|mux16_1|Mux3~11_combout ;
wire \DP|ALU1|mux16_1|Mux2~13_combout ;
wire \DP|ALU1|Add|co12~4_combout ;
wire \DP|ALU1|mux16_1|Mux14~14_combout ;
wire \CU|Equal1~7_combout ;
wire \CU|Equal1~10_combout ;
wire \DP|ALU1|mux16_1|Mux1~7_combout ;
wire \DP|ALU1|mux16_1|Mux1~8_combout ;
wire \CLK~combout ;
wire \Start~combout ;
wire \CU|Selector0~0_combout ;
wire \CU|c_state.state0~regout ;
wire \DP|Reg|regfile[1][0]~regout ;
wire \DP|Reg|Mux15~0_combout ;
wire \CU|Equal0~1_combout ;
wire \CU|Equal0~2_combout ;
wire \CU|Equal0~3_combout ;
wire \CU|Equal0~4_combout ;
wire \CU|n_state.state1~0_combout ;
wire \CU|c_state.state1~regout ;
wire \DP|Mux2_1|muxout[15]~19_combout ;
wire \CU|WAB~0_combout ;
wire \DP|Reg|regfile[2][15]~regout ;
wire \DP|Mux2_1|muxout[9]~13_combout ;
wire \DP|Reg|regfile[2][9]~regout ;
wire \DP|Mux2_1|muxout[4]~8_combout ;
wire \DP|Reg|regfile[2][4]~regout ;
wire \DP|Reg|Mux30~0_combout ;
wire \DP|Mux2_1|muxout[1]~5_combout ;
wire \DP|Reg|regfile[2][1]~regout ;
wire \DP|Mux2_1|muxout[0]~4_combout ;
wire \DP|Reg|regfile[2][0]~regout ;
wire \DP|Mux2_1|muxout[2]~6_combout ;
wire \DP|Reg|regfile[2][2]~regout ;
wire \DP|Reg|Mux28~0_combout ;
wire \DP|ALU2|Decre|co2~0_combout ;
wire \DP|Mux2_1|muxout[3]~7_combout ;
wire \DP|Reg|regfile[2][3]~regout ;
wire \DP|ALU2|Decre|co4~0_combout ;
wire \DP|Mux2_1|muxout[5]~9_combout ;
wire \DP|Reg|regfile[2][5]~regout ;
wire \DP|ALU2|Decre|co5~0_combout ;
wire \DP|Mux2_1|muxout[6]~10_combout ;
wire \DP|Reg|regfile[2][6]~regout ;
wire \DP|Mux2_1|muxout[7]~11_combout ;
wire \DP|Reg|regfile[2][7]~regout ;
wire \DP|Reg|Mux23~0_combout ;
wire \DP|ALU2|Decre|co7~0_combout ;
wire \DP|Mux2_1|muxout[8]~12_combout ;
wire \DP|Reg|regfile[2][8]~regout ;
wire \DP|ALU2|Decre|co8~combout ;
wire \DP|Mux2_1|muxout[10]~14_combout ;
wire \DP|Reg|regfile[2][10]~regout ;
wire \DP|Reg|Mux20~0_combout ;
wire \DP|ALU2|Decre|co10~0_combout ;
wire \DP|Mux2_1|muxout[11]~15_combout ;
wire \DP|Reg|regfile[2][11]~regout ;
wire \DP|ALU2|Decre|co12~0_combout ;
wire \DP|Mux2_1|muxout[12]~16_combout ;
wire \DP|Reg|regfile[2][12]~regout ;
wire \DP|Mux2_1|muxout[13]~17_combout ;
wire \DP|Reg|regfile[2][13]~regout ;
wire \DP|Reg|Mux17~0_combout ;
wire \DP|ALU2|Decre|co13~0_combout ;
wire \DP|Mux2_1|muxout[14]~18_combout ;
wire \DP|Reg|regfile[2][14]~regout ;
wire \DP|ALU2|Decre|co14~0_combout ;
wire \CU|Equal1~30_combout ;
wire \CU|Equal1~28_combout ;
wire \CU|Equal1~29_combout ;
wire \CU|Equal1~26_combout ;
wire \CU|Equal1~27_combout ;
wire \CU|Selector1~0_combout ;
wire \CU|c_state.state2~regout ;
wire \CU|Selector2~0_combout ;
wire \CU|c_state.state3~regout ;
wire \CU|RAB~0_combout ;
wire \DP|Reg|Mux31~0_combout ;
wire \DP|ALU1|mux16_1|Mux15~2_combout ;
wire \DP|ALU1|mux16_1|Mux15~3_combout ;
wire \DP|Reg|regfile[1][1]~regout ;
wire \DP|ALU1|mux16_1|Mux13~5_combout ;
wire \DP|Reg|Mux14~0_combout ;
wire \DP|ALU1|mux16_1|Mux14~8_combout ;
wire \DP|ALU1|mux16_1|Mux14~9_combout ;
wire \DP|ALU1|mux16_1|Mux13~6_combout ;
wire \DP|ALU1|mux16_1|Mux14~10_combout ;
wire \DP|ALU1|mux16_1|Mux12~3_combout ;
wire \DP|ALU1|mux16_1|Mux12~4_combout ;
wire \DP|ALU1|mux16_1|Mux12~5_combout ;
wire \DP|ALU1|Incre|co3~0_combout ;
wire \DP|ALU1|mux16_1|Mux10~2_combout ;
wire \DP|ALU1|mux16_1|Mux10~3_combout ;
wire \DP|ALU1|mux16_1|Mux10~4_combout ;
wire \DP|Reg|Mux24~0_combout ;
wire \DP|ALU1|mux16_1|Mux8~9_combout ;
wire \CU|RAA~0_combout ;
wire \DP|ALU1|mux16_1|Mux8~10_combout ;
wire \DP|ALU1|mux16_1|Mux8~11_combout ;
wire \DP|ALU1|Incre|co6~0_combout ;
wire \DP|ALU1|mux16_1|Mux6~2_combout ;
wire \DP|ALU1|mux16_1|Mux6~3_combout ;
wire \DP|ALU1|mux16_1|Mux6~4_combout ;
wire \DP|ALU1|mux16_1|Mux4~4_combout ;
wire \DP|ALU1|mux16_1|Mux4~5_combout ;
wire \DP|ALU1|mux16_1|Mux4~6_combout ;
wire \DP|Reg|Mux18~0_combout ;
wire \DP|ALU1|mux16_1|Mux2~9_combout ;
wire \DP|ALU1|mux16_1|Mux2~10_combout ;
wire \DP|ALU1|mux16_1|Mux2~11_combout ;
wire \DP|ALU1|mux16_1|Mux0~2_combout ;
wire \DP|ALU1|mux16_1|Mux0~3_combout ;
wire \DP|ALU1|mux16_1|Mux0~4_combout ;
wire \DP|Reg|regfile[1][15]~regout ;
wire \DP|Reg|Mux0~0_combout ;
wire \DP|ALU1|mux16_1|Mux1~4_combout ;
wire \DP|Reg|Mux29~0_combout ;
wire \DP|Reg|Mux27~0_combout ;
wire \DP|Reg|Mux26~0_combout ;
wire \DP|Reg|Mux25~0_combout ;
wire \DP|Reg|Mux22~0_combout ;
wire \DP|Reg|Mux21~0_combout ;
wire \DP|Reg|Mux19~0_combout ;
wire \DP|Reg|Mux16~0_combout ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \DP|ALU1|mux16_1|Mux1~5_combout ;
wire \DP|ALU1|mux16_1|Mux13~7_combout ;
wire \DP|ALU1|mux16_1|Mux1~6_combout ;
wire \DP|Reg|regfile[1][14]~regout ;
wire \DP|Reg|Mux1~0_combout ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \DP|ALU1|mux16_1|Mux2~12_combout ;
wire \DP|ALU1|mux16_1|Mux2~14_combout ;
wire \DP|Reg|regfile[1][13]~regout ;
wire \DP|Reg|Mux2~0_combout ;
wire \DP|ALU1|mux16_1|Mux3~9_combout ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \DP|ALU1|mux16_1|Mux3~10_combout ;
wire \DP|ALU1|mux16_1|Mux3~12_combout ;
wire \DP|Reg|regfile[1][12]~regout ;
wire \DP|Reg|Mux3~0_combout ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \DP|ALU1|mux16_1|Mux4~7_combout ;
wire \DP|ALU1|mux16_1|Mux4~8_combout ;
wire \DP|Reg|regfile[1][11]~regout ;
wire \DP|Reg|Mux4~0_combout ;
wire \DP|ALU1|mux16_1|Mux5~8_combout ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \DP|ALU1|mux16_1|Mux5~9_combout ;
wire \DP|ALU1|mux16_1|Mux5~10_combout ;
wire \DP|Reg|regfile[1][10]~regout ;
wire \DP|Reg|Mux5~0_combout ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \DP|ALU1|mux16_1|Mux6~5_combout ;
wire \DP|ALU1|mux16_1|Mux6~6_combout ;
wire \DP|Reg|regfile[1][9]~regout ;
wire \DP|Reg|Mux6~0_combout ;
wire \DP|ALU1|mux16_1|Mux7~7_combout ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \DP|ALU1|mux16_1|Mux7~8_combout ;
wire \DP|ALU1|mux16_1|Mux7~10_combout ;
wire \DP|Reg|regfile[1][8]~regout ;
wire \DP|Reg|Mux7~0_combout ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \DP|ALU1|mux16_1|Mux8~12_combout ;
wire \DP|ALU1|mux16_1|Mux8~15_combout ;
wire \DP|Reg|regfile[1][7]~regout ;
wire \DP|Reg|Mux8~0_combout ;
wire \DP|ALU1|mux16_1|Mux9~5_combout ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \DP|ALU1|mux16_1|Mux9~6_combout ;
wire \DP|ALU1|mux16_1|Mux9~7_combout ;
wire \DP|Reg|regfile[1][6]~regout ;
wire \DP|Reg|Mux9~0_combout ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \DP|ALU1|mux16_1|Mux10~5_combout ;
wire \DP|ALU1|mux16_1|Mux10~6_combout ;
wire \DP|Reg|regfile[1][5]~regout ;
wire \DP|Reg|Mux10~0_combout ;
wire \DP|ALU1|mux16_1|Mux11~5_combout ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \DP|ALU1|mux16_1|Mux11~6_combout ;
wire \DP|ALU1|mux16_1|Mux11~7_combout ;
wire \DP|Reg|regfile[1][4]~regout ;
wire \DP|Reg|Mux11~0_combout ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \DP|ALU1|mux16_1|Mux12~6_combout ;
wire \DP|ALU1|mux16_1|Mux12~7_combout ;
wire \DP|Reg|regfile[1][3]~regout ;
wire \DP|Reg|Mux12~0_combout ;
wire \DP|ALU1|mux16_1|Mux13~11_combout ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \DP|ALU1|mux16_1|Mux13~12_combout ;
wire \DP|ALU1|mux16_1|Mux13~14_combout ;
wire \DP|Reg|regfile[1][2]~regout ;
wire \DP|Reg|Mux13~0_combout ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~dataout ;
wire \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \DP|ALU1|mux16_1|Mux14~11_combout ;
wire \DP|ALU1|mux16_1|Mux14~13_combout ;
wire [15:0] \DP|ALU1|Decre|s ;
wire [15:0] \DataIn~combout ;
wire [15:0] \DP|ALU1|Add|s ;
wire [15:0] \DP|Reg1|data_out ;
wire [15:0] \DP|ALU1|Sub|s ;
wire [15:0] \DP|ALU1|Incre|s ;
wire [15:0] \DP|ALU2|Decre|s ;
wire [3:0] \CU|S_ALU1 ;
wire [3:0] \CU|RAB ;
wire [3:0] \CU|RAA ;
wire [15:0] \DP|ALU1|Or ;
wire [15:0] \DP|ALU1|And ;

wire [31:0] \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [31:0] \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;

assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~dataout  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT1  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT2  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT3  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT4  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT5  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT6  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT7  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT8  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT9  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT10  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT11  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT12  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT13  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT14  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT15  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT16  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT17  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT18  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT19  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT20  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT21  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT22  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT23  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT24  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT25  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT26  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT27  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT28  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT29  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT30  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT31  = \DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];

assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~dataout  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT1  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT2  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT3  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT4  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT5  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT6  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT7  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT8  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT9  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT10  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT11  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT12  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT13  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT14  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT15  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT16  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT17  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT18  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT19  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT20  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT21  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT22  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT23  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT24  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT25  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT26  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT27  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT28  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT29  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT30  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT31  = \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];

cycloneii_mac_out \DP|ALU1|Mul|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT28 ,
\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT24 ,
\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT20 ,
\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT8 ,
\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT4 ,
\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\DP|ALU1|Mul|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \DP|ALU1|Mul|Mult0|auto_generated|mac_out2 .dataa_width = 32;
defparam \DP|ALU1|Mul|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux13~4 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux13~4_combout  = (\CU|S_ALU1 [1] & !\CU|S_ALU1 [0])

	.dataa(\CU|S_ALU1 [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\CU|S_ALU1 [0]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux13~4 .lut_mask = 16'h00AA;
defparam \DP|ALU1|mux16_1|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Incre|s[2] (
// Equation(s):
// \DP|ALU1|Incre|s [2] = (\DP|Reg|regfile[1][2]~regout  $ (((!\DP|Reg|regfile[1][1]~regout ) # (!\DP|Reg|regfile[1][0]~regout )))) # (!\CU|RAA [0])

	.dataa(\DP|Reg|regfile[1][0]~regout ),
	.datab(\DP|Reg|regfile[1][1]~regout ),
	.datac(\DP|Reg|regfile[1][2]~regout ),
	.datad(\CU|RAA [0]),
	.cin(gnd),
	.combout(\DP|ALU1|Incre|s [2]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Incre|s[2] .lut_mask = 16'h87FF;
defparam \DP|ALU1|Incre|s[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Add|co1~0 (
// Equation(s):
// \DP|ALU1|Add|co1~0_combout  = (\DP|Reg|Mux30~0_combout  & ((\DP|Reg|Mux14~0_combout ) # ((\DP|Reg|Mux31~0_combout  & \DP|Reg|Mux15~0_combout )))) # (!\DP|Reg|Mux30~0_combout  & (\DP|Reg|Mux31~0_combout  & (\DP|Reg|Mux15~0_combout  & 
// \DP|Reg|Mux14~0_combout )))

	.dataa(\DP|Reg|Mux31~0_combout ),
	.datab(\DP|Reg|Mux15~0_combout ),
	.datac(\DP|Reg|Mux30~0_combout ),
	.datad(\DP|Reg|Mux14~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Add|co1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Add|co1~0 .lut_mask = 16'hF880;
defparam \DP|ALU1|Add|co1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|And[2] (
// Equation(s):
// \DP|ALU1|And [2] = (\CU|RAB [1] & (\DP|Reg|regfile[2][2]~regout  & (\CU|RAA [0] & \DP|Reg|regfile[1][2]~regout )))

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][2]~regout ),
	.datac(\CU|RAA [0]),
	.datad(\DP|Reg|regfile[1][2]~regout ),
	.cin(gnd),
	.combout(\DP|ALU1|And [2]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|And[2] .lut_mask = 16'h8000;
defparam \DP|ALU1|And[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux13~8 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux13~8_combout  = (\CU|S_ALU1 [0] & (\DP|ALU1|Add|co1~0_combout  $ (((\DP|ALU1|mux16_1|Mux13~13_combout ))))) # (!\CU|S_ALU1 [0] & (((\DP|ALU1|And [2]))))

	.dataa(\DP|ALU1|Add|co1~0_combout ),
	.datab(\CU|S_ALU1 [0]),
	.datac(\DP|ALU1|And [2]),
	.datad(\DP|ALU1|mux16_1|Mux13~13_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux13~8 .lut_mask = 16'h74B8;
defparam \DP|ALU1|mux16_1|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux13~9 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux13~9_combout  = (\CU|S_ALU1 [1] & (!\DP|ALU1|Incre|s [2] & (\CU|S_ALU1 [0]))) # (!\CU|S_ALU1 [1] & (((\DP|ALU1|mux16_1|Mux13~8_combout ))))

	.dataa(\CU|S_ALU1 [1]),
	.datab(\DP|ALU1|Incre|s [2]),
	.datac(\CU|S_ALU1 [0]),
	.datad(\DP|ALU1|mux16_1|Mux13~8_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux13~9 .lut_mask = 16'h7520;
defparam \DP|ALU1|mux16_1|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux13~10 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux13~10_combout  = (\DP|ALU1|mux16_1|Mux13~4_combout  & ((\DP|Reg|Mux29~0_combout  & ((\DP|ALU1|mux16_1|Mux13~9_combout ) # (!\DP|Reg|Mux13~0_combout ))) # (!\DP|Reg|Mux29~0_combout  & (\DP|Reg|Mux13~0_combout )))) # 
// (!\DP|ALU1|mux16_1|Mux13~4_combout  & (((\DP|ALU1|mux16_1|Mux13~9_combout ))))

	.dataa(\DP|Reg|Mux29~0_combout ),
	.datab(\DP|Reg|Mux13~0_combout ),
	.datac(\DP|ALU1|mux16_1|Mux13~9_combout ),
	.datad(\DP|ALU1|mux16_1|Mux13~4_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux13~10 .lut_mask = 16'hE6F0;
defparam \DP|ALU1|mux16_1|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Add|co2~0 (
// Equation(s):
// \DP|ALU1|Add|co2~0_combout  = (\DP|ALU1|Add|co1~0_combout  & ((\DP|Reg|Mux13~0_combout ) # ((\CU|RAB [1] & \DP|Reg|regfile[2][2]~regout ))))

	.dataa(\DP|ALU1|Add|co1~0_combout ),
	.datab(\DP|Reg|Mux13~0_combout ),
	.datac(\CU|RAB [1]),
	.datad(\DP|Reg|regfile[2][2]~regout ),
	.cin(gnd),
	.combout(\DP|ALU1|Add|co2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Add|co2~0 .lut_mask = 16'hA888;
defparam \DP|ALU1|Add|co2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Incre|s[3] (
// Equation(s):
// \DP|ALU1|Incre|s [3] = \DP|Reg|Mux12~0_combout  $ (((\DP|Reg|regfile[1][0]~regout  & (\DP|Reg|Mux14~0_combout  & \DP|Reg|Mux13~0_combout ))))

	.dataa(\DP|Reg|Mux12~0_combout ),
	.datab(\DP|Reg|regfile[1][0]~regout ),
	.datac(\DP|Reg|Mux14~0_combout ),
	.datad(\DP|Reg|Mux13~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Incre|s [3]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Incre|s[3] .lut_mask = 16'h6AAA;
defparam \DP|ALU1|Incre|s[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux12~2 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux12~2_combout  = (\CU|S_ALU1 [1] & (((\DP|ALU1|Incre|s [3])))) # (!\CU|S_ALU1 [1] & ((\DP|ALU1|And [2]) # ((\DP|ALU1|Add|co2~0_combout ))))

	.dataa(\DP|ALU1|And [2]),
	.datab(\DP|ALU1|Add|co2~0_combout ),
	.datac(\CU|S_ALU1 [1]),
	.datad(\DP|ALU1|Incre|s [3]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux12~2 .lut_mask = 16'hFE0E;
defparam \DP|ALU1|mux16_1|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Add|co3~0 (
// Equation(s):
// \DP|ALU1|Add|co3~0_combout  = (\DP|Reg|Mux28~0_combout  & ((\DP|ALU1|And [2]) # ((\DP|ALU1|Add|co2~0_combout ) # (\DP|Reg|Mux12~0_combout )))) # (!\DP|Reg|Mux28~0_combout  & (\DP|Reg|Mux12~0_combout  & ((\DP|ALU1|And [2]) # (\DP|ALU1|Add|co2~0_combout 
// ))))

	.dataa(\DP|ALU1|And [2]),
	.datab(\DP|ALU1|Add|co2~0_combout ),
	.datac(\DP|Reg|Mux28~0_combout ),
	.datad(\DP|Reg|Mux12~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Add|co3~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Add|co3~0 .lut_mask = 16'hFEE0;
defparam \DP|ALU1|Add|co3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Add|s[4] (
// Equation(s):
// \DP|ALU1|Add|s [4] = \DP|Reg|Mux11~0_combout  $ (\DP|ALU1|Add|co3~0_combout  $ (((\CU|RAB [1] & \DP|Reg|regfile[2][4]~regout ))))

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][4]~regout ),
	.datac(\DP|Reg|Mux11~0_combout ),
	.datad(\DP|ALU1|Add|co3~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Add|s [4]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Add|s[4] .lut_mask = 16'h8778;
defparam \DP|ALU1|Add|s[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|And[4] (
// Equation(s):
// \DP|ALU1|And [4] = (\CU|RAB [1] & (\DP|Reg|regfile[2][4]~regout  & (\CU|RAA [0] & \DP|Reg|regfile[1][4]~regout )))

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][4]~regout ),
	.datac(\CU|RAA [0]),
	.datad(\DP|Reg|regfile[1][4]~regout ),
	.cin(gnd),
	.combout(\DP|ALU1|And [4]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|And[4] .lut_mask = 16'h8000;
defparam \DP|ALU1|And[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux11~2 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux11~2_combout  = (\CU|S_ALU1 [1] & (\CU|S_ALU1 [0])) # (!\CU|S_ALU1 [1] & (!\CU|S_ALU1 [0] & \DP|ALU1|And [4]))

	.dataa(\CU|S_ALU1 [1]),
	.datab(\CU|S_ALU1 [0]),
	.datac(\DP|ALU1|And [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux11~2 .lut_mask = 16'h9898;
defparam \DP|ALU1|mux16_1|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux11~3 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux11~3_combout  = (\CU|S_ALU1 [0] & ((\DP|ALU1|mux16_1|Mux11~2_combout  & ((\DP|ALU1|Incre|s [4]))) # (!\DP|ALU1|mux16_1|Mux11~2_combout  & (\DP|ALU1|Add|s [4])))) # (!\CU|S_ALU1 [0] & (((\DP|ALU1|mux16_1|Mux11~2_combout ))))

	.dataa(\DP|ALU1|Add|s [4]),
	.datab(\DP|ALU1|Incre|s [4]),
	.datac(\CU|S_ALU1 [0]),
	.datad(\DP|ALU1|mux16_1|Mux11~2_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux11~3 .lut_mask = 16'hCFA0;
defparam \DP|ALU1|mux16_1|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux11~4 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux11~4_combout  = (\DP|ALU1|mux16_1|Mux13~4_combout  & ((\DP|Reg|Mux27~0_combout  & ((\DP|ALU1|mux16_1|Mux11~3_combout ) # (!\DP|Reg|Mux11~0_combout ))) # (!\DP|Reg|Mux27~0_combout  & (\DP|Reg|Mux11~0_combout )))) # 
// (!\DP|ALU1|mux16_1|Mux13~4_combout  & (((\DP|ALU1|mux16_1|Mux11~3_combout ))))

	.dataa(\DP|Reg|Mux27~0_combout ),
	.datab(\DP|Reg|Mux11~0_combout ),
	.datac(\DP|ALU1|mux16_1|Mux11~3_combout ),
	.datad(\DP|ALU1|mux16_1|Mux13~4_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux11~4 .lut_mask = 16'hE6F0;
defparam \DP|ALU1|mux16_1|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Add|co4~0 (
// Equation(s):
// \DP|ALU1|Add|co4~0_combout  = (\DP|ALU1|Add|co3~0_combout  & ((\DP|Reg|Mux11~0_combout ) # ((\CU|RAB [1] & \DP|Reg|regfile[2][4]~regout ))))

	.dataa(\DP|ALU1|Add|co3~0_combout ),
	.datab(\DP|Reg|Mux11~0_combout ),
	.datac(\CU|RAB [1]),
	.datad(\DP|Reg|regfile[2][4]~regout ),
	.cin(gnd),
	.combout(\DP|ALU1|Add|co4~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Add|co4~0 .lut_mask = 16'hA888;
defparam \DP|ALU1|Add|co4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Add|s[5] (
// Equation(s):
// \DP|ALU1|Add|s [5] = \DP|Reg|Mux26~0_combout  $ (\DP|Reg|Mux10~0_combout  $ (((\DP|ALU1|And [4]) # (\DP|ALU1|Add|co4~0_combout ))))

	.dataa(\DP|Reg|Mux26~0_combout ),
	.datab(\DP|Reg|Mux10~0_combout ),
	.datac(\DP|ALU1|And [4]),
	.datad(\DP|ALU1|Add|co4~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Add|s [5]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Add|s[5] .lut_mask = 16'h9996;
defparam \DP|ALU1|Add|s[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Add|co5~0 (
// Equation(s):
// \DP|ALU1|Add|co5~0_combout  = (\DP|Reg|Mux26~0_combout  & ((\DP|ALU1|And [4]) # ((\DP|ALU1|Add|co4~0_combout ) # (\DP|Reg|Mux10~0_combout )))) # (!\DP|Reg|Mux26~0_combout  & (\DP|Reg|Mux10~0_combout  & ((\DP|ALU1|And [4]) # (\DP|ALU1|Add|co4~0_combout 
// ))))

	.dataa(\DP|ALU1|And [4]),
	.datab(\DP|ALU1|Add|co4~0_combout ),
	.datac(\DP|Reg|Mux26~0_combout ),
	.datad(\DP|Reg|Mux10~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Add|co5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Add|co5~0 .lut_mask = 16'hFEE0;
defparam \DP|ALU1|Add|co5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Add|s[6] (
// Equation(s):
// \DP|ALU1|Add|s [6] = \DP|Reg|Mux9~0_combout  $ (\DP|ALU1|Add|co5~0_combout  $ (((\CU|RAB [1] & \DP|Reg|regfile[2][6]~regout ))))

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][6]~regout ),
	.datac(\DP|Reg|Mux9~0_combout ),
	.datad(\DP|ALU1|Add|co5~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Add|s [6]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Add|s[6] .lut_mask = 16'h8778;
defparam \DP|ALU1|Add|s[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Incre|s[6] (
// Equation(s):
// \DP|ALU1|Incre|s [6] = \DP|Reg|Mux9~0_combout  $ (((\DP|Reg|regfile[1][4]~regout  & (\DP|ALU1|Incre|co3~0_combout  & \DP|Reg|regfile[1][5]~regout ))))

	.dataa(\DP|Reg|Mux9~0_combout ),
	.datab(\DP|Reg|regfile[1][4]~regout ),
	.datac(\DP|ALU1|Incre|co3~0_combout ),
	.datad(\DP|Reg|regfile[1][5]~regout ),
	.cin(gnd),
	.combout(\DP|ALU1|Incre|s [6]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Incre|s[6] .lut_mask = 16'h6AAA;
defparam \DP|ALU1|Incre|s[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|And[6] (
// Equation(s):
// \DP|ALU1|And [6] = (\CU|RAB [1] & (\DP|Reg|regfile[2][6]~regout  & (\CU|RAA [0] & \DP|Reg|regfile[1][6]~regout )))

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][6]~regout ),
	.datac(\CU|RAA [0]),
	.datad(\DP|Reg|regfile[1][6]~regout ),
	.cin(gnd),
	.combout(\DP|ALU1|And [6]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|And[6] .lut_mask = 16'h8000;
defparam \DP|ALU1|And[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux9~2 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux9~2_combout  = (\CU|S_ALU1 [1] & (\CU|S_ALU1 [0])) # (!\CU|S_ALU1 [1] & (!\CU|S_ALU1 [0] & \DP|ALU1|And [6]))

	.dataa(\CU|S_ALU1 [1]),
	.datab(\CU|S_ALU1 [0]),
	.datac(\DP|ALU1|And [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux9~2 .lut_mask = 16'h9898;
defparam \DP|ALU1|mux16_1|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux9~3 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux9~3_combout  = (\CU|S_ALU1 [0] & ((\DP|ALU1|mux16_1|Mux9~2_combout  & ((\DP|ALU1|Incre|s [6]))) # (!\DP|ALU1|mux16_1|Mux9~2_combout  & (\DP|ALU1|Add|s [6])))) # (!\CU|S_ALU1 [0] & (((\DP|ALU1|mux16_1|Mux9~2_combout ))))

	.dataa(\DP|ALU1|Add|s [6]),
	.datab(\DP|ALU1|Incre|s [6]),
	.datac(\CU|S_ALU1 [0]),
	.datad(\DP|ALU1|mux16_1|Mux9~2_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux9~3 .lut_mask = 16'hCFA0;
defparam \DP|ALU1|mux16_1|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux9~4 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux9~4_combout  = (\DP|ALU1|mux16_1|Mux13~4_combout  & ((\DP|Reg|Mux25~0_combout  & ((\DP|ALU1|mux16_1|Mux9~3_combout ) # (!\DP|Reg|Mux9~0_combout ))) # (!\DP|Reg|Mux25~0_combout  & (\DP|Reg|Mux9~0_combout )))) # 
// (!\DP|ALU1|mux16_1|Mux13~4_combout  & (((\DP|ALU1|mux16_1|Mux9~3_combout ))))

	.dataa(\DP|Reg|Mux25~0_combout ),
	.datab(\DP|Reg|Mux9~0_combout ),
	.datac(\DP|ALU1|mux16_1|Mux9~3_combout ),
	.datad(\DP|ALU1|mux16_1|Mux13~4_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux9~4 .lut_mask = 16'hE6F0;
defparam \DP|ALU1|mux16_1|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Decre|co5~0 (
// Equation(s):
// \DP|ALU1|Decre|co5~0_combout  = (!\DP|Reg|regfile[1][1]~regout  & (!\DP|Reg|regfile[1][2]~regout  & (!\DP|Reg|regfile[1][3]~regout  & !\DP|Reg|regfile[1][4]~regout )))

	.dataa(\DP|Reg|regfile[1][1]~regout ),
	.datab(\DP|Reg|regfile[1][2]~regout ),
	.datac(\DP|Reg|regfile[1][3]~regout ),
	.datad(\DP|Reg|regfile[1][4]~regout ),
	.cin(gnd),
	.combout(\DP|ALU1|Decre|co5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Decre|co5~0 .lut_mask = 16'h0001;
defparam \DP|ALU1|Decre|co5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Decre|co6~0 (
// Equation(s):
// \DP|ALU1|Decre|co6~0_combout  = (\CU|RAA [0] & ((\DP|Reg|regfile[1][5]~regout ) # ((\DP|Reg|regfile[1][6]~regout ) # (!\DP|ALU1|Decre|co5~0_combout ))))

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][5]~regout ),
	.datac(\DP|Reg|regfile[1][6]~regout ),
	.datad(\DP|ALU1|Decre|co5~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Decre|co6~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Decre|co6~0 .lut_mask = 16'hA8AA;
defparam \DP|ALU1|Decre|co6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux8~6 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux8~6_combout  = (\CU|S_ALU1 [0] & ((\DP|ALU1|Incre|co6~0_combout ))) # (!\CU|S_ALU1 [0] & (\DP|ALU1|Decre|co6~0_combout ))

	.dataa(\DP|ALU1|Decre|co6~0_combout ),
	.datab(\DP|ALU1|Incre|co6~0_combout ),
	.datac(\CU|S_ALU1 [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux8~6 .lut_mask = 16'hCACA;
defparam \DP|ALU1|mux16_1|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Sub|co1~0 (
// Equation(s):
// \DP|ALU1|Sub|co1~0_combout  = (\DP|Reg|Mux14~0_combout  & (((!\DP|Reg|Mux31~0_combout  & \DP|Reg|Mux15~0_combout )) # (!\DP|Reg|Mux30~0_combout ))) # (!\DP|Reg|Mux14~0_combout  & (!\DP|Reg|Mux31~0_combout  & (\DP|Reg|Mux15~0_combout  & 
// !\DP|Reg|Mux30~0_combout )))

	.dataa(\DP|Reg|Mux14~0_combout ),
	.datab(\DP|Reg|Mux31~0_combout ),
	.datac(\DP|Reg|Mux15~0_combout ),
	.datad(\DP|Reg|Mux30~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Sub|co1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Sub|co1~0 .lut_mask = 16'h20BA;
defparam \DP|ALU1|Sub|co1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Sub|co2~0 (
// Equation(s):
// \DP|ALU1|Sub|co2~0_combout  = (\DP|Reg|Mux13~0_combout  & ((\DP|ALU1|Sub|co1~0_combout ) # ((!\DP|Reg|regfile[2][2]~regout ) # (!\CU|RAB [1])))) # (!\DP|Reg|Mux13~0_combout  & (\DP|ALU1|Sub|co1~0_combout  & ((!\DP|Reg|regfile[2][2]~regout ) # (!\CU|RAB 
// [1]))))

	.dataa(\DP|Reg|Mux13~0_combout ),
	.datab(\DP|ALU1|Sub|co1~0_combout ),
	.datac(\CU|RAB [1]),
	.datad(\DP|Reg|regfile[2][2]~regout ),
	.cin(gnd),
	.combout(\DP|ALU1|Sub|co2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Sub|co2~0 .lut_mask = 16'h8EEE;
defparam \DP|ALU1|Sub|co2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Sub|co4~0 (
// Equation(s):
// \DP|ALU1|Sub|co4~0_combout  = (\DP|Reg|Mux11~0_combout  & ((\DP|ALU1|Sub|co3~4_combout ) # ((!\DP|Reg|regfile[2][4]~regout ) # (!\CU|RAB [1])))) # (!\DP|Reg|Mux11~0_combout  & (\DP|ALU1|Sub|co3~4_combout  & ((!\DP|Reg|regfile[2][4]~regout ) # (!\CU|RAB 
// [1]))))

	.dataa(\DP|Reg|Mux11~0_combout ),
	.datab(\DP|ALU1|Sub|co3~4_combout ),
	.datac(\CU|RAB [1]),
	.datad(\DP|Reg|regfile[2][4]~regout ),
	.cin(gnd),
	.combout(\DP|ALU1|Sub|co4~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Sub|co4~0 .lut_mask = 16'h8EEE;
defparam \DP|ALU1|Sub|co4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Sub|co6~0 (
// Equation(s):
// \DP|ALU1|Sub|co6~0_combout  = (\DP|Reg|Mux9~0_combout  & ((\DP|ALU1|Sub|co5~4_combout ) # ((!\DP|Reg|regfile[2][6]~regout ) # (!\CU|RAB [1])))) # (!\DP|Reg|Mux9~0_combout  & (\DP|ALU1|Sub|co5~4_combout  & ((!\DP|Reg|regfile[2][6]~regout ) # (!\CU|RAB 
// [1]))))

	.dataa(\DP|Reg|Mux9~0_combout ),
	.datab(\DP|ALU1|Sub|co5~4_combout ),
	.datac(\CU|RAB [1]),
	.datad(\DP|Reg|regfile[2][6]~regout ),
	.cin(gnd),
	.combout(\DP|ALU1|Sub|co6~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Sub|co6~0 .lut_mask = 16'h8EEE;
defparam \DP|ALU1|Sub|co6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Add|co6~0 (
// Equation(s):
// \DP|ALU1|Add|co6~0_combout  = (\DP|Reg|Mux26~0_combout  & ((\DP|Reg|Mux10~0_combout ) # ((\DP|ALU1|And [4]) # (\DP|ALU1|Add|co4~0_combout )))) # (!\DP|Reg|Mux26~0_combout  & (\DP|Reg|Mux10~0_combout  & ((\DP|ALU1|And [4]) # (\DP|ALU1|Add|co4~0_combout 
// ))))

	.dataa(\DP|Reg|Mux26~0_combout ),
	.datab(\DP|Reg|Mux10~0_combout ),
	.datac(\DP|ALU1|And [4]),
	.datad(\DP|ALU1|Add|co4~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Add|co6~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Add|co6~0 .lut_mask = 16'hEEE8;
defparam \DP|ALU1|Add|co6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Add|co6~1 (
// Equation(s):
// \DP|ALU1|Add|co6~1_combout  = (\DP|ALU1|Add|co6~0_combout  & ((\DP|Reg|Mux9~0_combout ) # ((\CU|RAB [1] & \DP|Reg|regfile[2][6]~regout ))))

	.dataa(\DP|Reg|Mux9~0_combout ),
	.datab(\CU|RAB [1]),
	.datac(\DP|Reg|regfile[2][6]~regout ),
	.datad(\DP|ALU1|Add|co6~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Add|co6~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Add|co6~1 .lut_mask = 16'hEA00;
defparam \DP|ALU1|Add|co6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux8~7 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux8~7_combout  = (\CU|S_ALU1 [0] & (((\DP|ALU1|And [6]) # (\DP|ALU1|Add|co6~1_combout )))) # (!\CU|S_ALU1 [0] & (\DP|ALU1|Sub|co6~0_combout ))

	.dataa(\DP|ALU1|Sub|co6~0_combout ),
	.datab(\DP|ALU1|And [6]),
	.datac(\DP|ALU1|Add|co6~1_combout ),
	.datad(\CU|S_ALU1 [0]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux8~7 .lut_mask = 16'hFCAA;
defparam \DP|ALU1|mux16_1|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux8~8 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux8~8_combout  = (\CU|S_ALU1 [1] & ((\CU|S_ALU1 [0] & (!\DP|ALU1|mux16_1|Mux8~6_combout )) # (!\CU|S_ALU1 [0] & ((\DP|ALU1|mux16_1|Mux8~13_combout ))))) # (!\CU|S_ALU1 [1] & ((\CU|S_ALU1 [0] & ((!\DP|ALU1|mux16_1|Mux8~13_combout ))) # 
// (!\CU|S_ALU1 [0] & (\DP|ALU1|mux16_1|Mux8~6_combout ))))

	.dataa(\CU|S_ALU1 [1]),
	.datab(\CU|S_ALU1 [0]),
	.datac(\DP|ALU1|mux16_1|Mux8~6_combout ),
	.datad(\DP|ALU1|mux16_1|Mux8~13_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux8~8 .lut_mask = 16'h3A5C;
defparam \DP|ALU1|mux16_1|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Add|co7~0 (
// Equation(s):
// \DP|ALU1|Add|co7~0_combout  = (\DP|Reg|Mux24~0_combout  & ((\DP|ALU1|And [6]) # ((\DP|ALU1|Add|co6~1_combout ) # (\DP|Reg|Mux8~0_combout )))) # (!\DP|Reg|Mux24~0_combout  & (\DP|Reg|Mux8~0_combout  & ((\DP|ALU1|And [6]) # (\DP|ALU1|Add|co6~1_combout ))))

	.dataa(\DP|ALU1|And [6]),
	.datab(\DP|ALU1|Add|co6~1_combout ),
	.datac(\DP|Reg|Mux24~0_combout ),
	.datad(\DP|Reg|Mux8~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Add|co7~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Add|co7~0 .lut_mask = 16'hFEE0;
defparam \DP|ALU1|Add|co7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|And[8] (
// Equation(s):
// \DP|ALU1|And [8] = (\CU|RAB [1] & (\DP|Reg|regfile[2][8]~regout  & (\CU|RAA [0] & \DP|Reg|regfile[1][8]~regout )))

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][8]~regout ),
	.datac(\CU|RAA [0]),
	.datad(\DP|Reg|regfile[1][8]~regout ),
	.cin(gnd),
	.combout(\DP|ALU1|And [8]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|And[8] .lut_mask = 16'h8000;
defparam \DP|ALU1|And[8] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux7~4 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux7~4_combout  = (\CU|S_ALU1 [0] & (\DP|ALU1|Add|co7~0_combout  $ (((\DP|ALU1|mux16_1|Mux7~9_combout ))))) # (!\CU|S_ALU1 [0] & (((\DP|ALU1|And [8]))))

	.dataa(\DP|ALU1|Add|co7~0_combout ),
	.datab(\CU|S_ALU1 [0]),
	.datac(\DP|ALU1|And [8]),
	.datad(\DP|ALU1|mux16_1|Mux7~9_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux7~4 .lut_mask = 16'h74B8;
defparam \DP|ALU1|mux16_1|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux7~5 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux7~5_combout  = (\CU|S_ALU1 [1] & (\DP|ALU1|Incre|s [8] & (\CU|S_ALU1 [0]))) # (!\CU|S_ALU1 [1] & (((\DP|ALU1|mux16_1|Mux7~4_combout ))))

	.dataa(\CU|S_ALU1 [1]),
	.datab(\DP|ALU1|Incre|s [8]),
	.datac(\CU|S_ALU1 [0]),
	.datad(\DP|ALU1|mux16_1|Mux7~4_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux7~5 .lut_mask = 16'hD580;
defparam \DP|ALU1|mux16_1|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux7~6 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux7~6_combout  = (\DP|ALU1|mux16_1|Mux13~4_combout  & ((\DP|Reg|Mux23~0_combout  & ((\DP|ALU1|mux16_1|Mux7~5_combout ) # (!\DP|Reg|Mux7~0_combout ))) # (!\DP|Reg|Mux23~0_combout  & (\DP|Reg|Mux7~0_combout )))) # 
// (!\DP|ALU1|mux16_1|Mux13~4_combout  & (((\DP|ALU1|mux16_1|Mux7~5_combout ))))

	.dataa(\DP|Reg|Mux23~0_combout ),
	.datab(\DP|Reg|Mux7~0_combout ),
	.datac(\DP|ALU1|mux16_1|Mux7~5_combout ),
	.datad(\DP|ALU1|mux16_1|Mux13~4_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux7~6 .lut_mask = 16'hE6F0;
defparam \DP|ALU1|mux16_1|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Add|co8~0 (
// Equation(s):
// \DP|ALU1|Add|co8~0_combout  = (\DP|ALU1|Add|co7~0_combout  & ((\DP|Reg|Mux7~0_combout ) # ((\CU|RAB [1] & \DP|Reg|regfile[2][8]~regout ))))

	.dataa(\DP|ALU1|Add|co7~0_combout ),
	.datab(\DP|Reg|Mux7~0_combout ),
	.datac(\CU|RAB [1]),
	.datad(\DP|Reg|regfile[2][8]~regout ),
	.cin(gnd),
	.combout(\DP|ALU1|Add|co8~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Add|co8~0 .lut_mask = 16'hA888;
defparam \DP|ALU1|Add|co8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Add|s[9] (
// Equation(s):
// \DP|ALU1|Add|s [9] = \DP|Reg|Mux22~0_combout  $ (\DP|Reg|Mux6~0_combout  $ (((\DP|ALU1|And [8]) # (\DP|ALU1|Add|co8~0_combout ))))

	.dataa(\DP|Reg|Mux22~0_combout ),
	.datab(\DP|Reg|Mux6~0_combout ),
	.datac(\DP|ALU1|And [8]),
	.datad(\DP|ALU1|Add|co8~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Add|s [9]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Add|s[9] .lut_mask = 16'h9996;
defparam \DP|ALU1|Add|s[9] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|And[10] (
// Equation(s):
// \DP|ALU1|And [10] = (\CU|RAB [1] & (\DP|Reg|regfile[2][10]~regout  & (\CU|RAA [0] & \DP|Reg|regfile[1][10]~regout )))

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][10]~regout ),
	.datac(\CU|RAA [0]),
	.datad(\DP|Reg|regfile[1][10]~regout ),
	.cin(gnd),
	.combout(\DP|ALU1|And [10]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|And[10] .lut_mask = 16'h8000;
defparam \DP|ALU1|And[10] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Sub|co8~0 (
// Equation(s):
// \DP|ALU1|Sub|co8~0_combout  = (\DP|Reg|Mux7~0_combout  & ((\DP|ALU1|Sub|co7~4_combout ) # ((!\DP|Reg|regfile[2][8]~regout ) # (!\CU|RAB [1])))) # (!\DP|Reg|Mux7~0_combout  & (\DP|ALU1|Sub|co7~4_combout  & ((!\DP|Reg|regfile[2][8]~regout ) # (!\CU|RAB 
// [1]))))

	.dataa(\DP|Reg|Mux7~0_combout ),
	.datab(\DP|ALU1|Sub|co7~4_combout ),
	.datac(\CU|RAB [1]),
	.datad(\DP|Reg|regfile[2][8]~regout ),
	.cin(gnd),
	.combout(\DP|ALU1|Sub|co8~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Sub|co8~0 .lut_mask = 16'h8EEE;
defparam \DP|ALU1|Sub|co8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Decre|co9~0 (
// Equation(s):
// \DP|ALU1|Decre|co9~0_combout  = (\DP|ALU1|Decre|co5~0_combout  & (!\DP|Reg|regfile[1][5]~regout  & (!\DP|Reg|regfile[1][6]~regout  & !\DP|Reg|regfile[1][7]~regout )))

	.dataa(\DP|ALU1|Decre|co5~0_combout ),
	.datab(\DP|Reg|regfile[1][5]~regout ),
	.datac(\DP|Reg|regfile[1][6]~regout ),
	.datad(\DP|Reg|regfile[1][7]~regout ),
	.cin(gnd),
	.combout(\DP|ALU1|Decre|co9~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Decre|co9~0 .lut_mask = 16'h0002;
defparam \DP|ALU1|Decre|co9~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Decre|co9~1 (
// Equation(s):
// \DP|ALU1|Decre|co9~1_combout  = (\CU|RAA [0] & ((\DP|Reg|regfile[1][8]~regout ) # ((\DP|Reg|regfile[1][9]~regout ) # (!\DP|ALU1|Decre|co9~0_combout ))))

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][8]~regout ),
	.datac(\DP|Reg|regfile[1][9]~regout ),
	.datad(\DP|ALU1|Decre|co9~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Decre|co9~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Decre|co9~1 .lut_mask = 16'hA8AA;
defparam \DP|ALU1|Decre|co9~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux5~2 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux5~2_combout  = \DP|Reg|Mux5~0_combout  $ (((\CU|S_ALU1 [1] & (\DP|Reg|Mux21~0_combout )) # (!\CU|S_ALU1 [1] & ((\DP|ALU1|Decre|co9~1_combout )))))

	.dataa(\DP|Reg|Mux21~0_combout ),
	.datab(\DP|Reg|Mux5~0_combout ),
	.datac(\DP|ALU1|Decre|co9~1_combout ),
	.datad(\CU|S_ALU1 [1]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux5~2 .lut_mask = 16'h663C;
defparam \DP|ALU1|mux16_1|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux5~3 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux5~3_combout  = (\CU|S_ALU1 [0] & (((\CU|S_ALU1 [1])))) # (!\CU|S_ALU1 [0] & (\DP|ALU1|mux16_1|Mux5~2_combout  $ (((!\CU|S_ALU1 [1]) # (!\DP|ALU1|Sub|co9~4_combout )))))

	.dataa(\DP|ALU1|Sub|co9~4_combout ),
	.datab(\CU|S_ALU1 [0]),
	.datac(\CU|S_ALU1 [1]),
	.datad(\DP|ALU1|mux16_1|Mux5~2_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux5~3 .lut_mask = 16'hE0D3;
defparam \DP|ALU1|mux16_1|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Add|co9~0 (
// Equation(s):
// \DP|ALU1|Add|co9~0_combout  = (\DP|Reg|Mux22~0_combout  & ((\DP|ALU1|And [8]) # ((\DP|ALU1|Add|co8~0_combout ) # (\DP|Reg|Mux6~0_combout )))) # (!\DP|Reg|Mux22~0_combout  & (\DP|Reg|Mux6~0_combout  & ((\DP|ALU1|And [8]) # (\DP|ALU1|Add|co8~0_combout ))))

	.dataa(\DP|ALU1|And [8]),
	.datab(\DP|ALU1|Add|co8~0_combout ),
	.datac(\DP|Reg|Mux22~0_combout ),
	.datad(\DP|Reg|Mux6~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Add|co9~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Add|co9~0 .lut_mask = 16'hFEE0;
defparam \DP|ALU1|Add|co9~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Incre|co9~0 (
// Equation(s):
// \DP|ALU1|Incre|co9~0_combout  = (\DP|Reg|regfile[1][7]~regout  & (\DP|Reg|regfile[1][8]~regout  & (\DP|ALU1|Incre|co6~0_combout  & \DP|Reg|regfile[1][9]~regout )))

	.dataa(\DP|Reg|regfile[1][7]~regout ),
	.datab(\DP|Reg|regfile[1][8]~regout ),
	.datac(\DP|ALU1|Incre|co6~0_combout ),
	.datad(\DP|Reg|regfile[1][9]~regout ),
	.cin(gnd),
	.combout(\DP|ALU1|Incre|co9~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Incre|co9~0 .lut_mask = 16'h8000;
defparam \DP|ALU1|Incre|co9~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux5~4 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux5~4_combout  = \DP|Reg|Mux5~0_combout  $ (((\DP|ALU1|mux16_1|Mux5~3_combout  & ((\DP|ALU1|Incre|co9~0_combout ))) # (!\DP|ALU1|mux16_1|Mux5~3_combout  & (\DP|ALU1|Add|co9~0_combout ))))

	.dataa(\DP|Reg|Mux5~0_combout ),
	.datab(\DP|ALU1|Add|co9~0_combout ),
	.datac(\DP|ALU1|Incre|co9~0_combout ),
	.datad(\DP|ALU1|mux16_1|Mux5~3_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux5~4 .lut_mask = 16'h5A66;
defparam \DP|ALU1|mux16_1|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux5~5 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux5~5_combout  = (\CU|S_ALU1 [0] & (\DP|ALU1|mux16_1|Mux5~4_combout  $ (((\DP|Reg|Mux21~0_combout  & !\DP|ALU1|mux16_1|Mux5~3_combout ))))) # (!\CU|S_ALU1 [0] & (((\DP|ALU1|mux16_1|Mux5~3_combout ))))

	.dataa(\DP|Reg|Mux21~0_combout ),
	.datab(\CU|S_ALU1 [0]),
	.datac(\DP|ALU1|mux16_1|Mux5~3_combout ),
	.datad(\DP|ALU1|mux16_1|Mux5~4_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux5~5 .lut_mask = 16'hF438;
defparam \DP|ALU1|mux16_1|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux5~6 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux5~6_combout  = (\CU|S_ALU1 [0] & (((\DP|ALU1|mux16_1|Mux5~5_combout )))) # (!\CU|S_ALU1 [0] & (!\CU|S_ALU1 [1] & (\DP|ALU1|And [10])))

	.dataa(\CU|S_ALU1 [1]),
	.datab(\DP|ALU1|And [10]),
	.datac(\CU|S_ALU1 [0]),
	.datad(\DP|ALU1|mux16_1|Mux5~5_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux5~6 .lut_mask = 16'hF404;
defparam \DP|ALU1|mux16_1|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux5~7 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux5~7_combout  = (\DP|ALU1|mux16_1|Mux13~4_combout  & ((\DP|Reg|Mux21~0_combout  & ((\DP|ALU1|mux16_1|Mux5~6_combout ) # (!\DP|Reg|Mux5~0_combout ))) # (!\DP|Reg|Mux21~0_combout  & (\DP|Reg|Mux5~0_combout )))) # 
// (!\DP|ALU1|mux16_1|Mux13~4_combout  & (((\DP|ALU1|mux16_1|Mux5~6_combout ))))

	.dataa(\DP|Reg|Mux21~0_combout ),
	.datab(\DP|Reg|Mux5~0_combout ),
	.datac(\DP|ALU1|mux16_1|Mux5~6_combout ),
	.datad(\DP|ALU1|mux16_1|Mux13~4_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux5~7 .lut_mask = 16'hE6F0;
defparam \DP|ALU1|mux16_1|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Sub|s[11]~0 (
// Equation(s):
// \DP|ALU1|Sub|s[11]~0_combout  = (\CU|RAB [1] & (\DP|Reg|regfile[2][11]~regout  $ (((\CU|RAA [0] & \DP|Reg|regfile[1][11]~regout ))))) # (!\CU|RAB [1] & (\CU|RAA [0] & (\DP|Reg|regfile[1][11]~regout )))

	.dataa(\CU|RAB [1]),
	.datab(\CU|RAA [0]),
	.datac(\DP|Reg|regfile[1][11]~regout ),
	.datad(\DP|Reg|regfile[2][11]~regout ),
	.cin(gnd),
	.combout(\DP|ALU1|Sub|s[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Sub|s[11]~0 .lut_mask = 16'h6AC0;
defparam \DP|ALU1|Sub|s[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Sub|s[11] (
// Equation(s):
// \DP|ALU1|Sub|s [11] = \DP|ALU1|Sub|s[11]~0_combout  $ (((\DP|Reg|Mux21~0_combout  & (\DP|Reg|Mux5~0_combout  & \DP|ALU1|Sub|co9~4_combout )) # (!\DP|Reg|Mux21~0_combout  & ((\DP|Reg|Mux5~0_combout ) # (\DP|ALU1|Sub|co9~4_combout )))))

	.dataa(\DP|Reg|Mux21~0_combout ),
	.datab(\DP|Reg|Mux5~0_combout ),
	.datac(\DP|ALU1|Sub|co9~4_combout ),
	.datad(\DP|ALU1|Sub|s[11]~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Sub|s [11]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Sub|s[11] .lut_mask = 16'h2BD4;
defparam \DP|ALU1|Sub|s[11] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Add|s[11] (
// Equation(s):
// \DP|ALU1|Add|s [11] = \DP|ALU1|Sub|s[11]~0_combout  $ (((\DP|Reg|Mux21~0_combout  & ((\DP|Reg|Mux5~0_combout ) # (\DP|ALU1|Add|co9~0_combout ))) # (!\DP|Reg|Mux21~0_combout  & (\DP|Reg|Mux5~0_combout  & \DP|ALU1|Add|co9~0_combout ))))

	.dataa(\DP|Reg|Mux21~0_combout ),
	.datab(\DP|Reg|Mux5~0_combout ),
	.datac(\DP|ALU1|Add|co9~0_combout ),
	.datad(\DP|ALU1|Sub|s[11]~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Add|s [11]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Add|s[11] .lut_mask = 16'h17E8;
defparam \DP|ALU1|Add|s[11] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Decre|co10~0 (
// Equation(s):
// \DP|ALU1|Decre|co10~0_combout  = (\DP|ALU1|Decre|co9~0_combout  & (!\DP|Reg|regfile[1][8]~regout  & (!\DP|Reg|regfile[1][9]~regout  & !\DP|Reg|regfile[1][10]~regout )))

	.dataa(\DP|ALU1|Decre|co9~0_combout ),
	.datab(\DP|Reg|regfile[1][8]~regout ),
	.datac(\DP|Reg|regfile[1][9]~regout ),
	.datad(\DP|Reg|regfile[1][10]~regout ),
	.cin(gnd),
	.combout(\DP|ALU1|Decre|co10~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Decre|co10~0 .lut_mask = 16'h0002;
defparam \DP|ALU1|Decre|co10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux4~2 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux4~2_combout  = (\CU|S_ALU1 [1] & (((\CU|S_ALU1 [0])))) # (!\CU|S_ALU1 [1] & ((\CU|S_ALU1 [0] & (\DP|ALU1|Add|s [11])) # (!\CU|S_ALU1 [0] & ((!\DP|ALU1|Decre|s [11])))))

	.dataa(\CU|S_ALU1 [1]),
	.datab(\DP|ALU1|Add|s [11]),
	.datac(\CU|S_ALU1 [0]),
	.datad(\DP|ALU1|Decre|s [11]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux4~2 .lut_mask = 16'hE0E5;
defparam \DP|ALU1|mux16_1|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux4~3 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux4~3_combout  = (\CU|S_ALU1 [1] & ((\DP|ALU1|mux16_1|Mux4~2_combout  & ((\DP|ALU1|Incre|s [11]))) # (!\DP|ALU1|mux16_1|Mux4~2_combout  & (!\DP|ALU1|Sub|s [11])))) # (!\CU|S_ALU1 [1] & (((\DP|ALU1|mux16_1|Mux4~2_combout ))))

	.dataa(\DP|ALU1|Sub|s [11]),
	.datab(\CU|S_ALU1 [1]),
	.datac(\DP|ALU1|mux16_1|Mux4~2_combout ),
	.datad(\DP|ALU1|Incre|s [11]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux4~3 .lut_mask = 16'hF434;
defparam \DP|ALU1|mux16_1|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Incre|s[12] (
// Equation(s):
// \DP|ALU1|Incre|s [12] = \DP|Reg|Mux3~0_combout  $ (((\DP|Reg|regfile[1][10]~regout  & (\DP|ALU1|Incre|co9~0_combout  & \DP|Reg|regfile[1][11]~regout ))))

	.dataa(\DP|Reg|Mux3~0_combout ),
	.datab(\DP|Reg|regfile[1][10]~regout ),
	.datac(\DP|ALU1|Incre|co9~0_combout ),
	.datad(\DP|Reg|regfile[1][11]~regout ),
	.cin(gnd),
	.combout(\DP|ALU1|Incre|s [12]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Incre|s[12] .lut_mask = 16'h6AAA;
defparam \DP|ALU1|Incre|s[12] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Add|co10~0 (
// Equation(s):
// \DP|ALU1|Add|co10~0_combout  = (\DP|ALU1|Add|co9~0_combout  & ((\DP|Reg|Mux5~0_combout ) # ((\CU|RAB [1] & \DP|Reg|regfile[2][10]~regout ))))

	.dataa(\DP|ALU1|Add|co9~0_combout ),
	.datab(\DP|Reg|Mux5~0_combout ),
	.datac(\CU|RAB [1]),
	.datad(\DP|Reg|regfile[2][10]~regout ),
	.cin(gnd),
	.combout(\DP|ALU1|Add|co10~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Add|co10~0 .lut_mask = 16'hA888;
defparam \DP|ALU1|Add|co10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Add|co11~0 (
// Equation(s):
// \DP|ALU1|Add|co11~0_combout  = (\DP|Reg|Mux20~0_combout  & ((\DP|ALU1|And [10]) # ((\DP|ALU1|Add|co10~0_combout ) # (\DP|Reg|Mux4~0_combout )))) # (!\DP|Reg|Mux20~0_combout  & (\DP|Reg|Mux4~0_combout  & ((\DP|ALU1|And [10]) # (\DP|ALU1|Add|co10~0_combout 
// ))))

	.dataa(\DP|ALU1|And [10]),
	.datab(\DP|ALU1|Add|co10~0_combout ),
	.datac(\DP|Reg|Mux20~0_combout ),
	.datad(\DP|Reg|Mux4~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Add|co11~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Add|co11~0 .lut_mask = 16'hFEE0;
defparam \DP|ALU1|Add|co11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|And[12] (
// Equation(s):
// \DP|ALU1|And [12] = (\CU|RAB [1] & (\DP|Reg|regfile[2][12]~regout  & (\CU|RAA [0] & \DP|Reg|regfile[1][12]~regout )))

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][12]~regout ),
	.datac(\CU|RAA [0]),
	.datad(\DP|Reg|regfile[1][12]~regout ),
	.cin(gnd),
	.combout(\DP|ALU1|And [12]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|And[12] .lut_mask = 16'h8000;
defparam \DP|ALU1|And[12] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux3~6 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux3~6_combout  = (\CU|S_ALU1 [0] & (\CU|S_ALU1 [1])) # (!\CU|S_ALU1 [0] & (!\CU|S_ALU1 [1] & \DP|ALU1|And [12]))

	.dataa(\CU|S_ALU1 [0]),
	.datab(\CU|S_ALU1 [1]),
	.datac(\DP|ALU1|And [12]),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux3~6 .lut_mask = 16'h9898;
defparam \DP|ALU1|mux16_1|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux3~7 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux3~7_combout  = (\CU|S_ALU1 [0] & ((\DP|ALU1|mux16_1|Mux3~6_combout  & (\DP|ALU1|Incre|s [12])) # (!\DP|ALU1|mux16_1|Mux3~6_combout  & ((\DP|ALU1|mux16_1|Mux3~11_combout ))))) # (!\CU|S_ALU1 [0] & (((\DP|ALU1|mux16_1|Mux3~6_combout ))))

	.dataa(\DP|ALU1|Incre|s [12]),
	.datab(\DP|ALU1|mux16_1|Mux3~11_combout ),
	.datac(\CU|S_ALU1 [0]),
	.datad(\DP|ALU1|mux16_1|Mux3~6_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux3~7 .lut_mask = 16'hAFC0;
defparam \DP|ALU1|mux16_1|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux3~8 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux3~8_combout  = (\DP|ALU1|mux16_1|Mux13~4_combout  & ((\DP|Reg|Mux19~0_combout  & ((\DP|ALU1|mux16_1|Mux3~7_combout ) # (!\DP|Reg|Mux3~0_combout ))) # (!\DP|Reg|Mux19~0_combout  & (\DP|Reg|Mux3~0_combout )))) # 
// (!\DP|ALU1|mux16_1|Mux13~4_combout  & (((\DP|ALU1|mux16_1|Mux3~7_combout ))))

	.dataa(\DP|Reg|Mux19~0_combout ),
	.datab(\DP|Reg|Mux3~0_combout ),
	.datac(\DP|ALU1|mux16_1|Mux3~7_combout ),
	.datad(\DP|ALU1|mux16_1|Mux13~4_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux3~8 .lut_mask = 16'hE6F0;
defparam \DP|ALU1|mux16_1|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Decre|co12~0 (
// Equation(s):
// \DP|ALU1|Decre|co12~0_combout  = (\CU|RAA [0] & ((\DP|Reg|regfile[1][11]~regout ) # ((\DP|Reg|regfile[1][12]~regout ) # (!\DP|ALU1|Decre|co10~0_combout ))))

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][11]~regout ),
	.datac(\DP|Reg|regfile[1][12]~regout ),
	.datad(\DP|ALU1|Decre|co10~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Decre|co12~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Decre|co12~0 .lut_mask = 16'hA8AA;
defparam \DP|ALU1|Decre|co12~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Incre|co12~0 (
// Equation(s):
// \DP|ALU1|Incre|co12~0_combout  = (\DP|Reg|regfile[1][10]~regout  & (\DP|ALU1|Incre|co9~0_combout  & (\DP|Reg|regfile[1][11]~regout  & \DP|Reg|regfile[1][12]~regout )))

	.dataa(\DP|Reg|regfile[1][10]~regout ),
	.datab(\DP|ALU1|Incre|co9~0_combout ),
	.datac(\DP|Reg|regfile[1][11]~regout ),
	.datad(\DP|Reg|regfile[1][12]~regout ),
	.cin(gnd),
	.combout(\DP|ALU1|Incre|co12~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Incre|co12~0 .lut_mask = 16'h8000;
defparam \DP|ALU1|Incre|co12~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux2~6 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux2~6_combout  = \DP|Reg|Mux2~0_combout  $ (((\CU|S_ALU1 [1] & ((\DP|ALU1|Incre|co12~0_combout ))) # (!\CU|S_ALU1 [1] & (\DP|ALU1|Decre|co12~0_combout ))))

	.dataa(\DP|Reg|Mux2~0_combout ),
	.datab(\DP|ALU1|Decre|co12~0_combout ),
	.datac(\CU|S_ALU1 [1]),
	.datad(\DP|ALU1|Incre|co12~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux2~6 .lut_mask = 16'h56A6;
defparam \DP|ALU1|mux16_1|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Sub|co11~0 (
// Equation(s):
// \DP|ALU1|Sub|co11~0_combout  = (\CU|RAA [0] & (\DP|Reg|regfile[1][11]~regout  & ((!\DP|Reg|regfile[2][11]~regout ) # (!\CU|RAB [1]))))

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][11]~regout ),
	.datac(\CU|RAB [1]),
	.datad(\DP|Reg|regfile[2][11]~regout ),
	.cin(gnd),
	.combout(\DP|ALU1|Sub|co11~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Sub|co11~0 .lut_mask = 16'h0888;
defparam \DP|ALU1|Sub|co11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Sub|co11~1 (
// Equation(s):
// \DP|ALU1|Sub|co11~1_combout  = (((\CU|RAA [0] & \DP|Reg|regfile[1][11]~regout )) # (!\DP|Reg|regfile[2][11]~regout )) # (!\CU|RAB [1])

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][11]~regout ),
	.datac(\CU|RAB [1]),
	.datad(\DP|Reg|regfile[2][11]~regout ),
	.cin(gnd),
	.combout(\DP|ALU1|Sub|co11~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Sub|co11~1 .lut_mask = 16'h8FFF;
defparam \DP|ALU1|Sub|co11~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Sub|co11~2 (
// Equation(s):
// \DP|ALU1|Sub|co11~2_combout  = (\DP|ALU1|Sub|co11~1_combout  & ((\DP|Reg|Mux5~0_combout  & ((\DP|ALU1|Sub|co9~4_combout ) # (!\DP|Reg|Mux21~0_combout ))) # (!\DP|Reg|Mux5~0_combout  & (\DP|ALU1|Sub|co9~4_combout  & !\DP|Reg|Mux21~0_combout ))))

	.dataa(\DP|ALU1|Sub|co11~1_combout ),
	.datab(\DP|Reg|Mux5~0_combout ),
	.datac(\DP|ALU1|Sub|co9~4_combout ),
	.datad(\DP|Reg|Mux21~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Sub|co11~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Sub|co11~2 .lut_mask = 16'h80A8;
defparam \DP|ALU1|Sub|co11~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Sub|co12~0 (
// Equation(s):
// \DP|ALU1|Sub|co12~0_combout  = (\DP|Reg|Mux3~0_combout  & ((\DP|ALU1|Sub|co11~0_combout ) # ((\DP|ALU1|Sub|co11~2_combout ) # (!\DP|Reg|Mux19~0_combout )))) # (!\DP|Reg|Mux3~0_combout  & (!\DP|Reg|Mux19~0_combout  & ((\DP|ALU1|Sub|co11~0_combout ) # 
// (\DP|ALU1|Sub|co11~2_combout ))))

	.dataa(\DP|Reg|Mux3~0_combout ),
	.datab(\DP|ALU1|Sub|co11~0_combout ),
	.datac(\DP|ALU1|Sub|co11~2_combout ),
	.datad(\DP|Reg|Mux19~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Sub|co12~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Sub|co12~0 .lut_mask = 16'hA8FE;
defparam \DP|ALU1|Sub|co12~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Sub|s[13]~1 (
// Equation(s):
// \DP|ALU1|Sub|s[13]~1_combout  = (\CU|RAB [1] & (\DP|Reg|regfile[2][13]~regout  $ (((\CU|RAA [0] & \DP|Reg|regfile[1][13]~regout ))))) # (!\CU|RAB [1] & (\CU|RAA [0] & (\DP|Reg|regfile[1][13]~regout )))

	.dataa(\CU|RAB [1]),
	.datab(\CU|RAA [0]),
	.datac(\DP|Reg|regfile[1][13]~regout ),
	.datad(\DP|Reg|regfile[2][13]~regout ),
	.cin(gnd),
	.combout(\DP|ALU1|Sub|s[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Sub|s[13]~1 .lut_mask = 16'h6AC0;
defparam \DP|ALU1|Sub|s[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux2~7 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux2~7_combout  = \DP|ALU1|Sub|s[13]~1_combout  $ (((\CU|S_ALU1 [1] & (\DP|ALU1|Sub|co12~0_combout )) # (!\CU|S_ALU1 [1] & ((\DP|ALU1|mux16_1|Mux2~13_combout )))))

	.dataa(\DP|ALU1|Sub|co12~0_combout ),
	.datab(\DP|ALU1|Sub|s[13]~1_combout ),
	.datac(\DP|ALU1|mux16_1|Mux2~13_combout ),
	.datad(\CU|S_ALU1 [1]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux2~7 .lut_mask = 16'h663C;
defparam \DP|ALU1|mux16_1|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux2~8 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux2~8_combout  = (\CU|S_ALU1 [0] & ((\CU|S_ALU1 [1] & (\DP|ALU1|mux16_1|Mux2~6_combout )) # (!\CU|S_ALU1 [1] & ((\DP|ALU1|mux16_1|Mux2~7_combout ))))) # (!\CU|S_ALU1 [0] & ((\CU|S_ALU1 [1] & ((!\DP|ALU1|mux16_1|Mux2~7_combout ))) # 
// (!\CU|S_ALU1 [1] & (!\DP|ALU1|mux16_1|Mux2~6_combout ))))

	.dataa(\CU|S_ALU1 [0]),
	.datab(\DP|ALU1|mux16_1|Mux2~6_combout ),
	.datac(\CU|S_ALU1 [1]),
	.datad(\DP|ALU1|mux16_1|Mux2~7_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux2~8 .lut_mask = 16'h8BD1;
defparam \DP|ALU1|mux16_1|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Incre|s[14] (
// Equation(s):
// \DP|ALU1|Incre|s [14] = (\CU|RAA [0] & (\DP|Reg|regfile[1][14]~regout  $ (((\DP|Reg|regfile[1][13]~regout  & \DP|ALU1|Incre|co12~0_combout ))))) # (!\CU|RAA [0] & (\DP|Reg|regfile[1][13]~regout  & (\DP|ALU1|Incre|co12~0_combout )))

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][13]~regout ),
	.datac(\DP|ALU1|Incre|co12~0_combout ),
	.datad(\DP|Reg|regfile[1][14]~regout ),
	.cin(gnd),
	.combout(\DP|ALU1|Incre|s [14]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Incre|s[14] .lut_mask = 16'h6AC0;
defparam \DP|ALU1|Incre|s[14] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Add|co13~0 (
// Equation(s):
// \DP|ALU1|Add|co13~0_combout  = (\DP|Reg|Mux18~0_combout  & ((\DP|ALU1|And [12]) # ((\DP|ALU1|Add|co12~4_combout ) # (\DP|Reg|Mux2~0_combout )))) # (!\DP|Reg|Mux18~0_combout  & (\DP|Reg|Mux2~0_combout  & ((\DP|ALU1|And [12]) # (\DP|ALU1|Add|co12~4_combout 
// ))))

	.dataa(\DP|ALU1|And [12]),
	.datab(\DP|ALU1|Add|co12~4_combout ),
	.datac(\DP|Reg|Mux18~0_combout ),
	.datad(\DP|Reg|Mux2~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Add|co13~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Add|co13~0 .lut_mask = 16'hFEE0;
defparam \DP|ALU1|Add|co13~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux1~2 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux1~2_combout  = (\CU|S_ALU1 [1] & (\DP|ALU1|Incre|s [14] & (\CU|S_ALU1 [0]))) # (!\CU|S_ALU1 [1] & (((\DP|ALU1|mux16_1|Mux1~8_combout ))))

	.dataa(\CU|S_ALU1 [1]),
	.datab(\DP|ALU1|Incre|s [14]),
	.datac(\CU|S_ALU1 [0]),
	.datad(\DP|ALU1|mux16_1|Mux1~8_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux1~2 .lut_mask = 16'hD580;
defparam \DP|ALU1|mux16_1|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux1~3 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux1~3_combout  = (\DP|ALU1|mux16_1|Mux13~4_combout  & ((\DP|Reg|Mux17~0_combout  & ((\DP|ALU1|mux16_1|Mux1~2_combout ) # (!\DP|Reg|Mux1~0_combout ))) # (!\DP|Reg|Mux17~0_combout  & (\DP|Reg|Mux1~0_combout )))) # 
// (!\DP|ALU1|mux16_1|Mux13~4_combout  & (((\DP|ALU1|mux16_1|Mux1~2_combout ))))

	.dataa(\DP|Reg|Mux17~0_combout ),
	.datab(\DP|Reg|Mux1~0_combout ),
	.datac(\DP|ALU1|mux16_1|Mux1~2_combout ),
	.datad(\DP|ALU1|mux16_1|Mux13~4_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux1~3 .lut_mask = 16'hE6F0;
defparam \DP|ALU1|mux16_1|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Sub|s[15]~2 (
// Equation(s):
// \DP|ALU1|Sub|s[15]~2_combout  = (\CU|RAB [1] & (\DP|Reg|regfile[2][15]~regout  $ (((\CU|RAA [0] & \DP|Reg|regfile[1][15]~regout ))))) # (!\CU|RAB [1] & (\CU|RAA [0] & (\DP|Reg|regfile[1][15]~regout )))

	.dataa(\CU|RAB [1]),
	.datab(\CU|RAA [0]),
	.datac(\DP|Reg|regfile[1][15]~regout ),
	.datad(\DP|Reg|regfile[2][15]~regout ),
	.cin(gnd),
	.combout(\DP|ALU1|Sub|s[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Sub|s[15]~2 .lut_mask = 16'h6AC0;
defparam \DP|ALU1|Sub|s[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Add|s[15] (
// Equation(s):
// \DP|ALU1|Add|s [15] = \DP|ALU1|Sub|s[15]~2_combout  $ (((\DP|Reg|Mux17~0_combout  & ((\DP|Reg|Mux1~0_combout ) # (\DP|ALU1|Add|co13~0_combout ))) # (!\DP|Reg|Mux17~0_combout  & (\DP|Reg|Mux1~0_combout  & \DP|ALU1|Add|co13~0_combout ))))

	.dataa(\DP|Reg|Mux17~0_combout ),
	.datab(\DP|Reg|Mux1~0_combout ),
	.datac(\DP|ALU1|Add|co13~0_combout ),
	.datad(\DP|ALU1|Sub|s[15]~2_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Add|s [15]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Add|s[15] .lut_mask = 16'h17E8;
defparam \DP|ALU1|Add|s[15] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Incre|s[15] (
// Equation(s):
// \DP|ALU1|Incre|s [15] = \DP|Reg|Mux0~0_combout  $ (((\DP|Reg|regfile[1][13]~regout  & (\DP|Reg|regfile[1][14]~regout  & \DP|ALU1|Incre|co12~0_combout ))))

	.dataa(\DP|Reg|Mux0~0_combout ),
	.datab(\DP|Reg|regfile[1][13]~regout ),
	.datac(\DP|Reg|regfile[1][14]~regout ),
	.datad(\DP|ALU1|Incre|co12~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Incre|s [15]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Incre|s[15] .lut_mask = 16'h6AAA;
defparam \DP|ALU1|Incre|s[15] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux0~0 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux0~0_combout  = (\CU|S_ALU1 [0] & (((\CU|S_ALU1 [1])))) # (!\CU|S_ALU1 [0] & (\DP|Reg|Mux0~0_combout  $ (((\DP|Reg|Mux16~0_combout  & \CU|S_ALU1 [1])))))

	.dataa(\CU|S_ALU1 [0]),
	.datab(\DP|Reg|Mux16~0_combout ),
	.datac(\DP|Reg|Mux0~0_combout ),
	.datad(\CU|S_ALU1 [1]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux0~0 .lut_mask = 16'hBE50;
defparam \DP|ALU1|mux16_1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux0~1 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux0~1_combout  = (\CU|S_ALU1 [0] & ((\DP|ALU1|mux16_1|Mux0~0_combout  & ((\DP|ALU1|Incre|s [15]))) # (!\DP|ALU1|mux16_1|Mux0~0_combout  & (\DP|ALU1|Add|s [15])))) # (!\CU|S_ALU1 [0] & (((\DP|ALU1|mux16_1|Mux0~0_combout ))))

	.dataa(\DP|ALU1|Add|s [15]),
	.datab(\DP|ALU1|Incre|s [15]),
	.datac(\CU|S_ALU1 [0]),
	.datad(\DP|ALU1|mux16_1|Mux0~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux0~1 .lut_mask = 16'hCFA0;
defparam \DP|ALU1|mux16_1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CU|Equal0~0 (
// Equation(s):
// \CU|Equal0~0_combout  = (!\DataIn~combout [0] & (!\DataIn~combout [1] & (!\DataIn~combout [2] & !\DataIn~combout [3])))

	.dataa(\DataIn~combout [0]),
	.datab(\DataIn~combout [1]),
	.datac(\DataIn~combout [2]),
	.datad(\DataIn~combout [3]),
	.cin(gnd),
	.combout(\CU|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Equal0~0 .lut_mask = 16'h0001;
defparam \CU|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Mux2_1|muxout[4]~20 (
// Equation(s):
// \DP|Mux2_1|muxout[4]~20_combout  = (!\CU|c_state.state1~regout  & ((\DP|Reg|regfile[2][4]~regout  $ (\DP|ALU2|Decre|co4~0_combout )) # (!\CU|RAB [1])))

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][4]~regout ),
	.datac(\DP|ALU2|Decre|co4~0_combout ),
	.datad(\CU|c_state.state1~regout ),
	.cin(gnd),
	.combout(\DP|Mux2_1|muxout[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Mux2_1|muxout[4]~20 .lut_mask = 16'h007D;
defparam \DP|Mux2_1|muxout[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Mux2_1|muxout[9]~21 (
// Equation(s):
// \DP|Mux2_1|muxout[9]~21_combout  = (!\CU|c_state.state1~regout  & ((\DP|Reg|regfile[2][9]~regout  $ (!\DP|ALU2|Decre|co8~combout )) # (!\CU|RAB [1])))

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][9]~regout ),
	.datac(\DP|ALU2|Decre|co8~combout ),
	.datad(\CU|c_state.state1~regout ),
	.cin(gnd),
	.combout(\DP|Mux2_1|muxout[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Mux2_1|muxout[9]~21 .lut_mask = 16'h00D7;
defparam \DP|Mux2_1|muxout[9]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux15~4 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux15~4_combout  = (\CU|S_ALU1 [0] & (((\DP|Reg|Mux15~0_combout )))) # (!\CU|S_ALU1 [0] & (\CU|S_ALU1 [1] & ((\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~dataout ))))

	.dataa(\CU|S_ALU1 [1]),
	.datab(\CU|S_ALU1 [0]),
	.datac(\DP|Reg|Mux15~0_combout ),
	.datad(\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~dataout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux15~4 .lut_mask = 16'hE2C0;
defparam \DP|ALU1|mux16_1|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux14~12 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux14~12_combout  = (\DP|ALU1|mux16_1|Mux14~14_combout  & ((\CU|S_ALU1 [1]) # ((\CU|RAB [1] & \DP|Reg|regfile[2][0]~regout ))))

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][0]~regout ),
	.datac(\CU|S_ALU1 [1]),
	.datad(\DP|ALU1|mux16_1|Mux14~14_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux14~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux14~12 .lut_mask = 16'hF800;
defparam \DP|ALU1|mux16_1|Mux14~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux13~13 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux13~13_combout  = (\CU|RAA [0] & (\DP|Reg|regfile[1][2]~regout  $ (((\CU|RAB [1] & \DP|Reg|regfile[2][2]~regout ))))) # (!\CU|RAA [0] & (((\CU|RAB [1] & \DP|Reg|regfile[2][2]~regout ))))

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][2]~regout ),
	.datac(\CU|RAB [1]),
	.datad(\DP|Reg|regfile[2][2]~regout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux13~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux13~13 .lut_mask = 16'h7888;
defparam \DP|ALU1|mux16_1|Mux13~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Incre|s[4] (
// Equation(s):
// \DP|ALU1|Incre|s [4] = \DP|ALU1|Incre|co3~0_combout  $ (((\CU|RAA [0] & \DP|Reg|regfile[1][4]~regout )))

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][4]~regout ),
	.datac(\DP|ALU1|Incre|co3~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU1|Incre|s [4]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Incre|s[4] .lut_mask = 16'h7878;
defparam \DP|ALU1|Incre|s[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Sub|co3~4 (
// Equation(s):
// \DP|ALU1|Sub|co3~4_combout  = (\DP|ALU1|Sub|co2~0_combout  & (((\CU|RAA [0] & \DP|Reg|regfile[1][3]~regout )) # (!\DP|Reg|Mux28~0_combout ))) # (!\DP|ALU1|Sub|co2~0_combout  & (\CU|RAA [0] & (\DP|Reg|regfile[1][3]~regout  & !\DP|Reg|Mux28~0_combout )))

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][3]~regout ),
	.datac(\DP|ALU1|Sub|co2~0_combout ),
	.datad(\DP|Reg|Mux28~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Sub|co3~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Sub|co3~4 .lut_mask = 16'h80F8;
defparam \DP|ALU1|Sub|co3~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Sub|co5~4 (
// Equation(s):
// \DP|ALU1|Sub|co5~4_combout  = (\DP|ALU1|Sub|co4~0_combout  & (((\CU|RAA [0] & \DP|Reg|regfile[1][5]~regout )) # (!\DP|Reg|Mux26~0_combout ))) # (!\DP|ALU1|Sub|co4~0_combout  & (\CU|RAA [0] & (\DP|Reg|regfile[1][5]~regout  & !\DP|Reg|Mux26~0_combout )))

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][5]~regout ),
	.datac(\DP|ALU1|Sub|co4~0_combout ),
	.datad(\DP|Reg|Mux26~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Sub|co5~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Sub|co5~4 .lut_mask = 16'h80F8;
defparam \DP|ALU1|Sub|co5~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux8~13 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux8~13_combout  = \DP|ALU1|mux16_1|Mux8~7_combout  $ (((\CU|RAB [1] & \DP|Reg|regfile[2][7]~regout )))

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][7]~regout ),
	.datac(\DP|ALU1|mux16_1|Mux8~7_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux8~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux8~13 .lut_mask = 16'h7878;
defparam \DP|ALU1|mux16_1|Mux8~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux8~14 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux8~14_combout  = \DP|ALU1|mux16_1|Mux8~8_combout  $ (((!\DP|Reg|regfile[1][7]~regout ) # (!\CU|RAA [0])))

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][7]~regout ),
	.datac(\DP|ALU1|mux16_1|Mux8~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux8~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux8~14 .lut_mask = 16'h8787;
defparam \DP|ALU1|mux16_1|Mux8~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Incre|s[8] (
// Equation(s):
// \DP|ALU1|Incre|s [8] = (\CU|RAA [0] & (\DP|Reg|regfile[1][8]~regout  $ (((\DP|Reg|regfile[1][7]~regout  & \DP|ALU1|Incre|co6~0_combout ))))) # (!\CU|RAA [0] & (((\DP|Reg|regfile[1][7]~regout  & \DP|ALU1|Incre|co6~0_combout ))))

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][8]~regout ),
	.datac(\DP|Reg|regfile[1][7]~regout ),
	.datad(\DP|ALU1|Incre|co6~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Incre|s [8]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Incre|s[8] .lut_mask = 16'h7888;
defparam \DP|ALU1|Incre|s[8] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux7~9 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux7~9_combout  = (\CU|RAA [0] & (\DP|Reg|regfile[1][8]~regout  $ (((\CU|RAB [1] & \DP|Reg|regfile[2][8]~regout ))))) # (!\CU|RAA [0] & (((\CU|RAB [1] & \DP|Reg|regfile[2][8]~regout ))))

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][8]~regout ),
	.datac(\CU|RAB [1]),
	.datad(\DP|Reg|regfile[2][8]~regout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux7~9 .lut_mask = 16'h7888;
defparam \DP|ALU1|mux16_1|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Sub|co7~4 (
// Equation(s):
// \DP|ALU1|Sub|co7~4_combout  = (\DP|ALU1|Sub|co6~0_combout  & (((\CU|RAA [0] & \DP|Reg|regfile[1][7]~regout )) # (!\DP|Reg|Mux24~0_combout ))) # (!\DP|ALU1|Sub|co6~0_combout  & (\CU|RAA [0] & (\DP|Reg|regfile[1][7]~regout  & !\DP|Reg|Mux24~0_combout )))

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][7]~regout ),
	.datac(\DP|ALU1|Sub|co6~0_combout ),
	.datad(\DP|Reg|Mux24~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Sub|co7~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Sub|co7~4 .lut_mask = 16'h80F8;
defparam \DP|ALU1|Sub|co7~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Sub|co9~4 (
// Equation(s):
// \DP|ALU1|Sub|co9~4_combout  = (\DP|ALU1|Sub|co8~0_combout  & (((\CU|RAA [0] & \DP|Reg|regfile[1][9]~regout )) # (!\DP|Reg|Mux22~0_combout ))) # (!\DP|ALU1|Sub|co8~0_combout  & (\CU|RAA [0] & (\DP|Reg|regfile[1][9]~regout  & !\DP|Reg|Mux22~0_combout )))

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][9]~regout ),
	.datac(\DP|ALU1|Sub|co8~0_combout ),
	.datad(\DP|Reg|Mux22~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Sub|co9~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Sub|co9~4 .lut_mask = 16'h80F8;
defparam \DP|ALU1|Sub|co9~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Decre|s[11] (
// Equation(s):
// \DP|ALU1|Decre|s [11] = (\CU|RAA [0] & (\DP|Reg|regfile[1][11]~regout  $ (!\DP|ALU1|Decre|co10~0_combout )))

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][11]~regout ),
	.datac(\DP|ALU1|Decre|co10~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU1|Decre|s [11]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Decre|s[11] .lut_mask = 16'h8282;
defparam \DP|ALU1|Decre|s[11] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Incre|s[11] (
// Equation(s):
// \DP|ALU1|Incre|s [11] = (\CU|RAA [0] & (\DP|Reg|regfile[1][11]~regout  $ (((\DP|Reg|regfile[1][10]~regout  & \DP|ALU1|Incre|co9~0_combout ))))) # (!\CU|RAA [0] & (((\DP|Reg|regfile[1][10]~regout  & \DP|ALU1|Incre|co9~0_combout ))))

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][11]~regout ),
	.datac(\DP|Reg|regfile[1][10]~regout ),
	.datad(\DP|ALU1|Incre|co9~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Incre|s [11]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Incre|s[11] .lut_mask = 16'h7888;
defparam \DP|ALU1|Incre|s[11] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux3~11 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux3~11_combout  = \DP|Reg|Mux3~0_combout  $ (\DP|ALU1|Add|co11~0_combout  $ (((\CU|RAB [1] & \DP|Reg|regfile[2][12]~regout ))))

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][12]~regout ),
	.datac(\DP|Reg|Mux3~0_combout ),
	.datad(\DP|ALU1|Add|co11~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux3~11 .lut_mask = 16'h8778;
defparam \DP|ALU1|mux16_1|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux2~13 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux2~13_combout  = (\DP|Reg|Mux3~0_combout  & ((\DP|ALU1|Add|co11~0_combout ) # ((\CU|RAB [1] & \DP|Reg|regfile[2][12]~regout )))) # (!\DP|Reg|Mux3~0_combout  & (\CU|RAB [1] & (\DP|Reg|regfile[2][12]~regout  & \DP|ALU1|Add|co11~0_combout 
// )))

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][12]~regout ),
	.datac(\DP|Reg|Mux3~0_combout ),
	.datad(\DP|ALU1|Add|co11~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux2~13 .lut_mask = 16'hF880;
defparam \DP|ALU1|mux16_1|Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Add|co12~4 (
// Equation(s):
// \DP|ALU1|Add|co12~4_combout  = (\DP|ALU1|Add|co11~0_combout  & ((\DP|Reg|Mux3~0_combout ) # ((\CU|RAB [1] & \DP|Reg|regfile[2][12]~regout ))))

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][12]~regout ),
	.datac(\DP|ALU1|Add|co11~0_combout ),
	.datad(\DP|Reg|Mux3~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Add|co12~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Add|co12~4 .lut_mask = 16'hF080;
defparam \DP|ALU1|Add|co12~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux14~14 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux14~14_combout  = (\CU|RAA [0] & (\DP|Reg|regfile[1][0]~regout  $ (((\DP|Reg|regfile[1][1]~regout  & \CU|S_ALU1 [1])))))

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][0]~regout ),
	.datac(\DP|Reg|regfile[1][1]~regout ),
	.datad(\CU|S_ALU1 [1]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux14~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux14~14 .lut_mask = 16'h2888;
defparam \DP|ALU1|mux16_1|Mux14~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CU|Equal1~7 (
// Equation(s):
// \CU|Equal1~7_combout  = (\CU|Equal1~10_combout  & (!\DP|Reg|regfile[2][3]~regout  & (!\DP|Reg|regfile[2][2]~regout  & \DP|Reg|regfile[2][1]~regout )))

	.dataa(\CU|Equal1~10_combout ),
	.datab(\DP|Reg|regfile[2][3]~regout ),
	.datac(\DP|Reg|regfile[2][2]~regout ),
	.datad(\DP|Reg|regfile[2][1]~regout ),
	.cin(gnd),
	.combout(\CU|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Equal1~7 .lut_mask = 16'h0200;
defparam \CU|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CU|Equal1~10 (
// Equation(s):
// \CU|Equal1~10_combout  = (!\DP|Reg|regfile[2][8]~regout  & (!\DP|Reg|regfile[2][6]~regout  & (!\DP|Reg|regfile[2][5]~regout  & !\DP|Reg|regfile[2][4]~regout )))

	.dataa(\DP|Reg|regfile[2][8]~regout ),
	.datab(\DP|Reg|regfile[2][6]~regout ),
	.datac(\DP|Reg|regfile[2][5]~regout ),
	.datad(\DP|Reg|regfile[2][4]~regout ),
	.cin(gnd),
	.combout(\CU|Equal1~10_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Equal1~10 .lut_mask = 16'h0001;
defparam \CU|Equal1~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux1~7 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux1~7_combout  = (\CU|S_ALU1 [0] & (\DP|ALU1|Add|co13~0_combout  $ (((\DP|Reg|regfile[1][14]~regout  & \CU|RAA [0]))))) # (!\CU|S_ALU1 [0] & (\DP|Reg|regfile[1][14]~regout  & (\CU|RAA [0])))

	.dataa(\CU|S_ALU1 [0]),
	.datab(\DP|Reg|regfile[1][14]~regout ),
	.datac(\CU|RAA [0]),
	.datad(\DP|ALU1|Add|co13~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux1~7 .lut_mask = 16'h6AC0;
defparam \DP|ALU1|mux16_1|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux1~8 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux1~8_combout  = (\CU|S_ALU1 [0] & (\DP|ALU1|mux16_1|Mux1~7_combout  $ (((\DP|Reg|regfile[2][14]~regout  & \CU|RAB [1]))))) # (!\CU|S_ALU1 [0] & (\DP|ALU1|mux16_1|Mux1~7_combout  & (\DP|Reg|regfile[2][14]~regout  & \CU|RAB [1])))

	.dataa(\CU|S_ALU1 [0]),
	.datab(\DP|ALU1|mux16_1|Mux1~7_combout ),
	.datac(\DP|Reg|regfile[2][14]~regout ),
	.datad(\CU|RAB [1]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux1~8 .lut_mask = 16'h6888;
defparam \DP|ALU1|mux16_1|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \DataIn[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[0]));
// synopsys translate_off
defparam \DataIn[0]~I .input_async_reset = "none";
defparam \DataIn[0]~I .input_power_up = "low";
defparam \DataIn[0]~I .input_register_mode = "none";
defparam \DataIn[0]~I .input_sync_reset = "none";
defparam \DataIn[0]~I .oe_async_reset = "none";
defparam \DataIn[0]~I .oe_power_up = "low";
defparam \DataIn[0]~I .oe_register_mode = "none";
defparam \DataIn[0]~I .oe_sync_reset = "none";
defparam \DataIn[0]~I .operation_mode = "input";
defparam \DataIn[0]~I .output_async_reset = "none";
defparam \DataIn[0]~I .output_power_up = "low";
defparam \DataIn[0]~I .output_register_mode = "none";
defparam \DataIn[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DataIn[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[1]));
// synopsys translate_off
defparam \DataIn[1]~I .input_async_reset = "none";
defparam \DataIn[1]~I .input_power_up = "low";
defparam \DataIn[1]~I .input_register_mode = "none";
defparam \DataIn[1]~I .input_sync_reset = "none";
defparam \DataIn[1]~I .oe_async_reset = "none";
defparam \DataIn[1]~I .oe_power_up = "low";
defparam \DataIn[1]~I .oe_register_mode = "none";
defparam \DataIn[1]~I .oe_sync_reset = "none";
defparam \DataIn[1]~I .operation_mode = "input";
defparam \DataIn[1]~I .output_async_reset = "none";
defparam \DataIn[1]~I .output_power_up = "low";
defparam \DataIn[1]~I .output_register_mode = "none";
defparam \DataIn[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DataIn[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[2]));
// synopsys translate_off
defparam \DataIn[2]~I .input_async_reset = "none";
defparam \DataIn[2]~I .input_power_up = "low";
defparam \DataIn[2]~I .input_register_mode = "none";
defparam \DataIn[2]~I .input_sync_reset = "none";
defparam \DataIn[2]~I .oe_async_reset = "none";
defparam \DataIn[2]~I .oe_power_up = "low";
defparam \DataIn[2]~I .oe_register_mode = "none";
defparam \DataIn[2]~I .oe_sync_reset = "none";
defparam \DataIn[2]~I .operation_mode = "input";
defparam \DataIn[2]~I .output_async_reset = "none";
defparam \DataIn[2]~I .output_power_up = "low";
defparam \DataIn[2]~I .output_register_mode = "none";
defparam \DataIn[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DataIn[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[3]));
// synopsys translate_off
defparam \DataIn[3]~I .input_async_reset = "none";
defparam \DataIn[3]~I .input_power_up = "low";
defparam \DataIn[3]~I .input_register_mode = "none";
defparam \DataIn[3]~I .input_sync_reset = "none";
defparam \DataIn[3]~I .oe_async_reset = "none";
defparam \DataIn[3]~I .oe_power_up = "low";
defparam \DataIn[3]~I .oe_register_mode = "none";
defparam \DataIn[3]~I .oe_sync_reset = "none";
defparam \DataIn[3]~I .operation_mode = "input";
defparam \DataIn[3]~I .output_async_reset = "none";
defparam \DataIn[3]~I .output_power_up = "low";
defparam \DataIn[3]~I .output_register_mode = "none";
defparam \DataIn[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DataIn[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[8]));
// synopsys translate_off
defparam \DataIn[8]~I .input_async_reset = "none";
defparam \DataIn[8]~I .input_power_up = "low";
defparam \DataIn[8]~I .input_register_mode = "none";
defparam \DataIn[8]~I .input_sync_reset = "none";
defparam \DataIn[8]~I .oe_async_reset = "none";
defparam \DataIn[8]~I .oe_power_up = "low";
defparam \DataIn[8]~I .oe_register_mode = "none";
defparam \DataIn[8]~I .oe_sync_reset = "none";
defparam \DataIn[8]~I .operation_mode = "input";
defparam \DataIn[8]~I .output_async_reset = "none";
defparam \DataIn[8]~I .output_power_up = "low";
defparam \DataIn[8]~I .output_register_mode = "none";
defparam \DataIn[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DataIn[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[12]));
// synopsys translate_off
defparam \DataIn[12]~I .input_async_reset = "none";
defparam \DataIn[12]~I .input_power_up = "low";
defparam \DataIn[12]~I .input_register_mode = "none";
defparam \DataIn[12]~I .input_sync_reset = "none";
defparam \DataIn[12]~I .oe_async_reset = "none";
defparam \DataIn[12]~I .oe_power_up = "low";
defparam \DataIn[12]~I .oe_register_mode = "none";
defparam \DataIn[12]~I .oe_sync_reset = "none";
defparam \DataIn[12]~I .operation_mode = "input";
defparam \DataIn[12]~I .output_async_reset = "none";
defparam \DataIn[12]~I .output_power_up = "low";
defparam \DataIn[12]~I .output_register_mode = "none";
defparam \DataIn[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \CLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLK));
// synopsys translate_off
defparam \CLK~I .input_async_reset = "none";
defparam \CLK~I .input_power_up = "low";
defparam \CLK~I .input_register_mode = "none";
defparam \CLK~I .input_sync_reset = "none";
defparam \CLK~I .oe_async_reset = "none";
defparam \CLK~I .oe_power_up = "low";
defparam \CLK~I .oe_register_mode = "none";
defparam \CLK~I .oe_sync_reset = "none";
defparam \CLK~I .operation_mode = "input";
defparam \CLK~I .output_async_reset = "none";
defparam \CLK~I .output_power_up = "low";
defparam \CLK~I .output_register_mode = "none";
defparam \CLK~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Start~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Start~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Start));
// synopsys translate_off
defparam \Start~I .input_async_reset = "none";
defparam \Start~I .input_power_up = "low";
defparam \Start~I .input_register_mode = "none";
defparam \Start~I .input_sync_reset = "none";
defparam \Start~I .oe_async_reset = "none";
defparam \Start~I .oe_power_up = "low";
defparam \Start~I .oe_register_mode = "none";
defparam \Start~I .oe_sync_reset = "none";
defparam \Start~I .operation_mode = "input";
defparam \Start~I .output_async_reset = "none";
defparam \Start~I .output_power_up = "low";
defparam \Start~I .output_register_mode = "none";
defparam \Start~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \CU|Selector0~0 (
// Equation(s):
// \CU|Selector0~0_combout  = (!\CU|c_state.state3~regout  & ((\Start~combout ) # (\CU|c_state.state0~regout )))

	.dataa(\CU|c_state.state3~regout ),
	.datab(vcc),
	.datac(\Start~combout ),
	.datad(\CU|c_state.state0~regout ),
	.cin(gnd),
	.combout(\CU|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector0~0 .lut_mask = 16'h5550;
defparam \CU|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \CU|c_state.state0 (
	.clk(\CLK~combout ),
	.datain(\CU|Selector0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|c_state.state0~regout ));

cycloneii_lcell_ff \DP|Reg|regfile[1][0] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux15~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state0~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile[1][0]~regout ));

cycloneii_lcell_comb \DP|Reg|Mux15~0 (
// Equation(s):
// \DP|Reg|Mux15~0_combout  = (\CU|RAA [0] & \DP|Reg|regfile[1][0]~regout )

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][0]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|Reg|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|Mux15~0 .lut_mask = 16'h8888;
defparam \DP|Reg|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \DataIn[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[5]));
// synopsys translate_off
defparam \DataIn[5]~I .input_async_reset = "none";
defparam \DataIn[5]~I .input_power_up = "low";
defparam \DataIn[5]~I .input_register_mode = "none";
defparam \DataIn[5]~I .input_sync_reset = "none";
defparam \DataIn[5]~I .oe_async_reset = "none";
defparam \DataIn[5]~I .oe_power_up = "low";
defparam \DataIn[5]~I .oe_register_mode = "none";
defparam \DataIn[5]~I .oe_sync_reset = "none";
defparam \DataIn[5]~I .operation_mode = "input";
defparam \DataIn[5]~I .output_async_reset = "none";
defparam \DataIn[5]~I .output_power_up = "low";
defparam \DataIn[5]~I .output_register_mode = "none";
defparam \DataIn[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DataIn[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[6]));
// synopsys translate_off
defparam \DataIn[6]~I .input_async_reset = "none";
defparam \DataIn[6]~I .input_power_up = "low";
defparam \DataIn[6]~I .input_register_mode = "none";
defparam \DataIn[6]~I .input_sync_reset = "none";
defparam \DataIn[6]~I .oe_async_reset = "none";
defparam \DataIn[6]~I .oe_power_up = "low";
defparam \DataIn[6]~I .oe_register_mode = "none";
defparam \DataIn[6]~I .oe_sync_reset = "none";
defparam \DataIn[6]~I .operation_mode = "input";
defparam \DataIn[6]~I .output_async_reset = "none";
defparam \DataIn[6]~I .output_power_up = "low";
defparam \DataIn[6]~I .output_register_mode = "none";
defparam \DataIn[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DataIn[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[7]));
// synopsys translate_off
defparam \DataIn[7]~I .input_async_reset = "none";
defparam \DataIn[7]~I .input_power_up = "low";
defparam \DataIn[7]~I .input_register_mode = "none";
defparam \DataIn[7]~I .input_sync_reset = "none";
defparam \DataIn[7]~I .oe_async_reset = "none";
defparam \DataIn[7]~I .oe_power_up = "low";
defparam \DataIn[7]~I .oe_register_mode = "none";
defparam \DataIn[7]~I .oe_sync_reset = "none";
defparam \DataIn[7]~I .operation_mode = "input";
defparam \DataIn[7]~I .output_async_reset = "none";
defparam \DataIn[7]~I .output_power_up = "low";
defparam \DataIn[7]~I .output_register_mode = "none";
defparam \DataIn[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \CU|Equal0~1 (
// Equation(s):
// \CU|Equal0~1_combout  = (!\DataIn~combout [4] & (!\DataIn~combout [5] & (!\DataIn~combout [6] & !\DataIn~combout [7])))

	.dataa(\DataIn~combout [4]),
	.datab(\DataIn~combout [5]),
	.datac(\DataIn~combout [6]),
	.datad(\DataIn~combout [7]),
	.cin(gnd),
	.combout(\CU|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Equal0~1 .lut_mask = 16'h0001;
defparam \CU|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \DataIn[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[9]));
// synopsys translate_off
defparam \DataIn[9]~I .input_async_reset = "none";
defparam \DataIn[9]~I .input_power_up = "low";
defparam \DataIn[9]~I .input_register_mode = "none";
defparam \DataIn[9]~I .input_sync_reset = "none";
defparam \DataIn[9]~I .oe_async_reset = "none";
defparam \DataIn[9]~I .oe_power_up = "low";
defparam \DataIn[9]~I .oe_register_mode = "none";
defparam \DataIn[9]~I .oe_sync_reset = "none";
defparam \DataIn[9]~I .operation_mode = "input";
defparam \DataIn[9]~I .output_async_reset = "none";
defparam \DataIn[9]~I .output_power_up = "low";
defparam \DataIn[9]~I .output_register_mode = "none";
defparam \DataIn[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DataIn[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[10]));
// synopsys translate_off
defparam \DataIn[10]~I .input_async_reset = "none";
defparam \DataIn[10]~I .input_power_up = "low";
defparam \DataIn[10]~I .input_register_mode = "none";
defparam \DataIn[10]~I .input_sync_reset = "none";
defparam \DataIn[10]~I .oe_async_reset = "none";
defparam \DataIn[10]~I .oe_power_up = "low";
defparam \DataIn[10]~I .oe_register_mode = "none";
defparam \DataIn[10]~I .oe_sync_reset = "none";
defparam \DataIn[10]~I .operation_mode = "input";
defparam \DataIn[10]~I .output_async_reset = "none";
defparam \DataIn[10]~I .output_power_up = "low";
defparam \DataIn[10]~I .output_register_mode = "none";
defparam \DataIn[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DataIn[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[11]));
// synopsys translate_off
defparam \DataIn[11]~I .input_async_reset = "none";
defparam \DataIn[11]~I .input_power_up = "low";
defparam \DataIn[11]~I .input_register_mode = "none";
defparam \DataIn[11]~I .input_sync_reset = "none";
defparam \DataIn[11]~I .oe_async_reset = "none";
defparam \DataIn[11]~I .oe_power_up = "low";
defparam \DataIn[11]~I .oe_register_mode = "none";
defparam \DataIn[11]~I .oe_sync_reset = "none";
defparam \DataIn[11]~I .operation_mode = "input";
defparam \DataIn[11]~I .output_async_reset = "none";
defparam \DataIn[11]~I .output_power_up = "low";
defparam \DataIn[11]~I .output_register_mode = "none";
defparam \DataIn[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \CU|Equal0~2 (
// Equation(s):
// \CU|Equal0~2_combout  = (!\DataIn~combout [8] & (!\DataIn~combout [9] & (!\DataIn~combout [10] & !\DataIn~combout [11])))

	.dataa(\DataIn~combout [8]),
	.datab(\DataIn~combout [9]),
	.datac(\DataIn~combout [10]),
	.datad(\DataIn~combout [11]),
	.cin(gnd),
	.combout(\CU|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Equal0~2 .lut_mask = 16'h0001;
defparam \CU|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \DataIn[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[13]));
// synopsys translate_off
defparam \DataIn[13]~I .input_async_reset = "none";
defparam \DataIn[13]~I .input_power_up = "low";
defparam \DataIn[13]~I .input_register_mode = "none";
defparam \DataIn[13]~I .input_sync_reset = "none";
defparam \DataIn[13]~I .oe_async_reset = "none";
defparam \DataIn[13]~I .oe_power_up = "low";
defparam \DataIn[13]~I .oe_register_mode = "none";
defparam \DataIn[13]~I .oe_sync_reset = "none";
defparam \DataIn[13]~I .operation_mode = "input";
defparam \DataIn[13]~I .output_async_reset = "none";
defparam \DataIn[13]~I .output_power_up = "low";
defparam \DataIn[13]~I .output_register_mode = "none";
defparam \DataIn[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DataIn[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[14]));
// synopsys translate_off
defparam \DataIn[14]~I .input_async_reset = "none";
defparam \DataIn[14]~I .input_power_up = "low";
defparam \DataIn[14]~I .input_register_mode = "none";
defparam \DataIn[14]~I .input_sync_reset = "none";
defparam \DataIn[14]~I .oe_async_reset = "none";
defparam \DataIn[14]~I .oe_power_up = "low";
defparam \DataIn[14]~I .oe_register_mode = "none";
defparam \DataIn[14]~I .oe_sync_reset = "none";
defparam \DataIn[14]~I .operation_mode = "input";
defparam \DataIn[14]~I .output_async_reset = "none";
defparam \DataIn[14]~I .output_power_up = "low";
defparam \DataIn[14]~I .output_register_mode = "none";
defparam \DataIn[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \DataIn[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[15]));
// synopsys translate_off
defparam \DataIn[15]~I .input_async_reset = "none";
defparam \DataIn[15]~I .input_power_up = "low";
defparam \DataIn[15]~I .input_register_mode = "none";
defparam \DataIn[15]~I .input_sync_reset = "none";
defparam \DataIn[15]~I .oe_async_reset = "none";
defparam \DataIn[15]~I .oe_power_up = "low";
defparam \DataIn[15]~I .oe_register_mode = "none";
defparam \DataIn[15]~I .oe_sync_reset = "none";
defparam \DataIn[15]~I .operation_mode = "input";
defparam \DataIn[15]~I .output_async_reset = "none";
defparam \DataIn[15]~I .output_power_up = "low";
defparam \DataIn[15]~I .output_register_mode = "none";
defparam \DataIn[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \CU|Equal0~3 (
// Equation(s):
// \CU|Equal0~3_combout  = (!\DataIn~combout [12] & (!\DataIn~combout [13] & (!\DataIn~combout [14] & !\DataIn~combout [15])))

	.dataa(\DataIn~combout [12]),
	.datab(\DataIn~combout [13]),
	.datac(\DataIn~combout [14]),
	.datad(\DataIn~combout [15]),
	.cin(gnd),
	.combout(\CU|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Equal0~3 .lut_mask = 16'h0001;
defparam \CU|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CU|Equal0~4 (
// Equation(s):
// \CU|Equal0~4_combout  = (\CU|Equal0~0_combout  & (\CU|Equal0~1_combout  & (\CU|Equal0~2_combout  & \CU|Equal0~3_combout )))

	.dataa(\CU|Equal0~0_combout ),
	.datab(\CU|Equal0~1_combout ),
	.datac(\CU|Equal0~2_combout ),
	.datad(\CU|Equal0~3_combout ),
	.cin(gnd),
	.combout(\CU|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Equal0~4 .lut_mask = 16'h8000;
defparam \CU|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CU|n_state.state1~0 (
// Equation(s):
// \CU|n_state.state1~0_combout  = (\Start~combout  & !\CU|c_state.state0~regout )

	.dataa(\Start~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\CU|c_state.state0~regout ),
	.cin(gnd),
	.combout(\CU|n_state.state1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|n_state.state1~0 .lut_mask = 16'h00AA;
defparam \CU|n_state.state1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \CU|c_state.state1 (
	.clk(\CLK~combout ),
	.datain(\CU|n_state.state1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|c_state.state1~regout ));

cycloneii_lcell_comb \DP|Mux2_1|muxout[15]~19 (
// Equation(s):
// \DP|Mux2_1|muxout[15]~19_combout  = (\CU|c_state.state1~regout  & (\DataIn~combout [15])) # (!\CU|c_state.state1~regout  & ((!\DP|ALU2|Decre|s [15])))

	.dataa(\DataIn~combout [15]),
	.datab(\CU|c_state.state1~regout ),
	.datac(vcc),
	.datad(\DP|ALU2|Decre|s [15]),
	.cin(gnd),
	.combout(\DP|Mux2_1|muxout[15]~19_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Mux2_1|muxout[15]~19 .lut_mask = 16'h88BB;
defparam \DP|Mux2_1|muxout[15]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CU|WAB~0 (
// Equation(s):
// \CU|WAB~0_combout  = (!\CU|c_state.state3~regout  & \CU|c_state.state0~regout )

	.dataa(\CU|c_state.state3~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\CU|c_state.state0~regout ),
	.cin(gnd),
	.combout(\CU|WAB~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|WAB~0 .lut_mask = 16'h5500;
defparam \CU|WAB~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile[2][15] (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[15]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|WAB~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile[2][15]~regout ));

cycloneii_lcell_comb \DP|Mux2_1|muxout[9]~13 (
// Equation(s):
// \DP|Mux2_1|muxout[9]~13_combout  = (\DP|Mux2_1|muxout[9]~21_combout ) # ((\CU|c_state.state1~regout  & \DataIn~combout [9]))

	.dataa(\DP|Mux2_1|muxout[9]~21_combout ),
	.datab(\CU|c_state.state1~regout ),
	.datac(\DataIn~combout [9]),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|Mux2_1|muxout[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Mux2_1|muxout[9]~13 .lut_mask = 16'hEAEA;
defparam \DP|Mux2_1|muxout[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile[2][9] (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[9]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|WAB~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile[2][9]~regout ));

cycloneii_io \DataIn[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[4]));
// synopsys translate_off
defparam \DataIn[4]~I .input_async_reset = "none";
defparam \DataIn[4]~I .input_power_up = "low";
defparam \DataIn[4]~I .input_register_mode = "none";
defparam \DataIn[4]~I .input_sync_reset = "none";
defparam \DataIn[4]~I .oe_async_reset = "none";
defparam \DataIn[4]~I .oe_power_up = "low";
defparam \DataIn[4]~I .oe_register_mode = "none";
defparam \DataIn[4]~I .oe_sync_reset = "none";
defparam \DataIn[4]~I .operation_mode = "input";
defparam \DataIn[4]~I .output_async_reset = "none";
defparam \DataIn[4]~I .output_power_up = "low";
defparam \DataIn[4]~I .output_register_mode = "none";
defparam \DataIn[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \DP|Mux2_1|muxout[4]~8 (
// Equation(s):
// \DP|Mux2_1|muxout[4]~8_combout  = (\DP|Mux2_1|muxout[4]~20_combout ) # ((\CU|c_state.state1~regout  & \DataIn~combout [4]))

	.dataa(\DP|Mux2_1|muxout[4]~20_combout ),
	.datab(\CU|c_state.state1~regout ),
	.datac(\DataIn~combout [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|Mux2_1|muxout[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Mux2_1|muxout[4]~8 .lut_mask = 16'hEAEA;
defparam \DP|Mux2_1|muxout[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile[2][4] (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[4]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|WAB~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile[2][4]~regout ));

cycloneii_lcell_comb \DP|Reg|Mux30~0 (
// Equation(s):
// \DP|Reg|Mux30~0_combout  = (\CU|RAB [1] & \DP|Reg|regfile[2][1]~regout )

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][1]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|Reg|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|Mux30~0 .lut_mask = 16'h8888;
defparam \DP|Reg|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Mux2_1|muxout[1]~5 (
// Equation(s):
// \DP|Mux2_1|muxout[1]~5_combout  = (\CU|c_state.state1~regout  & (\DataIn~combout [1])) # (!\CU|c_state.state1~regout  & ((\DP|Reg|Mux31~0_combout  $ (!\DP|Reg|Mux30~0_combout ))))

	.dataa(\DataIn~combout [1]),
	.datab(\CU|c_state.state1~regout ),
	.datac(\DP|Reg|Mux31~0_combout ),
	.datad(\DP|Reg|Mux30~0_combout ),
	.cin(gnd),
	.combout(\DP|Mux2_1|muxout[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Mux2_1|muxout[1]~5 .lut_mask = 16'hB88B;
defparam \DP|Mux2_1|muxout[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile[2][1] (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[1]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|WAB~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile[2][1]~regout ));

cycloneii_lcell_comb \DP|Mux2_1|muxout[0]~4 (
// Equation(s):
// \DP|Mux2_1|muxout[0]~4_combout  = (\CU|c_state.state1~regout  & (\DataIn~combout [0])) # (!\CU|c_state.state1~regout  & (((!\DP|Reg|regfile[2][0]~regout ) # (!\CU|RAB [1]))))

	.dataa(\DataIn~combout [0]),
	.datab(\CU|c_state.state1~regout ),
	.datac(\CU|RAB [1]),
	.datad(\DP|Reg|regfile[2][0]~regout ),
	.cin(gnd),
	.combout(\DP|Mux2_1|muxout[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Mux2_1|muxout[0]~4 .lut_mask = 16'h8BBB;
defparam \DP|Mux2_1|muxout[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile[2][0] (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[0]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|WAB~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile[2][0]~regout ));

cycloneii_lcell_comb \DP|ALU2|Decre|s[2] (
// Equation(s):
// \DP|ALU2|Decre|s [2] = (\CU|RAB [1] & (\DP|Reg|regfile[2][2]~regout  $ (((\DP|Reg|regfile[2][0]~regout ) # (\DP|Reg|regfile[2][1]~regout )))))

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][0]~regout ),
	.datac(\DP|Reg|regfile[2][1]~regout ),
	.datad(\DP|Reg|regfile[2][2]~regout ),
	.cin(gnd),
	.combout(\DP|ALU2|Decre|s [2]),
	.cout());
// synopsys translate_off
defparam \DP|ALU2|Decre|s[2] .lut_mask = 16'h02A8;
defparam \DP|ALU2|Decre|s[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Mux2_1|muxout[2]~6 (
// Equation(s):
// \DP|Mux2_1|muxout[2]~6_combout  = (\CU|c_state.state1~regout  & (\DataIn~combout [2])) # (!\CU|c_state.state1~regout  & ((!\DP|ALU2|Decre|s [2])))

	.dataa(\DataIn~combout [2]),
	.datab(\CU|c_state.state1~regout ),
	.datac(vcc),
	.datad(\DP|ALU2|Decre|s [2]),
	.cin(gnd),
	.combout(\DP|Mux2_1|muxout[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Mux2_1|muxout[2]~6 .lut_mask = 16'h88BB;
defparam \DP|Mux2_1|muxout[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile[2][2] (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[2]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|WAB~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile[2][2]~regout ));

cycloneii_lcell_comb \DP|Reg|Mux28~0 (
// Equation(s):
// \DP|Reg|Mux28~0_combout  = (\CU|RAB [1] & \DP|Reg|regfile[2][3]~regout )

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][3]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|Reg|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|Mux28~0 .lut_mask = 16'h8888;
defparam \DP|Reg|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU2|Decre|co2~0 (
// Equation(s):
// \DP|ALU2|Decre|co2~0_combout  = (\CU|RAB [1] & ((\DP|Reg|regfile[2][0]~regout ) # ((\DP|Reg|regfile[2][1]~regout ) # (\DP|Reg|regfile[2][2]~regout ))))

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][0]~regout ),
	.datac(\DP|Reg|regfile[2][1]~regout ),
	.datad(\DP|Reg|regfile[2][2]~regout ),
	.cin(gnd),
	.combout(\DP|ALU2|Decre|co2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU2|Decre|co2~0 .lut_mask = 16'hAAA8;
defparam \DP|ALU2|Decre|co2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Mux2_1|muxout[3]~7 (
// Equation(s):
// \DP|Mux2_1|muxout[3]~7_combout  = (\CU|c_state.state1~regout  & (\DataIn~combout [3])) # (!\CU|c_state.state1~regout  & ((\DP|Reg|Mux28~0_combout  $ (!\DP|ALU2|Decre|co2~0_combout ))))

	.dataa(\DataIn~combout [3]),
	.datab(\DP|Reg|Mux28~0_combout ),
	.datac(\DP|ALU2|Decre|co2~0_combout ),
	.datad(\CU|c_state.state1~regout ),
	.cin(gnd),
	.combout(\DP|Mux2_1|muxout[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Mux2_1|muxout[3]~7 .lut_mask = 16'hAAC3;
defparam \DP|Mux2_1|muxout[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile[2][3] (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[3]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|WAB~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile[2][3]~regout ));

cycloneii_lcell_comb \DP|ALU2|Decre|co4~0 (
// Equation(s):
// \DP|ALU2|Decre|co4~0_combout  = (!\DP|Reg|regfile[2][0]~regout  & (!\DP|Reg|regfile[2][1]~regout  & (!\DP|Reg|regfile[2][2]~regout  & !\DP|Reg|regfile[2][3]~regout )))

	.dataa(\DP|Reg|regfile[2][0]~regout ),
	.datab(\DP|Reg|regfile[2][1]~regout ),
	.datac(\DP|Reg|regfile[2][2]~regout ),
	.datad(\DP|Reg|regfile[2][3]~regout ),
	.cin(gnd),
	.combout(\DP|ALU2|Decre|co4~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU2|Decre|co4~0 .lut_mask = 16'h0001;
defparam \DP|ALU2|Decre|co4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU2|Decre|s[5] (
// Equation(s):
// \DP|ALU2|Decre|s [5] = (\CU|RAB [1] & (\DP|Reg|regfile[2][5]~regout  $ (((\DP|Reg|regfile[2][4]~regout ) # (!\DP|ALU2|Decre|co4~0_combout )))))

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][5]~regout ),
	.datac(\DP|ALU2|Decre|co4~0_combout ),
	.datad(\DP|Reg|regfile[2][4]~regout ),
	.cin(gnd),
	.combout(\DP|ALU2|Decre|s [5]),
	.cout());
// synopsys translate_off
defparam \DP|ALU2|Decre|s[5] .lut_mask = 16'h2282;
defparam \DP|ALU2|Decre|s[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Mux2_1|muxout[5]~9 (
// Equation(s):
// \DP|Mux2_1|muxout[5]~9_combout  = (\CU|c_state.state1~regout  & (\DataIn~combout [5])) # (!\CU|c_state.state1~regout  & ((!\DP|ALU2|Decre|s [5])))

	.dataa(\DataIn~combout [5]),
	.datab(\CU|c_state.state1~regout ),
	.datac(vcc),
	.datad(\DP|ALU2|Decre|s [5]),
	.cin(gnd),
	.combout(\DP|Mux2_1|muxout[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Mux2_1|muxout[5]~9 .lut_mask = 16'h88BB;
defparam \DP|Mux2_1|muxout[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile[2][5] (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[5]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|WAB~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile[2][5]~regout ));

cycloneii_lcell_comb \DP|ALU2|Decre|co5~0 (
// Equation(s):
// \DP|ALU2|Decre|co5~0_combout  = (\DP|ALU2|Decre|co4~0_combout  & (!\DP|Reg|regfile[2][4]~regout  & !\DP|Reg|regfile[2][5]~regout ))

	.dataa(\DP|ALU2|Decre|co4~0_combout ),
	.datab(vcc),
	.datac(\DP|Reg|regfile[2][4]~regout ),
	.datad(\DP|Reg|regfile[2][5]~regout ),
	.cin(gnd),
	.combout(\DP|ALU2|Decre|co5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU2|Decre|co5~0 .lut_mask = 16'h000A;
defparam \DP|ALU2|Decre|co5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU2|Decre|s[6] (
// Equation(s):
// \DP|ALU2|Decre|s [6] = (\CU|RAB [1] & (\DP|Reg|regfile[2][6]~regout  $ (!\DP|ALU2|Decre|co5~0_combout )))

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][6]~regout ),
	.datac(\DP|ALU2|Decre|co5~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU2|Decre|s [6]),
	.cout());
// synopsys translate_off
defparam \DP|ALU2|Decre|s[6] .lut_mask = 16'h8282;
defparam \DP|ALU2|Decre|s[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Mux2_1|muxout[6]~10 (
// Equation(s):
// \DP|Mux2_1|muxout[6]~10_combout  = (\CU|c_state.state1~regout  & (\DataIn~combout [6])) # (!\CU|c_state.state1~regout  & ((!\DP|ALU2|Decre|s [6])))

	.dataa(\DataIn~combout [6]),
	.datab(\CU|c_state.state1~regout ),
	.datac(vcc),
	.datad(\DP|ALU2|Decre|s [6]),
	.cin(gnd),
	.combout(\DP|Mux2_1|muxout[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Mux2_1|muxout[6]~10 .lut_mask = 16'h88BB;
defparam \DP|Mux2_1|muxout[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile[2][6] (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[6]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|WAB~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile[2][6]~regout ));

cycloneii_lcell_comb \DP|ALU2|Decre|s[7] (
// Equation(s):
// \DP|ALU2|Decre|s [7] = (\CU|RAB [1] & (\DP|Reg|regfile[2][7]~regout  $ (((\DP|Reg|regfile[2][6]~regout ) # (!\DP|ALU2|Decre|co5~0_combout )))))

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][7]~regout ),
	.datac(\DP|ALU2|Decre|co5~0_combout ),
	.datad(\DP|Reg|regfile[2][6]~regout ),
	.cin(gnd),
	.combout(\DP|ALU2|Decre|s [7]),
	.cout());
// synopsys translate_off
defparam \DP|ALU2|Decre|s[7] .lut_mask = 16'h2282;
defparam \DP|ALU2|Decre|s[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Mux2_1|muxout[7]~11 (
// Equation(s):
// \DP|Mux2_1|muxout[7]~11_combout  = (\CU|c_state.state1~regout  & (\DataIn~combout [7])) # (!\CU|c_state.state1~regout  & ((!\DP|ALU2|Decre|s [7])))

	.dataa(\DataIn~combout [7]),
	.datab(\CU|c_state.state1~regout ),
	.datac(vcc),
	.datad(\DP|ALU2|Decre|s [7]),
	.cin(gnd),
	.combout(\DP|Mux2_1|muxout[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Mux2_1|muxout[7]~11 .lut_mask = 16'h88BB;
defparam \DP|Mux2_1|muxout[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile[2][7] (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[7]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|WAB~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile[2][7]~regout ));

cycloneii_lcell_comb \DP|Reg|Mux23~0 (
// Equation(s):
// \DP|Reg|Mux23~0_combout  = (\CU|RAB [1] & \DP|Reg|regfile[2][8]~regout )

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][8]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|Reg|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|Mux23~0 .lut_mask = 16'h8888;
defparam \DP|Reg|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU2|Decre|co7~0 (
// Equation(s):
// \DP|ALU2|Decre|co7~0_combout  = (\CU|RAB [1] & ((\DP|Reg|regfile[2][6]~regout ) # ((\DP|Reg|regfile[2][7]~regout ) # (!\DP|ALU2|Decre|co5~0_combout ))))

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][6]~regout ),
	.datac(\DP|Reg|regfile[2][7]~regout ),
	.datad(\DP|ALU2|Decre|co5~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU2|Decre|co7~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU2|Decre|co7~0 .lut_mask = 16'hA8AA;
defparam \DP|ALU2|Decre|co7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Mux2_1|muxout[8]~12 (
// Equation(s):
// \DP|Mux2_1|muxout[8]~12_combout  = (\CU|c_state.state1~regout  & (\DataIn~combout [8])) # (!\CU|c_state.state1~regout  & ((\DP|Reg|Mux23~0_combout  $ (!\DP|ALU2|Decre|co7~0_combout ))))

	.dataa(\DataIn~combout [8]),
	.datab(\DP|Reg|Mux23~0_combout ),
	.datac(\DP|ALU2|Decre|co7~0_combout ),
	.datad(\CU|c_state.state1~regout ),
	.cin(gnd),
	.combout(\DP|Mux2_1|muxout[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Mux2_1|muxout[8]~12 .lut_mask = 16'hAAC3;
defparam \DP|Mux2_1|muxout[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile[2][8] (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[8]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|WAB~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile[2][8]~regout ));

cycloneii_lcell_comb \DP|ALU2|Decre|co8 (
// Equation(s):
// \DP|ALU2|Decre|co8~combout  = (\DP|Reg|regfile[2][6]~regout ) # ((\DP|Reg|regfile[2][7]~regout ) # ((\DP|Reg|regfile[2][8]~regout ) # (!\DP|ALU2|Decre|co5~0_combout )))

	.dataa(\DP|Reg|regfile[2][6]~regout ),
	.datab(\DP|Reg|regfile[2][7]~regout ),
	.datac(\DP|Reg|regfile[2][8]~regout ),
	.datad(\DP|ALU2|Decre|co5~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU2|Decre|co8~combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU2|Decre|co8 .lut_mask = 16'hFEFF;
defparam \DP|ALU2|Decre|co8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU2|Decre|s[10] (
// Equation(s):
// \DP|ALU2|Decre|s [10] = (\CU|RAB [1] & (\DP|Reg|regfile[2][10]~regout  $ (((\DP|ALU2|Decre|co8~combout ) # (\DP|Reg|regfile[2][9]~regout )))))

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][10]~regout ),
	.datac(\DP|ALU2|Decre|co8~combout ),
	.datad(\DP|Reg|regfile[2][9]~regout ),
	.cin(gnd),
	.combout(\DP|ALU2|Decre|s [10]),
	.cout());
// synopsys translate_off
defparam \DP|ALU2|Decre|s[10] .lut_mask = 16'h2228;
defparam \DP|ALU2|Decre|s[10] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Mux2_1|muxout[10]~14 (
// Equation(s):
// \DP|Mux2_1|muxout[10]~14_combout  = (\CU|c_state.state1~regout  & (\DataIn~combout [10])) # (!\CU|c_state.state1~regout  & ((!\DP|ALU2|Decre|s [10])))

	.dataa(\DataIn~combout [10]),
	.datab(\CU|c_state.state1~regout ),
	.datac(vcc),
	.datad(\DP|ALU2|Decre|s [10]),
	.cin(gnd),
	.combout(\DP|Mux2_1|muxout[10]~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Mux2_1|muxout[10]~14 .lut_mask = 16'h88BB;
defparam \DP|Mux2_1|muxout[10]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile[2][10] (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[10]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|WAB~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile[2][10]~regout ));

cycloneii_lcell_comb \DP|Reg|Mux20~0 (
// Equation(s):
// \DP|Reg|Mux20~0_combout  = (\CU|RAB [1] & \DP|Reg|regfile[2][11]~regout )

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][11]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|Reg|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|Mux20~0 .lut_mask = 16'h8888;
defparam \DP|Reg|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU2|Decre|co10~0 (
// Equation(s):
// \DP|ALU2|Decre|co10~0_combout  = (\CU|RAB [1] & ((\DP|ALU2|Decre|co8~combout ) # ((\DP|Reg|regfile[2][9]~regout ) # (\DP|Reg|regfile[2][10]~regout ))))

	.dataa(\CU|RAB [1]),
	.datab(\DP|ALU2|Decre|co8~combout ),
	.datac(\DP|Reg|regfile[2][9]~regout ),
	.datad(\DP|Reg|regfile[2][10]~regout ),
	.cin(gnd),
	.combout(\DP|ALU2|Decre|co10~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU2|Decre|co10~0 .lut_mask = 16'hAAA8;
defparam \DP|ALU2|Decre|co10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Mux2_1|muxout[11]~15 (
// Equation(s):
// \DP|Mux2_1|muxout[11]~15_combout  = (\CU|c_state.state1~regout  & (\DataIn~combout [11])) # (!\CU|c_state.state1~regout  & ((\DP|Reg|Mux20~0_combout  $ (!\DP|ALU2|Decre|co10~0_combout ))))

	.dataa(\DataIn~combout [11]),
	.datab(\DP|Reg|Mux20~0_combout ),
	.datac(\DP|ALU2|Decre|co10~0_combout ),
	.datad(\CU|c_state.state1~regout ),
	.cin(gnd),
	.combout(\DP|Mux2_1|muxout[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Mux2_1|muxout[11]~15 .lut_mask = 16'hAAC3;
defparam \DP|Mux2_1|muxout[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile[2][11] (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[11]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|WAB~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile[2][11]~regout ));

cycloneii_lcell_comb \DP|ALU2|Decre|co12~0 (
// Equation(s):
// \DP|ALU2|Decre|co12~0_combout  = (!\DP|ALU2|Decre|co8~combout  & (!\DP|Reg|regfile[2][9]~regout  & (!\DP|Reg|regfile[2][10]~regout  & !\DP|Reg|regfile[2][11]~regout )))

	.dataa(\DP|ALU2|Decre|co8~combout ),
	.datab(\DP|Reg|regfile[2][9]~regout ),
	.datac(\DP|Reg|regfile[2][10]~regout ),
	.datad(\DP|Reg|regfile[2][11]~regout ),
	.cin(gnd),
	.combout(\DP|ALU2|Decre|co12~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU2|Decre|co12~0 .lut_mask = 16'h0001;
defparam \DP|ALU2|Decre|co12~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU2|Decre|s[12] (
// Equation(s):
// \DP|ALU2|Decre|s [12] = (\CU|RAB [1] & (\DP|Reg|regfile[2][12]~regout  $ (!\DP|ALU2|Decre|co12~0_combout )))

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][12]~regout ),
	.datac(\DP|ALU2|Decre|co12~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU2|Decre|s [12]),
	.cout());
// synopsys translate_off
defparam \DP|ALU2|Decre|s[12] .lut_mask = 16'h8282;
defparam \DP|ALU2|Decre|s[12] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Mux2_1|muxout[12]~16 (
// Equation(s):
// \DP|Mux2_1|muxout[12]~16_combout  = (\CU|c_state.state1~regout  & (\DataIn~combout [12])) # (!\CU|c_state.state1~regout  & ((!\DP|ALU2|Decre|s [12])))

	.dataa(\DataIn~combout [12]),
	.datab(\CU|c_state.state1~regout ),
	.datac(vcc),
	.datad(\DP|ALU2|Decre|s [12]),
	.cin(gnd),
	.combout(\DP|Mux2_1|muxout[12]~16_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Mux2_1|muxout[12]~16 .lut_mask = 16'h88BB;
defparam \DP|Mux2_1|muxout[12]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile[2][12] (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[12]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|WAB~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile[2][12]~regout ));

cycloneii_lcell_comb \DP|ALU2|Decre|s[13] (
// Equation(s):
// \DP|ALU2|Decre|s [13] = (\CU|RAB [1] & (\DP|Reg|regfile[2][13]~regout  $ (((\DP|Reg|regfile[2][12]~regout ) # (!\DP|ALU2|Decre|co12~0_combout )))))

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][13]~regout ),
	.datac(\DP|ALU2|Decre|co12~0_combout ),
	.datad(\DP|Reg|regfile[2][12]~regout ),
	.cin(gnd),
	.combout(\DP|ALU2|Decre|s [13]),
	.cout());
// synopsys translate_off
defparam \DP|ALU2|Decre|s[13] .lut_mask = 16'h2282;
defparam \DP|ALU2|Decre|s[13] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Mux2_1|muxout[13]~17 (
// Equation(s):
// \DP|Mux2_1|muxout[13]~17_combout  = (\CU|c_state.state1~regout  & (\DataIn~combout [13])) # (!\CU|c_state.state1~regout  & ((!\DP|ALU2|Decre|s [13])))

	.dataa(\DataIn~combout [13]),
	.datab(\CU|c_state.state1~regout ),
	.datac(vcc),
	.datad(\DP|ALU2|Decre|s [13]),
	.cin(gnd),
	.combout(\DP|Mux2_1|muxout[13]~17_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Mux2_1|muxout[13]~17 .lut_mask = 16'h88BB;
defparam \DP|Mux2_1|muxout[13]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile[2][13] (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[13]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|WAB~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile[2][13]~regout ));

cycloneii_lcell_comb \DP|Reg|Mux17~0 (
// Equation(s):
// \DP|Reg|Mux17~0_combout  = (\CU|RAB [1] & \DP|Reg|regfile[2][14]~regout )

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][14]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|Reg|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|Mux17~0 .lut_mask = 16'h8888;
defparam \DP|Reg|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU2|Decre|co13~0 (
// Equation(s):
// \DP|ALU2|Decre|co13~0_combout  = (\CU|RAB [1] & ((\DP|Reg|regfile[2][12]~regout ) # ((\DP|Reg|regfile[2][13]~regout ) # (!\DP|ALU2|Decre|co12~0_combout ))))

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][12]~regout ),
	.datac(\DP|Reg|regfile[2][13]~regout ),
	.datad(\DP|ALU2|Decre|co12~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU2|Decre|co13~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU2|Decre|co13~0 .lut_mask = 16'hA8AA;
defparam \DP|ALU2|Decre|co13~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Mux2_1|muxout[14]~18 (
// Equation(s):
// \DP|Mux2_1|muxout[14]~18_combout  = (\CU|c_state.state1~regout  & (\DataIn~combout [14])) # (!\CU|c_state.state1~regout  & ((\DP|Reg|Mux17~0_combout  $ (!\DP|ALU2|Decre|co13~0_combout ))))

	.dataa(\DataIn~combout [14]),
	.datab(\DP|Reg|Mux17~0_combout ),
	.datac(\DP|ALU2|Decre|co13~0_combout ),
	.datad(\CU|c_state.state1~regout ),
	.cin(gnd),
	.combout(\DP|Mux2_1|muxout[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Mux2_1|muxout[14]~18 .lut_mask = 16'hAAC3;
defparam \DP|Mux2_1|muxout[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile[2][14] (
	.clk(\CLK~combout ),
	.datain(\DP|Mux2_1|muxout[14]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|WAB~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile[2][14]~regout ));

cycloneii_lcell_comb \DP|ALU2|Decre|co14~0 (
// Equation(s):
// \DP|ALU2|Decre|co14~0_combout  = (\DP|Reg|regfile[2][12]~regout ) # ((\DP|Reg|regfile[2][13]~regout ) # ((\DP|Reg|regfile[2][14]~regout ) # (!\DP|ALU2|Decre|co12~0_combout )))

	.dataa(\DP|Reg|regfile[2][12]~regout ),
	.datab(\DP|Reg|regfile[2][13]~regout ),
	.datac(\DP|Reg|regfile[2][14]~regout ),
	.datad(\DP|ALU2|Decre|co12~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU2|Decre|co14~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU2|Decre|co14~0 .lut_mask = 16'hFEFF;
defparam \DP|ALU2|Decre|co14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU2|Decre|s[15] (
// Equation(s):
// \DP|ALU2|Decre|s [15] = (\CU|RAB [1] & (\DP|Reg|regfile[2][15]~regout  $ (\DP|ALU2|Decre|co14~0_combout )))

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][15]~regout ),
	.datac(\DP|ALU2|Decre|co14~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU2|Decre|s [15]),
	.cout());
// synopsys translate_off
defparam \DP|ALU2|Decre|s[15] .lut_mask = 16'h2828;
defparam \DP|ALU2|Decre|s[15] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CU|Equal1~30 (
// Equation(s):
// \CU|Equal1~30_combout  = (\CU|Equal1~7_combout  & (!\DP|Reg|regfile[2][0]~regout  & (!\DP|Reg|regfile[2][7]~regout  & \CU|RAB [1])))

	.dataa(\CU|Equal1~7_combout ),
	.datab(\DP|Reg|regfile[2][0]~regout ),
	.datac(\DP|Reg|regfile[2][7]~regout ),
	.datad(\CU|RAB [1]),
	.cin(gnd),
	.combout(\CU|Equal1~30_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Equal1~30 .lut_mask = 16'h0200;
defparam \CU|Equal1~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CU|Equal1~28 (
// Equation(s):
// \CU|Equal1~28_combout  = (\CU|RAB [1] & (\CU|Equal1~30_combout  & (\DP|Reg|regfile[2][9]~regout  $ (\DP|ALU2|Decre|co8~combout ))))

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][9]~regout ),
	.datac(\CU|Equal1~30_combout ),
	.datad(\DP|ALU2|Decre|co8~combout ),
	.cin(gnd),
	.combout(\CU|Equal1~28_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Equal1~28 .lut_mask = 16'h2080;
defparam \CU|Equal1~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CU|Equal1~29 (
// Equation(s):
// \CU|Equal1~29_combout  = (\DP|ALU2|Decre|s [10] & (\DP|ALU2|Decre|co10~0_combout  $ (((\CU|RAB [1] & \DP|Reg|regfile[2][11]~regout )))))

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][11]~regout ),
	.datac(\DP|ALU2|Decre|s [10]),
	.datad(\DP|ALU2|Decre|co10~0_combout ),
	.cin(gnd),
	.combout(\CU|Equal1~29_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Equal1~29 .lut_mask = 16'h7080;
defparam \CU|Equal1~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CU|Equal1~26 (
// Equation(s):
// \CU|Equal1~26_combout  = (\DP|ALU2|Decre|s [13] & (\CU|Equal1~29_combout  & (\DP|Reg|Mux17~0_combout  $ (\DP|ALU2|Decre|co13~0_combout ))))

	.dataa(\DP|ALU2|Decre|s [13]),
	.datab(\CU|Equal1~29_combout ),
	.datac(\DP|Reg|Mux17~0_combout ),
	.datad(\DP|ALU2|Decre|co13~0_combout ),
	.cin(gnd),
	.combout(\CU|Equal1~26_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Equal1~26 .lut_mask = 16'h0880;
defparam \CU|Equal1~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CU|Equal1~27 (
// Equation(s):
// \CU|Equal1~27_combout  = (\DP|ALU2|Decre|s [12] & (\DP|ALU2|Decre|s [15] & (\CU|Equal1~28_combout  & \CU|Equal1~26_combout )))

	.dataa(\DP|ALU2|Decre|s [12]),
	.datab(\DP|ALU2|Decre|s [15]),
	.datac(\CU|Equal1~28_combout ),
	.datad(\CU|Equal1~26_combout ),
	.cin(gnd),
	.combout(\CU|Equal1~27_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Equal1~27 .lut_mask = 16'h8000;
defparam \CU|Equal1~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CU|Selector1~0 (
// Equation(s):
// \CU|Selector1~0_combout  = (\CU|c_state.state1~regout  & (((\CU|c_state.state2~regout  & !\CU|Equal1~27_combout )) # (!\CU|Equal0~4_combout ))) # (!\CU|c_state.state1~regout  & (\CU|c_state.state2~regout  & ((!\CU|Equal1~27_combout ))))

	.dataa(\CU|c_state.state1~regout ),
	.datab(\CU|c_state.state2~regout ),
	.datac(\CU|Equal0~4_combout ),
	.datad(\CU|Equal1~27_combout ),
	.cin(gnd),
	.combout(\CU|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector1~0 .lut_mask = 16'h0ACE;
defparam \CU|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \CU|c_state.state2 (
	.clk(\CLK~combout ),
	.datain(\CU|Selector1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|c_state.state2~regout ));

cycloneii_lcell_comb \CU|Selector2~0 (
// Equation(s):
// \CU|Selector2~0_combout  = (\CU|c_state.state1~regout  & ((\CU|Equal0~4_combout ) # ((\CU|c_state.state2~regout  & \CU|Equal1~27_combout )))) # (!\CU|c_state.state1~regout  & (\CU|c_state.state2~regout  & (\CU|Equal1~27_combout )))

	.dataa(\CU|c_state.state1~regout ),
	.datab(\CU|c_state.state2~regout ),
	.datac(\CU|Equal1~27_combout ),
	.datad(\CU|Equal0~4_combout ),
	.cin(gnd),
	.combout(\CU|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector2~0 .lut_mask = 16'hEAC0;
defparam \CU|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \CU|c_state.state3 (
	.clk(\CLK~combout ),
	.datain(\CU|Selector2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|c_state.state3~regout ));

cycloneii_lcell_comb \CU|RAB~0 (
// Equation(s):
// \CU|RAB~0_combout  = (\CU|c_state.state1~regout ) # (!\CU|c_state.state0~regout )

	.dataa(\CU|c_state.state1~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\CU|c_state.state0~regout ),
	.cin(gnd),
	.combout(\CU|RAB~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|RAB~0 .lut_mask = 16'hAAFF;
defparam \CU|RAB~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CU|RAB[1] (
// Equation(s):
// \CU|RAB [1] = (\CU|RAB~0_combout  & ((\CU|RAB [1]))) # (!\CU|RAB~0_combout  & (!\CU|c_state.state3~regout ))

	.dataa(vcc),
	.datab(\CU|c_state.state3~regout ),
	.datac(\CU|RAB [1]),
	.datad(\CU|RAB~0_combout ),
	.cin(gnd),
	.combout(\CU|RAB [1]),
	.cout());
// synopsys translate_off
defparam \CU|RAB[1] .lut_mask = 16'hF033;
defparam \CU|RAB[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Reg|Mux31~0 (
// Equation(s):
// \DP|Reg|Mux31~0_combout  = (\CU|RAB [1] & \DP|Reg|regfile[2][0]~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CU|RAB [1]),
	.datad(\DP|Reg|regfile[2][0]~regout ),
	.cin(gnd),
	.combout(\DP|Reg|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|Mux31~0 .lut_mask = 16'hF000;
defparam \DP|Reg|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CU|S_ALU1[0] (
// Equation(s):
// \CU|S_ALU1 [0] = (\CU|c_state.state0~regout  & (!\CU|c_state.state2~regout )) # (!\CU|c_state.state0~regout  & ((\CU|S_ALU1 [0])))

	.dataa(vcc),
	.datab(\CU|c_state.state2~regout ),
	.datac(\CU|S_ALU1 [0]),
	.datad(\CU|c_state.state0~regout ),
	.cin(gnd),
	.combout(\CU|S_ALU1 [0]),
	.cout());
// synopsys translate_off
defparam \CU|S_ALU1[0] .lut_mask = 16'h33F0;
defparam \CU|S_ALU1[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux15~2 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux15~2_combout  = \DP|Reg|Mux15~0_combout  $ (((\CU|S_ALU1 [1] & ((\DP|Reg|Mux31~0_combout ) # (\CU|S_ALU1 [0]))) # (!\CU|S_ALU1 [1] & (\DP|Reg|Mux31~0_combout  & \CU|S_ALU1 [0]))))

	.dataa(\CU|S_ALU1 [1]),
	.datab(\DP|Reg|Mux15~0_combout ),
	.datac(\DP|Reg|Mux31~0_combout ),
	.datad(\CU|S_ALU1 [0]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux15~2 .lut_mask = 16'h366C;
defparam \DP|ALU1|mux16_1|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CU|S_ALU1[3] (
// Equation(s):
// \CU|S_ALU1 [3] = (\CU|c_state.state0~regout  & (\CU|c_state.state2~regout )) # (!\CU|c_state.state0~regout  & ((\CU|S_ALU1 [3])))

	.dataa(vcc),
	.datab(\CU|c_state.state2~regout ),
	.datac(\CU|S_ALU1 [3]),
	.datad(\CU|c_state.state0~regout ),
	.cin(gnd),
	.combout(\CU|S_ALU1 [3]),
	.cout());
// synopsys translate_off
defparam \CU|S_ALU1[3] .lut_mask = 16'hCCF0;
defparam \CU|S_ALU1[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux15~3 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux15~3_combout  = (\CU|S_ALU1 [3] & (\DP|ALU1|mux16_1|Mux15~4_combout )) # (!\CU|S_ALU1 [3] & ((\DP|ALU1|mux16_1|Mux15~2_combout )))

	.dataa(\DP|ALU1|mux16_1|Mux15~4_combout ),
	.datab(\DP|ALU1|mux16_1|Mux15~2_combout ),
	.datac(vcc),
	.datad(\CU|S_ALU1 [3]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux15~3 .lut_mask = 16'hAACC;
defparam \DP|ALU1|mux16_1|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg1|data_out[0] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux15~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state3~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg1|data_out [0]));

cycloneii_lcell_ff \DP|Reg|regfile[1][1] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux14~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state0~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile[1][1]~regout ));

cycloneii_lcell_comb \CU|S_ALU1[1] (
// Equation(s):
// \CU|S_ALU1 [1] = (\CU|c_state.state0~regout  & (!\CU|c_state.state3~regout )) # (!\CU|c_state.state0~regout  & ((\CU|S_ALU1 [1])))

	.dataa(vcc),
	.datab(\CU|c_state.state3~regout ),
	.datac(\CU|S_ALU1 [1]),
	.datad(\CU|c_state.state0~regout ),
	.cin(gnd),
	.combout(\CU|S_ALU1 [1]),
	.cout());
// synopsys translate_off
defparam \CU|S_ALU1[1] .lut_mask = 16'h33F0;
defparam \CU|S_ALU1[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux13~5 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux13~5_combout  = (\CU|S_ALU1 [3] & ((\CU|S_ALU1 [1]) # (\CU|S_ALU1 [0])))

	.dataa(\CU|S_ALU1 [3]),
	.datab(\CU|S_ALU1 [1]),
	.datac(\CU|S_ALU1 [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux13~5 .lut_mask = 16'hA8A8;
defparam \DP|ALU1|mux16_1|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Reg|Mux14~0 (
// Equation(s):
// \DP|Reg|Mux14~0_combout  = (\CU|RAA [0] & \DP|Reg|regfile[1][1]~regout )

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][1]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|Reg|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|Mux14~0 .lut_mask = 16'h8888;
defparam \DP|Reg|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux14~8 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux14~8_combout  = (\DP|Reg|Mux30~0_combout  & ((\DP|Reg|Mux14~0_combout  & (!\CU|S_ALU1 [0] & !\CU|S_ALU1 [1])) # (!\DP|Reg|Mux14~0_combout  & (\CU|S_ALU1 [0] $ (\CU|S_ALU1 [1]))))) # (!\DP|Reg|Mux30~0_combout  & (\DP|Reg|Mux14~0_combout 
//  & (\CU|S_ALU1 [0] $ (\CU|S_ALU1 [1]))))

	.dataa(\DP|Reg|Mux30~0_combout ),
	.datab(\DP|Reg|Mux14~0_combout ),
	.datac(\CU|S_ALU1 [0]),
	.datad(\CU|S_ALU1 [1]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux14~8 .lut_mask = 16'h0668;
defparam \DP|ALU1|mux16_1|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux14~9 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux14~9_combout  = \DP|ALU1|mux16_1|Mux14~8_combout  $ (((\DP|ALU1|mux16_1|Mux14~12_combout  & \CU|S_ALU1 [0])))

	.dataa(\DP|ALU1|mux16_1|Mux14~12_combout ),
	.datab(\CU|S_ALU1 [0]),
	.datac(\DP|ALU1|mux16_1|Mux14~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux14~9 .lut_mask = 16'h7878;
defparam \DP|ALU1|mux16_1|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux13~6 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux13~6_combout  = (\CU|S_ALU1 [1]) # (!\CU|S_ALU1 [3])

	.dataa(\CU|S_ALU1 [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\CU|S_ALU1 [3]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux13~6 .lut_mask = 16'hAAFF;
defparam \DP|ALU1|mux16_1|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux14~10 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux14~10_combout  = (\DP|ALU1|mux16_1|Mux13~5_combout  & (((\DP|ALU1|mux16_1|Mux13~6_combout )))) # (!\DP|ALU1|mux16_1|Mux13~5_combout  & ((\DP|ALU1|mux16_1|Mux13~6_combout  & (\DP|ALU1|mux16_1|Mux14~9_combout )) # 
// (!\DP|ALU1|mux16_1|Mux13~6_combout  & ((\DP|Reg|Mux15~0_combout )))))

	.dataa(\DP|ALU1|mux16_1|Mux13~5_combout ),
	.datab(\DP|ALU1|mux16_1|Mux14~9_combout ),
	.datac(\DP|ALU1|mux16_1|Mux13~6_combout ),
	.datad(\DP|Reg|Mux15~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux14~10 .lut_mask = 16'hE5E0;
defparam \DP|ALU1|mux16_1|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux12~3 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux12~3_combout  = (\DP|Reg|Mux28~0_combout  & ((\DP|Reg|Mux12~0_combout  & (!\CU|S_ALU1 [0] & !\CU|S_ALU1 [1])) # (!\DP|Reg|Mux12~0_combout  & (\CU|S_ALU1 [0] $ (\CU|S_ALU1 [1]))))) # (!\DP|Reg|Mux28~0_combout  & (\DP|Reg|Mux12~0_combout 
//  & (\CU|S_ALU1 [0] $ (\CU|S_ALU1 [1]))))

	.dataa(\DP|Reg|Mux28~0_combout ),
	.datab(\DP|Reg|Mux12~0_combout ),
	.datac(\CU|S_ALU1 [0]),
	.datad(\CU|S_ALU1 [1]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux12~3 .lut_mask = 16'h0668;
defparam \DP|ALU1|mux16_1|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux12~4 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux12~4_combout  = \DP|ALU1|mux16_1|Mux12~3_combout  $ (((\DP|ALU1|mux16_1|Mux12~2_combout  & \CU|S_ALU1 [0])))

	.dataa(\DP|ALU1|mux16_1|Mux12~2_combout ),
	.datab(\CU|S_ALU1 [0]),
	.datac(\DP|ALU1|mux16_1|Mux12~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux12~4 .lut_mask = 16'h7878;
defparam \DP|ALU1|mux16_1|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux12~5 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux12~5_combout  = (\DP|ALU1|mux16_1|Mux13~5_combout  & (((\DP|ALU1|mux16_1|Mux13~6_combout )))) # (!\DP|ALU1|mux16_1|Mux13~5_combout  & ((\DP|ALU1|mux16_1|Mux13~6_combout  & (\DP|ALU1|mux16_1|Mux12~4_combout )) # 
// (!\DP|ALU1|mux16_1|Mux13~6_combout  & ((\DP|Reg|Mux13~0_combout )))))

	.dataa(\DP|ALU1|mux16_1|Mux13~5_combout ),
	.datab(\DP|ALU1|mux16_1|Mux12~4_combout ),
	.datac(\DP|ALU1|mux16_1|Mux13~6_combout ),
	.datad(\DP|Reg|Mux13~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux12~5 .lut_mask = 16'hE5E0;
defparam \DP|ALU1|mux16_1|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Incre|co3~0 (
// Equation(s):
// \DP|ALU1|Incre|co3~0_combout  = (\DP|Reg|regfile[1][0]~regout  & (\DP|Reg|Mux14~0_combout  & (\DP|Reg|regfile[1][2]~regout  & \DP|Reg|regfile[1][3]~regout )))

	.dataa(\DP|Reg|regfile[1][0]~regout ),
	.datab(\DP|Reg|Mux14~0_combout ),
	.datac(\DP|Reg|regfile[1][2]~regout ),
	.datad(\DP|Reg|regfile[1][3]~regout ),
	.cin(gnd),
	.combout(\DP|ALU1|Incre|co3~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Incre|co3~0 .lut_mask = 16'h8000;
defparam \DP|ALU1|Incre|co3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Incre|s[5] (
// Equation(s):
// \DP|ALU1|Incre|s [5] = (\CU|RAA [0] & (\DP|Reg|regfile[1][5]~regout  $ (((\DP|Reg|regfile[1][4]~regout  & \DP|ALU1|Incre|co3~0_combout ))))) # (!\CU|RAA [0] & (((\DP|Reg|regfile[1][4]~regout  & \DP|ALU1|Incre|co3~0_combout ))))

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][5]~regout ),
	.datac(\DP|Reg|regfile[1][4]~regout ),
	.datad(\DP|ALU1|Incre|co3~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Incre|s [5]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Incre|s[5] .lut_mask = 16'h7888;
defparam \DP|ALU1|Incre|s[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux10~2 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux10~2_combout  = (\DP|Reg|Mux26~0_combout  & (\CU|S_ALU1 [1] $ (((\DP|Reg|Mux10~0_combout  & !\CU|S_ALU1 [0]))))) # (!\DP|Reg|Mux26~0_combout  & (\CU|S_ALU1 [1] & ((\DP|Reg|Mux10~0_combout ) # (\CU|S_ALU1 [0]))))

	.dataa(\DP|Reg|Mux26~0_combout ),
	.datab(\DP|Reg|Mux10~0_combout ),
	.datac(\CU|S_ALU1 [1]),
	.datad(\CU|S_ALU1 [0]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux10~2 .lut_mask = 16'hF068;
defparam \DP|ALU1|mux16_1|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux10~3 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux10~3_combout  = (\CU|S_ALU1 [0] & ((\DP|ALU1|mux16_1|Mux10~2_combout  & ((\DP|ALU1|Incre|s [5]))) # (!\DP|ALU1|mux16_1|Mux10~2_combout  & (\DP|ALU1|Add|s [5])))) # (!\CU|S_ALU1 [0] & (((\DP|ALU1|mux16_1|Mux10~2_combout ))))

	.dataa(\DP|ALU1|Add|s [5]),
	.datab(\DP|ALU1|Incre|s [5]),
	.datac(\CU|S_ALU1 [0]),
	.datad(\DP|ALU1|mux16_1|Mux10~2_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux10~3 .lut_mask = 16'hCFA0;
defparam \DP|ALU1|mux16_1|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux10~4 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux10~4_combout  = (\DP|ALU1|mux16_1|Mux13~5_combout  & (((\DP|ALU1|mux16_1|Mux13~6_combout )))) # (!\DP|ALU1|mux16_1|Mux13~5_combout  & ((\DP|ALU1|mux16_1|Mux13~6_combout  & (\DP|ALU1|mux16_1|Mux10~3_combout )) # 
// (!\DP|ALU1|mux16_1|Mux13~6_combout  & ((\DP|Reg|Mux11~0_combout )))))

	.dataa(\DP|ALU1|mux16_1|Mux13~5_combout ),
	.datab(\DP|ALU1|mux16_1|Mux10~3_combout ),
	.datac(\DP|ALU1|mux16_1|Mux13~6_combout ),
	.datad(\DP|Reg|Mux11~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux10~4 .lut_mask = 16'hE5E0;
defparam \DP|ALU1|mux16_1|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Reg|Mux24~0 (
// Equation(s):
// \DP|Reg|Mux24~0_combout  = (\CU|RAB [1] & \DP|Reg|regfile[2][7]~regout )

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][7]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|Reg|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|Mux24~0 .lut_mask = 16'h8888;
defparam \DP|Reg|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux8~9 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux8~9_combout  = (!\CU|S_ALU1 [0] & ((\CU|S_ALU1 [1] & (\DP|Reg|Mux8~0_combout  $ (\DP|Reg|Mux24~0_combout ))) # (!\CU|S_ALU1 [1] & (\DP|Reg|Mux8~0_combout  & \DP|Reg|Mux24~0_combout ))))

	.dataa(\CU|S_ALU1 [1]),
	.datab(\CU|S_ALU1 [0]),
	.datac(\DP|Reg|Mux8~0_combout ),
	.datad(\DP|Reg|Mux24~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux8~9 .lut_mask = 16'h1220;
defparam \DP|ALU1|mux16_1|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CU|RAA~0 (
// Equation(s):
// \CU|RAA~0_combout  = (\CU|c_state.state3~regout ) # (\CU|c_state.state2~regout )

	.dataa(\CU|c_state.state3~regout ),
	.datab(\CU|c_state.state2~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\CU|RAA~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|RAA~0 .lut_mask = 16'hEEEE;
defparam \CU|RAA~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \CU|RAA[0] (
// Equation(s):
// \CU|RAA [0] = (\CU|c_state.state0~regout  & (\CU|RAA~0_combout )) # (!\CU|c_state.state0~regout  & ((\CU|RAA [0])))

	.dataa(vcc),
	.datab(\CU|RAA~0_combout ),
	.datac(\CU|RAA [0]),
	.datad(\CU|c_state.state0~regout ),
	.cin(gnd),
	.combout(\CU|RAA [0]),
	.cout());
// synopsys translate_off
defparam \CU|RAA[0] .lut_mask = 16'hCCF0;
defparam \CU|RAA[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Or[7] (
// Equation(s):
// \DP|ALU1|Or [7] = (\CU|RAB [1] & ((\DP|Reg|regfile[2][7]~regout ) # ((\CU|RAA [0] & \DP|Reg|regfile[1][7]~regout )))) # (!\CU|RAB [1] & (\CU|RAA [0] & (\DP|Reg|regfile[1][7]~regout )))

	.dataa(\CU|RAB [1]),
	.datab(\CU|RAA [0]),
	.datac(\DP|Reg|regfile[1][7]~regout ),
	.datad(\DP|Reg|regfile[2][7]~regout ),
	.cin(gnd),
	.combout(\DP|ALU1|Or [7]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Or[7] .lut_mask = 16'hEAC0;
defparam \DP|ALU1|Or[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux8~10 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux8~10_combout  = (\CU|S_ALU1 [0] & ((\DP|ALU1|mux16_1|Mux8~9_combout  & ((\DP|ALU1|Or [7]))) # (!\DP|ALU1|mux16_1|Mux8~9_combout  & (\DP|ALU1|mux16_1|Mux8~14_combout )))) # (!\CU|S_ALU1 [0] & (((\DP|ALU1|mux16_1|Mux8~9_combout ))))

	.dataa(\DP|ALU1|mux16_1|Mux8~14_combout ),
	.datab(\CU|S_ALU1 [0]),
	.datac(\DP|ALU1|mux16_1|Mux8~9_combout ),
	.datad(\DP|ALU1|Or [7]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux8~10 .lut_mask = 16'hF838;
defparam \DP|ALU1|mux16_1|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux8~11 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux8~11_combout  = (\DP|ALU1|mux16_1|Mux13~5_combout  & (((\DP|ALU1|mux16_1|Mux13~6_combout )))) # (!\DP|ALU1|mux16_1|Mux13~5_combout  & ((\DP|ALU1|mux16_1|Mux13~6_combout  & (\DP|ALU1|mux16_1|Mux8~10_combout )) # 
// (!\DP|ALU1|mux16_1|Mux13~6_combout  & ((\DP|Reg|Mux9~0_combout )))))

	.dataa(\DP|ALU1|mux16_1|Mux13~5_combout ),
	.datab(\DP|ALU1|mux16_1|Mux8~10_combout ),
	.datac(\DP|ALU1|mux16_1|Mux13~6_combout ),
	.datad(\DP|Reg|Mux9~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux8~11 .lut_mask = 16'hE5E0;
defparam \DP|ALU1|mux16_1|Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Incre|co6~0 (
// Equation(s):
// \DP|ALU1|Incre|co6~0_combout  = (\DP|Reg|regfile[1][4]~regout  & (\DP|ALU1|Incre|co3~0_combout  & (\DP|Reg|regfile[1][5]~regout  & \DP|Reg|regfile[1][6]~regout )))

	.dataa(\DP|Reg|regfile[1][4]~regout ),
	.datab(\DP|ALU1|Incre|co3~0_combout ),
	.datac(\DP|Reg|regfile[1][5]~regout ),
	.datad(\DP|Reg|regfile[1][6]~regout ),
	.cin(gnd),
	.combout(\DP|ALU1|Incre|co6~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Incre|co6~0 .lut_mask = 16'h8000;
defparam \DP|ALU1|Incre|co6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Incre|s[9] (
// Equation(s):
// \DP|ALU1|Incre|s [9] = \DP|Reg|Mux6~0_combout  $ (((\DP|Reg|regfile[1][7]~regout  & (\DP|Reg|regfile[1][8]~regout  & \DP|ALU1|Incre|co6~0_combout ))))

	.dataa(\DP|Reg|Mux6~0_combout ),
	.datab(\DP|Reg|regfile[1][7]~regout ),
	.datac(\DP|Reg|regfile[1][8]~regout ),
	.datad(\DP|ALU1|Incre|co6~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|Incre|s [9]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Incre|s[9] .lut_mask = 16'h6AAA;
defparam \DP|ALU1|Incre|s[9] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux6~2 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux6~2_combout  = (\DP|Reg|Mux22~0_combout  & (\CU|S_ALU1 [1] $ (((\DP|Reg|Mux6~0_combout  & !\CU|S_ALU1 [0]))))) # (!\DP|Reg|Mux22~0_combout  & (\CU|S_ALU1 [1] & ((\DP|Reg|Mux6~0_combout ) # (\CU|S_ALU1 [0]))))

	.dataa(\DP|Reg|Mux22~0_combout ),
	.datab(\DP|Reg|Mux6~0_combout ),
	.datac(\CU|S_ALU1 [1]),
	.datad(\CU|S_ALU1 [0]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux6~2 .lut_mask = 16'hF068;
defparam \DP|ALU1|mux16_1|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux6~3 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux6~3_combout  = (\CU|S_ALU1 [0] & ((\DP|ALU1|mux16_1|Mux6~2_combout  & ((\DP|ALU1|Incre|s [9]))) # (!\DP|ALU1|mux16_1|Mux6~2_combout  & (\DP|ALU1|Add|s [9])))) # (!\CU|S_ALU1 [0] & (((\DP|ALU1|mux16_1|Mux6~2_combout ))))

	.dataa(\DP|ALU1|Add|s [9]),
	.datab(\DP|ALU1|Incre|s [9]),
	.datac(\CU|S_ALU1 [0]),
	.datad(\DP|ALU1|mux16_1|Mux6~2_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux6~3 .lut_mask = 16'hCFA0;
defparam \DP|ALU1|mux16_1|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux6~4 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux6~4_combout  = (\DP|ALU1|mux16_1|Mux13~5_combout  & (((\DP|ALU1|mux16_1|Mux13~6_combout )))) # (!\DP|ALU1|mux16_1|Mux13~5_combout  & ((\DP|ALU1|mux16_1|Mux13~6_combout  & (\DP|ALU1|mux16_1|Mux6~3_combout )) # 
// (!\DP|ALU1|mux16_1|Mux13~6_combout  & ((\DP|Reg|Mux7~0_combout )))))

	.dataa(\DP|ALU1|mux16_1|Mux13~5_combout ),
	.datab(\DP|ALU1|mux16_1|Mux6~3_combout ),
	.datac(\DP|ALU1|mux16_1|Mux13~6_combout ),
	.datad(\DP|Reg|Mux7~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux6~4 .lut_mask = 16'hE5E0;
defparam \DP|ALU1|mux16_1|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux4~4 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux4~4_combout  = (!\CU|S_ALU1 [0] & ((\CU|S_ALU1 [1] & (\DP|Reg|Mux4~0_combout  $ (\DP|Reg|Mux20~0_combout ))) # (!\CU|S_ALU1 [1] & (\DP|Reg|Mux4~0_combout  & \DP|Reg|Mux20~0_combout ))))

	.dataa(\CU|S_ALU1 [1]),
	.datab(\CU|S_ALU1 [0]),
	.datac(\DP|Reg|Mux4~0_combout ),
	.datad(\DP|Reg|Mux20~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux4~4 .lut_mask = 16'h1220;
defparam \DP|ALU1|mux16_1|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Or[11] (
// Equation(s):
// \DP|ALU1|Or [11] = (\CU|RAB [1] & ((\DP|Reg|regfile[2][11]~regout ) # ((\CU|RAA [0] & \DP|Reg|regfile[1][11]~regout )))) # (!\CU|RAB [1] & (\CU|RAA [0] & (\DP|Reg|regfile[1][11]~regout )))

	.dataa(\CU|RAB [1]),
	.datab(\CU|RAA [0]),
	.datac(\DP|Reg|regfile[1][11]~regout ),
	.datad(\DP|Reg|regfile[2][11]~regout ),
	.cin(gnd),
	.combout(\DP|ALU1|Or [11]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Or[11] .lut_mask = 16'hEAC0;
defparam \DP|ALU1|Or[11] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux4~5 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux4~5_combout  = (\CU|S_ALU1 [0] & ((\DP|ALU1|mux16_1|Mux4~4_combout  & ((\DP|ALU1|Or [11]))) # (!\DP|ALU1|mux16_1|Mux4~4_combout  & (\DP|ALU1|mux16_1|Mux4~3_combout )))) # (!\CU|S_ALU1 [0] & (((\DP|ALU1|mux16_1|Mux4~4_combout ))))

	.dataa(\DP|ALU1|mux16_1|Mux4~3_combout ),
	.datab(\CU|S_ALU1 [0]),
	.datac(\DP|ALU1|mux16_1|Mux4~4_combout ),
	.datad(\DP|ALU1|Or [11]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux4~5 .lut_mask = 16'hF838;
defparam \DP|ALU1|mux16_1|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux4~6 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux4~6_combout  = (\DP|ALU1|mux16_1|Mux13~5_combout  & (((\DP|ALU1|mux16_1|Mux13~6_combout )))) # (!\DP|ALU1|mux16_1|Mux13~5_combout  & ((\DP|ALU1|mux16_1|Mux13~6_combout  & (\DP|ALU1|mux16_1|Mux4~5_combout )) # 
// (!\DP|ALU1|mux16_1|Mux13~6_combout  & ((\DP|Reg|Mux5~0_combout )))))

	.dataa(\DP|ALU1|mux16_1|Mux13~5_combout ),
	.datab(\DP|ALU1|mux16_1|Mux4~5_combout ),
	.datac(\DP|ALU1|mux16_1|Mux13~6_combout ),
	.datad(\DP|Reg|Mux5~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux4~6 .lut_mask = 16'hE5E0;
defparam \DP|ALU1|mux16_1|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Reg|Mux18~0 (
// Equation(s):
// \DP|Reg|Mux18~0_combout  = (\CU|RAB [1] & \DP|Reg|regfile[2][13]~regout )

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][13]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|Reg|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|Mux18~0 .lut_mask = 16'h8888;
defparam \DP|Reg|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux2~9 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux2~9_combout  = (!\CU|S_ALU1 [0] & ((\CU|S_ALU1 [1] & (\DP|Reg|Mux2~0_combout  $ (\DP|Reg|Mux18~0_combout ))) # (!\CU|S_ALU1 [1] & (\DP|Reg|Mux2~0_combout  & \DP|Reg|Mux18~0_combout ))))

	.dataa(\CU|S_ALU1 [1]),
	.datab(\CU|S_ALU1 [0]),
	.datac(\DP|Reg|Mux2~0_combout ),
	.datad(\DP|Reg|Mux18~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux2~9 .lut_mask = 16'h1220;
defparam \DP|ALU1|mux16_1|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|Or[13] (
// Equation(s):
// \DP|ALU1|Or [13] = (\CU|RAB [1] & ((\DP|Reg|regfile[2][13]~regout ) # ((\CU|RAA [0] & \DP|Reg|regfile[1][13]~regout )))) # (!\CU|RAB [1] & (\CU|RAA [0] & (\DP|Reg|regfile[1][13]~regout )))

	.dataa(\CU|RAB [1]),
	.datab(\CU|RAA [0]),
	.datac(\DP|Reg|regfile[1][13]~regout ),
	.datad(\DP|Reg|regfile[2][13]~regout ),
	.cin(gnd),
	.combout(\DP|ALU1|Or [13]),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|Or[13] .lut_mask = 16'hEAC0;
defparam \DP|ALU1|Or[13] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux2~10 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux2~10_combout  = (\CU|S_ALU1 [0] & ((\DP|ALU1|mux16_1|Mux2~9_combout  & ((\DP|ALU1|Or [13]))) # (!\DP|ALU1|mux16_1|Mux2~9_combout  & (\DP|ALU1|mux16_1|Mux2~8_combout )))) # (!\CU|S_ALU1 [0] & (((\DP|ALU1|mux16_1|Mux2~9_combout ))))

	.dataa(\DP|ALU1|mux16_1|Mux2~8_combout ),
	.datab(\CU|S_ALU1 [0]),
	.datac(\DP|ALU1|mux16_1|Mux2~9_combout ),
	.datad(\DP|ALU1|Or [13]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux2~10 .lut_mask = 16'hF838;
defparam \DP|ALU1|mux16_1|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux2~11 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux2~11_combout  = (\DP|ALU1|mux16_1|Mux13~5_combout  & (((\DP|ALU1|mux16_1|Mux13~6_combout )))) # (!\DP|ALU1|mux16_1|Mux13~5_combout  & ((\DP|ALU1|mux16_1|Mux13~6_combout  & (\DP|ALU1|mux16_1|Mux2~10_combout )) # 
// (!\DP|ALU1|mux16_1|Mux13~6_combout  & ((\DP|Reg|Mux3~0_combout )))))

	.dataa(\DP|ALU1|mux16_1|Mux13~5_combout ),
	.datab(\DP|ALU1|mux16_1|Mux2~10_combout ),
	.datac(\DP|ALU1|mux16_1|Mux13~6_combout ),
	.datad(\DP|Reg|Mux3~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux2~11 .lut_mask = 16'hE5E0;
defparam \DP|ALU1|mux16_1|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux0~2 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux0~2_combout  = (\CU|RAA [0] & (\CU|S_ALU1 [0] & \DP|Reg|regfile[1][15]~regout ))

	.dataa(\CU|RAA [0]),
	.datab(\CU|S_ALU1 [0]),
	.datac(\DP|Reg|regfile[1][15]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux0~2 .lut_mask = 16'h8080;
defparam \DP|ALU1|mux16_1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux0~3 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux0~3_combout  = (!\CU|S_ALU1 [0] & ((\CU|S_ALU1 [1] & (\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT15 )) # (!\CU|S_ALU1 [1] & ((\DP|Reg|Mux1~0_combout )))))

	.dataa(\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datab(\DP|Reg|Mux1~0_combout ),
	.datac(\CU|S_ALU1 [1]),
	.datad(\CU|S_ALU1 [0]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux0~3 .lut_mask = 16'h00AC;
defparam \DP|ALU1|mux16_1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux0~4 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux0~4_combout  = (\CU|S_ALU1 [3] & (((\DP|ALU1|mux16_1|Mux0~2_combout ) # (\DP|ALU1|mux16_1|Mux0~3_combout )))) # (!\CU|S_ALU1 [3] & (\DP|ALU1|mux16_1|Mux0~1_combout ))

	.dataa(\DP|ALU1|mux16_1|Mux0~1_combout ),
	.datab(\CU|S_ALU1 [3]),
	.datac(\DP|ALU1|mux16_1|Mux0~2_combout ),
	.datad(\DP|ALU1|mux16_1|Mux0~3_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux0~4 .lut_mask = 16'hEEE2;
defparam \DP|ALU1|mux16_1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile[1][15] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state0~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile[1][15]~regout ));

cycloneii_lcell_comb \DP|Reg|Mux0~0 (
// Equation(s):
// \DP|Reg|Mux0~0_combout  = (\CU|RAA [0] & \DP|Reg|regfile[1][15]~regout )

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][15]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|Reg|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|Mux0~0 .lut_mask = 16'h8888;
defparam \DP|Reg|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux1~4 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux1~4_combout  = (\DP|ALU1|mux16_1|Mux13~6_combout  & (((\DP|ALU1|mux16_1|Mux13~5_combout )))) # (!\DP|ALU1|mux16_1|Mux13~6_combout  & ((\DP|ALU1|mux16_1|Mux13~5_combout  & (\DP|Reg|Mux0~0_combout )) # (!\DP|ALU1|mux16_1|Mux13~5_combout  
// & ((\DP|Reg|Mux2~0_combout )))))

	.dataa(\DP|ALU1|mux16_1|Mux13~6_combout ),
	.datab(\DP|Reg|Mux0~0_combout ),
	.datac(\DP|ALU1|mux16_1|Mux13~5_combout ),
	.datad(\DP|Reg|Mux2~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux1~4 .lut_mask = 16'hE5E0;
defparam \DP|ALU1|mux16_1|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Reg|Mux29~0 (
// Equation(s):
// \DP|Reg|Mux29~0_combout  = (\CU|RAB [1] & \DP|Reg|regfile[2][2]~regout )

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][2]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|Reg|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|Mux29~0 .lut_mask = 16'h8888;
defparam \DP|Reg|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Reg|Mux27~0 (
// Equation(s):
// \DP|Reg|Mux27~0_combout  = (\CU|RAB [1] & \DP|Reg|regfile[2][4]~regout )

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][4]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|Reg|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|Mux27~0 .lut_mask = 16'h8888;
defparam \DP|Reg|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Reg|Mux26~0 (
// Equation(s):
// \DP|Reg|Mux26~0_combout  = (\CU|RAB [1] & \DP|Reg|regfile[2][5]~regout )

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][5]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|Reg|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|Mux26~0 .lut_mask = 16'h8888;
defparam \DP|Reg|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Reg|Mux25~0 (
// Equation(s):
// \DP|Reg|Mux25~0_combout  = (\CU|RAB [1] & \DP|Reg|regfile[2][6]~regout )

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][6]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|Reg|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|Mux25~0 .lut_mask = 16'h8888;
defparam \DP|Reg|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Reg|Mux22~0 (
// Equation(s):
// \DP|Reg|Mux22~0_combout  = (\CU|RAB [1] & \DP|Reg|regfile[2][9]~regout )

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][9]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|Reg|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|Mux22~0 .lut_mask = 16'h8888;
defparam \DP|Reg|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Reg|Mux21~0 (
// Equation(s):
// \DP|Reg|Mux21~0_combout  = (\CU|RAB [1] & \DP|Reg|regfile[2][10]~regout )

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][10]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|Reg|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|Mux21~0 .lut_mask = 16'h8888;
defparam \DP|Reg|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Reg|Mux19~0 (
// Equation(s):
// \DP|Reg|Mux19~0_combout  = (\CU|RAB [1] & \DP|Reg|regfile[2][12]~regout )

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][12]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|Reg|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|Mux19~0 .lut_mask = 16'h8888;
defparam \DP|Reg|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|Reg|Mux16~0 (
// Equation(s):
// \DP|Reg|Mux16~0_combout  = (\CU|RAB [1] & \DP|Reg|regfile[2][15]~regout )

	.dataa(\CU|RAB [1]),
	.datab(\DP|Reg|regfile[2][15]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|Reg|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|Mux16~0 .lut_mask = 16'h8888;
defparam \DP|Reg|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_mac_mult \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\DP|Reg|Mux0~0_combout ,\DP|Reg|Mux1~0_combout ,\DP|Reg|Mux2~0_combout ,\DP|Reg|Mux3~0_combout ,\DP|Reg|Mux4~0_combout ,\DP|Reg|Mux5~0_combout ,\DP|Reg|Mux6~0_combout ,\DP|Reg|Mux7~0_combout ,\DP|Reg|Mux8~0_combout ,\DP|Reg|Mux9~0_combout ,\DP|Reg|Mux10~0_combout ,
\DP|Reg|Mux11~0_combout ,\DP|Reg|Mux12~0_combout ,\DP|Reg|Mux13~0_combout ,\DP|Reg|Mux14~0_combout ,\DP|Reg|Mux15~0_combout }),
	.datab({\DP|Reg|Mux16~0_combout ,\DP|Reg|Mux17~0_combout ,\DP|Reg|Mux18~0_combout ,\DP|Reg|Mux19~0_combout ,\DP|Reg|Mux20~0_combout ,\DP|Reg|Mux21~0_combout ,\DP|Reg|Mux22~0_combout ,\DP|Reg|Mux23~0_combout ,\DP|Reg|Mux24~0_combout ,\DP|Reg|Mux25~0_combout ,
\DP|Reg|Mux26~0_combout ,\DP|Reg|Mux27~0_combout ,\DP|Reg|Mux28~0_combout ,\DP|Reg|Mux29~0_combout ,\DP|Reg|Mux30~0_combout ,\DP|Reg|Mux31~0_combout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\DP|ALU1|Mul|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1 .dataa_width = 16;
defparam \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1 .datab_width = 16;
defparam \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \DP|ALU1|Mul|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux1~5 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux1~5_combout  = (\DP|ALU1|mux16_1|Mux13~6_combout  & ((\DP|ALU1|mux16_1|Mux1~4_combout  & ((\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT14 ))) # (!\DP|ALU1|mux16_1|Mux1~4_combout  & (\DP|ALU1|mux16_1|Mux1~3_combout )))) # 
// (!\DP|ALU1|mux16_1|Mux13~6_combout  & (((\DP|ALU1|mux16_1|Mux1~4_combout ))))

	.dataa(\DP|ALU1|mux16_1|Mux1~3_combout ),
	.datab(\DP|ALU1|mux16_1|Mux13~6_combout ),
	.datac(\DP|ALU1|mux16_1|Mux1~4_combout ),
	.datad(\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux1~5 .lut_mask = 16'hF838;
defparam \DP|ALU1|mux16_1|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux13~7 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux13~7_combout  = (\CU|S_ALU1 [3] & (\CU|S_ALU1 [0])) # (!\CU|S_ALU1 [3] & (!\CU|S_ALU1 [0] & !\CU|S_ALU1 [1]))

	.dataa(\CU|S_ALU1 [3]),
	.datab(\CU|S_ALU1 [0]),
	.datac(vcc),
	.datad(\CU|S_ALU1 [1]),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux13~7 .lut_mask = 16'h8899;
defparam \DP|ALU1|mux16_1|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux1~6 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux1~6_combout  = (\DP|ALU1|mux16_1|Mux13~7_combout  & (\CU|RAA [0] & (\DP|Reg|regfile[1][14]~regout ))) # (!\DP|ALU1|mux16_1|Mux13~7_combout  & (((\DP|ALU1|mux16_1|Mux1~5_combout ))))

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][14]~regout ),
	.datac(\DP|ALU1|mux16_1|Mux1~5_combout ),
	.datad(\DP|ALU1|mux16_1|Mux13~7_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux1~6 .lut_mask = 16'h88F0;
defparam \DP|ALU1|mux16_1|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile[1][14] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux1~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state0~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile[1][14]~regout ));

cycloneii_lcell_comb \DP|Reg|Mux1~0 (
// Equation(s):
// \DP|Reg|Mux1~0_combout  = (\CU|RAA [0] & \DP|Reg|regfile[1][14]~regout )

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][14]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|Reg|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|Mux1~0 .lut_mask = 16'h8888;
defparam \DP|Reg|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux2~12 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux2~12_combout  = (\DP|ALU1|mux16_1|Mux13~5_combout  & ((\DP|ALU1|mux16_1|Mux2~11_combout  & ((\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT13 ))) # (!\DP|ALU1|mux16_1|Mux2~11_combout  & (\DP|Reg|Mux1~0_combout )))) # 
// (!\DP|ALU1|mux16_1|Mux13~5_combout  & (((\DP|ALU1|mux16_1|Mux2~11_combout ))))

	.dataa(\DP|Reg|Mux1~0_combout ),
	.datab(\DP|ALU1|mux16_1|Mux13~5_combout ),
	.datac(\DP|ALU1|mux16_1|Mux2~11_combout ),
	.datad(\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux2~12 .lut_mask = 16'hF838;
defparam \DP|ALU1|mux16_1|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux2~14 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux2~14_combout  = (\DP|ALU1|mux16_1|Mux13~7_combout  & (\CU|RAA [0] & (\DP|Reg|regfile[1][13]~regout ))) # (!\DP|ALU1|mux16_1|Mux13~7_combout  & (((\DP|ALU1|mux16_1|Mux2~12_combout ))))

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][13]~regout ),
	.datac(\DP|ALU1|mux16_1|Mux2~12_combout ),
	.datad(\DP|ALU1|mux16_1|Mux13~7_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux2~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux2~14 .lut_mask = 16'h88F0;
defparam \DP|ALU1|mux16_1|Mux2~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile[1][13] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux2~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state0~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile[1][13]~regout ));

cycloneii_lcell_comb \DP|Reg|Mux2~0 (
// Equation(s):
// \DP|Reg|Mux2~0_combout  = (\CU|RAA [0] & \DP|Reg|regfile[1][13]~regout )

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][13]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|Reg|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|Mux2~0 .lut_mask = 16'h8888;
defparam \DP|Reg|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux3~9 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux3~9_combout  = (\DP|ALU1|mux16_1|Mux13~6_combout  & (((\DP|ALU1|mux16_1|Mux13~5_combout )))) # (!\DP|ALU1|mux16_1|Mux13~6_combout  & ((\DP|ALU1|mux16_1|Mux13~5_combout  & (\DP|Reg|Mux2~0_combout )) # (!\DP|ALU1|mux16_1|Mux13~5_combout  
// & ((\DP|Reg|Mux4~0_combout )))))

	.dataa(\DP|ALU1|mux16_1|Mux13~6_combout ),
	.datab(\DP|Reg|Mux2~0_combout ),
	.datac(\DP|ALU1|mux16_1|Mux13~5_combout ),
	.datad(\DP|Reg|Mux4~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux3~9 .lut_mask = 16'hE5E0;
defparam \DP|ALU1|mux16_1|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux3~10 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux3~10_combout  = (\DP|ALU1|mux16_1|Mux13~6_combout  & ((\DP|ALU1|mux16_1|Mux3~9_combout  & ((\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT12 ))) # (!\DP|ALU1|mux16_1|Mux3~9_combout  & (\DP|ALU1|mux16_1|Mux3~8_combout )))) # 
// (!\DP|ALU1|mux16_1|Mux13~6_combout  & (((\DP|ALU1|mux16_1|Mux3~9_combout ))))

	.dataa(\DP|ALU1|mux16_1|Mux3~8_combout ),
	.datab(\DP|ALU1|mux16_1|Mux13~6_combout ),
	.datac(\DP|ALU1|mux16_1|Mux3~9_combout ),
	.datad(\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux3~10 .lut_mask = 16'hF838;
defparam \DP|ALU1|mux16_1|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux3~12 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux3~12_combout  = (\DP|ALU1|mux16_1|Mux13~7_combout  & (\CU|RAA [0] & (\DP|Reg|regfile[1][12]~regout ))) # (!\DP|ALU1|mux16_1|Mux13~7_combout  & (((\DP|ALU1|mux16_1|Mux3~10_combout ))))

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][12]~regout ),
	.datac(\DP|ALU1|mux16_1|Mux3~10_combout ),
	.datad(\DP|ALU1|mux16_1|Mux13~7_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux3~12 .lut_mask = 16'h88F0;
defparam \DP|ALU1|mux16_1|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile[1][12] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux3~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state0~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile[1][12]~regout ));

cycloneii_lcell_comb \DP|Reg|Mux3~0 (
// Equation(s):
// \DP|Reg|Mux3~0_combout  = (\CU|RAA [0] & \DP|Reg|regfile[1][12]~regout )

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][12]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|Reg|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|Mux3~0 .lut_mask = 16'h8888;
defparam \DP|Reg|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux4~7 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux4~7_combout  = (\DP|ALU1|mux16_1|Mux13~5_combout  & ((\DP|ALU1|mux16_1|Mux4~6_combout  & ((\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT11 ))) # (!\DP|ALU1|mux16_1|Mux4~6_combout  & (\DP|Reg|Mux3~0_combout )))) # 
// (!\DP|ALU1|mux16_1|Mux13~5_combout  & (((\DP|ALU1|mux16_1|Mux4~6_combout ))))

	.dataa(\DP|Reg|Mux3~0_combout ),
	.datab(\DP|ALU1|mux16_1|Mux13~5_combout ),
	.datac(\DP|ALU1|mux16_1|Mux4~6_combout ),
	.datad(\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux4~7 .lut_mask = 16'hF838;
defparam \DP|ALU1|mux16_1|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux4~8 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux4~8_combout  = (\DP|ALU1|mux16_1|Mux13~7_combout  & (\CU|RAA [0] & (\DP|Reg|regfile[1][11]~regout ))) # (!\DP|ALU1|mux16_1|Mux13~7_combout  & (((\DP|ALU1|mux16_1|Mux4~7_combout ))))

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][11]~regout ),
	.datac(\DP|ALU1|mux16_1|Mux4~7_combout ),
	.datad(\DP|ALU1|mux16_1|Mux13~7_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux4~8 .lut_mask = 16'h88F0;
defparam \DP|ALU1|mux16_1|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile[1][11] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux4~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state0~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile[1][11]~regout ));

cycloneii_lcell_comb \DP|Reg|Mux4~0 (
// Equation(s):
// \DP|Reg|Mux4~0_combout  = (\CU|RAA [0] & \DP|Reg|regfile[1][11]~regout )

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][11]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|Reg|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|Mux4~0 .lut_mask = 16'h8888;
defparam \DP|Reg|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux5~8 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux5~8_combout  = (\DP|ALU1|mux16_1|Mux13~6_combout  & (((\DP|ALU1|mux16_1|Mux13~5_combout )))) # (!\DP|ALU1|mux16_1|Mux13~6_combout  & ((\DP|ALU1|mux16_1|Mux13~5_combout  & (\DP|Reg|Mux4~0_combout )) # (!\DP|ALU1|mux16_1|Mux13~5_combout  
// & ((\DP|Reg|Mux6~0_combout )))))

	.dataa(\DP|ALU1|mux16_1|Mux13~6_combout ),
	.datab(\DP|Reg|Mux4~0_combout ),
	.datac(\DP|ALU1|mux16_1|Mux13~5_combout ),
	.datad(\DP|Reg|Mux6~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux5~8 .lut_mask = 16'hE5E0;
defparam \DP|ALU1|mux16_1|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux5~9 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux5~9_combout  = (\DP|ALU1|mux16_1|Mux13~6_combout  & ((\DP|ALU1|mux16_1|Mux5~8_combout  & ((\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT10 ))) # (!\DP|ALU1|mux16_1|Mux5~8_combout  & (\DP|ALU1|mux16_1|Mux5~7_combout )))) # 
// (!\DP|ALU1|mux16_1|Mux13~6_combout  & (((\DP|ALU1|mux16_1|Mux5~8_combout ))))

	.dataa(\DP|ALU1|mux16_1|Mux5~7_combout ),
	.datab(\DP|ALU1|mux16_1|Mux13~6_combout ),
	.datac(\DP|ALU1|mux16_1|Mux5~8_combout ),
	.datad(\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux5~9 .lut_mask = 16'hF838;
defparam \DP|ALU1|mux16_1|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux5~10 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux5~10_combout  = (\DP|ALU1|mux16_1|Mux13~7_combout  & (\CU|RAA [0] & (\DP|Reg|regfile[1][10]~regout ))) # (!\DP|ALU1|mux16_1|Mux13~7_combout  & (((\DP|ALU1|mux16_1|Mux5~9_combout ))))

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][10]~regout ),
	.datac(\DP|ALU1|mux16_1|Mux5~9_combout ),
	.datad(\DP|ALU1|mux16_1|Mux13~7_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux5~10 .lut_mask = 16'h88F0;
defparam \DP|ALU1|mux16_1|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile[1][10] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux5~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state0~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile[1][10]~regout ));

cycloneii_lcell_comb \DP|Reg|Mux5~0 (
// Equation(s):
// \DP|Reg|Mux5~0_combout  = (\CU|RAA [0] & \DP|Reg|regfile[1][10]~regout )

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][10]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|Reg|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|Mux5~0 .lut_mask = 16'h8888;
defparam \DP|Reg|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux6~5 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux6~5_combout  = (\DP|ALU1|mux16_1|Mux13~5_combout  & ((\DP|ALU1|mux16_1|Mux6~4_combout  & ((\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT9 ))) # (!\DP|ALU1|mux16_1|Mux6~4_combout  & (\DP|Reg|Mux5~0_combout )))) # 
// (!\DP|ALU1|mux16_1|Mux13~5_combout  & (((\DP|ALU1|mux16_1|Mux6~4_combout ))))

	.dataa(\DP|Reg|Mux5~0_combout ),
	.datab(\DP|ALU1|mux16_1|Mux13~5_combout ),
	.datac(\DP|ALU1|mux16_1|Mux6~4_combout ),
	.datad(\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux6~5 .lut_mask = 16'hF838;
defparam \DP|ALU1|mux16_1|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux6~6 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux6~6_combout  = (\DP|ALU1|mux16_1|Mux13~7_combout  & (\CU|RAA [0] & (\DP|Reg|regfile[1][9]~regout ))) # (!\DP|ALU1|mux16_1|Mux13~7_combout  & (((\DP|ALU1|mux16_1|Mux6~5_combout ))))

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][9]~regout ),
	.datac(\DP|ALU1|mux16_1|Mux6~5_combout ),
	.datad(\DP|ALU1|mux16_1|Mux13~7_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux6~6 .lut_mask = 16'h88F0;
defparam \DP|ALU1|mux16_1|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile[1][9] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux6~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state0~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile[1][9]~regout ));

cycloneii_lcell_comb \DP|Reg|Mux6~0 (
// Equation(s):
// \DP|Reg|Mux6~0_combout  = (\CU|RAA [0] & \DP|Reg|regfile[1][9]~regout )

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][9]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|Reg|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|Mux6~0 .lut_mask = 16'h8888;
defparam \DP|Reg|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux7~7 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux7~7_combout  = (\DP|ALU1|mux16_1|Mux13~6_combout  & (((\DP|ALU1|mux16_1|Mux13~5_combout )))) # (!\DP|ALU1|mux16_1|Mux13~6_combout  & ((\DP|ALU1|mux16_1|Mux13~5_combout  & (\DP|Reg|Mux6~0_combout )) # (!\DP|ALU1|mux16_1|Mux13~5_combout  
// & ((\DP|Reg|Mux8~0_combout )))))

	.dataa(\DP|ALU1|mux16_1|Mux13~6_combout ),
	.datab(\DP|Reg|Mux6~0_combout ),
	.datac(\DP|ALU1|mux16_1|Mux13~5_combout ),
	.datad(\DP|Reg|Mux8~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux7~7 .lut_mask = 16'hE5E0;
defparam \DP|ALU1|mux16_1|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux7~8 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux7~8_combout  = (\DP|ALU1|mux16_1|Mux13~6_combout  & ((\DP|ALU1|mux16_1|Mux7~7_combout  & ((\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT8 ))) # (!\DP|ALU1|mux16_1|Mux7~7_combout  & (\DP|ALU1|mux16_1|Mux7~6_combout )))) # 
// (!\DP|ALU1|mux16_1|Mux13~6_combout  & (((\DP|ALU1|mux16_1|Mux7~7_combout ))))

	.dataa(\DP|ALU1|mux16_1|Mux7~6_combout ),
	.datab(\DP|ALU1|mux16_1|Mux13~6_combout ),
	.datac(\DP|ALU1|mux16_1|Mux7~7_combout ),
	.datad(\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux7~8 .lut_mask = 16'hF838;
defparam \DP|ALU1|mux16_1|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux7~10 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux7~10_combout  = (\DP|ALU1|mux16_1|Mux13~7_combout  & (\CU|RAA [0] & (\DP|Reg|regfile[1][8]~regout ))) # (!\DP|ALU1|mux16_1|Mux13~7_combout  & (((\DP|ALU1|mux16_1|Mux7~8_combout ))))

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][8]~regout ),
	.datac(\DP|ALU1|mux16_1|Mux7~8_combout ),
	.datad(\DP|ALU1|mux16_1|Mux13~7_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux7~10 .lut_mask = 16'h88F0;
defparam \DP|ALU1|mux16_1|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile[1][8] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux7~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state0~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile[1][8]~regout ));

cycloneii_lcell_comb \DP|Reg|Mux7~0 (
// Equation(s):
// \DP|Reg|Mux7~0_combout  = (\CU|RAA [0] & \DP|Reg|regfile[1][8]~regout )

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][8]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|Reg|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|Mux7~0 .lut_mask = 16'h8888;
defparam \DP|Reg|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux8~12 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux8~12_combout  = (\DP|ALU1|mux16_1|Mux13~5_combout  & ((\DP|ALU1|mux16_1|Mux8~11_combout  & ((\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT7 ))) # (!\DP|ALU1|mux16_1|Mux8~11_combout  & (\DP|Reg|Mux7~0_combout )))) # 
// (!\DP|ALU1|mux16_1|Mux13~5_combout  & (((\DP|ALU1|mux16_1|Mux8~11_combout ))))

	.dataa(\DP|Reg|Mux7~0_combout ),
	.datab(\DP|ALU1|mux16_1|Mux13~5_combout ),
	.datac(\DP|ALU1|mux16_1|Mux8~11_combout ),
	.datad(\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux8~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux8~12 .lut_mask = 16'hF838;
defparam \DP|ALU1|mux16_1|Mux8~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux8~15 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux8~15_combout  = (\DP|ALU1|mux16_1|Mux13~7_combout  & (\CU|RAA [0] & (\DP|Reg|regfile[1][7]~regout ))) # (!\DP|ALU1|mux16_1|Mux13~7_combout  & (((\DP|ALU1|mux16_1|Mux8~12_combout ))))

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][7]~regout ),
	.datac(\DP|ALU1|mux16_1|Mux8~12_combout ),
	.datad(\DP|ALU1|mux16_1|Mux13~7_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux8~15_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux8~15 .lut_mask = 16'h88F0;
defparam \DP|ALU1|mux16_1|Mux8~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile[1][7] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux8~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state0~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile[1][7]~regout ));

cycloneii_lcell_comb \DP|Reg|Mux8~0 (
// Equation(s):
// \DP|Reg|Mux8~0_combout  = (\CU|RAA [0] & \DP|Reg|regfile[1][7]~regout )

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][7]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|Reg|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|Mux8~0 .lut_mask = 16'h8888;
defparam \DP|Reg|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux9~5 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux9~5_combout  = (\DP|ALU1|mux16_1|Mux13~6_combout  & (((\DP|ALU1|mux16_1|Mux13~5_combout )))) # (!\DP|ALU1|mux16_1|Mux13~6_combout  & ((\DP|ALU1|mux16_1|Mux13~5_combout  & (\DP|Reg|Mux8~0_combout )) # (!\DP|ALU1|mux16_1|Mux13~5_combout  
// & ((\DP|Reg|Mux10~0_combout )))))

	.dataa(\DP|ALU1|mux16_1|Mux13~6_combout ),
	.datab(\DP|Reg|Mux8~0_combout ),
	.datac(\DP|ALU1|mux16_1|Mux13~5_combout ),
	.datad(\DP|Reg|Mux10~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux9~5 .lut_mask = 16'hE5E0;
defparam \DP|ALU1|mux16_1|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux9~6 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux9~6_combout  = (\DP|ALU1|mux16_1|Mux13~6_combout  & ((\DP|ALU1|mux16_1|Mux9~5_combout  & ((\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT6 ))) # (!\DP|ALU1|mux16_1|Mux9~5_combout  & (\DP|ALU1|mux16_1|Mux9~4_combout )))) # 
// (!\DP|ALU1|mux16_1|Mux13~6_combout  & (((\DP|ALU1|mux16_1|Mux9~5_combout ))))

	.dataa(\DP|ALU1|mux16_1|Mux9~4_combout ),
	.datab(\DP|ALU1|mux16_1|Mux13~6_combout ),
	.datac(\DP|ALU1|mux16_1|Mux9~5_combout ),
	.datad(\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux9~6 .lut_mask = 16'hF838;
defparam \DP|ALU1|mux16_1|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux9~7 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux9~7_combout  = (\DP|ALU1|mux16_1|Mux13~7_combout  & (\CU|RAA [0] & (\DP|Reg|regfile[1][6]~regout ))) # (!\DP|ALU1|mux16_1|Mux13~7_combout  & (((\DP|ALU1|mux16_1|Mux9~6_combout ))))

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][6]~regout ),
	.datac(\DP|ALU1|mux16_1|Mux9~6_combout ),
	.datad(\DP|ALU1|mux16_1|Mux13~7_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux9~7 .lut_mask = 16'h88F0;
defparam \DP|ALU1|mux16_1|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile[1][6] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux9~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state0~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile[1][6]~regout ));

cycloneii_lcell_comb \DP|Reg|Mux9~0 (
// Equation(s):
// \DP|Reg|Mux9~0_combout  = (\CU|RAA [0] & \DP|Reg|regfile[1][6]~regout )

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][6]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|Reg|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|Mux9~0 .lut_mask = 16'h8888;
defparam \DP|Reg|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux10~5 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux10~5_combout  = (\DP|ALU1|mux16_1|Mux13~5_combout  & ((\DP|ALU1|mux16_1|Mux10~4_combout  & ((\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT5 ))) # (!\DP|ALU1|mux16_1|Mux10~4_combout  & (\DP|Reg|Mux9~0_combout )))) # 
// (!\DP|ALU1|mux16_1|Mux13~5_combout  & (((\DP|ALU1|mux16_1|Mux10~4_combout ))))

	.dataa(\DP|Reg|Mux9~0_combout ),
	.datab(\DP|ALU1|mux16_1|Mux13~5_combout ),
	.datac(\DP|ALU1|mux16_1|Mux10~4_combout ),
	.datad(\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux10~5 .lut_mask = 16'hF838;
defparam \DP|ALU1|mux16_1|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux10~6 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux10~6_combout  = (\DP|ALU1|mux16_1|Mux13~7_combout  & (\CU|RAA [0] & (\DP|Reg|regfile[1][5]~regout ))) # (!\DP|ALU1|mux16_1|Mux13~7_combout  & (((\DP|ALU1|mux16_1|Mux10~5_combout ))))

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][5]~regout ),
	.datac(\DP|ALU1|mux16_1|Mux10~5_combout ),
	.datad(\DP|ALU1|mux16_1|Mux13~7_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux10~6 .lut_mask = 16'h88F0;
defparam \DP|ALU1|mux16_1|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile[1][5] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux10~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state0~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile[1][5]~regout ));

cycloneii_lcell_comb \DP|Reg|Mux10~0 (
// Equation(s):
// \DP|Reg|Mux10~0_combout  = (\CU|RAA [0] & \DP|Reg|regfile[1][5]~regout )

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][5]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|Reg|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|Mux10~0 .lut_mask = 16'h8888;
defparam \DP|Reg|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux11~5 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux11~5_combout  = (\DP|ALU1|mux16_1|Mux13~6_combout  & (((\DP|ALU1|mux16_1|Mux13~5_combout )))) # (!\DP|ALU1|mux16_1|Mux13~6_combout  & ((\DP|ALU1|mux16_1|Mux13~5_combout  & (\DP|Reg|Mux10~0_combout )) # 
// (!\DP|ALU1|mux16_1|Mux13~5_combout  & ((\DP|Reg|Mux12~0_combout )))))

	.dataa(\DP|ALU1|mux16_1|Mux13~6_combout ),
	.datab(\DP|Reg|Mux10~0_combout ),
	.datac(\DP|ALU1|mux16_1|Mux13~5_combout ),
	.datad(\DP|Reg|Mux12~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux11~5 .lut_mask = 16'hE5E0;
defparam \DP|ALU1|mux16_1|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux11~6 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux11~6_combout  = (\DP|ALU1|mux16_1|Mux13~6_combout  & ((\DP|ALU1|mux16_1|Mux11~5_combout  & ((\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT4 ))) # (!\DP|ALU1|mux16_1|Mux11~5_combout  & (\DP|ALU1|mux16_1|Mux11~4_combout )))) # 
// (!\DP|ALU1|mux16_1|Mux13~6_combout  & (((\DP|ALU1|mux16_1|Mux11~5_combout ))))

	.dataa(\DP|ALU1|mux16_1|Mux11~4_combout ),
	.datab(\DP|ALU1|mux16_1|Mux13~6_combout ),
	.datac(\DP|ALU1|mux16_1|Mux11~5_combout ),
	.datad(\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux11~6 .lut_mask = 16'hF838;
defparam \DP|ALU1|mux16_1|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux11~7 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux11~7_combout  = (\DP|ALU1|mux16_1|Mux13~7_combout  & (\CU|RAA [0] & (\DP|Reg|regfile[1][4]~regout ))) # (!\DP|ALU1|mux16_1|Mux13~7_combout  & (((\DP|ALU1|mux16_1|Mux11~6_combout ))))

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][4]~regout ),
	.datac(\DP|ALU1|mux16_1|Mux11~6_combout ),
	.datad(\DP|ALU1|mux16_1|Mux13~7_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux11~7 .lut_mask = 16'h88F0;
defparam \DP|ALU1|mux16_1|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile[1][4] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux11~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state0~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile[1][4]~regout ));

cycloneii_lcell_comb \DP|Reg|Mux11~0 (
// Equation(s):
// \DP|Reg|Mux11~0_combout  = (\CU|RAA [0] & \DP|Reg|regfile[1][4]~regout )

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][4]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|Reg|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|Mux11~0 .lut_mask = 16'h8888;
defparam \DP|Reg|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux12~6 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux12~6_combout  = (\DP|ALU1|mux16_1|Mux13~5_combout  & ((\DP|ALU1|mux16_1|Mux12~5_combout  & ((\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT3 ))) # (!\DP|ALU1|mux16_1|Mux12~5_combout  & (\DP|Reg|Mux11~0_combout )))) # 
// (!\DP|ALU1|mux16_1|Mux13~5_combout  & (((\DP|ALU1|mux16_1|Mux12~5_combout ))))

	.dataa(\DP|Reg|Mux11~0_combout ),
	.datab(\DP|ALU1|mux16_1|Mux13~5_combout ),
	.datac(\DP|ALU1|mux16_1|Mux12~5_combout ),
	.datad(\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux12~6 .lut_mask = 16'hF838;
defparam \DP|ALU1|mux16_1|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux12~7 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux12~7_combout  = (\DP|ALU1|mux16_1|Mux13~7_combout  & (\CU|RAA [0] & (\DP|Reg|regfile[1][3]~regout ))) # (!\DP|ALU1|mux16_1|Mux13~7_combout  & (((\DP|ALU1|mux16_1|Mux12~6_combout ))))

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][3]~regout ),
	.datac(\DP|ALU1|mux16_1|Mux12~6_combout ),
	.datad(\DP|ALU1|mux16_1|Mux13~7_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux12~7 .lut_mask = 16'h88F0;
defparam \DP|ALU1|mux16_1|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile[1][3] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux12~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state0~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile[1][3]~regout ));

cycloneii_lcell_comb \DP|Reg|Mux12~0 (
// Equation(s):
// \DP|Reg|Mux12~0_combout  = (\CU|RAA [0] & \DP|Reg|regfile[1][3]~regout )

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][3]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|Reg|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|Mux12~0 .lut_mask = 16'h8888;
defparam \DP|Reg|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux13~11 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux13~11_combout  = (\DP|ALU1|mux16_1|Mux13~6_combout  & (((\DP|ALU1|mux16_1|Mux13~5_combout )))) # (!\DP|ALU1|mux16_1|Mux13~6_combout  & ((\DP|ALU1|mux16_1|Mux13~5_combout  & (\DP|Reg|Mux12~0_combout )) # 
// (!\DP|ALU1|mux16_1|Mux13~5_combout  & ((\DP|Reg|Mux14~0_combout )))))

	.dataa(\DP|ALU1|mux16_1|Mux13~6_combout ),
	.datab(\DP|Reg|Mux12~0_combout ),
	.datac(\DP|ALU1|mux16_1|Mux13~5_combout ),
	.datad(\DP|Reg|Mux14~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux13~11 .lut_mask = 16'hE5E0;
defparam \DP|ALU1|mux16_1|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux13~12 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux13~12_combout  = (\DP|ALU1|mux16_1|Mux13~6_combout  & ((\DP|ALU1|mux16_1|Mux13~11_combout  & ((\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT2 ))) # (!\DP|ALU1|mux16_1|Mux13~11_combout  & (\DP|ALU1|mux16_1|Mux13~10_combout )))) # 
// (!\DP|ALU1|mux16_1|Mux13~6_combout  & (((\DP|ALU1|mux16_1|Mux13~11_combout ))))

	.dataa(\DP|ALU1|mux16_1|Mux13~10_combout ),
	.datab(\DP|ALU1|mux16_1|Mux13~6_combout ),
	.datac(\DP|ALU1|mux16_1|Mux13~11_combout ),
	.datad(\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux13~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux13~12 .lut_mask = 16'hF838;
defparam \DP|ALU1|mux16_1|Mux13~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux13~14 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux13~14_combout  = (\DP|ALU1|mux16_1|Mux13~7_combout  & (\CU|RAA [0] & (\DP|Reg|regfile[1][2]~regout ))) # (!\DP|ALU1|mux16_1|Mux13~7_combout  & (((\DP|ALU1|mux16_1|Mux13~12_combout ))))

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][2]~regout ),
	.datac(\DP|ALU1|mux16_1|Mux13~12_combout ),
	.datad(\DP|ALU1|mux16_1|Mux13~7_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux13~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux13~14 .lut_mask = 16'h88F0;
defparam \DP|ALU1|mux16_1|Mux13~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg|regfile[1][2] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux13~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state0~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg|regfile[1][2]~regout ));

cycloneii_lcell_comb \DP|Reg|Mux13~0 (
// Equation(s):
// \DP|Reg|Mux13~0_combout  = (\CU|RAA [0] & \DP|Reg|regfile[1][2]~regout )

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][2]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|Reg|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|Reg|Mux13~0 .lut_mask = 16'h8888;
defparam \DP|Reg|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux14~11 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux14~11_combout  = (\DP|ALU1|mux16_1|Mux13~5_combout  & ((\DP|ALU1|mux16_1|Mux14~10_combout  & ((\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT1 ))) # (!\DP|ALU1|mux16_1|Mux14~10_combout  & (\DP|Reg|Mux13~0_combout )))) # 
// (!\DP|ALU1|mux16_1|Mux13~5_combout  & (((\DP|ALU1|mux16_1|Mux14~10_combout ))))

	.dataa(\DP|Reg|Mux13~0_combout ),
	.datab(\DP|ALU1|mux16_1|Mux13~5_combout ),
	.datac(\DP|ALU1|mux16_1|Mux14~10_combout ),
	.datad(\DP|ALU1|Mul|Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux14~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux14~11 .lut_mask = 16'hF838;
defparam \DP|ALU1|mux16_1|Mux14~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \DP|ALU1|mux16_1|Mux14~13 (
// Equation(s):
// \DP|ALU1|mux16_1|Mux14~13_combout  = (\DP|ALU1|mux16_1|Mux13~7_combout  & (\CU|RAA [0] & (\DP|Reg|regfile[1][1]~regout ))) # (!\DP|ALU1|mux16_1|Mux13~7_combout  & (((\DP|ALU1|mux16_1|Mux14~11_combout ))))

	.dataa(\CU|RAA [0]),
	.datab(\DP|Reg|regfile[1][1]~regout ),
	.datac(\DP|ALU1|mux16_1|Mux14~11_combout ),
	.datad(\DP|ALU1|mux16_1|Mux13~7_combout ),
	.cin(gnd),
	.combout(\DP|ALU1|mux16_1|Mux14~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU1|mux16_1|Mux14~13 .lut_mask = 16'h88F0;
defparam \DP|ALU1|mux16_1|Mux14~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \DP|Reg1|data_out[1] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux14~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state3~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg1|data_out [1]));

cycloneii_lcell_ff \DP|Reg1|data_out[2] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux13~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state3~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg1|data_out [2]));

cycloneii_lcell_ff \DP|Reg1|data_out[3] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux12~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state3~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg1|data_out [3]));

cycloneii_lcell_ff \DP|Reg1|data_out[4] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux11~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state3~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg1|data_out [4]));

cycloneii_lcell_ff \DP|Reg1|data_out[5] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux10~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state3~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg1|data_out [5]));

cycloneii_lcell_ff \DP|Reg1|data_out[6] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux9~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state3~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg1|data_out [6]));

cycloneii_lcell_ff \DP|Reg1|data_out[7] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux8~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state3~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg1|data_out [7]));

cycloneii_lcell_ff \DP|Reg1|data_out[8] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux7~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state3~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg1|data_out [8]));

cycloneii_lcell_ff \DP|Reg1|data_out[9] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux6~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state3~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg1|data_out [9]));

cycloneii_lcell_ff \DP|Reg1|data_out[10] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux5~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state3~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg1|data_out [10]));

cycloneii_lcell_ff \DP|Reg1|data_out[11] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux4~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state3~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg1|data_out [11]));

cycloneii_lcell_ff \DP|Reg1|data_out[12] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux3~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state3~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg1|data_out [12]));

cycloneii_lcell_ff \DP|Reg1|data_out[13] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux2~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state3~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg1|data_out [13]));

cycloneii_lcell_ff \DP|Reg1|data_out[14] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux1~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state3~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg1|data_out [14]));

cycloneii_lcell_ff \DP|Reg1|data_out[15] (
	.clk(\CLK~combout ),
	.datain(\DP|ALU1|mux16_1|Mux0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|c_state.state3~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|Reg1|data_out [15]));

cycloneii_io \Out[0]~I (
	.datain(\DP|Reg1|data_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[0]));
// synopsys translate_off
defparam \Out[0]~I .input_async_reset = "none";
defparam \Out[0]~I .input_power_up = "low";
defparam \Out[0]~I .input_register_mode = "none";
defparam \Out[0]~I .input_sync_reset = "none";
defparam \Out[0]~I .oe_async_reset = "none";
defparam \Out[0]~I .oe_power_up = "low";
defparam \Out[0]~I .oe_register_mode = "none";
defparam \Out[0]~I .oe_sync_reset = "none";
defparam \Out[0]~I .operation_mode = "output";
defparam \Out[0]~I .output_async_reset = "none";
defparam \Out[0]~I .output_power_up = "low";
defparam \Out[0]~I .output_register_mode = "none";
defparam \Out[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[1]~I (
	.datain(\DP|Reg1|data_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[1]));
// synopsys translate_off
defparam \Out[1]~I .input_async_reset = "none";
defparam \Out[1]~I .input_power_up = "low";
defparam \Out[1]~I .input_register_mode = "none";
defparam \Out[1]~I .input_sync_reset = "none";
defparam \Out[1]~I .oe_async_reset = "none";
defparam \Out[1]~I .oe_power_up = "low";
defparam \Out[1]~I .oe_register_mode = "none";
defparam \Out[1]~I .oe_sync_reset = "none";
defparam \Out[1]~I .operation_mode = "output";
defparam \Out[1]~I .output_async_reset = "none";
defparam \Out[1]~I .output_power_up = "low";
defparam \Out[1]~I .output_register_mode = "none";
defparam \Out[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[2]~I (
	.datain(\DP|Reg1|data_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[2]));
// synopsys translate_off
defparam \Out[2]~I .input_async_reset = "none";
defparam \Out[2]~I .input_power_up = "low";
defparam \Out[2]~I .input_register_mode = "none";
defparam \Out[2]~I .input_sync_reset = "none";
defparam \Out[2]~I .oe_async_reset = "none";
defparam \Out[2]~I .oe_power_up = "low";
defparam \Out[2]~I .oe_register_mode = "none";
defparam \Out[2]~I .oe_sync_reset = "none";
defparam \Out[2]~I .operation_mode = "output";
defparam \Out[2]~I .output_async_reset = "none";
defparam \Out[2]~I .output_power_up = "low";
defparam \Out[2]~I .output_register_mode = "none";
defparam \Out[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[3]~I (
	.datain(\DP|Reg1|data_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[3]));
// synopsys translate_off
defparam \Out[3]~I .input_async_reset = "none";
defparam \Out[3]~I .input_power_up = "low";
defparam \Out[3]~I .input_register_mode = "none";
defparam \Out[3]~I .input_sync_reset = "none";
defparam \Out[3]~I .oe_async_reset = "none";
defparam \Out[3]~I .oe_power_up = "low";
defparam \Out[3]~I .oe_register_mode = "none";
defparam \Out[3]~I .oe_sync_reset = "none";
defparam \Out[3]~I .operation_mode = "output";
defparam \Out[3]~I .output_async_reset = "none";
defparam \Out[3]~I .output_power_up = "low";
defparam \Out[3]~I .output_register_mode = "none";
defparam \Out[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[4]~I (
	.datain(\DP|Reg1|data_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[4]));
// synopsys translate_off
defparam \Out[4]~I .input_async_reset = "none";
defparam \Out[4]~I .input_power_up = "low";
defparam \Out[4]~I .input_register_mode = "none";
defparam \Out[4]~I .input_sync_reset = "none";
defparam \Out[4]~I .oe_async_reset = "none";
defparam \Out[4]~I .oe_power_up = "low";
defparam \Out[4]~I .oe_register_mode = "none";
defparam \Out[4]~I .oe_sync_reset = "none";
defparam \Out[4]~I .operation_mode = "output";
defparam \Out[4]~I .output_async_reset = "none";
defparam \Out[4]~I .output_power_up = "low";
defparam \Out[4]~I .output_register_mode = "none";
defparam \Out[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[5]~I (
	.datain(\DP|Reg1|data_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[5]));
// synopsys translate_off
defparam \Out[5]~I .input_async_reset = "none";
defparam \Out[5]~I .input_power_up = "low";
defparam \Out[5]~I .input_register_mode = "none";
defparam \Out[5]~I .input_sync_reset = "none";
defparam \Out[5]~I .oe_async_reset = "none";
defparam \Out[5]~I .oe_power_up = "low";
defparam \Out[5]~I .oe_register_mode = "none";
defparam \Out[5]~I .oe_sync_reset = "none";
defparam \Out[5]~I .operation_mode = "output";
defparam \Out[5]~I .output_async_reset = "none";
defparam \Out[5]~I .output_power_up = "low";
defparam \Out[5]~I .output_register_mode = "none";
defparam \Out[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[6]~I (
	.datain(\DP|Reg1|data_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[6]));
// synopsys translate_off
defparam \Out[6]~I .input_async_reset = "none";
defparam \Out[6]~I .input_power_up = "low";
defparam \Out[6]~I .input_register_mode = "none";
defparam \Out[6]~I .input_sync_reset = "none";
defparam \Out[6]~I .oe_async_reset = "none";
defparam \Out[6]~I .oe_power_up = "low";
defparam \Out[6]~I .oe_register_mode = "none";
defparam \Out[6]~I .oe_sync_reset = "none";
defparam \Out[6]~I .operation_mode = "output";
defparam \Out[6]~I .output_async_reset = "none";
defparam \Out[6]~I .output_power_up = "low";
defparam \Out[6]~I .output_register_mode = "none";
defparam \Out[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[7]~I (
	.datain(\DP|Reg1|data_out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[7]));
// synopsys translate_off
defparam \Out[7]~I .input_async_reset = "none";
defparam \Out[7]~I .input_power_up = "low";
defparam \Out[7]~I .input_register_mode = "none";
defparam \Out[7]~I .input_sync_reset = "none";
defparam \Out[7]~I .oe_async_reset = "none";
defparam \Out[7]~I .oe_power_up = "low";
defparam \Out[7]~I .oe_register_mode = "none";
defparam \Out[7]~I .oe_sync_reset = "none";
defparam \Out[7]~I .operation_mode = "output";
defparam \Out[7]~I .output_async_reset = "none";
defparam \Out[7]~I .output_power_up = "low";
defparam \Out[7]~I .output_register_mode = "none";
defparam \Out[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[8]~I (
	.datain(\DP|Reg1|data_out [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[8]));
// synopsys translate_off
defparam \Out[8]~I .input_async_reset = "none";
defparam \Out[8]~I .input_power_up = "low";
defparam \Out[8]~I .input_register_mode = "none";
defparam \Out[8]~I .input_sync_reset = "none";
defparam \Out[8]~I .oe_async_reset = "none";
defparam \Out[8]~I .oe_power_up = "low";
defparam \Out[8]~I .oe_register_mode = "none";
defparam \Out[8]~I .oe_sync_reset = "none";
defparam \Out[8]~I .operation_mode = "output";
defparam \Out[8]~I .output_async_reset = "none";
defparam \Out[8]~I .output_power_up = "low";
defparam \Out[8]~I .output_register_mode = "none";
defparam \Out[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[9]~I (
	.datain(\DP|Reg1|data_out [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[9]));
// synopsys translate_off
defparam \Out[9]~I .input_async_reset = "none";
defparam \Out[9]~I .input_power_up = "low";
defparam \Out[9]~I .input_register_mode = "none";
defparam \Out[9]~I .input_sync_reset = "none";
defparam \Out[9]~I .oe_async_reset = "none";
defparam \Out[9]~I .oe_power_up = "low";
defparam \Out[9]~I .oe_register_mode = "none";
defparam \Out[9]~I .oe_sync_reset = "none";
defparam \Out[9]~I .operation_mode = "output";
defparam \Out[9]~I .output_async_reset = "none";
defparam \Out[9]~I .output_power_up = "low";
defparam \Out[9]~I .output_register_mode = "none";
defparam \Out[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[10]~I (
	.datain(\DP|Reg1|data_out [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[10]));
// synopsys translate_off
defparam \Out[10]~I .input_async_reset = "none";
defparam \Out[10]~I .input_power_up = "low";
defparam \Out[10]~I .input_register_mode = "none";
defparam \Out[10]~I .input_sync_reset = "none";
defparam \Out[10]~I .oe_async_reset = "none";
defparam \Out[10]~I .oe_power_up = "low";
defparam \Out[10]~I .oe_register_mode = "none";
defparam \Out[10]~I .oe_sync_reset = "none";
defparam \Out[10]~I .operation_mode = "output";
defparam \Out[10]~I .output_async_reset = "none";
defparam \Out[10]~I .output_power_up = "low";
defparam \Out[10]~I .output_register_mode = "none";
defparam \Out[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[11]~I (
	.datain(\DP|Reg1|data_out [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[11]));
// synopsys translate_off
defparam \Out[11]~I .input_async_reset = "none";
defparam \Out[11]~I .input_power_up = "low";
defparam \Out[11]~I .input_register_mode = "none";
defparam \Out[11]~I .input_sync_reset = "none";
defparam \Out[11]~I .oe_async_reset = "none";
defparam \Out[11]~I .oe_power_up = "low";
defparam \Out[11]~I .oe_register_mode = "none";
defparam \Out[11]~I .oe_sync_reset = "none";
defparam \Out[11]~I .operation_mode = "output";
defparam \Out[11]~I .output_async_reset = "none";
defparam \Out[11]~I .output_power_up = "low";
defparam \Out[11]~I .output_register_mode = "none";
defparam \Out[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[12]~I (
	.datain(\DP|Reg1|data_out [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[12]));
// synopsys translate_off
defparam \Out[12]~I .input_async_reset = "none";
defparam \Out[12]~I .input_power_up = "low";
defparam \Out[12]~I .input_register_mode = "none";
defparam \Out[12]~I .input_sync_reset = "none";
defparam \Out[12]~I .oe_async_reset = "none";
defparam \Out[12]~I .oe_power_up = "low";
defparam \Out[12]~I .oe_register_mode = "none";
defparam \Out[12]~I .oe_sync_reset = "none";
defparam \Out[12]~I .operation_mode = "output";
defparam \Out[12]~I .output_async_reset = "none";
defparam \Out[12]~I .output_power_up = "low";
defparam \Out[12]~I .output_register_mode = "none";
defparam \Out[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[13]~I (
	.datain(\DP|Reg1|data_out [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[13]));
// synopsys translate_off
defparam \Out[13]~I .input_async_reset = "none";
defparam \Out[13]~I .input_power_up = "low";
defparam \Out[13]~I .input_register_mode = "none";
defparam \Out[13]~I .input_sync_reset = "none";
defparam \Out[13]~I .oe_async_reset = "none";
defparam \Out[13]~I .oe_power_up = "low";
defparam \Out[13]~I .oe_register_mode = "none";
defparam \Out[13]~I .oe_sync_reset = "none";
defparam \Out[13]~I .operation_mode = "output";
defparam \Out[13]~I .output_async_reset = "none";
defparam \Out[13]~I .output_power_up = "low";
defparam \Out[13]~I .output_register_mode = "none";
defparam \Out[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[14]~I (
	.datain(\DP|Reg1|data_out [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[14]));
// synopsys translate_off
defparam \Out[14]~I .input_async_reset = "none";
defparam \Out[14]~I .input_power_up = "low";
defparam \Out[14]~I .input_register_mode = "none";
defparam \Out[14]~I .input_sync_reset = "none";
defparam \Out[14]~I .oe_async_reset = "none";
defparam \Out[14]~I .oe_power_up = "low";
defparam \Out[14]~I .oe_register_mode = "none";
defparam \Out[14]~I .oe_sync_reset = "none";
defparam \Out[14]~I .operation_mode = "output";
defparam \Out[14]~I .output_async_reset = "none";
defparam \Out[14]~I .output_power_up = "low";
defparam \Out[14]~I .output_register_mode = "none";
defparam \Out[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[15]~I (
	.datain(\DP|Reg1|data_out [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[15]));
// synopsys translate_off
defparam \Out[15]~I .input_async_reset = "none";
defparam \Out[15]~I .input_power_up = "low";
defparam \Out[15]~I .input_register_mode = "none";
defparam \Out[15]~I .input_sync_reset = "none";
defparam \Out[15]~I .oe_async_reset = "none";
defparam \Out[15]~I .oe_power_up = "low";
defparam \Out[15]~I .oe_register_mode = "none";
defparam \Out[15]~I .oe_sync_reset = "none";
defparam \Out[15]~I .operation_mode = "output";
defparam \Out[15]~I .output_async_reset = "none";
defparam \Out[15]~I .output_power_up = "low";
defparam \Out[15]~I .output_register_mode = "none";
defparam \Out[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Done~I (
	.datain(\CU|c_state.state3~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Done));
// synopsys translate_off
defparam \Done~I .input_async_reset = "none";
defparam \Done~I .input_power_up = "low";
defparam \Done~I .input_register_mode = "none";
defparam \Done~I .input_sync_reset = "none";
defparam \Done~I .oe_async_reset = "none";
defparam \Done~I .oe_power_up = "low";
defparam \Done~I .oe_register_mode = "none";
defparam \Done~I .oe_sync_reset = "none";
defparam \Done~I .operation_mode = "output";
defparam \Done~I .output_async_reset = "none";
defparam \Done~I .output_power_up = "low";
defparam \Done~I .output_register_mode = "none";
defparam \Done~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Datapath[0]~I (
	.datain(\DP|Mux2_1|muxout[0]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[0]));
// synopsys translate_off
defparam \Datapath[0]~I .input_async_reset = "none";
defparam \Datapath[0]~I .input_power_up = "low";
defparam \Datapath[0]~I .input_register_mode = "none";
defparam \Datapath[0]~I .input_sync_reset = "none";
defparam \Datapath[0]~I .oe_async_reset = "none";
defparam \Datapath[0]~I .oe_power_up = "low";
defparam \Datapath[0]~I .oe_register_mode = "none";
defparam \Datapath[0]~I .oe_sync_reset = "none";
defparam \Datapath[0]~I .operation_mode = "output";
defparam \Datapath[0]~I .output_async_reset = "none";
defparam \Datapath[0]~I .output_power_up = "low";
defparam \Datapath[0]~I .output_register_mode = "none";
defparam \Datapath[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Datapath[1]~I (
	.datain(\DP|Mux2_1|muxout[1]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[1]));
// synopsys translate_off
defparam \Datapath[1]~I .input_async_reset = "none";
defparam \Datapath[1]~I .input_power_up = "low";
defparam \Datapath[1]~I .input_register_mode = "none";
defparam \Datapath[1]~I .input_sync_reset = "none";
defparam \Datapath[1]~I .oe_async_reset = "none";
defparam \Datapath[1]~I .oe_power_up = "low";
defparam \Datapath[1]~I .oe_register_mode = "none";
defparam \Datapath[1]~I .oe_sync_reset = "none";
defparam \Datapath[1]~I .operation_mode = "output";
defparam \Datapath[1]~I .output_async_reset = "none";
defparam \Datapath[1]~I .output_power_up = "low";
defparam \Datapath[1]~I .output_register_mode = "none";
defparam \Datapath[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Datapath[2]~I (
	.datain(\DP|Mux2_1|muxout[2]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[2]));
// synopsys translate_off
defparam \Datapath[2]~I .input_async_reset = "none";
defparam \Datapath[2]~I .input_power_up = "low";
defparam \Datapath[2]~I .input_register_mode = "none";
defparam \Datapath[2]~I .input_sync_reset = "none";
defparam \Datapath[2]~I .oe_async_reset = "none";
defparam \Datapath[2]~I .oe_power_up = "low";
defparam \Datapath[2]~I .oe_register_mode = "none";
defparam \Datapath[2]~I .oe_sync_reset = "none";
defparam \Datapath[2]~I .operation_mode = "output";
defparam \Datapath[2]~I .output_async_reset = "none";
defparam \Datapath[2]~I .output_power_up = "low";
defparam \Datapath[2]~I .output_register_mode = "none";
defparam \Datapath[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Datapath[3]~I (
	.datain(\DP|Mux2_1|muxout[3]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[3]));
// synopsys translate_off
defparam \Datapath[3]~I .input_async_reset = "none";
defparam \Datapath[3]~I .input_power_up = "low";
defparam \Datapath[3]~I .input_register_mode = "none";
defparam \Datapath[3]~I .input_sync_reset = "none";
defparam \Datapath[3]~I .oe_async_reset = "none";
defparam \Datapath[3]~I .oe_power_up = "low";
defparam \Datapath[3]~I .oe_register_mode = "none";
defparam \Datapath[3]~I .oe_sync_reset = "none";
defparam \Datapath[3]~I .operation_mode = "output";
defparam \Datapath[3]~I .output_async_reset = "none";
defparam \Datapath[3]~I .output_power_up = "low";
defparam \Datapath[3]~I .output_register_mode = "none";
defparam \Datapath[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Datapath[4]~I (
	.datain(\DP|Mux2_1|muxout[4]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[4]));
// synopsys translate_off
defparam \Datapath[4]~I .input_async_reset = "none";
defparam \Datapath[4]~I .input_power_up = "low";
defparam \Datapath[4]~I .input_register_mode = "none";
defparam \Datapath[4]~I .input_sync_reset = "none";
defparam \Datapath[4]~I .oe_async_reset = "none";
defparam \Datapath[4]~I .oe_power_up = "low";
defparam \Datapath[4]~I .oe_register_mode = "none";
defparam \Datapath[4]~I .oe_sync_reset = "none";
defparam \Datapath[4]~I .operation_mode = "output";
defparam \Datapath[4]~I .output_async_reset = "none";
defparam \Datapath[4]~I .output_power_up = "low";
defparam \Datapath[4]~I .output_register_mode = "none";
defparam \Datapath[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Datapath[5]~I (
	.datain(\DP|Mux2_1|muxout[5]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[5]));
// synopsys translate_off
defparam \Datapath[5]~I .input_async_reset = "none";
defparam \Datapath[5]~I .input_power_up = "low";
defparam \Datapath[5]~I .input_register_mode = "none";
defparam \Datapath[5]~I .input_sync_reset = "none";
defparam \Datapath[5]~I .oe_async_reset = "none";
defparam \Datapath[5]~I .oe_power_up = "low";
defparam \Datapath[5]~I .oe_register_mode = "none";
defparam \Datapath[5]~I .oe_sync_reset = "none";
defparam \Datapath[5]~I .operation_mode = "output";
defparam \Datapath[5]~I .output_async_reset = "none";
defparam \Datapath[5]~I .output_power_up = "low";
defparam \Datapath[5]~I .output_register_mode = "none";
defparam \Datapath[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Datapath[6]~I (
	.datain(\DP|Mux2_1|muxout[6]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[6]));
// synopsys translate_off
defparam \Datapath[6]~I .input_async_reset = "none";
defparam \Datapath[6]~I .input_power_up = "low";
defparam \Datapath[6]~I .input_register_mode = "none";
defparam \Datapath[6]~I .input_sync_reset = "none";
defparam \Datapath[6]~I .oe_async_reset = "none";
defparam \Datapath[6]~I .oe_power_up = "low";
defparam \Datapath[6]~I .oe_register_mode = "none";
defparam \Datapath[6]~I .oe_sync_reset = "none";
defparam \Datapath[6]~I .operation_mode = "output";
defparam \Datapath[6]~I .output_async_reset = "none";
defparam \Datapath[6]~I .output_power_up = "low";
defparam \Datapath[6]~I .output_register_mode = "none";
defparam \Datapath[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Datapath[7]~I (
	.datain(\DP|Mux2_1|muxout[7]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[7]));
// synopsys translate_off
defparam \Datapath[7]~I .input_async_reset = "none";
defparam \Datapath[7]~I .input_power_up = "low";
defparam \Datapath[7]~I .input_register_mode = "none";
defparam \Datapath[7]~I .input_sync_reset = "none";
defparam \Datapath[7]~I .oe_async_reset = "none";
defparam \Datapath[7]~I .oe_power_up = "low";
defparam \Datapath[7]~I .oe_register_mode = "none";
defparam \Datapath[7]~I .oe_sync_reset = "none";
defparam \Datapath[7]~I .operation_mode = "output";
defparam \Datapath[7]~I .output_async_reset = "none";
defparam \Datapath[7]~I .output_power_up = "low";
defparam \Datapath[7]~I .output_register_mode = "none";
defparam \Datapath[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Datapath[8]~I (
	.datain(\DP|Mux2_1|muxout[8]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[8]));
// synopsys translate_off
defparam \Datapath[8]~I .input_async_reset = "none";
defparam \Datapath[8]~I .input_power_up = "low";
defparam \Datapath[8]~I .input_register_mode = "none";
defparam \Datapath[8]~I .input_sync_reset = "none";
defparam \Datapath[8]~I .oe_async_reset = "none";
defparam \Datapath[8]~I .oe_power_up = "low";
defparam \Datapath[8]~I .oe_register_mode = "none";
defparam \Datapath[8]~I .oe_sync_reset = "none";
defparam \Datapath[8]~I .operation_mode = "output";
defparam \Datapath[8]~I .output_async_reset = "none";
defparam \Datapath[8]~I .output_power_up = "low";
defparam \Datapath[8]~I .output_register_mode = "none";
defparam \Datapath[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Datapath[9]~I (
	.datain(\DP|Mux2_1|muxout[9]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[9]));
// synopsys translate_off
defparam \Datapath[9]~I .input_async_reset = "none";
defparam \Datapath[9]~I .input_power_up = "low";
defparam \Datapath[9]~I .input_register_mode = "none";
defparam \Datapath[9]~I .input_sync_reset = "none";
defparam \Datapath[9]~I .oe_async_reset = "none";
defparam \Datapath[9]~I .oe_power_up = "low";
defparam \Datapath[9]~I .oe_register_mode = "none";
defparam \Datapath[9]~I .oe_sync_reset = "none";
defparam \Datapath[9]~I .operation_mode = "output";
defparam \Datapath[9]~I .output_async_reset = "none";
defparam \Datapath[9]~I .output_power_up = "low";
defparam \Datapath[9]~I .output_register_mode = "none";
defparam \Datapath[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Datapath[10]~I (
	.datain(\DP|Mux2_1|muxout[10]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[10]));
// synopsys translate_off
defparam \Datapath[10]~I .input_async_reset = "none";
defparam \Datapath[10]~I .input_power_up = "low";
defparam \Datapath[10]~I .input_register_mode = "none";
defparam \Datapath[10]~I .input_sync_reset = "none";
defparam \Datapath[10]~I .oe_async_reset = "none";
defparam \Datapath[10]~I .oe_power_up = "low";
defparam \Datapath[10]~I .oe_register_mode = "none";
defparam \Datapath[10]~I .oe_sync_reset = "none";
defparam \Datapath[10]~I .operation_mode = "output";
defparam \Datapath[10]~I .output_async_reset = "none";
defparam \Datapath[10]~I .output_power_up = "low";
defparam \Datapath[10]~I .output_register_mode = "none";
defparam \Datapath[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Datapath[11]~I (
	.datain(\DP|Mux2_1|muxout[11]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[11]));
// synopsys translate_off
defparam \Datapath[11]~I .input_async_reset = "none";
defparam \Datapath[11]~I .input_power_up = "low";
defparam \Datapath[11]~I .input_register_mode = "none";
defparam \Datapath[11]~I .input_sync_reset = "none";
defparam \Datapath[11]~I .oe_async_reset = "none";
defparam \Datapath[11]~I .oe_power_up = "low";
defparam \Datapath[11]~I .oe_register_mode = "none";
defparam \Datapath[11]~I .oe_sync_reset = "none";
defparam \Datapath[11]~I .operation_mode = "output";
defparam \Datapath[11]~I .output_async_reset = "none";
defparam \Datapath[11]~I .output_power_up = "low";
defparam \Datapath[11]~I .output_register_mode = "none";
defparam \Datapath[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Datapath[12]~I (
	.datain(\DP|Mux2_1|muxout[12]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[12]));
// synopsys translate_off
defparam \Datapath[12]~I .input_async_reset = "none";
defparam \Datapath[12]~I .input_power_up = "low";
defparam \Datapath[12]~I .input_register_mode = "none";
defparam \Datapath[12]~I .input_sync_reset = "none";
defparam \Datapath[12]~I .oe_async_reset = "none";
defparam \Datapath[12]~I .oe_power_up = "low";
defparam \Datapath[12]~I .oe_register_mode = "none";
defparam \Datapath[12]~I .oe_sync_reset = "none";
defparam \Datapath[12]~I .operation_mode = "output";
defparam \Datapath[12]~I .output_async_reset = "none";
defparam \Datapath[12]~I .output_power_up = "low";
defparam \Datapath[12]~I .output_register_mode = "none";
defparam \Datapath[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Datapath[13]~I (
	.datain(\DP|Mux2_1|muxout[13]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[13]));
// synopsys translate_off
defparam \Datapath[13]~I .input_async_reset = "none";
defparam \Datapath[13]~I .input_power_up = "low";
defparam \Datapath[13]~I .input_register_mode = "none";
defparam \Datapath[13]~I .input_sync_reset = "none";
defparam \Datapath[13]~I .oe_async_reset = "none";
defparam \Datapath[13]~I .oe_power_up = "low";
defparam \Datapath[13]~I .oe_register_mode = "none";
defparam \Datapath[13]~I .oe_sync_reset = "none";
defparam \Datapath[13]~I .operation_mode = "output";
defparam \Datapath[13]~I .output_async_reset = "none";
defparam \Datapath[13]~I .output_power_up = "low";
defparam \Datapath[13]~I .output_register_mode = "none";
defparam \Datapath[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Datapath[14]~I (
	.datain(\DP|Mux2_1|muxout[14]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[14]));
// synopsys translate_off
defparam \Datapath[14]~I .input_async_reset = "none";
defparam \Datapath[14]~I .input_power_up = "low";
defparam \Datapath[14]~I .input_register_mode = "none";
defparam \Datapath[14]~I .input_sync_reset = "none";
defparam \Datapath[14]~I .oe_async_reset = "none";
defparam \Datapath[14]~I .oe_power_up = "low";
defparam \Datapath[14]~I .oe_register_mode = "none";
defparam \Datapath[14]~I .oe_sync_reset = "none";
defparam \Datapath[14]~I .operation_mode = "output";
defparam \Datapath[14]~I .output_async_reset = "none";
defparam \Datapath[14]~I .output_power_up = "low";
defparam \Datapath[14]~I .output_register_mode = "none";
defparam \Datapath[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Datapath[15]~I (
	.datain(\DP|Mux2_1|muxout[15]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Datapath[15]));
// synopsys translate_off
defparam \Datapath[15]~I .input_async_reset = "none";
defparam \Datapath[15]~I .input_power_up = "low";
defparam \Datapath[15]~I .input_register_mode = "none";
defparam \Datapath[15]~I .input_sync_reset = "none";
defparam \Datapath[15]~I .oe_async_reset = "none";
defparam \Datapath[15]~I .oe_power_up = "low";
defparam \Datapath[15]~I .oe_register_mode = "none";
defparam \Datapath[15]~I .oe_sync_reset = "none";
defparam \Datapath[15]~I .operation_mode = "output";
defparam \Datapath[15]~I .output_async_reset = "none";
defparam \Datapath[15]~I .output_power_up = "low";
defparam \Datapath[15]~I .output_register_mode = "none";
defparam \Datapath[15]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
