

================================================================
== Vivado HLS Report for 'Conv1DMac_new407'
================================================================
* Date:           Wed Apr 26 21:03:04 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.369|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  4194308|  4194308|  4194308|  4194308|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                                     |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        |                      Loop Name                      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  4194306|  4194306|         4|          1|          1|  4194304|    yes   |
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	6  / (exitcond_flatten5)
	3  / (!exitcond_flatten5)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%macRegisters_0_V_3 = alloca i8"   --->   Operation 7 'alloca' 'macRegisters_0_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%macRegisters_1_V_3 = alloca i8"   --->   Operation 8 'alloca' 'macRegisters_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%macRegisters_2_V_3 = alloca i8"   --->   Operation 9 'alloca' 'macRegisters_2_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%macRegisters_3_V_3 = alloca i8"   --->   Operation 10 'alloca' 'macRegisters_3_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str508, i32 0, i32 0, [1 x i8]* @p_str509, [1 x i8]* @p_str510, [1 x i8]* @p_str511, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str512, [1 x i8]* @p_str513)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str501, i32 0, i32 0, [1 x i8]* @p_str502, [1 x i8]* @p_str503, [1 x i8]* @p_str504, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str505, [1 x i8]* @p_str506)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_3"   --->   Operation 13 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 14 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_3"   --->   Operation 14 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 15 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_3"   --->   Operation 15 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 16 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_3"   --->   Operation 16 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 17 [1/1] (1.30ns)   --->   "br label %0" [S1/conv1d.h:782]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.30>

State 2 <SV = 1> <Delay = 5.85>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten5 = phi i23 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next5, %._crit_edge ]"   --->   Operation 18 'phi' 'indvar_flatten5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next, %._crit_edge ]"   --->   Operation 19 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%nm = phi i5 [ 0, %.preheader177.preheader ], [ %nm_mid2, %._crit_edge ]" [S1/conv1d.h:784]   --->   Operation 20 'phi' 'nm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sf = phi i7 [ 0, %.preheader177.preheader ], [ %sf_1, %._crit_edge ]"   --->   Operation 21 'phi' 'sf' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = trunc i5 %nm to i4" [S1/conv1d.h:784]   --->   Operation 22 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_72 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %tmp, i6 0)" [S1/conv1d.h:808]   --->   Operation 23 'bitconcatenate' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.02ns)   --->   "%exitcond_flatten5 = icmp eq i23 %indvar_flatten5, -4194304"   --->   Operation 24 'icmp' 'exitcond_flatten5' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.95ns)   --->   "%indvar_flatten_next5 = add i23 1, %indvar_flatten5"   --->   Operation 25 'add' 'indvar_flatten_next5' <Predicate = true> <Delay = 1.95> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten5, label %1, label %.preheader177"   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.60ns)   --->   "%exitcond_flatten = icmp eq i12 %indvar_flatten, 1024"   --->   Operation 27 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten5)> <Delay = 1.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.97ns)   --->   "%nm_mid = select i1 %exitcond_flatten, i5 0, i5 %nm" [S1/conv1d.h:784]   --->   Operation 28 'select' 'nm_mid' <Predicate = (!exitcond_flatten5)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node tmp_74)   --->   "%tmp_72_mid = select i1 %exitcond_flatten, i10 0, i10 %tmp_72" [S1/conv1d.h:808]   --->   Operation 29 'select' 'tmp_72_mid' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node nm_t_mid2)   --->   "%nm_t_mid = select i1 %exitcond_flatten, i4 0, i4 %tmp" [S1/conv1d.h:784]   --->   Operation 30 'select' 'nm_t_mid' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node tmp_73_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [S1/conv1d.h:784]   --->   Operation 31 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.23ns)   --->   "%tmp_54 = icmp eq i7 %sf, -64" [S1/conv1d.h:784]   --->   Operation 32 'icmp' 'tmp_54' <Predicate = (!exitcond_flatten5)> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_73_mid = and i1 %tmp_54, %not_exitcond_flatten" [S1/conv1d.h:784]   --->   Operation 33 'and' 'tmp_73_mid' <Predicate = (!exitcond_flatten5)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.56ns)   --->   "%nm_1 = add i5 1, %nm_mid" [S1/conv1d.h:783]   --->   Operation 34 'add' 'nm_1' <Predicate = (!exitcond_flatten5)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node sf_mid2)   --->   "%tmp_s = or i1 %tmp_73_mid, %exitcond_flatten" [S1/conv1d.h:784]   --->   Operation 35 'or' 'tmp_s' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.80ns) (out node of the LUT)   --->   "%sf_mid2 = select i1 %tmp_s, i7 0, i7 %sf" [S1/conv1d.h:784]   --->   Operation 36 'select' 'sf_mid2' <Predicate = (!exitcond_flatten5)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_620 = trunc i5 %nm_1 to i4" [S1/conv1d.h:783]   --->   Operation 37 'trunc' 'tmp_620' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node tmp_74)   --->   "%tmp_72_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %tmp_620, i6 0)" [S1/conv1d.h:808]   --->   Operation 38 'bitconcatenate' 'tmp_72_mid1' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_74)   --->   "%tmp_72_mid2 = select i1 %tmp_73_mid, i10 %tmp_72_mid1, i10 %tmp_72_mid" [S1/conv1d.h:808]   --->   Operation 39 'select' 'tmp_72_mid2' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.83ns) (out node of the LUT)   --->   "%nm_t_mid2 = select i1 %tmp_73_mid, i4 %tmp_620, i4 %nm_t_mid" [S1/conv1d.h:784]   --->   Operation 40 'select' 'nm_t_mid2' <Predicate = (!exitcond_flatten5)> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.97ns)   --->   "%nm_mid2 = select i1 %tmp_73_mid, i5 %nm_1, i5 %nm_mid" [S1/conv1d.h:784]   --->   Operation 41 'select' 'nm_mid2' <Predicate = (!exitcond_flatten5)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node tmp_74)   --->   "%sf_cast1 = zext i7 %sf_mid2 to i10" [S1/conv1d.h:784]   --->   Operation 42 'zext' 'sf_cast1' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.70ns) (out node of the LUT)   --->   "%tmp_74 = add i10 %sf_cast1, %tmp_72_mid2" [S1/conv1d.h:808]   --->   Operation 43 'add' 'tmp_74' <Predicate = (!exitcond_flatten5)> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.23ns)   --->   "%tmp_82 = icmp eq i7 %sf_mid2, 63" [S1/conv1d.h:838]   --->   Operation 44 'icmp' 'tmp_82' <Predicate = (!exitcond_flatten5)> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %tmp_82, label %.preheader.0, label %.preheader177.._crit_edge_crit_edge" [S1/conv1d.h:838]   --->   Operation 45 'br' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.65ns)   --->   "%sf_1 = add i7 %sf_mid2, 1" [S1/conv1d.h:784]   --->   Operation 46 'add' 'sf_1' <Predicate = (!exitcond_flatten5)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.71ns)   --->   "%indvar_flatten_op = add i12 %indvar_flatten, 1"   --->   Operation 47 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten5)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.59ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i12 1, i12 %indvar_flatten_op"   --->   Operation 48 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten5)> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.40>
ST_3 : Operation 49 [1/1] (3.40ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [S1/conv1d.h:787]   --->   Operation 49 'read' 'tmp_V' <Predicate = (!exitcond_flatten5)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_75 = zext i10 %tmp_74 to i64" [S1/conv1d.h:808]   --->   Operation 50 'zext' 'tmp_75' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%weights1_m_weights_V_4 = getelementptr [1024 x i8]* @weights1_m_weights_V, i64 0, i64 %tmp_75" [S1/conv1d.h:808]   --->   Operation 51 'getelementptr' 'weights1_m_weights_V_4' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.77ns)   --->   "%weights1_m_weights_V_5 = load i8* %weights1_m_weights_V_4, align 1" [S1/conv1d.h:808]   --->   Operation 52 'load' 'weights1_m_weights_V_5' <Predicate = (!exitcond_flatten5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%weights1_m_weights_V_6 = getelementptr [1024 x i8]* @weights1_m_weights_V_1, i64 0, i64 %tmp_75" [S1/conv1d.h:808]   --->   Operation 53 'getelementptr' 'weights1_m_weights_V_6' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (2.77ns)   --->   "%weights1_m_weights_V_7 = load i8* %weights1_m_weights_V_6, align 1" [S1/conv1d.h:808]   --->   Operation 54 'load' 'weights1_m_weights_V_7' <Predicate = (!exitcond_flatten5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%weights1_m_weights_V_8 = getelementptr [1024 x i8]* @weights1_m_weights_V_2, i64 0, i64 %tmp_75" [S1/conv1d.h:808]   --->   Operation 55 'getelementptr' 'weights1_m_weights_V_8' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (2.77ns)   --->   "%weights1_m_weights_V_9 = load i8* %weights1_m_weights_V_8, align 1" [S1/conv1d.h:808]   --->   Operation 56 'load' 'weights1_m_weights_V_9' <Predicate = (!exitcond_flatten5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%weights1_m_weights_V_10 = getelementptr [1024 x i8]* @weights1_m_weights_V_3, i64 0, i64 %tmp_75" [S1/conv1d.h:808]   --->   Operation 57 'getelementptr' 'weights1_m_weights_V_10' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (2.77ns)   --->   "%weights1_m_weights_V_11 = load i8* %weights1_m_weights_V_10, align 1" [S1/conv1d.h:808]   --->   Operation 58 'load' 'weights1_m_weights_V_11' <Predicate = (!exitcond_flatten5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>

State 4 <SV = 3> <Delay = 8.36>
ST_4 : Operation 59 [1/2] (2.77ns)   --->   "%weights1_m_weights_V_5 = load i8* %weights1_m_weights_V_4, align 1" [S1/conv1d.h:808]   --->   Operation 59 'load' 'weights1_m_weights_V_5' <Predicate = (!exitcond_flatten5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%p_s = sext i8 %tmp_V to i16" [S1/conv1d.h:814]   --->   Operation 60 'sext' 'p_s' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_3 = sext i8 %weights1_m_weights_V_5 to i16" [S1/conv1d.h:814]   --->   Operation 61 'sext' 'p_3' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (3.61ns)   --->   "%p_Val2_s = mul i16 %p_s, %p_3" [S1/conv1d.h:814]   --->   Operation 62 'mul' 'p_Val2_s' <Predicate = (!exitcond_flatten5)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node tmp_80)   --->   "%tmp_621 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_s, i32 15)" [S1/conv1d.h:814]   --->   Operation 63 'bitselect' 'tmp_621' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%p_Val2_s_141 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_s, i32 7, i32 14)" [S1/conv1d.h:814]   --->   Operation 64 'partselect' 'p_Val2_s_141' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_622 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_s, i32 6)" [S1/conv1d.h:814]   --->   Operation 65 'bitselect' 'tmp_622' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node tmp_80)   --->   "%tmp_623 = trunc i16 %p_Val2_s to i1" [S1/conv1d.h:814]   --->   Operation 66 'trunc' 'tmp_623' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node tmp_80)   --->   "%tmp_77 = or i1 %tmp_623, %tmp_621" [S1/conv1d.h:814]   --->   Operation 67 'or' 'tmp_77' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node tmp_80)   --->   "%tmp_78 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %p_Val2_s, i32 1, i32 5)" [S1/conv1d.h:814]   --->   Operation 68 'partselect' 'tmp_78' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node tmp_80)   --->   "%tmp_79 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_78, i1 %tmp_77)" [S1/conv1d.h:814]   --->   Operation 69 'bitconcatenate' 'tmp_79' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_80 = icmp ne i6 %tmp_79, 0" [S1/conv1d.h:814]   --->   Operation 70 'icmp' 'tmp_80' <Predicate = (!exitcond_flatten5)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.80ns)   --->   "%qb_assign_1 = and i1 %tmp_80, %tmp_622" [S1/conv1d.h:814]   --->   Operation 71 'and' 'qb_assign_1' <Predicate = (!exitcond_flatten5)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/2] (2.77ns)   --->   "%weights1_m_weights_V_7 = load i8* %weights1_m_weights_V_6, align 1" [S1/conv1d.h:808]   --->   Operation 72 'load' 'weights1_m_weights_V_7' <Predicate = (!exitcond_flatten5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%p_0132_1 = sext i8 %weights1_m_weights_V_7 to i16" [S1/conv1d.h:814]   --->   Operation 73 'sext' 'p_0132_1' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (3.61ns)   --->   "%p_Val2_1 = mul i16 %p_s, %p_0132_1" [S1/conv1d.h:814]   --->   Operation 74 'mul' 'p_Val2_1' <Predicate = (!exitcond_flatten5)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_624 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_1, i32 15)" [S1/conv1d.h:814]   --->   Operation 75 'bitselect' 'tmp_624' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%p_Val2_75_1 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_1, i32 7, i32 14)" [S1/conv1d.h:814]   --->   Operation 76 'partselect' 'p_Val2_75_1' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_625 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_1, i32 6)" [S1/conv1d.h:814]   --->   Operation 77 'bitselect' 'tmp_625' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_626 = trunc i16 %p_Val2_1 to i1" [S1/conv1d.h:814]   --->   Operation 78 'trunc' 'tmp_626' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_84 = or i1 %tmp_626, %tmp_624" [S1/conv1d.h:814]   --->   Operation 79 'or' 'tmp_84' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_85 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %p_Val2_1, i32 1, i32 5)" [S1/conv1d.h:814]   --->   Operation 80 'partselect' 'tmp_85' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_86 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_85, i1 %tmp_84)" [S1/conv1d.h:814]   --->   Operation 81 'bitconcatenate' 'tmp_86' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_203_1 = icmp ne i6 %tmp_86, 0" [S1/conv1d.h:814]   --->   Operation 82 'icmp' 'tmp_203_1' <Predicate = (!exitcond_flatten5)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.80ns)   --->   "%qb_assign_1_1 = and i1 %tmp_203_1, %tmp_625" [S1/conv1d.h:814]   --->   Operation 83 'and' 'qb_assign_1_1' <Predicate = (!exitcond_flatten5)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/2] (2.77ns)   --->   "%weights1_m_weights_V_9 = load i8* %weights1_m_weights_V_8, align 1" [S1/conv1d.h:808]   --->   Operation 84 'load' 'weights1_m_weights_V_9' <Predicate = (!exitcond_flatten5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%p_0132_2 = sext i8 %weights1_m_weights_V_9 to i16" [S1/conv1d.h:814]   --->   Operation 85 'sext' 'p_0132_2' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (3.61ns)   --->   "%p_Val2_2 = mul i16 %p_s, %p_0132_2" [S1/conv1d.h:814]   --->   Operation 86 'mul' 'p_Val2_2' <Predicate = (!exitcond_flatten5)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_627 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_2, i32 15)" [S1/conv1d.h:814]   --->   Operation 87 'bitselect' 'tmp_627' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%p_Val2_75_2 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_2, i32 7, i32 14)" [S1/conv1d.h:814]   --->   Operation 88 'partselect' 'p_Val2_75_2' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_628 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_2, i32 6)" [S1/conv1d.h:814]   --->   Operation 89 'bitselect' 'tmp_628' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_629 = trunc i16 %p_Val2_2 to i1" [S1/conv1d.h:814]   --->   Operation 90 'trunc' 'tmp_629' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_88 = or i1 %tmp_629, %tmp_627" [S1/conv1d.h:814]   --->   Operation 91 'or' 'tmp_88' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_89 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %p_Val2_2, i32 1, i32 5)" [S1/conv1d.h:814]   --->   Operation 92 'partselect' 'tmp_89' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_90 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_89, i1 %tmp_88)" [S1/conv1d.h:814]   --->   Operation 93 'bitconcatenate' 'tmp_90' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_203_2 = icmp ne i6 %tmp_90, 0" [S1/conv1d.h:814]   --->   Operation 94 'icmp' 'tmp_203_2' <Predicate = (!exitcond_flatten5)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.80ns)   --->   "%qb_assign_1_2 = and i1 %tmp_203_2, %tmp_628" [S1/conv1d.h:814]   --->   Operation 95 'and' 'qb_assign_1_2' <Predicate = (!exitcond_flatten5)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/2] (2.77ns)   --->   "%weights1_m_weights_V_11 = load i8* %weights1_m_weights_V_10, align 1" [S1/conv1d.h:808]   --->   Operation 96 'load' 'weights1_m_weights_V_11' <Predicate = (!exitcond_flatten5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%p_0132_3 = sext i8 %weights1_m_weights_V_11 to i16" [S1/conv1d.h:814]   --->   Operation 97 'sext' 'p_0132_3' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (3.61ns)   --->   "%p_Val2_3 = mul i16 %p_s, %p_0132_3" [S1/conv1d.h:814]   --->   Operation 98 'mul' 'p_Val2_3' <Predicate = (!exitcond_flatten5)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_630 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_3, i32 15)" [S1/conv1d.h:814]   --->   Operation 99 'bitselect' 'tmp_630' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%p_Val2_75_3 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_3, i32 7, i32 14)" [S1/conv1d.h:814]   --->   Operation 100 'partselect' 'p_Val2_75_3' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_631 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_3, i32 6)" [S1/conv1d.h:814]   --->   Operation 101 'bitselect' 'tmp_631' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_632 = trunc i16 %p_Val2_3 to i1" [S1/conv1d.h:814]   --->   Operation 102 'trunc' 'tmp_632' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_92 = or i1 %tmp_632, %tmp_630" [S1/conv1d.h:814]   --->   Operation 103 'or' 'tmp_92' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_93 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %p_Val2_3, i32 1, i32 5)" [S1/conv1d.h:814]   --->   Operation 104 'partselect' 'tmp_93' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_94 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_93, i1 %tmp_92)" [S1/conv1d.h:814]   --->   Operation 105 'bitconcatenate' 'tmp_94' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_203_3 = icmp ne i6 %tmp_94, 0" [S1/conv1d.h:814]   --->   Operation 106 'icmp' 'tmp_203_3' <Predicate = (!exitcond_flatten5)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.80ns)   --->   "%qb_assign_1_3 = and i1 %tmp_203_3, %tmp_631" [S1/conv1d.h:814]   --->   Operation 107 'and' 'qb_assign_1_3' <Predicate = (!exitcond_flatten5)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.06>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%macRegisters_0_V_3_s = load i8* %macRegisters_0_V_3" [S1/conv1d.h:827]   --->   Operation 108 'load' 'macRegisters_0_V_3_s' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%macRegisters_1_V_3_s = load i8* %macRegisters_1_V_3" [S1/conv1d.h:827]   --->   Operation 109 'load' 'macRegisters_1_V_3_s' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%macRegisters_2_V_3_s = load i8* %macRegisters_2_V_3" [S1/conv1d.h:827]   --->   Operation 110 'load' 'macRegisters_2_V_3_s' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%macRegisters_3_V_3_s = load i8* %macRegisters_3_V_3" [S1/conv1d.h:827]   --->   Operation 111 'load' 'macRegisters_3_V_3_s' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([50 x i8]* @loop_ofmChannels_loo)"   --->   Operation 112 'specloopname' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @loop_neuronFold_loop)"   --->   Operation 113 'specloopname' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str61) nounwind" [S1/conv1d.h:784]   --->   Operation 114 'specloopname' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_73 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str61)" [S1/conv1d.h:784]   --->   Operation 115 'specregionbegin' 'tmp_73' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [S1/conv1d.h:785]   --->   Operation 116 'specpipeline' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_81 = zext i1 %qb_assign_1 to i8" [S1/conv1d.h:814]   --->   Operation 117 'zext' 'tmp_81' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i8 %tmp_81, %macRegisters_0_V_3_s" [S1/conv1d.h:827]   --->   Operation 118 'add' 'tmp1' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 119 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_0_V = add i8 %p_Val2_s_141, %tmp1" [S1/conv1d.h:827]   --->   Operation 119 'add' 'macRegisters_0_V' <Predicate = (!exitcond_flatten5)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_204_1 = zext i1 %qb_assign_1_1 to i8" [S1/conv1d.h:814]   --->   Operation 120 'zext' 'tmp_204_1' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i8 %tmp_204_1, %macRegisters_1_V_3_s" [S1/conv1d.h:827]   --->   Operation 121 'add' 'tmp2' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 122 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_1_V = add i8 %p_Val2_75_1, %tmp2" [S1/conv1d.h:827]   --->   Operation 122 'add' 'macRegisters_1_V' <Predicate = (!exitcond_flatten5)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_204_2 = zext i1 %qb_assign_1_2 to i8" [S1/conv1d.h:814]   --->   Operation 123 'zext' 'tmp_204_2' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i8 %tmp_204_2, %macRegisters_2_V_3_s" [S1/conv1d.h:827]   --->   Operation 124 'add' 'tmp3' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 125 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_2_V = add i8 %p_Val2_75_2, %tmp3" [S1/conv1d.h:827]   --->   Operation 125 'add' 'macRegisters_2_V' <Predicate = (!exitcond_flatten5)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_204_3 = zext i1 %qb_assign_1_3 to i8" [S1/conv1d.h:814]   --->   Operation 126 'zext' 'tmp_204_3' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i8 %tmp_204_3, %macRegisters_3_V_3_s" [S1/conv1d.h:827]   --->   Operation 127 'add' 'tmp4' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 128 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_3_V = add i8 %p_Val2_75_3, %tmp4" [S1/conv1d.h:827]   --->   Operation 128 'add' 'macRegisters_3_V' <Predicate = (!exitcond_flatten5)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 129 [1/1] (1.30ns)   --->   "store i8 %macRegisters_3_V, i8* %macRegisters_3_V_3" [S1/conv1d.h:835]   --->   Operation 129 'store' <Predicate = (!tmp_82)> <Delay = 1.30>
ST_5 : Operation 130 [1/1] (1.30ns)   --->   "store i8 %macRegisters_2_V, i8* %macRegisters_2_V_3" [S1/conv1d.h:835]   --->   Operation 130 'store' <Predicate = (!tmp_82)> <Delay = 1.30>
ST_5 : Operation 131 [1/1] (1.30ns)   --->   "store i8 %macRegisters_1_V, i8* %macRegisters_1_V_3" [S1/conv1d.h:835]   --->   Operation 131 'store' <Predicate = (!tmp_82)> <Delay = 1.30>
ST_5 : Operation 132 [1/1] (1.30ns)   --->   "store i8 %macRegisters_0_V, i8* %macRegisters_0_V_3" [S1/conv1d.h:835]   --->   Operation 132 'store' <Predicate = (!tmp_82)> <Delay = 1.30>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S1/conv1d.h:838]   --->   Operation 133 'br' <Predicate = (!tmp_82)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_95 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 0, i8 0, i8 18, i8 0, i8 0, i8 40, i8 22, i8 0, i8 12, i8 -3, i8 24, i8 27, i8 -14, i8 0, i8 21, i8 0, i4 %nm_t_mid2)" [S1/conv1d.h:784]   --->   Operation 134 'mux' 'tmp_95' <Predicate = (tmp_82)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (1.69ns) (out node of the LUT)   --->   "%p_Val2_7 = add i8 %macRegisters_0_V, %tmp_95" [S1/conv1d.h:850]   --->   Operation 135 'add' 'p_Val2_7' <Predicate = (tmp_82)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20_1)   --->   "%tmp_96 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 34, i8 18, i8 0, i8 37, i8 -4, i8 0, i8 10, i8 0, i8 16, i8 0, i8 18, i8 0, i8 16, i8 -1, i8 5, i8 16, i4 %nm_t_mid2)" [S1/conv1d.h:784]   --->   Operation 136 'mux' 'tmp_96' <Predicate = (tmp_82)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (1.69ns) (out node of the LUT)   --->   "%p_Val2_20_1 = add i8 %macRegisters_1_V, %tmp_96" [S1/conv1d.h:850]   --->   Operation 137 'add' 'p_Val2_20_1' <Predicate = (tmp_82)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20_2)   --->   "%tmp_97 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 0, i8 30, i8 29, i8 0, i8 0, i8 0, i8 19, i8 4, i8 0, i8 20, i8 6, i8 36, i8 13, i8 0, i8 15, i8 32, i4 %nm_t_mid2)" [S1/conv1d.h:784]   --->   Operation 138 'mux' 'tmp_97' <Predicate = (tmp_82)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (1.69ns) (out node of the LUT)   --->   "%p_Val2_20_2 = add i8 %macRegisters_2_V, %tmp_97" [S1/conv1d.h:850]   --->   Operation 139 'add' 'p_Val2_20_2' <Predicate = (tmp_82)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20_3)   --->   "%tmp_98 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 19, i8 17, i8 0, i8 0, i8 4, i8 34, i8 30, i8 32, i8 6, i8 26, i8 37, i8 26, i8 0, i8 22, i8 0, i8 26, i4 %nm_t_mid2)" [S1/conv1d.h:784]   --->   Operation 140 'mux' 'tmp_98' <Predicate = (tmp_82)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (1.69ns) (out node of the LUT)   --->   "%p_Val2_20_3 = add i8 %macRegisters_3_V, %tmp_98" [S1/conv1d.h:850]   --->   Operation 141 'add' 'p_Val2_20_3' <Predicate = (tmp_82)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_V_51 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %p_Val2_20_3, i8 %p_Val2_20_2, i8 %p_Val2_20_1, i8 %p_Val2_7)" [S1/conv1d.h:861]   --->   Operation 142 'bitconcatenate' 'tmp_V_51' <Predicate = (tmp_82)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_51)" [S1/conv1d.h:867]   --->   Operation 143 'write' <Predicate = (tmp_82)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 144 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_3"   --->   Operation 144 'store' <Predicate = (tmp_82)> <Delay = 1.30>
ST_5 : Operation 145 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_3"   --->   Operation 145 'store' <Predicate = (tmp_82)> <Delay = 1.30>
ST_5 : Operation 146 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_3"   --->   Operation 146 'store' <Predicate = (tmp_82)> <Delay = 1.30>
ST_5 : Operation 147 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_3"   --->   Operation 147 'store' <Predicate = (tmp_82)> <Delay = 1.30>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S1/conv1d.h:868]   --->   Operation 148 'br' <Predicate = (tmp_82)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str61, i32 %tmp_73)" [S1/conv1d.h:869]   --->   Operation 149 'specregionend' 'empty' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 150 'br' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "ret void" [S1/conv1d.h:875]   --->   Operation 151 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights1_m_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights1_m_weights_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights1_m_weights_V_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights1_m_weights_V_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
macRegisters_0_V_3      (alloca         ) [ 0111110]
macRegisters_1_V_3      (alloca         ) [ 0111110]
macRegisters_2_V_3      (alloca         ) [ 0111110]
macRegisters_3_V_3      (alloca         ) [ 0111110]
StgValue_11             (specinterface  ) [ 0000000]
StgValue_12             (specinterface  ) [ 0000000]
StgValue_13             (store          ) [ 0000000]
StgValue_14             (store          ) [ 0000000]
StgValue_15             (store          ) [ 0000000]
StgValue_16             (store          ) [ 0000000]
StgValue_17             (br             ) [ 0111110]
indvar_flatten5         (phi            ) [ 0010000]
indvar_flatten          (phi            ) [ 0010000]
nm                      (phi            ) [ 0010000]
sf                      (phi            ) [ 0010000]
tmp                     (trunc          ) [ 0000000]
tmp_72                  (bitconcatenate ) [ 0000000]
exitcond_flatten5       (icmp           ) [ 0011110]
indvar_flatten_next5    (add            ) [ 0111110]
StgValue_26             (br             ) [ 0000000]
exitcond_flatten        (icmp           ) [ 0000000]
nm_mid                  (select         ) [ 0000000]
tmp_72_mid              (select         ) [ 0000000]
nm_t_mid                (select         ) [ 0000000]
not_exitcond_flatten    (xor            ) [ 0000000]
tmp_54                  (icmp           ) [ 0000000]
tmp_73_mid              (and            ) [ 0000000]
nm_1                    (add            ) [ 0000000]
tmp_s                   (or             ) [ 0000000]
sf_mid2                 (select         ) [ 0000000]
tmp_620                 (trunc          ) [ 0000000]
tmp_72_mid1             (bitconcatenate ) [ 0000000]
tmp_72_mid2             (select         ) [ 0000000]
nm_t_mid2               (select         ) [ 0011110]
nm_mid2                 (select         ) [ 0111110]
sf_cast1                (zext           ) [ 0000000]
tmp_74                  (add            ) [ 0011000]
tmp_82                  (icmp           ) [ 0011110]
StgValue_45             (br             ) [ 0000000]
sf_1                    (add            ) [ 0111110]
indvar_flatten_op       (add            ) [ 0000000]
indvar_flatten_next     (select         ) [ 0111110]
tmp_V                   (read           ) [ 0010100]
tmp_75                  (zext           ) [ 0000000]
weights1_m_weights_V_4  (getelementptr  ) [ 0010100]
weights1_m_weights_V_6  (getelementptr  ) [ 0010100]
weights1_m_weights_V_8  (getelementptr  ) [ 0010100]
weights1_m_weights_V_10 (getelementptr  ) [ 0010100]
weights1_m_weights_V_5  (load           ) [ 0000000]
p_s                     (sext           ) [ 0000000]
p_3                     (sext           ) [ 0000000]
p_Val2_s                (mul            ) [ 0000000]
tmp_621                 (bitselect      ) [ 0000000]
p_Val2_s_141            (partselect     ) [ 0010010]
tmp_622                 (bitselect      ) [ 0000000]
tmp_623                 (trunc          ) [ 0000000]
tmp_77                  (or             ) [ 0000000]
tmp_78                  (partselect     ) [ 0000000]
tmp_79                  (bitconcatenate ) [ 0000000]
tmp_80                  (icmp           ) [ 0000000]
qb_assign_1             (and            ) [ 0010010]
weights1_m_weights_V_7  (load           ) [ 0000000]
p_0132_1                (sext           ) [ 0000000]
p_Val2_1                (mul            ) [ 0000000]
tmp_624                 (bitselect      ) [ 0000000]
p_Val2_75_1             (partselect     ) [ 0010010]
tmp_625                 (bitselect      ) [ 0000000]
tmp_626                 (trunc          ) [ 0000000]
tmp_84                  (or             ) [ 0000000]
tmp_85                  (partselect     ) [ 0000000]
tmp_86                  (bitconcatenate ) [ 0000000]
tmp_203_1               (icmp           ) [ 0000000]
qb_assign_1_1           (and            ) [ 0010010]
weights1_m_weights_V_9  (load           ) [ 0000000]
p_0132_2                (sext           ) [ 0000000]
p_Val2_2                (mul            ) [ 0000000]
tmp_627                 (bitselect      ) [ 0000000]
p_Val2_75_2             (partselect     ) [ 0010010]
tmp_628                 (bitselect      ) [ 0000000]
tmp_629                 (trunc          ) [ 0000000]
tmp_88                  (or             ) [ 0000000]
tmp_89                  (partselect     ) [ 0000000]
tmp_90                  (bitconcatenate ) [ 0000000]
tmp_203_2               (icmp           ) [ 0000000]
qb_assign_1_2           (and            ) [ 0010010]
weights1_m_weights_V_11 (load           ) [ 0000000]
p_0132_3                (sext           ) [ 0000000]
p_Val2_3                (mul            ) [ 0000000]
tmp_630                 (bitselect      ) [ 0000000]
p_Val2_75_3             (partselect     ) [ 0010010]
tmp_631                 (bitselect      ) [ 0000000]
tmp_632                 (trunc          ) [ 0000000]
tmp_92                  (or             ) [ 0000000]
tmp_93                  (partselect     ) [ 0000000]
tmp_94                  (bitconcatenate ) [ 0000000]
tmp_203_3               (icmp           ) [ 0000000]
qb_assign_1_3           (and            ) [ 0010010]
macRegisters_0_V_3_s    (load           ) [ 0000000]
macRegisters_1_V_3_s    (load           ) [ 0000000]
macRegisters_2_V_3_s    (load           ) [ 0000000]
macRegisters_3_V_3_s    (load           ) [ 0000000]
StgValue_112            (specloopname   ) [ 0000000]
StgValue_113            (specloopname   ) [ 0000000]
StgValue_114            (specloopname   ) [ 0000000]
tmp_73                  (specregionbegin) [ 0000000]
StgValue_116            (specpipeline   ) [ 0000000]
tmp_81                  (zext           ) [ 0000000]
tmp1                    (add            ) [ 0000000]
macRegisters_0_V        (add            ) [ 0000000]
tmp_204_1               (zext           ) [ 0000000]
tmp2                    (add            ) [ 0000000]
macRegisters_1_V        (add            ) [ 0000000]
tmp_204_2               (zext           ) [ 0000000]
tmp3                    (add            ) [ 0000000]
macRegisters_2_V        (add            ) [ 0000000]
tmp_204_3               (zext           ) [ 0000000]
tmp4                    (add            ) [ 0000000]
macRegisters_3_V        (add            ) [ 0000000]
StgValue_129            (store          ) [ 0000000]
StgValue_130            (store          ) [ 0000000]
StgValue_131            (store          ) [ 0000000]
StgValue_132            (store          ) [ 0000000]
StgValue_133            (br             ) [ 0000000]
tmp_95                  (mux            ) [ 0000000]
p_Val2_7                (add            ) [ 0000000]
tmp_96                  (mux            ) [ 0000000]
p_Val2_20_1             (add            ) [ 0000000]
tmp_97                  (mux            ) [ 0000000]
p_Val2_20_2             (add            ) [ 0000000]
tmp_98                  (mux            ) [ 0000000]
p_Val2_20_3             (add            ) [ 0000000]
tmp_V_51                (bitconcatenate ) [ 0000000]
StgValue_143            (write          ) [ 0000000]
StgValue_144            (store          ) [ 0000000]
StgValue_145            (store          ) [ 0000000]
StgValue_146            (store          ) [ 0000000]
StgValue_147            (store          ) [ 0000000]
StgValue_148            (br             ) [ 0000000]
empty                   (specregionend  ) [ 0000000]
StgValue_150            (br             ) [ 0111110]
StgValue_151            (ret            ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights1_m_weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights1_m_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights1_m_weights_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights1_m_weights_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights1_m_weights_V_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights1_m_weights_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights1_m_weights_V_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights1_m_weights_V_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str508"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str509"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str510"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str511"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str512"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str513"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str501"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str502"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str503"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str504"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str505"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str506"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_ofmChannels_loo"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_neuronFold_loop"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str61"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i8.i4"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="184" class="1004" name="macRegisters_0_V_3_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_0_V_3/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="macRegisters_1_V_3_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_1_V_3/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="macRegisters_2_V_3_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_2_V_3/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="macRegisters_3_V_3_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_3_V_3/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_V_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="0"/>
<pin id="203" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="StgValue_143_write_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="32" slack="0"/>
<pin id="210" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_143/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="weights1_m_weights_V_4_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="10" slack="0"/>
<pin id="217" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights1_m_weights_V_4/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="10" slack="0"/>
<pin id="222" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights1_m_weights_V_5/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="weights1_m_weights_V_6_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="10" slack="0"/>
<pin id="230" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights1_m_weights_V_6/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="10" slack="0"/>
<pin id="235" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights1_m_weights_V_7/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="weights1_m_weights_V_8_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="10" slack="0"/>
<pin id="243" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights1_m_weights_V_8/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="10" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights1_m_weights_V_9/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="weights1_m_weights_V_10_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="10" slack="0"/>
<pin id="256" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights1_m_weights_V_10/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="10" slack="0"/>
<pin id="261" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights1_m_weights_V_11/3 "/>
</bind>
</comp>

<comp id="265" class="1005" name="indvar_flatten5_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="23" slack="1"/>
<pin id="267" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten5 (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="indvar_flatten5_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="23" slack="0"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten5/2 "/>
</bind>
</comp>

<comp id="276" class="1005" name="indvar_flatten_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="12" slack="1"/>
<pin id="278" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="indvar_flatten_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="12" slack="0"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="287" class="1005" name="nm_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="5" slack="1"/>
<pin id="289" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="nm (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="nm_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="1"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="5" slack="0"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nm/2 "/>
</bind>
</comp>

<comp id="298" class="1005" name="sf_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="1"/>
<pin id="300" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sf (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="sf_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="7" slack="0"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sf/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="0"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_13/1 StgValue_144/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_store_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="8" slack="0"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_14/1 StgValue_145/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="8" slack="0"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_15/1 StgValue_146/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="8" slack="0"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_16/1 StgValue_147/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="0"/>
<pin id="331" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_72_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="10" slack="0"/>
<pin id="335" dir="0" index="1" bw="4" slack="0"/>
<pin id="336" dir="0" index="2" bw="1" slack="0"/>
<pin id="337" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_72/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="exitcond_flatten5_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="23" slack="0"/>
<pin id="343" dir="0" index="1" bw="23" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten5/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="indvar_flatten_next5_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="23" slack="0"/>
<pin id="350" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next5/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="exitcond_flatten_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="12" slack="0"/>
<pin id="355" dir="0" index="1" bw="12" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="nm_mid_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="5" slack="0"/>
<pin id="363" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_72_mid_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="10" slack="0"/>
<pin id="371" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_72_mid/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="nm_t_mid_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="0" index="2" bw="4" slack="0"/>
<pin id="379" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="not_exitcond_flatten_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_54_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="7" slack="0"/>
<pin id="391" dir="0" index="1" bw="7" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_54/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_73_mid_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_73_mid/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="nm_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="5" slack="0"/>
<pin id="404" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nm_1/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_s_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="sf_mid2_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="0" index="2" bw="7" slack="0"/>
<pin id="417" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sf_mid2/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_620_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="5" slack="0"/>
<pin id="423" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_620/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_72_mid1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="10" slack="0"/>
<pin id="427" dir="0" index="1" bw="4" slack="0"/>
<pin id="428" dir="0" index="2" bw="1" slack="0"/>
<pin id="429" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_72_mid1/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_72_mid2_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="10" slack="0"/>
<pin id="436" dir="0" index="2" bw="10" slack="0"/>
<pin id="437" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_72_mid2/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="nm_t_mid2_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="4" slack="0"/>
<pin id="444" dir="0" index="2" bw="4" slack="0"/>
<pin id="445" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid2/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="nm_mid2_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="5" slack="0"/>
<pin id="452" dir="0" index="2" bw="5" slack="0"/>
<pin id="453" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid2/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="sf_cast1_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="7" slack="0"/>
<pin id="459" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sf_cast1/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_74_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="7" slack="0"/>
<pin id="463" dir="0" index="1" bw="10" slack="0"/>
<pin id="464" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_74/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_82_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="7" slack="0"/>
<pin id="469" dir="0" index="1" bw="7" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_82/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="sf_1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="7" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sf_1/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="indvar_flatten_op_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="12" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="indvar_flatten_next_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="0" index="2" bw="12" slack="0"/>
<pin id="489" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_75_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="10" slack="1"/>
<pin id="495" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_75/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="p_s_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="1"/>
<pin id="502" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_s/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="p_3_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="8" slack="0"/>
<pin id="505" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_3/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="p_Val2_s_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="0"/>
<pin id="509" dir="0" index="1" bw="8" slack="0"/>
<pin id="510" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_621_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="16" slack="0"/>
<pin id="516" dir="0" index="2" bw="5" slack="0"/>
<pin id="517" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_621/4 "/>
</bind>
</comp>

<comp id="521" class="1004" name="p_Val2_s_141_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="0"/>
<pin id="523" dir="0" index="1" bw="16" slack="0"/>
<pin id="524" dir="0" index="2" bw="4" slack="0"/>
<pin id="525" dir="0" index="3" bw="5" slack="0"/>
<pin id="526" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s_141/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_622_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="16" slack="0"/>
<pin id="534" dir="0" index="2" bw="4" slack="0"/>
<pin id="535" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_622/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_623_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="16" slack="0"/>
<pin id="541" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_623/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_77_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_77/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_78_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="5" slack="0"/>
<pin id="551" dir="0" index="1" bw="16" slack="0"/>
<pin id="552" dir="0" index="2" bw="1" slack="0"/>
<pin id="553" dir="0" index="3" bw="4" slack="0"/>
<pin id="554" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_78/4 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_79_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="6" slack="0"/>
<pin id="561" dir="0" index="1" bw="5" slack="0"/>
<pin id="562" dir="0" index="2" bw="1" slack="0"/>
<pin id="563" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_79/4 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_80_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="6" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_80/4 "/>
</bind>
</comp>

<comp id="573" class="1004" name="qb_assign_1_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1/4 "/>
</bind>
</comp>

<comp id="579" class="1004" name="p_0132_1_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="0"/>
<pin id="581" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_1/4 "/>
</bind>
</comp>

<comp id="583" class="1004" name="p_Val2_1_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="8" slack="0"/>
<pin id="585" dir="0" index="1" bw="8" slack="0"/>
<pin id="586" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/4 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_624_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="16" slack="0"/>
<pin id="592" dir="0" index="2" bw="5" slack="0"/>
<pin id="593" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_624/4 "/>
</bind>
</comp>

<comp id="597" class="1004" name="p_Val2_75_1_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="0"/>
<pin id="599" dir="0" index="1" bw="16" slack="0"/>
<pin id="600" dir="0" index="2" bw="4" slack="0"/>
<pin id="601" dir="0" index="3" bw="5" slack="0"/>
<pin id="602" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_75_1/4 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_625_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="0" index="1" bw="16" slack="0"/>
<pin id="610" dir="0" index="2" bw="4" slack="0"/>
<pin id="611" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_625/4 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_626_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="16" slack="0"/>
<pin id="617" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_626/4 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_84_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_84/4 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_85_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="5" slack="0"/>
<pin id="627" dir="0" index="1" bw="16" slack="0"/>
<pin id="628" dir="0" index="2" bw="1" slack="0"/>
<pin id="629" dir="0" index="3" bw="4" slack="0"/>
<pin id="630" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_85/4 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_86_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="6" slack="0"/>
<pin id="637" dir="0" index="1" bw="5" slack="0"/>
<pin id="638" dir="0" index="2" bw="1" slack="0"/>
<pin id="639" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_86/4 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_203_1_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="6" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_203_1/4 "/>
</bind>
</comp>

<comp id="649" class="1004" name="qb_assign_1_1_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="1" slack="0"/>
<pin id="652" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_1/4 "/>
</bind>
</comp>

<comp id="655" class="1004" name="p_0132_2_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="8" slack="0"/>
<pin id="657" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_2/4 "/>
</bind>
</comp>

<comp id="659" class="1004" name="p_Val2_2_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="8" slack="0"/>
<pin id="661" dir="0" index="1" bw="8" slack="0"/>
<pin id="662" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_2/4 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_627_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="0"/>
<pin id="667" dir="0" index="1" bw="16" slack="0"/>
<pin id="668" dir="0" index="2" bw="5" slack="0"/>
<pin id="669" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_627/4 "/>
</bind>
</comp>

<comp id="673" class="1004" name="p_Val2_75_2_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="8" slack="0"/>
<pin id="675" dir="0" index="1" bw="16" slack="0"/>
<pin id="676" dir="0" index="2" bw="4" slack="0"/>
<pin id="677" dir="0" index="3" bw="5" slack="0"/>
<pin id="678" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_75_2/4 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp_628_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="16" slack="0"/>
<pin id="686" dir="0" index="2" bw="4" slack="0"/>
<pin id="687" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_628/4 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp_629_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="16" slack="0"/>
<pin id="693" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_629/4 "/>
</bind>
</comp>

<comp id="695" class="1004" name="tmp_88_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="0"/>
<pin id="697" dir="0" index="1" bw="1" slack="0"/>
<pin id="698" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_88/4 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_89_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="5" slack="0"/>
<pin id="703" dir="0" index="1" bw="16" slack="0"/>
<pin id="704" dir="0" index="2" bw="1" slack="0"/>
<pin id="705" dir="0" index="3" bw="4" slack="0"/>
<pin id="706" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_89/4 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_90_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="6" slack="0"/>
<pin id="713" dir="0" index="1" bw="5" slack="0"/>
<pin id="714" dir="0" index="2" bw="1" slack="0"/>
<pin id="715" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_90/4 "/>
</bind>
</comp>

<comp id="719" class="1004" name="tmp_203_2_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="6" slack="0"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_203_2/4 "/>
</bind>
</comp>

<comp id="725" class="1004" name="qb_assign_1_2_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="1" slack="0"/>
<pin id="728" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_2/4 "/>
</bind>
</comp>

<comp id="731" class="1004" name="p_0132_3_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="8" slack="0"/>
<pin id="733" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_3/4 "/>
</bind>
</comp>

<comp id="735" class="1004" name="p_Val2_3_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="8" slack="0"/>
<pin id="737" dir="0" index="1" bw="8" slack="0"/>
<pin id="738" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_3/4 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp_630_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="0"/>
<pin id="743" dir="0" index="1" bw="16" slack="0"/>
<pin id="744" dir="0" index="2" bw="5" slack="0"/>
<pin id="745" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_630/4 "/>
</bind>
</comp>

<comp id="749" class="1004" name="p_Val2_75_3_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="8" slack="0"/>
<pin id="751" dir="0" index="1" bw="16" slack="0"/>
<pin id="752" dir="0" index="2" bw="4" slack="0"/>
<pin id="753" dir="0" index="3" bw="5" slack="0"/>
<pin id="754" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_75_3/4 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_631_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="0"/>
<pin id="761" dir="0" index="1" bw="16" slack="0"/>
<pin id="762" dir="0" index="2" bw="4" slack="0"/>
<pin id="763" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_631/4 "/>
</bind>
</comp>

<comp id="767" class="1004" name="tmp_632_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="16" slack="0"/>
<pin id="769" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_632/4 "/>
</bind>
</comp>

<comp id="771" class="1004" name="tmp_92_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="0"/>
<pin id="773" dir="0" index="1" bw="1" slack="0"/>
<pin id="774" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_92/4 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp_93_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="5" slack="0"/>
<pin id="779" dir="0" index="1" bw="16" slack="0"/>
<pin id="780" dir="0" index="2" bw="1" slack="0"/>
<pin id="781" dir="0" index="3" bw="4" slack="0"/>
<pin id="782" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_93/4 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_94_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="6" slack="0"/>
<pin id="789" dir="0" index="1" bw="5" slack="0"/>
<pin id="790" dir="0" index="2" bw="1" slack="0"/>
<pin id="791" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_94/4 "/>
</bind>
</comp>

<comp id="795" class="1004" name="tmp_203_3_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="6" slack="0"/>
<pin id="797" dir="0" index="1" bw="1" slack="0"/>
<pin id="798" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_203_3/4 "/>
</bind>
</comp>

<comp id="801" class="1004" name="qb_assign_1_3_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="0"/>
<pin id="803" dir="0" index="1" bw="1" slack="0"/>
<pin id="804" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_3/4 "/>
</bind>
</comp>

<comp id="807" class="1004" name="macRegisters_0_V_3_s_load_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="8" slack="4"/>
<pin id="809" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_0_V_3_s/5 "/>
</bind>
</comp>

<comp id="810" class="1004" name="macRegisters_1_V_3_s_load_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="8" slack="4"/>
<pin id="812" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_1_V_3_s/5 "/>
</bind>
</comp>

<comp id="813" class="1004" name="macRegisters_2_V_3_s_load_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="8" slack="4"/>
<pin id="815" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_2_V_3_s/5 "/>
</bind>
</comp>

<comp id="816" class="1004" name="macRegisters_3_V_3_s_load_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="8" slack="4"/>
<pin id="818" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_3_V_3_s/5 "/>
</bind>
</comp>

<comp id="819" class="1004" name="tmp_81_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="1"/>
<pin id="821" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_81/5 "/>
</bind>
</comp>

<comp id="822" class="1004" name="tmp1_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="0"/>
<pin id="824" dir="0" index="1" bw="8" slack="0"/>
<pin id="825" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="828" class="1004" name="macRegisters_0_V_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="8" slack="1"/>
<pin id="830" dir="0" index="1" bw="8" slack="0"/>
<pin id="831" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_0_V/5 "/>
</bind>
</comp>

<comp id="833" class="1004" name="tmp_204_1_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="1"/>
<pin id="835" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_204_1/5 "/>
</bind>
</comp>

<comp id="836" class="1004" name="tmp2_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="0"/>
<pin id="838" dir="0" index="1" bw="8" slack="0"/>
<pin id="839" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="842" class="1004" name="macRegisters_1_V_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="8" slack="1"/>
<pin id="844" dir="0" index="1" bw="8" slack="0"/>
<pin id="845" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_1_V/5 "/>
</bind>
</comp>

<comp id="847" class="1004" name="tmp_204_2_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="1"/>
<pin id="849" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_204_2/5 "/>
</bind>
</comp>

<comp id="850" class="1004" name="tmp3_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="0"/>
<pin id="852" dir="0" index="1" bw="8" slack="0"/>
<pin id="853" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="856" class="1004" name="macRegisters_2_V_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="8" slack="1"/>
<pin id="858" dir="0" index="1" bw="8" slack="0"/>
<pin id="859" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_2_V/5 "/>
</bind>
</comp>

<comp id="861" class="1004" name="tmp_204_3_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="1"/>
<pin id="863" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_204_3/5 "/>
</bind>
</comp>

<comp id="864" class="1004" name="tmp4_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="0"/>
<pin id="866" dir="0" index="1" bw="8" slack="0"/>
<pin id="867" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="870" class="1004" name="macRegisters_3_V_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="8" slack="1"/>
<pin id="872" dir="0" index="1" bw="8" slack="0"/>
<pin id="873" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_3_V/5 "/>
</bind>
</comp>

<comp id="875" class="1004" name="StgValue_129_store_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="8" slack="0"/>
<pin id="877" dir="0" index="1" bw="8" slack="4"/>
<pin id="878" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_129/5 "/>
</bind>
</comp>

<comp id="880" class="1004" name="StgValue_130_store_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="8" slack="0"/>
<pin id="882" dir="0" index="1" bw="8" slack="4"/>
<pin id="883" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_130/5 "/>
</bind>
</comp>

<comp id="885" class="1004" name="StgValue_131_store_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="8" slack="0"/>
<pin id="887" dir="0" index="1" bw="8" slack="4"/>
<pin id="888" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_131/5 "/>
</bind>
</comp>

<comp id="890" class="1004" name="StgValue_132_store_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="8" slack="0"/>
<pin id="892" dir="0" index="1" bw="8" slack="4"/>
<pin id="893" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_132/5 "/>
</bind>
</comp>

<comp id="895" class="1004" name="tmp_95_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="8" slack="0"/>
<pin id="897" dir="0" index="1" bw="1" slack="0"/>
<pin id="898" dir="0" index="2" bw="1" slack="0"/>
<pin id="899" dir="0" index="3" bw="6" slack="0"/>
<pin id="900" dir="0" index="4" bw="1" slack="0"/>
<pin id="901" dir="0" index="5" bw="1" slack="0"/>
<pin id="902" dir="0" index="6" bw="7" slack="0"/>
<pin id="903" dir="0" index="7" bw="6" slack="0"/>
<pin id="904" dir="0" index="8" bw="1" slack="0"/>
<pin id="905" dir="0" index="9" bw="5" slack="0"/>
<pin id="906" dir="0" index="10" bw="3" slack="0"/>
<pin id="907" dir="0" index="11" bw="6" slack="0"/>
<pin id="908" dir="0" index="12" bw="6" slack="0"/>
<pin id="909" dir="0" index="13" bw="5" slack="0"/>
<pin id="910" dir="0" index="14" bw="1" slack="0"/>
<pin id="911" dir="0" index="15" bw="6" slack="0"/>
<pin id="912" dir="0" index="16" bw="1" slack="0"/>
<pin id="913" dir="0" index="17" bw="4" slack="3"/>
<pin id="914" dir="1" index="18" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_95/5 "/>
</bind>
</comp>

<comp id="932" class="1004" name="p_Val2_7_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="8" slack="0"/>
<pin id="934" dir="0" index="1" bw="8" slack="0"/>
<pin id="935" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_7/5 "/>
</bind>
</comp>

<comp id="938" class="1004" name="tmp_96_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="8" slack="0"/>
<pin id="940" dir="0" index="1" bw="7" slack="0"/>
<pin id="941" dir="0" index="2" bw="6" slack="0"/>
<pin id="942" dir="0" index="3" bw="1" slack="0"/>
<pin id="943" dir="0" index="4" bw="7" slack="0"/>
<pin id="944" dir="0" index="5" bw="3" slack="0"/>
<pin id="945" dir="0" index="6" bw="1" slack="0"/>
<pin id="946" dir="0" index="7" bw="5" slack="0"/>
<pin id="947" dir="0" index="8" bw="1" slack="0"/>
<pin id="948" dir="0" index="9" bw="6" slack="0"/>
<pin id="949" dir="0" index="10" bw="1" slack="0"/>
<pin id="950" dir="0" index="11" bw="6" slack="0"/>
<pin id="951" dir="0" index="12" bw="1" slack="0"/>
<pin id="952" dir="0" index="13" bw="6" slack="0"/>
<pin id="953" dir="0" index="14" bw="1" slack="0"/>
<pin id="954" dir="0" index="15" bw="4" slack="0"/>
<pin id="955" dir="0" index="16" bw="6" slack="0"/>
<pin id="956" dir="0" index="17" bw="4" slack="3"/>
<pin id="957" dir="1" index="18" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_96/5 "/>
</bind>
</comp>

<comp id="975" class="1004" name="p_Val2_20_1_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="8" slack="0"/>
<pin id="977" dir="0" index="1" bw="8" slack="0"/>
<pin id="978" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_20_1/5 "/>
</bind>
</comp>

<comp id="981" class="1004" name="tmp_97_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="8" slack="0"/>
<pin id="983" dir="0" index="1" bw="1" slack="0"/>
<pin id="984" dir="0" index="2" bw="6" slack="0"/>
<pin id="985" dir="0" index="3" bw="6" slack="0"/>
<pin id="986" dir="0" index="4" bw="1" slack="0"/>
<pin id="987" dir="0" index="5" bw="1" slack="0"/>
<pin id="988" dir="0" index="6" bw="1" slack="0"/>
<pin id="989" dir="0" index="7" bw="6" slack="0"/>
<pin id="990" dir="0" index="8" bw="4" slack="0"/>
<pin id="991" dir="0" index="9" bw="1" slack="0"/>
<pin id="992" dir="0" index="10" bw="6" slack="0"/>
<pin id="993" dir="0" index="11" bw="4" slack="0"/>
<pin id="994" dir="0" index="12" bw="7" slack="0"/>
<pin id="995" dir="0" index="13" bw="5" slack="0"/>
<pin id="996" dir="0" index="14" bw="1" slack="0"/>
<pin id="997" dir="0" index="15" bw="5" slack="0"/>
<pin id="998" dir="0" index="16" bw="7" slack="0"/>
<pin id="999" dir="0" index="17" bw="4" slack="3"/>
<pin id="1000" dir="1" index="18" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_97/5 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="p_Val2_20_2_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="8" slack="0"/>
<pin id="1020" dir="0" index="1" bw="8" slack="0"/>
<pin id="1021" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_20_2/5 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="tmp_98_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="8" slack="0"/>
<pin id="1026" dir="0" index="1" bw="6" slack="0"/>
<pin id="1027" dir="0" index="2" bw="6" slack="0"/>
<pin id="1028" dir="0" index="3" bw="1" slack="0"/>
<pin id="1029" dir="0" index="4" bw="1" slack="0"/>
<pin id="1030" dir="0" index="5" bw="4" slack="0"/>
<pin id="1031" dir="0" index="6" bw="7" slack="0"/>
<pin id="1032" dir="0" index="7" bw="6" slack="0"/>
<pin id="1033" dir="0" index="8" bw="7" slack="0"/>
<pin id="1034" dir="0" index="9" bw="4" slack="0"/>
<pin id="1035" dir="0" index="10" bw="6" slack="0"/>
<pin id="1036" dir="0" index="11" bw="7" slack="0"/>
<pin id="1037" dir="0" index="12" bw="6" slack="0"/>
<pin id="1038" dir="0" index="13" bw="1" slack="0"/>
<pin id="1039" dir="0" index="14" bw="6" slack="0"/>
<pin id="1040" dir="0" index="15" bw="1" slack="0"/>
<pin id="1041" dir="0" index="16" bw="6" slack="0"/>
<pin id="1042" dir="0" index="17" bw="4" slack="3"/>
<pin id="1043" dir="1" index="18" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_98/5 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="p_Val2_20_3_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="8" slack="0"/>
<pin id="1063" dir="0" index="1" bw="8" slack="0"/>
<pin id="1064" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_20_3/5 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="tmp_V_51_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="32" slack="0"/>
<pin id="1069" dir="0" index="1" bw="8" slack="0"/>
<pin id="1070" dir="0" index="2" bw="8" slack="0"/>
<pin id="1071" dir="0" index="3" bw="8" slack="0"/>
<pin id="1072" dir="0" index="4" bw="8" slack="0"/>
<pin id="1073" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V_51/5 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="macRegisters_0_V_3_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="8" slack="0"/>
<pin id="1082" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_0_V_3 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="macRegisters_1_V_3_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="8" slack="0"/>
<pin id="1089" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_1_V_3 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="macRegisters_2_V_3_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="8" slack="0"/>
<pin id="1096" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_2_V_3 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="macRegisters_3_V_3_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="8" slack="0"/>
<pin id="1103" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_3_V_3 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="exitcond_flatten5_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="1" slack="1"/>
<pin id="1110" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten5 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="indvar_flatten_next5_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="23" slack="0"/>
<pin id="1114" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next5 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="nm_t_mid2_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="4" slack="3"/>
<pin id="1119" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="nm_t_mid2 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="nm_mid2_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="5" slack="0"/>
<pin id="1127" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="nm_mid2 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="tmp_74_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="10" slack="1"/>
<pin id="1132" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_74 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="tmp_82_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="1" slack="3"/>
<pin id="1137" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_82 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="sf_1_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="7" slack="0"/>
<pin id="1141" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="sf_1 "/>
</bind>
</comp>

<comp id="1144" class="1005" name="indvar_flatten_next_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="12" slack="0"/>
<pin id="1146" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1149" class="1005" name="tmp_V_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="8" slack="1"/>
<pin id="1151" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="1154" class="1005" name="weights1_m_weights_V_4_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="10" slack="1"/>
<pin id="1156" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights1_m_weights_V_4 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="weights1_m_weights_V_6_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="10" slack="1"/>
<pin id="1161" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights1_m_weights_V_6 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="weights1_m_weights_V_8_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="10" slack="1"/>
<pin id="1166" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights1_m_weights_V_8 "/>
</bind>
</comp>

<comp id="1169" class="1005" name="weights1_m_weights_V_10_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="10" slack="1"/>
<pin id="1171" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights1_m_weights_V_10 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="p_Val2_s_141_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="8" slack="1"/>
<pin id="1176" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s_141 "/>
</bind>
</comp>

<comp id="1179" class="1005" name="qb_assign_1_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="1" slack="1"/>
<pin id="1181" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="qb_assign_1 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="p_Val2_75_1_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="8" slack="1"/>
<pin id="1186" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_75_1 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="qb_assign_1_1_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="1" slack="1"/>
<pin id="1191" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="qb_assign_1_1 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="p_Val2_75_2_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="8" slack="1"/>
<pin id="1196" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_75_2 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="qb_assign_1_2_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="1" slack="1"/>
<pin id="1201" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="qb_assign_1_2 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="p_Val2_75_3_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="8" slack="1"/>
<pin id="1206" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_75_3 "/>
</bind>
</comp>

<comp id="1209" class="1005" name="qb_assign_1_3_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="1" slack="1"/>
<pin id="1211" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="qb_assign_1_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="187"><net_src comp="12" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="12" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="12" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="84" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="0" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="180" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="2" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="4" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="86" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="213" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="6" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="86" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="226" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="244"><net_src comp="8" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="86" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="239" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="257"><net_src comp="10" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="86" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="252" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="50" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="52" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="276" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="54" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="56" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="48" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="48" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="48" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="48" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="291" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="58" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="329" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="60" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="345"><net_src comp="269" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="62" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="64" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="269" pin="4"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="280" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="66" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="364"><net_src comp="353" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="54" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="291" pin="4"/><net_sink comp="359" pin=2"/></net>

<net id="372"><net_src comp="353" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="68" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="333" pin="3"/><net_sink comp="367" pin=2"/></net>

<net id="380"><net_src comp="353" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="70" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="329" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="387"><net_src comp="353" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="72" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="302" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="74" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="389" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="383" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="76" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="359" pin="3"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="395" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="353" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="418"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="56" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="302" pin="4"/><net_sink comp="413" pin=2"/></net>

<net id="424"><net_src comp="401" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="58" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="421" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="60" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="438"><net_src comp="395" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="425" pin="3"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="367" pin="3"/><net_sink comp="433" pin=2"/></net>

<net id="446"><net_src comp="395" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="421" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="375" pin="3"/><net_sink comp="441" pin=2"/></net>

<net id="454"><net_src comp="395" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="401" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="359" pin="3"/><net_sink comp="449" pin=2"/></net>

<net id="460"><net_src comp="413" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="457" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="433" pin="3"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="413" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="78" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="413" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="80" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="280" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="82" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="490"><net_src comp="353" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="82" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="479" pin="2"/><net_sink comp="485" pin=2"/></net>

<net id="496"><net_src comp="493" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="498"><net_src comp="493" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="499"><net_src comp="493" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="506"><net_src comp="220" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="511"><net_src comp="500" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="503" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="518"><net_src comp="88" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="507" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="90" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="527"><net_src comp="92" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="528"><net_src comp="507" pin="2"/><net_sink comp="521" pin=1"/></net>

<net id="529"><net_src comp="94" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="530"><net_src comp="96" pin="0"/><net_sink comp="521" pin=3"/></net>

<net id="536"><net_src comp="88" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="507" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="98" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="542"><net_src comp="507" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="539" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="513" pin="3"/><net_sink comp="543" pin=1"/></net>

<net id="555"><net_src comp="100" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="507" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="557"><net_src comp="12" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="558"><net_src comp="102" pin="0"/><net_sink comp="549" pin=3"/></net>

<net id="564"><net_src comp="104" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="549" pin="4"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="543" pin="2"/><net_sink comp="559" pin=2"/></net>

<net id="571"><net_src comp="559" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="60" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="567" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="531" pin="3"/><net_sink comp="573" pin=1"/></net>

<net id="582"><net_src comp="233" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="587"><net_src comp="500" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="579" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="594"><net_src comp="88" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="583" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="596"><net_src comp="90" pin="0"/><net_sink comp="589" pin=2"/></net>

<net id="603"><net_src comp="92" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="583" pin="2"/><net_sink comp="597" pin=1"/></net>

<net id="605"><net_src comp="94" pin="0"/><net_sink comp="597" pin=2"/></net>

<net id="606"><net_src comp="96" pin="0"/><net_sink comp="597" pin=3"/></net>

<net id="612"><net_src comp="88" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="613"><net_src comp="583" pin="2"/><net_sink comp="607" pin=1"/></net>

<net id="614"><net_src comp="98" pin="0"/><net_sink comp="607" pin=2"/></net>

<net id="618"><net_src comp="583" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="623"><net_src comp="615" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="589" pin="3"/><net_sink comp="619" pin=1"/></net>

<net id="631"><net_src comp="100" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="583" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="633"><net_src comp="12" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="634"><net_src comp="102" pin="0"/><net_sink comp="625" pin=3"/></net>

<net id="640"><net_src comp="104" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="625" pin="4"/><net_sink comp="635" pin=1"/></net>

<net id="642"><net_src comp="619" pin="2"/><net_sink comp="635" pin=2"/></net>

<net id="647"><net_src comp="635" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="60" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="653"><net_src comp="643" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="607" pin="3"/><net_sink comp="649" pin=1"/></net>

<net id="658"><net_src comp="246" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="663"><net_src comp="500" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="655" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="670"><net_src comp="88" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="671"><net_src comp="659" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="672"><net_src comp="90" pin="0"/><net_sink comp="665" pin=2"/></net>

<net id="679"><net_src comp="92" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="680"><net_src comp="659" pin="2"/><net_sink comp="673" pin=1"/></net>

<net id="681"><net_src comp="94" pin="0"/><net_sink comp="673" pin=2"/></net>

<net id="682"><net_src comp="96" pin="0"/><net_sink comp="673" pin=3"/></net>

<net id="688"><net_src comp="88" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="689"><net_src comp="659" pin="2"/><net_sink comp="683" pin=1"/></net>

<net id="690"><net_src comp="98" pin="0"/><net_sink comp="683" pin=2"/></net>

<net id="694"><net_src comp="659" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="699"><net_src comp="691" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="665" pin="3"/><net_sink comp="695" pin=1"/></net>

<net id="707"><net_src comp="100" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="708"><net_src comp="659" pin="2"/><net_sink comp="701" pin=1"/></net>

<net id="709"><net_src comp="12" pin="0"/><net_sink comp="701" pin=2"/></net>

<net id="710"><net_src comp="102" pin="0"/><net_sink comp="701" pin=3"/></net>

<net id="716"><net_src comp="104" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="701" pin="4"/><net_sink comp="711" pin=1"/></net>

<net id="718"><net_src comp="695" pin="2"/><net_sink comp="711" pin=2"/></net>

<net id="723"><net_src comp="711" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="60" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="729"><net_src comp="719" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="683" pin="3"/><net_sink comp="725" pin=1"/></net>

<net id="734"><net_src comp="259" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="739"><net_src comp="500" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="731" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="746"><net_src comp="88" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="747"><net_src comp="735" pin="2"/><net_sink comp="741" pin=1"/></net>

<net id="748"><net_src comp="90" pin="0"/><net_sink comp="741" pin=2"/></net>

<net id="755"><net_src comp="92" pin="0"/><net_sink comp="749" pin=0"/></net>

<net id="756"><net_src comp="735" pin="2"/><net_sink comp="749" pin=1"/></net>

<net id="757"><net_src comp="94" pin="0"/><net_sink comp="749" pin=2"/></net>

<net id="758"><net_src comp="96" pin="0"/><net_sink comp="749" pin=3"/></net>

<net id="764"><net_src comp="88" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="765"><net_src comp="735" pin="2"/><net_sink comp="759" pin=1"/></net>

<net id="766"><net_src comp="98" pin="0"/><net_sink comp="759" pin=2"/></net>

<net id="770"><net_src comp="735" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="775"><net_src comp="767" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="741" pin="3"/><net_sink comp="771" pin=1"/></net>

<net id="783"><net_src comp="100" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="784"><net_src comp="735" pin="2"/><net_sink comp="777" pin=1"/></net>

<net id="785"><net_src comp="12" pin="0"/><net_sink comp="777" pin=2"/></net>

<net id="786"><net_src comp="102" pin="0"/><net_sink comp="777" pin=3"/></net>

<net id="792"><net_src comp="104" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="793"><net_src comp="777" pin="4"/><net_sink comp="787" pin=1"/></net>

<net id="794"><net_src comp="771" pin="2"/><net_sink comp="787" pin=2"/></net>

<net id="799"><net_src comp="787" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="60" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="805"><net_src comp="795" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="759" pin="3"/><net_sink comp="801" pin=1"/></net>

<net id="826"><net_src comp="819" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="807" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="832"><net_src comp="822" pin="2"/><net_sink comp="828" pin=1"/></net>

<net id="840"><net_src comp="833" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="810" pin="1"/><net_sink comp="836" pin=1"/></net>

<net id="846"><net_src comp="836" pin="2"/><net_sink comp="842" pin=1"/></net>

<net id="854"><net_src comp="847" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="813" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="860"><net_src comp="850" pin="2"/><net_sink comp="856" pin=1"/></net>

<net id="868"><net_src comp="861" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="816" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="874"><net_src comp="864" pin="2"/><net_sink comp="870" pin=1"/></net>

<net id="879"><net_src comp="870" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="884"><net_src comp="856" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="889"><net_src comp="842" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="894"><net_src comp="828" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="915"><net_src comp="120" pin="0"/><net_sink comp="895" pin=0"/></net>

<net id="916"><net_src comp="48" pin="0"/><net_sink comp="895" pin=1"/></net>

<net id="917"><net_src comp="48" pin="0"/><net_sink comp="895" pin=2"/></net>

<net id="918"><net_src comp="122" pin="0"/><net_sink comp="895" pin=3"/></net>

<net id="919"><net_src comp="48" pin="0"/><net_sink comp="895" pin=4"/></net>

<net id="920"><net_src comp="48" pin="0"/><net_sink comp="895" pin=5"/></net>

<net id="921"><net_src comp="124" pin="0"/><net_sink comp="895" pin=6"/></net>

<net id="922"><net_src comp="126" pin="0"/><net_sink comp="895" pin=7"/></net>

<net id="923"><net_src comp="48" pin="0"/><net_sink comp="895" pin=8"/></net>

<net id="924"><net_src comp="128" pin="0"/><net_sink comp="895" pin=9"/></net>

<net id="925"><net_src comp="130" pin="0"/><net_sink comp="895" pin=10"/></net>

<net id="926"><net_src comp="132" pin="0"/><net_sink comp="895" pin=11"/></net>

<net id="927"><net_src comp="134" pin="0"/><net_sink comp="895" pin=12"/></net>

<net id="928"><net_src comp="136" pin="0"/><net_sink comp="895" pin=13"/></net>

<net id="929"><net_src comp="48" pin="0"/><net_sink comp="895" pin=14"/></net>

<net id="930"><net_src comp="138" pin="0"/><net_sink comp="895" pin=15"/></net>

<net id="931"><net_src comp="48" pin="0"/><net_sink comp="895" pin=16"/></net>

<net id="936"><net_src comp="828" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="895" pin="18"/><net_sink comp="932" pin=1"/></net>

<net id="958"><net_src comp="120" pin="0"/><net_sink comp="938" pin=0"/></net>

<net id="959"><net_src comp="140" pin="0"/><net_sink comp="938" pin=1"/></net>

<net id="960"><net_src comp="122" pin="0"/><net_sink comp="938" pin=2"/></net>

<net id="961"><net_src comp="48" pin="0"/><net_sink comp="938" pin=3"/></net>

<net id="962"><net_src comp="142" pin="0"/><net_sink comp="938" pin=4"/></net>

<net id="963"><net_src comp="144" pin="0"/><net_sink comp="938" pin=5"/></net>

<net id="964"><net_src comp="48" pin="0"/><net_sink comp="938" pin=6"/></net>

<net id="965"><net_src comp="146" pin="0"/><net_sink comp="938" pin=7"/></net>

<net id="966"><net_src comp="48" pin="0"/><net_sink comp="938" pin=8"/></net>

<net id="967"><net_src comp="148" pin="0"/><net_sink comp="938" pin=9"/></net>

<net id="968"><net_src comp="48" pin="0"/><net_sink comp="938" pin=10"/></net>

<net id="969"><net_src comp="122" pin="0"/><net_sink comp="938" pin=11"/></net>

<net id="970"><net_src comp="48" pin="0"/><net_sink comp="938" pin=12"/></net>

<net id="971"><net_src comp="148" pin="0"/><net_sink comp="938" pin=13"/></net>

<net id="972"><net_src comp="150" pin="0"/><net_sink comp="938" pin=14"/></net>

<net id="973"><net_src comp="152" pin="0"/><net_sink comp="938" pin=15"/></net>

<net id="974"><net_src comp="148" pin="0"/><net_sink comp="938" pin=16"/></net>

<net id="979"><net_src comp="842" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="980"><net_src comp="938" pin="18"/><net_sink comp="975" pin=1"/></net>

<net id="1001"><net_src comp="120" pin="0"/><net_sink comp="981" pin=0"/></net>

<net id="1002"><net_src comp="48" pin="0"/><net_sink comp="981" pin=1"/></net>

<net id="1003"><net_src comp="154" pin="0"/><net_sink comp="981" pin=2"/></net>

<net id="1004"><net_src comp="156" pin="0"/><net_sink comp="981" pin=3"/></net>

<net id="1005"><net_src comp="48" pin="0"/><net_sink comp="981" pin=4"/></net>

<net id="1006"><net_src comp="48" pin="0"/><net_sink comp="981" pin=5"/></net>

<net id="1007"><net_src comp="48" pin="0"/><net_sink comp="981" pin=6"/></net>

<net id="1008"><net_src comp="158" pin="0"/><net_sink comp="981" pin=7"/></net>

<net id="1009"><net_src comp="160" pin="0"/><net_sink comp="981" pin=8"/></net>

<net id="1010"><net_src comp="48" pin="0"/><net_sink comp="981" pin=9"/></net>

<net id="1011"><net_src comp="162" pin="0"/><net_sink comp="981" pin=10"/></net>

<net id="1012"><net_src comp="164" pin="0"/><net_sink comp="981" pin=11"/></net>

<net id="1013"><net_src comp="166" pin="0"/><net_sink comp="981" pin=12"/></net>

<net id="1014"><net_src comp="168" pin="0"/><net_sink comp="981" pin=13"/></net>

<net id="1015"><net_src comp="48" pin="0"/><net_sink comp="981" pin=14"/></net>

<net id="1016"><net_src comp="170" pin="0"/><net_sink comp="981" pin=15"/></net>

<net id="1017"><net_src comp="172" pin="0"/><net_sink comp="981" pin=16"/></net>

<net id="1022"><net_src comp="856" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1023"><net_src comp="981" pin="18"/><net_sink comp="1018" pin=1"/></net>

<net id="1044"><net_src comp="120" pin="0"/><net_sink comp="1024" pin=0"/></net>

<net id="1045"><net_src comp="158" pin="0"/><net_sink comp="1024" pin=1"/></net>

<net id="1046"><net_src comp="174" pin="0"/><net_sink comp="1024" pin=2"/></net>

<net id="1047"><net_src comp="48" pin="0"/><net_sink comp="1024" pin=3"/></net>

<net id="1048"><net_src comp="48" pin="0"/><net_sink comp="1024" pin=4"/></net>

<net id="1049"><net_src comp="160" pin="0"/><net_sink comp="1024" pin=5"/></net>

<net id="1050"><net_src comp="140" pin="0"/><net_sink comp="1024" pin=6"/></net>

<net id="1051"><net_src comp="154" pin="0"/><net_sink comp="1024" pin=7"/></net>

<net id="1052"><net_src comp="172" pin="0"/><net_sink comp="1024" pin=8"/></net>

<net id="1053"><net_src comp="164" pin="0"/><net_sink comp="1024" pin=9"/></net>

<net id="1054"><net_src comp="176" pin="0"/><net_sink comp="1024" pin=10"/></net>

<net id="1055"><net_src comp="142" pin="0"/><net_sink comp="1024" pin=11"/></net>

<net id="1056"><net_src comp="176" pin="0"/><net_sink comp="1024" pin=12"/></net>

<net id="1057"><net_src comp="48" pin="0"/><net_sink comp="1024" pin=13"/></net>

<net id="1058"><net_src comp="126" pin="0"/><net_sink comp="1024" pin=14"/></net>

<net id="1059"><net_src comp="48" pin="0"/><net_sink comp="1024" pin=15"/></net>

<net id="1060"><net_src comp="176" pin="0"/><net_sink comp="1024" pin=16"/></net>

<net id="1065"><net_src comp="870" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1066"><net_src comp="1024" pin="18"/><net_sink comp="1061" pin=1"/></net>

<net id="1074"><net_src comp="178" pin="0"/><net_sink comp="1067" pin=0"/></net>

<net id="1075"><net_src comp="1061" pin="2"/><net_sink comp="1067" pin=1"/></net>

<net id="1076"><net_src comp="1018" pin="2"/><net_sink comp="1067" pin=2"/></net>

<net id="1077"><net_src comp="975" pin="2"/><net_sink comp="1067" pin=3"/></net>

<net id="1078"><net_src comp="932" pin="2"/><net_sink comp="1067" pin=4"/></net>

<net id="1079"><net_src comp="1067" pin="5"/><net_sink comp="206" pin=2"/></net>

<net id="1083"><net_src comp="184" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="1085"><net_src comp="1080" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="1086"><net_src comp="1080" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="1090"><net_src comp="188" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="1092"><net_src comp="1087" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="1093"><net_src comp="1087" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="1097"><net_src comp="192" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="1099"><net_src comp="1094" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="1100"><net_src comp="1094" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="1104"><net_src comp="196" pin="1"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="1106"><net_src comp="1101" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="1107"><net_src comp="1101" pin="1"/><net_sink comp="875" pin=1"/></net>

<net id="1111"><net_src comp="341" pin="2"/><net_sink comp="1108" pin=0"/></net>

<net id="1115"><net_src comp="347" pin="2"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="1120"><net_src comp="441" pin="3"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="895" pin=17"/></net>

<net id="1122"><net_src comp="1117" pin="1"/><net_sink comp="938" pin=17"/></net>

<net id="1123"><net_src comp="1117" pin="1"/><net_sink comp="981" pin=17"/></net>

<net id="1124"><net_src comp="1117" pin="1"/><net_sink comp="1024" pin=17"/></net>

<net id="1128"><net_src comp="449" pin="3"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="1133"><net_src comp="461" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="1138"><net_src comp="467" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1142"><net_src comp="473" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="1147"><net_src comp="485" pin="3"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="1152"><net_src comp="200" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="1157"><net_src comp="213" pin="3"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="1162"><net_src comp="226" pin="3"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="1167"><net_src comp="239" pin="3"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="1172"><net_src comp="252" pin="3"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="1177"><net_src comp="521" pin="4"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="1182"><net_src comp="573" pin="2"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="1187"><net_src comp="597" pin="4"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="1192"><net_src comp="649" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="1197"><net_src comp="673" pin="4"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="1202"><net_src comp="725" pin="2"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="1207"><net_src comp="749" pin="4"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="1212"><net_src comp="801" pin="2"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="861" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {5 }
 - Input state : 
	Port: Conv1DMac_new407 : in_V_V | {3 }
	Port: Conv1DMac_new407 : weights1_m_weights_V | {3 4 }
	Port: Conv1DMac_new407 : weights1_m_weights_V_1 | {3 4 }
	Port: Conv1DMac_new407 : weights1_m_weights_V_2 | {3 4 }
	Port: Conv1DMac_new407 : weights1_m_weights_V_3 | {3 4 }
  - Chain level:
	State 1
		StgValue_13 : 1
		StgValue_14 : 1
		StgValue_15 : 1
		StgValue_16 : 1
	State 2
		tmp : 1
		tmp_72 : 2
		exitcond_flatten5 : 1
		indvar_flatten_next5 : 1
		StgValue_26 : 2
		exitcond_flatten : 1
		nm_mid : 2
		tmp_72_mid : 3
		nm_t_mid : 2
		not_exitcond_flatten : 2
		tmp_54 : 1
		tmp_73_mid : 2
		nm_1 : 3
		tmp_s : 2
		sf_mid2 : 2
		tmp_620 : 4
		tmp_72_mid1 : 5
		tmp_72_mid2 : 6
		nm_t_mid2 : 5
		nm_mid2 : 2
		sf_cast1 : 3
		tmp_74 : 4
		tmp_82 : 3
		StgValue_45 : 4
		sf_1 : 3
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3
		weights1_m_weights_V_4 : 1
		weights1_m_weights_V_5 : 2
		weights1_m_weights_V_6 : 1
		weights1_m_weights_V_7 : 2
		weights1_m_weights_V_8 : 1
		weights1_m_weights_V_9 : 2
		weights1_m_weights_V_10 : 1
		weights1_m_weights_V_11 : 2
	State 4
		p_3 : 1
		p_Val2_s : 2
		tmp_621 : 3
		p_Val2_s_141 : 3
		tmp_622 : 3
		tmp_623 : 3
		tmp_77 : 4
		tmp_78 : 3
		tmp_79 : 4
		tmp_80 : 5
		qb_assign_1 : 6
		p_0132_1 : 1
		p_Val2_1 : 2
		tmp_624 : 3
		p_Val2_75_1 : 3
		tmp_625 : 3
		tmp_626 : 3
		tmp_84 : 4
		tmp_85 : 3
		tmp_86 : 4
		tmp_203_1 : 5
		qb_assign_1_1 : 6
		p_0132_2 : 1
		p_Val2_2 : 2
		tmp_627 : 3
		p_Val2_75_2 : 3
		tmp_628 : 3
		tmp_629 : 3
		tmp_88 : 4
		tmp_89 : 3
		tmp_90 : 4
		tmp_203_2 : 5
		qb_assign_1_2 : 6
		p_0132_3 : 1
		p_Val2_3 : 2
		tmp_630 : 3
		p_Val2_75_3 : 3
		tmp_631 : 3
		tmp_632 : 3
		tmp_92 : 4
		tmp_93 : 3
		tmp_94 : 4
		tmp_203_3 : 5
		qb_assign_1_3 : 6
	State 5
		tmp1 : 1
		macRegisters_0_V : 2
		tmp2 : 1
		macRegisters_1_V : 2
		tmp3 : 1
		macRegisters_2_V : 2
		tmp4 : 1
		macRegisters_3_V : 2
		StgValue_129 : 3
		StgValue_130 : 3
		StgValue_131 : 3
		StgValue_132 : 3
		p_Val2_7 : 3
		p_Val2_20_1 : 3
		p_Val2_20_2 : 3
		p_Val2_20_3 : 3
		tmp_V_51 : 4
		StgValue_143 : 5
		empty : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_95_fu_895        |    0    |    0    |    65   |
|    mux   |        tmp_96_fu_938        |    0    |    0    |    65   |
|          |        tmp_97_fu_981        |    0    |    0    |    65   |
|          |        tmp_98_fu_1024       |    0    |    0    |    65   |
|----------|-----------------------------|---------|---------|---------|
|          | indvar_flatten_next5_fu_347 |    0    |    0    |    30   |
|          |         nm_1_fu_401         |    0    |    0    |    15   |
|          |        tmp_74_fu_461        |    0    |    0    |    17   |
|          |         sf_1_fu_473         |    0    |    0    |    15   |
|          |   indvar_flatten_op_fu_479  |    0    |    0    |    19   |
|          |         tmp1_fu_822         |    0    |    0    |    8    |
|          |   macRegisters_0_V_fu_828   |    0    |    0    |    8    |
|          |         tmp2_fu_836         |    0    |    0    |    8    |
|    add   |   macRegisters_1_V_fu_842   |    0    |    0    |    8    |
|          |         tmp3_fu_850         |    0    |    0    |    8    |
|          |   macRegisters_2_V_fu_856   |    0    |    0    |    8    |
|          |         tmp4_fu_864         |    0    |    0    |    8    |
|          |   macRegisters_3_V_fu_870   |    0    |    0    |    8    |
|          |       p_Val2_7_fu_932       |    0    |    0    |    15   |
|          |      p_Val2_20_1_fu_975     |    0    |    0    |    15   |
|          |     p_Val2_20_2_fu_1018     |    0    |    0    |    15   |
|          |     p_Val2_20_3_fu_1061     |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|          |       p_Val2_s_fu_507       |    0    |    0    |    41   |
|    mul   |       p_Val2_1_fu_583       |    0    |    0    |    41   |
|          |       p_Val2_2_fu_659       |    0    |    0    |    41   |
|          |       p_Val2_3_fu_735       |    0    |    0    |    41   |
|----------|-----------------------------|---------|---------|---------|
|          |   exitcond_flatten5_fu_341  |    0    |    0    |    18   |
|          |   exitcond_flatten_fu_353   |    0    |    0    |    13   |
|          |        tmp_54_fu_389        |    0    |    0    |    11   |
|   icmp   |        tmp_82_fu_467        |    0    |    0    |    11   |
|          |        tmp_80_fu_567        |    0    |    0    |    11   |
|          |       tmp_203_1_fu_643      |    0    |    0    |    11   |
|          |       tmp_203_2_fu_719      |    0    |    0    |    11   |
|          |       tmp_203_3_fu_795      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |        nm_mid_fu_359        |    0    |    0    |    5    |
|          |      tmp_72_mid_fu_367      |    0    |    0    |    10   |
|          |       nm_t_mid_fu_375       |    0    |    0    |    4    |
|  select  |        sf_mid2_fu_413       |    0    |    0    |    7    |
|          |      tmp_72_mid2_fu_433     |    0    |    0    |    10   |
|          |       nm_t_mid2_fu_441      |    0    |    0    |    4    |
|          |        nm_mid2_fu_449       |    0    |    0    |    5    |
|          |  indvar_flatten_next_fu_485 |    0    |    0    |    12   |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_73_mid_fu_395      |    0    |    0    |    2    |
|          |      qb_assign_1_fu_573     |    0    |    0    |    2    |
|    and   |     qb_assign_1_1_fu_649    |    0    |    0    |    2    |
|          |     qb_assign_1_2_fu_725    |    0    |    0    |    2    |
|          |     qb_assign_1_3_fu_801    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_s_fu_407        |    0    |    0    |    2    |
|          |        tmp_77_fu_543        |    0    |    0    |    2    |
|    or    |        tmp_84_fu_619        |    0    |    0    |    2    |
|          |        tmp_88_fu_695        |    0    |    0    |    2    |
|          |        tmp_92_fu_771        |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    xor   | not_exitcond_flatten_fu_383 |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|   read   |      tmp_V_read_fu_200      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |  StgValue_143_write_fu_206  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_329         |    0    |    0    |    0    |
|          |        tmp_620_fu_421       |    0    |    0    |    0    |
|   trunc  |        tmp_623_fu_539       |    0    |    0    |    0    |
|          |        tmp_626_fu_615       |    0    |    0    |    0    |
|          |        tmp_629_fu_691       |    0    |    0    |    0    |
|          |        tmp_632_fu_767       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_72_fu_333        |    0    |    0    |    0    |
|          |      tmp_72_mid1_fu_425     |    0    |    0    |    0    |
|          |        tmp_79_fu_559        |    0    |    0    |    0    |
|bitconcatenate|        tmp_86_fu_635        |    0    |    0    |    0    |
|          |        tmp_90_fu_711        |    0    |    0    |    0    |
|          |        tmp_94_fu_787        |    0    |    0    |    0    |
|          |       tmp_V_51_fu_1067      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sf_cast1_fu_457       |    0    |    0    |    0    |
|          |        tmp_75_fu_493        |    0    |    0    |    0    |
|   zext   |        tmp_81_fu_819        |    0    |    0    |    0    |
|          |       tmp_204_1_fu_833      |    0    |    0    |    0    |
|          |       tmp_204_2_fu_847      |    0    |    0    |    0    |
|          |       tmp_204_3_fu_861      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          p_s_fu_500         |    0    |    0    |    0    |
|          |          p_3_fu_503         |    0    |    0    |    0    |
|   sext   |       p_0132_1_fu_579       |    0    |    0    |    0    |
|          |       p_0132_2_fu_655       |    0    |    0    |    0    |
|          |       p_0132_3_fu_731       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_621_fu_513       |    0    |    0    |    0    |
|          |        tmp_622_fu_531       |    0    |    0    |    0    |
|          |        tmp_624_fu_589       |    0    |    0    |    0    |
| bitselect|        tmp_625_fu_607       |    0    |    0    |    0    |
|          |        tmp_627_fu_665       |    0    |    0    |    0    |
|          |        tmp_628_fu_683       |    0    |    0    |    0    |
|          |        tmp_630_fu_741       |    0    |    0    |    0    |
|          |        tmp_631_fu_759       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |     p_Val2_s_141_fu_521     |    0    |    0    |    0    |
|          |        tmp_78_fu_549        |    0    |    0    |    0    |
|          |      p_Val2_75_1_fu_597     |    0    |    0    |    0    |
|partselect|        tmp_85_fu_625        |    0    |    0    |    0    |
|          |      p_Val2_75_2_fu_673     |    0    |    0    |    0    |
|          |        tmp_89_fu_701        |    0    |    0    |    0    |
|          |      p_Val2_75_3_fu_749     |    0    |    0    |    0    |
|          |        tmp_93_fu_777        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |    0    |   820   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|   exitcond_flatten5_reg_1108   |    1   |
|     indvar_flatten5_reg_265    |   23   |
|  indvar_flatten_next5_reg_1112 |   23   |
|  indvar_flatten_next_reg_1144  |   12   |
|     indvar_flatten_reg_276     |   12   |
|   macRegisters_0_V_3_reg_1080  |    8   |
|   macRegisters_1_V_3_reg_1087  |    8   |
|   macRegisters_2_V_3_reg_1094  |    8   |
|   macRegisters_3_V_3_reg_1101  |    8   |
|        nm_mid2_reg_1125        |    5   |
|           nm_reg_287           |    5   |
|       nm_t_mid2_reg_1117       |    4   |
|      p_Val2_75_1_reg_1184      |    8   |
|      p_Val2_75_2_reg_1194      |    8   |
|      p_Val2_75_3_reg_1204      |    8   |
|      p_Val2_s_141_reg_1174     |    8   |
|     qb_assign_1_1_reg_1189     |    1   |
|     qb_assign_1_2_reg_1199     |    1   |
|     qb_assign_1_3_reg_1209     |    1   |
|      qb_assign_1_reg_1179      |    1   |
|          sf_1_reg_1139         |    7   |
|           sf_reg_298           |    7   |
|         tmp_74_reg_1130        |   10   |
|         tmp_82_reg_1135        |    1   |
|         tmp_V_reg_1149         |    8   |
|weights1_m_weights_V_10_reg_1169|   10   |
| weights1_m_weights_V_4_reg_1154|   10   |
| weights1_m_weights_V_6_reg_1159|   10   |
| weights1_m_weights_V_8_reg_1164|   10   |
+--------------------------------+--------+
|              Total             |   226  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_220 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_233 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_246 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_259 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   80   ||  5.216  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   820  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   36   |
|  Register |    -   |    -   |   226  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   226  |   856  |
+-----------+--------+--------+--------+--------+
