vendor_name = ModelSim
source_file = 1, /acct/mhensler/csce313/vga/nios_system.qsys
source_file = 1, /acct/mhensler/csce313/vga/SDC1.sdc
source_file = 1, /acct/mhensler/csce313/vga/vga.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/nios_system.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_avalon_sc_fifo.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_avalon_st_clock_crosser.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_avalon_st_handshake_clock_crosser.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_default_burst_converter.sv
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_incr_burst_converter.sv
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_merlin_address_alignment.sv
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_merlin_burst_adapter.sv
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_merlin_master_agent.sv
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_merlin_master_translator.sv
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_merlin_reorder_memory.sv
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_merlin_slave_agent.sv
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_merlin_slave_translator.sv
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_merlin_width_adapter.sv
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_reset_controller.sdc
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_reset_controller.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_reset_synchronizer.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_std_synchronizer_nocut.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_up_altpll.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_up_avalon_reset_from_locked_signal.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_up_avalon_video_vga_timing.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_up_video_128_character_rom.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_up_video_alpha_blender_normal.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_up_video_alpha_blender_simple.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_up_video_char_mode_rom_128.mif
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_up_video_fb_color_rom.mif
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_up_video_fb_color_rom.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_up_video_scaler_multiply_height.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_up_video_scaler_multiply_width.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_up_video_scaler_shrink.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/altera_wrap_burst_converter.sv
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_avalon_st_adapter.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_avalon_st_adapter_channel_adapter_0.sv
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_irq_mapper.sv
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_jtag_uart_0.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_001.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_002.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux.sv
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux_002.sv
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux.sv
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router.sv
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_001.sv
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_002.sv
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_003.sv
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_004.sv
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_005.sv
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_009.sv
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_demux.sv
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux.sv
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux_002.sv
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_nios2_gen2_0.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.ocp
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_bht_ram.mif
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_dc_tag_ram.mif
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_tck.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_ic_tag_ram.mif
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_mult_cell.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_ociram_default_contents.mif
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_rf_ram_a.mif
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_rf_ram_b.mif
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_test_bench.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_sdram_controller_0.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_sram_0.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_sys_sdram_pll_0.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_video_alpha_blender_0.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_video_character_buffer_with_dma_0.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_video_dual_clock_buffer_0.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_video_pixel_buffer_dma_0.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_video_pll_0.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_video_rgb_resampler_0.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_video_scaler_0.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/nios_system/submodules/nios_system_video_vga_controller_0.v
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /acct/mhensler/csce313/vga/db/scfifo_jr21.tdf
source_file = 1, /acct/mhensler/csce313/vga/db/a_dpfifo_l011.tdf
source_file = 1, /acct/mhensler/csce313/vga/db/a_fefifo_7cf.tdf
source_file = 1, /acct/mhensler/csce313/vga/db/cntr_do7.tdf
source_file = 1, /acct/mhensler/csce313/vga/db/altsyncram_nio1.tdf
source_file = 1, /acct/mhensler/csce313/vga/db/cntr_1ob.tdf
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /acct/mhensler/csce313/vga/db/altsyncram_cjd1.tdf
source_file = 1, /acct/mhensler/csce313/vga/db/altsyncram_dad1.tdf
source_file = 1, /acct/mhensler/csce313/vga/db/altsyncram_97d1.tdf
source_file = 1, /acct/mhensler/csce313/vga/db/altsyncram_fic1.tdf
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf
source_file = 1, /acct/mhensler/csce313/vga/db/altera_mult_add_vkp2.v
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v
source_file = 1, /acct/mhensler/csce313/vga/db/altsyncram_lic1.tdf
source_file = 1, /acct/mhensler/csce313/vga/db/altsyncram_kdf1.tdf
source_file = 1, /acct/mhensler/csce313/vga/db/altsyncram_r3d1.tdf
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, /acct/mhensler/csce313/vga/db/altsyncram_ac71.tdf
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, /acct/mhensler/csce313/vga/db/altpll_3lb2.tdf
source_file = 1, /acct/mhensler/csce313/vga/db/altsyncram_m672.tdf
source_file = 1, /acct/mhensler/csce313/vga/db/altsyncram_0ai1.tdf
source_file = 1, altera_up_video_char_mode_rom_128.mif
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/dcfifo.tdf
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/a_graycounter.inc
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/a_fefifo.inc
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/a_gray2bin.inc
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc
source_file = 1, /acct/mhensler/csce313/vga/db/dcfifo_nsj1.tdf
source_file = 1, /acct/mhensler/csce313/vga/db/a_gray2bin_tgb.tdf
source_file = 1, /acct/mhensler/csce313/vga/db/a_graycounter_qn6.tdf
source_file = 1, /acct/mhensler/csce313/vga/db/a_graycounter_m5c.tdf
source_file = 1, /acct/mhensler/csce313/vga/db/altsyncram_j421.tdf
source_file = 1, /acct/mhensler/csce313/vga/db/alt_synch_pipe_g9l.tdf
source_file = 1, /acct/mhensler/csce313/vga/db/dffpipe_1v8.tdf
source_file = 1, /acct/mhensler/csce313/vga/db/dffpipe_0v8.tdf
source_file = 1, /acct/mhensler/csce313/vga/db/alt_synch_pipe_h9l.tdf
source_file = 1, /acct/mhensler/csce313/vga/db/dffpipe_2v8.tdf
source_file = 1, /acct/mhensler/csce313/vga/db/cmpr_a66.tdf
source_file = 1, /acct/mhensler/csce313/vga/db/mux_j28.tdf
source_file = 1, /acct/mhensler/csce313/vga/db/scfifo_o4a1.tdf
source_file = 1, /acct/mhensler/csce313/vga/db/a_dpfifo_ds31.tdf
source_file = 1, /acct/mhensler/csce313/vga/db/altsyncram_dtb1.tdf
source_file = 1, /acct/mhensler/csce313/vga/db/cmpr_ks8.tdf
source_file = 1, /acct/mhensler/csce313/vga/db/cntr_v9b.tdf
source_file = 1, /acct/mhensler/csce313/vga/db/cntr_ca7.tdf
source_file = 1, /acct/mhensler/csce313/vga/db/cntr_0ab.tdf
source_file = 1, /acct/mhensler/csce313/vga/db/altpll_8fb2.tdf
source_file = 1, /acct/mhensler/csce313/vga/db/scfifo_ci31.tdf
source_file = 1, /acct/mhensler/csce313/vga/db/a_dpfifo_v931.tdf
source_file = 1, /acct/mhensler/csce313/vga/db/altsyncram_5tb1.tdf
source_file = 1, /acct/mhensler/csce313/vga/db/cmpr_ms8.tdf
source_file = 1, /acct/mhensler/csce313/vga/db/cntr_1ab.tdf
source_file = 1, /acct/mhensler/csce313/vga/db/cntr_ea7.tdf
source_file = 1, /acct/mhensler/csce313/vga/db/cntr_2ab.tdf
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, /acct/mhensler/csce313/vga/db/ip/sld58d5a48e/alt_sld_fab.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab.v
source_file = 1, /acct/mhensler/csce313/vga/db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_ident.sv
source_file = 1, /acct/mhensler/csce313/vga/db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
source_file = 1, /acct/mhensler/csce313/vga/db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
source_file = 1, /acct/mhensler/csce313/vga/db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, /usr/local/3rdparty/altera/18.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, /acct/mhensler/csce313/vga/db/mult_jp01.tdf
source_file = 1, /acct/mhensler/csce313/vga/db/mult_j011.tdf
design_name = vga
instance = comp, \DRAM_ADDR[0]~output , DRAM_ADDR[0]~output, vga, 1
instance = comp, \DRAM_ADDR[1]~output , DRAM_ADDR[1]~output, vga, 1
instance = comp, \DRAM_ADDR[2]~output , DRAM_ADDR[2]~output, vga, 1
instance = comp, \DRAM_ADDR[3]~output , DRAM_ADDR[3]~output, vga, 1
instance = comp, \DRAM_ADDR[4]~output , DRAM_ADDR[4]~output, vga, 1
instance = comp, \DRAM_ADDR[5]~output , DRAM_ADDR[5]~output, vga, 1
instance = comp, \DRAM_ADDR[6]~output , DRAM_ADDR[6]~output, vga, 1
instance = comp, \DRAM_ADDR[7]~output , DRAM_ADDR[7]~output, vga, 1
instance = comp, \DRAM_ADDR[8]~output , DRAM_ADDR[8]~output, vga, 1
instance = comp, \DRAM_ADDR[9]~output , DRAM_ADDR[9]~output, vga, 1
instance = comp, \DRAM_ADDR[10]~output , DRAM_ADDR[10]~output, vga, 1
instance = comp, \DRAM_ADDR[11]~output , DRAM_ADDR[11]~output, vga, 1
instance = comp, \DRAM_ADDR[12]~output , DRAM_ADDR[12]~output, vga, 1
instance = comp, \DRAM_BA[0]~output , DRAM_BA[0]~output, vga, 1
instance = comp, \DRAM_BA[1]~output , DRAM_BA[1]~output, vga, 1
instance = comp, \DRAM_CAS_N~output , DRAM_CAS_N~output, vga, 1
instance = comp, \DRAM_CKE~output , DRAM_CKE~output, vga, 1
instance = comp, \DRAM_CS_N~output , DRAM_CS_N~output, vga, 1
instance = comp, \DRAM_DQM[0]~output , DRAM_DQM[0]~output, vga, 1
instance = comp, \DRAM_DQM[1]~output , DRAM_DQM[1]~output, vga, 1
instance = comp, \DRAM_DQM[2]~output , DRAM_DQM[2]~output, vga, 1
instance = comp, \DRAM_DQM[3]~output , DRAM_DQM[3]~output, vga, 1
instance = comp, \DRAM_RAS_N~output , DRAM_RAS_N~output, vga, 1
instance = comp, \DRAM_WE_N~output , DRAM_WE_N~output, vga, 1
instance = comp, \DRAM_CLK~output , DRAM_CLK~output, vga, 1
instance = comp, \SRAM_ADDR[0]~output , SRAM_ADDR[0]~output, vga, 1
instance = comp, \SRAM_ADDR[1]~output , SRAM_ADDR[1]~output, vga, 1
instance = comp, \SRAM_ADDR[2]~output , SRAM_ADDR[2]~output, vga, 1
instance = comp, \SRAM_ADDR[3]~output , SRAM_ADDR[3]~output, vga, 1
instance = comp, \SRAM_ADDR[4]~output , SRAM_ADDR[4]~output, vga, 1
instance = comp, \SRAM_ADDR[5]~output , SRAM_ADDR[5]~output, vga, 1
instance = comp, \SRAM_ADDR[6]~output , SRAM_ADDR[6]~output, vga, 1
instance = comp, \SRAM_ADDR[7]~output , SRAM_ADDR[7]~output, vga, 1
instance = comp, \SRAM_ADDR[8]~output , SRAM_ADDR[8]~output, vga, 1
instance = comp, \SRAM_ADDR[9]~output , SRAM_ADDR[9]~output, vga, 1
instance = comp, \SRAM_ADDR[10]~output , SRAM_ADDR[10]~output, vga, 1
instance = comp, \SRAM_ADDR[11]~output , SRAM_ADDR[11]~output, vga, 1
instance = comp, \SRAM_ADDR[12]~output , SRAM_ADDR[12]~output, vga, 1
instance = comp, \SRAM_ADDR[13]~output , SRAM_ADDR[13]~output, vga, 1
instance = comp, \SRAM_ADDR[14]~output , SRAM_ADDR[14]~output, vga, 1
instance = comp, \SRAM_ADDR[15]~output , SRAM_ADDR[15]~output, vga, 1
instance = comp, \SRAM_ADDR[16]~output , SRAM_ADDR[16]~output, vga, 1
instance = comp, \SRAM_ADDR[17]~output , SRAM_ADDR[17]~output, vga, 1
instance = comp, \SRAM_ADDR[18]~output , SRAM_ADDR[18]~output, vga, 1
instance = comp, \SRAM_ADDR[19]~output , SRAM_ADDR[19]~output, vga, 1
instance = comp, \SRAM_UB_N~output , SRAM_UB_N~output, vga, 1
instance = comp, \SRAM_LB_N~output , SRAM_LB_N~output, vga, 1
instance = comp, \SRAM_WE_N~output , SRAM_WE_N~output, vga, 1
instance = comp, \SRAM_CE_N~output , SRAM_CE_N~output, vga, 1
instance = comp, \SRAM_OE_N~output , SRAM_OE_N~output, vga, 1
instance = comp, \VGA_CLK~output , VGA_CLK~output, vga, 1
instance = comp, \VGA_HS~output , VGA_HS~output, vga, 1
instance = comp, \VGA_VS~output , VGA_VS~output, vga, 1
instance = comp, \VGA_BLANK_N~output , VGA_BLANK_N~output, vga, 1
instance = comp, \VGA_SYNC_N~output , VGA_SYNC_N~output, vga, 1
instance = comp, \VGA_R[0]~output , VGA_R[0]~output, vga, 1
instance = comp, \VGA_R[1]~output , VGA_R[1]~output, vga, 1
instance = comp, \VGA_R[2]~output , VGA_R[2]~output, vga, 1
instance = comp, \VGA_R[3]~output , VGA_R[3]~output, vga, 1
instance = comp, \VGA_R[4]~output , VGA_R[4]~output, vga, 1
instance = comp, \VGA_R[5]~output , VGA_R[5]~output, vga, 1
instance = comp, \VGA_R[6]~output , VGA_R[6]~output, vga, 1
instance = comp, \VGA_R[7]~output , VGA_R[7]~output, vga, 1
instance = comp, \VGA_G[0]~output , VGA_G[0]~output, vga, 1
instance = comp, \VGA_G[1]~output , VGA_G[1]~output, vga, 1
instance = comp, \VGA_G[2]~output , VGA_G[2]~output, vga, 1
instance = comp, \VGA_G[3]~output , VGA_G[3]~output, vga, 1
instance = comp, \VGA_G[4]~output , VGA_G[4]~output, vga, 1
instance = comp, \VGA_G[5]~output , VGA_G[5]~output, vga, 1
instance = comp, \VGA_G[6]~output , VGA_G[6]~output, vga, 1
instance = comp, \VGA_G[7]~output , VGA_G[7]~output, vga, 1
instance = comp, \VGA_B[0]~output , VGA_B[0]~output, vga, 1
instance = comp, \VGA_B[1]~output , VGA_B[1]~output, vga, 1
instance = comp, \VGA_B[2]~output , VGA_B[2]~output, vga, 1
instance = comp, \VGA_B[3]~output , VGA_B[3]~output, vga, 1
instance = comp, \VGA_B[4]~output , VGA_B[4]~output, vga, 1
instance = comp, \VGA_B[5]~output , VGA_B[5]~output, vga, 1
instance = comp, \VGA_B[6]~output , VGA_B[6]~output, vga, 1
instance = comp, \VGA_B[7]~output , VGA_B[7]~output, vga, 1
instance = comp, \DRAM_DQ[0]~output , DRAM_DQ[0]~output, vga, 1
instance = comp, \DRAM_DQ[1]~output , DRAM_DQ[1]~output, vga, 1
instance = comp, \DRAM_DQ[2]~output , DRAM_DQ[2]~output, vga, 1
instance = comp, \DRAM_DQ[3]~output , DRAM_DQ[3]~output, vga, 1
instance = comp, \DRAM_DQ[4]~output , DRAM_DQ[4]~output, vga, 1
instance = comp, \DRAM_DQ[5]~output , DRAM_DQ[5]~output, vga, 1
instance = comp, \DRAM_DQ[6]~output , DRAM_DQ[6]~output, vga, 1
instance = comp, \DRAM_DQ[7]~output , DRAM_DQ[7]~output, vga, 1
instance = comp, \DRAM_DQ[8]~output , DRAM_DQ[8]~output, vga, 1
instance = comp, \DRAM_DQ[9]~output , DRAM_DQ[9]~output, vga, 1
instance = comp, \DRAM_DQ[10]~output , DRAM_DQ[10]~output, vga, 1
instance = comp, \DRAM_DQ[11]~output , DRAM_DQ[11]~output, vga, 1
instance = comp, \DRAM_DQ[12]~output , DRAM_DQ[12]~output, vga, 1
instance = comp, \DRAM_DQ[13]~output , DRAM_DQ[13]~output, vga, 1
instance = comp, \DRAM_DQ[14]~output , DRAM_DQ[14]~output, vga, 1
instance = comp, \DRAM_DQ[15]~output , DRAM_DQ[15]~output, vga, 1
instance = comp, \DRAM_DQ[16]~output , DRAM_DQ[16]~output, vga, 1
instance = comp, \DRAM_DQ[17]~output , DRAM_DQ[17]~output, vga, 1
instance = comp, \DRAM_DQ[18]~output , DRAM_DQ[18]~output, vga, 1
instance = comp, \DRAM_DQ[19]~output , DRAM_DQ[19]~output, vga, 1
instance = comp, \DRAM_DQ[20]~output , DRAM_DQ[20]~output, vga, 1
instance = comp, \DRAM_DQ[21]~output , DRAM_DQ[21]~output, vga, 1
instance = comp, \DRAM_DQ[22]~output , DRAM_DQ[22]~output, vga, 1
instance = comp, \DRAM_DQ[23]~output , DRAM_DQ[23]~output, vga, 1
instance = comp, \DRAM_DQ[24]~output , DRAM_DQ[24]~output, vga, 1
instance = comp, \DRAM_DQ[25]~output , DRAM_DQ[25]~output, vga, 1
instance = comp, \DRAM_DQ[26]~output , DRAM_DQ[26]~output, vga, 1
instance = comp, \DRAM_DQ[27]~output , DRAM_DQ[27]~output, vga, 1
instance = comp, \DRAM_DQ[28]~output , DRAM_DQ[28]~output, vga, 1
instance = comp, \DRAM_DQ[29]~output , DRAM_DQ[29]~output, vga, 1
instance = comp, \DRAM_DQ[30]~output , DRAM_DQ[30]~output, vga, 1
instance = comp, \DRAM_DQ[31]~output , DRAM_DQ[31]~output, vga, 1
instance = comp, \SRAM_DQ[0]~output , SRAM_DQ[0]~output, vga, 1
instance = comp, \SRAM_DQ[1]~output , SRAM_DQ[1]~output, vga, 1
instance = comp, \SRAM_DQ[2]~output , SRAM_DQ[2]~output, vga, 1
instance = comp, \SRAM_DQ[3]~output , SRAM_DQ[3]~output, vga, 1
instance = comp, \SRAM_DQ[4]~output , SRAM_DQ[4]~output, vga, 1
instance = comp, \SRAM_DQ[5]~output , SRAM_DQ[5]~output, vga, 1
instance = comp, \SRAM_DQ[6]~output , SRAM_DQ[6]~output, vga, 1
instance = comp, \SRAM_DQ[7]~output , SRAM_DQ[7]~output, vga, 1
instance = comp, \SRAM_DQ[8]~output , SRAM_DQ[8]~output, vga, 1
instance = comp, \SRAM_DQ[9]~output , SRAM_DQ[9]~output, vga, 1
instance = comp, \SRAM_DQ[10]~output , SRAM_DQ[10]~output, vga, 1
instance = comp, \SRAM_DQ[11]~output , SRAM_DQ[11]~output, vga, 1
instance = comp, \SRAM_DQ[12]~output , SRAM_DQ[12]~output, vga, 1
instance = comp, \SRAM_DQ[13]~output , SRAM_DQ[13]~output, vga, 1
instance = comp, \SRAM_DQ[14]~output , SRAM_DQ[14]~output, vga, 1
instance = comp, \SRAM_DQ[15]~output , SRAM_DQ[15]~output, vga, 1
instance = comp, \altera_reserved_tdo~output , altera_reserved_tdo~output, vga, 1
instance = comp, \~ALTERA_DCLK~~obuf , ~ALTERA_DCLK~~obuf, vga, 1
instance = comp, \~ALTERA_nCEO~~obuf , ~ALTERA_nCEO~~obuf, vga, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, vga, 1
instance = comp, \u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 , u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1, vga, 1
instance = comp, \u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl , u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_address~0 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_address~0, vga, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, vga, 1
instance = comp, \KEY[0]~input , KEY[0]~input, vga, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], vga, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, vga, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], vga, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, vga, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_address , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_address, vga, 1
instance = comp, \u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|clk[0]~clkctrl , u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|clk[0]~clkctrl, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_007|packet_in_progress~0, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|packet_in_progress , u0|mm_interconnect_0|cmd_mux_007|packet_in_progress, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[108]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[108]~feeder, vga, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, vga, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], vga, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, vga, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], vga, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, vga, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, vga, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[0] , u0|rst_controller_001|altera_reset_synchronizer_int_chain[0], vga, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller_001|altera_reset_synchronizer_int_chain[1]~feeder, vga, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[1] , u0|rst_controller_001|altera_reset_synchronizer_int_chain[1], vga, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[2]~feeder , u0|rst_controller_001|altera_reset_synchronizer_int_chain[2]~feeder, vga, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[2] , u0|rst_controller_001|altera_reset_synchronizer_int_chain[2], vga, 1
instance = comp, \u0|rst_controller_001|r_sync_rst_chain[3] , u0|rst_controller_001|r_sync_rst_chain[3], vga, 1
instance = comp, \u0|rst_controller_001|r_sync_rst_chain~1 , u0|rst_controller_001|r_sync_rst_chain~1, vga, 1
instance = comp, \u0|rst_controller_001|r_sync_rst_chain[2] , u0|rst_controller_001|r_sync_rst_chain[2], vga, 1
instance = comp, \u0|rst_controller_001|r_sync_rst_chain~0 , u0|rst_controller_001|r_sync_rst_chain~0, vga, 1
instance = comp, \u0|rst_controller_001|r_sync_rst_chain[1] , u0|rst_controller_001|r_sync_rst_chain[1], vga, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[3] , u0|rst_controller_001|altera_reset_synchronizer_int_chain[3], vga, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[4]~0 , u0|rst_controller_001|altera_reset_synchronizer_int_chain[4]~0, vga, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[4] , u0|rst_controller_001|altera_reset_synchronizer_int_chain[4], vga, 1
instance = comp, \u0|rst_controller_001|WideOr0~0 , u0|rst_controller_001|WideOr0~0, vga, 1
instance = comp, \u0|rst_controller_001|r_sync_rst , u0|rst_controller_001|r_sync_rst, vga, 1
instance = comp, \u0|rst_controller_001|r_sync_rst~clkctrl , u0|rst_controller_001|r_sync_rst~clkctrl, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|nios_system_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|rden_b_store~0 , u0|nios2_gen2_0|cpu|nios_system_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|rden_b_store~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|nios_system_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|rden_b_store , u0|nios2_gen2_0|cpu|nios_system_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|rden_b_store, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|nios_system_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0~0 , u0|nios2_gen2_0|cpu|nios_system_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0~0, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder , u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest , u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~1, vga, 1
instance = comp, \altera_reserved_tms~input , altera_reserved_tms~input, vga, 1
instance = comp, \altera_reserved_tck~input , altera_reserved_tck~input, vga, 1
instance = comp, \altera_reserved_tdi~input , altera_reserved_tdi~input, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0, vga, 1
instance = comp, \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 , u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~1, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~0, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal1~0, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal11~0, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal3~0, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~7, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~0, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~5, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~6, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~2, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~3, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~4, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1, vga, 1
instance = comp, \DRAM_DQ[3]~input , DRAM_DQ[3]~input, vga, 1
instance = comp, \u0|sdram_controller_0|za_data[3] , u0|sdram_controller_0|za_data[3], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~99feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~99feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0]~0 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0]~0, vga, 1
instance = comp, \u0|sdram_controller_0|i_count[1]~1 , u0|sdram_controller_0|i_count[1]~1, vga, 1
instance = comp, \u0|sdram_controller_0|i_count[1]~0 , u0|sdram_controller_0|i_count[1]~0, vga, 1
instance = comp, \u0|sdram_controller_0|i_count[0]~4 , u0|sdram_controller_0|i_count[0]~4, vga, 1
instance = comp, \u0|sdram_controller_0|i_count[0]~5 , u0|sdram_controller_0|i_count[0]~5, vga, 1
instance = comp, \u0|sdram_controller_0|i_count[0] , u0|sdram_controller_0|i_count[0], vga, 1
instance = comp, \u0|sdram_controller_0|i_count[1]~2 , u0|sdram_controller_0|i_count[1]~2, vga, 1
instance = comp, \u0|sdram_controller_0|i_count[1]~3 , u0|sdram_controller_0|i_count[1]~3, vga, 1
instance = comp, \u0|sdram_controller_0|i_count[1] , u0|sdram_controller_0|i_count[1], vga, 1
instance = comp, \u0|sdram_controller_0|Selector18~0 , u0|sdram_controller_0|Selector18~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector6~0 , u0|sdram_controller_0|Selector6~0, vga, 1
instance = comp, \u0|sdram_controller_0|i_refs[0] , u0|sdram_controller_0|i_refs[0], vga, 1
instance = comp, \u0|sdram_controller_0|Selector5~0 , u0|sdram_controller_0|Selector5~0, vga, 1
instance = comp, \u0|sdram_controller_0|i_refs[1] , u0|sdram_controller_0|i_refs[1], vga, 1
instance = comp, \u0|sdram_controller_0|Selector4~0 , u0|sdram_controller_0|Selector4~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector4~1 , u0|sdram_controller_0|Selector4~1, vga, 1
instance = comp, \u0|sdram_controller_0|i_refs[2] , u0|sdram_controller_0|i_refs[2], vga, 1
instance = comp, \u0|sdram_controller_0|Selector18~1 , u0|sdram_controller_0|Selector18~1, vga, 1
instance = comp, \u0|sdram_controller_0|Selector18~2 , u0|sdram_controller_0|Selector18~2, vga, 1
instance = comp, \u0|sdram_controller_0|i_next.111 , u0|sdram_controller_0|i_next.111, vga, 1
instance = comp, \u0|sdram_controller_0|Selector12~0 , u0|sdram_controller_0|Selector12~0, vga, 1
instance = comp, \u0|sdram_controller_0|i_state.111 , u0|sdram_controller_0|i_state.111, vga, 1
instance = comp, \u0|sdram_controller_0|Selector13~0 , u0|sdram_controller_0|Selector13~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector13~1 , u0|sdram_controller_0|Selector13~1, vga, 1
instance = comp, \u0|sdram_controller_0|i_count[2] , u0|sdram_controller_0|i_count[2], vga, 1
instance = comp, \u0|sdram_controller_0|Add0~0 , u0|sdram_controller_0|Add0~0, vga, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[0] , u0|sdram_controller_0|refresh_counter[0], vga, 1
instance = comp, \u0|sdram_controller_0|Add0~2 , u0|sdram_controller_0|Add0~2, vga, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~7 , u0|sdram_controller_0|refresh_counter~7, vga, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[1] , u0|sdram_controller_0|refresh_counter[1], vga, 1
instance = comp, \u0|sdram_controller_0|Add0~4 , u0|sdram_controller_0|Add0~4, vga, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[2] , u0|sdram_controller_0|refresh_counter[2], vga, 1
instance = comp, \u0|sdram_controller_0|Add0~6 , u0|sdram_controller_0|Add0~6, vga, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[3]~12 , u0|sdram_controller_0|refresh_counter[3]~12, vga, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[3] , u0|sdram_controller_0|refresh_counter[3], vga, 1
instance = comp, \u0|sdram_controller_0|Add0~8 , u0|sdram_controller_0|Add0~8, vga, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~6 , u0|sdram_controller_0|refresh_counter~6, vga, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[4] , u0|sdram_controller_0|refresh_counter[4], vga, 1
instance = comp, \u0|sdram_controller_0|Add0~10 , u0|sdram_controller_0|Add0~10, vga, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~5 , u0|sdram_controller_0|refresh_counter~5, vga, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[5] , u0|sdram_controller_0|refresh_counter[5], vga, 1
instance = comp, \u0|sdram_controller_0|Add0~12 , u0|sdram_controller_0|Add0~12, vga, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~4 , u0|sdram_controller_0|refresh_counter~4, vga, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[6] , u0|sdram_controller_0|refresh_counter[6], vga, 1
instance = comp, \u0|sdram_controller_0|Add0~14 , u0|sdram_controller_0|Add0~14, vga, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~3 , u0|sdram_controller_0|refresh_counter~3, vga, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[7] , u0|sdram_controller_0|refresh_counter[7], vga, 1
instance = comp, \u0|sdram_controller_0|Add0~16 , u0|sdram_controller_0|Add0~16, vga, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[8]~10 , u0|sdram_controller_0|refresh_counter[8]~10, vga, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[8] , u0|sdram_controller_0|refresh_counter[8], vga, 1
instance = comp, \u0|sdram_controller_0|Add0~18 , u0|sdram_controller_0|Add0~18, vga, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[9]~9 , u0|sdram_controller_0|refresh_counter[9]~9, vga, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[9] , u0|sdram_controller_0|refresh_counter[9], vga, 1
instance = comp, \u0|sdram_controller_0|Add0~20 , u0|sdram_controller_0|Add0~20, vga, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~2 , u0|sdram_controller_0|refresh_counter~2, vga, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[10] , u0|sdram_controller_0|refresh_counter[10], vga, 1
instance = comp, \u0|sdram_controller_0|Add0~22 , u0|sdram_controller_0|Add0~22, vga, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~1 , u0|sdram_controller_0|refresh_counter~1, vga, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[11] , u0|sdram_controller_0|refresh_counter[11], vga, 1
instance = comp, \u0|sdram_controller_0|Add0~24 , u0|sdram_controller_0|Add0~24, vga, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~0 , u0|sdram_controller_0|refresh_counter~0, vga, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[12] , u0|sdram_controller_0|refresh_counter[12], vga, 1
instance = comp, \u0|sdram_controller_0|Equal0~0 , u0|sdram_controller_0|Equal0~0, vga, 1
instance = comp, \u0|sdram_controller_0|Equal0~2 , u0|sdram_controller_0|Equal0~2, vga, 1
instance = comp, \u0|sdram_controller_0|Equal0~1 , u0|sdram_controller_0|Equal0~1, vga, 1
instance = comp, \u0|sdram_controller_0|Equal0~3 , u0|sdram_controller_0|Equal0~3, vga, 1
instance = comp, \u0|sdram_controller_0|Selector8~0 , u0|sdram_controller_0|Selector8~0, vga, 1
instance = comp, \u0|sdram_controller_0|i_state.001 , u0|sdram_controller_0|i_state.001, vga, 1
instance = comp, \u0|sdram_controller_0|Selector16~0 , u0|sdram_controller_0|Selector16~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector16~1 , u0|sdram_controller_0|Selector16~1, vga, 1
instance = comp, \u0|sdram_controller_0|i_next.010 , u0|sdram_controller_0|i_next.010, vga, 1
instance = comp, \u0|sdram_controller_0|Selector9~0 , u0|sdram_controller_0|Selector9~0, vga, 1
instance = comp, \u0|sdram_controller_0|i_state.010 , u0|sdram_controller_0|i_state.010, vga, 1
instance = comp, \u0|sdram_controller_0|Selector10~0 , u0|sdram_controller_0|Selector10~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector10~1 , u0|sdram_controller_0|Selector10~1, vga, 1
instance = comp, \u0|sdram_controller_0|i_state.011 , u0|sdram_controller_0|i_state.011, vga, 1
instance = comp, \u0|sdram_controller_0|i_next.000~0 , u0|sdram_controller_0|i_next.000~0, vga, 1
instance = comp, \u0|sdram_controller_0|i_next.000 , u0|sdram_controller_0|i_next.000, vga, 1
instance = comp, \u0|sdram_controller_0|Selector7~0 , u0|sdram_controller_0|Selector7~0, vga, 1
instance = comp, \u0|sdram_controller_0|i_state.000 , u0|sdram_controller_0|i_state.000, vga, 1
instance = comp, \u0|sdram_controller_0|WideOr6~0 , u0|sdram_controller_0|WideOr6~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector17~0 , u0|sdram_controller_0|Selector17~0, vga, 1
instance = comp, \u0|sdram_controller_0|i_next.101 , u0|sdram_controller_0|i_next.101, vga, 1
instance = comp, \u0|sdram_controller_0|i_state.101~0 , u0|sdram_controller_0|i_state.101~0, vga, 1
instance = comp, \u0|sdram_controller_0|i_state.101 , u0|sdram_controller_0|i_state.101, vga, 1
instance = comp, \u0|sdram_controller_0|init_done~0 , u0|sdram_controller_0|init_done~0, vga, 1
instance = comp, \u0|sdram_controller_0|init_done , u0|sdram_controller_0|init_done, vga, 1
instance = comp, \u0|sdram_controller_0|f_select , u0|sdram_controller_0|f_select, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|rst1~feeder , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|rst1~feeder, vga, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, vga, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], vga, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, vga, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], vga, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, vga, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|rst1 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|rst1, vga, 1
instance = comp, \CLOCK_50~inputclkctrl , CLOCK_50~inputclkctrl, vga, 1
instance = comp, \u0|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, vga, 1
instance = comp, \u0|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], vga, 1
instance = comp, \u0|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, vga, 1
instance = comp, \u0|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], vga, 1
instance = comp, \u0|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , u0|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, vga, 1
instance = comp, \u0|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, vga, 1
instance = comp, \u0|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl , u0|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][90] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][90], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent|hold_waitrequest~feeder , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent|hold_waitrequest~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent|hold_waitrequest , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent|hold_waitrequest, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent|cp_ready~0 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent|cp_ready~0, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|last_cycle~0 , u0|mm_interconnect_0|cmd_mux|last_cycle~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ic_fill_starting_d1~0 , u0|nios2_gen2_0|cpu|D_ic_fill_starting_d1~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ic_fill_starting_d1 , u0|nios2_gen2_0|cpu|D_ic_fill_starting_d1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[2]~1 , u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[2]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0 , u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2 , u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4 , u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw_valid , u0|nios2_gen2_0|cpu|D_iw_valid, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[5] , u0|nios2_gen2_0|cpu|D_iw[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[0] , u0|nios2_gen2_0|cpu|D_iw[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[7]~feeder , u0|nios2_gen2_0|cpu|E_pc[7]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[7] , u0|nios2_gen2_0|cpu|E_pc[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[6] , u0|nios2_gen2_0|cpu|E_pc[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[5]~feeder , u0|nios2_gen2_0|cpu|E_pc[5]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[5] , u0|nios2_gen2_0|cpu|E_pc[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[4]~feeder , u0|nios2_gen2_0|cpu|E_pc[4]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[4] , u0|nios2_gen2_0|cpu|E_pc[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[3] , u0|nios2_gen2_0|cpu|E_pc[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[2]~feeder , u0|nios2_gen2_0|cpu|E_pc[2]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[2] , u0|nios2_gen2_0|cpu|E_pc[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[1]~feeder , u0|nios2_gen2_0|cpu|E_pc[1]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[1] , u0|nios2_gen2_0|cpu|E_pc[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[0] , u0|nios2_gen2_0|cpu|E_pc[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[1]~26 , u0|nios2_gen2_0|cpu|M_pc_plus_one[1]~26, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[2]~28 , u0|nios2_gen2_0|cpu|M_pc_plus_one[2]~28, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[3]~30 , u0|nios2_gen2_0|cpu|M_pc_plus_one[3]~30, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[4]~32 , u0|nios2_gen2_0|cpu|M_pc_plus_one[4]~32, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[5]~34 , u0|nios2_gen2_0|cpu|M_pc_plus_one[5]~34, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[6]~36 , u0|nios2_gen2_0|cpu|M_pc_plus_one[6]~36, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[7]~38 , u0|nios2_gen2_0|cpu|M_pc_plus_one[7]~38, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[7] , u0|nios2_gen2_0|cpu|M_pc_plus_one[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_jmp_indirect , u0|nios2_gen2_0|cpu|E_ctrl_jmp_indirect, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_jmp_indirect~feeder , u0|nios2_gen2_0|cpu|M_ctrl_jmp_indirect~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_jmp_indirect , u0|nios2_gen2_0|cpu|M_ctrl_jmp_indirect, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~0 , u0|nios2_gen2_0|cpu|E_alu_result~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[9]~feeder , u0|nios2_gen2_0|cpu|M_alu_result[9]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[9] , u0|nios2_gen2_0|cpu|M_alu_result[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_b_is_dst~0 , u0|nios2_gen2_0|cpu|F_ctrl_b_is_dst~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst , u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[69]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[69]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal95~2 , u0|nios2_gen2_0|cpu|Equal95~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal95~3 , u0|nios2_gen2_0|cpu|Equal95~3, vga, 1
instance = comp, \DRAM_DQ[7]~input , DRAM_DQ[7]~input, vga, 1
instance = comp, \u0|sdram_controller_0|za_data[7] , u0|sdram_controller_0|za_data[7], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~167feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~167feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Add0~1 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Add0~1, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[2] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[2], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~416 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~416, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~167 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~167, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~417 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~417, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~199 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~199, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~418 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~418, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~135 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~135, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[0] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[0], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~326 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~326, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~419 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~419, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~231 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~231, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~327 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~327, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~421 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~421, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~39 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~39, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~422 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~422, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~7 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~7, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~328 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~328, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~103feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~103feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~103 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~103, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~420 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~420, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~71 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~71, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~329 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~329, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~330 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~330, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[7] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[7], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[7]~feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[7]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[7] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[7], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_valid , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_valid, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_to_out_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|in_to_out_synchronizer|din_s1~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_012|clock_xer|in_to_out_synchronizer|din_s1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_012|clock_xer|in_to_out_synchronizer|dreg[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_toggle_flopped~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_toggle_flopped~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_toggle_flopped, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_to_in_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|out_to_in_synchronizer|din_s1~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_012|clock_xer|out_to_in_synchronizer|din_s1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_012|clock_xer|out_to_in_synchronizer|dreg[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_toggle~0 , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_toggle~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_toggle, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[89]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[89]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[89] , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[89], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[89]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[89]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[89] , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[89], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][89] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][89], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~22 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~22, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][89]~feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][89]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always6~0 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always6~0, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][89] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][89], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~18 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~18, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always5~0 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always5~0, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][89] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][89], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~14 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~14, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always4~0 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always4~0, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][89] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][89], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~10 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~10, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always3~0 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always3~0, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][89] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][89], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~7 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~7, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always2~0 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always2~0, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][89] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][89], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~4 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~4, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always1~0 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always1~0, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][89] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][89], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~1, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always0~0 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always0~0, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][89] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][89], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_toggle_flopped~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_toggle_flopped~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_toggle_flopped, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_to_in_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|out_to_in_synchronizer|din_s1~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_013|clock_xer|out_to_in_synchronizer|din_s1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_013|clock_xer|out_to_in_synchronizer|dreg[0], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_007|WideOr0~0 , u0|mm_interconnect_0|rsp_demux_007|WideOr0~0, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_007|WideOr0~1 , u0|mm_interconnect_0|rsp_demux_007|WideOr0~1, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|read~0 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|read~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle~0 , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|din_s1~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|din_s1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|dreg[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_toggle_flopped~0 , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_toggle_flopped~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_toggle_flopped, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_valid , u0|mm_interconnect_0|crosser_005|clock_xer|out_valid, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|WideOr1 , u0|mm_interconnect_0|cmd_mux_007|WideOr1, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~0, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]~0 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]~0, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[7] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[7], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~1 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~1, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[6]~2 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[6]~2, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[6] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[6], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~5 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~5, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[5] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[5], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~7 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~7, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[4] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[4], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~9 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~9, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[3] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[3], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~8 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~8, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[2] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[2], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~6 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~6, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[1], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~3, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~4, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|take_in_data~0 , u0|mm_interconnect_0|crosser_013|clock_xer|take_in_data~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|take_in_data~1 , u0|mm_interconnect_0|crosser_013|clock_xer|take_in_data~1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[7] , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[7], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[7]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[7]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[7] , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[7], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|WideOr1 , u0|mm_interconnect_0|cmd_mux_006|WideOr1, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][89] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][89], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]~feeder , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_006|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_006|src1_valid~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_valid , u0|mm_interconnect_0|crosser_013|clock_xer|out_valid, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]~feeder , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_offset_nxt[0]~0 , u0|nios2_gen2_0|cpu|ic_fill_ap_offset_nxt[0]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_offset[0]~0 , u0|nios2_gen2_0|cpu|ic_fill_ap_offset[0]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_offset[0] , u0|nios2_gen2_0|cpu|ic_fill_ap_offset[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_offset_nxt[1]~1 , u0|nios2_gen2_0|cpu|ic_fill_ap_offset_nxt[1]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_offset[1] , u0|nios2_gen2_0|cpu|ic_fill_ap_offset[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add5~0 , u0|nios2_gen2_0|cpu|Add5~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_offset_nxt[2]~2 , u0|nios2_gen2_0|cpu|ic_fill_ap_offset_nxt[2]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_offset[2] , u0|nios2_gen2_0|cpu|ic_fill_ap_offset[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_wr_starting , u0|nios2_gen2_0|cpu|A_dc_wb_wr_starting, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[1]~feeder , u0|nios2_gen2_0|cpu|E_iw[1]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[1] , u0|nios2_gen2_0|cpu|E_iw[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[4] , u0|nios2_gen2_0|cpu|E_iw[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[5] , u0|nios2_gen2_0|cpu|E_iw[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[2]~feeder , u0|nios2_gen2_0|cpu|E_iw[2]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[2] , u0|nios2_gen2_0|cpu|E_iw[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ld_st_bus~9 , u0|nios2_gen2_0|cpu|E_ld_st_bus~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_ld_st_non_io~0 , u0|nios2_gen2_0|cpu|E_ctrl_ld_st_non_io~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal95~8 , u0|nios2_gen2_0|cpu|Equal95~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal149~2 , u0|nios2_gen2_0|cpu|Equal149~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal149~1 , u0|nios2_gen2_0|cpu|Equal149~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~9 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal95~5 , u0|nios2_gen2_0|cpu|Equal95~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal95~4 , u0|nios2_gen2_0|cpu|Equal95~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~8 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_compare_op[1]~0 , u0|nios2_gen2_0|cpu|D_compare_op[1]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op[1]~0 , u0|nios2_gen2_0|cpu|D_logic_op[1]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_op[1] , u0|nios2_gen2_0|cpu|E_logic_op[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op[0]~1 , u0|nios2_gen2_0|cpu|D_logic_op[0]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_op[0] , u0|nios2_gen2_0|cpu|E_logic_op[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal149~12 , u0|nios2_gen2_0|cpu|Equal149~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_cmpge~0 , u0|nios2_gen2_0|cpu|D_op_cmpge~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal149~3 , u0|nios2_gen2_0|cpu|Equal149~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal149~9 , u0|nios2_gen2_0|cpu|Equal149~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_illegal~10 , u0|nios2_gen2_0|cpu|D_ctrl_illegal~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~3 , u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal95~7 , u0|nios2_gen2_0|cpu|Equal95~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~12 , u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_illegal~9 , u0|nios2_gen2_0|cpu|D_ctrl_illegal~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal149~10 , u0|nios2_gen2_0|cpu|Equal149~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal149~11 , u0|nios2_gen2_0|cpu|Equal149~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_illegal~6 , u0|nios2_gen2_0|cpu|D_ctrl_illegal~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_illegal~7 , u0|nios2_gen2_0|cpu|D_ctrl_illegal~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal149~0 , u0|nios2_gen2_0|cpu|Equal149~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_older_non_sequential~4 , u0|nios2_gen2_0|cpu|F_older_non_sequential~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_illegal~8 , u0|nios2_gen2_0|cpu|D_ctrl_illegal~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal95~1 , u0|nios2_gen2_0|cpu|Equal95~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_illegal~4 , u0|nios2_gen2_0|cpu|D_ctrl_illegal~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal149~8 , u0|nios2_gen2_0|cpu|Equal149~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_illegal~5 , u0|nios2_gen2_0|cpu|D_ctrl_illegal~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_illegal~11 , u0|nios2_gen2_0|cpu|D_ctrl_illegal~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_illegal~12 , u0|nios2_gen2_0|cpu|D_ctrl_illegal~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal149~7 , u0|nios2_gen2_0|cpu|Equal149~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~2 , u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_illegal~2 , u0|nios2_gen2_0|cpu|D_ctrl_illegal~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_illegal~3 , u0|nios2_gen2_0|cpu|D_ctrl_illegal~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal149~6 , u0|nios2_gen2_0|cpu|Equal149~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_illegal~0 , u0|nios2_gen2_0|cpu|D_ctrl_illegal~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_illegal~1 , u0|nios2_gen2_0|cpu|D_ctrl_illegal~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_illegal~13 , u0|nios2_gen2_0|cpu|D_ctrl_illegal~13, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_illegal , u0|nios2_gen2_0|cpu|E_ctrl_illegal, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_exc_illegal_inst_pri15 , u0|nios2_gen2_0|cpu|M_exc_illegal_inst_pri15, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_trap_inst , u0|nios2_gen2_0|cpu|E_ctrl_trap_inst, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_exc_trap_inst_pri15 , u0|nios2_gen2_0|cpu|M_exc_trap_inst_pri15, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal95~6 , u0|nios2_gen2_0|cpu|Equal95~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unimp_trap~1 , u0|nios2_gen2_0|cpu|D_ctrl_unimp_trap~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unimp_trap~0 , u0|nios2_gen2_0|cpu|D_ctrl_unimp_trap~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unimp_trap~2 , u0|nios2_gen2_0|cpu|D_ctrl_unimp_trap~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unimp_trap~3 , u0|nios2_gen2_0|cpu|D_ctrl_unimp_trap~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_unimp_trap , u0|nios2_gen2_0|cpu|E_ctrl_unimp_trap, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_exc_unimp_inst_pri15 , u0|nios2_gen2_0|cpu|M_exc_unimp_inst_pri15, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_exc_any~0 , u0|nios2_gen2_0|cpu|M_exc_any~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[0] , u0|nios2_gen2_0|cpu|E_iw[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal212~1 , u0|nios2_gen2_0|cpu|Equal212~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld8_ld16 , u0|nios2_gen2_0|cpu|M_ctrl_ld8_ld16, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ld_align_byte2_byte3_fill , u0|nios2_gen2_0|cpu|M_ld_align_byte2_byte3_fill, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ld_align_byte2_byte3_fill , u0|nios2_gen2_0|cpu|A_ld_align_byte2_byte3_fill, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[21]~16 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[21]~16, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_ld_signed~0 , u0|nios2_gen2_0|cpu|E_ctrl_ld_signed~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld_signed , u0|nios2_gen2_0|cpu|M_ctrl_ld_signed, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~feeder , u0|nios2_gen2_0|cpu|A_ctrl_ld_signed~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed , u0|nios2_gen2_0|cpu|A_ctrl_ld_signed, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_st~0 , u0|nios2_gen2_0|cpu|E_ctrl_st~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_cache~0 , u0|nios2_gen2_0|cpu|E_st_cache~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_st_cache , u0|nios2_gen2_0|cpu|M_ctrl_st_cache, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_st_cache , u0|nios2_gen2_0|cpu|A_ctrl_st_cache, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_valid_st_cache_hit~0 , u0|nios2_gen2_0|cpu|A_dc_valid_st_cache_hit~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[3] , u0|nios2_gen2_0|cpu|E_iw[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal249~0 , u0|nios2_gen2_0|cpu|Equal249~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_dc_index_nowb_inv~0 , u0|nios2_gen2_0|cpu|E_ctrl_dc_index_nowb_inv~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv , u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_dc_index_nowb_inv , u0|nios2_gen2_0|cpu|A_ctrl_dc_index_nowb_inv, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_last_transfer_d1 , u0|nios2_gen2_0|cpu|A_dc_rd_last_transfer_d1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_ignore_dst~6 , u0|nios2_gen2_0|cpu|F_ctrl_ignore_dst~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_ignore_dst , u0|nios2_gen2_0|cpu|D_ctrl_ignore_dst, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[38] , u0|mm_interconnect_0|cmd_mux_006|src_data[38], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[0] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[7] , u0|nios2_gen2_0|cpu|M_mem_baddr[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[7] , u0|nios2_gen2_0|cpu|A_mem_baddr[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field[2]~2 , u0|nios2_gen2_0|cpu|d_address_line_field[2]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_line[2]~feeder , u0|nios2_gen2_0|cpu|A_dc_wb_line[2]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_starting~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_starting~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_starting , u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_starting, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_line[2] , u0|nios2_gen2_0|cpu|A_dc_wb_line[2], vga, 1
instance = comp, \DRAM_DQ[8]~input , DRAM_DQ[8]~input, vga, 1
instance = comp, \u0|sdram_controller_0|za_data[8] , u0|sdram_controller_0|za_data[8], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~168 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~168, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~232 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~232, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~200 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~200, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~136 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~136, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~306 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~306, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~307 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~307, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~104 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~104, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~72 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~72, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~40 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~40, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~8 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~8, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~308 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~308, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~309 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~309, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~310 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~310, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[8] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[8], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[8]~feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[8]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[8] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[8], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[8]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[8]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[8] , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[8], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[8]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[8]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[8] , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~28 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~28, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~22 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~22, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~21 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~21, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~20 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~20, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]~1 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ld_st_cache~0 , u0|nios2_gen2_0|cpu|E_ld_st_cache~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld_st_cache , u0|nios2_gen2_0|cpu|M_ctrl_ld_st_cache, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_want_fill , u0|nios2_gen2_0|cpu|M_dc_want_fill, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_want_fill , u0|nios2_gen2_0|cpu|A_dc_want_fill, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ld_bus~0 , u0|nios2_gen2_0|cpu|E_ld_bus~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ld_bus~1 , u0|nios2_gen2_0|cpu|E_ld_bus~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld_bypass , u0|nios2_gen2_0|cpu|M_ctrl_ld_bypass, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_ld_bypass , u0|nios2_gen2_0|cpu|A_ctrl_ld_bypass, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_sel_nxt~0 , u0|nios2_gen2_0|cpu|A_slow_inst_sel_nxt~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_sel , u0|nios2_gen2_0|cpu|A_slow_inst_sel, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~3 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~2 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot , u0|nios2_gen2_0|cpu|E_ctrl_shift_rot, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_shift_rot~feeder , u0|nios2_gen2_0|cpu|M_ctrl_shift_rot~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_shift_rot , u0|nios2_gen2_0|cpu|M_ctrl_shift_rot, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_shift_rot~feeder , u0|nios2_gen2_0|cpu|A_ctrl_shift_rot~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_shift_rot , u0|nios2_gen2_0|cpu|A_ctrl_shift_rot, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~6 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_right_arith~3 , u0|nios2_gen2_0|cpu|D_ctrl_shift_right_arith~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_right_arith~2 , u0|nios2_gen2_0|cpu|D_ctrl_shift_right_arith~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_shift_right_arith , u0|nios2_gen2_0|cpu|E_ctrl_shift_right_arith, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_fill_bit~0 , u0|nios2_gen2_0|cpu|E_rot_fill_bit~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_fill_bit , u0|nios2_gen2_0|cpu|M_rot_fill_bit, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_right , u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_right, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_hi_imm16~0 , u0|nios2_gen2_0|cpu|F_ctrl_hi_imm16~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_hi_imm16~1 , u0|nios2_gen2_0|cpu|F_ctrl_hi_imm16~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16 , u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[26]~28 , u0|nios2_gen2_0|cpu|E_src2[26]~28, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~0 , u0|nios2_gen2_0|cpu|Equal0~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~1 , u0|nios2_gen2_0|cpu|Equal0~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~26 , u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~26, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~9 , u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~8 , u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~24 , u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~24, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~11 , u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~12 , u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~25 , u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~25, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~3 , u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~29 , u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~29, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~2 , u0|nios2_gen2_0|cpu|Equal0~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~30 , u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~30, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~27 , u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~27, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~28 , u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~28, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_retaddr~1 , u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_retaddr~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_retaddr , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_retaddr, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2 , u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[25] , u0|nios2_gen2_0|cpu|D_iw[25], vga, 1
instance = comp, \DRAM_DQ[9]~input , DRAM_DQ[9]~input, vga, 1
instance = comp, \u0|sdram_controller_0|za_data[9] , u0|sdram_controller_0|za_data[9], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~169feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~169feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~169 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~169, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~201feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~201feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~201 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~201, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~137feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~137feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~137 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~137, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~286 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~286, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~233 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~233, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~287 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~287, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~105 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~105, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~73 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~73, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~41 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~41, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~9 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~9, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~288 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~288, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~289 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~289, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~290 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~290, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[9] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[9], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[9]~feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[9]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[9] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[9], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[9] , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[9], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[9]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[9]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[9] , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[45] , u0|mm_interconnect_0|cmd_mux_006|src_data[45], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[7] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0 , u0|nios2_gen2_0|cpu|D_ctrl_mem16~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_mem16 , u0|nios2_gen2_0|cpu|E_ctrl_mem16, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0 , u0|nios2_gen2_0|cpu|D_ctrl_mem8~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_mem8 , u0|nios2_gen2_0|cpu|E_ctrl_mem8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[1] , u0|nios2_gen2_0|cpu|M_alu_result[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[0]~2 , u0|nios2_gen2_0|cpu|E_logic_result[0]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[0]~2 , u0|nios2_gen2_0|cpu|E_alu_result[0]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_compare_op[0]~1 , u0|nios2_gen2_0|cpu|D_compare_op[0]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_compare_op[0] , u0|nios2_gen2_0|cpu|E_compare_op[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_compare_op[1] , u0|nios2_gen2_0|cpu|E_compare_op[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~8 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~12 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_cmplt~0 , u0|nios2_gen2_0|cpu|D_op_cmplt~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_signed_comparison~0 , u0|nios2_gen2_0|cpu|D_ctrl_alu_signed_comparison~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_alu_signed_comparison , u0|nios2_gen2_0|cpu|E_ctrl_alu_signed_comparison, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_arith_src1[31] , u0|nios2_gen2_0|cpu|E_arith_src1[31], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[30]~24 , u0|nios2_gen2_0|cpu|E_src2[30]~24, vga, 1
instance = comp, \DRAM_DQ[10]~input , DRAM_DQ[10]~input, vga, 1
instance = comp, \u0|sdram_controller_0|za_data[10] , u0|sdram_controller_0|za_data[10], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~74 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~74, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~106 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~106, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~10feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~10feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~10 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~10, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~42feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~42feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~42 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~42, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~268 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~268, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~269 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~269, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~170feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~170feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~170 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~170, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~234feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~234feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~234 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~234, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~138feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~138feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~138 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~138, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~202feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~202feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~202 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~202, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~266 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~266, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~267 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~267, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~270 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~270, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[10] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[10], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[10]~feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[10]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[10] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[10], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[10]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[10]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[10] , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[10], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[10]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[10]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[10] , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~1 , u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_byte_en[1] , u0|nios2_gen2_0|cpu|M_mem_byte_en[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_byte_en[1] , u0|nios2_gen2_0|cpu|A_mem_byte_en[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable_nxt[0]~0 , u0|nios2_gen2_0|cpu|d_byteenable_nxt[0]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable_nxt[1]~2 , u0|nios2_gen2_0|cpu|d_byteenable_nxt[1]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[1] , u0|nios2_gen2_0|cpu|d_byteenable[1], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[33] , u0|mm_interconnect_0|cmd_mux_006|src_data[33], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[1] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~10 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~13 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~13, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~14 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~14, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10], vga, 1
instance = comp, \DRAM_DQ[2]~input , DRAM_DQ[2]~input, vga, 1
instance = comp, \u0|sdram_controller_0|za_data[2] , u0|sdram_controller_0|za_data[2], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~162 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~162, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~194 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~194, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~130 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~130, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~256 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~256, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~226 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~226, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~257 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~257, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~98feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~98feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~98 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~98, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~66 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~66, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~2 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~2, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~34feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~34feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~34 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~34, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~258 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~258, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~259 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~259, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~260 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~260, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[2] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[2], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[2] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[2], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[2]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[2]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[2] , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[2], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[2]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[2]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[2] , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[2], vga, 1
instance = comp, \DRAM_DQ[22]~input , DRAM_DQ[22]~input, vga, 1
instance = comp, \u0|sdram_controller_0|za_data[22] , u0|sdram_controller_0|za_data[22], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~182 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~182, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~246 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~246, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~214feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~214feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~214 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~214, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~150 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~150, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~341 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~341, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~342 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~342, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~118 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~118, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~86 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~86, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~54 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~54, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~22 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~22, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~343 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~343, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~344 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~344, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~345 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~345, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[22] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[22], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[22]~feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[22]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[22] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[22], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[22] , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[22], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[22]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[22]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[22] , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[22], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6 , u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[7]~106 , u0|nios2_gen2_0|cpu|D_src2_reg[7]~106, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[7] , u0|nios2_gen2_0|cpu|E_src2_reg[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal212~0 , u0|nios2_gen2_0|cpu|Equal212~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld8 , u0|nios2_gen2_0|cpu|M_ctrl_ld8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal215~0 , u0|nios2_gen2_0|cpu|Equal215~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld16 , u0|nios2_gen2_0|cpu|M_ctrl_ld16, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[1] , u0|nios2_gen2_0|cpu|M_mem_baddr[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ld_align_sh16~0 , u0|nios2_gen2_0|cpu|M_ld_align_sh16~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ld_align_sh16 , u0|nios2_gen2_0|cpu|A_ld_align_sh16, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~10 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_break , u0|nios2_gen2_0|cpu|A_exc_break, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_dst_regnum[0] , u0|nios2_gen2_0|cpu|E_dst_regnum[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dst_regnum[0] , u0|nios2_gen2_0|cpu|M_dst_regnum[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[0] , u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dst_regnum~0 , u0|nios2_gen2_0|cpu|A_dst_regnum~0, vga, 1
instance = comp, \DRAM_DQ[19]~input , DRAM_DQ[19]~input, vga, 1
instance = comp, \u0|sdram_controller_0|za_data[19] , u0|sdram_controller_0|za_data[19], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~115feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~115feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~115 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~115, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~83 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~83, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~51 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~51, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~19 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~19, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~358 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~358, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~359 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~359, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~179feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~179feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~179 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~179, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~243 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~243, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~211feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~211feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~211 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~211, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~147 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~147, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~356 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~356, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~357 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~357, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~360 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~360, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[19] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[19], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[19] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[19], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[19]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[19]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[19] , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[19], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[19]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[19]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[19] , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[19], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~19 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~19, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[19]~30 , u0|mm_interconnect_0|rsp_mux_002|src_data[19]~30, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[19] , u0|nios2_gen2_0|cpu|i_readdata_d1[19], vga, 1
instance = comp, \DRAM_DQ[20]~input , DRAM_DQ[20]~input, vga, 1
instance = comp, \u0|sdram_controller_0|za_data[20] , u0|sdram_controller_0|za_data[20], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~116 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~116, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~84 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~84, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~52 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~52, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~20 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~20, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~353 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~353, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~354 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~354, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~212feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~212feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~212 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~212, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~148 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~148, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~351 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~351, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~180feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~180feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~180 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~180, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~244 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~244, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~352 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~352, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~355 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~355, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[20] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[20], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[20] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[20], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[20]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[20]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[20] , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[20], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[20]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[20]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[20] , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[20], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dst_regnum[2] , u0|nios2_gen2_0|cpu|M_dst_regnum[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[2] , u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dst_regnum~2 , u0|nios2_gen2_0|cpu|A_dst_regnum~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[3] , u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dst_regnum~3 , u0|nios2_gen2_0|cpu|A_dst_regnum~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dst_regnum[4] , u0|nios2_gen2_0|cpu|M_dst_regnum[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[4] , u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dst_regnum~4 , u0|nios2_gen2_0|cpu|A_dst_regnum~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[0]~0 , u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[0]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[1]~1 , u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[1]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[2]~2 , u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[2]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[3]~3 , u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[3]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[4]~4 , u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[4]~4, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[108]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[108]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid , u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|save_dest_id~2 , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|save_dest_id~2, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[3] , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[3], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|take_in_data~3 , u0|mm_interconnect_0|crosser_003|clock_xer|take_in_data~3, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|take_in_data~2 , u0|mm_interconnect_0|crosser_003|clock_xer|take_in_data~2, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[108] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[108], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[108]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[108]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[108] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[108], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[69]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[69]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[69] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[69], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[69]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[69]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[69] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[69], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[70]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[70]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[70] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[70], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[70] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[70], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[71]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[71]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[71] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[71], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[71]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[71]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[71] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[71], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem_used[0]~0 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem_used[0]~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem_used[0]~1 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem_used[0]~1, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem[1][108] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem[1][108], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem~0, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|always4~0 , u0|video_pixel_buffer_dma_0|always4~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem~1, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent|rp_valid~0 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent|rp_valid~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent|rp_valid , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent|rp_valid, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_to_out_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_010|clock_xer|in_to_out_synchronizer|din_s1~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_010|clock_xer|in_to_out_synchronizer|din_s1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_to_out_synchronizer|dreg[0]~feeder , u0|mm_interconnect_0|crosser_010|clock_xer|in_to_out_synchronizer|dreg[0]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_010|clock_xer|in_to_out_synchronizer|dreg[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_toggle_flopped, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_to_in_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_010|clock_xer|out_to_in_synchronizer|din_s1~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_010|clock_xer|out_to_in_synchronizer|din_s1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_to_in_synchronizer|dreg[0]~feeder , u0|mm_interconnect_0|crosser_010|clock_xer|out_to_in_synchronizer|dreg[0]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_010|clock_xer|out_to_in_synchronizer|dreg[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_toggle~0 , u0|mm_interconnect_0|crosser_010|clock_xer|in_data_toggle~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_toggle~feeder , u0|mm_interconnect_0|crosser_010|clock_xer|in_data_toggle~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser_010|clock_xer|in_data_toggle, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_ready~0 , u0|mm_interconnect_0|crosser_010|clock_xer|in_ready~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem_used[1]~4 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem_used[1]~4, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem[0][108] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem[0][108], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent|uncompressor|sink_ready~0 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent|uncompressor|sink_ready~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem_used[0]~3, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem_used[0], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem_used[1]~2, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem_used[1], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped~0 , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent|m0_read , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent|m0_read, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_translator|read_latency_shift_reg~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_translator|read_latency_shift_reg[0], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|read~0 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|read~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem_used[0]~0 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem_used[0]~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem_used[0] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem_used[0], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem_used[1]~1 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem_used[1]~1, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem_used[1] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem_used[1], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][18] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][18], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address~17 , u0|video_pixel_buffer_dma_0|buffer_start_address~17, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|line_address[0]~11 , u0|video_pixel_buffer_dma_0|line_address[0]~11, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Equal4~0 , u0|video_pixel_buffer_dma_0|Equal4~0, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|line_address[7]~26 , u0|video_pixel_buffer_dma_0|line_address[7]~26, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|line_address[8]~28 , u0|video_pixel_buffer_dma_0|line_address[8]~28, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|pixel_address[0]~10 , u0|video_pixel_buffer_dma_0|pixel_address[0]~10, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|pixel_address[8]~12 , u0|video_pixel_buffer_dma_0|pixel_address[8]~12, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|pixel_address[8]~13 , u0|video_pixel_buffer_dma_0|pixel_address[8]~13, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|pixel_address[0] , u0|video_pixel_buffer_dma_0|pixel_address[0], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|pixel_address[1]~14 , u0|video_pixel_buffer_dma_0|pixel_address[1]~14, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|pixel_address[1] , u0|video_pixel_buffer_dma_0|pixel_address[1], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|pixel_address[2]~16 , u0|video_pixel_buffer_dma_0|pixel_address[2]~16, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|pixel_address[2] , u0|video_pixel_buffer_dma_0|pixel_address[2], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|pixel_address[3]~18 , u0|video_pixel_buffer_dma_0|pixel_address[3]~18, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|pixel_address[3] , u0|video_pixel_buffer_dma_0|pixel_address[3], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|pixel_address[4]~20 , u0|video_pixel_buffer_dma_0|pixel_address[4]~20, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|pixel_address[4] , u0|video_pixel_buffer_dma_0|pixel_address[4], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|pixel_address[5]~22 , u0|video_pixel_buffer_dma_0|pixel_address[5]~22, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|pixel_address[5] , u0|video_pixel_buffer_dma_0|pixel_address[5], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Equal3~1 , u0|video_pixel_buffer_dma_0|Equal3~1, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|pixel_address[6]~24 , u0|video_pixel_buffer_dma_0|pixel_address[6]~24, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|pixel_address[6] , u0|video_pixel_buffer_dma_0|pixel_address[6], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|pixel_address[7]~26 , u0|video_pixel_buffer_dma_0|pixel_address[7]~26, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|pixel_address[7] , u0|video_pixel_buffer_dma_0|pixel_address[7], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|pixel_address[8]~28 , u0|video_pixel_buffer_dma_0|pixel_address[8]~28, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|pixel_address[8] , u0|video_pixel_buffer_dma_0|pixel_address[8], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Equal3~0 , u0|video_pixel_buffer_dma_0|Equal3~0, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|pixel_address[9]~30 , u0|video_pixel_buffer_dma_0|pixel_address[9]~30, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|pixel_address[9] , u0|video_pixel_buffer_dma_0|pixel_address[9], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Equal3~2 , u0|video_pixel_buffer_dma_0|Equal3~2, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|line_address[8]~30 , u0|video_pixel_buffer_dma_0|line_address[8]~30, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|line_address[8] , u0|video_pixel_buffer_dma_0|line_address[8], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|line_address[8]~13 , u0|video_pixel_buffer_dma_0|line_address[8]~13, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|line_address[0] , u0|video_pixel_buffer_dma_0|line_address[0], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|line_address[1]~14 , u0|video_pixel_buffer_dma_0|line_address[1]~14, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|line_address[1] , u0|video_pixel_buffer_dma_0|line_address[1], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|line_address[2]~16 , u0|video_pixel_buffer_dma_0|line_address[2]~16, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|line_address[2] , u0|video_pixel_buffer_dma_0|line_address[2], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|line_address[3]~18 , u0|video_pixel_buffer_dma_0|line_address[3]~18, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|line_address[3] , u0|video_pixel_buffer_dma_0|line_address[3], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|line_address[4]~20 , u0|video_pixel_buffer_dma_0|line_address[4]~20, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|line_address[4] , u0|video_pixel_buffer_dma_0|line_address[4], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|line_address[5]~22 , u0|video_pixel_buffer_dma_0|line_address[5]~22, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|line_address[5] , u0|video_pixel_buffer_dma_0|line_address[5], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|line_address[6]~24 , u0|video_pixel_buffer_dma_0|line_address[6]~24, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|line_address[6] , u0|video_pixel_buffer_dma_0|line_address[6], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|line_address[7] , u0|video_pixel_buffer_dma_0|line_address[7], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Equal4~1 , u0|video_pixel_buffer_dma_0|Equal4~1, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Equal4~2 , u0|video_pixel_buffer_dma_0|Equal4~2, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Selector1~0 , u0|video_pixel_buffer_dma_0|Selector1~0, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|always4~2 , u0|video_pixel_buffer_dma_0|always4~2, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|always4~3 , u0|video_pixel_buffer_dma_0|always4~3, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|always4~4 , u0|video_pixel_buffer_dma_0|always4~4, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|always4~5 , u0|video_pixel_buffer_dma_0|always4~5, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|always4~6 , u0|video_pixel_buffer_dma_0|always4~6, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|always4~7 , u0|video_pixel_buffer_dma_0|always4~7, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[38] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[38], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[38] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[38], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[39] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[39], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[39]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[39]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[39] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[39], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|always4~1 , u0|video_pixel_buffer_dma_0|always4~1, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_swap~0 , u0|video_pixel_buffer_dma_0|buffer_swap~0, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_swap , u0|video_pixel_buffer_dma_0|buffer_swap, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|always3~0 , u0|video_pixel_buffer_dma_0|always3~0, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address[26]~1 , u0|video_pixel_buffer_dma_0|buffer_start_address[26]~1, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address[18] , u0|video_pixel_buffer_dma_0|buffer_start_address[18], vga, 1
instance = comp, \DRAM_DQ[13]~input , DRAM_DQ[13]~input, vga, 1
instance = comp, \u0|sdram_controller_0|za_data[13] , u0|sdram_controller_0|za_data[13], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~109feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~109feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~109 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~109, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~77 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~77, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~45feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~45feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~45 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~45, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~13feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~13feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~13 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~13, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~373 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~373, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~374 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~374, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~173feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~173feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~173 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~173, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~205feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~205feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~205 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~205, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~141 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~141, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~371 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~371, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~237 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~237, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~372 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~372, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~375 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~375, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[13] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[13], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[13]~feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[13]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[13] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[13], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[13]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[13]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[13] , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[13], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[13]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[13]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[13] , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~22 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~22, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[13]~21 , u0|mm_interconnect_0|rsp_mux_002|src_data[13]~21, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[13] , u0|nios2_gen2_0|cpu|i_readdata_d1[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~20 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~20, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14], vga, 1
instance = comp, \DRAM_DQ[14]~input , DRAM_DQ[14]~input, vga, 1
instance = comp, \u0|sdram_controller_0|za_data[14] , u0|sdram_controller_0|za_data[14], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~110 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~110, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~78 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~78, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~46feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~46feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~46 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~46, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~14 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~14, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~363 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~363, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~364 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~364, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~206 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~206, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~142 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~142, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~361 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~361, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~174 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~174, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~238 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~238, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~362 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~362, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~365 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~365, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[14] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[14], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[14]~feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[14]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[14] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[14], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[14] , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[14], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[14]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[14]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[14] , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[14], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[14]~20 , u0|mm_interconnect_0|rsp_mux_002|src_data[14]~20, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[14] , u0|nios2_gen2_0|cpu|i_readdata_d1[14], vga, 1
instance = comp, \DRAM_DQ[16]~input , DRAM_DQ[16]~input, vga, 1
instance = comp, \u0|sdram_controller_0|za_data[16] , u0|sdram_controller_0|za_data[16], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~176feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~176feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~176 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~176, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~240 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~240, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~208feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~208feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~208 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~208, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~144 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~144, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~301 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~301, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~302 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~302, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~112 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~112, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~80 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~80, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~48 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~48, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~16 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~16, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~303 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~303, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~304 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~304, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~305 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~305, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[16] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[16], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[16]~feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[16]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[16] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[16], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[16]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[16]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[16] , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[16], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[16]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[16]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[16] , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[16], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~8 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]~feeder , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[16]~18 , u0|mm_interconnect_0|rsp_mux_002|src_data[16]~18, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[16] , u0|nios2_gen2_0|cpu|i_readdata_d1[16], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~7 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~38 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~38, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~39 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~39, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~30 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~30, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~18 , u0|mm_interconnect_0|cmd_mux_006|src_payload~18, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[18] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[18], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~17 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~17, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|nios_system_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a9 , u0|nios2_gen2_0|cpu|nios_system_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[0]~11 , u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[0]~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[1]~13 , u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[1]~13, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[1] , u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[1] , u0|nios2_gen2_0|cpu|D_pc_plus_one[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_extra_pc[1]~25 , u0|nios2_gen2_0|cpu|D_extra_pc[1]~25, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[1] , u0|nios2_gen2_0|cpu|E_extra_pc[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[3]~27 , u0|nios2_gen2_0|cpu|E_alu_result[3]~27, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[3] , u0|nios2_gen2_0|cpu|M_alu_result[3], vga, 1
instance = comp, \DRAM_DQ[23]~input , DRAM_DQ[23]~input, vga, 1
instance = comp, \u0|sdram_controller_0|za_data[23] , u0|sdram_controller_0|za_data[23], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~119feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~119feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~119 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~119, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~87 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~87, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~55 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~55, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~23 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~23, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~323 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~323, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~324 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~324, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~183feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~183feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~183 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~183, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~247 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~247, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~215feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~215feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~215 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~215, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~151 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~151, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~321 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~321, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~322 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~322, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~325 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~325, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[23] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[23], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[23]~feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[23]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[23] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[23], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[23]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[23]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[23] , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[23], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[23]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[23]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[23] , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[23], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[18] , u0|nios2_gen2_0|cpu|D_pc[18], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[18]~42 , u0|nios2_gen2_0|cpu|F_pc_nxt[18]~42, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_mask[4]~7 , u0|nios2_gen2_0|cpu|E_rot_mask[4]~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_mask[4] , u0|nios2_gen2_0|cpu|M_rot_mask[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_left~2 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_left~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_left , u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_left, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_pass2~0 , u0|nios2_gen2_0|cpu|E_rot_pass2~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_rot~2 , u0|nios2_gen2_0|cpu|D_ctrl_rot~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_rot , u0|nios2_gen2_0|cpu|E_ctrl_rot, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_pass2~1 , u0|nios2_gen2_0|cpu|E_rot_pass2~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_pass2 , u0|nios2_gen2_0|cpu|M_rot_pass2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_sel_fill2~0 , u0|nios2_gen2_0|cpu|E_rot_sel_fill2~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_sel_fill2 , u0|nios2_gen2_0|cpu|M_rot_sel_fill2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~42 , u0|nios2_gen2_0|cpu|A_shift_rot_result~42, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add10~1 , u0|nios2_gen2_0|cpu|Add10~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_prestep1[10]~8 , u0|nios2_gen2_0|cpu|E_rot_prestep1[10]~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_ld~0 , u0|nios2_gen2_0|cpu|D_ctrl_ld~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_ld , u0|nios2_gen2_0|cpu|E_ctrl_ld, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld , u0|nios2_gen2_0|cpu|M_ctrl_ld, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[12]~feeder , u0|nios2_gen2_0|cpu|M_alu_result[12]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[12] , u0|nios2_gen2_0|cpu|M_alu_result[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[0]~107 , u0|nios2_gen2_0|cpu|D_src2_reg[0]~107, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[0] , u0|nios2_gen2_0|cpu|E_src2_reg[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_sel_fill1~0 , u0|nios2_gen2_0|cpu|E_rot_sel_fill1~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_sel_fill1 , u0|nios2_gen2_0|cpu|M_rot_sel_fill1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_mask[0]~2 , u0|nios2_gen2_0|cpu|E_rot_mask[0]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_mask[0] , u0|nios2_gen2_0|cpu|M_rot_mask[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_pass1~0 , u0|nios2_gen2_0|cpu|E_rot_pass1~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_pass1~1 , u0|nios2_gen2_0|cpu|E_rot_pass1~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_pass1 , u0|nios2_gen2_0|cpu|M_rot_pass1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~90 , u0|nios2_gen2_0|cpu|A_shift_rot_result~90, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_prestep1[8]~9 , u0|nios2_gen2_0|cpu|E_rot_prestep1[8]~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add10~3 , u0|nios2_gen2_0|cpu|Add10~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[9]~feeder , u0|nios2_gen2_0|cpu|D_iw[9]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[9] , u0|nios2_gen2_0|cpu|D_iw[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[19]~21 , u0|nios2_gen2_0|cpu|E_src2[19]~21, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[19]~feeder , u0|nios2_gen2_0|cpu|M_target_pcb[19]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[19] , u0|nios2_gen2_0|cpu|M_target_pcb[19], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[17]~14 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[17]~14, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[17]~feeder , u0|nios2_gen2_0|cpu|M_pc[17]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[17] , u0|nios2_gen2_0|cpu|M_pc[17], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[3]~21 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[3]~21, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[17] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[17], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[14] , u0|nios2_gen2_0|cpu|D_pc[14], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[14]~feeder , u0|nios2_gen2_0|cpu|E_pc[14]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[14] , u0|nios2_gen2_0|cpu|E_pc[14], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[11] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[11], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[11] , u0|nios2_gen2_0|cpu|D_pc[11], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[11]~feeder , u0|nios2_gen2_0|cpu|E_pc[11]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[11] , u0|nios2_gen2_0|cpu|E_pc[11], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[11] , u0|nios2_gen2_0|cpu|M_pc[11], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[13] , u0|nios2_gen2_0|cpu|M_target_pcb[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[8] , u0|nios2_gen2_0|cpu|F_pc[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8 , u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10 , u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12 , u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14 , u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16 , u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18 , u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20 , u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[10] , u0|nios2_gen2_0|cpu|D_pc_plus_one[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[3]~17 , u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[3]~17, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[4]~19 , u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[4]~19, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[5]~21 , u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[5]~21, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[6]~23 , u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[6]~23, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[7]~25 , u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[7]~25, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[8]~27 , u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[8]~27, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[9]~29 , u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[9]~29, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[10]~31 , u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[10]~31, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[10] , u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~1 , u0|nios2_gen2_0|cpu|Add1~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~2 , u0|nios2_gen2_0|cpu|Add1~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[10]~8 , u0|nios2_gen2_0|cpu|F_pc_nxt[10]~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[10]~9 , u0|nios2_gen2_0|cpu|F_pc_nxt[10]~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[10]~10 , u0|nios2_gen2_0|cpu|F_pc_nxt[10]~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[12]~feeder , u0|nios2_gen2_0|cpu|M_target_pcb[12]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[12] , u0|nios2_gen2_0|cpu|M_target_pcb[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[9]~feeder , u0|nios2_gen2_0|cpu|E_pc[9]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[9] , u0|nios2_gen2_0|cpu|E_pc[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[8] , u0|nios2_gen2_0|cpu|D_pc[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[8]~feeder , u0|nios2_gen2_0|cpu|E_pc[8]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[8] , u0|nios2_gen2_0|cpu|E_pc[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[8]~40 , u0|nios2_gen2_0|cpu|M_pc_plus_one[8]~40, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[9]~42 , u0|nios2_gen2_0|cpu|M_pc_plus_one[9]~42, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[10]~44 , u0|nios2_gen2_0|cpu|M_pc_plus_one[10]~44, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[10] , u0|nios2_gen2_0|cpu|M_pc_plus_one[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[10]~8 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[10]~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[10]~feeder , u0|nios2_gen2_0|cpu|M_pc[10]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[10] , u0|nios2_gen2_0|cpu|M_pc[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[10] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_extra_pc[10]~16 , u0|nios2_gen2_0|cpu|D_extra_pc[10]~16, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[10] , u0|nios2_gen2_0|cpu|E_extra_pc[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[10]~feeder , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[10]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[10] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[10]~11 , u0|nios2_gen2_0|cpu|F_pc_nxt[10]~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[10] , u0|nios2_gen2_0|cpu|F_pc[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[10] , u0|nios2_gen2_0|cpu|D_pc[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[10]~feeder , u0|nios2_gen2_0|cpu|E_pc[10]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[10] , u0|nios2_gen2_0|cpu|E_pc[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[11]~46 , u0|nios2_gen2_0|cpu|M_pc_plus_one[11]~46, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[11] , u0|nios2_gen2_0|cpu|M_pc_plus_one[11], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~13 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~13, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~14 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~14, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~24 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~24, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[11] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[11], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[11]~14 , u0|nios2_gen2_0|cpu|F_pc_nxt[11]~14, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[11]~12 , u0|nios2_gen2_0|cpu|F_pc_nxt[11]~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22 , u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[11]~13 , u0|nios2_gen2_0|cpu|F_pc_nxt[11]~13, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[11]~15 , u0|nios2_gen2_0|cpu|F_pc_nxt[11]~15, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[11] , u0|nios2_gen2_0|cpu|F_pc[11], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24 , u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[12] , u0|nios2_gen2_0|cpu|D_pc_plus_one[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[11] , u0|nios2_gen2_0|cpu|D_pc_plus_one[11], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~4 , u0|nios2_gen2_0|cpu|Add1~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~6 , u0|nios2_gen2_0|cpu|Add1~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_extra_pc[12]~14 , u0|nios2_gen2_0|cpu|D_extra_pc[12]~14, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[12] , u0|nios2_gen2_0|cpu|E_extra_pc[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[12] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[12]~48 , u0|nios2_gen2_0|cpu|M_pc_plus_one[12]~48, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[12] , u0|nios2_gen2_0|cpu|M_pc_plus_one[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[12] , u0|nios2_gen2_0|cpu|E_iw[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[15]~feeder , u0|nios2_gen2_0|cpu|E_iw[15]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[15] , u0|nios2_gen2_0|cpu|E_iw[15], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal249~1 , u0|nios2_gen2_0|cpu|Equal249~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal249~2 , u0|nios2_gen2_0|cpu|Equal249~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[16] , u0|nios2_gen2_0|cpu|E_iw[16], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[11] , u0|nios2_gen2_0|cpu|E_iw[11], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_op_rdctl~2 , u0|nios2_gen2_0|cpu|E_op_rdctl~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_op_rdctl , u0|nios2_gen2_0|cpu|E_op_rdctl, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_rd_ctl_reg , u0|nios2_gen2_0|cpu|M_ctrl_rd_ctl_reg, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[8]~1 , u0|nios2_gen2_0|cpu|M_inst_result[8]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[14] , u0|nios2_gen2_0|cpu|M_alu_result[14], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[2] , u0|nios2_gen2_0|cpu|A_mem_baddr[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_has_started_nxt~0 , u0|nios2_gen2_0|cpu|A_dc_fill_has_started_nxt~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_has_started , u0|nios2_gen2_0|cpu|A_dc_fill_has_started, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset_nxt[0]~1 , u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset_nxt[0]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[1]~0 , u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[1]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset[0] , u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_addr[0]~0 , u0|nios2_gen2_0|cpu|dc_data_wr_port_addr[0]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[3] , u0|nios2_gen2_0|cpu|A_mem_baddr[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset_nxt[1]~0 , u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset_nxt[1]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset[1] , u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_addr[1]~1 , u0|nios2_gen2_0|cpu|dc_data_wr_port_addr[1]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[4] , u0|nios2_gen2_0|cpu|M_mem_baddr[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[4] , u0|nios2_gen2_0|cpu|A_mem_baddr[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset_nxt[2]~2 , u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset_nxt[2]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset[2] , u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_addr[2]~2 , u0|nios2_gen2_0|cpu|dc_data_wr_port_addr[2]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_src2_choose_imm~6 , u0|nios2_gen2_0|cpu|F_ctrl_src2_choose_imm~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_src2_choose_imm~3 , u0|nios2_gen2_0|cpu|F_ctrl_src2_choose_imm~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_src2_choose_imm~20 , u0|nios2_gen2_0|cpu|F_ctrl_src2_choose_imm~20, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_src2_choose_imm , u0|nios2_gen2_0|cpu|D_ctrl_src2_choose_imm, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[0]~5 , u0|nios2_gen2_0|cpu|D_src2[0]~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[5]~4 , u0|nios2_gen2_0|cpu|D_src2[5]~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[5] , u0|nios2_gen2_0|cpu|E_src2[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~33 , u0|nios2_gen2_0|cpu|Add8~33, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~34 , u0|nios2_gen2_0|cpu|Add8~34, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~2 , u0|nios2_gen2_0|cpu|Add8~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~4 , u0|nios2_gen2_0|cpu|Add8~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~5 , u0|nios2_gen2_0|cpu|Add8~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~7 , u0|nios2_gen2_0|cpu|Add8~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~9 , u0|nios2_gen2_0|cpu|Add8~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~36 , u0|nios2_gen2_0|cpu|Add8~36, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~38 , u0|nios2_gen2_0|cpu|Add8~38, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~40 , u0|nios2_gen2_0|cpu|Add8~40, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[5] , u0|nios2_gen2_0|cpu|M_mem_baddr[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[5]~feeder , u0|nios2_gen2_0|cpu|A_mem_baddr[5]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[5] , u0|nios2_gen2_0|cpu|A_mem_baddr[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[8] , u0|nios2_gen2_0|cpu|M_mem_baddr[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[8]~feeder , u0|nios2_gen2_0|cpu|A_mem_baddr[8]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[8] , u0|nios2_gen2_0|cpu|A_mem_baddr[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[9] , u0|nios2_gen2_0|cpu|M_mem_baddr[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[9]~feeder , u0|nios2_gen2_0|cpu|A_mem_baddr[9]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[9] , u0|nios2_gen2_0|cpu|A_mem_baddr[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[10] , u0|nios2_gen2_0|cpu|M_mem_baddr[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[10] , u0|nios2_gen2_0|cpu|A_mem_baddr[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[1]~3 , u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[1]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_tag_wr_port_en~0 , u0|nios2_gen2_0|cpu|dc_tag_wr_port_en~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_starting_d1 , u0|nios2_gen2_0|cpu|A_dc_fill_starting_d1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_en_d1~0 , u0|nios2_gen2_0|cpu|A_en_d1~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_en_d1 , u0|nios2_gen2_0|cpu|A_en_d1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_dc_addr_inv~0 , u0|nios2_gen2_0|cpu|E_ctrl_dc_addr_inv~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_dc_addr_inv , u0|nios2_gen2_0|cpu|M_ctrl_dc_addr_inv, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_dc_addr_inv , u0|nios2_gen2_0|cpu|A_ctrl_dc_addr_inv, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_dc_index_wb_inv~4 , u0|nios2_gen2_0|cpu|E_ctrl_dc_index_wb_inv~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_dc_index_inv , u0|nios2_gen2_0|cpu|E_ctrl_dc_index_inv, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_inv , u0|nios2_gen2_0|cpu|M_ctrl_dc_index_inv, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_dc_index_inv , u0|nios2_gen2_0|cpu|A_ctrl_dc_index_inv, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_tag_dcache_management_wr_en~0 , u0|nios2_gen2_0|cpu|A_dc_tag_dcache_management_wr_en~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_tag_wr_port_en~1 , u0|nios2_gen2_0|cpu|dc_tag_wr_port_en~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[0]~0 , u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[0]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[1]~1 , u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[1]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[2]~2 , u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[2]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[3]~3 , u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[3]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[4]~4 , u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[4]~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[5]~5 , u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[5]~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[12] , u0|nios2_gen2_0|cpu|M_mem_baddr[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[12]~feeder , u0|nios2_gen2_0|cpu|A_mem_baddr[12]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[12] , u0|nios2_gen2_0|cpu|A_mem_baddr[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[13] , u0|nios2_gen2_0|cpu|A_mem_baddr[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~24 , u0|nios2_gen2_0|cpu|Add8~24, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~1 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[6]~86 , u0|nios2_gen2_0|cpu|D_src2_reg[6]~86, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[6] , u0|nios2_gen2_0|cpu|W_wr_data[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[1]~feeder , u0|nios2_gen2_0|cpu|M_st_data[1]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[1] , u0|nios2_gen2_0|cpu|M_st_data[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[1] , u0|nios2_gen2_0|cpu|A_st_data[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[1]~2 , u0|nios2_gen2_0|cpu|d_writedata[1]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset_nxt[1]~1 , u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset_nxt[1]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset[1] , u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset_nxt[2]~0 , u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset_nxt[2]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset[2] , u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_done_nxt~0 , u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_done_nxt~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_done , u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_done, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_active_nxt~0 , u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_active_nxt~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_active , u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_active, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_active~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_active~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_active , u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_active, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_active , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_active, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_starting~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_starting~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_starting , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_starting, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_starting~feeder , u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_starting~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_starting , u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_starting, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_starting~feeder , u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_starting~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_starting , u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_starting, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_wb_rd_port_en , u0|nios2_gen2_0|cpu|dc_wb_rd_port_en, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[0]~feeder , u0|nios2_gen2_0|cpu|M_st_data[0]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[0] , u0|nios2_gen2_0|cpu|M_st_data[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_st_data[0]~9 , u0|nios2_gen2_0|cpu|M_dc_st_data[0]~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[0] , u0|nios2_gen2_0|cpu|A_dc_st_data[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[71]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[71]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[1]~9 , u0|nios2_gen2_0|cpu|d_address_tag_field[1]~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[15]~16 , u0|nios2_gen2_0|cpu|E_logic_result[15]~16, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26 , u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[13] , u0|nios2_gen2_0|cpu|D_pc_plus_one[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~8 , u0|nios2_gen2_0|cpu|Add1~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_extra_pc[13]~13 , u0|nios2_gen2_0|cpu|D_extra_pc[13]~13, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[13] , u0|nios2_gen2_0|cpu|E_extra_pc[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[15]~15 , u0|nios2_gen2_0|cpu|E_alu_result[15]~15, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[15] , u0|nios2_gen2_0|cpu|E_alu_result[15], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[15]~16 , u0|nios2_gen2_0|cpu|E_src2[15]~16, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[15] , u0|nios2_gen2_0|cpu|E_src2[15], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~23 , u0|nios2_gen2_0|cpu|Add8~23, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~58 , u0|nios2_gen2_0|cpu|Add8~58, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~60 , u0|nios2_gen2_0|cpu|Add8~60, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[15] , u0|nios2_gen2_0|cpu|M_mem_baddr[15], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[15] , u0|nios2_gen2_0|cpu|A_mem_baddr[15], vga, 1
instance = comp, \DRAM_DQ[21]~input , DRAM_DQ[21]~input, vga, 1
instance = comp, \u0|sdram_controller_0|za_data[21] , u0|sdram_controller_0|za_data[21], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~117 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~117, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~85 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~85, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~53 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~53, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~21 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~21, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~348 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~348, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~349 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~349, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~181 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~181, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~213feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~213feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~213 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~213, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~149 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~149, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~346 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~346, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~245 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~245, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~347 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~347, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~350 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~350, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[21] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[21], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[21] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[21], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[21]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[21]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[21] , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[21], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[21]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[21]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[21] , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[21], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~17 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~17, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]~feeder , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[21]~25 , u0|mm_interconnect_0|rsp_mux_002|src_data[21]~25, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[21] , u0|nios2_gen2_0|cpu|i_readdata_d1[21], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|nios_system_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 , u0|nios2_gen2_0|cpu|nios_system_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[6] , u0|nios2_gen2_0|cpu|D_iw[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[16]~17 , u0|nios2_gen2_0|cpu|E_src2[16]~17, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~17 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~17, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_prestep1[16]~13 , u0|nios2_gen2_0|cpu|E_rot_prestep1[16]~13, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_prestep1[14]~14 , u0|nios2_gen2_0|cpu|E_rot_prestep1[14]~14, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[16]~10 , u0|nios2_gen2_0|cpu|M_rot_prestep2[16]~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add10~5 , u0|nios2_gen2_0|cpu|Add10~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[16] , u0|nios2_gen2_0|cpu|M_rot_prestep2[16], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[22]~15 , u0|nios2_gen2_0|cpu|E_src2[22]~15, vga, 1
instance = comp, \DRAM_DQ[5]~input , DRAM_DQ[5]~input, vga, 1
instance = comp, \u0|sdram_controller_0|za_data[5] , u0|sdram_controller_0|za_data[5], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~165feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~165feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~165 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~165, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~197 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~197, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~133 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~133, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~401 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~401, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~229 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~229, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~402 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~402, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~5 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~5, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~37feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~37feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~37 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~37, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~403 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~403, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~101feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~101feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~101 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~101, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~69 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~69, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~404 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~404, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~405 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~405, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[5] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[5], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[5]~feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[5]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[5] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[5], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[5]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[5]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[5] , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[5], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[5]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[5]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[5] , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[2]~13 , u0|nios2_gen2_0|cpu|E_logic_result[2]~13, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[0] , u0|nios2_gen2_0|cpu|D_pc_plus_one[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[0] , u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_extra_pc[0]~0 , u0|nios2_gen2_0|cpu|D_extra_pc[0]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[0] , u0|nios2_gen2_0|cpu|E_extra_pc[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[2]~1 , u0|nios2_gen2_0|cpu|E_alu_result[2]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[2] , u0|nios2_gen2_0|cpu|E_alu_result[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[2] , u0|nios2_gen2_0|cpu|W_wr_data[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[2] , u0|nios2_gen2_0|cpu|M_alu_result[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[2]~36 , u0|nios2_gen2_0|cpu|D_src2_reg[2]~36, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_byte_en[0] , u0|nios2_gen2_0|cpu|A_mem_byte_en[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[0]~1 , u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[0]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[1]~2 , u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[1]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[1]~3 , u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[1]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[2]~4 , u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[2]~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[2]~5 , u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[2]~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[3]~6 , u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[3]~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[3]~7 , u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[3]~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[4]~8 , u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[4]~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[4]~9 , u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[4]~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[5]~10 , u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[5]~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[5]~11 , u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[5]~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[6]~12 , u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[6]~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[6]~13 , u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[6]~13, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[7]~14 , u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[7]~14, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[7]~15 , u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[7]~15, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[8]~16 , u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[8]~16, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[8]~17 , u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[8]~17, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_st_data[1]~5 , u0|nios2_gen2_0|cpu|M_dc_st_data[1]~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[1] , u0|nios2_gen2_0|cpu|A_dc_st_data[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data~0 , u0|nios2_gen2_0|cpu|A_dc_fill_wr_data~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data~1 , u0|nios2_gen2_0|cpu|A_dc_fill_wr_data~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_st~1 , u0|nios2_gen2_0|cpu|E_ctrl_st~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_st , u0|nios2_gen2_0|cpu|M_ctrl_st, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_st , u0|nios2_gen2_0|cpu|A_ctrl_st, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[7]~3 , u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[7]~3, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][79] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][79], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[106]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[106]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[106] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[106], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem~5 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem~5, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]~feeder , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[71]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[71]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[71] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[71], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[71]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[71]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[71] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[71], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|write~0, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_buf_waitrequest~1 , u0|video_character_buffer_with_dma_0|delayed_buf_waitrequest~1, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_buf_waitrequest[0] , u0|video_character_buffer_with_dma_0|delayed_buf_waitrequest[0], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_buf_waitrequest~0 , u0|video_character_buffer_with_dma_0|delayed_buf_waitrequest~0, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_buf_waitrequest[1] , u0|video_character_buffer_with_dma_0|delayed_buf_waitrequest[1], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|cp_ready~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|cp_ready~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[70]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[70]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[70] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[70], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[70] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[70], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[108]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[108]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[108] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[108], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[108]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[108]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[108] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[108], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|endofpacket_reg , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|endofpacket_reg, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|nonposted_write_endofpacket~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|nonposted_write_endofpacket~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[69]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[69]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[69] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[69], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[69] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[69], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|Add4~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|Add4~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|count~1 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|count~1, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|count[1] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|count[1], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~0 , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|nonposted_write_endofpacket~1 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|nonposted_write_endofpacket~1, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|write~1 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|write~1, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][81] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][81], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~2 , u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_byte_en[2] , u0|nios2_gen2_0|cpu|M_mem_byte_en[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_byte_en[2] , u0|nios2_gen2_0|cpu|A_mem_byte_en[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable_nxt[2]~3 , u0|nios2_gen2_0|cpu|d_byteenable_nxt[2]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[2] , u0|nios2_gen2_0|cpu|d_byteenable[2], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~3 , u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_byte_en[3] , u0|nios2_gen2_0|cpu|M_mem_byte_en[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_byte_en[3]~feeder , u0|nios2_gen2_0|cpu|A_mem_byte_en[3]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_byte_en[3] , u0|nios2_gen2_0|cpu|A_mem_byte_en[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable_nxt[3]~4 , u0|nios2_gen2_0|cpu|d_byteenable_nxt[3]~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[3] , u0|nios2_gen2_0|cpu|d_byteenable[3], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|byteen_reg~3 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|byteen_reg~3, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|byteen_reg[0]~1 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|byteen_reg[0]~1, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|byteen_reg[2] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|byteen_reg[2], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|byteen_reg~2 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|byteen_reg~2, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|byteen_reg[1] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|byteen_reg[1], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|byteen_reg~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|byteen_reg~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|byteen_reg[0] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|byteen_reg[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem~2, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem~3 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem~3, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][81]~feeder , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][81]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][81] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][81], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0]~1 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0]~1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_to_out_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_008|clock_xer|in_to_out_synchronizer|din_s1~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_008|clock_xer|in_to_out_synchronizer|din_s1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_to_out_synchronizer|dreg[0]~feeder , u0|mm_interconnect_0|crosser_008|clock_xer|in_to_out_synchronizer|dreg[0]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_008|clock_xer|in_to_out_synchronizer|dreg[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser_008|clock_xer|out_data_toggle_flopped, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_008|clock_xer|out_to_in_synchronizer|din_s1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_008|clock_xer|out_to_in_synchronizer|dreg[0], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|p1_ready , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|p1_ready, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0]~2, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|always0~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|always0~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][9] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][9], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[9]~1 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[9]~1, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[0]~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[0]~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[0] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[0], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem~1, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][9]~feeder , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][9]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][9] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][9], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base[0] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base[0], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|source_addr[0]~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|source_addr[0]~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|ShiftLeft2~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|ShiftLeft2~0, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|comb~2 , u0|video_character_buffer_with_dma_0|comb~2, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|y_position[0]~9 , u0|video_character_buffer_with_dma_0|y_position[0]~9, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|y_position[2]~13 , u0|video_character_buffer_with_dma_0|y_position[2]~13, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|y_position[3]~15 , u0|video_character_buffer_with_dma_0|y_position[3]~15, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_startofpacket~4 , u0|video_character_buffer_with_dma_0|delayed_startofpacket~4, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_startofpacket[3]~1 , u0|video_character_buffer_with_dma_0|delayed_startofpacket[3]~1, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_startofpacket[0] , u0|video_character_buffer_with_dma_0|delayed_startofpacket[0], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_startofpacket~3 , u0|video_character_buffer_with_dma_0|delayed_startofpacket~3, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_startofpacket[1] , u0|video_character_buffer_with_dma_0|delayed_startofpacket[1], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_startofpacket~2 , u0|video_character_buffer_with_dma_0|delayed_startofpacket~2, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_startofpacket[2] , u0|video_character_buffer_with_dma_0|delayed_startofpacket[2], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_startofpacket~0 , u0|video_character_buffer_with_dma_0|delayed_startofpacket~0, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_startofpacket[3] , u0|video_character_buffer_with_dma_0|delayed_startofpacket[3], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|enlarge_width_counter~0 , u0|video_scaler_0|Multiply_Width|enlarge_width_counter~0, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|enlarge_width_counter[0] , u0|video_scaler_0|Multiply_Width|enlarge_width_counter[0], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Equal1~0 , u0|video_scaler_0|Multiply_Height|Equal1~0, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0, vga, 1
instance = comp, \~GND , ~GND, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|fifo_read , u0|video_pixel_buffer_dma_0|fifo_read, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_comb_bita0, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent|m0_read , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent|m0_read, vga, 1
instance = comp, \u0|sram_0|is_read~0 , u0|sram_0|is_read~0, vga, 1
instance = comp, \u0|sram_0|is_read , u0|sram_0|is_read, vga, 1
instance = comp, \u0|sram_0|readdatavalid , u0|sram_0|readdatavalid, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~3 , u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~3, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|ns_pixel_buffer~2 , u0|video_pixel_buffer_dma_0|ns_pixel_buffer~2, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Selector1~1 , u0|video_pixel_buffer_dma_0|Selector1~1, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|pending_reads[2]~8 , u0|video_pixel_buffer_dma_0|pending_reads[2]~8, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|pending_reads[3]~10 , u0|video_pixel_buffer_dma_0|pending_reads[3]~10, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|pending_reads[0]~12 , u0|video_pixel_buffer_dma_0|pending_reads[0]~12, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|pending_reads[3] , u0|video_pixel_buffer_dma_0|pending_reads[3], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Equal7~0 , u0|video_pixel_buffer_dma_0|Equal7~0, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|pending_reads[0]~13 , u0|video_pixel_buffer_dma_0|pending_reads[0]~13, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|pending_reads[0]~14 , u0|video_pixel_buffer_dma_0|pending_reads[0]~14, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|pending_reads[0] , u0|video_pixel_buffer_dma_0|pending_reads[0], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|pending_reads[1]~5 , u0|video_pixel_buffer_dma_0|pending_reads[1]~5, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|pending_reads[1]~6 , u0|video_pixel_buffer_dma_0|pending_reads[1]~6, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|pending_reads[1] , u0|video_pixel_buffer_dma_0|pending_reads[1], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|pending_reads[2] , u0|video_pixel_buffer_dma_0|pending_reads[2], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_comb_bita3, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_comb_bita4, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_comb_bita5, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_comb_bita6, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dffe_nae~2 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dffe_nae~2, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][88] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][88], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[106]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[106]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[106] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[106], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[106] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[106], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem~5 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem~5, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem~11 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem~11, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|always1~0 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|always1~0, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][88] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][88], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem~6 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem~6, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|always0~0 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|always0~0, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][88] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][88], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg~0 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg~0, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[1] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[1], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][19] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][19], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem~15 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem~15, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][19]~feeder , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][19]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][19] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][19], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem~7 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem~7, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][19] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][19], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent|uncompressor|comb~0 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent|uncompressor|comb~0, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][62] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][62], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem~17 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem~17, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][62]~feeder , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][62]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][62] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][62], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem~14 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem~14, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][62] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][62], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent|uncompressor|Add2~0 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent|uncompressor|Add2~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[77]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[77]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[77] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[77], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[77] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[77], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem~18 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem~18, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][59] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][59], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem~20 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem~20, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][59]~feeder , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][59]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][59] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][59], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem~19 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem~19, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][59] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][59], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent|uncompressor|p1_burst_uncompress_address_offset[0] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent|uncompressor|p1_burst_uncompress_address_offset[0], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent|uncompressor|burst_uncompress_address_offset[0] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent|uncompressor|burst_uncompress_address_offset[0], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent|uncompressor|comb~1 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent|uncompressor|comb~1, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent|uncompressor|Add2~2 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent|uncompressor|Add2~2, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[78]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[78]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[78] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[78], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[78] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[78], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem~12 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem~12, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][60] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][60], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem~16 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem~16, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][60] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][60], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem~13 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem~13, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][60] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][60], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent|uncompressor|p1_burst_uncompress_address_offset[1] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent|uncompressor|p1_burst_uncompress_address_offset[1], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent|uncompressor|burst_uncompress_address_offset[1] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent|uncompressor|burst_uncompress_address_offset[1], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent|uncompressor|burst_uncompress_address_base~0 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent|uncompressor|burst_uncompress_address_base~0, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent|uncompressor|burst_uncompress_address_base[1] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent|uncompressor|burst_uncompress_address_base[1], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|always10~0 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|always10~0, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|always10~1 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|always10~1, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_valid~0 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_valid~0, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|_~0 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|_~0, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|_~1 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|_~1, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dffe_nae~3 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dffe_nae~3, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dffe_af~0 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dffe_af~0, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dffe_af , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dffe_af, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Selector3~0 , u0|video_pixel_buffer_dma_0|Selector3~0, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Selector3~1 , u0|video_pixel_buffer_dma_0|Selector3~1, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL , u0|video_pixel_buffer_dma_0|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[108]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[108]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[108] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[108], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[108]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[108]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[108] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[108], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload[0] , u0|mm_interconnect_0|cmd_mux|src_payload[0], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|last_cycle~1 , u0|mm_interconnect_0|cmd_mux|last_cycle~1, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux|packet_in_progress~0, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|packet_in_progress , u0|mm_interconnect_0|cmd_mux|packet_in_progress, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|update_grant~0 , u0|mm_interconnect_0|cmd_mux|update_grant~0, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2 , u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_valid , u0|mm_interconnect_0|crosser|clock_xer|out_valid, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1 , u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|saved_grant[0]~feeder , u0|mm_interconnect_0|cmd_mux|saved_grant[0]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|saved_grant[0] , u0|mm_interconnect_0|cmd_mux|saved_grant[0], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][72] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][72], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem~9 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem~9, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][72]~feeder , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][72]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][72] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][72], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem~3 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem~3, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][72] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][72], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|din_s1~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|din_s1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|dreg[0]~feeder , u0|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|dreg[0]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|dreg[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_toggle_flopped~feeder , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_toggle_flopped~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_toggle_flopped, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|din_s1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|dreg[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_toggle~0 , u0|mm_interconnect_0|crosser_007|clock_xer|in_data_toggle~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser_007|clock_xer|in_data_toggle, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|p1_ready , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|p1_ready, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|read~0 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|read~0, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem_used[1]~2 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem_used[1]~2, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem_used[0]~1 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem_used[0]~1, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem_used[1] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem_used[1], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem_used[2]~3 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem_used[2]~3, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem_used[2] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem_used[2], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem_used[0]~0 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem_used[0]~0, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem_used[0] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem_used[0], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent|comb~1 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent|comb~1, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|pending_reads~3 , u0|video_pixel_buffer_dma_0|pending_reads~3, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_counter|_~0 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_counter|_~0, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_comb_bita1, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_comb_bita2, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dffe_nae~0 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dffe_nae~0, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dffe_nae~1 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dffe_nae~1, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|_~2 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|_~2, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|_~3 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|_~3, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|full_dff , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|full_dff, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|fifo_write , u0|video_pixel_buffer_dma_0|fifo_write, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_is_0_dff , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_is_0_dff, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_will_be_1~0 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_will_be_1~0, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|_~5 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|_~5, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_will_be_2~0 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_will_be_2~0, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_will_be_2~1 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_will_be_2~1, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_is_2_dff , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_is_2_dff, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_will_be_1~1 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_will_be_1~1, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_is_1_dff , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_is_1_dff, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|_~4 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|_~4, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_will_be_0~0 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|usedw_will_be_0~0, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|empty_dff~0 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|empty_dff~0, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|empty_dff , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|empty_dff, vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_valid~0 , u0|video_rgb_resampler_0|stream_out_valid~0, vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data[27]~0 , u0|video_rgb_resampler_0|stream_out_data[27]~0, vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_valid , u0|video_rgb_resampler_0|stream_out_valid, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|fifo_write~2 , u0|video_scaler_0|Multiply_Height|fifo_write~2, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_will_be_1~0, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita7, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita8, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|_~1 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|_~1, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|_~0 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|_~0, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|_~2 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|_~2, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|_~3 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|_~3, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|full_dff , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|full_dff, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Add0~11 , u0|video_scaler_0|Multiply_Height|Add0~11, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Add0~13 , u0|video_scaler_0|Multiply_Height|Add0~13, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent|uncompressor|source_addr[1]~0 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent|uncompressor|source_addr[1]~0, vga, 1
instance = comp, \SRAM_DQ[0]~input , SRAM_DQ[0]~input, vga, 1
instance = comp, \u0|sram_0|readdata[0]~feeder , u0|sram_0|readdata[0]~feeder, vga, 1
instance = comp, \u0|sram_0|readdata[0] , u0|sram_0|readdata[0], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][0] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][0], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~16 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~16, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|always1~0 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|always1~0, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][0] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][0], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~0 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~0, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|always0~0 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|always0~0, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[0][0] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[0][0], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|always6~0 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|always6~0, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[0]~8 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[0]~8, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~16 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~16, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|always9~2 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|always9~2, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg[0] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg[0], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[0]~9 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[0]~9, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|wr_ptr|_~0 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|wr_ptr|_~0, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_comb_bita6, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|rd_ptr_lsb~0 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|rd_ptr_lsb~0, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|rd_ptr_lsb~1 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|rd_ptr_lsb~1, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|rd_ptr_lsb , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|rd_ptr_lsb, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|low_addressa[0]~0 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|low_addressa[0]~0, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|low_addressa[0] , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|low_addressa[0], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|ram_read_address[0]~0 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|ram_read_address[0]~0, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|_~0 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|_~0, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|low_addressa[1]~1 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|low_addressa[1]~1, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|low_addressa[1] , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|low_addressa[1], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|ram_read_address[1]~1 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|ram_read_address[1]~1, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|low_addressa[2]~2 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|low_addressa[2]~2, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|low_addressa[2] , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|low_addressa[2], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|ram_read_address[2]~2 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|ram_read_address[2]~2, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|low_addressa[3]~3 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|low_addressa[3]~3, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|low_addressa[3] , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|low_addressa[3], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|ram_read_address[3]~3 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|ram_read_address[3]~3, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|low_addressa[4]~4 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|low_addressa[4]~4, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|low_addressa[4] , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|low_addressa[4], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|ram_read_address[4]~4 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|ram_read_address[4]~4, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|low_addressa[5]~5 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|low_addressa[5]~5, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|low_addressa[5] , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|low_addressa[5], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|ram_read_address[5]~5 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|ram_read_address[5]~5, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|low_addressa[6]~6 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|low_addressa[6]~6, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|low_addressa[6] , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|low_addressa[6], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|ram_read_address[6]~6 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|ram_read_address[6]~6, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][1] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][1], vga, 1
instance = comp, \SRAM_DQ[1]~input , SRAM_DQ[1]~input, vga, 1
instance = comp, \u0|sram_0|readdata[1]~feeder , u0|sram_0|readdata[1]~feeder, vga, 1
instance = comp, \u0|sram_0|readdata[1] , u0|sram_0|readdata[1], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~17 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~17, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][1] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][1], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~1 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~1, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[0][1] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[0][1], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[1]~10 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[1]~10, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~17 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~17, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg[1] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg[1], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[1]~11 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[1]~11, vga, 1
instance = comp, \SRAM_DQ[2]~input , SRAM_DQ[2]~input, vga, 1
instance = comp, \u0|sram_0|readdata[2]~feeder , u0|sram_0|readdata[2]~feeder, vga, 1
instance = comp, \u0|sram_0|readdata[2] , u0|sram_0|readdata[2], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][2] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][2], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~18 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~18, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][2]~feeder , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][2]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][2] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][2], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~2 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~2, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[0][2] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[0][2], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[2]~12 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[2]~12, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~18 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~18, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg[2] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg[2], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[2]~13 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[2]~13, vga, 1
instance = comp, \SRAM_DQ[3]~input , SRAM_DQ[3]~input, vga, 1
instance = comp, \u0|sram_0|readdata[3] , u0|sram_0|readdata[3], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][3] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][3], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~19 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~19, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][3]~feeder , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][3]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][3] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][3], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~3 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~3, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[0][3] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[0][3], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[3]~14 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[3]~14, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~19 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~19, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg[3] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg[3], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[3]~15 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[3]~15, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][4] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][4], vga, 1
instance = comp, \SRAM_DQ[4]~input , SRAM_DQ[4]~input, vga, 1
instance = comp, \u0|sram_0|readdata[4] , u0|sram_0|readdata[4], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~20 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~20, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][4]~feeder , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][4]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][4] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][4], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~4 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~4, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[0][4] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[0][4], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[4]~16 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[4]~16, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~20 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~20, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg[4] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg[4], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[4]~17 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[4]~17, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][5] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][5], vga, 1
instance = comp, \SRAM_DQ[5]~input , SRAM_DQ[5]~input, vga, 1
instance = comp, \u0|sram_0|readdata[5] , u0|sram_0|readdata[5], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~21 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~21, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][5]~feeder , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][5]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][5] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][5], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~5 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~5, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[0][5] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[0][5], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[5]~18 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[5]~18, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~21 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~21, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg[5] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg[5], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[5]~19 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[5]~19, vga, 1
instance = comp, \SRAM_DQ[6]~input , SRAM_DQ[6]~input, vga, 1
instance = comp, \u0|sram_0|readdata[6]~feeder , u0|sram_0|readdata[6]~feeder, vga, 1
instance = comp, \u0|sram_0|readdata[6] , u0|sram_0|readdata[6], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][6] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][6], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~22 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~22, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][6]~feeder , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][6]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][6] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][6], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~6 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~6, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[0][6] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[0][6], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[6]~20 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[6]~20, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~22 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~22, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg[6] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg[6], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[6]~21 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[6]~21, vga, 1
instance = comp, \SRAM_DQ[7]~input , SRAM_DQ[7]~input, vga, 1
instance = comp, \u0|sram_0|readdata[7]~feeder , u0|sram_0|readdata[7]~feeder, vga, 1
instance = comp, \u0|sram_0|readdata[7] , u0|sram_0|readdata[7], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][7] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][7], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~23 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~23, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][7]~feeder , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][7]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][7] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][7], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~7 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~7, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[0][7] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[0][7], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[7]~22 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[7]~22, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~23 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~23, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg[7] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg[7], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[7]~23 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[7]~23, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][8] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][8], vga, 1
instance = comp, \SRAM_DQ[8]~input , SRAM_DQ[8]~input, vga, 1
instance = comp, \u0|sram_0|readdata[8] , u0|sram_0|readdata[8], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~24 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~24, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][8] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][8], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~8 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~8, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[0][8] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[0][8], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~0 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~0, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~8 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~8, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg[8] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg[8], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[8]~0 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[8]~0, vga, 1
instance = comp, \SRAM_DQ[9]~input , SRAM_DQ[9]~input, vga, 1
instance = comp, \u0|sram_0|readdata[9] , u0|sram_0|readdata[9], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][9] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][9], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~25 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~25, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][9]~feeder , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][9]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][9] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][9], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~9 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~9, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[0][9] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[0][9], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~1 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~1, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~9 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~9, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg[9] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg[9], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[9]~1 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[9]~1, vga, 1
instance = comp, \SRAM_DQ[10]~input , SRAM_DQ[10]~input, vga, 1
instance = comp, \u0|sram_0|readdata[10] , u0|sram_0|readdata[10], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][10] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][10], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~26 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~26, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][10] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][10], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~10 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~10, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[0][10] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[0][10], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~2 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~2, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~10 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~10, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg[10] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg[10], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[10]~2 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[10]~2, vga, 1
instance = comp, \SRAM_DQ[11]~input , SRAM_DQ[11]~input, vga, 1
instance = comp, \u0|sram_0|readdata[11] , u0|sram_0|readdata[11], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][11] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][11], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~27 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~27, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][11]~feeder , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][11]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][11] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][11], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~11 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~11, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[0][11] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[0][11], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~3 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~3, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~11 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~11, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg[11] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg[11], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[11]~3 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[11]~3, vga, 1
instance = comp, \SRAM_DQ[12]~input , SRAM_DQ[12]~input, vga, 1
instance = comp, \u0|sram_0|readdata[12] , u0|sram_0|readdata[12], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][12] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][12], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~28 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~28, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][12] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][12], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~12 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~12, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[0][12] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[0][12], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~4 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~4, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~12 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~12, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg[12] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg[12], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[12]~4 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[12]~4, vga, 1
instance = comp, \SRAM_DQ[13]~input , SRAM_DQ[13]~input, vga, 1
instance = comp, \u0|sram_0|readdata[13]~feeder , u0|sram_0|readdata[13]~feeder, vga, 1
instance = comp, \u0|sram_0|readdata[13] , u0|sram_0|readdata[13], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][13] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][13], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~29 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~29, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][13]~feeder , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][13]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][13] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][13], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~13 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~13, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[0][13] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[0][13], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~5 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~5, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~13 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~13, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg[13] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg[13], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[13]~5 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[13]~5, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][14] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][14], vga, 1
instance = comp, \SRAM_DQ[14]~input , SRAM_DQ[14]~input, vga, 1
instance = comp, \u0|sram_0|readdata[14]~feeder , u0|sram_0|readdata[14]~feeder, vga, 1
instance = comp, \u0|sram_0|readdata[14] , u0|sram_0|readdata[14], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~30 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~30, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][14]~feeder , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][14]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][14] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][14], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~14 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~14, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[0][14] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[0][14], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~6 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~6, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~14 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~14, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg[14] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg[14], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[14]~6 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[14]~6, vga, 1
instance = comp, \SRAM_DQ[15]~input , SRAM_DQ[15]~input, vga, 1
instance = comp, \u0|sram_0|readdata[15] , u0|sram_0|readdata[15], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][15] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][15], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~31 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~31, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][15]~feeder , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][15]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][15] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[1][15], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~15 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem~15, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[0][15] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rdata_fifo|mem[0][15], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~7 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~7, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~15 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg~15, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg[15] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|data_reg[15], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[15]~7 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|out_data[15]~7, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|ShiftLeft2~0 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|ShiftLeft2~0, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|ShiftLeft2~1 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|ShiftLeft2~1, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|ShiftLeft2~2 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|ShiftLeft2~2, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|ShiftLeft2~3 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|ShiftLeft2~3, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|ShiftLeft2~4 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|ShiftLeft2~4, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|ShiftLeft2~5 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|ShiftLeft2~5, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|ShiftLeft2~6 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|ShiftLeft2~6, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|ShiftLeft2~7 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|ShiftLeft2~7, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Selector1~2 , u0|video_pixel_buffer_dma_0|Selector1~2, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL , u0|video_pixel_buffer_dma_0|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|s_pixel_buffer~8 , u0|video_pixel_buffer_dma_0|s_pixel_buffer~8, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dffe_nae~4 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dffe_nae~4, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dffe_nae , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dffe_nae, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|s_pixel_buffer~9 , u0|video_pixel_buffer_dma_0|s_pixel_buffer~9, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|s_pixel_buffer~10 , u0|video_pixel_buffer_dma_0|s_pixel_buffer~10, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|s_pixel_buffer.STATE_0_IDLE , u0|video_pixel_buffer_dma_0|s_pixel_buffer.STATE_0_IDLE, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|reading_first_pixel_in_image~0 , u0|video_pixel_buffer_dma_0|reading_first_pixel_in_image~0, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|reading_first_pixel_in_image , u0|video_pixel_buffer_dma_0|reading_first_pixel_in_image, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|FIFOram|ram_block1a0 , u0|video_pixel_buffer_dma_0|Image_Buffer|auto_generated|dpfifo|FIFOram|ram_block1a0, vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_startofpacket~0 , u0|video_rgb_resampler_0|stream_out_startofpacket~0, vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_startofpacket , u0|video_rgb_resampler_0|stream_out_startofpacket, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|width_in[1]~0 , u0|video_scaler_0|Multiply_Height|width_in[1]~0, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Add0~24 , u0|video_scaler_0|Multiply_Height|Add0~24, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|width_in[1]~2 , u0|video_scaler_0|Multiply_Height|width_in[1]~2, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|width_in[5] , u0|video_scaler_0|Multiply_Height|width_in[5], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Add0~15 , u0|video_scaler_0|Multiply_Height|Add0~15, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Add0~22 , u0|video_scaler_0|Multiply_Height|Add0~22, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|width_in[6] , u0|video_scaler_0|Multiply_Height|width_in[6], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Add0~17 , u0|video_scaler_0|Multiply_Height|Add0~17, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Add0~25 , u0|video_scaler_0|Multiply_Height|Add0~25, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|width_in[7] , u0|video_scaler_0|Multiply_Height|width_in[7], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Add0~19 , u0|video_scaler_0|Multiply_Height|Add0~19, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Add0~21 , u0|video_scaler_0|Multiply_Height|Add0~21, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|width_in[8] , u0|video_scaler_0|Multiply_Height|width_in[8], vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_in_ready~0 , u0|video_rgb_resampler_0|stream_in_ready~0, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|fifo_write~3 , u0|video_scaler_0|Multiply_Height|fifo_write~3, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|_~4 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|_~4, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|_~5 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|_~5, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_will_be_2~0, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_will_be_2~1 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_will_be_2~1, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_is_2_dff , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_is_2_dff, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_will_be_0~1 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_will_be_0~1, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_is_0_dff , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_is_0_dff, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_will_be_1~2 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_will_be_1~2, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_will_be_1~1, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_will_be_1~3 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_will_be_1~3, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_is_1_dff , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_is_1_dff, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|usedw_will_be_0~0, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|empty_dff~0 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|empty_dff~0, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|empty_dff , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|empty_dff, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|always2~0 , u0|video_scaler_0|Multiply_Height|always2~0, vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data~17 , u0|video_rgb_resampler_0|stream_out_data~17, vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data[2] , u0|video_rgb_resampler_0|stream_out_data[2], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|wr_ptr|_~0 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|wr_ptr|_~0, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita7, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita8, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|rd_ptr_lsb , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|rd_ptr_lsb, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|low_addressa[0]~0 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|low_addressa[0]~0, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|low_addressa[0] , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|low_addressa[0], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|ram_read_address[0]~0, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|low_addressa[1]~1 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|low_addressa[1]~1, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|low_addressa[1] , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|low_addressa[1], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|ram_read_address[1]~1, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|low_addressa[2]~2 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|low_addressa[2]~2, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|low_addressa[2] , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|low_addressa[2], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|ram_read_address[2]~2, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|low_addressa[3]~3 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|low_addressa[3]~3, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|low_addressa[3] , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|low_addressa[3], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|ram_read_address[3]~3, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|low_addressa[4]~4 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|low_addressa[4]~4, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|low_addressa[4] , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|low_addressa[4], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|ram_read_address[4]~4, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|low_addressa[5]~5 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|low_addressa[5]~5, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|low_addressa[5] , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|low_addressa[5], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|ram_read_address[5]~5, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|low_addressa[6]~6 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|low_addressa[6]~6, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|low_addressa[6] , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|low_addressa[6], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|ram_read_address[6]~6, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|low_addressa[7]~7 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|low_addressa[7]~7, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|low_addressa[7] , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|low_addressa[7], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|ram_read_address[7]~7 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|ram_read_address[7]~7, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|low_addressa[8]~8 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|low_addressa[8]~8, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|low_addressa[8] , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|low_addressa[8], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|ram_read_address[8]~8 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|ram_read_address[8]~8, vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data~11 , u0|video_rgb_resampler_0|stream_out_data~11, vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data[14] , u0|video_rgb_resampler_0|stream_out_data[14], vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data~12 , u0|video_rgb_resampler_0|stream_out_data~12, vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data[15] , u0|video_rgb_resampler_0|stream_out_data[15], vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data~13 , u0|video_rgb_resampler_0|stream_out_data~13, vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data[16] , u0|video_rgb_resampler_0|stream_out_data[16], vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data~14 , u0|video_rgb_resampler_0|stream_out_data~14, vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data[17] , u0|video_rgb_resampler_0|stream_out_data[17], vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data~15 , u0|video_rgb_resampler_0|stream_out_data~15, vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data[18] , u0|video_rgb_resampler_0|stream_out_data[18], vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data~1 , u0|video_rgb_resampler_0|stream_out_data~1, vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data[22] , u0|video_rgb_resampler_0|stream_out_data[22], vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data~2 , u0|video_rgb_resampler_0|stream_out_data~2, vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data[23] , u0|video_rgb_resampler_0|stream_out_data[23], vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data~3 , u0|video_rgb_resampler_0|stream_out_data~3, vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data[24] , u0|video_rgb_resampler_0|stream_out_data[24], vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data~5 , u0|video_rgb_resampler_0|stream_out_data~5, vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data[26] , u0|video_rgb_resampler_0|stream_out_data[26], vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data~8 , u0|video_rgb_resampler_0|stream_out_data~8, vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data[29] , u0|video_rgb_resampler_0|stream_out_data[29], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|fifo_data_in[30]~0 , u0|video_scaler_0|Multiply_Height|fifo_data_in[30]~0, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a2 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a2, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|fifo_data_in[29]~8 , u0|video_scaler_0|Multiply_Height|fifo_data_in[29]~8, vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data~7 , u0|video_rgb_resampler_0|stream_out_data~7, vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data[28] , u0|video_rgb_resampler_0|stream_out_data[28], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|fifo_data_in[28]~7 , u0|video_scaler_0|Multiply_Height|fifo_data_in[28]~7, vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data~6 , u0|video_rgb_resampler_0|stream_out_data~6, vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data[27] , u0|video_rgb_resampler_0|stream_out_data[27], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|fifo_data_in[27]~6 , u0|video_scaler_0|Multiply_Height|fifo_data_in[27]~6, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|fifo_data_in[26]~5 , u0|video_scaler_0|Multiply_Height|fifo_data_in[26]~5, vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data~4 , u0|video_rgb_resampler_0|stream_out_data~4, vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data[25] , u0|video_rgb_resampler_0|stream_out_data[25], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|fifo_data_in[25]~4 , u0|video_scaler_0|Multiply_Height|fifo_data_in[25]~4, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|fifo_data_in[24]~3 , u0|video_scaler_0|Multiply_Height|fifo_data_in[24]~3, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|fifo_data_in[23]~2 , u0|video_scaler_0|Multiply_Height|fifo_data_in[23]~2, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|fifo_data_in[22]~1 , u0|video_scaler_0|Multiply_Height|fifo_data_in[22]~1, vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data~16 , u0|video_rgb_resampler_0|stream_out_data~16, vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data[19] , u0|video_rgb_resampler_0|stream_out_data[19], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|fifo_data_in[19]~16 , u0|video_scaler_0|Multiply_Height|fifo_data_in[19]~16, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|fifo_data_in[18]~15 , u0|video_scaler_0|Multiply_Height|fifo_data_in[18]~15, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|fifo_data_in[17]~14 , u0|video_scaler_0|Multiply_Height|fifo_data_in[17]~14, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|fifo_data_in[16]~13 , u0|video_scaler_0|Multiply_Height|fifo_data_in[16]~13, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|fifo_data_in[15]~12 , u0|video_scaler_0|Multiply_Height|fifo_data_in[15]~12, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|fifo_data_in[14]~11 , u0|video_scaler_0|Multiply_Height|fifo_data_in[14]~11, vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data~10 , u0|video_rgb_resampler_0|stream_out_data~10, vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data[13] , u0|video_rgb_resampler_0|stream_out_data[13], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|fifo_data_in[13]~10 , u0|video_scaler_0|Multiply_Height|fifo_data_in[13]~10, vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data~9 , u0|video_rgb_resampler_0|stream_out_data~9, vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data[12] , u0|video_rgb_resampler_0|stream_out_data[12], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|fifo_data_in[12]~9 , u0|video_scaler_0|Multiply_Height|fifo_data_in[12]~9, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|fifo_data_in[2]~17 , u0|video_scaler_0|Multiply_Height|fifo_data_in[2]~17, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|width_out[0]~0 , u0|video_scaler_0|Multiply_Height|width_out[0]~0, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Add1~0 , u0|video_scaler_0|Multiply_Height|Add1~0, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|width_out~2 , u0|video_scaler_0|Multiply_Height|width_out~2, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|width_out[0]~1 , u0|video_scaler_0|Multiply_Height|width_out[0]~1, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|width_out[0] , u0|video_scaler_0|Multiply_Height|width_out[0], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Add1~2 , u0|video_scaler_0|Multiply_Height|Add1~2, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Add1~10 , u0|video_scaler_0|Multiply_Height|Add1~10, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|width_out[1] , u0|video_scaler_0|Multiply_Height|width_out[1], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Add1~4 , u0|video_scaler_0|Multiply_Height|Add1~4, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Add1~9 , u0|video_scaler_0|Multiply_Height|Add1~9, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|width_out[2] , u0|video_scaler_0|Multiply_Height|width_out[2], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Add1~6 , u0|video_scaler_0|Multiply_Height|Add1~6, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Add1~8 , u0|video_scaler_0|Multiply_Height|Add1~8, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|width_out[3] , u0|video_scaler_0|Multiply_Height|width_out[3], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Equal0~0 , u0|video_scaler_0|Multiply_Height|Equal0~0, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Add1~11 , u0|video_scaler_0|Multiply_Height|Add1~11, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Add1~21 , u0|video_scaler_0|Multiply_Height|Add1~21, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|width_out[4] , u0|video_scaler_0|Multiply_Height|width_out[4], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Add1~13 , u0|video_scaler_0|Multiply_Height|Add1~13, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Add1~22 , u0|video_scaler_0|Multiply_Height|Add1~22, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|width_out[5] , u0|video_scaler_0|Multiply_Height|width_out[5], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Add1~15 , u0|video_scaler_0|Multiply_Height|Add1~15, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Add1~17 , u0|video_scaler_0|Multiply_Height|Add1~17, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|width_out[6] , u0|video_scaler_0|Multiply_Height|width_out[6], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Add1~18 , u0|video_scaler_0|Multiply_Height|Add1~18, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Add1~20 , u0|video_scaler_0|Multiply_Height|Add1~20, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|width_out[7] , u0|video_scaler_0|Multiply_Height|width_out[7], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Equal0~1 , u0|video_scaler_0|Multiply_Height|Equal0~1, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Add1~23 , u0|video_scaler_0|Multiply_Height|Add1~23, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Add1~25 , u0|video_scaler_0|Multiply_Height|Add1~25, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|width_out[8] , u0|video_scaler_0|Multiply_Height|width_out[8], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Equal0~2 , u0|video_scaler_0|Multiply_Height|Equal0~2, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Selector0~0 , u0|video_scaler_0|Multiply_Height|Selector0~0, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Selector1~0 , u0|video_scaler_0|Multiply_Height|Selector1~0, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Selector1~1 , u0|video_scaler_0|Multiply_Height|Selector1~1, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|s_multiply_height.STATE_1_LOOP_FIFO , u0|video_scaler_0|Multiply_Height|s_multiply_height.STATE_1_LOOP_FIFO, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Add0~0 , u0|video_scaler_0|Multiply_Height|Add0~0, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|width_in~1 , u0|video_scaler_0|Multiply_Height|width_in~1, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|width_in[0] , u0|video_scaler_0|Multiply_Height|width_in[0], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Add0~2 , u0|video_scaler_0|Multiply_Height|Add0~2, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Add0~4 , u0|video_scaler_0|Multiply_Height|Add0~4, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|width_in[1] , u0|video_scaler_0|Multiply_Height|width_in[1], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Add0~5 , u0|video_scaler_0|Multiply_Height|Add0~5, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Add0~7 , u0|video_scaler_0|Multiply_Height|Add0~7, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|width_in[2] , u0|video_scaler_0|Multiply_Height|width_in[2], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Add0~8 , u0|video_scaler_0|Multiply_Height|Add0~8, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Add0~10 , u0|video_scaler_0|Multiply_Height|Add0~10, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|width_in[3] , u0|video_scaler_0|Multiply_Height|width_in[3], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Add0~23 , u0|video_scaler_0|Multiply_Height|Add0~23, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|width_in[4] , u0|video_scaler_0|Multiply_Height|width_in[4], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Equal1~1 , u0|video_scaler_0|Multiply_Height|Equal1~1, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|fifo_read~0 , u0|video_scaler_0|Multiply_Height|fifo_read~0, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|fifo_read~2 , u0|video_scaler_0|Multiply_Height|fifo_read~2, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|fifo_read~1 , u0|video_scaler_0|Multiply_Height|fifo_read~1, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|fifo_read~3 , u0|video_scaler_0|Multiply_Height|fifo_read~3, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Selector2~0 , u0|video_scaler_0|Multiply_Height|Selector2~0, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|s_multiply_height.STATE_2_OUTPUT_LAST_LINE , u0|video_scaler_0|Multiply_Height|s_multiply_height.STATE_2_OUTPUT_LAST_LINE, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|s_multiply_height~5 , u0|video_scaler_0|Multiply_Height|s_multiply_height~5, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|s_multiply_height.STATE_0_GET_CURRENT_LINE , u0|video_scaler_0|Multiply_Height|s_multiply_height.STATE_0_GET_CURRENT_LINE, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_valid~0 , u0|video_scaler_0|Multiply_Height|stream_out_valid~0, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_valid , u0|video_scaler_0|Multiply_Height|stream_out_valid, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|valid~0 , u0|video_scaler_0|Multiply_Width|valid~0, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data[18]~0 , u0|video_scaler_0|Multiply_Width|data[18]~0, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|valid , u0|video_scaler_0|Multiply_Width|valid, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_valid~0 , u0|video_scaler_0|Multiply_Width|stream_out_valid~0, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data[29]~0 , u0|video_scaler_0|Multiply_Width|stream_out_data[29]~0, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_valid , u0|video_scaler_0|Multiply_Width|stream_out_valid, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a4~0 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a4~0, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a4 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a4, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|_~4 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|_~4, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a6~0 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a6~0, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a6 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a6, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[6]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[6]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[6] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[6], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[5] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[5], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor5 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor5, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_bwp|dffe15a[5] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_bwp|dffe15a[5], vga, 1
instance = comp, \u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 , u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1, vga, 1
instance = comp, \u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl , u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|_~1 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|_~1, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|line_counter[1]~10 , u0|video_vga_controller_0|VGA_Timing|line_counter[1]~10, vga, 1
instance = comp, \u0|rst_controller_004|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller_004|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, vga, 1
instance = comp, \u0|rst_controller_004|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller_004|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], vga, 1
instance = comp, \u0|rst_controller_004|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller_004|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, vga, 1
instance = comp, \u0|rst_controller_004|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller_004|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], vga, 1
instance = comp, \u0|rst_controller_004|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , u0|rst_controller_004|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, vga, 1
instance = comp, \u0|rst_controller_004|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller_004|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|Equal3~1 , u0|video_vga_controller_0|VGA_Timing|Equal3~1, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|line_counter[9]~27 , u0|video_vga_controller_0|VGA_Timing|line_counter[9]~27, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|line_counter[10]~29 , u0|video_vga_controller_0|VGA_Timing|line_counter[10]~29, vga, 1
instance = comp, \u0|rst_controller_004|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell , u0|rst_controller_004|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|pixel_counter[1]~10 , u0|video_vga_controller_0|VGA_Timing|pixel_counter[1]~10, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|pixel_counter[1] , u0|video_vga_controller_0|VGA_Timing|pixel_counter[1], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|pixel_counter[2]~12 , u0|video_vga_controller_0|VGA_Timing|pixel_counter[2]~12, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|pixel_counter[2] , u0|video_vga_controller_0|VGA_Timing|pixel_counter[2], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|pixel_counter[3]~14 , u0|video_vga_controller_0|VGA_Timing|pixel_counter[3]~14, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|pixel_counter[3] , u0|video_vga_controller_0|VGA_Timing|pixel_counter[3], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|pixel_counter[4]~16 , u0|video_vga_controller_0|VGA_Timing|pixel_counter[4]~16, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|pixel_counter[4] , u0|video_vga_controller_0|VGA_Timing|pixel_counter[4], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|pixel_counter[5]~18 , u0|video_vga_controller_0|VGA_Timing|pixel_counter[5]~18, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|pixel_counter[5] , u0|video_vga_controller_0|VGA_Timing|pixel_counter[5], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|pixel_counter[6]~20 , u0|video_vga_controller_0|VGA_Timing|pixel_counter[6]~20, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|pixel_counter[6] , u0|video_vga_controller_0|VGA_Timing|pixel_counter[6], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|pixel_counter[7]~23 , u0|video_vga_controller_0|VGA_Timing|pixel_counter[7]~23, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|pixel_counter[7] , u0|video_vga_controller_0|VGA_Timing|pixel_counter[7], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|pixel_counter[8]~25 , u0|video_vga_controller_0|VGA_Timing|pixel_counter[8]~25, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|pixel_counter[8] , u0|video_vga_controller_0|VGA_Timing|pixel_counter[8], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|pixel_counter[9]~27 , u0|video_vga_controller_0|VGA_Timing|pixel_counter[9]~27, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|pixel_counter[9] , u0|video_vga_controller_0|VGA_Timing|pixel_counter[9], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|pixel_counter[10]~29 , u0|video_vga_controller_0|VGA_Timing|pixel_counter[10]~29, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|pixel_counter[10] , u0|video_vga_controller_0|VGA_Timing|pixel_counter[10], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|Equal2~0 , u0|video_vga_controller_0|VGA_Timing|Equal2~0, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|Equal2~1 , u0|video_vga_controller_0|VGA_Timing|Equal2~1, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|Equal4~0 , u0|video_vga_controller_0|VGA_Timing|Equal4~0, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|pixel_counter[6]~22 , u0|video_vga_controller_0|VGA_Timing|pixel_counter[6]~22, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|line_counter[10] , u0|video_vga_controller_0|VGA_Timing|line_counter[10], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|Equal3~0 , u0|video_vga_controller_0|VGA_Timing|Equal3~0, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|Equal3~2 , u0|video_vga_controller_0|VGA_Timing|Equal3~2, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|line_counter[10]~12 , u0|video_vga_controller_0|VGA_Timing|line_counter[10]~12, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|line_counter[1] , u0|video_vga_controller_0|VGA_Timing|line_counter[1], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|line_counter[2]~13 , u0|video_vga_controller_0|VGA_Timing|line_counter[2]~13, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|line_counter[2] , u0|video_vga_controller_0|VGA_Timing|line_counter[2], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|line_counter[3]~15 , u0|video_vga_controller_0|VGA_Timing|line_counter[3]~15, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|line_counter[3] , u0|video_vga_controller_0|VGA_Timing|line_counter[3], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|line_counter[4]~17 , u0|video_vga_controller_0|VGA_Timing|line_counter[4]~17, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|line_counter[4] , u0|video_vga_controller_0|VGA_Timing|line_counter[4], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|line_counter[5]~19 , u0|video_vga_controller_0|VGA_Timing|line_counter[5]~19, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|line_counter[5] , u0|video_vga_controller_0|VGA_Timing|line_counter[5], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|line_counter[6]~21 , u0|video_vga_controller_0|VGA_Timing|line_counter[6]~21, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|line_counter[6] , u0|video_vga_controller_0|VGA_Timing|line_counter[6], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|line_counter[7]~23 , u0|video_vga_controller_0|VGA_Timing|line_counter[7]~23, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|line_counter[7] , u0|video_vga_controller_0|VGA_Timing|line_counter[7], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|line_counter[8]~25 , u0|video_vga_controller_0|VGA_Timing|line_counter[8]~25, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|line_counter[8] , u0|video_vga_controller_0|VGA_Timing|line_counter[8], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|line_counter[9] , u0|video_vga_controller_0|VGA_Timing|line_counter[9], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|Equal1~1 , u0|video_vga_controller_0|VGA_Timing|Equal1~1, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|Equal1~0 , u0|video_vga_controller_0|VGA_Timing|Equal1~0, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|Equal1~2 , u0|video_vga_controller_0|VGA_Timing|Equal1~2, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|Equal5~0 , u0|video_vga_controller_0|VGA_Timing|Equal5~0, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|Equal2~2 , u0|video_vga_controller_0|VGA_Timing|Equal2~2, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|always2~0 , u0|video_vga_controller_0|VGA_Timing|always2~0, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|end_of_active_frame , u0|video_vga_controller_0|VGA_Timing|end_of_active_frame, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[0]~0 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[0]~0, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[0] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[0], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[1]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[1]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[1] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[1], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[2]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[2]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[2] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[2], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[3]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[3]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[3] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[3], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[4] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[4], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a0~_wirecell , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a0~_wirecell, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|_~3 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|_~3, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|cntr_cout[5]~0 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|cntr_cout[5]~0, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a6~0 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a6~0, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a6 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a6, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|_~0 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|_~0, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|x_position[0]~10 , u0|video_character_buffer_with_dma_0|x_position[0]~10, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|x_position[1]~12 , u0|video_character_buffer_with_dma_0|x_position[1]~12, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|x_position[1] , u0|video_character_buffer_with_dma_0|x_position[1], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|x_position[2]~14 , u0|video_character_buffer_with_dma_0|x_position[2]~14, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|x_position[2] , u0|video_character_buffer_with_dma_0|x_position[2], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|x_position[3]~16 , u0|video_character_buffer_with_dma_0|x_position[3]~16, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|x_position[3] , u0|video_character_buffer_with_dma_0|x_position[3], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|x_position[4]~19 , u0|video_character_buffer_with_dma_0|x_position[4]~19, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|x_position[4] , u0|video_character_buffer_with_dma_0|x_position[4], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|x_position[5]~21 , u0|video_character_buffer_with_dma_0|x_position[5]~21, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|x_position[5] , u0|video_character_buffer_with_dma_0|x_position[5], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|x_position[6]~23 , u0|video_character_buffer_with_dma_0|x_position[6]~23, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|x_position[6] , u0|video_character_buffer_with_dma_0|x_position[6], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|x_position[7]~25 , u0|video_character_buffer_with_dma_0|x_position[7]~25, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|x_position[7] , u0|video_character_buffer_with_dma_0|x_position[7], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|x_position[8]~27 , u0|video_character_buffer_with_dma_0|x_position[8]~27, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|x_position[8] , u0|video_character_buffer_with_dma_0|x_position[8], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|Equal2~0 , u0|video_character_buffer_with_dma_0|Equal2~0, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|x_position[9]~29 , u0|video_character_buffer_with_dma_0|x_position[9]~29, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|x_position[9] , u0|video_character_buffer_with_dma_0|x_position[9], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|Equal2~1 , u0|video_character_buffer_with_dma_0|Equal2~1, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|Equal2~2 , u0|video_character_buffer_with_dma_0|Equal2~2, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|x_position[9]~18 , u0|video_character_buffer_with_dma_0|x_position[9]~18, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|x_position[0] , u0|video_character_buffer_with_dma_0|x_position[0], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_x_position~3 , u0|video_character_buffer_with_dma_0|delayed_x_position~3, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_x_position[0] , u0|video_character_buffer_with_dma_0|delayed_x_position[0], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_x_position~0 , u0|video_character_buffer_with_dma_0|delayed_x_position~0, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_x_position[3] , u0|video_character_buffer_with_dma_0|delayed_x_position[3], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_x_position~4 , u0|video_character_buffer_with_dma_0|delayed_x_position~4, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_x_position[1] , u0|video_character_buffer_with_dma_0|delayed_x_position[1], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_x_position~1 , u0|video_character_buffer_with_dma_0|delayed_x_position~1, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_x_position[4] , u0|video_character_buffer_with_dma_0|delayed_x_position[4], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_x_position~5 , u0|video_character_buffer_with_dma_0|delayed_x_position~5, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_x_position[2] , u0|video_character_buffer_with_dma_0|delayed_x_position[2], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_x_position~2 , u0|video_character_buffer_with_dma_0|delayed_x_position~2, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_x_position[5] , u0|video_character_buffer_with_dma_0|delayed_x_position[5], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_y_position~3 , u0|video_character_buffer_with_dma_0|delayed_y_position~3, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_y_position[0] , u0|video_character_buffer_with_dma_0|delayed_y_position[0], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_y_position~0 , u0|video_character_buffer_with_dma_0|delayed_y_position~0, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_y_position[3] , u0|video_character_buffer_with_dma_0|delayed_y_position[3], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_y_position~4 , u0|video_character_buffer_with_dma_0|delayed_y_position~4, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_y_position[1] , u0|video_character_buffer_with_dma_0|delayed_y_position[1], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_y_position~1 , u0|video_character_buffer_with_dma_0|delayed_y_position~1, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_y_position[4] , u0|video_character_buffer_with_dma_0|delayed_y_position[4], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_y_position~5 , u0|video_character_buffer_with_dma_0|delayed_y_position~5, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_y_position[2] , u0|video_character_buffer_with_dma_0|delayed_y_position[2], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_y_position~2 , u0|video_character_buffer_with_dma_0|delayed_y_position~2, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_y_position[5] , u0|video_character_buffer_with_dma_0|delayed_y_position[5], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[0] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[0] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[8] , u0|nios2_gen2_0|cpu|A_st_data[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[8]~8 , u0|nios2_gen2_0|cpu|d_writedata[8]~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset_nxt[0]~0 , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset_nxt[0]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset[0] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset_nxt[1]~1 , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset_nxt[1]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset[1] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset_nxt[2]~2 , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset_nxt[2]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset[2] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset_nxt[0]~0 , u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset_nxt[0]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset[0] , u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset_nxt[1]~1 , u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset_nxt[1]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset[1] , u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset_nxt[2]~2 , u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset_nxt[2]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset[2] , u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_st_data[2]~1 , u0|nios2_gen2_0|cpu|M_dc_st_data[2]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[2] , u0|nios2_gen2_0|cpu|A_dc_st_data[2], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][2] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][2], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address~0 , u0|video_pixel_buffer_dma_0|buffer_start_address~0, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address[2] , u0|video_pixel_buffer_dma_0|buffer_start_address[2], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address~0 , u0|video_pixel_buffer_dma_0|back_buf_start_address~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[32] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[32], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[32]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[32]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[32] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[32], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address[2]~1 , u0|video_pixel_buffer_dma_0|back_buf_start_address[2]~1, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address[2] , u0|video_pixel_buffer_dma_0|back_buf_start_address[2], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata~10 , u0|video_pixel_buffer_dma_0|slave_readdata~10, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata~11 , u0|video_pixel_buffer_dma_0|slave_readdata~11, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[1]~12 , u0|video_pixel_buffer_dma_0|slave_readdata[1]~12, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[2] , u0|video_pixel_buffer_dma_0|slave_readdata[2], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~0 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][2]~feeder , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][2]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|always0~0 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|always0~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][2] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][2], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[2]~0 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[2]~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|take_in_data , u0|mm_interconnect_0|crosser_010|clock_xer|take_in_data, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[2] , u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[2], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[2]~feeder , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[2]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[2] , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[2], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[71]~feeder , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[71]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[5] , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[5], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|take_in_data~0 , u0|mm_interconnect_0|crosser_004|clock_xer|take_in_data~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[108]~feeder , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[108]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[108] , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[108], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[108]~feeder , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[108]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[108] , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[108], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[69] , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[69], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[69] , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[69], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[70]~feeder , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[70]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[70] , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[70], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[70]~feeder , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[70]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[70] , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[70], vga, 1
instance = comp, \u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem~2, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle~0 , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|din_s1~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|din_s1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|dreg[0]~feeder , u0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|dreg[0]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|dreg[0], vga, 1
instance = comp, \u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem~1, vga, 1
instance = comp, \u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|write~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem_used[0]~0 , u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem_used[0]~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem_used[0], vga, 1
instance = comp, \u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][108] , u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][108], vga, 1
instance = comp, \u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem~3 , u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem~3, vga, 1
instance = comp, \u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent|rp_valid~0 , u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent|rp_valid~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|always0~0 , u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|always0~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][108] , u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][108], vga, 1
instance = comp, \u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent|rp_valid , u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent|rp_valid, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_to_out_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_011|clock_xer|in_to_out_synchronizer|din_s1~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_011|clock_xer|in_to_out_synchronizer|din_s1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_011|clock_xer|in_to_out_synchronizer|dreg[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser_011|clock_xer|out_data_toggle_flopped, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_to_in_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_011|clock_xer|out_to_in_synchronizer|din_s1~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_011|clock_xer|out_to_in_synchronizer|din_s1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_to_in_synchronizer|dreg[0]~feeder , u0|mm_interconnect_0|crosser_011|clock_xer|out_to_in_synchronizer|dreg[0]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_011|clock_xer|out_to_in_synchronizer|dreg[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_toggle~0 , u0|mm_interconnect_0|crosser_011|clock_xer|in_data_toggle~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_toggle~feeder , u0|mm_interconnect_0|crosser_011|clock_xer|in_data_toggle~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser_011|clock_xer|in_data_toggle, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_ready~0 , u0|mm_interconnect_0|crosser_011|clock_xer|in_ready~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|read~4 , u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|read~4, vga, 1
instance = comp, \u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem_used[1]~1, vga, 1
instance = comp, \u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem_used[1], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped~0 , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped~feeder , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|din_s1~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|din_s1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|dreg[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_ready~0 , u0|mm_interconnect_0|crosser_004|clock_xer|in_ready~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|take_in_data~1 , u0|mm_interconnect_0|crosser_004|clock_xer|take_in_data~1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[71] , u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[71], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[71]~feeder , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[71]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[71] , u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[71], vga, 1
instance = comp, \u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_translator|read_latency_shift_reg~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_translator|read_latency_shift_reg[0], vga, 1
instance = comp, \u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|read~0 , u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|read~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem_used[1]~1 , u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem_used[1]~1, vga, 1
instance = comp, \u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem_used[1] , u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem_used[1], vga, 1
instance = comp, \u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem_used[0]~0 , u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem_used[0]~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem_used[0] , u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem_used[0], vga, 1
instance = comp, \u0|video_rgb_resampler_0|slave_readdata~0 , u0|video_rgb_resampler_0|slave_readdata~0, vga, 1
instance = comp, \u0|video_rgb_resampler_0|slave_readdata[0] , u0|video_rgb_resampler_0|slave_readdata[0], vga, 1
instance = comp, \u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem[1][19] , u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem[1][19], vga, 1
instance = comp, \u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem~0 , u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem[0][0]~1 , u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem[0][0]~1, vga, 1
instance = comp, \u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem[0][0] , u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|mem[0][0], vga, 1
instance = comp, \u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|out_data[0]~0 , u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo|out_data[0]~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[2]~feeder , u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[2]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|take_in_data , u0|mm_interconnect_0|crosser_011|clock_xer|take_in_data, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[2] , u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[2], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[2]~feeder , u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[2]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[2] , u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[2], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_valid , u0|mm_interconnect_0|crosser_010|clock_xer|out_valid, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_valid , u0|mm_interconnect_0|crosser_011|clock_xer|out_valid, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~2 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~2, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|take_in_data , u0|mm_interconnect_0|crosser_007|clock_xer|take_in_data, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[2] , u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[2], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[2]~feeder , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[2]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[2] , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[2], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_valid , u0|mm_interconnect_0|crosser_007|clock_xer|out_valid, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_006|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_006|src0_valid~0, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~0 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[2]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[2]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|take_in_data~0 , u0|mm_interconnect_0|crosser_012|clock_xer|take_in_data~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[2] , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[2], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[2] , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[2], vga, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal0~3 , u0|mm_interconnect_0|router_001|Equal0~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[28]~26 , u0|nios2_gen2_0|cpu|E_src2[28]~26, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_ld16 , u0|nios2_gen2_0|cpu|A_ctrl_ld16, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[0] , u0|nios2_gen2_0|cpu|A_mem_baddr[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_data_sign_bit~0 , u0|nios2_gen2_0|cpu|A_slow_ld_data_sign_bit~0, vga, 1
instance = comp, \DRAM_DQ[31]~input , DRAM_DQ[31]~input, vga, 1
instance = comp, \u0|sdram_controller_0|za_data[31] , u0|sdram_controller_0|za_data[31], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~127 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~127, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~95 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~95, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~63 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~63, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~31 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~31, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~333 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~333, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~334 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~334, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~191 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~191, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~255 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~255, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~223feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~223feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~223 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~223, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~159 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~159, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~331 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~331, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~332 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~332, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~335 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~335, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[31] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[31], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[31]~feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[31]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[31] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[31], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[31]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[31]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[31] , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[31], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[31]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[31]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[31] , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[31], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~14 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~14, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]~feeder , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|ShiftLeft2~11 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|ShiftLeft2~11, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[31] , u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[31], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[31] , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[31], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[31]~63 , u0|mm_interconnect_0|rsp_mux_001|src_data[31]~63, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_valid , u0|mm_interconnect_0|crosser_012|clock_xer|out_valid, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[31]~148 , u0|nios2_gen2_0|cpu|D_src2_reg[31]~148, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[31] , u0|nios2_gen2_0|cpu|E_src2_reg[31], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[31]~23 , u0|nios2_gen2_0|cpu|E_st_data[31]~23, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[31] , u0|nios2_gen2_0|cpu|M_st_data[31], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[31] , u0|nios2_gen2_0|cpu|A_st_data[31], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[31]~31 , u0|nios2_gen2_0|cpu|d_writedata[31]~31, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[3]~feeder , u0|nios2_gen2_0|cpu|M_st_data[3]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[3] , u0|nios2_gen2_0|cpu|M_st_data[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_st_data[3]~31 , u0|nios2_gen2_0|cpu|M_dc_st_data[3]~31, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[3] , u0|nios2_gen2_0|cpu|A_dc_st_data[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[3] , u0|nios2_gen2_0|cpu|A_st_data[3], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address~2 , u0|video_pixel_buffer_dma_0|buffer_start_address~2, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address[3] , u0|video_pixel_buffer_dma_0|buffer_start_address[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[3]~4 , u0|nios2_gen2_0|cpu|d_writedata[3]~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[4] , u0|nios2_gen2_0|cpu|M_st_data[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[4] , u0|nios2_gen2_0|cpu|A_st_data[4], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[4]~feeder , u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[4]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[4] , u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[4], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[4]~feeder , u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[4]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[4] , u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[4], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][4] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][4], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|always2~0 , u0|video_pixel_buffer_dma_0|always2~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[4]~5 , u0|nios2_gen2_0|cpu|d_writedata[4]~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[5]~feeder , u0|nios2_gen2_0|cpu|M_st_data[5]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[5] , u0|nios2_gen2_0|cpu|M_st_data[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_st_data[5]~29 , u0|nios2_gen2_0|cpu|M_dc_st_data[5]~29, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[5] , u0|nios2_gen2_0|cpu|A_dc_st_data[5], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][5] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[5] , u0|nios2_gen2_0|cpu|A_st_data[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[5]~6 , u0|nios2_gen2_0|cpu|d_writedata[5]~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[6]~147 , u0|nios2_gen2_0|cpu|D_src2_reg[6]~147, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[6] , u0|nios2_gen2_0|cpu|E_src2_reg[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[6] , u0|nios2_gen2_0|cpu|M_st_data[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[6] , u0|nios2_gen2_0|cpu|A_st_data[6], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][6] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][6], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address~5 , u0|video_pixel_buffer_dma_0|buffer_start_address~5, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address[6] , u0|video_pixel_buffer_dma_0|buffer_start_address[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[6]~7 , u0|nios2_gen2_0|cpu|d_writedata[6]~7, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[7] , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[7], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[7] , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[7], vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|write~2 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|write~2, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|write~feeder , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|write~feeder, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~1, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~2, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3], vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|state~1 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|state~1, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|always0~0 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|always0~0, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|state~2 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|state~2, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|state , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|state, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|state~0 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|state~0, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|count[9] , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|count[9], vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|count~3 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|count~3, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|count[0] , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|count[0], vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|count~1 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|count~1, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|count[1] , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|count[1], vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|count~9 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|count~9, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|count[2] , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|count[2], vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|count~8 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|count~8, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|count[3] , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|count[3], vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|count~7 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|count~7, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|count[4] , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|count[4], vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|count~6 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|count~6, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|count[5] , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|count[5], vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|count~5 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|count~5, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|count[6] , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|count[6], vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|count~4 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|count~4, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|count[7] , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|count[7], vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|count~2 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|count~2, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|count[8] , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|count[8], vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|write~0 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|write~0, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|write~1 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|write~1, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|write , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|write, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|write1~feeder , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|write1~feeder, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|write1 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|write1, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|write2 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|write2, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|rst2~feeder , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|rst2~feeder, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|rst2 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|rst2, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10] , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10], vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty, vga, 1
instance = comp, \u0|jtag_uart_0|fifo_rd~0 , u0|jtag_uart_0|fifo_rd~0, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full, vga, 1
instance = comp, \u0|jtag_uart_0|t_dav , u0|jtag_uart_0|t_dav, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~2 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~2, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~3 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~3, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0, vga, 1
instance = comp, \u0|jtag_uart_0|wr_rfifo , u0|jtag_uart_0|wr_rfifo, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0] , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0], vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3, vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4, vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[4] , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[4], vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0, vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1, vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2, vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1], vga, 1
instance = comp, \u0|jtag_uart_0|av_waitrequest~1 , u0|jtag_uart_0|av_waitrequest~1, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|read~0 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|read~0, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|read~feeder , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|read~feeder, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|read , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|read, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|read1 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|read1, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~2 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~2, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid, vga, 1
instance = comp, \u0|jtag_uart_0|r_val , u0|jtag_uart_0|r_val, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[7]~feeder , u0|nios2_gen2_0|cpu|M_st_data[7]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[7] , u0|nios2_gen2_0|cpu|M_st_data[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[7] , u0|nios2_gen2_0|cpu|A_st_data[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[7]~0 , u0|nios2_gen2_0|cpu|d_writedata[7]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[16]~117 , u0|nios2_gen2_0|cpu|D_src2_reg[16]~117, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[16] , u0|nios2_gen2_0|cpu|E_src2_reg[16], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[16]~8 , u0|nios2_gen2_0|cpu|E_st_data[16]~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[16] , u0|nios2_gen2_0|cpu|M_st_data[16], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_st_data[16]~8 , u0|nios2_gen2_0|cpu|M_dc_st_data[16]~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[16] , u0|nios2_gen2_0|cpu|A_dc_st_data[16], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[23]~2 , u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[23]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[16] , u0|nios2_gen2_0|cpu|A_st_data[16], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[16]~16 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[16]~16, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[16]~17 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[16]~17, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_st_data[17]~4 , u0|nios2_gen2_0|cpu|M_dc_st_data[17]~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[17] , u0|nios2_gen2_0|cpu|A_dc_st_data[17], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[17] , u0|nios2_gen2_0|cpu|A_st_data[17], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][82] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][82], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][82]~feeder , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][82]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][82] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][82], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|always10~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|always10~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~4 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~4, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|always9~2 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|always9~2, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[17] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[17], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_data[17]~4 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_data[17]~4, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|take_in_data , u0|mm_interconnect_0|crosser_008|clock_xer|take_in_data, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[17] , u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[17], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[17] , u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[17], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~7 , u0|mm_interconnect_0|rsp_mux_001|src_payload~7, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[17]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[17]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[17] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[17], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[17]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[17]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[17] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[17], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~13 , u0|video_character_buffer_with_dma_0|control_reg~13, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[34] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[34], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[34] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[34], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[70] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[70], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[70]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[70]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[70] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[70], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[38] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[38], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[38] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[38], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[108]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[108]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[108] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[108], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[108]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[108]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[108] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[108], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[69] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[69], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[69] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[69], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem~1, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|write~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][108] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][108], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem~2, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent|rp_valid~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent|rp_valid~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_to_in_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_009|clock_xer|out_to_in_synchronizer|din_s1~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_009|clock_xer|out_to_in_synchronizer|din_s1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_to_in_synchronizer|dreg[0]~feeder , u0|mm_interconnect_0|crosser_009|clock_xer|out_to_in_synchronizer|dreg[0]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_009|clock_xer|out_to_in_synchronizer|dreg[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_ready~0 , u0|mm_interconnect_0|crosser_009|clock_xer|in_ready~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|always0~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|always0~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[0][108] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[0][108], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|read~4 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|read~4, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem_used[0]~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem_used[0]~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem_used[0], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem_used[1]~1, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem_used[1], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped~0 , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[2] , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[2], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|take_in_data~3 , u0|mm_interconnect_0|crosser_002|clock_xer|take_in_data~3, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~2 , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~2, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|always2~0 , u0|video_character_buffer_with_dma_0|always2~0, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|always2~1 , u0|video_character_buffer_with_dma_0|always2~1, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[17]~7 , u0|video_character_buffer_with_dma_0|control_reg[17]~7, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[17] , u0|video_character_buffer_with_dma_0|control_reg[17], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[28]~0 , u0|video_character_buffer_with_dma_0|ctrl_readdata[28]~0, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~7 , u0|video_character_buffer_with_dma_0|ctrl_readdata~7, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[28]~2 , u0|video_character_buffer_with_dma_0|ctrl_readdata[28]~2, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[17] , u0|video_character_buffer_with_dma_0|ctrl_readdata[17], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][17] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][17], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~5 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~5, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][17]~feeder , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][17]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|read~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|read~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|always0~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|always0~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][17] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][17], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[17]~5 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[17]~5, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|take_in_data , u0|mm_interconnect_0|crosser_009|clock_xer|take_in_data, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[17] , u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[17], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[17] , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[17], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[17] , u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[17], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[17] , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[17], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[17]~22 , u0|mm_interconnect_0|rsp_mux_001|src_data[17]~22, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[17]~23 , u0|mm_interconnect_0|rsp_mux_001|src_data[17]~23, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][17] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][17], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address~16 , u0|video_pixel_buffer_dma_0|buffer_start_address~16, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address[17] , u0|video_pixel_buffer_dma_0|buffer_start_address[17], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[17]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[17]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[17] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[17], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[17]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[17]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[17] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[17], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address~18 , u0|video_pixel_buffer_dma_0|back_buf_start_address~18, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[34] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[34], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[34]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[34]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[34] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[34], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address[18]~17 , u0|video_pixel_buffer_dma_0|back_buf_start_address[18]~17, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address[17] , u0|video_pixel_buffer_dma_0|back_buf_start_address[17], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|always2~1 , u0|video_pixel_buffer_dma_0|always2~1, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[17]~9 , u0|video_pixel_buffer_dma_0|slave_readdata[17]~9, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|always2~2 , u0|video_pixel_buffer_dma_0|always2~2, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[17] , u0|video_pixel_buffer_dma_0|slave_readdata[17], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~5 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~5, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][17] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][17], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[17]~5 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[17]~5, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[17] , u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[17], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[17]~feeder , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[17]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[17] , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[17], vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7, vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9, vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17], vga, 1
instance = comp, \DRAM_DQ[17]~input , DRAM_DQ[17]~input, vga, 1
instance = comp, \u0|sdram_controller_0|za_data[17] , u0|sdram_controller_0|za_data[17], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~209 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~209, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~145 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~145, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~281 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~281, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~177 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~177, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~241 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~241, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~282 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~282, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~113 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~113, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~81 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~81, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~49 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~49, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~17 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~17, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~283 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~283, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~284 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~284, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~285 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~285, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[17] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[17], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[17]~feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[17]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[17] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[17], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[17]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[17]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[17] , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[17], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[17]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[17]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[17] , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[17], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[17]~24 , u0|mm_interconnect_0|rsp_mux_001|src_data[17]~24, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[17]~25 , u0|mm_interconnect_0|rsp_mux_001|src_data[17]~25, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[17] , u0|nios2_gen2_0|cpu|d_readdata_d1[17], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[17]~8 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[17]~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[17]~9 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[17]~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[18]~0 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[18]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_st_data[18]~0 , u0|nios2_gen2_0|cpu|M_dc_st_data[18]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[18] , u0|nios2_gen2_0|cpu|A_dc_st_data[18], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[18]~1 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[18]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_st_data[19]~20 , u0|nios2_gen2_0|cpu|M_dc_st_data[19]~20, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[19] , u0|nios2_gen2_0|cpu|A_dc_st_data[19], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[19]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[19]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[19] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[19], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[19]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[19]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[19] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[19], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~27 , u0|video_character_buffer_with_dma_0|control_reg~27, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[19] , u0|video_character_buffer_with_dma_0|control_reg[19], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~22 , u0|video_character_buffer_with_dma_0|ctrl_readdata~22, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[19] , u0|video_character_buffer_with_dma_0|ctrl_readdata[19], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][19] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][19], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~20 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~20, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][19]~feeder , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][19]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][19] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][19], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[19]~20 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[19]~20, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[19] , u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[19], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[19]~feeder , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[19]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[19] , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[19], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[3]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[3]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[3] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[3], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[3] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[11]~feeder , u0|nios2_gen2_0|cpu|M_alu_result[11]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[11] , u0|nios2_gen2_0|cpu|M_alu_result[11], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[11] , u0|nios2_gen2_0|cpu|W_wr_data[11], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_mask[1]~1 , u0|nios2_gen2_0|cpu|E_rot_mask[1]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_mask[1] , u0|nios2_gen2_0|cpu|M_rot_mask[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~54 , u0|nios2_gen2_0|cpu|A_shift_rot_result~54, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_prestep1[1]~20 , u0|nios2_gen2_0|cpu|E_rot_prestep1[1]~20, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_prestep1[31]~21 , u0|nios2_gen2_0|cpu|E_rot_prestep1[31]~21, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[1]~25 , u0|nios2_gen2_0|cpu|M_rot_prestep2[1]~25, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[1] , u0|nios2_gen2_0|cpu|M_rot_prestep2[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_prestep1[23]~17 , u0|nios2_gen2_0|cpu|E_rot_prestep1[23]~17, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[25]~26 , u0|nios2_gen2_0|cpu|M_rot_prestep2[25]~26, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[25] , u0|nios2_gen2_0|cpu|M_rot_prestep2[25], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~52 , u0|nios2_gen2_0|cpu|A_shift_rot_result~52, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_prestep1[15]~29 , u0|nios2_gen2_0|cpu|E_rot_prestep1[15]~29, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_prestep1[17]~28 , u0|nios2_gen2_0|cpu|E_rot_prestep1[17]~28, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[17]~27 , u0|nios2_gen2_0|cpu|M_rot_prestep2[17]~27, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_prestep1[13]~30 , u0|nios2_gen2_0|cpu|E_rot_prestep1[13]~30, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_prestep1[11]~31 , u0|nios2_gen2_0|cpu|E_rot_prestep1[11]~31, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[13]~0 , u0|nios2_gen2_0|cpu|M_rot_prestep2[13]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[17] , u0|nios2_gen2_0|cpu|M_rot_prestep2[17], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_prestep1[7]~25 , u0|nios2_gen2_0|cpu|E_rot_prestep1[7]~25, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_prestep1[9]~24 , u0|nios2_gen2_0|cpu|E_rot_prestep1[9]~24, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[9]~24 , u0|nios2_gen2_0|cpu|M_rot_prestep2[9]~24, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_prestep1[3]~27 , u0|nios2_gen2_0|cpu|E_rot_prestep1[3]~27, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_prestep1[5]~26 , u0|nios2_gen2_0|cpu|E_rot_prestep1[5]~26, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[5]~1 , u0|nios2_gen2_0|cpu|M_rot_prestep2[5]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[9] , u0|nios2_gen2_0|cpu|M_rot_prestep2[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~53 , u0|nios2_gen2_0|cpu|A_shift_rot_result~53, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~55 , u0|nios2_gen2_0|cpu|A_shift_rot_result~55, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[17] , u0|nios2_gen2_0|cpu|A_shift_rot_result[17], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[1]~6 , u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[1]~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0 , u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[17] , u0|nios2_gen2_0|cpu|A_slow_inst_result[17], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[11]~4 , u0|nios2_gen2_0|cpu|E_src2[11]~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[11] , u0|nios2_gen2_0|cpu|E_src2[11], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[21]~23 , u0|nios2_gen2_0|cpu|E_src2[21]~23, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[13] , u0|nios2_gen2_0|cpu|M_rot_prestep2[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~36 , u0|nios2_gen2_0|cpu|A_shift_rot_result~36, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[5] , u0|nios2_gen2_0|cpu|M_rot_prestep2[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~37 , u0|nios2_gen2_0|cpu|A_shift_rot_result~37, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_mask[5]~6 , u0|nios2_gen2_0|cpu|E_rot_mask[5]~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_mask[5] , u0|nios2_gen2_0|cpu|M_rot_mask[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~38 , u0|nios2_gen2_0|cpu|A_shift_rot_result~38, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~39 , u0|nios2_gen2_0|cpu|A_shift_rot_result~39, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[21] , u0|nios2_gen2_0|cpu|A_shift_rot_result[21], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[20] , u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[20], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[20] , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[20], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[20]~78 , u0|mm_interconnect_0|rsp_mux_001|src_data[20]~78, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[20] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[20], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[20]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[20]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[20] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[20], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~26 , u0|video_character_buffer_with_dma_0|control_reg~26, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[20] , u0|video_character_buffer_with_dma_0|control_reg[20], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~21 , u0|video_character_buffer_with_dma_0|ctrl_readdata~21, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[20] , u0|video_character_buffer_with_dma_0|ctrl_readdata[20], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][20] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][20], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~19 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~19, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][20]~feeder , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][20]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][20] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][20], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[20]~19 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[20]~19, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[20] , u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[20], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[20]~feeder , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[20]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[20] , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[20], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[4] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[4], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[4] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[4], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[20] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[20], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[20]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[20]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[20] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[20], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[26] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[26], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[26]~77 , u0|nios2_gen2_0|cpu|F_pc_nxt[26]~77, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_raw_refetch~0 , u0|nios2_gen2_0|cpu|D_raw_refetch~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_br_uncond~0 , u0|nios2_gen2_0|cpu|F_ctrl_br_uncond~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_br_uncond~1 , u0|nios2_gen2_0|cpu|F_ctrl_br_uncond~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_br_uncond , u0|nios2_gen2_0|cpu|D_ctrl_br_uncond, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[26]~83 , u0|nios2_gen2_0|cpu|F_pc_nxt[26]~83, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~26 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~26, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11]~feeder , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11], vga, 1
instance = comp, \DRAM_DQ[11]~input , DRAM_DQ[11]~input, vga, 1
instance = comp, \u0|sdram_controller_0|za_data[11] , u0|sdram_controller_0|za_data[11], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~107 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~107, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~75 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~75, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~11 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~11, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~43 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~43, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~393 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~393, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~394 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~394, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~171 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~171, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~235 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~235, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~203feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~203feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~203 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~203, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~139 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~139, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~391 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~391, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~392 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~392, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~395 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~395, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[11] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[11], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[11]~feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[11]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[11] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[11], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[11]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[11]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[11] , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[11], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[11]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[11]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[11] , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[11], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[11]~16 , u0|mm_interconnect_0|rsp_mux_002|src_data[11]~16, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[11] , u0|nios2_gen2_0|cpu|i_readdata_d1[11], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[16]~32 , u0|nios2_gen2_0|cpu|F_pc_plus_one[16]~32, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[16] , u0|nios2_gen2_0|cpu|D_pc_plus_one[16], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[15] , u0|nios2_gen2_0|cpu|D_pc_plus_one[15], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28 , u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[14] , u0|nios2_gen2_0|cpu|D_pc_plus_one[14], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~10 , u0|nios2_gen2_0|cpu|Add1~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~12 , u0|nios2_gen2_0|cpu|Add1~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~14 , u0|nios2_gen2_0|cpu|Add1~14, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~16 , u0|nios2_gen2_0|cpu|Add1~16, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~18 , u0|nios2_gen2_0|cpu|Add1~18, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~20 , u0|nios2_gen2_0|cpu|Add1~20, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[19] , u0|nios2_gen2_0|cpu|D_pc[19], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[19]~4 , u0|nios2_gen2_0|cpu|F_pc_nxt[19]~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[19]~5 , u0|nios2_gen2_0|cpu|F_pc_nxt[19]~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[19] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[19], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[21] , u0|nios2_gen2_0|cpu|M_target_pcb[21], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[19] , u0|nios2_gen2_0|cpu|E_pc[19], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[18] , u0|nios2_gen2_0|cpu|E_pc[18], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[15] , u0|nios2_gen2_0|cpu|D_pc[15], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[15]~feeder , u0|nios2_gen2_0|cpu|E_pc[15]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[15] , u0|nios2_gen2_0|cpu|E_pc[15], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[14]~52 , u0|nios2_gen2_0|cpu|M_pc_plus_one[14]~52, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[15]~54 , u0|nios2_gen2_0|cpu|M_pc_plus_one[15]~54, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[16]~56 , u0|nios2_gen2_0|cpu|M_pc_plus_one[16]~56, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[17]~58 , u0|nios2_gen2_0|cpu|M_pc_plus_one[17]~58, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[18]~60 , u0|nios2_gen2_0|cpu|M_pc_plus_one[18]~60, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[19]~62 , u0|nios2_gen2_0|cpu|M_pc_plus_one[19]~62, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[19] , u0|nios2_gen2_0|cpu|M_pc_plus_one[19], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~11 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[19] , u0|nios2_gen2_0|cpu|M_pc[19], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~12 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~23 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~23, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[19] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[19], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[19]~6 , u0|nios2_gen2_0|cpu|F_pc_nxt[19]~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[19]~7 , u0|nios2_gen2_0|cpu|F_pc_nxt[19]~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[19] , u0|nios2_gen2_0|cpu|F_pc[19], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[17]~34 , u0|nios2_gen2_0|cpu|F_pc_plus_one[17]~34, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[18]~36 , u0|nios2_gen2_0|cpu|F_pc_plus_one[18]~36, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[19]~38 , u0|nios2_gen2_0|cpu|F_pc_plus_one[19]~38, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[19] , u0|nios2_gen2_0|cpu|D_pc_plus_one[19], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_extra_pc[19]~7 , u0|nios2_gen2_0|cpu|D_extra_pc[19]~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[19] , u0|nios2_gen2_0|cpu|E_extra_pc[19], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[21]~23 , u0|nios2_gen2_0|cpu|E_logic_result[21]~23, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[21]~9 , u0|nios2_gen2_0|cpu|E_alu_result[21]~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[21] , u0|nios2_gen2_0|cpu|E_alu_result[21], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[21]~122 , u0|nios2_gen2_0|cpu|D_src2_reg[21]~122, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[21] , u0|nios2_gen2_0|cpu|E_src2_reg[21], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[21]~13 , u0|nios2_gen2_0|cpu|E_st_data[21]~13, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[21] , u0|nios2_gen2_0|cpu|M_st_data[21], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[21] , u0|nios2_gen2_0|cpu|A_st_data[21], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[21]~21 , u0|nios2_gen2_0|cpu|d_writedata[21]~21, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[15]~5 , u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[15]~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[9]~110 , u0|nios2_gen2_0|cpu|D_src2_reg[9]~110, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[9] , u0|nios2_gen2_0|cpu|E_src2_reg[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[9]~1 , u0|nios2_gen2_0|cpu|E_st_data[9]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[9] , u0|nios2_gen2_0|cpu|M_st_data[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[9] , u0|nios2_gen2_0|cpu|A_st_data[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[9]~14 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[9]~14, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_st_data[9]~7 , u0|nios2_gen2_0|cpu|M_dc_st_data[9]~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[9] , u0|nios2_gen2_0|cpu|A_dc_st_data[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[9]~15 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[9]~15, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_st_data[10]~3 , u0|nios2_gen2_0|cpu|M_dc_st_data[10]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[10] , u0|nios2_gen2_0|cpu|A_dc_st_data[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[10] , u0|nios2_gen2_0|cpu|A_st_data[10], vga, 1
instance = comp, \u0|jtag_uart_0|ien_AE~0 , u0|jtag_uart_0|ien_AE~0, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|always2~0 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|always2~0, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~1 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~1, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0, vga, 1
instance = comp, \u0|jtag_uart_0|ac~0 , u0|jtag_uart_0|ac~0, vga, 1
instance = comp, \u0|jtag_uart_0|ac~1 , u0|jtag_uart_0|ac~1, vga, 1
instance = comp, \u0|jtag_uart_0|ac , u0|jtag_uart_0|ac, vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]~feeder , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[10]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[10]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[10] , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[10], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[10]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[10]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[10] , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[10], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~11 , u0|mm_interconnect_0|rsp_mux_001|src_data[10]~11, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[10]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[10]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[10] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[10], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[10]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[10]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[10] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[10], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address~9 , u0|video_pixel_buffer_dma_0|buffer_start_address~9, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address[10] , u0|video_pixel_buffer_dma_0|buffer_start_address[10], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address~10 , u0|video_pixel_buffer_dma_0|back_buf_start_address~10, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[33] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[33], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[33]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[33]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[33] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[33], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address[9]~8 , u0|video_pixel_buffer_dma_0|back_buf_start_address[9]~8, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address[10] , u0|video_pixel_buffer_dma_0|back_buf_start_address[10], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata~14 , u0|video_pixel_buffer_dma_0|slave_readdata~14, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[10] , u0|video_pixel_buffer_dma_0|slave_readdata[10], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][10] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][10], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~2 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~2, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][10]~feeder , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][10]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][10] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][10], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[10]~2 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[10]~2, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[10] , u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[10], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[10]~feeder , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[10]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[10] , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[10], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[2]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[2]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[2] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[2], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[2] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[2], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[10] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[10], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[10]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[10]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[10] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[26]~127 , u0|nios2_gen2_0|cpu|D_src2_reg[26]~127, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[26] , u0|nios2_gen2_0|cpu|E_src2_reg[26], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[26]~18 , u0|nios2_gen2_0|cpu|E_st_data[26]~18, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[26] , u0|nios2_gen2_0|cpu|M_st_data[26], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[26] , u0|nios2_gen2_0|cpu|A_st_data[26], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[26]~26 , u0|nios2_gen2_0|cpu|d_writedata[26]~26, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_st_data[11]~27 , u0|nios2_gen2_0|cpu|M_dc_st_data[11]~27, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[11] , u0|nios2_gen2_0|cpu|A_dc_st_data[11], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[11]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[11]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[11] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[11], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[11]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[11]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[11] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[11], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address~11 , u0|video_pixel_buffer_dma_0|back_buf_start_address~11, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address[11] , u0|video_pixel_buffer_dma_0|back_buf_start_address[11], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address~10 , u0|video_pixel_buffer_dma_0|buffer_start_address~10, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address[11] , u0|video_pixel_buffer_dma_0|buffer_start_address[11], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata~34 , u0|video_pixel_buffer_dma_0|slave_readdata~34, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[11] , u0|video_pixel_buffer_dma_0|slave_readdata[11], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][11] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][11], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~27 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~27, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][11]~feeder , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][11]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][11] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][11], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[11]~27 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[11]~27, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[11] , u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[11], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[11]~feeder , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[11]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[11] , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[11], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[11]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[11]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[11] , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[11], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[11]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[11]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[11] , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[11], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[11]~114 , u0|mm_interconnect_0|rsp_mux_001|src_data[11]~114, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[11] , u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[11], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[11] , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[11], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[11]~112 , u0|mm_interconnect_0|rsp_mux_001|src_data[11]~112, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[11] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[11], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[11]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[11]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[11] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[11], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~34 , u0|video_character_buffer_with_dma_0|control_reg~34, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[33] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[33], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[33] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[33], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[9]~9 , u0|video_character_buffer_with_dma_0|control_reg[9]~9, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[11] , u0|video_character_buffer_with_dma_0|control_reg[11], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~29 , u0|video_character_buffer_with_dma_0|ctrl_readdata~29, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[11] , u0|video_character_buffer_with_dma_0|ctrl_readdata[11], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][11] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][11], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~27 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~27, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][11]~feeder , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][11]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][11] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][11], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[11]~27 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[11]~27, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[11] , u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[11], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[11]~feeder , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[11]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[11] , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[11], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|ShiftLeft2~1 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|ShiftLeft2~1, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~16 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~16, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[11] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[11], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_data[11]~16 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_data[11]~16, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[11] , u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[11], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[11] , u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[11], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_valid , u0|mm_interconnect_0|crosser_008|clock_xer|out_valid, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[11]~113 , u0|mm_interconnect_0|rsp_mux_001|src_data[11]~113, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[11]~115 , u0|mm_interconnect_0|rsp_mux_001|src_data[11]~115, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[11] , u0|nios2_gen2_0|cpu|d_readdata_d1[11], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[11] , u0|nios2_gen2_0|cpu|A_st_data[11], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[11]~54 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[11]~54, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[11]~55 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[11]~55, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[12] , u0|nios2_gen2_0|cpu|A_st_data[12], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~15 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~15, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[12] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[12], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_data[12]~15 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_data[12]~15, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[12] , u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[12], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[12] , u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[12], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[12] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[12], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[12]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[12]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[12] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[12], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~32 , u0|video_character_buffer_with_dma_0|control_reg~32, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[12] , u0|video_character_buffer_with_dma_0|control_reg[12], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~27 , u0|video_character_buffer_with_dma_0|ctrl_readdata~27, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[12] , u0|video_character_buffer_with_dma_0|ctrl_readdata[12], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][12] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][12], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~25 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~25, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][12]~feeder , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][12]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][12] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][12], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[12]~25 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[12]~25, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[12] , u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[12], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[12]~feeder , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[12]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[12] , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[12], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~105 , u0|mm_interconnect_0|rsp_mux_001|src_data[12]~105, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][12] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][12], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address~11 , u0|video_pixel_buffer_dma_0|buffer_start_address~11, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address[12] , u0|video_pixel_buffer_dma_0|buffer_start_address[12], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[12] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[12], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[12]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[12]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[12] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[12], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address~12 , u0|video_pixel_buffer_dma_0|back_buf_start_address~12, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address[12] , u0|video_pixel_buffer_dma_0|back_buf_start_address[12], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata~32 , u0|video_pixel_buffer_dma_0|slave_readdata~32, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[12] , u0|video_pixel_buffer_dma_0|slave_readdata[12], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~25 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~25, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][12] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][12], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[12]~25 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[12]~25, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[12] , u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[12], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[12] , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[12], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~14 , u0|mm_interconnect_0|rsp_mux_001|src_payload~14, vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]~feeder , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12], vga, 1
instance = comp, \DRAM_DQ[12]~input , DRAM_DQ[12]~input, vga, 1
instance = comp, \u0|sdram_controller_0|za_data[12] , u0|sdram_controller_0|za_data[12], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~172feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~172feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~172 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~172, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~204feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~204feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~204 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~204, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~140 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~140, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~381 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~381, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~236 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~236, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~382 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~382, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~108feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~108feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~108 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~108, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~76 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~76, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~12 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~12, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~44 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~44, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~383 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~383, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~384 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~384, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~385 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~385, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[12] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[12], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[12]~feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[12]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[12] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[12], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[12] , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[12], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[12]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[12]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[12] , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[12], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~106 , u0|mm_interconnect_0|rsp_mux_001|src_data[12]~106, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[12] , u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[12], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[12] , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[12], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~104 , u0|mm_interconnect_0|rsp_mux_001|src_data[12]~104, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~107 , u0|mm_interconnect_0|rsp_mux_001|src_data[12]~107, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[12] , u0|nios2_gen2_0|cpu|d_readdata_d1[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[12]~52 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[12]~52, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_st_data[12]~26 , u0|nios2_gen2_0|cpu|M_dc_st_data[12]~26, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[12] , u0|nios2_gen2_0|cpu|A_dc_st_data[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[12]~53 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[12]~53, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][13] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][13], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[13]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[13]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[13] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[13], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[13]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[13]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[13] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[13], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address~13 , u0|video_pixel_buffer_dma_0|back_buf_start_address~13, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address[13] , u0|video_pixel_buffer_dma_0|back_buf_start_address[13], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address~12 , u0|video_pixel_buffer_dma_0|buffer_start_address~12, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address[13] , u0|video_pixel_buffer_dma_0|buffer_start_address[13], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata~30 , u0|video_pixel_buffer_dma_0|slave_readdata~30, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[13] , u0|video_pixel_buffer_dma_0|slave_readdata[13], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~23 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~23, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][13]~feeder , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][13]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][13] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][13], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[13]~23 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[13]~23, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[13] , u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[13], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[13]~feeder , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[13]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[13] , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[13], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[13]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[13]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[13] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[13], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[13]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[13]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[13] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[13], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~30 , u0|video_character_buffer_with_dma_0|control_reg~30, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[13] , u0|video_character_buffer_with_dma_0|control_reg[13], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~25 , u0|video_character_buffer_with_dma_0|ctrl_readdata~25, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[13] , u0|video_character_buffer_with_dma_0|ctrl_readdata[13], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][13] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][13], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~23 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~23, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][13] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][13], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[13]~23 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[13]~23, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[13] , u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[13], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[13]~feeder , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[13]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[13] , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[13], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[13] , u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[13], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[13]~feeder , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[13]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[13] , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[13], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[13]~96 , u0|mm_interconnect_0|rsp_mux_001|src_data[13]~96, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][5] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][5], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[5]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[5]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[5] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[5], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[5] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_prestep1[4]~11 , u0|nios2_gen2_0|cpu|E_rot_prestep1[4]~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[6]~5 , u0|nios2_gen2_0|cpu|M_rot_prestep2[6]~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_prestep1[0]~5 , u0|nios2_gen2_0|cpu|E_rot_prestep1[0]~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_prestep1[2]~4 , u0|nios2_gen2_0|cpu|E_rot_prestep1[2]~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[2]~21 , u0|nios2_gen2_0|cpu|M_rot_prestep2[2]~21, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[6] , u0|nios2_gen2_0|cpu|M_rot_prestep2[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_prestep1[28]~7 , u0|nios2_gen2_0|cpu|E_rot_prestep1[28]~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[29]~25 , u0|nios2_gen2_0|cpu|E_src2[29]~25, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[29]~25 , u0|nios2_gen2_0|cpu|E_logic_result[29]~25, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[29]~102 , u0|nios2_gen2_0|cpu|D_src2_reg[29]~102, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[29]~103 , u0|nios2_gen2_0|cpu|D_src2_reg[29]~103, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_unsigned_lo_imm16~3 , u0|nios2_gen2_0|cpu|F_ctrl_unsigned_lo_imm16~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_unsigned_lo_imm16~10 , u0|nios2_gen2_0|cpu|F_ctrl_unsigned_lo_imm16~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_src2_choose_imm~19 , u0|nios2_gen2_0|cpu|F_ctrl_src2_choose_imm~19, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_unsigned_lo_imm16~11 , u0|nios2_gen2_0|cpu|F_ctrl_unsigned_lo_imm16~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_unsigned_lo_imm16~12 , u0|nios2_gen2_0|cpu|F_ctrl_unsigned_lo_imm16~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_unsigned_lo_imm16~9 , u0|nios2_gen2_0|cpu|F_ctrl_unsigned_lo_imm16~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16 , u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[16]~3 , u0|nios2_gen2_0|cpu|D_src2[16]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[29] , u0|nios2_gen2_0|cpu|E_src2[29], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~91 , u0|nios2_gen2_0|cpu|Add8~91, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~12 , u0|nios2_gen2_0|cpu|Add8~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[25]~29 , u0|nios2_gen2_0|cpu|E_src2[25]~29, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[25] , u0|nios2_gen2_0|cpu|M_alu_result[25], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~21 , u0|nios2_gen2_0|cpu|A_shift_rot_result~21, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_sel_fill3~0 , u0|nios2_gen2_0|cpu|E_rot_sel_fill3~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_sel_fill3 , u0|nios2_gen2_0|cpu|M_rot_sel_fill3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_pass3~0 , u0|nios2_gen2_0|cpu|E_rot_pass3~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_pass3 , u0|nios2_gen2_0|cpu|M_rot_pass3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~22 , u0|nios2_gen2_0|cpu|A_shift_rot_result~22, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~20 , u0|nios2_gen2_0|cpu|A_shift_rot_result~20, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~23 , u0|nios2_gen2_0|cpu|A_shift_rot_result~23, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[25] , u0|nios2_gen2_0|cpu|A_shift_rot_result[25], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[20]~40 , u0|nios2_gen2_0|cpu|F_pc_plus_one[20]~40, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[20] , u0|nios2_gen2_0|cpu|D_pc_plus_one[20], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~22 , u0|nios2_gen2_0|cpu|Add1~22, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[20]~47 , u0|nios2_gen2_0|cpu|F_pc_nxt[20]~47, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[20]~feeder , u0|nios2_gen2_0|cpu|D_pc[20]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[20] , u0|nios2_gen2_0|cpu|D_pc[20], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[20]~48 , u0|nios2_gen2_0|cpu|F_pc_nxt[20]~48, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[20]~49 , u0|nios2_gen2_0|cpu|F_pc_nxt[20]~49, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[20]~feeder , u0|nios2_gen2_0|cpu|E_pc[20]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[20] , u0|nios2_gen2_0|cpu|E_pc[20], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[20]~64 , u0|nios2_gen2_0|cpu|M_pc_plus_one[20]~64, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[20] , u0|nios2_gen2_0|cpu|M_pc_plus_one[20], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[22] , u0|nios2_gen2_0|cpu|M_target_pcb[22], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[20]~16 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[20]~16, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[20]~feeder , u0|nios2_gen2_0|cpu|M_pc[20]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[20] , u0|nios2_gen2_0|cpu|M_pc[20], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[20] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[20], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_extra_pc[20]~6 , u0|nios2_gen2_0|cpu|D_extra_pc[20]~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[20] , u0|nios2_gen2_0|cpu|E_extra_pc[20], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[20] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[20], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[20]~50 , u0|nios2_gen2_0|cpu|F_pc_nxt[20]~50, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[20]~51 , u0|nios2_gen2_0|cpu|F_pc_nxt[20]~51, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[20]~52 , u0|nios2_gen2_0|cpu|F_pc_nxt[20]~52, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[20] , u0|nios2_gen2_0|cpu|F_pc[20], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[21]~42 , u0|nios2_gen2_0|cpu|F_pc_plus_one[21]~42, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[21] , u0|nios2_gen2_0|cpu|D_pc_plus_one[21], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~24 , u0|nios2_gen2_0|cpu|Add1~24, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_extra_pc[21]~5 , u0|nios2_gen2_0|cpu|D_extra_pc[21]~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[21] , u0|nios2_gen2_0|cpu|E_extra_pc[21], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[21] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[21], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[23] , u0|nios2_gen2_0|cpu|M_target_pcb[23], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[21] , u0|nios2_gen2_0|cpu|D_pc[21], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[21] , u0|nios2_gen2_0|cpu|E_pc[21], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[21]~66 , u0|nios2_gen2_0|cpu|M_pc_plus_one[21]~66, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[21] , u0|nios2_gen2_0|cpu|M_pc_plus_one[21], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[21]~17 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[21]~17, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[21]~feeder , u0|nios2_gen2_0|cpu|M_pc[21]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[21] , u0|nios2_gen2_0|cpu|M_pc[21], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[21] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[21], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[21]~55 , u0|nios2_gen2_0|cpu|F_pc_nxt[21]~55, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[21]~53 , u0|nios2_gen2_0|cpu|F_pc_nxt[21]~53, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[27] , u0|nios2_gen2_0|cpu|D_iw[27], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[21]~54 , u0|nios2_gen2_0|cpu|F_pc_nxt[21]~54, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[21]~56 , u0|nios2_gen2_0|cpu|F_pc_nxt[21]~56, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[21] , u0|nios2_gen2_0|cpu|F_pc[21], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[22]~44 , u0|nios2_gen2_0|cpu|F_pc_plus_one[22]~44, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[22] , u0|nios2_gen2_0|cpu|D_pc[22], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[22]~feeder , u0|nios2_gen2_0|cpu|E_pc[22]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[22] , u0|nios2_gen2_0|cpu|E_pc[22], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[22]~68 , u0|nios2_gen2_0|cpu|M_pc_plus_one[22]~68, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[22] , u0|nios2_gen2_0|cpu|M_pc_plus_one[22], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[24]~feeder , u0|nios2_gen2_0|cpu|M_target_pcb[24]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[24] , u0|nios2_gen2_0|cpu|M_target_pcb[24], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[22]~18 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[22]~18, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[22]~feeder , u0|nios2_gen2_0|cpu|M_pc[22]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[22] , u0|nios2_gen2_0|cpu|M_pc[22], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[22] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[22], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[22] , u0|nios2_gen2_0|cpu|D_pc_plus_one[22], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~26 , u0|nios2_gen2_0|cpu|Add1~26, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_extra_pc[22]~4 , u0|nios2_gen2_0|cpu|D_extra_pc[22]~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[22] , u0|nios2_gen2_0|cpu|E_extra_pc[22], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[22] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[22], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[22]~60 , u0|nios2_gen2_0|cpu|F_pc_nxt[22]~60, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[22]~61 , u0|nios2_gen2_0|cpu|F_pc_nxt[22]~61, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[22]~57 , u0|nios2_gen2_0|cpu|F_pc_nxt[22]~57, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[28] , u0|nios2_gen2_0|cpu|D_iw[28], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[22]~58 , u0|nios2_gen2_0|cpu|F_pc_nxt[22]~58, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[22]~59 , u0|nios2_gen2_0|cpu|F_pc_nxt[22]~59, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[22]~62 , u0|nios2_gen2_0|cpu|F_pc_nxt[22]~62, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[22] , u0|nios2_gen2_0|cpu|F_pc[22], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[23]~46 , u0|nios2_gen2_0|cpu|F_pc_plus_one[23]~46, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[23] , u0|nios2_gen2_0|cpu|D_pc_plus_one[23], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~28 , u0|nios2_gen2_0|cpu|Add1~28, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_extra_pc[23]~3 , u0|nios2_gen2_0|cpu|D_extra_pc[23]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[23] , u0|nios2_gen2_0|cpu|E_extra_pc[23], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[23] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[23], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[25]~feeder , u0|nios2_gen2_0|cpu|M_target_pcb[25]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[25] , u0|nios2_gen2_0|cpu|M_target_pcb[25], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[23]~19 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[23]~19, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[23]~feeder , u0|nios2_gen2_0|cpu|M_pc[23]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[23] , u0|nios2_gen2_0|cpu|M_pc[23], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[23] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[23], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[23]~65 , u0|nios2_gen2_0|cpu|F_pc_nxt[23]~65, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[23]~63 , u0|nios2_gen2_0|cpu|F_pc_nxt[23]~63, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[23]~64 , u0|nios2_gen2_0|cpu|F_pc_nxt[23]~64, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[23]~66 , u0|nios2_gen2_0|cpu|F_pc_nxt[23]~66, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[23] , u0|nios2_gen2_0|cpu|F_pc[23], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[23] , u0|nios2_gen2_0|cpu|D_pc[23], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[23]~feeder , u0|nios2_gen2_0|cpu|E_pc[23]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[23] , u0|nios2_gen2_0|cpu|E_pc[23], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[23]~70 , u0|nios2_gen2_0|cpu|M_pc_plus_one[23]~70, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[23] , u0|nios2_gen2_0|cpu|M_pc_plus_one[23], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[14]~115 , u0|nios2_gen2_0|cpu|D_src2_reg[14]~115, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[14] , u0|nios2_gen2_0|cpu|E_src2_reg[14], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[14]~6 , u0|nios2_gen2_0|cpu|E_st_data[14]~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[14] , u0|nios2_gen2_0|cpu|M_st_data[14], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_st_data[14]~22 , u0|nios2_gen2_0|cpu|M_dc_st_data[14]~22, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[14] , u0|nios2_gen2_0|cpu|A_dc_st_data[14], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[14] , u0|nios2_gen2_0|cpu|A_st_data[14], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][14] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][14], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address~13 , u0|video_pixel_buffer_dma_0|buffer_start_address~13, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address[14] , u0|video_pixel_buffer_dma_0|buffer_start_address[14], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[14]~14 , u0|nios2_gen2_0|cpu|d_writedata[14]~14, vga, 1
instance = comp, \DRAM_DQ[15]~input , DRAM_DQ[15]~input, vga, 1
instance = comp, \u0|sdram_controller_0|za_data[15] , u0|sdram_controller_0|za_data[15], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~111feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~111feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~111 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~111, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~79 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~79, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~47 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~47, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~15 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~15, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~318 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~318, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~319 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~319, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~175feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~175feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~175 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~175, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~239 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~239, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~207 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~207, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~143 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~143, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~316 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~316, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~317 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~317, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~320 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~320, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[15] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[15], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[15]~feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[15]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[15] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[15], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[15] , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[15], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[15]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[15]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[15] , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[15], vga, 1
instance = comp, \u0|jtag_uart_0|rvalid~0 , u0|jtag_uart_0|rvalid~0, vga, 1
instance = comp, \u0|jtag_uart_0|rvalid , u0|jtag_uart_0|rvalid, vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]~feeder , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[15]~54 , u0|mm_interconnect_0|rsp_mux_001|src_data[15]~54, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[15] , u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[15], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[15] , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[15], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[15]~52 , u0|mm_interconnect_0|rsp_mux_001|src_data[15]~52, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[15] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[15], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[15]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[15]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[15] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[15], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address~15 , u0|video_pixel_buffer_dma_0|back_buf_start_address~15, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address[15] , u0|video_pixel_buffer_dma_0|back_buf_start_address[15], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address~14 , u0|video_pixel_buffer_dma_0|buffer_start_address~14, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address[15] , u0|video_pixel_buffer_dma_0|buffer_start_address[15], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata~25 , u0|video_pixel_buffer_dma_0|slave_readdata~25, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[15] , u0|video_pixel_buffer_dma_0|slave_readdata[15], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][15] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][15], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~12 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~12, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][15]~feeder , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][15]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][15] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][15], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[15]~12 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[15]~12, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[15] , u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[15], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[15]~feeder , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[15]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[15] , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[15], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[15] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[15], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[15]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[15]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[15] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[15], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~19 , u0|video_character_buffer_with_dma_0|control_reg~19, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[15] , u0|video_character_buffer_with_dma_0|control_reg[15], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~14 , u0|video_character_buffer_with_dma_0|ctrl_readdata~14, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[15] , u0|video_character_buffer_with_dma_0|ctrl_readdata[15], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][15] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][15], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~12 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~12, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][15] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][15], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[15]~12 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[15]~12, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[15] , u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[15], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[15] , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[15], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[15]~53 , u0|mm_interconnect_0|rsp_mux_001|src_data[15]~53, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[15]~55 , u0|mm_interconnect_0|rsp_mux_001|src_data[15]~55, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[15] , u0|nios2_gen2_0|cpu|d_readdata_d1[15], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[15]~24 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[15]~24, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_st_data[15]~12 , u0|nios2_gen2_0|cpu|M_dc_st_data[15]~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[15] , u0|nios2_gen2_0|cpu|A_dc_st_data[15], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[15]~25 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[15]~25, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[24]~30 , u0|nios2_gen2_0|cpu|E_src2[24]~30, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[24]~135 , u0|nios2_gen2_0|cpu|D_src2_reg[24]~135, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[24] , u0|nios2_gen2_0|cpu|E_src2[24], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[24]~30 , u0|nios2_gen2_0|cpu|E_logic_result[24]~30, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[24]~6 , u0|nios2_gen2_0|cpu|E_alu_result[24]~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~14 , u0|nios2_gen2_0|cpu|Add8~14, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[23]~31 , u0|nios2_gen2_0|cpu|E_src2[23]~31, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[23]~31 , u0|nios2_gen2_0|cpu|E_logic_result[23]~31, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[23]~7 , u0|nios2_gen2_0|cpu|E_alu_result[23]~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[23] , u0|nios2_gen2_0|cpu|E_alu_result[23], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[23]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[23]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[23] , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[23], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[23]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[23]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[23] , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[23], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][23] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][23], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address~25 , u0|video_pixel_buffer_dma_0|buffer_start_address~25, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address[23] , u0|video_pixel_buffer_dma_0|buffer_start_address[23], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[23]~124 , u0|nios2_gen2_0|cpu|D_src2_reg[23]~124, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[23] , u0|nios2_gen2_0|cpu|E_src2_reg[23], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[23]~15 , u0|nios2_gen2_0|cpu|E_st_data[23]~15, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[23] , u0|nios2_gen2_0|cpu|M_st_data[23], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[23] , u0|nios2_gen2_0|cpu|A_st_data[23], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[23]~23 , u0|nios2_gen2_0|cpu|d_writedata[23]~23, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][25] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][25], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|ShiftLeft2~8 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|ShiftLeft2~8, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[26] , u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[26], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[26]~feeder , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[26]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[26] , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[26], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~3 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[26]~13 , u0|mm_interconnect_0|rsp_mux_001|src_data[26]~13, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|ShiftLeft2~2 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|ShiftLeft2~2, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[26] , u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[26], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[26]~feeder , u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[26]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[26] , u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[26], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][26] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][26], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[26] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[26], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[26] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[26], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~10 , u0|video_character_buffer_with_dma_0|control_reg~10, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[35] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[35], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[35]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[35]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[35] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[35], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[28]~11 , u0|video_character_buffer_with_dma_0|control_reg[28]~11, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[26] , u0|video_character_buffer_with_dma_0|control_reg[26], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~5 , u0|video_character_buffer_with_dma_0|ctrl_readdata~5, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[26] , u0|video_character_buffer_with_dma_0|ctrl_readdata[26], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~3 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~3, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][26] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][26], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[26]~3 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[26]~3, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[26] , u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[26], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[26]~feeder , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[26]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[26] , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[26], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[26]~14 , u0|mm_interconnect_0|rsp_mux_001|src_data[26]~14, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][26] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][26], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[26] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[26], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[26]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[26]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[26] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[26], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address~22 , u0|video_pixel_buffer_dma_0|back_buf_start_address~22, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[35] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[35], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[35]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[35]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[35] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[35], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address[25]~23 , u0|video_pixel_buffer_dma_0|back_buf_start_address[25]~23, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address[26] , u0|video_pixel_buffer_dma_0|back_buf_start_address[26], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address~20 , u0|video_pixel_buffer_dma_0|buffer_start_address~20, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address[26] , u0|video_pixel_buffer_dma_0|buffer_start_address[26], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata~15 , u0|video_pixel_buffer_dma_0|slave_readdata~15, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[26] , u0|video_pixel_buffer_dma_0|slave_readdata[26], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~3 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~3, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][26]~feeder , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][26]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][26] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][26], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[26]~3 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[26]~3, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[26] , u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[26], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[26]~feeder , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[26]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[26] , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[26], vga, 1
instance = comp, \DRAM_DQ[26]~input , DRAM_DQ[26]~input, vga, 1
instance = comp, \u0|sdram_controller_0|za_data[26] , u0|sdram_controller_0|za_data[26], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~186feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~186feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~186 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~186, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~250 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~250, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~218feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~218feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~218 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~218, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~154 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~154, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~271 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~271, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~272 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~272, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~58 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~58, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~26 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~26, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~273 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~273, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~122 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~122, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~90 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~90, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~274 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~274, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~275 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~275, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[26] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[26], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[26]~feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[26]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[26] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[26], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[26] , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[26], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[26]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[26]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[26] , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[26], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[26]~15 , u0|mm_interconnect_0|rsp_mux_001|src_data[26]~15, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[26]~16 , u0|mm_interconnect_0|rsp_mux_001|src_data[26]~16, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[26] , u0|nios2_gen2_0|cpu|d_readdata_d1[26], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[2]~1 , u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[2]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[26] , u0|nios2_gen2_0|cpu|A_slow_inst_result[26], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[10]~20 , u0|nios2_gen2_0|cpu|M_rot_prestep2[10]~20, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[10] , u0|nios2_gen2_0|cpu|M_rot_prestep2[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[2] , u0|nios2_gen2_0|cpu|M_rot_prestep2[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~17 , u0|nios2_gen2_0|cpu|A_shift_rot_result~17, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_mask[2]~0 , u0|nios2_gen2_0|cpu|E_rot_mask[2]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_mask[2] , u0|nios2_gen2_0|cpu|M_rot_mask[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~18 , u0|nios2_gen2_0|cpu|A_shift_rot_result~18, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_prestep1[18]~12 , u0|nios2_gen2_0|cpu|E_rot_prestep1[18]~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[18]~23 , u0|nios2_gen2_0|cpu|M_rot_prestep2[18]~23, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[14]~4 , u0|nios2_gen2_0|cpu|M_rot_prestep2[14]~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[18] , u0|nios2_gen2_0|cpu|M_rot_prestep2[18], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_prestep1[24]~1 , u0|nios2_gen2_0|cpu|E_rot_prestep1[24]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[26]~22 , u0|nios2_gen2_0|cpu|M_rot_prestep2[26]~22, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_prestep1[20]~3 , u0|nios2_gen2_0|cpu|E_rot_prestep1[20]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[22]~7 , u0|nios2_gen2_0|cpu|M_rot_prestep2[22]~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[26] , u0|nios2_gen2_0|cpu|M_rot_prestep2[26], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~16 , u0|nios2_gen2_0|cpu|A_shift_rot_result~16, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~19 , u0|nios2_gen2_0|cpu|A_shift_rot_result~19, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[26] , u0|nios2_gen2_0|cpu|A_shift_rot_result[26], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[27]~27 , u0|nios2_gen2_0|cpu|E_src2[27]~27, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[27] , u0|nios2_gen2_0|cpu|M_alu_result[27], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[19]~19 , u0|nios2_gen2_0|cpu|M_rot_prestep2[19]~19, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[15]~31 , u0|nios2_gen2_0|cpu|M_rot_prestep2[15]~31, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[19] , u0|nios2_gen2_0|cpu|M_rot_prestep2[19], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~12 , u0|nios2_gen2_0|cpu|A_shift_rot_result~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[11]~16 , u0|nios2_gen2_0|cpu|M_rot_prestep2[11]~16, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[7]~28 , u0|nios2_gen2_0|cpu|M_rot_prestep2[7]~28, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[11] , u0|nios2_gen2_0|cpu|M_rot_prestep2[11], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[3]~17 , u0|nios2_gen2_0|cpu|M_rot_prestep2[3]~17, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[31]~29 , u0|nios2_gen2_0|cpu|M_rot_prestep2[31]~29, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[3] , u0|nios2_gen2_0|cpu|M_rot_prestep2[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~13 , u0|nios2_gen2_0|cpu|A_shift_rot_result~13, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_mask[3]~3 , u0|nios2_gen2_0|cpu|E_rot_mask[3]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_mask[3] , u0|nios2_gen2_0|cpu|M_rot_mask[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~14 , u0|nios2_gen2_0|cpu|A_shift_rot_result~14, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~15 , u0|nios2_gen2_0|cpu|A_shift_rot_result~15, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[27] , u0|nios2_gen2_0|cpu|A_shift_rot_result[27], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~15 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~15, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|ShiftLeft2~12 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|ShiftLeft2~12, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[27] , u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[27], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[27] , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[27], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[27]~66 , u0|mm_interconnect_0|rsp_mux_001|src_data[27]~66, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address~27 , u0|video_pixel_buffer_dma_0|buffer_start_address~27, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address[27] , u0|video_pixel_buffer_dma_0|buffer_start_address[27], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[27]~128 , u0|nios2_gen2_0|cpu|D_src2_reg[27]~128, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[27] , u0|nios2_gen2_0|cpu|E_src2_reg[27], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[27]~19 , u0|nios2_gen2_0|cpu|E_st_data[27]~19, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[27] , u0|nios2_gen2_0|cpu|M_st_data[27], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[27] , u0|nios2_gen2_0|cpu|A_st_data[27], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[27]~27 , u0|nios2_gen2_0|cpu|d_writedata[27]~27, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[12]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[12]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[12] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_st_data[26]~2 , u0|nios2_gen2_0|cpu|M_dc_st_data[26]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[26] , u0|nios2_gen2_0|cpu|A_dc_st_data[26], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[31]~4 , u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[31]~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[26]~4 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[26]~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[26]~5 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[26]~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_st_data[27]~16 , u0|nios2_gen2_0|cpu|M_dc_st_data[27]~16, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[27] , u0|nios2_gen2_0|cpu|A_dc_st_data[27], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[27]~32 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[27]~32, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[27]~33 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[27]~33, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|ShiftLeft2~8 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|ShiftLeft2~8, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[28] , u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[28], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[28]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[28] , u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[28], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[28]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[28] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[28], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[28]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[28] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[28], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~33 , u0|video_character_buffer_with_dma_0|control_reg~33, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[28] , u0|video_character_buffer_with_dma_0|control_reg[28], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~28 , u0|video_character_buffer_with_dma_0|ctrl_readdata~28, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[28] , u0|video_character_buffer_with_dma_0|ctrl_readdata[28], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][28] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][28], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~26 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~26, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][28]~feeder , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][28]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][28] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][28], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[28]~26 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[28]~26, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[28] , u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[28], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[28]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[28] , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[28], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[28]~109 , u0|mm_interconnect_0|rsp_mux_001|src_data[28]~109, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][28] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][28], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address~32 , u0|video_pixel_buffer_dma_0|buffer_start_address~32, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address[28] , u0|video_pixel_buffer_dma_0|buffer_start_address[28], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[28]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[28] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[28], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[28]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[28] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[28], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address~35 , u0|video_pixel_buffer_dma_0|back_buf_start_address~35, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address[28] , u0|video_pixel_buffer_dma_0|back_buf_start_address[28], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata~33 , u0|video_pixel_buffer_dma_0|slave_readdata~33, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[28] , u0|video_pixel_buffer_dma_0|slave_readdata[28], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~26 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~26, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][28]~feeder , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][28]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][28] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][28], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[28]~26 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[28]~26, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[28] , u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[28], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[28]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[28] , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[28], vga, 1
instance = comp, \DRAM_DQ[28]~input , DRAM_DQ[28]~input, vga, 1
instance = comp, \u0|sdram_controller_0|za_data[28] , u0|sdram_controller_0|za_data[28], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~124feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~124feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~124 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~124, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~28 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~28, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~60 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~60, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~388 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~388, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~92 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~92, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~389 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~389, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~188feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~188feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~188 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~188, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~220 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~220, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~156 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~156, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~386 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~386, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~252 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~252, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~387 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~387, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~390 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~390, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[28] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[28], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[28]~feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[28]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[28] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[28], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[28]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[28] , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[28], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[28]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[28] , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[28], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[28]~110 , u0|mm_interconnect_0|rsp_mux_001|src_data[28]~110, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|ShiftLeft2~15 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|ShiftLeft2~15, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[28] , u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[28], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[28]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[28] , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[28], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~2 , u0|mm_interconnect_0|cmd_mux_006|src_payload~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[3] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~5 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~71 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~71, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~72 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~72, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~13 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~13, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~69 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~69, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~70 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~70, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~65 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~65, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~66 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~66, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~21 , u0|mm_interconnect_0|cmd_mux_006|src_payload~21, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[6] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~20 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~20, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~27 , u0|mm_interconnect_0|cmd_mux_006|src_payload~27, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[7] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~26 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~26, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[24] , u0|nios2_gen2_0|cpu|A_st_data[24], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[24]~24 , u0|nios2_gen2_0|cpu|d_writedata[24]~24, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[14]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[14]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[14] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[14], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[15]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[15]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[15] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[15], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[16]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[16]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[16] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[16], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_st_data[21]~18 , u0|nios2_gen2_0|cpu|M_dc_st_data[21]~18, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[21] , u0|nios2_gen2_0|cpu|A_dc_st_data[21], vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11, vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13, vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15, vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17, vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[21]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[21]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[21] , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[21], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[21]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[21]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[21] , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[21], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[21]~76 , u0|mm_interconnect_0|rsp_mux_001|src_data[21]~76, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address~29 , u0|video_pixel_buffer_dma_0|buffer_start_address~29, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address[21] , u0|video_pixel_buffer_dma_0|buffer_start_address[21], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[21]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[21]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[21] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[21], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[21]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[21]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[21] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[21], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address~32 , u0|video_pixel_buffer_dma_0|back_buf_start_address~32, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address[21] , u0|video_pixel_buffer_dma_0|back_buf_start_address[21], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[21]~6 , u0|video_pixel_buffer_dma_0|slave_readdata[21]~6, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[21] , u0|video_pixel_buffer_dma_0|slave_readdata[21], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][21] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][21], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~18 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~18, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][21] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][21], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[21]~18 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[21]~18, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[21] , u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[21], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[21]~feeder , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[21]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[21] , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[21], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[21] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[21], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[21]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[21]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[21] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[21], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~25 , u0|video_character_buffer_with_dma_0|control_reg~25, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[21] , u0|video_character_buffer_with_dma_0|control_reg[21], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~20 , u0|video_character_buffer_with_dma_0|ctrl_readdata~20, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[21] , u0|video_character_buffer_with_dma_0|ctrl_readdata[21], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][21] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][21], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~18 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~18, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][21] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][21], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[21]~18 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[21]~18, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[21] , u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[21], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[21]~feeder , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[21]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[21] , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[21], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[21] , u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[21], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[21] , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[21], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[21]~74 , u0|mm_interconnect_0|rsp_mux_001|src_data[21]~74, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~10 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~10, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[21] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[21], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_data[21]~10 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_data[21]~10, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[21] , u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[21], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[21] , u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[21], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~11 , u0|mm_interconnect_0|rsp_mux_001|src_payload~11, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[21]~75 , u0|mm_interconnect_0|rsp_mux_001|src_data[21]~75, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[21]~77 , u0|mm_interconnect_0|rsp_mux_001|src_data[21]~77, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[21] , u0|nios2_gen2_0|cpu|d_readdata_d1[21], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[21]~36 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[21]~36, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[21]~37 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[21]~37, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[22] , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[22], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[22]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[22]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[22] , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[22], vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19, vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[22]~72 , u0|mm_interconnect_0|rsp_mux_001|src_data[22]~72, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[22]~123 , u0|nios2_gen2_0|cpu|D_src2_reg[22]~123, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[22] , u0|nios2_gen2_0|cpu|E_src2_reg[22], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[22]~14 , u0|nios2_gen2_0|cpu|E_st_data[22]~14, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[22] , u0|nios2_gen2_0|cpu|M_st_data[22], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[22] , u0|nios2_gen2_0|cpu|A_st_data[22], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[22]~22 , u0|nios2_gen2_0|cpu|d_writedata[22]~22, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_st_data[23]~13 , u0|nios2_gen2_0|cpu|M_dc_st_data[23]~13, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[23] , u0|nios2_gen2_0|cpu|A_dc_st_data[23], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[23]~26 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[23]~26, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[23]~27 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[23]~27, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[2]~0 , u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[2]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|nios_system_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_gen2_0|cpu|nios_system_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[18]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[18]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[18] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[18], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[19]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[19]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[19] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[19], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[20]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[20]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[20] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[20], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[21]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[21]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[21] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[21], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[22]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[22]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[22] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[22], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[23]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[23]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[23] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[23], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_st_data[29]~23 , u0|nios2_gen2_0|cpu|M_dc_st_data[29]~23, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[29] , u0|nios2_gen2_0|cpu|A_dc_st_data[29], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[29] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[29], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[29]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[29]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[29] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[29], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address~34 , u0|video_pixel_buffer_dma_0|back_buf_start_address~34, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address[29] , u0|video_pixel_buffer_dma_0|back_buf_start_address[29], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address~31 , u0|video_pixel_buffer_dma_0|buffer_start_address~31, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address[29] , u0|video_pixel_buffer_dma_0|buffer_start_address[29], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata~31 , u0|video_pixel_buffer_dma_0|slave_readdata~31, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[29] , u0|video_pixel_buffer_dma_0|slave_readdata[29], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][29] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][29], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~24 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~24, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][29]~feeder , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][29]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][29] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][29], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[29]~24 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[29]~24, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[29] , u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[29], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[29]~feeder , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[29]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[29] , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[29], vga, 1
instance = comp, \DRAM_DQ[29]~input , DRAM_DQ[29]~input, vga, 1
instance = comp, \u0|sdram_controller_0|za_data[29] , u0|sdram_controller_0|za_data[29], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~125feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~125feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~125 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~125, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~93 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~93, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~61feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~61feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~61 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~61, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~29 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~29, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~378 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~378, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~379 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~379, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~189feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~189feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~189 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~189, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~221feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~221feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~221 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~221, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~157 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~157, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~376 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~376, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~253 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~253, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~377 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~377, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~380 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~380, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[29] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[29], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[29] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[29], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[29]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[29]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[29] , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[29], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[29]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[29]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[29] , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[29], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[29]~102 , u0|mm_interconnect_0|rsp_mux_001|src_data[29]~102, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][29] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][29], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[29] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[29], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[29]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[29]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[29] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[29], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~31 , u0|video_character_buffer_with_dma_0|control_reg~31, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[29] , u0|video_character_buffer_with_dma_0|control_reg[29], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~26 , u0|video_character_buffer_with_dma_0|ctrl_readdata~26, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[29] , u0|video_character_buffer_with_dma_0|ctrl_readdata[29], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~24 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~24, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][29]~feeder , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][29]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][29] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][29], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[29]~24 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[29]~24, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[29] , u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[29], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[29] , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[29], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|ShiftLeft2~7 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|ShiftLeft2~7, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[29] , u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[29], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[29] , u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[29], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[29]~101 , u0|mm_interconnect_0|rsp_mux_001|src_data[29]~101, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~6 , u0|mm_interconnect_0|cmd_mux_006|src_payload~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[25] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[25], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~5 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~5, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~8 , u0|mm_interconnect_0|cmd_mux_006|src_payload~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[26] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[26], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~7 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~7, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~7 , u0|mm_interconnect_0|cmd_mux_006|src_payload~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[27] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[27], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~6 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~6, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~13 , u0|mm_interconnect_0|cmd_mux_006|src_payload~13, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[28] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[28], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~12 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~12, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~15 , u0|mm_interconnect_0|cmd_mux_006|src_payload~15, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[29] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[29], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~6 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~14 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~14, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[30]~24 , u0|nios2_gen2_0|cpu|E_logic_result[30]~24, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[30] , u0|nios2_gen2_0|cpu|E_alu_result[30], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[30] , u0|nios2_gen2_0|cpu|M_alu_result[30], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_st_data[30]~21 , u0|nios2_gen2_0|cpu|M_dc_st_data[30]~21, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[30] , u0|nios2_gen2_0|cpu|A_dc_st_data[30], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[30]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[30]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[30] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[30], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[30]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[30]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[30] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[30], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~29 , u0|video_character_buffer_with_dma_0|control_reg~29, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[30] , u0|video_character_buffer_with_dma_0|control_reg[30], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~24 , u0|video_character_buffer_with_dma_0|ctrl_readdata~24, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[30] , u0|video_character_buffer_with_dma_0|ctrl_readdata[30], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][30] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][30], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~22 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~22, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][30] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][30], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[30]~22 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[30]~22, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[30] , u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[30], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[30]~feeder , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[30]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[30] , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[30], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][6] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][6], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[6]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[6]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[6] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[6], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[6] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[6], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[30] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[30], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[30]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[30]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[30] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[30], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~20 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~20, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[22] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[22], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[22]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[22]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[22] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[22], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[22]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[22]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[22] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[22], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~13 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~13, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[14] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[14], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[14]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[14]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[14] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[14], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[14]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[14]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[14] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[14], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~6 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~6, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[6] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[6], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[6]~19 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[6]~19, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|Add2~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|Add2~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[1] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[1], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[10]~2 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[10]~2, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[2] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[2], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[11]~3 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[11]~3, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[3] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[3], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[12]~4 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[12]~4, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[40]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[40]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[40] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[40], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[40]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[40]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[40] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[40], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[4] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[4], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[13]~5 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[13]~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field[0]~0 , u0|nios2_gen2_0|cpu|d_address_line_field[0]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_line[0]~feeder , u0|nios2_gen2_0|cpu|A_dc_wb_line[0]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_line[0] , u0|nios2_gen2_0|cpu|A_dc_wb_line[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field[0] , u0|nios2_gen2_0|cpu|d_address_line_field[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[41] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[41], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[5] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[5], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[14]~6 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[14]~6, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[42] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[42], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[6] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[6], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[15]~7 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[15]~7, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[7] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[7], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[16]~8 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[16]~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field[3]~3 , u0|nios2_gen2_0|cpu|d_address_line_field[3]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_line[3]~feeder , u0|nios2_gen2_0|cpu|A_dc_wb_line[3]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_line[3] , u0|nios2_gen2_0|cpu|A_dc_wb_line[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field[3] , u0|nios2_gen2_0|cpu|d_address_line_field[3], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[44] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[44], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[8] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[8], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[17]~9 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[17]~9, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[45] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[45], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[9] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[9], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[18]~10 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[18]~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field[5]~5 , u0|nios2_gen2_0|cpu|d_address_line_field[5]~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_line[5]~feeder , u0|nios2_gen2_0|cpu|A_dc_wb_line[5]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_line[5] , u0|nios2_gen2_0|cpu|A_dc_wb_line[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field[5] , u0|nios2_gen2_0|cpu|d_address_line_field[5], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[46]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[46]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[46] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[46], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[10] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[10], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[19]~11 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[19]~11, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[47]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[47]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[47] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[47], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[11] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[11], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[20]~12 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[20]~12, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[48]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[48]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[48] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[48], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[12] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[12], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[21]~13 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[21]~13, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|Char_Buffer_Memory|auto_generated|ram_block1a6 , u0|video_character_buffer_with_dma_0|Char_Buffer_Memory|auto_generated|ram_block1a6, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|buf_readdata~5 , u0|video_character_buffer_with_dma_0|buf_readdata~5, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|buf_readdata[3]~1 , u0|video_character_buffer_with_dma_0|buf_readdata[3]~1, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|buf_readdata[6] , u0|video_character_buffer_with_dma_0|buf_readdata[6], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem~4 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem~4, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|comb~1 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|comb~1, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|read~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|read~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|always0~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|always0~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][6] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][6], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|out_data[6]~4 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|out_data[6]~4, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|ShiftLeft2~6 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|ShiftLeft2~6, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[30] , u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[30], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[30] , u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[30], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[30]~93 , u0|mm_interconnect_0|rsp_mux_001|src_data[30]~93, vga, 1
instance = comp, \DRAM_DQ[30]~input , DRAM_DQ[30]~input, vga, 1
instance = comp, \u0|sdram_controller_0|za_data[30] , u0|sdram_controller_0|za_data[30], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~126feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~126feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~126 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~126, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~94 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~94, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~62feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~62feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~62 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~62, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~30 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~30, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~368 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~368, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~369 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~369, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~190feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~190feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~190 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~190, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~222 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~222, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~158 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~158, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~366 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~366, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~254 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~254, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~367 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~367, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~370 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~370, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[30] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[30], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[30]~feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[30]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[30] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[30], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[30]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[30]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[30] , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[30], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[30]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[30]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[30] , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[30], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[30] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[30], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[30]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[30]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[30] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[30], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address~33 , u0|video_pixel_buffer_dma_0|back_buf_start_address~33, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address[30] , u0|video_pixel_buffer_dma_0|back_buf_start_address[30], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address~30 , u0|video_pixel_buffer_dma_0|buffer_start_address~30, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address[30] , u0|video_pixel_buffer_dma_0|buffer_start_address[30], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata~29 , u0|video_pixel_buffer_dma_0|slave_readdata~29, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[30] , u0|video_pixel_buffer_dma_0|slave_readdata[30], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][30] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][30], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~22 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~22, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][30]~feeder , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][30]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][30] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][30], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[30]~22 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[30]~22, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[30] , u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[30], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[30]~feeder , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[30]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[30] , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[30], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[30]~94 , u0|mm_interconnect_0|rsp_mux_001|src_data[30]~94, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|ShiftLeft2~13 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|ShiftLeft2~13, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[30] , u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[30], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[30]~feeder , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[30]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[30] , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[30], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~17 , u0|mm_interconnect_0|cmd_mux_006|src_payload~17, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[31] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[31], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~16 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~16, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[35] , u0|mm_interconnect_0|cmd_mux_006|src_data[35], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[3] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~1 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~21 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~21, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]~feeder , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[30]~92 , u0|mm_interconnect_0|rsp_mux_001|src_data[30]~92, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[30]~95 , u0|mm_interconnect_0|rsp_mux_001|src_data[30]~95, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[30] , u0|nios2_gen2_0|cpu|d_readdata_d1[30], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[30] , u0|nios2_gen2_0|cpu|A_st_data[30], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[30]~42 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[30]~42, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[30]~43 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[30]~43, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[31]~30 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[31]~30, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_st_data[31]~15 , u0|nios2_gen2_0|cpu|M_dc_st_data[31]~15, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[31] , u0|nios2_gen2_0|cpu|A_dc_st_data[31], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[31]~31 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[31]~31, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[3]~2 , u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[3]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|nios_system_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8 , u0|nios2_gen2_0|cpu|nios_system_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[30]~39 , u0|nios2_gen2_0|cpu|M_inst_result[30]~39, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[30] , u0|nios2_gen2_0|cpu|A_inst_result[30], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[14]~feeder , u0|nios2_gen2_0|cpu|A_mul_cell_p3[14]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[14] , u0|nios2_gen2_0|cpu|A_mul_cell_p3[14], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[0]~16 , u0|nios2_gen2_0|cpu|A_mul_s1[0]~16, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[1]~18 , u0|nios2_gen2_0|cpu|A_mul_s1[1]~18, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[2]~20 , u0|nios2_gen2_0|cpu|A_mul_s1[2]~20, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[3]~22 , u0|nios2_gen2_0|cpu|A_mul_s1[3]~22, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[4]~24 , u0|nios2_gen2_0|cpu|A_mul_s1[4]~24, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[5]~26 , u0|nios2_gen2_0|cpu|A_mul_s1[5]~26, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[6]~28 , u0|nios2_gen2_0|cpu|A_mul_s1[6]~28, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[7]~30 , u0|nios2_gen2_0|cpu|A_mul_s1[7]~30, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[8]~32 , u0|nios2_gen2_0|cpu|A_mul_s1[8]~32, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[9]~34 , u0|nios2_gen2_0|cpu|A_mul_s1[9]~34, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[10]~36 , u0|nios2_gen2_0|cpu|A_mul_s1[10]~36, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[11]~38 , u0|nios2_gen2_0|cpu|A_mul_s1[11]~38, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[12]~40 , u0|nios2_gen2_0|cpu|A_mul_s1[12]~40, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[13]~42 , u0|nios2_gen2_0|cpu|A_mul_s1[13]~42, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[14]~44 , u0|nios2_gen2_0|cpu|A_mul_s1[14]~44, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[14] , u0|nios2_gen2_0|cpu|A_mul_s1[14], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[13] , u0|nios2_gen2_0|cpu|A_mul_cell_p3[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[13] , u0|nios2_gen2_0|cpu|A_mul_s1[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[12]~feeder , u0|nios2_gen2_0|cpu|A_mul_cell_p3[12]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[12] , u0|nios2_gen2_0|cpu|A_mul_cell_p3[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[12] , u0|nios2_gen2_0|cpu|A_mul_s1[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[11]~feeder , u0|nios2_gen2_0|cpu|A_mul_cell_p3[11]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[11] , u0|nios2_gen2_0|cpu|A_mul_cell_p3[11], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[11] , u0|nios2_gen2_0|cpu|A_mul_s1[11], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[10] , u0|nios2_gen2_0|cpu|A_mul_cell_p3[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[9] , u0|nios2_gen2_0|cpu|A_mul_s1[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[9] , u0|nios2_gen2_0|cpu|A_mul_cell_p3[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[8] , u0|nios2_gen2_0|cpu|A_mul_s1[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[8] , u0|nios2_gen2_0|cpu|A_mul_cell_p3[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[7]~feeder , u0|nios2_gen2_0|cpu|A_mul_cell_p3[7]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[7] , u0|nios2_gen2_0|cpu|A_mul_cell_p3[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[7] , u0|nios2_gen2_0|cpu|A_mul_s1[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[6]~feeder , u0|nios2_gen2_0|cpu|A_mul_cell_p3[6]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[6] , u0|nios2_gen2_0|cpu|A_mul_cell_p3[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[6] , u0|nios2_gen2_0|cpu|A_mul_s1[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[5] , u0|nios2_gen2_0|cpu|A_mul_s1[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[5] , u0|nios2_gen2_0|cpu|A_mul_cell_p3[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[4] , u0|nios2_gen2_0|cpu|A_mul_s1[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[4] , u0|nios2_gen2_0|cpu|A_mul_cell_p3[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[3] , u0|nios2_gen2_0|cpu|A_mul_s1[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[3]~feeder , u0|nios2_gen2_0|cpu|A_mul_cell_p3[3]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[3] , u0|nios2_gen2_0|cpu|A_mul_cell_p3[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[2] , u0|nios2_gen2_0|cpu|A_mul_s1[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[2]~feeder , u0|nios2_gen2_0|cpu|A_mul_cell_p3[2]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[2] , u0|nios2_gen2_0|cpu|A_mul_cell_p3[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[1] , u0|nios2_gen2_0|cpu|A_mul_cell_p3[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[0] , u0|nios2_gen2_0|cpu|A_mul_cell_p3[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[0] , u0|nios2_gen2_0|cpu|A_mul_s1[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~0 , u0|nios2_gen2_0|cpu|Add12~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~2 , u0|nios2_gen2_0|cpu|Add12~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~4 , u0|nios2_gen2_0|cpu|Add12~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~6 , u0|nios2_gen2_0|cpu|Add12~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~8 , u0|nios2_gen2_0|cpu|Add12~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~10 , u0|nios2_gen2_0|cpu|Add12~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~12 , u0|nios2_gen2_0|cpu|Add12~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~14 , u0|nios2_gen2_0|cpu|Add12~14, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~16 , u0|nios2_gen2_0|cpu|Add12~16, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~18 , u0|nios2_gen2_0|cpu|Add12~18, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~20 , u0|nios2_gen2_0|cpu|Add12~20, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~22 , u0|nios2_gen2_0|cpu|Add12~22, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~24 , u0|nios2_gen2_0|cpu|Add12~24, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~26 , u0|nios2_gen2_0|cpu|Add12~26, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~28 , u0|nios2_gen2_0|cpu|Add12~28, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[30]~105 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[30]~105, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[6]~6 , u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[6]~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[30] , u0|nios2_gen2_0|cpu|A_slow_inst_result[30], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[22] , u0|nios2_gen2_0|cpu|M_rot_prestep2[22], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~120 , u0|nios2_gen2_0|cpu|A_shift_rot_result~120, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[14] , u0|nios2_gen2_0|cpu|M_rot_prestep2[14], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~121 , u0|nios2_gen2_0|cpu|A_shift_rot_result~121, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_mask[6]~5 , u0|nios2_gen2_0|cpu|E_rot_mask[6]~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_mask[6] , u0|nios2_gen2_0|cpu|M_rot_mask[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~122 , u0|nios2_gen2_0|cpu|A_shift_rot_result~122, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~123 , u0|nios2_gen2_0|cpu|A_shift_rot_result~123, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[30] , u0|nios2_gen2_0|cpu|A_shift_rot_result[30], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[30]~106 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[30]~106, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[30]~107 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[30]~107, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[30] , u0|nios2_gen2_0|cpu|W_wr_data[30], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[30]~96 , u0|nios2_gen2_0|cpu|D_src2_reg[30]~96, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[29] , u0|nios2_gen2_0|cpu|M_alu_result[29], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[29]~42 , u0|nios2_gen2_0|cpu|M_inst_result[29]~42, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[29] , u0|nios2_gen2_0|cpu|A_inst_result[29], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~108 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~108, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~124 , u0|nios2_gen2_0|cpu|A_shift_rot_result~124, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~126 , u0|nios2_gen2_0|cpu|A_shift_rot_result~126, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~125 , u0|nios2_gen2_0|cpu|A_shift_rot_result~125, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~127 , u0|nios2_gen2_0|cpu|A_shift_rot_result~127, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[29] , u0|nios2_gen2_0|cpu|A_shift_rot_result[29], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[5]~7 , u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[5]~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[29] , u0|nios2_gen2_0|cpu|A_slow_inst_result[29], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~109 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~109, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~110 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~110, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|nios_system_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_gen2_0|cpu|nios_system_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[30]~97 , u0|nios2_gen2_0|cpu|D_src2_reg[30]~97, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[30]~131 , u0|nios2_gen2_0|cpu|D_src2_reg[30]~131, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[30] , u0|nios2_gen2_0|cpu|E_src2_reg[30], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[30]~22 , u0|nios2_gen2_0|cpu|E_st_data[30]~22, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[30] , u0|nios2_gen2_0|cpu|M_st_data[30], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[30]~30 , u0|nios2_gen2_0|cpu|d_writedata[30]~30, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[25] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[25], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[26]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[26]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[26] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[26], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[27]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[27]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[27] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[27], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[28]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[28]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[28] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[28], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[29]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[29]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[29] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[29], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[30]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[30]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[30] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[30], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[31]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[31]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[31] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[31], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|nios_system_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_gen2_0|cpu|nios_system_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|av_waitrequest , u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|av_waitrequest, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata , u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[6]~32 , u0|nios2_gen2_0|cpu|d_writedata[6]~32, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[6]~33 , u0|nios2_gen2_0|cpu|d_writedata[6]~33, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[30] , u0|nios2_gen2_0|cpu|d_writedata[30], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~16 , u0|mm_interconnect_0|cmd_mux_006|src_payload~16, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[30] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[30], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~15 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~15, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~23 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~23, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29]~feeder , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|ShiftLeft2~14 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|ShiftLeft2~14, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[29]~feeder , u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[29]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[29] , u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[29], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[29]~feeder , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[29]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[29] , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[29], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[29]~100 , u0|mm_interconnect_0|rsp_mux_001|src_data[29]~100, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[29]~103 , u0|mm_interconnect_0|rsp_mux_001|src_data[29]~103, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[29] , u0|nios2_gen2_0|cpu|d_readdata_d1[29], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[29]~46 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[29]~46, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[29]~47 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[29]~47, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[24]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[24]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[24] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[24], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[22] , u0|nios2_gen2_0|cpu|d_writedata[22], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[22] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[22], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[22]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[22]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[22] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[22], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~24 , u0|video_character_buffer_with_dma_0|control_reg~24, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[22] , u0|video_character_buffer_with_dma_0|control_reg[22], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~19 , u0|video_character_buffer_with_dma_0|ctrl_readdata~19, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[22] , u0|video_character_buffer_with_dma_0|ctrl_readdata[22], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][22] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][22], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~17 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~17, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][22]~feeder , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][22]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][22] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][22], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[22]~17 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[22]~17, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[22] , u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[22], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[22]~feeder , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[22]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[22] , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[22], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[22] , u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[22], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[22] , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[22], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[22]~70 , u0|mm_interconnect_0|rsp_mux_001|src_data[22]~70, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~9 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~9, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[22] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[22], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_data[22]~9 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_data[22]~9, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[22] , u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[22], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[22] , u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[22], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~10 , u0|mm_interconnect_0|rsp_mux_001|src_payload~10, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[22]~71 , u0|mm_interconnect_0|rsp_mux_001|src_data[22]~71, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address~28 , u0|video_pixel_buffer_dma_0|buffer_start_address~28, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address[22] , u0|video_pixel_buffer_dma_0|buffer_start_address[22], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[22]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[22]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[22] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[22], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[22]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[22]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[22] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[22], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address~31 , u0|video_pixel_buffer_dma_0|back_buf_start_address~31, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address[22] , u0|video_pixel_buffer_dma_0|back_buf_start_address[22], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[22]~4 , u0|video_pixel_buffer_dma_0|slave_readdata[22]~4, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[22] , u0|video_pixel_buffer_dma_0|slave_readdata[22], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][22] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][22], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~17 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~17, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][22]~feeder , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][22]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][22] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][22], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[22]~17 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[22]~17, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[22] , u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[22], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[22] , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[22], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[22]~73 , u0|mm_interconnect_0|rsp_mux_001|src_data[22]~73, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[22] , u0|nios2_gen2_0|cpu|d_readdata_d1[22], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[22]~34 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[22]~34, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_st_data[22]~17 , u0|nios2_gen2_0|cpu|M_dc_st_data[22]~17, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[22] , u0|nios2_gen2_0|cpu|A_dc_st_data[22], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[22]~35 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[22]~35, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[17] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[17], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[24] , u0|nios2_gen2_0|cpu|d_writedata[24], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~9 , u0|mm_interconnect_0|cmd_mux_006|src_payload~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[24] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[24], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~8 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~25 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~25, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~26 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~26, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~42 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~42, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~43 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~43, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~61 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~61, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~62 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~62, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~12 , u0|mm_interconnect_0|cmd_mux_006|src_payload~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[5] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~11 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~3 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~5 , u0|mm_interconnect_0|cmd_mux_006|src_payload~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[4] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~4 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|cfgrom_readdata~0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|cfgrom_readdata~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~2 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~3 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~25 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~25, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]~feeder , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[28]~108 , u0|mm_interconnect_0|rsp_mux_001|src_data[28]~108, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[28]~111 , u0|mm_interconnect_0|rsp_mux_001|src_data[28]~111, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[28] , u0|nios2_gen2_0|cpu|d_readdata_d1[28], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[28] , u0|nios2_gen2_0|cpu|A_st_data[28], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[28]~50 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[28]~50, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_st_data[28]~25 , u0|nios2_gen2_0|cpu|M_dc_st_data[28]~25, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[28] , u0|nios2_gen2_0|cpu|A_dc_st_data[28], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[28]~51 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[28]~51, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[13]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[13]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[13] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[27] , u0|nios2_gen2_0|cpu|d_writedata[27], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[27]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[27]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[27] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[27], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[27]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[27]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[27] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[27], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address~30 , u0|video_pixel_buffer_dma_0|back_buf_start_address~30, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address[27] , u0|video_pixel_buffer_dma_0|back_buf_start_address[27], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[27]~2 , u0|video_pixel_buffer_dma_0|slave_readdata[27]~2, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[27] , u0|video_pixel_buffer_dma_0|slave_readdata[27], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][27] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][27], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~16 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~16, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][27] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][27], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[27]~16 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[27]~16, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[27]~feeder , u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[27]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[27] , u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[27], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[27]~feeder , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[27]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[27] , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[27], vga, 1
instance = comp, \DRAM_DQ[27]~input , DRAM_DQ[27]~input, vga, 1
instance = comp, \u0|sdram_controller_0|za_data[27] , u0|sdram_controller_0|za_data[27], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~59feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~59feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~59 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~59, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~27 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~27, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~338 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~338, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~123 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~123, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~91 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~91, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~339 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~339, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~187feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~187feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~187 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~187, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~219 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~219, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~155 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~155, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~336 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~336, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~251 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~251, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~337 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~337, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~340 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~340, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[27] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[27], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[27] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[27], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[27]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[27]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[27] , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[27], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[27]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[27]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[27] , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[27], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[27]~68 , u0|mm_interconnect_0|rsp_mux_001|src_data[27]~68, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[27]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[27]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[27] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[27], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[27]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[27]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[27] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[27], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~23 , u0|video_character_buffer_with_dma_0|control_reg~23, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[27] , u0|video_character_buffer_with_dma_0|control_reg[27], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~18 , u0|video_character_buffer_with_dma_0|ctrl_readdata~18, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[27] , u0|video_character_buffer_with_dma_0|ctrl_readdata[27], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][27]~feeder , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][27]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][27] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][27], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~16 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~16, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][27] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][27], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[27]~16 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[27]~16, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[27] , u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[27], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[27]~feeder , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[27]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[27] , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[27], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|ShiftLeft2~5 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|ShiftLeft2~5, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[27] , u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[27], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[27]~feeder , u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[27]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[27] , u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[27], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[27]~67 , u0|mm_interconnect_0|rsp_mux_001|src_data[27]~67, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[27]~69 , u0|mm_interconnect_0|rsp_mux_001|src_data[27]~69, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[27] , u0|nios2_gen2_0|cpu|d_readdata_d1[27], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[3]~0 , u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[3]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[27] , u0|nios2_gen2_0|cpu|A_slow_inst_result[27], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[27]~18 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[27]~18, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[27]~24 , u0|nios2_gen2_0|cpu|M_inst_result[27]~24, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[25] , u0|nios2_gen2_0|cpu|E_pc[25], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[24] , u0|nios2_gen2_0|cpu|D_pc[24], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[24] , u0|nios2_gen2_0|cpu|E_pc[24], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[24]~72 , u0|nios2_gen2_0|cpu|M_pc_plus_one[24]~72, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[25]~74 , u0|nios2_gen2_0|cpu|M_pc_plus_one[25]~74, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[25] , u0|nios2_gen2_0|cpu|M_pc_plus_one[25], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[27]~25 , u0|nios2_gen2_0|cpu|M_inst_result[27]~25, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[27] , u0|nios2_gen2_0|cpu|A_inst_result[27], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[27]~19 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[27]~19, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[27]~20 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[27]~20, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[27] , u0|nios2_gen2_0|cpu|W_wr_data[27], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[27]~42 , u0|nios2_gen2_0|cpu|D_src2_reg[27]~42, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[27]~43 , u0|nios2_gen2_0|cpu|D_src2_reg[27]~43, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[27]~132 , u0|nios2_gen2_0|cpu|D_src2_reg[27]~132, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[27] , u0|nios2_gen2_0|cpu|E_src2[27], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[10] , u0|nios2_gen2_0|cpu|A_mul_s1[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[24] , u0|nios2_gen2_0|cpu|M_pc_plus_one[24], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[26]~feeder , u0|nios2_gen2_0|cpu|M_alu_result[26]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[26] , u0|nios2_gen2_0|cpu|M_alu_result[26], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[26]~5 , u0|nios2_gen2_0|cpu|M_inst_result[26]~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[26]~6 , u0|nios2_gen2_0|cpu|M_inst_result[26]~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[26] , u0|nios2_gen2_0|cpu|A_inst_result[26], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[26]~21 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[26]~21, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[26]~22 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[26]~22, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[26]~23 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[26]~23, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[25]~46 , u0|nios2_gen2_0|cpu|D_src2_reg[25]~46, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[25]~47 , u0|nios2_gen2_0|cpu|D_src2_reg[25]~47, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[25]~126 , u0|nios2_gen2_0|cpu|D_src2_reg[25]~126, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[25] , u0|nios2_gen2_0|cpu|E_src2_reg[25], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[25]~17 , u0|nios2_gen2_0|cpu|E_st_data[25]~17, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[25] , u0|nios2_gen2_0|cpu|M_st_data[25], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[25] , u0|nios2_gen2_0|cpu|A_st_data[25], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[25]~25 , u0|nios2_gen2_0|cpu|d_writedata[25]~25, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[25] , u0|nios2_gen2_0|cpu|d_writedata[25], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[25] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[25], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[25]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[25]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[25] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[25], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~15 , u0|video_character_buffer_with_dma_0|control_reg~15, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[25] , u0|video_character_buffer_with_dma_0|control_reg[25], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~9 , u0|video_character_buffer_with_dma_0|ctrl_readdata~9, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[25] , u0|video_character_buffer_with_dma_0|ctrl_readdata[25], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~7 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~7, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][25]~feeder , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][25]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][25] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][25], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[25]~7 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[25]~7, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[25] , u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[25], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[25]~feeder , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[25]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[25] , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[25], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|ShiftLeft2~3 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|ShiftLeft2~3, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[25] , u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[25], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[25] , u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[25], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[25]~31 , u0|mm_interconnect_0|rsp_mux_001|src_data[25]~31, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~7 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|ShiftLeft2~9 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|ShiftLeft2~9, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[25] , u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[25], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[25] , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[25], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[25]~30 , u0|mm_interconnect_0|rsp_mux_001|src_data[25]~30, vga, 1
instance = comp, \DRAM_DQ[25]~input , DRAM_DQ[25]~input, vga, 1
instance = comp, \u0|sdram_controller_0|za_data[25] , u0|sdram_controller_0|za_data[25], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~57 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~57, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~25 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~25, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~293 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~293, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~121feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~121feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~121 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~121, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~89 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~89, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~294 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~294, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~185feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~185feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~185 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~185, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~217feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~217feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~217 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~217, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~153 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~153, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~291 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~291, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~249 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~249, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~292 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~292, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~295 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~295, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[25] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[25], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[25] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[25], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[25]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[25]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[25] , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[25], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[25] , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[25], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address~22 , u0|video_pixel_buffer_dma_0|buffer_start_address~22, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address[25] , u0|video_pixel_buffer_dma_0|buffer_start_address[25], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[25] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[25], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[25]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[25]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[25] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[25], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address~25 , u0|video_pixel_buffer_dma_0|back_buf_start_address~25, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address[25] , u0|video_pixel_buffer_dma_0|back_buf_start_address[25], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata~17 , u0|video_pixel_buffer_dma_0|slave_readdata~17, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[25] , u0|video_pixel_buffer_dma_0|slave_readdata[25], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][25] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][25], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~7 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~7, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][25]~feeder , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][25]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][25] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][25], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[25]~7 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[25]~7, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[25] , u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[25], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[25]~feeder , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[25]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[25] , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[25], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[25]~32 , u0|mm_interconnect_0|rsp_mux_001|src_data[25]~32, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[25]~33 , u0|mm_interconnect_0|rsp_mux_001|src_data[25]~33, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[25] , u0|nios2_gen2_0|cpu|d_readdata_d1[25], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[25]~12 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[25]~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_st_data[25]~6 , u0|nios2_gen2_0|cpu|M_dc_st_data[25]~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[25] , u0|nios2_gen2_0|cpu|A_dc_st_data[25], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[25]~13 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[25]~13, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[11]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[11]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[11] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[11], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[23] , u0|nios2_gen2_0|cpu|d_writedata[23], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[23]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[23]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[23] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[23], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address~28 , u0|video_pixel_buffer_dma_0|back_buf_start_address~28, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address[23] , u0|video_pixel_buffer_dma_0|back_buf_start_address[23], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[23]~0 , u0|video_pixel_buffer_dma_0|slave_readdata[23]~0, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[23] , u0|video_pixel_buffer_dma_0|slave_readdata[23], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~13 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~13, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][23]~feeder , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][23]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][23] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][23], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[23]~13 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[23]~13, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[23] , u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[23], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[23]~feeder , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[23]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[23] , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[23], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[23]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[23]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[23] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[23], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[23]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[23]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[23] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[23], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~20 , u0|video_character_buffer_with_dma_0|control_reg~20, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[23] , u0|video_character_buffer_with_dma_0|control_reg[23], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~15 , u0|video_character_buffer_with_dma_0|ctrl_readdata~15, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[23] , u0|video_character_buffer_with_dma_0|ctrl_readdata[23], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][23] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][23], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~13 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~13, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][23]~feeder , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][23]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][23] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][23], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[23]~13 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[23]~13, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[23] , u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[23], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[23] , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[23], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[23]~57 , u0|mm_interconnect_0|rsp_mux_001|src_data[23]~57, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[23] , u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[23], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[23]~feeder , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[23]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[23] , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[23], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[23]~56 , u0|mm_interconnect_0|rsp_mux_001|src_data[23]~56, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[23]~58 , u0|mm_interconnect_0|rsp_mux_001|src_data[23]~58, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[23] , u0|nios2_gen2_0|cpu|d_readdata_d1[23], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[7]~0 , u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[7]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[23] , u0|nios2_gen2_0|cpu|A_slow_inst_result[23], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[15] , u0|nios2_gen2_0|cpu|M_rot_prestep2[15], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_prestep1[21]~18 , u0|nios2_gen2_0|cpu|E_rot_prestep1[21]~18, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[23]~30 , u0|nios2_gen2_0|cpu|M_rot_prestep2[23]~30, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[23] , u0|nios2_gen2_0|cpu|M_rot_prestep2[23], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~28 , u0|nios2_gen2_0|cpu|A_shift_rot_result~28, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_mask[7]~4 , u0|nios2_gen2_0|cpu|E_rot_mask[7]~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_mask[7] , u0|nios2_gen2_0|cpu|M_rot_mask[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~30 , u0|nios2_gen2_0|cpu|A_shift_rot_result~30, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[7] , u0|nios2_gen2_0|cpu|M_rot_prestep2[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[31] , u0|nios2_gen2_0|cpu|M_rot_prestep2[31], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~29 , u0|nios2_gen2_0|cpu|A_shift_rot_result~29, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~31 , u0|nios2_gen2_0|cpu|A_shift_rot_result~31, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[23] , u0|nios2_gen2_0|cpu|A_shift_rot_result[23], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[23]~feeder , u0|nios2_gen2_0|cpu|M_alu_result[23]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[23] , u0|nios2_gen2_0|cpu|M_alu_result[23], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[23]~26 , u0|nios2_gen2_0|cpu|M_inst_result[23]~26, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[23]~27 , u0|nios2_gen2_0|cpu|M_inst_result[23]~27, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[23] , u0|nios2_gen2_0|cpu|A_inst_result[23], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[23]~30 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[23]~30, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[23]~31 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[23]~31, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[23]~32 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[23]~32, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[23] , u0|nios2_gen2_0|cpu|W_wr_data[23], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[23]~50 , u0|nios2_gen2_0|cpu|D_src2_reg[23]~50, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[23]~51 , u0|nios2_gen2_0|cpu|D_src2_reg[23]~51, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[23]~136 , u0|nios2_gen2_0|cpu|D_src2_reg[23]~136, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[23] , u0|nios2_gen2_0|cpu|E_src2[23], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~15 , u0|nios2_gen2_0|cpu|Add8~15, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~17 , u0|nios2_gen2_0|cpu|Add8~17, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~19 , u0|nios2_gen2_0|cpu|Add8~19, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~20 , u0|nios2_gen2_0|cpu|Add8~20, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~21 , u0|nios2_gen2_0|cpu|Add8~21, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~22 , u0|nios2_gen2_0|cpu|Add8~22, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~62 , u0|nios2_gen2_0|cpu|Add8~62, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~64 , u0|nios2_gen2_0|cpu|Add8~64, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~66 , u0|nios2_gen2_0|cpu|Add8~66, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~68 , u0|nios2_gen2_0|cpu|Add8~68, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~70 , u0|nios2_gen2_0|cpu|Add8~70, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~72 , u0|nios2_gen2_0|cpu|Add8~72, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~74 , u0|nios2_gen2_0|cpu|Add8~74, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~76 , u0|nios2_gen2_0|cpu|Add8~76, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~78 , u0|nios2_gen2_0|cpu|Add8~78, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[24] , u0|nios2_gen2_0|cpu|E_alu_result[24], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[24] , u0|nios2_gen2_0|cpu|M_alu_result[24], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[24] , u0|nios2_gen2_0|cpu|W_wr_data[24], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[24]~48 , u0|nios2_gen2_0|cpu|D_src2_reg[24]~48, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[24]~49 , u0|nios2_gen2_0|cpu|D_src2_reg[24]~49, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[24]~125 , u0|nios2_gen2_0|cpu|D_src2_reg[24]~125, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[24] , u0|nios2_gen2_0|cpu|E_src2_reg[24], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[24]~16 , u0|nios2_gen2_0|cpu|E_st_data[24]~16, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[24] , u0|nios2_gen2_0|cpu|M_st_data[24], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_st_data[24]~10 , u0|nios2_gen2_0|cpu|M_dc_st_data[24]~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[24] , u0|nios2_gen2_0|cpu|A_dc_st_data[24], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~10 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|ShiftLeft2~10 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_rsp_width_adapter|ShiftLeft2~10, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[24] , u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[24], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[24] , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[24], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[24]~48 , u0|mm_interconnect_0|rsp_mux_001|src_data[24]~48, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][24] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][24], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[24]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[24]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[24] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[24], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[24]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[24]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[24] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[24], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address~24 , u0|video_pixel_buffer_dma_0|buffer_start_address~24, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address[24] , u0|video_pixel_buffer_dma_0|buffer_start_address[24], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address~27 , u0|video_pixel_buffer_dma_0|back_buf_start_address~27, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address[24] , u0|video_pixel_buffer_dma_0|back_buf_start_address[24], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|always2~3 , u0|video_pixel_buffer_dma_0|always2~3, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata~24 , u0|video_pixel_buffer_dma_0|slave_readdata~24, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[24] , u0|video_pixel_buffer_dma_0|slave_readdata[24], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~11 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~11, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][24] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][24], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[24]~11 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[24]~11, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[24] , u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[24], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[24]~feeder , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[24]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[24] , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[24], vga, 1
instance = comp, \DRAM_DQ[24]~input , DRAM_DQ[24]~input, vga, 1
instance = comp, \u0|sdram_controller_0|za_data[24] , u0|sdram_controller_0|za_data[24], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~184feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~184feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~184 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~184, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~248 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~248, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~216 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~216, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~152 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~152, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~311 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~311, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~312 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~312, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~120feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~120feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~120 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~120, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~56 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~56, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~24 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~24, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~313 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~313, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~88 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~88, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~314 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~314, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~315 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~315, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[24] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[24], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[24]~feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[24]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[24] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[24], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[24]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[24]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[24] , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[24], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[24] , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[24], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[24]~50 , u0|mm_interconnect_0|rsp_mux_001|src_data[24]~50, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[24] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[24], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[24]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[24]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[24] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[24], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~18 , u0|video_character_buffer_with_dma_0|control_reg~18, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[24] , u0|video_character_buffer_with_dma_0|control_reg[24], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~13 , u0|video_character_buffer_with_dma_0|ctrl_readdata~13, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[24] , u0|video_character_buffer_with_dma_0|ctrl_readdata[24], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][24] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][24], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~11 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~11, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][24] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][24], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[24]~11 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[24]~11, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[24] , u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[24], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[24]~feeder , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[24]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[24] , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[24], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|Char_Buffer_Memory|auto_generated|ram_block1a0 , u0|video_character_buffer_with_dma_0|Char_Buffer_Memory|auto_generated|ram_block1a0, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|buf_readdata~3 , u0|video_character_buffer_with_dma_0|buf_readdata~3, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|buf_readdata[0] , u0|video_character_buffer_with_dma_0|buf_readdata[0], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][0] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][0], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem~2 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem~2, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][0] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][0], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|out_data[0]~2 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|out_data[0]~2, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|ShiftLeft2~4 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|ShiftLeft2~4, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[24] , u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[24], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[24] , u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[24], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[24]~49 , u0|mm_interconnect_0|rsp_mux_001|src_data[24]~49, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[24]~51 , u0|mm_interconnect_0|rsp_mux_001|src_data[24]~51, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[24] , u0|nios2_gen2_0|cpu|d_readdata_d1[24], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[24]~20 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[24]~20, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[24]~21 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[24]~21, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[10] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[14] , u0|nios2_gen2_0|cpu|d_writedata[14], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[14] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[14], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[14]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[14]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[14] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[14], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address~14 , u0|video_pixel_buffer_dma_0|back_buf_start_address~14, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address[14] , u0|video_pixel_buffer_dma_0|back_buf_start_address[14], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata~28 , u0|video_pixel_buffer_dma_0|slave_readdata~28, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[14] , u0|video_pixel_buffer_dma_0|slave_readdata[14], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~21 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~21, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][14] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][14], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[14]~21 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[14]~21, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[14] , u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[14], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[14]~feeder , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[14]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[14] , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[14], vga, 1
instance = comp, \u0|jtag_uart_0|woverflow~0 , u0|jtag_uart_0|woverflow~0, vga, 1
instance = comp, \u0|jtag_uart_0|woverflow~1 , u0|jtag_uart_0|woverflow~1, vga, 1
instance = comp, \u0|jtag_uart_0|woverflow , u0|jtag_uart_0|woverflow, vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[14] , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[14], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[14]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[14]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[14] , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[14], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[14]~90 , u0|mm_interconnect_0|rsp_mux_001|src_data[14]~90, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[14] , u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[14], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[14] , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[14], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[14]~88 , u0|mm_interconnect_0|rsp_mux_001|src_data[14]~88, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][14]~feeder , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][14]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][14] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][14], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[14]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[14]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[14] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[14], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[14]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[14]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[14] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[14], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~28 , u0|video_character_buffer_with_dma_0|control_reg~28, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[14] , u0|video_character_buffer_with_dma_0|control_reg[14], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~23 , u0|video_character_buffer_with_dma_0|ctrl_readdata~23, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[14] , u0|video_character_buffer_with_dma_0|ctrl_readdata[14], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~21 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~21, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][14] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][14], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[14]~21 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[14]~21, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[14] , u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[14], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[14] , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[14], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~13 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~13, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[14] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[14], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_data[14]~13 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_data[14]~13, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[14] , u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[14], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[14] , u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[14], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~12 , u0|mm_interconnect_0|rsp_mux_001|src_payload~12, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[14]~89 , u0|mm_interconnect_0|rsp_mux_001|src_data[14]~89, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[14]~91 , u0|mm_interconnect_0|rsp_mux_001|src_data[14]~91, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[14] , u0|nios2_gen2_0|cpu|d_readdata_d1[14], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[14]~44 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[14]~44, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[14]~45 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[14]~45, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[25]~12 , u0|nios2_gen2_0|cpu|M_inst_result[25]~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[25]~13 , u0|nios2_gen2_0|cpu|M_inst_result[25]~13, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[25] , u0|nios2_gen2_0|cpu|A_inst_result[25], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[1]~2 , u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[1]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[25] , u0|nios2_gen2_0|cpu|A_slow_inst_result[25], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~24 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~24, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~25 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~25, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~26 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~26, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[25] , u0|nios2_gen2_0|cpu|W_wr_data[25], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[2]~2 , u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[2]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[3]~3 , u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[3]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[31] , u0|nios2_gen2_0|cpu|D_iw[31], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[4]~4 , u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[4]~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|nios_system_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_gen2_0|cpu|nios_system_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[25]~21 , u0|nios2_gen2_0|cpu|D_src1_reg[25]~21, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[25]~22 , u0|nios2_gen2_0|cpu|D_src1_reg[25]~22, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[25]~23 , u0|nios2_gen2_0|cpu|D_src1_reg[25]~23, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[25]~_Duplicate_1 , u0|nios2_gen2_0|cpu|E_src1[25]~_Duplicate_1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~80 , u0|nios2_gen2_0|cpu|Add8~80, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[25]~29 , u0|nios2_gen2_0|cpu|E_logic_result[25]~29, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[25]~5 , u0|nios2_gen2_0|cpu|E_alu_result[25]~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[25] , u0|nios2_gen2_0|cpu|E_alu_result[25], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[25]~134 , u0|nios2_gen2_0|cpu|D_src2_reg[25]~134, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[25] , u0|nios2_gen2_0|cpu|E_src2[25], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~13 , u0|nios2_gen2_0|cpu|Add8~13, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~82 , u0|nios2_gen2_0|cpu|Add8~82, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~84 , u0|nios2_gen2_0|cpu|Add8~84, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~87 , u0|nios2_gen2_0|cpu|Add8~87, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~92 , u0|nios2_gen2_0|cpu|Add8~92, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[29] , u0|nios2_gen2_0|cpu|E_alu_result[29], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[29] , u0|nios2_gen2_0|cpu|W_wr_data[29], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[29]~100 , u0|nios2_gen2_0|cpu|D_src1_reg[29]~100, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[29]~101 , u0|nios2_gen2_0|cpu|D_src1_reg[29]~101, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[29]~102 , u0|nios2_gen2_0|cpu|D_src1_reg[29]~102, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[29]~_Duplicate_1 , u0|nios2_gen2_0|cpu|E_src1[29]~_Duplicate_1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_prestep1[30]~6 , u0|nios2_gen2_0|cpu|E_rot_prestep1[30]~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[30]~6 , u0|nios2_gen2_0|cpu|M_rot_prestep2[30]~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[30] , u0|nios2_gen2_0|cpu|M_rot_prestep2[30], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~33 , u0|nios2_gen2_0|cpu|A_shift_rot_result~33, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~32 , u0|nios2_gen2_0|cpu|A_shift_rot_result~32, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~34 , u0|nios2_gen2_0|cpu|A_shift_rot_result~34, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~35 , u0|nios2_gen2_0|cpu|A_shift_rot_result~35, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[22] , u0|nios2_gen2_0|cpu|A_shift_rot_result[22], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[22]~28 , u0|nios2_gen2_0|cpu|M_inst_result[22]~28, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[22]~29 , u0|nios2_gen2_0|cpu|M_inst_result[22]~29, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[22] , u0|nios2_gen2_0|cpu|A_inst_result[22], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[22]~33 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[22]~33, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[6]~1 , u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[6]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[22] , u0|nios2_gen2_0|cpu|A_slow_inst_result[22], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[22]~34 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[22]~34, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[22]~35 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[22]~35, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[29]~100 , u0|nios2_gen2_0|cpu|D_src2_reg[29]~100, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[29]~101 , u0|nios2_gen2_0|cpu|D_src2_reg[29]~101, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[29]~130 , u0|nios2_gen2_0|cpu|D_src2_reg[29]~130, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[29] , u0|nios2_gen2_0|cpu|E_src2_reg[29], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[13]~114 , u0|nios2_gen2_0|cpu|D_src2_reg[13]~114, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[13] , u0|nios2_gen2_0|cpu|E_src2_reg[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[29]~21 , u0|nios2_gen2_0|cpu|E_st_data[29]~21, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[29] , u0|nios2_gen2_0|cpu|M_st_data[29], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[29] , u0|nios2_gen2_0|cpu|A_st_data[29], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[29]~29 , u0|nios2_gen2_0|cpu|d_writedata[29]~29, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[29] , u0|nios2_gen2_0|cpu|d_writedata[29], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[29] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[29], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[29]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[29]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[29] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[29], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~19 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~19, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[21] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[21], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[21] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[21], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[21]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[21]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[21] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[21], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~12 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~12, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[13] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[13], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[13] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[13], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[13] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[13], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~5 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~5, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[5] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[5], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[5]~18 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[5]~18, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|Char_Buffer_Memory|auto_generated|ram_block1a5 , u0|video_character_buffer_with_dma_0|Char_Buffer_Memory|auto_generated|ram_block1a5, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|buf_readdata~6 , u0|video_character_buffer_with_dma_0|buf_readdata~6, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|buf_readdata[5] , u0|video_character_buffer_with_dma_0|buf_readdata[5], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem~5 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem~5, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][5] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][5], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|out_data[5]~5 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|out_data[5]~5, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~14 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~14, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[13] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[13], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_data[13]~14 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_data[13]~14, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[13] , u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[13], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[13] , u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[13], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~13 , u0|mm_interconnect_0|rsp_mux_001|src_payload~13, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[13]~97 , u0|mm_interconnect_0|rsp_mux_001|src_data[13]~97, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[13] , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[13], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[13]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[13]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[13] , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[13], vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21, vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[13]~98 , u0|mm_interconnect_0|rsp_mux_001|src_data[13]~98, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[13]~99 , u0|mm_interconnect_0|rsp_mux_001|src_data[13]~99, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[13] , u0|nios2_gen2_0|cpu|d_readdata_d1[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[13] , u0|nios2_gen2_0|cpu|A_st_data[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[13]~48 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[13]~48, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_st_data[13]~24 , u0|nios2_gen2_0|cpu|M_dc_st_data[13]~24, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[13] , u0|nios2_gen2_0|cpu|A_dc_st_data[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[13]~49 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[13]~49, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[9]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[9]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[9] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[26] , u0|nios2_gen2_0|cpu|d_writedata[26], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[26] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[26], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[26]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[26]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[26] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[26], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~16 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~16, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[18] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[18], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[18]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[18]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[18] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[18], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[18]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[18]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[18] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[18], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~9 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~9, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[10] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[10], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~2 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~2, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[2] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[2], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[2]~15 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[2]~15, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|Char_Buffer_Memory|auto_generated|ram_block1a2 , u0|video_character_buffer_with_dma_0|Char_Buffer_Memory|auto_generated|ram_block1a2, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|buf_readdata~0 , u0|video_character_buffer_with_dma_0|buf_readdata~0, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|buf_readdata[2] , u0|video_character_buffer_with_dma_0|buf_readdata[2], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][2] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][2], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][2] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][2], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|out_data[2]~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|out_data[2]~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~2 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~2, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[10] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[10], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_data[10]~2 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_data[10]~2, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[10] , u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[10], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[10]~feeder , u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[10]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[10] , u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[10], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~6 , u0|mm_interconnect_0|rsp_mux_001|src_payload~6, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[10]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[10]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[10] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[10], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[10]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[10]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[10] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[10], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~8 , u0|video_character_buffer_with_dma_0|control_reg~8, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[10] , u0|video_character_buffer_with_dma_0|control_reg[10], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~4 , u0|video_character_buffer_with_dma_0|ctrl_readdata~4, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[10] , u0|video_character_buffer_with_dma_0|ctrl_readdata[10], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][10] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][10], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~2 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~2, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][10] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][10], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[10]~2 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[10]~2, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[10] , u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[10], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[10] , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[10], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[10] , u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[10], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[10] , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[10], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~9 , u0|mm_interconnect_0|rsp_mux_001|src_data[10]~9, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~10 , u0|mm_interconnect_0|rsp_mux_001|src_data[10]~10, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~12 , u0|mm_interconnect_0|rsp_mux_001|src_data[10]~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[10] , u0|nios2_gen2_0|cpu|d_readdata_d1[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[10]~6 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[10]~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[10]~7 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[10]~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[8]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[8]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[8] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[21] , u0|nios2_gen2_0|cpu|d_writedata[21], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~20 , u0|mm_interconnect_0|cmd_mux_006|src_payload~20, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[21] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[21], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~19 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~19, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~28 , u0|mm_interconnect_0|cmd_mux_006|src_payload~28, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[22] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[22], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~8 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~27 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~27, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~26 , u0|mm_interconnect_0|cmd_mux_006|src_payload~26, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[23] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[23], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~25 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~25, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[34] , u0|mm_interconnect_0|cmd_mux_006|src_data[34], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[2] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~2 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~11 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]~feeder , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[15] , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[15], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[15]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[15]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[15] , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[15], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[15]~17 , u0|mm_interconnect_0|rsp_mux_002|src_data[15]~17, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[15] , u0|nios2_gen2_0|cpu|i_readdata_d1[15], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[28]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[28] , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[28], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[28]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[28] , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[28], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[28]~9 , u0|mm_interconnect_0|rsp_mux_002|src_data[28]~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[28] , u0|nios2_gen2_0|cpu|i_readdata_d1[28], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[29]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[29]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[29] , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[29], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[29]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[29]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[29] , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[29], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[29]~10 , u0|mm_interconnect_0|rsp_mux_002|src_data[29]~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[29] , u0|nios2_gen2_0|cpu|i_readdata_d1[29], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[30]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[30]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[30] , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[30], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[30]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[30]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[30] , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[30], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[30]~11 , u0|mm_interconnect_0|rsp_mux_002|src_data[30]~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[30] , u0|nios2_gen2_0|cpu|i_readdata_d1[30], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[31]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[31]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[31] , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[31], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[31]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[31]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[31] , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[31], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[31]~12 , u0|mm_interconnect_0|rsp_mux_002|src_data[31]~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[31] , u0|nios2_gen2_0|cpu|i_readdata_d1[31], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|nios_system_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3 , u0|nios2_gen2_0|cpu|nios_system_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[30] , u0|nios2_gen2_0|cpu|D_iw[30], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[24]~68 , u0|nios2_gen2_0|cpu|F_pc_nxt[24]~68, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[24]~48 , u0|nios2_gen2_0|cpu|F_pc_plus_one[24]~48, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[24] , u0|nios2_gen2_0|cpu|D_pc_plus_one[24], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~30 , u0|nios2_gen2_0|cpu|Add1~30, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[24]~67 , u0|nios2_gen2_0|cpu|F_pc_nxt[24]~67, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[24]~69 , u0|nios2_gen2_0|cpu|F_pc_nxt[24]~69, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_extra_pc[24]~2 , u0|nios2_gen2_0|cpu|D_extra_pc[24]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[24] , u0|nios2_gen2_0|cpu|E_extra_pc[24], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[24] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[24], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[26]~feeder , u0|nios2_gen2_0|cpu|M_target_pcb[26]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[26] , u0|nios2_gen2_0|cpu|M_target_pcb[26], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[24]~20 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[24]~20, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[24]~feeder , u0|nios2_gen2_0|cpu|M_pc[24]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[24] , u0|nios2_gen2_0|cpu|M_pc[24], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[24] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[24], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[24]~70 , u0|nios2_gen2_0|cpu|F_pc_nxt[24]~70, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[24]~71 , u0|nios2_gen2_0|cpu|F_pc_nxt[24]~71, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[24]~72 , u0|nios2_gen2_0|cpu|F_pc_nxt[24]~72, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[24] , u0|nios2_gen2_0|cpu|F_pc[24], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[25]~50 , u0|nios2_gen2_0|cpu|F_pc_plus_one[25]~50, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[25] , u0|nios2_gen2_0|cpu|D_pc_plus_one[25], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~32 , u0|nios2_gen2_0|cpu|Add1~32, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~34 , u0|nios2_gen2_0|cpu|Add1~34, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[26]~84 , u0|nios2_gen2_0|cpu|F_pc_nxt[26]~84, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[26] , u0|nios2_gen2_0|cpu|D_pc[26], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[26]~90 , u0|nios2_gen2_0|cpu|F_pc_nxt[26]~90, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[26]~85 , u0|nios2_gen2_0|cpu|F_pc_nxt[26]~85, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[26]~86 , u0|nios2_gen2_0|cpu|F_pc_nxt[26]~86, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[26]~80 , u0|nios2_gen2_0|cpu|F_pc_nxt[26]~80, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[26]~81 , u0|nios2_gen2_0|cpu|F_pc_nxt[26]~81, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[26]~82 , u0|nios2_gen2_0|cpu|F_pc_nxt[26]~82, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[26]~78 , u0|nios2_gen2_0|cpu|F_pc_nxt[26]~78, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[26]~79 , u0|nios2_gen2_0|cpu|F_pc_nxt[26]~79, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[26]~87 , u0|nios2_gen2_0|cpu|F_pc_nxt[26]~87, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[26]~feeder , u0|nios2_gen2_0|cpu|E_pc[26]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[26] , u0|nios2_gen2_0|cpu|E_pc[26], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[26] , u0|nios2_gen2_0|cpu|M_pc[26], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[28] , u0|nios2_gen2_0|cpu|M_target_pcb[28], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[26]~76 , u0|nios2_gen2_0|cpu|M_pc_plus_one[26]~76, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[26] , u0|nios2_gen2_0|cpu|M_pc_plus_one[26], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~21 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~21, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~22 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~22, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~27 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~27, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[26] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[26], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[26]~88 , u0|nios2_gen2_0|cpu|F_pc_nxt[26]~88, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[26] , u0|nios2_gen2_0|cpu|F_pc[26], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[26]~52 , u0|nios2_gen2_0|cpu|F_pc_plus_one[26]~52, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[26] , u0|nios2_gen2_0|cpu|D_pc_plus_one[26], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_extra_pc[26]~26 , u0|nios2_gen2_0|cpu|D_extra_pc[26]~26, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[26] , u0|nios2_gen2_0|cpu|E_extra_pc[26], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[28]~26 , u0|nios2_gen2_0|cpu|E_logic_result[28]~26, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[28]~28 , u0|nios2_gen2_0|cpu|E_alu_result[28]~28, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[28] , u0|nios2_gen2_0|cpu|E_alu_result[28], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[28]~129 , u0|nios2_gen2_0|cpu|D_src2_reg[28]~129, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[28] , u0|nios2_gen2_0|cpu|E_src2_reg[28], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[12]~113 , u0|nios2_gen2_0|cpu|D_src2_reg[12]~113, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[12] , u0|nios2_gen2_0|cpu|E_src2_reg[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[28]~20 , u0|nios2_gen2_0|cpu|E_st_data[28]~20, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[28] , u0|nios2_gen2_0|cpu|M_st_data[28], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[28]~28 , u0|nios2_gen2_0|cpu|d_writedata[28]~28, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[28] , u0|nios2_gen2_0|cpu|d_writedata[28], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[28]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[28] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[28], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[28]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[28] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[28], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~18 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~18, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[20] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[20], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~11 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~11, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[12] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[12], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[12]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[12]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[12] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[12], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[12]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[12]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[12] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[12], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~4 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~4, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[4] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[4], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[4]~17 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[4]~17, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|Char_Buffer_Memory|auto_generated|ram_block1a4 , u0|video_character_buffer_with_dma_0|Char_Buffer_Memory|auto_generated|ram_block1a4, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|buf_readdata~7 , u0|video_character_buffer_with_dma_0|buf_readdata~7, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|buf_readdata[4] , u0|video_character_buffer_with_dma_0|buf_readdata[4], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][4] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][4], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem~6 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem~6, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][4] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][4], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|out_data[4]~6 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|out_data[4]~6, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~11 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~11, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[20] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[20], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_data[20]~11 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_data[20]~11, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[20] , u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[20], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[20] , u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[20], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[20]~79 , u0|mm_interconnect_0|rsp_mux_001|src_data[20]~79, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][20] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][20], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[20] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[20], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[20]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[20]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[20] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[20], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address~19 , u0|video_pixel_buffer_dma_0|buffer_start_address~19, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address[20] , u0|video_pixel_buffer_dma_0|buffer_start_address[20], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address~21 , u0|video_pixel_buffer_dma_0|back_buf_start_address~21, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address[20] , u0|video_pixel_buffer_dma_0|back_buf_start_address[20], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata~27 , u0|video_pixel_buffer_dma_0|slave_readdata~27, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[20] , u0|video_pixel_buffer_dma_0|slave_readdata[20], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~19 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~19, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][20]~feeder , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][20]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][20] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][20], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[20]~19 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[20]~19, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[20] , u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[20], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[20]~feeder , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[20]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[20] , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[20], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[20]~feeder , u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[20]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[20] , u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[20], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[20] , u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[20], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[20]~80 , u0|mm_interconnect_0|rsp_mux_001|src_data[20]~80, vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[20]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[20]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[20] , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[20], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[20]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[20]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[20] , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[20], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[20]~81 , u0|mm_interconnect_0|rsp_mux_001|src_data[20]~81, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[20]~82 , u0|mm_interconnect_0|rsp_mux_001|src_data[20]~82, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[20] , u0|nios2_gen2_0|cpu|d_readdata_d1[20], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[20] , u0|nios2_gen2_0|cpu|A_st_data[20], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[20]~38 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[20]~38, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_st_data[20]~19 , u0|nios2_gen2_0|cpu|M_dc_st_data[20]~19, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[20] , u0|nios2_gen2_0|cpu|A_dc_st_data[20], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[20]~39 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[20]~39, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[21] , u0|nios2_gen2_0|cpu|M_alu_result[21], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[21]~30 , u0|nios2_gen2_0|cpu|M_inst_result[21]~30, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[21]~31 , u0|nios2_gen2_0|cpu|M_inst_result[21]~31, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[21] , u0|nios2_gen2_0|cpu|A_inst_result[21], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[5]~2 , u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[5]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[21] , u0|nios2_gen2_0|cpu|A_slow_inst_result[21], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[21]~36 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[21]~36, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[21]~37 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[21]~37, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[21]~38 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[21]~38, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[21]~54 , u0|nios2_gen2_0|cpu|D_src2_reg[21]~54, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[21]~feeder , u0|nios2_gen2_0|cpu|W_wr_data[21]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[21] , u0|nios2_gen2_0|cpu|W_wr_data[21], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[21]~55 , u0|nios2_gen2_0|cpu|D_src2_reg[21]~55, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[21]~56 , u0|nios2_gen2_0|cpu|D_src2_reg[21]~56, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[21]~138 , u0|nios2_gen2_0|cpu|D_src2_reg[21]~138, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[21] , u0|nios2_gen2_0|cpu|E_src2[21], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[1] , u0|nios2_gen2_0|cpu|A_mul_s1[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[17]~48 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[17]~48, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[15] , u0|nios2_gen2_0|cpu|M_pc_plus_one[15], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[17]~feeder , u0|nios2_gen2_0|cpu|M_alu_result[17]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[17] , u0|nios2_gen2_0|cpu|M_alu_result[17], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[17]~9 , u0|nios2_gen2_0|cpu|M_inst_result[17]~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[17]~10 , u0|nios2_gen2_0|cpu|M_inst_result[17]~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[17] , u0|nios2_gen2_0|cpu|A_inst_result[17], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[17]~49 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[17]~49, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[17]~50 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[17]~50, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[11]~76 , u0|nios2_gen2_0|cpu|D_src2_reg[11]~76, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[11]~77 , u0|nios2_gen2_0|cpu|D_src2_reg[11]~77, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[11]~112 , u0|nios2_gen2_0|cpu|D_src2_reg[11]~112, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[11] , u0|nios2_gen2_0|cpu|E_src2_reg[11], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[11]~3 , u0|nios2_gen2_0|cpu|E_st_data[11]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[11] , u0|nios2_gen2_0|cpu|M_st_data[11], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[11]~11 , u0|nios2_gen2_0|cpu|d_writedata[11]~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[11] , u0|nios2_gen2_0|cpu|d_writedata[11], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[11] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[11], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[11]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[11]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[11] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[11], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[27]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[27]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[27] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[27], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[27]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[27]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[27] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[27], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~17 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~17, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[19] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[19], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[19] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[19], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[19]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[19]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[19] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[19], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~10 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~10, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[11] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[11], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~3 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~3, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[3] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[3], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[3]~16 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[3]~16, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|Char_Buffer_Memory|auto_generated|ram_block1a3 , u0|video_character_buffer_with_dma_0|Char_Buffer_Memory|auto_generated|ram_block1a3, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|buf_readdata~4 , u0|video_character_buffer_with_dma_0|buf_readdata~4, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|buf_readdata[3] , u0|video_character_buffer_with_dma_0|buf_readdata[3], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][3] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][3], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem~3 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem~3, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][3] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][3], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|out_data[3]~3 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|out_data[3]~3, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~12 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~12, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[19]~feeder , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[19]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[19] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[19], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_data[19]~12 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_data[19]~12, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[19] , u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[19], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[19] , u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[19], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[19]~84 , u0|mm_interconnect_0|rsp_mux_001|src_data[19]~84, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[19]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[19]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[19] , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[19], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[19]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[19]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[19] , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[19], vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[19]~86 , u0|mm_interconnect_0|rsp_mux_001|src_data[19]~86, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[19] , u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[19], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[19] , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[19], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[19]~83 , u0|mm_interconnect_0|rsp_mux_001|src_data[19]~83, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address~18 , u0|video_pixel_buffer_dma_0|buffer_start_address~18, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address[19] , u0|video_pixel_buffer_dma_0|buffer_start_address[19], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[19]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[19]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[19] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[19], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[19]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[19]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[19] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[19], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address~20 , u0|video_pixel_buffer_dma_0|back_buf_start_address~20, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address[19] , u0|video_pixel_buffer_dma_0|back_buf_start_address[19], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[19]~8 , u0|video_pixel_buffer_dma_0|slave_readdata[19]~8, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[19] , u0|video_pixel_buffer_dma_0|slave_readdata[19], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][19] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][19], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~20 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~20, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][19]~feeder , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][19]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][19] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][19], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[19]~20 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[19]~20, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[19] , u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[19], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[19]~feeder , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[19]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[19] , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[19], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[19]~feeder , u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[19]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[19] , u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[19], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[19]~feeder , u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[19]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[19] , u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[19], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[19]~85 , u0|mm_interconnect_0|rsp_mux_001|src_data[19]~85, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[19]~87 , u0|mm_interconnect_0|rsp_mux_001|src_data[19]~87, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[19] , u0|nios2_gen2_0|cpu|d_readdata_d1[19], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[19]~40 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[19]~40, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[19]~41 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[19]~41, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[7] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[7] , u0|nios2_gen2_0|cpu|d_writedata[7], vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~13 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~13, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4] , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4], vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3] , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3], vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2] , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2], vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1] , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1], vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0] , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0], vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|read2 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|read2, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|read_req~feeder , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|read_req~feeder, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|read_req , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|read_req, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~2 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~2, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1, vga, 1
instance = comp, \u0|jtag_uart_0|r_val~0 , u0|jtag_uart_0|r_val~0, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2, vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full, vga, 1
instance = comp, \u0|jtag_uart_0|fifo_wr~0 , u0|jtag_uart_0|fifo_wr~0, vga, 1
instance = comp, \u0|jtag_uart_0|fifo_wr , u0|jtag_uart_0|fifo_wr, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9] , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9], vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~19 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~19, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8] , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8], vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~18 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~18, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7] , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7], vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~16 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~16, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~17 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~17, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6] , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6], vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~14 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~14, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~15 , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~15, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5] , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5], vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1] , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1], vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2] , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2], vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3] , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3], vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4] , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4], vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5] , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5], vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6] , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6], vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7] , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7], vga, 1
instance = comp, \u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , u0|jtag_uart_0|the_nios_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, vga, 1
instance = comp, \u0|jtag_uart_0|av_readdata[7]~4 , u0|jtag_uart_0|av_readdata[7]~4, vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~61 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~61, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][7] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][7], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[7]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[7]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[7] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[7], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address~6 , u0|video_pixel_buffer_dma_0|buffer_start_address~6, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address[7] , u0|video_pixel_buffer_dma_0|buffer_start_address[7], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address~6 , u0|video_pixel_buffer_dma_0|back_buf_start_address~6, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address[7] , u0|video_pixel_buffer_dma_0|back_buf_start_address[7], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[7]~1 , u0|video_pixel_buffer_dma_0|slave_readdata[7]~1, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[7] , u0|video_pixel_buffer_dma_0|slave_readdata[7], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~14 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~14, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][7]~feeder , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][7]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][7] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][7], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[7]~14 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[7]~14, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[7] , u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[7], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[7]~feeder , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[7]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[7] , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[7], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][7] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][7], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[7]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[7]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[7] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[7], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[7]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[7]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[7] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[7], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~21 , u0|video_character_buffer_with_dma_0|control_reg~21, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[32] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[32], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[32]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[32]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[32] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[32], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[0]~5 , u0|video_character_buffer_with_dma_0|control_reg[0]~5, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[7] , u0|video_character_buffer_with_dma_0|control_reg[7], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~16 , u0|video_character_buffer_with_dma_0|ctrl_readdata~16, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[7] , u0|video_character_buffer_with_dma_0|ctrl_readdata[7], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~14 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~14, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][7]~feeder , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][7]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][7] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][7], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[7]~14 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[7]~14, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[7] , u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[7], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[7]~feeder , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[7]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[7] , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[7], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~60 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~60, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[7] , u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[7], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[7]~feeder , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[7]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[7] , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[7], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~59 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~59, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~62 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~62, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[7] , u0|nios2_gen2_0|cpu|d_readdata_d1[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[7]~28 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[7]~28, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_st_data[7]~14 , u0|nios2_gen2_0|cpu|M_dc_st_data[7]~14, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[7] , u0|nios2_gen2_0|cpu|A_dc_st_data[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[7]~29 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[7]~29, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[6]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[6]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[6] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[6] , u0|nios2_gen2_0|cpu|d_writedata[6], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[6] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[6], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address~5 , u0|video_pixel_buffer_dma_0|back_buf_start_address~5, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address[6] , u0|video_pixel_buffer_dma_0|back_buf_start_address[6], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata~35 , u0|video_pixel_buffer_dma_0|slave_readdata~35, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[6] , u0|video_pixel_buffer_dma_0|slave_readdata[6], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~28 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~28, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][6]~feeder , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][6]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][6] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][6], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[6]~28 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[6]~28, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[6] , u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[6], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[6]~feeder , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[6]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[6] , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[6], vga, 1
instance = comp, \DRAM_DQ[6]~input , DRAM_DQ[6]~input, vga, 1
instance = comp, \u0|sdram_controller_0|za_data[6] , u0|sdram_controller_0|za_data[6], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~102 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~102, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~70 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~70, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~6 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~6, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~38 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~38, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~398 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~398, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~399 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~399, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~166 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~166, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~230feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~230feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~230 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~230, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~198 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~198, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~134feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~134feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~134 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~134, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~396 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~396, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~397 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~397, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~400 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~400, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[6] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[6], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[6]~feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[6]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[6] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[6], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[6]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[6]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[6] , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[6], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[6]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[6]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[6] , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[6], vga, 1
instance = comp, \u0|jtag_uart_0|av_readdata[6]~5 , u0|jtag_uart_0|av_readdata[6]~5, vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~118 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~118, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~17 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~17, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[6] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[6], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_data[6]~17 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_data[6]~17, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[6] , u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[6], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[6] , u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[6], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~15 , u0|mm_interconnect_0|rsp_mux_001|src_payload~15, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[6] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[6], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~35 , u0|video_character_buffer_with_dma_0|control_reg~35, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[6] , u0|video_character_buffer_with_dma_0|control_reg[6], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~30 , u0|video_character_buffer_with_dma_0|ctrl_readdata~30, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[6] , u0|video_character_buffer_with_dma_0|ctrl_readdata[6], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][6] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][6], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~28 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~28, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][6]~feeder , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][6]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][6] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][6], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[6]~28 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[6]~28, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[6] , u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[6], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[6]~feeder , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[6]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[6] , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[6], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[6] , u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[6], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[6]~feeder , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[6]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[6] , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[6], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~116 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~116, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~117 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~117, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~119 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~119, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[6] , u0|nios2_gen2_0|cpu|d_readdata_d1[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[6]~56 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[6]~56, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_st_data[6]~28 , u0|nios2_gen2_0|cpu|M_dc_st_data[6]~28, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[6] , u0|nios2_gen2_0|cpu|A_dc_st_data[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[6]~57 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[6]~57, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[5]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[5]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[5] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[5] , u0|nios2_gen2_0|cpu|d_writedata[5], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[5]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[5]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[5] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[5], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address~4 , u0|video_pixel_buffer_dma_0|buffer_start_address~4, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address[5] , u0|video_pixel_buffer_dma_0|buffer_start_address[5], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address~4 , u0|video_pixel_buffer_dma_0|back_buf_start_address~4, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address[5] , u0|video_pixel_buffer_dma_0|back_buf_start_address[5], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[5]~5 , u0|video_pixel_buffer_dma_0|slave_readdata[5]~5, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[5] , u0|video_pixel_buffer_dma_0|slave_readdata[5], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~29 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~29, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][5]~feeder , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][5]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][5] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][5], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[5]~29 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[5]~29, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[5] , u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[5], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[5]~feeder , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[5]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[5] , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[5], vga, 1
instance = comp, \u0|jtag_uart_0|av_readdata[5]~6 , u0|jtag_uart_0|av_readdata[5]~6, vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[5]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[5]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[5] , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[5], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[5]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[5]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[5] , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[5], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~122 , u0|mm_interconnect_0|rsp_mux_001|src_data[5]~122, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~18 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~18, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[5] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[5], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_data[5]~18 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_data[5]~18, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[5] , u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[5], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[5] , u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[5], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~16 , u0|mm_interconnect_0|rsp_mux_001|src_payload~16, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][5] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][5], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[5] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[5], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~36 , u0|video_character_buffer_with_dma_0|control_reg~36, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[5] , u0|video_character_buffer_with_dma_0|control_reg[5], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~31 , u0|video_character_buffer_with_dma_0|ctrl_readdata~31, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[5] , u0|video_character_buffer_with_dma_0|ctrl_readdata[5], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~29 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~29, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][5] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][5], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[5]~29 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[5]~29, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[5] , u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[5], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[5] , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[5], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[5] , u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[5], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[5]~feeder , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[5]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[5] , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[5], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~120 , u0|mm_interconnect_0|rsp_mux_001|src_data[5]~120, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~121 , u0|mm_interconnect_0|rsp_mux_001|src_data[5]~121, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~123 , u0|mm_interconnect_0|rsp_mux_001|src_data[5]~123, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[5] , u0|nios2_gen2_0|cpu|d_readdata_d1[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[5]~58 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[5]~58, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[5]~59 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[5]~59, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[4]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[4]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[4] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[4] , u0|nios2_gen2_0|cpu|d_writedata[4], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[4]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[4]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[4] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[4], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[4]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[4]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[4] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[4], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address~3 , u0|video_pixel_buffer_dma_0|buffer_start_address~3, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address[4] , u0|video_pixel_buffer_dma_0|buffer_start_address[4], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address~3 , u0|video_pixel_buffer_dma_0|back_buf_start_address~3, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address[4] , u0|video_pixel_buffer_dma_0|back_buf_start_address[4], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[4]~7 , u0|video_pixel_buffer_dma_0|slave_readdata[4]~7, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[4] , u0|video_pixel_buffer_dma_0|slave_readdata[4], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~30 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~30, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][4]~feeder , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][4]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][4] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][4], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[4]~30 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[4]~30, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[4] , u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[4], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[4] , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[4], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~126 , u0|mm_interconnect_0|rsp_mux_001|src_data[4]~126, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~19 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~19, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[4] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[4], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_data[4]~19 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_data[4]~19, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[4] , u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[4], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[4] , u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[4], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[4] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[4], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[4]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[4]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[4] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[4], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~37 , u0|video_character_buffer_with_dma_0|control_reg~37, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[4] , u0|video_character_buffer_with_dma_0|control_reg[4], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~32 , u0|video_character_buffer_with_dma_0|ctrl_readdata~32, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[4] , u0|video_character_buffer_with_dma_0|ctrl_readdata[4], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][4] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][4], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~30 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~30, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][4] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][4], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[4]~30 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[4]~30, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[4] , u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[4], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[4]~feeder , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[4]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[4] , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[4], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~125 , u0|mm_interconnect_0|rsp_mux_001|src_data[4]~125, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[4] , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[4], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[4]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[4]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[4] , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[4], vga, 1
instance = comp, \u0|jtag_uart_0|av_readdata[4]~7 , u0|jtag_uart_0|av_readdata[4]~7, vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~127 , u0|mm_interconnect_0|rsp_mux_001|src_data[4]~127, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[4] , u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[4], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[4]~feeder , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[4]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[4] , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~29 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~29, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~124 , u0|mm_interconnect_0|rsp_mux_001|src_data[4]~124, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~128 , u0|mm_interconnect_0|rsp_mux_001|src_data[4]~128, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[4] , u0|nios2_gen2_0|cpu|d_readdata_d1[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[4]~60 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[4]~60, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_st_data[4]~30 , u0|nios2_gen2_0|cpu|M_dc_st_data[4]~30, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[4] , u0|nios2_gen2_0|cpu|A_dc_st_data[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[4]~61 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[4]~61, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[3]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[3]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[3] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[3] , u0|nios2_gen2_0|cpu|d_writedata[3], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[3]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[3]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[3] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[3], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address~2 , u0|video_pixel_buffer_dma_0|back_buf_start_address~2, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address[3] , u0|video_pixel_buffer_dma_0|back_buf_start_address[3], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata~36 , u0|video_pixel_buffer_dma_0|slave_readdata~36, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[3] , u0|video_pixel_buffer_dma_0|slave_readdata[3], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][3] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][3], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~31 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~31, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][3]~feeder , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][3]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][3] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][3], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[3]~31 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[3]~31, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[3]~feeder , u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[3]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[3] , u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[3], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[3]~feeder , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[3]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[3] , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[3], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~20 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~20, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[3] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[3], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_data[3]~20 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_data[3]~20, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[3] , u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[3], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[3] , u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[3], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~17 , u0|mm_interconnect_0|rsp_mux_001|src_payload~17, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[3]~feeder , u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[3]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[3] , u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[3], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[3] , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~30 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~30, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[3] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[3], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~129 , u0|mm_interconnect_0|rsp_mux_001|src_data[3]~129, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[3]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[3]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[3] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[3], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~38 , u0|video_character_buffer_with_dma_0|control_reg~38, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[3] , u0|video_character_buffer_with_dma_0|control_reg[3], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~33 , u0|video_character_buffer_with_dma_0|ctrl_readdata~33, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[3] , u0|video_character_buffer_with_dma_0|ctrl_readdata[3], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][3] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][3], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~31 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~31, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][3]~feeder , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][3]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][3] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][3], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[3]~31 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[3]~31, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[3] , u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[3], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[3]~feeder , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[3]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[3] , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[3], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~130 , u0|mm_interconnect_0|rsp_mux_001|src_data[3]~130, vga, 1
instance = comp, \u0|jtag_uart_0|av_readdata[3]~8 , u0|jtag_uart_0|av_readdata[3]~8, vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[3]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[3]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[3] , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[3], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[3]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[3]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[3] , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[3], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~131 , u0|mm_interconnect_0|rsp_mux_001|src_data[3]~131, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~132 , u0|mm_interconnect_0|rsp_mux_001|src_data[3]~132, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[3] , u0|nios2_gen2_0|cpu|d_readdata_d1[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[3]~62 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[3]~62, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[3]~63 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[3]~63, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[2]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[2]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[2] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[31] , u0|nios2_gen2_0|cpu|d_writedata[31], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[31] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[31], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[31] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[31], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~22 , u0|video_character_buffer_with_dma_0|control_reg~22, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[31] , u0|video_character_buffer_with_dma_0|control_reg[31], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~17 , u0|video_character_buffer_with_dma_0|ctrl_readdata~17, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[31] , u0|video_character_buffer_with_dma_0|ctrl_readdata[31], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][31] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][31], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~15 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~15, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][31]~feeder , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][31]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][31] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][31], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[31]~15 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[31]~15, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[31] , u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[31], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[31]~feeder , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[31]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[31] , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[31], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[31] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[31], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[31]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[31]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[31] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[31], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address~26 , u0|video_pixel_buffer_dma_0|buffer_start_address~26, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address[31] , u0|video_pixel_buffer_dma_0|buffer_start_address[31], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address~29 , u0|video_pixel_buffer_dma_0|back_buf_start_address~29, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address[31] , u0|video_pixel_buffer_dma_0|back_buf_start_address[31], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata~26 , u0|video_pixel_buffer_dma_0|slave_readdata~26, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[31] , u0|video_pixel_buffer_dma_0|slave_readdata[31], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][31] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][31], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~15 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~15, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][31]~feeder , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][31]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][31] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][31], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[31]~15 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[31]~15, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[31] , u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[31], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[31]~feeder , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[31]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[31] , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[31], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[31]~64 , u0|mm_interconnect_0|rsp_mux_001|src_data[31]~64, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[31]~65 , u0|mm_interconnect_0|rsp_mux_001|src_data[31]~65, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[31] , u0|nios2_gen2_0|cpu|d_readdata_d1[31], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[1] , u0|nios2_gen2_0|cpu|A_mem_baddr[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_data_sign_bit~1 , u0|nios2_gen2_0|cpu|A_slow_ld_data_sign_bit~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_data_sign_bit~2 , u0|nios2_gen2_0|cpu|A_slow_ld_data_sign_bit~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[4]~4 , u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[4]~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[28] , u0|nios2_gen2_0|cpu|A_slow_inst_result[28], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[20]~15 , u0|nios2_gen2_0|cpu|M_rot_prestep2[20]~15, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[20] , u0|nios2_gen2_0|cpu|M_rot_prestep2[20], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~112 , u0|nios2_gen2_0|cpu|A_shift_rot_result~112, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[4]~13 , u0|nios2_gen2_0|cpu|M_rot_prestep2[4]~13, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[0]~8 , u0|nios2_gen2_0|cpu|M_rot_prestep2[0]~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[4] , u0|nios2_gen2_0|cpu|M_rot_prestep2[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~113 , u0|nios2_gen2_0|cpu|A_shift_rot_result~113, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~114 , u0|nios2_gen2_0|cpu|A_shift_rot_result~114, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~115 , u0|nios2_gen2_0|cpu|A_shift_rot_result~115, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[28] , u0|nios2_gen2_0|cpu|A_shift_rot_result[28], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[28]~feeder , u0|nios2_gen2_0|cpu|M_alu_result[28]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[28] , u0|nios2_gen2_0|cpu|M_alu_result[28], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[28]~45 , u0|nios2_gen2_0|cpu|M_inst_result[28]~45, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[28]~46 , u0|nios2_gen2_0|cpu|M_inst_result[28]~46, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[28] , u0|nios2_gen2_0|cpu|A_inst_result[28], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[28]~99 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[28]~99, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[28]~100 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[28]~100, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[28]~101 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[28]~101, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[28] , u0|nios2_gen2_0|cpu|W_wr_data[28], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[28]~94 , u0|nios2_gen2_0|cpu|D_src2_reg[28]~94, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[28]~95 , u0|nios2_gen2_0|cpu|D_src2_reg[28]~95, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[28]~144 , u0|nios2_gen2_0|cpu|D_src2_reg[28]~144, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[28] , u0|nios2_gen2_0|cpu|E_src2[28], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~86 , u0|nios2_gen2_0|cpu|Add8~86, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[28] , u0|nios2_gen2_0|cpu|M_mem_baddr[28], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[28] , u0|nios2_gen2_0|cpu|A_mem_baddr[28], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[17]~0 , u0|nios2_gen2_0|cpu|d_address_tag_field[17]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[18] , u0|nios2_gen2_0|cpu|M_mem_baddr[18], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[18]~feeder , u0|nios2_gen2_0|cpu|A_mem_baddr[18]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[18] , u0|nios2_gen2_0|cpu|A_mem_baddr[18], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[19] , u0|nios2_gen2_0|cpu|M_mem_baddr[19], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[19] , u0|nios2_gen2_0|cpu|A_mem_baddr[19], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[20]~feeder , u0|nios2_gen2_0|cpu|A_mem_baddr[20]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[20] , u0|nios2_gen2_0|cpu|A_mem_baddr[20], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[21] , u0|nios2_gen2_0|cpu|A_mem_baddr[21], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[22] , u0|nios2_gen2_0|cpu|M_mem_baddr[22], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[22]~feeder , u0|nios2_gen2_0|cpu|A_mem_baddr[22]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[22] , u0|nios2_gen2_0|cpu|A_mem_baddr[22], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[24] , u0|nios2_gen2_0|cpu|M_mem_baddr[24], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[24] , u0|nios2_gen2_0|cpu|A_mem_baddr[24], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[25] , u0|nios2_gen2_0|cpu|M_mem_baddr[25], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[25]~feeder , u0|nios2_gen2_0|cpu|A_mem_baddr[25]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[25] , u0|nios2_gen2_0|cpu|A_mem_baddr[25], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[26] , u0|nios2_gen2_0|cpu|M_mem_baddr[26], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[26]~feeder , u0|nios2_gen2_0|cpu|A_mem_baddr[26]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[26] , u0|nios2_gen2_0|cpu|A_mem_baddr[26], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[27]~feeder , u0|nios2_gen2_0|cpu|A_mem_baddr[27]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[27] , u0|nios2_gen2_0|cpu|A_mem_baddr[27], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_tag_wr_port_data[18]~0 , u0|nios2_gen2_0|cpu|dc_tag_wr_port_data[18]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_tag_wr_port_data[19]~1 , u0|nios2_gen2_0|cpu|dc_tag_wr_port_data[19]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_tag_wr_port_data[19]~2 , u0|nios2_gen2_0|cpu|dc_tag_wr_port_data[19]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|nios_system_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_gen2_0|cpu|nios_system_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[17]~feeder , u0|nios2_gen2_0|cpu|A_dc_actual_tag[17]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[17] , u0|nios2_gen2_0|cpu|A_dc_actual_tag[17], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[17]~feeder , u0|nios2_gen2_0|cpu|A_dc_wb_tag[17]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[17] , u0|nios2_gen2_0|cpu|A_dc_wb_tag[17], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[17] , u0|nios2_gen2_0|cpu|d_address_tag_field[17], vga, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal0~2 , u0|mm_interconnect_0|router_001|Equal0~2, vga, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal0~4 , u0|mm_interconnect_0|router_001|Equal0~4, vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0, vga, 1
instance = comp, \u0|jtag_uart_0|fifo_rd~1 , u0|jtag_uart_0|fifo_rd~1, vga, 1
instance = comp, \u0|jtag_uart_0|read_0 , u0|jtag_uart_0|read_0, vga, 1
instance = comp, \u0|jtag_uart_0|av_readdata[2]~1 , u0|jtag_uart_0|av_readdata[2]~1, vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~3 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~3, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[2]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[2]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[2] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[2], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[2]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[2]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[2] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[2], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~4 , u0|video_character_buffer_with_dma_0|control_reg~4, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[2] , u0|video_character_buffer_with_dma_0|control_reg[2], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~1 , u0|video_character_buffer_with_dma_0|ctrl_readdata~1, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[2] , u0|video_character_buffer_with_dma_0|ctrl_readdata[2], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][2] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][2], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][2] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][2], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[2]~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[2]~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[2] , u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[2], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[2]~feeder , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[2]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[2] , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[2], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[2] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[2], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_data[2]~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_data[2]~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[2] , u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[2], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[2] , u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[2], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~1 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~1, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~4 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[2] , u0|nios2_gen2_0|cpu|d_readdata_d1[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[2] , u0|nios2_gen2_0|cpu|A_st_data[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[2]~2 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[2]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[2]~3 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[2]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[1] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[8] , u0|nios2_gen2_0|cpu|d_writedata[8], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[8]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[8]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[8] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[8], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[8]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[8]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[8] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[16]~16 , u0|nios2_gen2_0|cpu|d_writedata[16]~16, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[16] , u0|nios2_gen2_0|cpu|d_writedata[16], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[16] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[16], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[16]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[16]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[16] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[16], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[24] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[24], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[24]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[24]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[24] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[24], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~14 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~14, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[16] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[16], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~7 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~7, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[8] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[8], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[0] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[0], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[0]~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[0]~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[1] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[1], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[1] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[1], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[17] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[17], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[17] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[17], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[25]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[25]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[25] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[25], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[25]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[25]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[25] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[25], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~15 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~15, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[17] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[17], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~8 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~8, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[9] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[9]~9 , u0|nios2_gen2_0|cpu|d_writedata[9]~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[9] , u0|nios2_gen2_0|cpu|d_writedata[9], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[9] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[9], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[9]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[9]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[9] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[9], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~1 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~1, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[1] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[1], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[1]~14 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[1]~14, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|Char_Buffer_Memory|auto_generated|ram_block1a1 , u0|video_character_buffer_with_dma_0|Char_Buffer_Memory|auto_generated|ram_block1a1, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|Character_Rom|character_data_rom|auto_generated|ram_block1a0 , u0|video_character_buffer_with_dma_0|Character_Rom|character_data_rom|auto_generated|ram_block1a0, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data~17 , u0|video_scaler_0|Multiply_Height|stream_out_data~17, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data[3]~1 , u0|video_scaler_0|Multiply_Height|stream_out_data[3]~1, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data[2] , u0|video_scaler_0|Multiply_Height|stream_out_data[2], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data~17 , u0|video_scaler_0|Multiply_Width|data~17, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data[2] , u0|video_scaler_0|Multiply_Width|data[2], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data~17 , u0|video_scaler_0|Multiply_Width|stream_out_data~17, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data[2] , u0|video_scaler_0|Multiply_Width|stream_out_data[2], vga, 1
instance = comp, \u0|video_alpha_blender_0|alpha_blender|new_blue[2] , u0|video_alpha_blender_0|alpha_blender|new_blue[2], vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data~18 , u0|video_rgb_resampler_0|stream_out_data~18, vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data[3] , u0|video_rgb_resampler_0|stream_out_data[3], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|fifo_data_in[3]~18 , u0|video_scaler_0|Multiply_Height|fifo_data_in[3]~18, vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data~22 , u0|video_rgb_resampler_0|stream_out_data~22, vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data[7] , u0|video_rgb_resampler_0|stream_out_data[7], vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data~24 , u0|video_rgb_resampler_0|stream_out_data~24, vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data[9] , u0|video_rgb_resampler_0|stream_out_data[9], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a3 , u0|video_scaler_0|Multiply_Height|Multiply_Height_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a3, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|fifo_data_in[9]~24 , u0|video_scaler_0|Multiply_Height|fifo_data_in[9]~24, vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data~23 , u0|video_rgb_resampler_0|stream_out_data~23, vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data[8] , u0|video_rgb_resampler_0|stream_out_data[8], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|fifo_data_in[8]~23 , u0|video_scaler_0|Multiply_Height|fifo_data_in[8]~23, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|fifo_data_in[7]~22 , u0|video_scaler_0|Multiply_Height|fifo_data_in[7]~22, vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data~21 , u0|video_rgb_resampler_0|stream_out_data~21, vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data[6] , u0|video_rgb_resampler_0|stream_out_data[6], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|fifo_data_in[6]~21 , u0|video_scaler_0|Multiply_Height|fifo_data_in[6]~21, vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data~20 , u0|video_rgb_resampler_0|stream_out_data~20, vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data[5] , u0|video_rgb_resampler_0|stream_out_data[5], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|fifo_data_in[5]~20 , u0|video_scaler_0|Multiply_Height|fifo_data_in[5]~20, vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data~19 , u0|video_rgb_resampler_0|stream_out_data~19, vga, 1
instance = comp, \u0|video_rgb_resampler_0|stream_out_data[4] , u0|video_rgb_resampler_0|stream_out_data[4], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|fifo_data_in[4]~19 , u0|video_scaler_0|Multiply_Height|fifo_data_in[4]~19, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data~18 , u0|video_scaler_0|Multiply_Height|stream_out_data~18, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data[3] , u0|video_scaler_0|Multiply_Height|stream_out_data[3], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data~18 , u0|video_scaler_0|Multiply_Width|data~18, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data[3] , u0|video_scaler_0|Multiply_Width|data[3], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data~18 , u0|video_scaler_0|Multiply_Width|stream_out_data~18, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data[3] , u0|video_scaler_0|Multiply_Width|stream_out_data[3], vga, 1
instance = comp, \u0|video_alpha_blender_0|alpha_blender|new_blue[3] , u0|video_alpha_blender_0|alpha_blender|new_blue[3], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data~19 , u0|video_scaler_0|Multiply_Height|stream_out_data~19, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data[4] , u0|video_scaler_0|Multiply_Height|stream_out_data[4], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data~19 , u0|video_scaler_0|Multiply_Width|data~19, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data[4] , u0|video_scaler_0|Multiply_Width|data[4], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data~19 , u0|video_scaler_0|Multiply_Width|stream_out_data~19, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data[4] , u0|video_scaler_0|Multiply_Width|stream_out_data[4], vga, 1
instance = comp, \u0|video_alpha_blender_0|alpha_blender|new_blue[4] , u0|video_alpha_blender_0|alpha_blender|new_blue[4], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data~20 , u0|video_scaler_0|Multiply_Height|stream_out_data~20, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data[5] , u0|video_scaler_0|Multiply_Height|stream_out_data[5], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data~20 , u0|video_scaler_0|Multiply_Width|data~20, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data[5] , u0|video_scaler_0|Multiply_Width|data[5], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data~20 , u0|video_scaler_0|Multiply_Width|stream_out_data~20, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data[5] , u0|video_scaler_0|Multiply_Width|stream_out_data[5], vga, 1
instance = comp, \u0|video_alpha_blender_0|alpha_blender|new_blue[5] , u0|video_alpha_blender_0|alpha_blender|new_blue[5], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data~21 , u0|video_scaler_0|Multiply_Height|stream_out_data~21, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data[6] , u0|video_scaler_0|Multiply_Height|stream_out_data[6], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data~21 , u0|video_scaler_0|Multiply_Width|data~21, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data[6] , u0|video_scaler_0|Multiply_Width|data[6], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data~21 , u0|video_scaler_0|Multiply_Width|stream_out_data~21, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data[6] , u0|video_scaler_0|Multiply_Width|stream_out_data[6], vga, 1
instance = comp, \u0|video_alpha_blender_0|alpha_blender|new_blue[6] , u0|video_alpha_blender_0|alpha_blender|new_blue[6], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data~22 , u0|video_scaler_0|Multiply_Height|stream_out_data~22, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data[7] , u0|video_scaler_0|Multiply_Height|stream_out_data[7], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data~22 , u0|video_scaler_0|Multiply_Width|data~22, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data[7] , u0|video_scaler_0|Multiply_Width|data[7], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data~22 , u0|video_scaler_0|Multiply_Width|stream_out_data~22, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data[7] , u0|video_scaler_0|Multiply_Width|stream_out_data[7], vga, 1
instance = comp, \u0|video_alpha_blender_0|alpha_blender|new_blue[7] , u0|video_alpha_blender_0|alpha_blender|new_blue[7], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data~23 , u0|video_scaler_0|Multiply_Height|stream_out_data~23, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data[8] , u0|video_scaler_0|Multiply_Height|stream_out_data[8], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data~23 , u0|video_scaler_0|Multiply_Width|data~23, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data[8] , u0|video_scaler_0|Multiply_Width|data[8], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data~23 , u0|video_scaler_0|Multiply_Width|stream_out_data~23, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data[8] , u0|video_scaler_0|Multiply_Width|stream_out_data[8], vga, 1
instance = comp, \u0|video_alpha_blender_0|alpha_blender|new_blue[8] , u0|video_alpha_blender_0|alpha_blender|new_blue[8], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data~24 , u0|video_scaler_0|Multiply_Height|stream_out_data~24, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data[9] , u0|video_scaler_0|Multiply_Height|stream_out_data[9], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data~24 , u0|video_scaler_0|Multiply_Width|data~24, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data[9] , u0|video_scaler_0|Multiply_Width|data[9], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data~24 , u0|video_scaler_0|Multiply_Width|stream_out_data~24, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data[9] , u0|video_scaler_0|Multiply_Width|stream_out_data[9], vga, 1
instance = comp, \u0|video_alpha_blender_0|alpha_blender|new_blue[9] , u0|video_alpha_blender_0|alpha_blender|new_blue[9], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data~9 , u0|video_scaler_0|Multiply_Height|stream_out_data~9, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data[12] , u0|video_scaler_0|Multiply_Height|stream_out_data[12], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data~9 , u0|video_scaler_0|Multiply_Width|data~9, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data[12] , u0|video_scaler_0|Multiply_Width|data[12], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data~9 , u0|video_scaler_0|Multiply_Width|stream_out_data~9, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data[12] , u0|video_scaler_0|Multiply_Width|stream_out_data[12], vga, 1
instance = comp, \u0|video_alpha_blender_0|alpha_blender|new_green[2] , u0|video_alpha_blender_0|alpha_blender|new_green[2], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data~10 , u0|video_scaler_0|Multiply_Height|stream_out_data~10, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data[13] , u0|video_scaler_0|Multiply_Height|stream_out_data[13], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data~10 , u0|video_scaler_0|Multiply_Width|data~10, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data[13] , u0|video_scaler_0|Multiply_Width|data[13], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data~10 , u0|video_scaler_0|Multiply_Width|stream_out_data~10, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data[13] , u0|video_scaler_0|Multiply_Width|stream_out_data[13], vga, 1
instance = comp, \u0|video_alpha_blender_0|alpha_blender|new_green[3] , u0|video_alpha_blender_0|alpha_blender|new_green[3], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data~11 , u0|video_scaler_0|Multiply_Height|stream_out_data~11, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data[14] , u0|video_scaler_0|Multiply_Height|stream_out_data[14], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data~11 , u0|video_scaler_0|Multiply_Width|data~11, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data[14] , u0|video_scaler_0|Multiply_Width|data[14], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data~11 , u0|video_scaler_0|Multiply_Width|stream_out_data~11, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data[14] , u0|video_scaler_0|Multiply_Width|stream_out_data[14], vga, 1
instance = comp, \u0|video_alpha_blender_0|alpha_blender|new_green[4] , u0|video_alpha_blender_0|alpha_blender|new_green[4], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data~12 , u0|video_scaler_0|Multiply_Height|stream_out_data~12, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data[15] , u0|video_scaler_0|Multiply_Height|stream_out_data[15], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data~12 , u0|video_scaler_0|Multiply_Width|data~12, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data[15] , u0|video_scaler_0|Multiply_Width|data[15], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data~12 , u0|video_scaler_0|Multiply_Width|stream_out_data~12, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data[15] , u0|video_scaler_0|Multiply_Width|stream_out_data[15], vga, 1
instance = comp, \u0|video_alpha_blender_0|alpha_blender|new_green[5] , u0|video_alpha_blender_0|alpha_blender|new_green[5], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data~13 , u0|video_scaler_0|Multiply_Height|stream_out_data~13, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data[16] , u0|video_scaler_0|Multiply_Height|stream_out_data[16], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data~13 , u0|video_scaler_0|Multiply_Width|data~13, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data[16] , u0|video_scaler_0|Multiply_Width|data[16], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data~13 , u0|video_scaler_0|Multiply_Width|stream_out_data~13, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data[16] , u0|video_scaler_0|Multiply_Width|stream_out_data[16], vga, 1
instance = comp, \u0|video_alpha_blender_0|alpha_blender|new_green[6] , u0|video_alpha_blender_0|alpha_blender|new_green[6], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data~14 , u0|video_scaler_0|Multiply_Height|stream_out_data~14, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data[17] , u0|video_scaler_0|Multiply_Height|stream_out_data[17], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data~14 , u0|video_scaler_0|Multiply_Width|data~14, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data[17] , u0|video_scaler_0|Multiply_Width|data[17], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data~14 , u0|video_scaler_0|Multiply_Width|stream_out_data~14, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data[17] , u0|video_scaler_0|Multiply_Width|stream_out_data[17], vga, 1
instance = comp, \u0|video_alpha_blender_0|alpha_blender|new_green[7] , u0|video_alpha_blender_0|alpha_blender|new_green[7], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data~15 , u0|video_scaler_0|Multiply_Height|stream_out_data~15, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data[18] , u0|video_scaler_0|Multiply_Height|stream_out_data[18], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data~15 , u0|video_scaler_0|Multiply_Width|data~15, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data[18] , u0|video_scaler_0|Multiply_Width|data[18], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data~15 , u0|video_scaler_0|Multiply_Width|stream_out_data~15, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data[18] , u0|video_scaler_0|Multiply_Width|stream_out_data[18], vga, 1
instance = comp, \u0|video_alpha_blender_0|alpha_blender|new_green[8] , u0|video_alpha_blender_0|alpha_blender|new_green[8], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data~16 , u0|video_scaler_0|Multiply_Height|stream_out_data~16, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data[19] , u0|video_scaler_0|Multiply_Height|stream_out_data[19], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data~16 , u0|video_scaler_0|Multiply_Width|data~16, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data[19] , u0|video_scaler_0|Multiply_Width|data[19], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data~16 , u0|video_scaler_0|Multiply_Width|stream_out_data~16, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data[19] , u0|video_scaler_0|Multiply_Width|stream_out_data[19], vga, 1
instance = comp, \u0|video_alpha_blender_0|alpha_blender|new_green[9] , u0|video_alpha_blender_0|alpha_blender|new_green[9], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data~0 , u0|video_scaler_0|Multiply_Height|stream_out_data~0, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data[22] , u0|video_scaler_0|Multiply_Height|stream_out_data[22], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data~1 , u0|video_scaler_0|Multiply_Width|data~1, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data[22] , u0|video_scaler_0|Multiply_Width|data[22], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data~1 , u0|video_scaler_0|Multiply_Width|stream_out_data~1, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data[22] , u0|video_scaler_0|Multiply_Width|stream_out_data[22], vga, 1
instance = comp, \u0|video_alpha_blender_0|alpha_blender|new_red[2] , u0|video_alpha_blender_0|alpha_blender|new_red[2], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data~2 , u0|video_scaler_0|Multiply_Height|stream_out_data~2, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data[23] , u0|video_scaler_0|Multiply_Height|stream_out_data[23], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data~2 , u0|video_scaler_0|Multiply_Width|data~2, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data[23] , u0|video_scaler_0|Multiply_Width|data[23], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data~2 , u0|video_scaler_0|Multiply_Width|stream_out_data~2, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data[23] , u0|video_scaler_0|Multiply_Width|stream_out_data[23], vga, 1
instance = comp, \u0|video_alpha_blender_0|alpha_blender|new_red[3] , u0|video_alpha_blender_0|alpha_blender|new_red[3], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data~3 , u0|video_scaler_0|Multiply_Height|stream_out_data~3, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data[24] , u0|video_scaler_0|Multiply_Height|stream_out_data[24], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data~3 , u0|video_scaler_0|Multiply_Width|data~3, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data[24] , u0|video_scaler_0|Multiply_Width|data[24], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data~3 , u0|video_scaler_0|Multiply_Width|stream_out_data~3, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data[24] , u0|video_scaler_0|Multiply_Width|stream_out_data[24], vga, 1
instance = comp, \u0|video_alpha_blender_0|alpha_blender|new_red[4] , u0|video_alpha_blender_0|alpha_blender|new_red[4], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data~4 , u0|video_scaler_0|Multiply_Height|stream_out_data~4, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data[25] , u0|video_scaler_0|Multiply_Height|stream_out_data[25], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data~4 , u0|video_scaler_0|Multiply_Width|data~4, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data[25] , u0|video_scaler_0|Multiply_Width|data[25], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data~4 , u0|video_scaler_0|Multiply_Width|stream_out_data~4, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data[25] , u0|video_scaler_0|Multiply_Width|stream_out_data[25], vga, 1
instance = comp, \u0|video_alpha_blender_0|alpha_blender|new_red[5] , u0|video_alpha_blender_0|alpha_blender|new_red[5], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data~5 , u0|video_scaler_0|Multiply_Height|stream_out_data~5, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data[26] , u0|video_scaler_0|Multiply_Height|stream_out_data[26], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data~5 , u0|video_scaler_0|Multiply_Width|data~5, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data[26] , u0|video_scaler_0|Multiply_Width|data[26], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data~5 , u0|video_scaler_0|Multiply_Width|stream_out_data~5, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data[26] , u0|video_scaler_0|Multiply_Width|stream_out_data[26], vga, 1
instance = comp, \u0|video_alpha_blender_0|alpha_blender|new_red[6] , u0|video_alpha_blender_0|alpha_blender|new_red[6], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data~6 , u0|video_scaler_0|Multiply_Height|stream_out_data~6, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data[27] , u0|video_scaler_0|Multiply_Height|stream_out_data[27], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data~6 , u0|video_scaler_0|Multiply_Width|data~6, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data[27] , u0|video_scaler_0|Multiply_Width|data[27], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data~6 , u0|video_scaler_0|Multiply_Width|stream_out_data~6, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data[27] , u0|video_scaler_0|Multiply_Width|stream_out_data[27], vga, 1
instance = comp, \u0|video_alpha_blender_0|alpha_blender|new_red[7] , u0|video_alpha_blender_0|alpha_blender|new_red[7], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data~7 , u0|video_scaler_0|Multiply_Height|stream_out_data~7, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data[28] , u0|video_scaler_0|Multiply_Height|stream_out_data[28], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data~7 , u0|video_scaler_0|Multiply_Width|data~7, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data[28] , u0|video_scaler_0|Multiply_Width|data[28], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data~7 , u0|video_scaler_0|Multiply_Width|stream_out_data~7, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data[28] , u0|video_scaler_0|Multiply_Width|stream_out_data[28], vga, 1
instance = comp, \u0|video_alpha_blender_0|alpha_blender|new_red[8] , u0|video_alpha_blender_0|alpha_blender|new_red[8], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data~8 , u0|video_scaler_0|Multiply_Height|stream_out_data~8, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_data[29] , u0|video_scaler_0|Multiply_Height|stream_out_data[29], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data~8 , u0|video_scaler_0|Multiply_Width|data~8, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|data[29] , u0|video_scaler_0|Multiply_Width|data[29], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data~8 , u0|video_scaler_0|Multiply_Width|stream_out_data~8, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_data[29] , u0|video_scaler_0|Multiply_Width|stream_out_data[29], vga, 1
instance = comp, \u0|video_alpha_blender_0|alpha_blender|new_red[9] , u0|video_alpha_blender_0|alpha_blender|new_red[9], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|fifo_ram|ram_block11a0 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|fifo_ram|ram_block11a0, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[7]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[7]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[7] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[7], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[7], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[7], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[6]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[6]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[6] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[6], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[6], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[6], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g[6]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g[6]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g[6] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g[6], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdempty_eq_comp_msb|data_wire[1]~0 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdempty_eq_comp_msb|data_wire[1]~0, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g[5]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g[5]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g[5] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g[5], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g[4] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g[4], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[5] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[5], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[5], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[5], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[4]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[4]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[4] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[4], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[4], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[4], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_msb_aeb , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_msb_aeb, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[0] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[0], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[0], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[0], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[1]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[1]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[1] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[1], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[1], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[1]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[1]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[1], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g[3] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g[3], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g[2] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g[2], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[3] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[3], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[3], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[3], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[2]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[2]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[2] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[2], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[2], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[2], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g[0]~0 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g[0]~0, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g[0] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g[0], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g[1] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g[1], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdempty_eq_comp_lsb|data_wire[0]~0 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdempty_eq_comp_lsb|data_wire[0]~0, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_aeb , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_aeb, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|int_rdempty , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|int_rdempty, vga, 1
instance = comp, \u0|video_vga_controller_0|ns_mode~0 , u0|video_vga_controller_0|ns_mode~0, vga, 1
instance = comp, \u0|video_vga_controller_0|s_mode , u0|video_vga_controller_0|s_mode, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|Equal4~1 , u0|video_vga_controller_0|VGA_Timing|Equal4~1, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vblanking_pulse~0 , u0|video_vga_controller_0|VGA_Timing|vblanking_pulse~0, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vblanking_pulse , u0|video_vga_controller_0|VGA_Timing|vblanking_pulse, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|hblanking_pulse~0 , u0|video_vga_controller_0|VGA_Timing|hblanking_pulse~0, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|hblanking_pulse , u0|video_vga_controller_0|VGA_Timing|hblanking_pulse, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|blanking_pulse~0 , u0|video_vga_controller_0|VGA_Timing|blanking_pulse~0, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|blanking_pulse , u0|video_vga_controller_0|VGA_Timing|blanking_pulse, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|comb~0 , u0|video_dual_clock_buffer_0|comb~0, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a0 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a0, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a1~0 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a1~0, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a1 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a1, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|_~7 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|_~7, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|sub_parity7a[0] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|sub_parity7a[0], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|_~6 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|_~6, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|sub_parity7a[1] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|sub_parity7a[1], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|_~5 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|_~5, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|parity6 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|parity6, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|_~2 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|_~2, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a2~0 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a2~0, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a2 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a2, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a3~0 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a3~0, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a3 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a3, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a4~0 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a4~0, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a4 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a4, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|_~4 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|_~4, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a5~0 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a5~0, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a5 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a5, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a7~0 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a7~0, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a7 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a7, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g[7] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g[7], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[7], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[7], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[7]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[7]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[7] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[7], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[5], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[5], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[5]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[5]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[5] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[5], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[6], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[6], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[6]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[6]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[6] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[6], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor5 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor5, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_brp|dffe15a[5] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_brp|dffe15a[5], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor4 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor4, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_bwp|dffe15a[4] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_bwp|dffe15a[4], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[4], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[4], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[4]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[4]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[4] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[4], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor4 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor4, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_brp|dffe15a[4] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_brp|dffe15a[4], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[3], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[3], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[3]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[3]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[3] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[3], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor3 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor3, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_brp|dffe15a[3] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_brp|dffe15a[3], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor3 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor3, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_bwp|dffe15a[3] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_bwp|dffe15a[3], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor2 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor2, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_bwp|dffe15a[2] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_bwp|dffe15a[2], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[2], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[2], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[2]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[2]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[2] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[2], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor2 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor2, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_brp|dffe15a[2] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_brp|dffe15a[2], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[1], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[1], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[1]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[1]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[1] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[1], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor1 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor1, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_brp|dffe15a[1] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_brp|dffe15a[1], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor1 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor1, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_bwp|dffe15a[1] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_bwp|dffe15a[1], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[0], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[0], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[0]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[0]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[0] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[0], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor0 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor0, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_brp|dffe15a[0] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_brp|dffe15a[0], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor0 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor0, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_bwp|dffe15a[0] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_bwp|dffe15a[0], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|op_1~1 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|op_1~1, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|op_1~3 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|op_1~3, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|op_1~5 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|op_1~5, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|op_1~7 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|op_1~7, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|op_1~8 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|op_1~8, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|op_1~10 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|op_1~10, vga, 1
instance = comp, \u0|video_alpha_blender_0|background_ready~0 , u0|video_alpha_blender_0|background_ready~0, vga, 1
instance = comp, \u0|video_alpha_blender_0|background_ready~1 , u0|video_alpha_blender_0|background_ready~1, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|_~2 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|_~2, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a3~0 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a3~0, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a3 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a3, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|_~7 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|_~7, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|sub_parity10a[0] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|sub_parity10a[0], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|_~6 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|_~6, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|sub_parity10a[1] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|sub_parity10a[1], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|_~5 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|_~5, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|parity9 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|parity9, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|_~0 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|_~0, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a0 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a0, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a1~0 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a1~0, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a1 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a1, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|_~1 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|_~1, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a2~0 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a2~0, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a2 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a2, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|_~3 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|_~3, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a5~0 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a5~0, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a5 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a5, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a7~0 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a7~0, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a7 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a7, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[7]~feeder , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[7]~feeder, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[7] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[7], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor6 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor6, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_bwp|dffe15a[6] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_bwp|dffe15a[6], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor6 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor6, vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_brp|dffe15a[6] , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_brp|dffe15a[6], vga, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|op_1~12 , u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|op_1~12, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_in_ready~0 , u0|video_scaler_0|Multiply_Width|stream_in_ready~0, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_in_ready~1 , u0|video_scaler_0|Multiply_Width|stream_in_ready~1, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|enlarge_height_counter~0 , u0|video_scaler_0|Multiply_Height|enlarge_height_counter~0, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|enlarge_height_counter[0] , u0|video_scaler_0|Multiply_Height|enlarge_height_counter[0], vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_startofpacket~0 , u0|video_scaler_0|Multiply_Height|stream_out_startofpacket~0, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Height|stream_out_startofpacket , u0|video_scaler_0|Multiply_Height|stream_out_startofpacket, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|startofpacket~0 , u0|video_scaler_0|Multiply_Width|startofpacket~0, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|startofpacket , u0|video_scaler_0|Multiply_Width|startofpacket, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_startofpacket~0 , u0|video_scaler_0|Multiply_Width|stream_out_startofpacket~0, vga, 1
instance = comp, \u0|video_scaler_0|Multiply_Width|stream_out_startofpacket , u0|video_scaler_0|Multiply_Width|stream_out_startofpacket, vga, 1
instance = comp, \u0|video_alpha_blender_0|foreground_ready , u0|video_alpha_blender_0|foreground_ready, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|y_position[6]~18 , u0|video_character_buffer_with_dma_0|y_position[6]~18, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|y_position[3] , u0|video_character_buffer_with_dma_0|y_position[3], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|y_position[4]~19 , u0|video_character_buffer_with_dma_0|y_position[4]~19, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|y_position[4] , u0|video_character_buffer_with_dma_0|y_position[4], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|y_position[5]~21 , u0|video_character_buffer_with_dma_0|y_position[5]~21, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|y_position[5] , u0|video_character_buffer_with_dma_0|y_position[5], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|y_position[6]~23 , u0|video_character_buffer_with_dma_0|y_position[6]~23, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|y_position[6] , u0|video_character_buffer_with_dma_0|y_position[6], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|y_position[7]~25 , u0|video_character_buffer_with_dma_0|y_position[7]~25, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|y_position[7] , u0|video_character_buffer_with_dma_0|y_position[7], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|y_position[8]~27 , u0|video_character_buffer_with_dma_0|y_position[8]~27, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|y_position[8] , u0|video_character_buffer_with_dma_0|y_position[8], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|Equal3~1 , u0|video_character_buffer_with_dma_0|Equal3~1, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|Equal3~0 , u0|video_character_buffer_with_dma_0|Equal3~0, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|y_position[6]~17 , u0|video_character_buffer_with_dma_0|y_position[6]~17, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|y_position[0] , u0|video_character_buffer_with_dma_0|y_position[0], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|y_position[1]~11 , u0|video_character_buffer_with_dma_0|y_position[1]~11, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|y_position[1] , u0|video_character_buffer_with_dma_0|y_position[1], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|y_position[2] , u0|video_character_buffer_with_dma_0|y_position[2], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|always4~1 , u0|video_character_buffer_with_dma_0|always4~1, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|always4~0 , u0|video_character_buffer_with_dma_0|always4~0, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|always4~3 , u0|video_character_buffer_with_dma_0|always4~3, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|always4~2 , u0|video_character_buffer_with_dma_0|always4~2, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|always4~4 , u0|video_character_buffer_with_dma_0|always4~4, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|always4~5 , u0|video_character_buffer_with_dma_0|always4~5, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[16]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[16]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[16] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[16], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[16]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[16]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[16] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[16], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~0 , u0|video_character_buffer_with_dma_0|control_reg~0, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~1 , u0|video_character_buffer_with_dma_0|control_reg~1, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~2 , u0|video_character_buffer_with_dma_0|control_reg~2, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~3 , u0|video_character_buffer_with_dma_0|control_reg~3, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[16] , u0|video_character_buffer_with_dma_0|control_reg[16], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|clear_screen~0 , u0|video_character_buffer_with_dma_0|clear_screen~0, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|clear_screen , u0|video_character_buffer_with_dma_0|clear_screen, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|buf_readdata~2 , u0|video_character_buffer_with_dma_0|buf_readdata~2, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|buf_readdata[1] , u0|video_character_buffer_with_dma_0|buf_readdata[1], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][1] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][1], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem~1 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem~1, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][1] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][1], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|out_data[1]~1 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|out_data[1]~1, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~3 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~3, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[1] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[1], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_data[1]~3 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_data[1]~3, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[1] , u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[1], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[1]~feeder , u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[1]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[1] , u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[1], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~12 , u0|video_character_buffer_with_dma_0|control_reg~12, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[1] , u0|video_character_buffer_with_dma_0|control_reg[1], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~6 , u0|video_character_buffer_with_dma_0|ctrl_readdata~6, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[1] , u0|video_character_buffer_with_dma_0|ctrl_readdata[1], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][1] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][1], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~4 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~4, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][1] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][1], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[1]~4 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[1]~4, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[1] , u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[1], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[1] , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[1], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~18 , u0|mm_interconnect_0|rsp_mux_001|src_data[1]~18, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[1] , u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[1], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[1]~feeder , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[1]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[1] , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[1], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~17 , u0|mm_interconnect_0|rsp_mux_001|src_data[1]~17, vga, 1
instance = comp, \u0|jtag_uart_0|av_readdata[1]~2 , u0|jtag_uart_0|av_readdata[1]~2, vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1], vga, 1
instance = comp, \DRAM_DQ[1]~input , DRAM_DQ[1]~input, vga, 1
instance = comp, \u0|sdram_controller_0|za_data[1] , u0|sdram_controller_0|za_data[1], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~33 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~33, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~1 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~1, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~278 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~278, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~97 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~97, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~65 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~65, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~279 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~279, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~193 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~193, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~129 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~129, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~276 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~276, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~161 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~161, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~225 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~225, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~277 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~277, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~280 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~280, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[1] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[1], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[1]~feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[1]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[1] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[1], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[1]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[1]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[1] , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[1], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[1]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[1]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[1] , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[1], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~20 , u0|mm_interconnect_0|rsp_mux_001|src_data[1]~20, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[1] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[1], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address~24 , u0|video_pixel_buffer_dma_0|back_buf_start_address~24, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address[1] , u0|video_pixel_buffer_dma_0|back_buf_start_address[1], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address~21 , u0|video_pixel_buffer_dma_0|buffer_start_address~21, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address[1] , u0|video_pixel_buffer_dma_0|buffer_start_address[1], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata~16 , u0|video_pixel_buffer_dma_0|slave_readdata~16, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[1] , u0|video_pixel_buffer_dma_0|slave_readdata[1], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][1] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][1], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~4 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~4, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][1]~feeder , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][1]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][1] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][1], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[1]~4 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[1]~4, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[1] , u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[1], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[1]~feeder , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[1]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[1] , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[1], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[1]~feeder , u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[1]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[1] , u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[1], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[1] , u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[1], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~19 , u0|mm_interconnect_0|rsp_mux_001|src_data[1]~19, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~21 , u0|mm_interconnect_0|rsp_mux_001|src_data[1]~21, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[1] , u0|nios2_gen2_0|cpu|d_readdata_d1[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[1]~10 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[1]~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[1]~11 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[1]~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[16] , u0|nios2_gen2_0|cpu|M_alu_result[16], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[16]~16 , u0|nios2_gen2_0|cpu|M_inst_result[16]~16, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[16]~17 , u0|nios2_gen2_0|cpu|M_inst_result[16]~17, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[16] , u0|nios2_gen2_0|cpu|A_inst_result[16], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~57 , u0|nios2_gen2_0|cpu|A_shift_rot_result~57, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~58 , u0|nios2_gen2_0|cpu|A_shift_rot_result~58, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[0] , u0|nios2_gen2_0|cpu|M_rot_prestep2[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~56 , u0|nios2_gen2_0|cpu|A_shift_rot_result~56, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~59 , u0|nios2_gen2_0|cpu|A_shift_rot_result~59, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[16] , u0|nios2_gen2_0|cpu|A_shift_rot_result[16], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[0]~7 , u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[0]~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[16] , u0|nios2_gen2_0|cpu|A_slow_inst_result[16], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[16]~51 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[16]~51, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[16]~52 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[16]~52, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[16]~53 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[16]~53, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[2]~37 , u0|nios2_gen2_0|cpu|D_src2_reg[2]~37, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[2]~104 , u0|nios2_gen2_0|cpu|D_src2_reg[2]~104, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[2] , u0|nios2_gen2_0|cpu|E_src2_reg[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[2]~feeder , u0|nios2_gen2_0|cpu|M_st_data[2]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[2] , u0|nios2_gen2_0|cpu|M_st_data[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[2]~3 , u0|nios2_gen2_0|cpu|d_writedata[2]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[2] , u0|nios2_gen2_0|cpu|d_writedata[2], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~4 , u0|mm_interconnect_0|cmd_mux_006|src_payload~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[2] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~1 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~14 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~14, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~15 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~15, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~16 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~16, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~17 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~17, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~18 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~18, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~19 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~19, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~3 , u0|mm_interconnect_0|cmd_mux_006|src_payload~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[1] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~28 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~28, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]~feeder , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[5]~15 , u0|mm_interconnect_0|rsp_mux_002|src_data[5]~15, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[5] , u0|nios2_gen2_0|cpu|i_readdata_d1[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[1]~1 , u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[1]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[28]~90 , u0|nios2_gen2_0|cpu|D_src1_reg[28]~90, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[28]~91 , u0|nios2_gen2_0|cpu|D_src1_reg[28]~91, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[28]~92 , u0|nios2_gen2_0|cpu|D_src1_reg[28]~92, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[28]~_Duplicate_1 , u0|nios2_gen2_0|cpu|E_src1[28]~_Duplicate_1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_prestep1[29]~22 , u0|nios2_gen2_0|cpu|E_rot_prestep1[29]~22, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_prestep1[27]~23 , u0|nios2_gen2_0|cpu|E_rot_prestep1[27]~23, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[29]~2 , u0|nios2_gen2_0|cpu|M_rot_prestep2[29]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[29] , u0|nios2_gen2_0|cpu|M_rot_prestep2[29], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~68 , u0|nios2_gen2_0|cpu|A_shift_rot_result~68, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~70 , u0|nios2_gen2_0|cpu|A_shift_rot_result~70, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~69 , u0|nios2_gen2_0|cpu|A_shift_rot_result~69, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~71 , u0|nios2_gen2_0|cpu|A_shift_rot_result~71, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[13] , u0|nios2_gen2_0|cpu|A_shift_rot_result[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[13]~0 , u0|nios2_gen2_0|cpu|A_slow_inst_result[13]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_data_fill_bit , u0|nios2_gen2_0|cpu|A_slow_ld_data_fill_bit, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ld_align_byte1_fill~0 , u0|nios2_gen2_0|cpu|M_ld_align_byte1_fill~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ld_align_byte1_fill , u0|nios2_gen2_0|cpu|A_ld_align_byte1_fill, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[13] , u0|nios2_gen2_0|cpu|A_slow_inst_result[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[13] , u0|nios2_gen2_0|cpu|A_mul_cell_p1[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[13]~61 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[13]~61, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[13]~feeder , u0|nios2_gen2_0|cpu|M_alu_result[13]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[13] , u0|nios2_gen2_0|cpu|M_alu_result[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[13]~43 , u0|nios2_gen2_0|cpu|M_inst_result[13]~43, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[13]~44 , u0|nios2_gen2_0|cpu|M_inst_result[13]~44, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[13] , u0|nios2_gen2_0|cpu|A_inst_result[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[13]~5 , u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[13]~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[13]~62 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[13]~62, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[13]~63 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[13]~63, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[22]~feeder , u0|nios2_gen2_0|cpu|W_wr_data[22]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[22] , u0|nios2_gen2_0|cpu|W_wr_data[22], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[22]~52 , u0|nios2_gen2_0|cpu|D_src2_reg[22]~52, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[22]~53 , u0|nios2_gen2_0|cpu|D_src2_reg[22]~53, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[22]~137 , u0|nios2_gen2_0|cpu|D_src2_reg[22]~137, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[22] , u0|nios2_gen2_0|cpu|E_src2[22], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~16 , u0|nios2_gen2_0|cpu|Add8~16, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[22]~15 , u0|nios2_gen2_0|cpu|E_logic_result[22]~15, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[22]~8 , u0|nios2_gen2_0|cpu|E_alu_result[22]~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[22] , u0|nios2_gen2_0|cpu|E_alu_result[22], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[22] , u0|nios2_gen2_0|cpu|M_alu_result[22], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[22]~30 , u0|nios2_gen2_0|cpu|D_src1_reg[22]~30, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[22]~31 , u0|nios2_gen2_0|cpu|D_src1_reg[22]~31, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[22]~32 , u0|nios2_gen2_0|cpu|D_src1_reg[22]~32, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[22]~_Duplicate_1 , u0|nios2_gen2_0|cpu|E_src1[22]~_Duplicate_1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_prestep1[22]~2 , u0|nios2_gen2_0|cpu|E_rot_prestep1[22]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[24]~9 , u0|nios2_gen2_0|cpu|M_rot_prestep2[24]~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[24] , u0|nios2_gen2_0|cpu|M_rot_prestep2[24], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~24 , u0|nios2_gen2_0|cpu|A_shift_rot_result~24, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~25 , u0|nios2_gen2_0|cpu|A_shift_rot_result~25, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~26 , u0|nios2_gen2_0|cpu|A_shift_rot_result~26, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~27 , u0|nios2_gen2_0|cpu|A_shift_rot_result~27, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[24] , u0|nios2_gen2_0|cpu|A_shift_rot_result[24], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[0]~3 , u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[0]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[24] , u0|nios2_gen2_0|cpu|A_slow_inst_result[24], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[24]~20 , u0|nios2_gen2_0|cpu|M_inst_result[24]~20, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[24]~21 , u0|nios2_gen2_0|cpu|M_inst_result[24]~21, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[24] , u0|nios2_gen2_0|cpu|A_inst_result[24], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[24]~27 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[24]~27, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[24]~28 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[24]~28, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[24]~29 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[24]~29, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[24]~24 , u0|nios2_gen2_0|cpu|D_src1_reg[24]~24, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[24]~25 , u0|nios2_gen2_0|cpu|D_src1_reg[24]~25, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[24]~26 , u0|nios2_gen2_0|cpu|D_src1_reg[24]~26, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[24]~_Duplicate_1 , u0|nios2_gen2_0|cpu|E_src1[24]~_Duplicate_1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_prestep1[25]~16 , u0|nios2_gen2_0|cpu|E_rot_prestep1[25]~16, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[27]~18 , u0|nios2_gen2_0|cpu|M_rot_prestep2[27]~18, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[27] , u0|nios2_gen2_0|cpu|M_rot_prestep2[27], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~76 , u0|nios2_gen2_0|cpu|A_shift_rot_result~76, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~78 , u0|nios2_gen2_0|cpu|A_shift_rot_result~78, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~77 , u0|nios2_gen2_0|cpu|A_shift_rot_result~77, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~79 , u0|nios2_gen2_0|cpu|A_shift_rot_result~79, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[11] , u0|nios2_gen2_0|cpu|A_shift_rot_result[11], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[9] , u0|nios2_gen2_0|cpu|M_pc_plus_one[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[11]~49 , u0|nios2_gen2_0|cpu|M_inst_result[11]~49, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[11]~50 , u0|nios2_gen2_0|cpu|M_inst_result[11]~50, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[11] , u0|nios2_gen2_0|cpu|A_inst_result[11], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[11]~7 , u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[11]~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[11] , u0|nios2_gen2_0|cpu|A_mul_cell_p1[11], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[11]~4 , u0|nios2_gen2_0|cpu|A_slow_inst_result[11]~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[11] , u0|nios2_gen2_0|cpu|A_slow_inst_result[11], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[11]~67 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[11]~67, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[11]~68 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[11]~68, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[11]~69 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[11]~69, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[16]~66 , u0|nios2_gen2_0|cpu|D_src2_reg[16]~66, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[16] , u0|nios2_gen2_0|cpu|W_wr_data[16], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[16]~67 , u0|nios2_gen2_0|cpu|D_src2_reg[16]~67, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[16]~143 , u0|nios2_gen2_0|cpu|D_src2_reg[16]~143, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[16] , u0|nios2_gen2_0|cpu|E_src2[16], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[16]~17 , u0|nios2_gen2_0|cpu|E_logic_result[16]~17, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_extra_pc[14]~12 , u0|nios2_gen2_0|cpu|D_extra_pc[14]~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[14] , u0|nios2_gen2_0|cpu|E_extra_pc[14], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[16]~14 , u0|nios2_gen2_0|cpu|E_alu_result[16]~14, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[16] , u0|nios2_gen2_0|cpu|E_alu_result[16], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[16]~48 , u0|nios2_gen2_0|cpu|D_src1_reg[16]~48, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[16]~49 , u0|nios2_gen2_0|cpu|D_src1_reg[16]~49, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[16]~50 , u0|nios2_gen2_0|cpu|D_src1_reg[16]~50, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[16]~_Duplicate_1 , u0|nios2_gen2_0|cpu|E_src1[16]~_Duplicate_1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[16] , u0|nios2_gen2_0|cpu|M_mem_baddr[16], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[16]~feeder , u0|nios2_gen2_0|cpu|A_mem_baddr[16]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[16] , u0|nios2_gen2_0|cpu|A_mem_baddr[16], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[1]~feeder , u0|nios2_gen2_0|cpu|A_dc_actual_tag[1]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[1] , u0|nios2_gen2_0|cpu|A_dc_actual_tag[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[1]~feeder , u0|nios2_gen2_0|cpu|A_dc_wb_tag[1]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[1] , u0|nios2_gen2_0|cpu|A_dc_wb_tag[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[1] , u0|nios2_gen2_0|cpu|d_address_tag_field[1], vga, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal5~0 , u0|mm_interconnect_0|router_001|Equal5~0, vga, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal6~2 , u0|mm_interconnect_0|router_001|Equal6~2, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_ready~0 , u0|mm_interconnect_0|crosser_002|clock_xer|in_ready~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|take_in_data~2 , u0|mm_interconnect_0|crosser_002|clock_xer|take_in_data~2, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[71] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[71], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[71]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[71]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[71] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[71], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_translator|read_latency_shift_reg~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_translator|read_latency_shift_reg[0], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[1]~1 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[1]~1, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[1] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[1], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[0]~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[0]~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[0] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[0], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent|rp_valid , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent|rp_valid, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_toggle~0 , u0|mm_interconnect_0|crosser_009|clock_xer|in_data_toggle~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_toggle~feeder , u0|mm_interconnect_0|crosser_009|clock_xer|in_data_toggle~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser_009|clock_xer|in_data_toggle, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_to_out_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_009|clock_xer|in_to_out_synchronizer|din_s1~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_009|clock_xer|in_to_out_synchronizer|din_s1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_to_out_synchronizer|dreg[0]~feeder , u0|mm_interconnect_0|crosser_009|clock_xer|in_to_out_synchronizer|dreg[0]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_009|clock_xer|in_to_out_synchronizer|dreg[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_toggle_flopped~feeder , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_toggle_flopped~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_toggle_flopped, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_valid , u0|mm_interconnect_0|crosser_009|clock_xer|out_valid, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~6 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~6, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[0] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[0], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_data[0]~6 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_data[0]~6, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[0] , u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[0]~feeder , u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[0]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[0] , u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~16 , u0|video_character_buffer_with_dma_0|control_reg~16, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[0] , u0|video_character_buffer_with_dma_0|control_reg[0], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~10 , u0|video_character_buffer_with_dma_0|ctrl_readdata~10, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[0] , u0|video_character_buffer_with_dma_0|ctrl_readdata[0], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][0] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][0], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~8 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~8, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][0] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][0], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[0]~8 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[0]~8, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[0] , u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[0] , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[0], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~35 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~35, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[0] , u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[0] , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[0], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~34 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~34, vga, 1
instance = comp, \u0|jtag_uart_0|av_readdata[0]~3 , u0|jtag_uart_0|av_readdata[0]~3, vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0], vga, 1
instance = comp, \DRAM_DQ[0]~input , DRAM_DQ[0]~input, vga, 1
instance = comp, \u0|sdram_controller_0|za_data[0] , u0|sdram_controller_0|za_data[0], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~160 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~160, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~224 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~224, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~192 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~192, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~128 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~128, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~296 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~296, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~297 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~297, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~96 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~96, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~64 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~64, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~32 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~32, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~0 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~0, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~298 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~298, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~299 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~299, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~300 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~300, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[0] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[0], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[0] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[0] , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[0]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[0]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[0] , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[0], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~37 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~37, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address~26 , u0|video_pixel_buffer_dma_0|back_buf_start_address~26, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address[0] , u0|video_pixel_buffer_dma_0|back_buf_start_address[0], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address~23 , u0|video_pixel_buffer_dma_0|buffer_start_address~23, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address[0] , u0|video_pixel_buffer_dma_0|buffer_start_address[0], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata~18 , u0|video_pixel_buffer_dma_0|slave_readdata~18, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata~20 , u0|video_pixel_buffer_dma_0|slave_readdata~20, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata~19 , u0|video_pixel_buffer_dma_0|slave_readdata~19, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata~21 , u0|video_pixel_buffer_dma_0|slave_readdata~21, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[0] , u0|video_pixel_buffer_dma_0|slave_readdata[0], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][0] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][0], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~8 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~8, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][0]~feeder , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][0]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][0] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][0], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[0]~8 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[0]~8, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[0] , u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[0]~feeder , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[0]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[0] , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[0]~feeder , u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[0]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[0] , u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[0] , u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[0], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~36 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~36, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~38 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~38, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[0] , u0|nios2_gen2_0|cpu|d_readdata_d1[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[0] , u0|nios2_gen2_0|cpu|A_st_data[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[0]~18 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[0]~18, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[0]~19 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[0]~19, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[0] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[1] , u0|nios2_gen2_0|cpu|d_writedata[1], vga, 1
instance = comp, \u0|jtag_uart_0|ien_AE~feeder , u0|jtag_uart_0|ien_AE~feeder, vga, 1
instance = comp, \u0|jtag_uart_0|ien_AE , u0|jtag_uart_0|ien_AE, vga, 1
instance = comp, \u0|jtag_uart_0|LessThan0~0 , u0|jtag_uart_0|LessThan0~0, vga, 1
instance = comp, \u0|jtag_uart_0|LessThan0~1 , u0|jtag_uart_0|LessThan0~1, vga, 1
instance = comp, \u0|jtag_uart_0|fifo_AE , u0|jtag_uart_0|fifo_AE, vga, 1
instance = comp, \u0|jtag_uart_0|av_readdata[9] , u0|jtag_uart_0|av_readdata[9], vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[9]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[9]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[9] , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[9], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[9] , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[9], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~28 , u0|mm_interconnect_0|rsp_mux_001|src_data[9]~28, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[9] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[9], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[9]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[9]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[9] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[9], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address~8 , u0|video_pixel_buffer_dma_0|buffer_start_address~8, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address[9] , u0|video_pixel_buffer_dma_0|buffer_start_address[9], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address~9 , u0|video_pixel_buffer_dma_0|back_buf_start_address~9, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address[9] , u0|video_pixel_buffer_dma_0|back_buf_start_address[9], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[9]~3 , u0|video_pixel_buffer_dma_0|slave_readdata[9]~3, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[9] , u0|video_pixel_buffer_dma_0|slave_readdata[9], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][9] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][9], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~6 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~6, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][9]~feeder , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][9]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][9] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][9], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[9]~6 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[9]~6, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[9] , u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[9], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[9] , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[9], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~8 , u0|mm_interconnect_0|rsp_mux_001|src_payload~8, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~5 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~5, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[9] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[9], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_data[9]~5 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_data[9]~5, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[9] , u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[9], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[9] , u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[9], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[9]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[9]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[9] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[9], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[9]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[9]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[9] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[9], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~14 , u0|video_character_buffer_with_dma_0|control_reg~14, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[9] , u0|video_character_buffer_with_dma_0|control_reg[9], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~8 , u0|video_character_buffer_with_dma_0|ctrl_readdata~8, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[9] , u0|video_character_buffer_with_dma_0|ctrl_readdata[9], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][9] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][9], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~6 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~6, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][9] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][9], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[9]~6 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[9]~6, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[9] , u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[9], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[9]~feeder , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[9]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[9] , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[9], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~27 , u0|mm_interconnect_0|rsp_mux_001|src_data[9]~27, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[9] , u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[9], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[9] , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[9], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~26 , u0|mm_interconnect_0|rsp_mux_001|src_data[9]~26, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~29 , u0|mm_interconnect_0|rsp_mux_001|src_data[9]~29, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[9] , u0|nios2_gen2_0|cpu|d_readdata_d1[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[9]~6 , u0|nios2_gen2_0|cpu|A_slow_inst_result[9]~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[9] , u0|nios2_gen2_0|cpu|A_slow_inst_result[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[9] , u0|nios2_gen2_0|cpu|A_mul_cell_p1[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[9]~73 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[9]~73, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~84 , u0|nios2_gen2_0|cpu|A_shift_rot_result~84, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~85 , u0|nios2_gen2_0|cpu|A_shift_rot_result~85, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~86 , u0|nios2_gen2_0|cpu|A_shift_rot_result~86, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~87 , u0|nios2_gen2_0|cpu|A_shift_rot_result~87, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[9] , u0|nios2_gen2_0|cpu|A_shift_rot_result[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[9]~14 , u0|nios2_gen2_0|cpu|M_inst_result[9]~14, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[9]~15 , u0|nios2_gen2_0|cpu|M_inst_result[9]~15, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[9] , u0|nios2_gen2_0|cpu|A_inst_result[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[9]~1 , u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[9]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[9]~74 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[9]~74, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[9]~75 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[9]~75, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[6]~87 , u0|nios2_gen2_0|cpu|D_src2_reg[6]~87, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[6]~9 , u0|nios2_gen2_0|cpu|E_src2[6]~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[6] , u0|nios2_gen2_0|cpu|E_src2[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[6]~9 , u0|nios2_gen2_0|cpu|E_logic_result[6]~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[4] , u0|nios2_gen2_0|cpu|D_pc_plus_one[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[4] , u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_extra_pc[4]~22 , u0|nios2_gen2_0|cpu|D_extra_pc[4]~22, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[4] , u0|nios2_gen2_0|cpu|E_extra_pc[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[6]~24 , u0|nios2_gen2_0|cpu|E_alu_result[6]~24, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[6] , u0|nios2_gen2_0|cpu|E_alu_result[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[6] , u0|nios2_gen2_0|cpu|M_alu_result[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[6]~53 , u0|nios2_gen2_0|cpu|M_inst_result[6]~53, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[4] , u0|nios2_gen2_0|cpu|M_pc_plus_one[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[6]~54 , u0|nios2_gen2_0|cpu|M_inst_result[6]~54, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[6] , u0|nios2_gen2_0|cpu|A_inst_result[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[6] , u0|nios2_gen2_0|cpu|A_mul_cell_p1[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[6]~83 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[6]~83, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[6]~84 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[6]~84, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~96 , u0|nios2_gen2_0|cpu|A_shift_rot_result~96, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~97 , u0|nios2_gen2_0|cpu|A_shift_rot_result~97, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_sel_fill0~0 , u0|nios2_gen2_0|cpu|E_rot_sel_fill0~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_sel_fill0 , u0|nios2_gen2_0|cpu|M_rot_sel_fill0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_pass0~0 , u0|nios2_gen2_0|cpu|E_rot_pass0~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_pass0 , u0|nios2_gen2_0|cpu|M_rot_pass0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~98 , u0|nios2_gen2_0|cpu|A_shift_rot_result~98, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~99 , u0|nios2_gen2_0|cpu|A_shift_rot_result~99, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[6] , u0|nios2_gen2_0|cpu|A_shift_rot_result[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[6]~9 , u0|nios2_gen2_0|cpu|A_slow_inst_result[6]~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[14]~1 , u0|nios2_gen2_0|cpu|A_slow_inst_result[14]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[6] , u0|nios2_gen2_0|cpu|A_slow_inst_result[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[6]~85 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[6]~85, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[6]~86 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[6]~86, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[13]~72 , u0|nios2_gen2_0|cpu|D_src2_reg[13]~72, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[13] , u0|nios2_gen2_0|cpu|W_wr_data[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[13]~73 , u0|nios2_gen2_0|cpu|D_src2_reg[13]~73, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[13]~0 , u0|nios2_gen2_0|cpu|E_src2[13]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[13] , u0|nios2_gen2_0|cpu|E_src2[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~25 , u0|nios2_gen2_0|cpu|Add8~25, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~27 , u0|nios2_gen2_0|cpu|Add8~27, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~32 , u0|nios2_gen2_0|cpu|Add8~32, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~42 , u0|nios2_gen2_0|cpu|Add8~42, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~44 , u0|nios2_gen2_0|cpu|Add8~44, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~46 , u0|nios2_gen2_0|cpu|Add8~46, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~48 , u0|nios2_gen2_0|cpu|Add8~48, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~50 , u0|nios2_gen2_0|cpu|Add8~50, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~52 , u0|nios2_gen2_0|cpu|Add8~52, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~54 , u0|nios2_gen2_0|cpu|Add8~54, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~56 , u0|nios2_gen2_0|cpu|Add8~56, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[14] , u0|nios2_gen2_0|cpu|M_mem_baddr[14], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[14]~feeder , u0|nios2_gen2_0|cpu|A_mem_baddr[14]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[14] , u0|nios2_gen2_0|cpu|A_mem_baddr[14], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[6]~feeder , u0|nios2_gen2_0|cpu|W_mem_baddr[6]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[6] , u0|nios2_gen2_0|cpu|W_mem_baddr[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[5] , u0|nios2_gen2_0|cpu|W_mem_baddr[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_dirty~4 , u0|nios2_gen2_0|cpu|M_dc_dirty~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[7] , u0|nios2_gen2_0|cpu|W_mem_baddr[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[8] , u0|nios2_gen2_0|cpu|W_mem_baddr[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_dirty~5 , u0|nios2_gen2_0|cpu|M_dc_dirty~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_dc_valid_st_cache_hit , u0|nios2_gen2_0|cpu|W_dc_valid_st_cache_hit, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[10]~feeder , u0|nios2_gen2_0|cpu|W_mem_baddr[10]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[10] , u0|nios2_gen2_0|cpu|W_mem_baddr[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[9] , u0|nios2_gen2_0|cpu|W_mem_baddr[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_dirty~6 , u0|nios2_gen2_0|cpu|M_dc_dirty~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_dirty~7 , u0|nios2_gen2_0|cpu|M_dc_dirty~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_dirty~0 , u0|nios2_gen2_0|cpu|M_dc_dirty~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_dirty~1 , u0|nios2_gen2_0|cpu|M_dc_dirty~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_dirty~2 , u0|nios2_gen2_0|cpu|M_dc_dirty~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_dirty~3 , u0|nios2_gen2_0|cpu|M_dc_dirty~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_dirty~8 , u0|nios2_gen2_0|cpu|M_dc_dirty~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_dirty , u0|nios2_gen2_0|cpu|A_dc_dirty, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_has_started_nxt~0 , u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_has_started_nxt~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_has_started , u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_has_started, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_starting~0 , u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_starting~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset_nxt[0]~2 , u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset_nxt[0]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset[0] , u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[0]~0 , u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[0]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[0]~1 , u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[0]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[14]~40 , u0|nios2_gen2_0|cpu|M_inst_result[14]~40, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[14]~41 , u0|nios2_gen2_0|cpu|M_inst_result[14]~41, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[14] , u0|nios2_gen2_0|cpu|A_inst_result[14], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[14]~4 , u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[14]~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~65 , u0|nios2_gen2_0|cpu|A_shift_rot_result~65, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~66 , u0|nios2_gen2_0|cpu|A_shift_rot_result~66, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~64 , u0|nios2_gen2_0|cpu|A_shift_rot_result~64, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~67 , u0|nios2_gen2_0|cpu|A_shift_rot_result~67, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[14] , u0|nios2_gen2_0|cpu|A_shift_rot_result[14], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[14] , u0|nios2_gen2_0|cpu|A_slow_inst_result[14], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[14] , u0|nios2_gen2_0|cpu|A_mul_cell_p1[14], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[14]~58 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[14]~58, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[14]~59 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[14]~59, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[14]~60 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[14]~60, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[14] , u0|nios2_gen2_0|cpu|W_wr_data[14], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[14]~70 , u0|nios2_gen2_0|cpu|D_src2_reg[14]~70, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[14]~71 , u0|nios2_gen2_0|cpu|D_src2_reg[14]~71, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[14]~1 , u0|nios2_gen2_0|cpu|E_src2[14]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[14] , u0|nios2_gen2_0|cpu|E_src2[14], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[14]~1 , u0|nios2_gen2_0|cpu|E_logic_result[14]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[14]~16 , u0|nios2_gen2_0|cpu|E_alu_result[14]~16, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[14] , u0|nios2_gen2_0|cpu|E_alu_result[14], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[14]~54 , u0|nios2_gen2_0|cpu|D_src1_reg[14]~54, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[14]~55 , u0|nios2_gen2_0|cpu|D_src1_reg[14]~55, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[14]~56 , u0|nios2_gen2_0|cpu|D_src1_reg[14]~56, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[14]~_Duplicate_2 , u0|nios2_gen2_0|cpu|E_src1[14]~_Duplicate_2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[14]~feeder , u0|nios2_gen2_0|cpu|M_target_pcb[14]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[14] , u0|nios2_gen2_0|cpu|M_target_pcb[14], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[12]~9 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[12]~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[12]~feeder , u0|nios2_gen2_0|cpu|M_pc[12]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[12] , u0|nios2_gen2_0|cpu|M_pc[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[12] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[12]~16 , u0|nios2_gen2_0|cpu|F_pc_nxt[12]~16, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[12]~17 , u0|nios2_gen2_0|cpu|F_pc_nxt[12]~17, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[12]~18 , u0|nios2_gen2_0|cpu|F_pc_nxt[12]~18, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[12]~19 , u0|nios2_gen2_0|cpu|F_pc_nxt[12]~19, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[12] , u0|nios2_gen2_0|cpu|F_pc[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[12] , u0|nios2_gen2_0|cpu|D_pc[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[12]~feeder , u0|nios2_gen2_0|cpu|E_pc[12]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[12] , u0|nios2_gen2_0|cpu|E_pc[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[13]~50 , u0|nios2_gen2_0|cpu|M_pc_plus_one[13]~50, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[14] , u0|nios2_gen2_0|cpu|M_pc_plus_one[14], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[16] , u0|nios2_gen2_0|cpu|M_target_pcb[16], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[14]~11 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[14]~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[14] , u0|nios2_gen2_0|cpu|M_pc[14], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[14] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[14], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[14]~24 , u0|nios2_gen2_0|cpu|F_pc_nxt[14]~24, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[14]~25 , u0|nios2_gen2_0|cpu|F_pc_nxt[14]~25, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[14]~26 , u0|nios2_gen2_0|cpu|F_pc_nxt[14]~26, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[14]~feeder , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[14]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[14] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[14], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[14]~27 , u0|nios2_gen2_0|cpu|F_pc_nxt[14]~27, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[14] , u0|nios2_gen2_0|cpu|F_pc[14], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[15]~30 , u0|nios2_gen2_0|cpu|F_pc_plus_one[15]~30, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[15]~28 , u0|nios2_gen2_0|cpu|F_pc_nxt[15]~28, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[15]~29 , u0|nios2_gen2_0|cpu|F_pc_nxt[15]~29, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[17]~feeder , u0|nios2_gen2_0|cpu|M_target_pcb[17]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[17] , u0|nios2_gen2_0|cpu|M_target_pcb[17], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[15]~12 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[15]~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[15]~feeder , u0|nios2_gen2_0|cpu|M_pc[15]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[15] , u0|nios2_gen2_0|cpu|M_pc[15], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[15] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[15], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_extra_pc[15]~11 , u0|nios2_gen2_0|cpu|D_extra_pc[15]~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[15] , u0|nios2_gen2_0|cpu|E_extra_pc[15], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[15] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[15], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[15]~30 , u0|nios2_gen2_0|cpu|F_pc_nxt[15]~30, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[15]~31 , u0|nios2_gen2_0|cpu|F_pc_nxt[15]~31, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[15] , u0|nios2_gen2_0|cpu|F_pc[15], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[17] , u0|nios2_gen2_0|cpu|D_pc_plus_one[17], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_extra_pc[17]~9 , u0|nios2_gen2_0|cpu|D_extra_pc[17]~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[17] , u0|nios2_gen2_0|cpu|E_extra_pc[17], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[17] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[17], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[17]~39 , u0|nios2_gen2_0|cpu|F_pc_nxt[17]~39, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[17]~37 , u0|nios2_gen2_0|cpu|F_pc_nxt[17]~37, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[17]~38 , u0|nios2_gen2_0|cpu|F_pc_nxt[17]~38, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[17]~40 , u0|nios2_gen2_0|cpu|F_pc_nxt[17]~40, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[17] , u0|nios2_gen2_0|cpu|F_pc[17], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[17] , u0|nios2_gen2_0|cpu|D_pc[17], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[17]~feeder , u0|nios2_gen2_0|cpu|E_pc[17]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[17] , u0|nios2_gen2_0|cpu|E_pc[17], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[17] , u0|nios2_gen2_0|cpu|M_pc_plus_one[17], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[19]~34 , u0|nios2_gen2_0|cpu|M_inst_result[19]~34, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[19]~35 , u0|nios2_gen2_0|cpu|M_inst_result[19]~35, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[19] , u0|nios2_gen2_0|cpu|A_inst_result[19], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[19]~42 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[19]~42, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~46 , u0|nios2_gen2_0|cpu|A_shift_rot_result~46, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~44 , u0|nios2_gen2_0|cpu|A_shift_rot_result~44, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~45 , u0|nios2_gen2_0|cpu|A_shift_rot_result~45, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~47 , u0|nios2_gen2_0|cpu|A_shift_rot_result~47, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[19] , u0|nios2_gen2_0|cpu|A_shift_rot_result[19], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[3]~4 , u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[3]~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[19] , u0|nios2_gen2_0|cpu|A_slow_inst_result[19], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[19]~43 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[19]~43, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[19]~44 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[19]~44, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[19] , u0|nios2_gen2_0|cpu|W_wr_data[19], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[19]~60 , u0|nios2_gen2_0|cpu|D_src2_reg[19]~60, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[19]~61 , u0|nios2_gen2_0|cpu|D_src2_reg[19]~61, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[19]~140 , u0|nios2_gen2_0|cpu|D_src2_reg[19]~140, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[19] , u0|nios2_gen2_0|cpu|E_src2[19], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[19]~21 , u0|nios2_gen2_0|cpu|E_logic_result[19]~21, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[19]~11 , u0|nios2_gen2_0|cpu|E_alu_result[19]~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[19] , u0|nios2_gen2_0|cpu|E_alu_result[19], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[19]~feeder , u0|nios2_gen2_0|cpu|M_alu_result[19]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[19] , u0|nios2_gen2_0|cpu|M_alu_result[19], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[19]~39 , u0|nios2_gen2_0|cpu|D_src1_reg[19]~39, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[19]~40 , u0|nios2_gen2_0|cpu|D_src1_reg[19]~40, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[19]~41 , u0|nios2_gen2_0|cpu|D_src1_reg[19]~41, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[19]~_Duplicate_1 , u0|nios2_gen2_0|cpu|E_src1[19]~_Duplicate_1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_prestep1[19]~19 , u0|nios2_gen2_0|cpu|E_rot_prestep1[19]~19, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[21]~3 , u0|nios2_gen2_0|cpu|M_rot_prestep2[21]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[21] , u0|nios2_gen2_0|cpu|M_rot_prestep2[21], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~100 , u0|nios2_gen2_0|cpu|A_shift_rot_result~100, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~101 , u0|nios2_gen2_0|cpu|A_shift_rot_result~101, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~102 , u0|nios2_gen2_0|cpu|A_shift_rot_result~102, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~103 , u0|nios2_gen2_0|cpu|A_shift_rot_result~103, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[5] , u0|nios2_gen2_0|cpu|A_shift_rot_result[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[5]~10 , u0|nios2_gen2_0|cpu|A_slow_inst_result[5]~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[5] , u0|nios2_gen2_0|cpu|A_slow_inst_result[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[5]~89 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[5]~89, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[5] , u0|nios2_gen2_0|cpu|A_mul_cell_p1[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[3] , u0|nios2_gen2_0|cpu|M_pc_plus_one[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[5]~feeder , u0|nios2_gen2_0|cpu|M_alu_result[5]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[5] , u0|nios2_gen2_0|cpu|M_alu_result[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[5]~55 , u0|nios2_gen2_0|cpu|M_inst_result[5]~55, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[5]~56 , u0|nios2_gen2_0|cpu|M_inst_result[5]~56, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[5] , u0|nios2_gen2_0|cpu|A_inst_result[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[5]~87 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[5]~87, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[5]~88 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[5]~88, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[5]~90 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[5]~90, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[5] , u0|nios2_gen2_0|cpu|W_wr_data[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[5]~81 , u0|nios2_gen2_0|cpu|D_src1_reg[5]~81, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[5]~82 , u0|nios2_gen2_0|cpu|D_src1_reg[5]~82, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[5]~83 , u0|nios2_gen2_0|cpu|D_src1_reg[5]~83, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[5]~_Duplicate_2 , u0|nios2_gen2_0|cpu|E_src1[5]~_Duplicate_2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_prestep1[6]~10 , u0|nios2_gen2_0|cpu|E_rot_prestep1[6]~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[8]~11 , u0|nios2_gen2_0|cpu|M_rot_prestep2[8]~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[8] , u0|nios2_gen2_0|cpu|M_rot_prestep2[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~89 , u0|nios2_gen2_0|cpu|A_shift_rot_result~89, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~88 , u0|nios2_gen2_0|cpu|A_shift_rot_result~88, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~91 , u0|nios2_gen2_0|cpu|A_shift_rot_result~91, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[8] , u0|nios2_gen2_0|cpu|A_shift_rot_result[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[8]~feeder , u0|nios2_gen2_0|cpu|M_alu_result[8]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[8] , u0|nios2_gen2_0|cpu|M_alu_result[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[8]~22 , u0|nios2_gen2_0|cpu|M_inst_result[8]~22, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[6] , u0|nios2_gen2_0|cpu|M_pc_plus_one[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[8]~23 , u0|nios2_gen2_0|cpu|M_inst_result[8]~23, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[8] , u0|nios2_gen2_0|cpu|A_inst_result[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[8]~2 , u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[8]~2, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][8] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][8], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[8]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[8]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[8] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[8], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[8]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[8]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[8] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[8], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address~7 , u0|video_pixel_buffer_dma_0|buffer_start_address~7, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address[8] , u0|video_pixel_buffer_dma_0|buffer_start_address[8], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address~7 , u0|video_pixel_buffer_dma_0|back_buf_start_address~7, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address[8] , u0|video_pixel_buffer_dma_0|back_buf_start_address[8], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata~23 , u0|video_pixel_buffer_dma_0|slave_readdata~23, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[8] , u0|video_pixel_buffer_dma_0|slave_readdata[8], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~10 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~10, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][8] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][8], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[8]~10 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[8]~10, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[8] , u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[8], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[8]~feeder , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[8]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[8] , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[8], vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[8]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[8]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[8] , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[8], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[8] , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[8], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~46 , u0|mm_interconnect_0|rsp_mux_001|src_data[8]~46, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~8 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~8, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[8] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[8], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_data[8]~8 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_data[8]~8, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[8] , u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[8], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[8] , u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[8], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~9 , u0|mm_interconnect_0|rsp_mux_001|src_payload~9, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][8] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][8], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[8] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[8], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[8] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[8], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~17 , u0|video_character_buffer_with_dma_0|control_reg~17, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[8] , u0|video_character_buffer_with_dma_0|control_reg[8], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~12 , u0|video_character_buffer_with_dma_0|ctrl_readdata~12, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[8] , u0|video_character_buffer_with_dma_0|ctrl_readdata[8], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~10 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~10, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][8]~feeder , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][8]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][8] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][8], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[8]~10 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[8]~10, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[8] , u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[8], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[8]~feeder , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[8]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[8] , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[8], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[8] , u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[8], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[8] , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[8], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~44 , u0|mm_interconnect_0|rsp_mux_001|src_data[8]~44, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~45 , u0|mm_interconnect_0|rsp_mux_001|src_data[8]~45, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~47 , u0|mm_interconnect_0|rsp_mux_001|src_data[8]~47, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[8] , u0|nios2_gen2_0|cpu|d_readdata_d1[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[8]~7 , u0|nios2_gen2_0|cpu|A_slow_inst_result[8]~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[8] , u0|nios2_gen2_0|cpu|A_slow_inst_result[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[8] , u0|nios2_gen2_0|cpu|A_mul_cell_p1[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[8]~76 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[8]~76, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[8]~77 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[8]~77, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[8]~78 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[8]~78, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[8] , u0|nios2_gen2_0|cpu|W_wr_data[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[8]~82 , u0|nios2_gen2_0|cpu|D_src2_reg[8]~82, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[8]~83 , u0|nios2_gen2_0|cpu|D_src2_reg[8]~83, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[8]~7 , u0|nios2_gen2_0|cpu|E_src2[8]~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[8] , u0|nios2_gen2_0|cpu|E_src2[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~30 , u0|nios2_gen2_0|cpu|Add8~30, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[6] , u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[6] , u0|nios2_gen2_0|cpu|D_pc_plus_one[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_extra_pc[6]~20 , u0|nios2_gen2_0|cpu|D_extra_pc[6]~20, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[6] , u0|nios2_gen2_0|cpu|E_extra_pc[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[8]~7 , u0|nios2_gen2_0|cpu|E_logic_result[8]~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[8]~22 , u0|nios2_gen2_0|cpu|E_alu_result[8]~22, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[8] , u0|nios2_gen2_0|cpu|E_alu_result[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[8]~108 , u0|nios2_gen2_0|cpu|D_src2_reg[8]~108, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[8] , u0|nios2_gen2_0|cpu|E_src2_reg[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[8]~0 , u0|nios2_gen2_0|cpu|E_st_data[8]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[8] , u0|nios2_gen2_0|cpu|M_st_data[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_st_data[8]~11 , u0|nios2_gen2_0|cpu|M_dc_st_data[8]~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[8] , u0|nios2_gen2_0|cpu|A_dc_st_data[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[8]~22 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[8]~22, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[8]~23 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[8]~23, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[12]~47 , u0|nios2_gen2_0|cpu|M_inst_result[12]~47, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[12]~48 , u0|nios2_gen2_0|cpu|M_inst_result[12]~48, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[12] , u0|nios2_gen2_0|cpu|A_inst_result[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[12]~6 , u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[12]~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~73 , u0|nios2_gen2_0|cpu|A_shift_rot_result~73, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~74 , u0|nios2_gen2_0|cpu|A_shift_rot_result~74, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~72 , u0|nios2_gen2_0|cpu|A_shift_rot_result~72, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~75 , u0|nios2_gen2_0|cpu|A_shift_rot_result~75, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[12] , u0|nios2_gen2_0|cpu|A_shift_rot_result[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[12]~3 , u0|nios2_gen2_0|cpu|A_slow_inst_result[12]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[12] , u0|nios2_gen2_0|cpu|A_slow_inst_result[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[12] , u0|nios2_gen2_0|cpu|A_mul_cell_p1[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[12]~64 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[12]~64, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[12]~65 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[12]~65, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[12]~66 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[12]~66, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[12]~74 , u0|nios2_gen2_0|cpu|D_src2_reg[12]~74, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[12] , u0|nios2_gen2_0|cpu|W_wr_data[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[12]~75 , u0|nios2_gen2_0|cpu|D_src2_reg[12]~75, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[12]~3 , u0|nios2_gen2_0|cpu|E_src2[12]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[12] , u0|nios2_gen2_0|cpu|E_src2[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~26 , u0|nios2_gen2_0|cpu|Add8~26, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[12]~3 , u0|nios2_gen2_0|cpu|E_logic_result[12]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[12]~18 , u0|nios2_gen2_0|cpu|E_alu_result[12]~18, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[12] , u0|nios2_gen2_0|cpu|E_alu_result[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[12]~60 , u0|nios2_gen2_0|cpu|D_src1_reg[12]~60, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[12]~61 , u0|nios2_gen2_0|cpu|D_src1_reg[12]~61, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[12]~62 , u0|nios2_gen2_0|cpu|D_src1_reg[12]~62, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[12]~_Duplicate_2 , u0|nios2_gen2_0|cpu|E_src1[12]~_Duplicate_2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_prestep1[12]~15 , u0|nios2_gen2_0|cpu|E_rot_prestep1[12]~15, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[12]~12 , u0|nios2_gen2_0|cpu|M_rot_prestep2[12]~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[12] , u0|nios2_gen2_0|cpu|M_rot_prestep2[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~40 , u0|nios2_gen2_0|cpu|A_shift_rot_result~40, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~41 , u0|nios2_gen2_0|cpu|A_shift_rot_result~41, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~43 , u0|nios2_gen2_0|cpu|A_shift_rot_result~43, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[20] , u0|nios2_gen2_0|cpu|A_shift_rot_result[20], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[4]~3 , u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[4]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[20] , u0|nios2_gen2_0|cpu|A_slow_inst_result[20], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[20]~39 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[20]~39, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[18] , u0|nios2_gen2_0|cpu|M_pc_plus_one[18], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[20]~feeder , u0|nios2_gen2_0|cpu|M_alu_result[20]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[20] , u0|nios2_gen2_0|cpu|M_alu_result[20], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[20]~32 , u0|nios2_gen2_0|cpu|M_inst_result[20]~32, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[20]~33 , u0|nios2_gen2_0|cpu|M_inst_result[20]~33, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[20] , u0|nios2_gen2_0|cpu|A_inst_result[20], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[20]~40 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[20]~40, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[20]~41 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[20]~41, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[20] , u0|nios2_gen2_0|cpu|W_wr_data[20], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[20]~36 , u0|nios2_gen2_0|cpu|D_src1_reg[20]~36, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[20]~37 , u0|nios2_gen2_0|cpu|D_src1_reg[20]~37, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[20]~38 , u0|nios2_gen2_0|cpu|D_src1_reg[20]~38, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[20]~_Duplicate_1 , u0|nios2_gen2_0|cpu|E_src1[20]~_Duplicate_1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[18]~41 , u0|nios2_gen2_0|cpu|F_pc_nxt[18]~41, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[18]~43 , u0|nios2_gen2_0|cpu|F_pc_nxt[18]~43, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[18] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[18], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[20]~feeder , u0|nios2_gen2_0|cpu|M_target_pcb[20]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[20] , u0|nios2_gen2_0|cpu|M_target_pcb[20], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[18]~15 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[18]~15, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[18] , u0|nios2_gen2_0|cpu|M_pc[18], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[18] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[18], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[18]~44 , u0|nios2_gen2_0|cpu|F_pc_nxt[18]~44, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[18]~45 , u0|nios2_gen2_0|cpu|F_pc_nxt[18]~45, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[18]~46 , u0|nios2_gen2_0|cpu|F_pc_nxt[18]~46, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[18] , u0|nios2_gen2_0|cpu|F_pc[18], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[18] , u0|nios2_gen2_0|cpu|D_pc_plus_one[18], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_extra_pc[18]~8 , u0|nios2_gen2_0|cpu|D_extra_pc[18]~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[18] , u0|nios2_gen2_0|cpu|E_extra_pc[18], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[20]~22 , u0|nios2_gen2_0|cpu|E_logic_result[20]~22, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[20]~10 , u0|nios2_gen2_0|cpu|E_alu_result[20]~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[20] , u0|nios2_gen2_0|cpu|E_alu_result[20], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[20]~57 , u0|nios2_gen2_0|cpu|D_src2_reg[20]~57, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[20]~58 , u0|nios2_gen2_0|cpu|D_src2_reg[20]~58, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[20]~59 , u0|nios2_gen2_0|cpu|D_src2_reg[20]~59, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[20]~121 , u0|nios2_gen2_0|cpu|D_src2_reg[20]~121, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[20] , u0|nios2_gen2_0|cpu|E_src2_reg[20], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[20]~12 , u0|nios2_gen2_0|cpu|E_st_data[20]~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[20] , u0|nios2_gen2_0|cpu|M_st_data[20], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[20]~20 , u0|nios2_gen2_0|cpu|d_writedata[20]~20, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[20] , u0|nios2_gen2_0|cpu|d_writedata[20], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~10 , u0|mm_interconnect_0|cmd_mux_006|src_payload~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[20] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[20], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~9 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~12 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[23]~1 , u0|mm_interconnect_0|rsp_mux_002|src_data[23]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[23] , u0|nios2_gen2_0|cpu|i_readdata_d1[23], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[24]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[24]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[24] , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[24], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[24]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[24]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[24] , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[24], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[24]~2 , u0|mm_interconnect_0|rsp_mux_002|src_data[24]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[24] , u0|nios2_gen2_0|cpu|i_readdata_d1[24], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[25] , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[25], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[25]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[25]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[25] , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[25], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[25]~3 , u0|mm_interconnect_0|rsp_mux_002|src_data[25]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[25] , u0|nios2_gen2_0|cpu|i_readdata_d1[25], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[26] , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[26], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[26]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[26]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[26] , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[26], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[26]~4 , u0|mm_interconnect_0|rsp_mux_002|src_data[26]~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[26] , u0|nios2_gen2_0|cpu|i_readdata_d1[26], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[27] , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[27], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[27]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[27]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[27] , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[27], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[27]~8 , u0|mm_interconnect_0|rsp_mux_002|src_data[27]~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[27] , u0|nios2_gen2_0|cpu|i_readdata_d1[27], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|nios_system_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_gen2_0|cpu|nios_system_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[0]~0 , u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[0]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[3]~87 , u0|nios2_gen2_0|cpu|D_src1_reg[3]~87, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[3]~88 , u0|nios2_gen2_0|cpu|D_src1_reg[3]~88, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[3]~89 , u0|nios2_gen2_0|cpu|D_src1_reg[3]~89, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[3]~_Duplicate_2 , u0|nios2_gen2_0|cpu|E_src1[3]~_Duplicate_2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[3]~12 , u0|nios2_gen2_0|cpu|E_logic_result[3]~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[3] , u0|nios2_gen2_0|cpu|E_alu_result[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[3]~105 , u0|nios2_gen2_0|cpu|D_src2_reg[3]~105, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[3] , u0|nios2_gen2_0|cpu|E_src2_reg[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[19]~120 , u0|nios2_gen2_0|cpu|D_src2_reg[19]~120, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[19] , u0|nios2_gen2_0|cpu|E_src2_reg[19], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[19]~11 , u0|nios2_gen2_0|cpu|E_st_data[19]~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[19] , u0|nios2_gen2_0|cpu|M_st_data[19], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[19] , u0|nios2_gen2_0|cpu|A_st_data[19], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[19]~19 , u0|nios2_gen2_0|cpu|d_writedata[19]~19, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[19] , u0|nios2_gen2_0|cpu|d_writedata[19], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~11 , u0|mm_interconnect_0|cmd_mux_006|src_payload~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[19] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[19], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~10 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~5 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]~feeder , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[17]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[17]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[17] , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[17], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[17]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[17]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[17] , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[17], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[17]~26 , u0|mm_interconnect_0|rsp_mux_002|src_data[17]~26, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[17] , u0|nios2_gen2_0|cpu|i_readdata_d1[17], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[8] , u0|nios2_gen2_0|cpu|D_iw[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[18]~19 , u0|nios2_gen2_0|cpu|E_src2[18]~19, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[18]~141 , u0|nios2_gen2_0|cpu|D_src2_reg[18]~141, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[18] , u0|nios2_gen2_0|cpu|E_src2[18], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[18]~19 , u0|nios2_gen2_0|cpu|E_logic_result[18]~19, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_extra_pc[16]~10 , u0|nios2_gen2_0|cpu|D_extra_pc[16]~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[16] , u0|nios2_gen2_0|cpu|E_extra_pc[16], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[18]~12 , u0|nios2_gen2_0|cpu|E_alu_result[18]~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[18] , u0|nios2_gen2_0|cpu|E_alu_result[18], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[18]~feeder , u0|nios2_gen2_0|cpu|M_alu_result[18]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[18] , u0|nios2_gen2_0|cpu|M_alu_result[18], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[18]~42 , u0|nios2_gen2_0|cpu|D_src1_reg[18]~42, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[18]~43 , u0|nios2_gen2_0|cpu|D_src1_reg[18]~43, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[18]~44 , u0|nios2_gen2_0|cpu|D_src1_reg[18]~44, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[18]~_Duplicate_1 , u0|nios2_gen2_0|cpu|E_src1[18]~_Duplicate_1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[18]~feeder , u0|nios2_gen2_0|cpu|M_target_pcb[18]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[18] , u0|nios2_gen2_0|cpu|M_target_pcb[18], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[16]~13 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[16]~13, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[16]~feeder , u0|nios2_gen2_0|cpu|M_pc[16]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[16] , u0|nios2_gen2_0|cpu|M_pc[16], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[16] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[16], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[16]~32 , u0|nios2_gen2_0|cpu|F_pc_nxt[16]~32, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[16]~33 , u0|nios2_gen2_0|cpu|F_pc_nxt[16]~33, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[16]~34 , u0|nios2_gen2_0|cpu|F_pc_nxt[16]~34, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[16]~89 , u0|nios2_gen2_0|cpu|F_pc_nxt[16]~89, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[16]~35 , u0|nios2_gen2_0|cpu|F_pc_nxt[16]~35, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[16]~feeder , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[16]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[16] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[16], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[16]~36 , u0|nios2_gen2_0|cpu|F_pc_nxt[16]~36, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[16] , u0|nios2_gen2_0|cpu|F_pc[16], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[16]~feeder , u0|nios2_gen2_0|cpu|D_pc[16]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[16] , u0|nios2_gen2_0|cpu|D_pc[16], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[16] , u0|nios2_gen2_0|cpu|E_pc[16], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[16] , u0|nios2_gen2_0|cpu|M_pc_plus_one[16], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[18]~0 , u0|nios2_gen2_0|cpu|M_inst_result[18]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[18]~2 , u0|nios2_gen2_0|cpu|M_inst_result[18]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[18] , u0|nios2_gen2_0|cpu|A_inst_result[18], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[2]~5 , u0|nios2_gen2_0|cpu|A_slow_ld_byte2_data_aligned_nxt[2]~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[18] , u0|nios2_gen2_0|cpu|A_slow_inst_result[18], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~48 , u0|nios2_gen2_0|cpu|A_shift_rot_result~48, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~49 , u0|nios2_gen2_0|cpu|A_shift_rot_result~49, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~50 , u0|nios2_gen2_0|cpu|A_shift_rot_result~50, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~51 , u0|nios2_gen2_0|cpu|A_shift_rot_result~51, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[18] , u0|nios2_gen2_0|cpu|A_shift_rot_result[18], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[18]~45 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[18]~45, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[18]~46 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[18]~46, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[18]~47 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[18]~47, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[18] , u0|nios2_gen2_0|cpu|W_wr_data[18], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[18]~62 , u0|nios2_gen2_0|cpu|D_src2_reg[18]~62, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[18]~63 , u0|nios2_gen2_0|cpu|D_src2_reg[18]~63, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[18]~119 , u0|nios2_gen2_0|cpu|D_src2_reg[18]~119, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[18] , u0|nios2_gen2_0|cpu|E_src2_reg[18], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[18]~10 , u0|nios2_gen2_0|cpu|E_st_data[18]~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[18] , u0|nios2_gen2_0|cpu|M_st_data[18], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[18] , u0|nios2_gen2_0|cpu|A_st_data[18], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[18]~18 , u0|nios2_gen2_0|cpu|d_writedata[18]~18, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[18] , u0|nios2_gen2_0|cpu|d_writedata[18], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[18] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[18], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[18]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[18]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[18] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[18], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address~19 , u0|video_pixel_buffer_dma_0|back_buf_start_address~19, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address[18] , u0|video_pixel_buffer_dma_0|back_buf_start_address[18], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata~13 , u0|video_pixel_buffer_dma_0|slave_readdata~13, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[18] , u0|video_pixel_buffer_dma_0|slave_readdata[18], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~1 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~1, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][18]~feeder , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][18]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][18] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][18], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[18]~1 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[18]~1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[18] , u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[18], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[18]~feeder , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[18]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[18] , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[18], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~1 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~1, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[18] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[18], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_data[18]~1 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_data[18]~1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[18] , u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[18], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[18] , u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[18], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~5 , u0|mm_interconnect_0|rsp_mux_001|src_payload~5, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[18] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[18], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[18]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[18]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[18] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[18], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~6 , u0|video_character_buffer_with_dma_0|control_reg~6, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[18] , u0|video_character_buffer_with_dma_0|control_reg[18], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~3 , u0|video_character_buffer_with_dma_0|ctrl_readdata~3, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[18] , u0|video_character_buffer_with_dma_0|ctrl_readdata[18], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][18] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][18], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~1 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~1, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][18] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][18], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[18]~1 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[18]~1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[18] , u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[18], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[18]~feeder , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[18]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[18] , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[18], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[18] , u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[18], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[18] , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[18], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[18]~5 , u0|mm_interconnect_0|rsp_mux_001|src_data[18]~5, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[18]~6 , u0|mm_interconnect_0|rsp_mux_001|src_data[18]~6, vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18], vga, 1
instance = comp, \DRAM_DQ[18]~input , DRAM_DQ[18]~input, vga, 1
instance = comp, \u0|sdram_controller_0|za_data[18] , u0|sdram_controller_0|za_data[18], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~146 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~146, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~210feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~210feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~210 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~210, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~261 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~261, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~178feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~178feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~178 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~178, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~242 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~242, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~262 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~262, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~114 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~114, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~82 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~82, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~18 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~18, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~50 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~50, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~263 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~263, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~264 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~264, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~265 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~265, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[18] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[18], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[18]~feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[18]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[18] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[18], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[18]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[18]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[18] , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[18], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[18] , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[18], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[18]~7 , u0|mm_interconnect_0|rsp_mux_001|src_data[18]~7, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[18]~8 , u0|mm_interconnect_0|rsp_mux_001|src_data[18]~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[18] , u0|nios2_gen2_0|cpu|d_readdata_d1[18], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[2]~13 , u0|nios2_gen2_0|cpu|A_slow_inst_result[2]~13, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[10]~5 , u0|nios2_gen2_0|cpu|A_slow_inst_result[10]~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[2] , u0|nios2_gen2_0|cpu|A_slow_inst_result[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~1 , u0|nios2_gen2_0|cpu|A_shift_rot_result~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~2 , u0|nios2_gen2_0|cpu|A_shift_rot_result~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~0 , u0|nios2_gen2_0|cpu|A_shift_rot_result~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~3 , u0|nios2_gen2_0|cpu|A_shift_rot_result~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[2] , u0|nios2_gen2_0|cpu|A_shift_rot_result[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[2]~5 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[2]~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[8] , u0|nios2_gen2_0|cpu|M_pc_plus_one[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[10]~feeder , u0|nios2_gen2_0|cpu|M_alu_result[10]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[10] , u0|nios2_gen2_0|cpu|M_alu_result[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[10]~7 , u0|nios2_gen2_0|cpu|M_inst_result[10]~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[10]~8 , u0|nios2_gen2_0|cpu|M_inst_result[10]~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[10] , u0|nios2_gen2_0|cpu|A_inst_result[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[10]~0 , u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[10]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[4]~0 , u0|nios2_gen2_0|cpu|A_inst_result[4]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[0]~78 , u0|nios2_gen2_0|cpu|M_pc_plus_one[0]~78, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[0] , u0|nios2_gen2_0|cpu|M_pc_plus_one[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[6]~feeder , u0|nios2_gen2_0|cpu|E_iw[6]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[6] , u0|nios2_gen2_0|cpu|E_iw[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[9]~feeder , u0|nios2_gen2_0|cpu|E_iw[9]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[9] , u0|nios2_gen2_0|cpu|E_iw[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[10] , u0|nios2_gen2_0|cpu|D_iw[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[10]~feeder , u0|nios2_gen2_0|cpu|E_iw[10]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[10] , u0|nios2_gen2_0|cpu|E_iw[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[8] , u0|nios2_gen2_0|cpu|E_iw[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[7] , u0|nios2_gen2_0|cpu|E_iw[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal348~0 , u0|nios2_gen2_0|cpu|Equal348~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_illegal_inst_pri15_nxt~0 , u0|nios2_gen2_0|cpu|A_exc_illegal_inst_pri15_nxt~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_illegal_inst_pri15 , u0|nios2_gen2_0|cpu|A_exc_illegal_inst_pri15, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[13]~feeder , u0|nios2_gen2_0|cpu|M_iw[13]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[13] , u0|nios2_gen2_0|cpu|M_iw[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[13]~feeder , u0|nios2_gen2_0|cpu|A_iw[13]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[13] , u0|nios2_gen2_0|cpu|A_iw[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[16]~feeder , u0|nios2_gen2_0|cpu|M_iw[16]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[16] , u0|nios2_gen2_0|cpu|M_iw[16], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[16]~feeder , u0|nios2_gen2_0|cpu|A_iw[16]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[16] , u0|nios2_gen2_0|cpu|A_iw[16], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[12]~feeder , u0|nios2_gen2_0|cpu|M_iw[12]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[12] , u0|nios2_gen2_0|cpu|M_iw[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[12] , u0|nios2_gen2_0|cpu|A_iw[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[15] , u0|nios2_gen2_0|cpu|M_iw[15], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[15]~feeder , u0|nios2_gen2_0|cpu|A_iw[15]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[15] , u0|nios2_gen2_0|cpu|A_iw[15], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_op_eret~0 , u0|nios2_gen2_0|cpu|A_op_eret~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[2]~feeder , u0|nios2_gen2_0|cpu|M_iw[2]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[2] , u0|nios2_gen2_0|cpu|M_iw[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[2]~feeder , u0|nios2_gen2_0|cpu|A_iw[2]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[2] , u0|nios2_gen2_0|cpu|A_iw[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[1] , u0|nios2_gen2_0|cpu|M_iw[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[1]~feeder , u0|nios2_gen2_0|cpu|A_iw[1]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[1] , u0|nios2_gen2_0|cpu|A_iw[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[0] , u0|nios2_gen2_0|cpu|M_iw[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[0] , u0|nios2_gen2_0|cpu|A_iw[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_op_eret~2 , u0|nios2_gen2_0|cpu|A_op_eret~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[14]~feeder , u0|nios2_gen2_0|cpu|M_iw[14]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[14] , u0|nios2_gen2_0|cpu|M_iw[14], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[14] , u0|nios2_gen2_0|cpu|A_iw[14], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[11] , u0|nios2_gen2_0|cpu|M_iw[11], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[11] , u0|nios2_gen2_0|cpu|A_iw[11], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[4] , u0|nios2_gen2_0|cpu|M_iw[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[4]~feeder , u0|nios2_gen2_0|cpu|A_iw[4]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[4] , u0|nios2_gen2_0|cpu|A_iw[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[3] , u0|nios2_gen2_0|cpu|M_iw[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[3] , u0|nios2_gen2_0|cpu|A_iw[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[5] , u0|nios2_gen2_0|cpu|M_iw[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[5] , u0|nios2_gen2_0|cpu|A_iw[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_op_eret~1 , u0|nios2_gen2_0|cpu|A_op_eret~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_op_bret~0 , u0|nios2_gen2_0|cpu|A_op_bret~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_late_result~0 , u0|nios2_gen2_0|cpu|D_ctrl_late_result~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_late_result~1 , u0|nios2_gen2_0|cpu|D_ctrl_late_result~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_late_result~2 , u0|nios2_gen2_0|cpu|D_ctrl_late_result~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_late_result~3 , u0|nios2_gen2_0|cpu|D_ctrl_late_result~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_late_result , u0|nios2_gen2_0|cpu|E_ctrl_late_result, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_data_depend~0 , u0|nios2_gen2_0|cpu|D_data_depend~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_late_result , u0|nios2_gen2_0|cpu|M_ctrl_late_result, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_data_depend~1 , u0|nios2_gen2_0|cpu|D_data_depend~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_data_depend~2 , u0|nios2_gen2_0|cpu|D_data_depend~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_valid , u0|nios2_gen2_0|cpu|D_valid, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_valid_from_D , u0|nios2_gen2_0|cpu|E_valid_from_D, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_valid , u0|nios2_gen2_0|cpu|E_valid, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_valid_from_E , u0|nios2_gen2_0|cpu|M_valid_from_E, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_exc_allowed~0 , u0|nios2_gen2_0|cpu|M_exc_allowed~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_allowed~feeder , u0|nios2_gen2_0|cpu|A_exc_allowed~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_allowed , u0|nios2_gen2_0|cpu|A_exc_allowed, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_break_active , u0|nios2_gen2_0|cpu|A_exc_break_active, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_debug_mode_nxt~0 , u0|nios2_gen2_0|cpu|W_debug_mode_nxt~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_debug_mode , u0|nios2_gen2_0|cpu|W_debug_mode, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~53 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~53, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~54 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~54, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|latched_oci_tb_hbreak_req_next~0 , u0|nios2_gen2_0|cpu|latched_oci_tb_hbreak_req_next~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|latched_oci_tb_hbreak_req , u0|nios2_gen2_0|cpu|latched_oci_tb_hbreak_req, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_req~0 , u0|nios2_gen2_0|cpu|hbreak_req~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_norm_intr_pri5_nxt~0 , u0|nios2_gen2_0|cpu|A_exc_norm_intr_pri5_nxt~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_norm_intr_pri5 , u0|nios2_gen2_0|cpu|A_exc_norm_intr_pri5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_trap_inst_pri15_nxt~0 , u0|nios2_gen2_0|cpu|A_exc_trap_inst_pri15_nxt~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_trap_inst_pri15 , u0|nios2_gen2_0|cpu|A_exc_trap_inst_pri15, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_highest_pri_cause_code[0]~0 , u0|nios2_gen2_0|cpu|A_exc_highest_pri_cause_code[0]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_active_no_break , u0|nios2_gen2_0|cpu|A_exc_active_no_break, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_exception_reg_cause[0] , u0|nios2_gen2_0|cpu|W_exception_reg_cause[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[2]~0 , u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[2]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_control_reg_rddata[2] , u0|nios2_gen2_0|cpu|M_control_reg_rddata[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[2]~3 , u0|nios2_gen2_0|cpu|M_inst_result[2]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[2]~4 , u0|nios2_gen2_0|cpu|M_inst_result[2]~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[2] , u0|nios2_gen2_0|cpu|A_inst_result[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[2] , u0|nios2_gen2_0|cpu|A_mul_cell_p1[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[2]~3 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[2]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[2]~4 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[2]~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[2]~7 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[2]~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[1]~38 , u0|nios2_gen2_0|cpu|D_src2_reg[1]~38, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[1]~39 , u0|nios2_gen2_0|cpu|D_src2_reg[1]~39, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[1]~109 , u0|nios2_gen2_0|cpu|D_src2_reg[1]~109, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[1] , u0|nios2_gen2_0|cpu|E_src2_reg[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[17] , u0|nios2_gen2_0|cpu|W_wr_data[17], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[17]~64 , u0|nios2_gen2_0|cpu|D_src2_reg[17]~64, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[17]~65 , u0|nios2_gen2_0|cpu|D_src2_reg[17]~65, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[17]~118 , u0|nios2_gen2_0|cpu|D_src2_reg[17]~118, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[17] , u0|nios2_gen2_0|cpu|E_src2_reg[17], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[17]~9 , u0|nios2_gen2_0|cpu|E_st_data[17]~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[17] , u0|nios2_gen2_0|cpu|M_st_data[17], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[17]~17 , u0|nios2_gen2_0|cpu|d_writedata[17]~17, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[17]~feeder , u0|nios2_gen2_0|cpu|d_writedata[17]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[17] , u0|nios2_gen2_0|cpu|d_writedata[17], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~19 , u0|mm_interconnect_0|cmd_mux_006|src_payload~19, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[17] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[17], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~18 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~18, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~14 , u0|mm_interconnect_0|cmd_mux_006|src_payload~14, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[16] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[16], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~13 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~13, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~18 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~18, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[20]~29 , u0|mm_interconnect_0|rsp_mux_002|src_data[20]~29, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[20] , u0|nios2_gen2_0|cpu|i_readdata_d1[20], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[18] , u0|nios2_gen2_0|cpu|D_iw[18], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0 , u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1 , u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_dst_regnum[1] , u0|nios2_gen2_0|cpu|E_dst_regnum[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dst_regnum[1]~feeder , u0|nios2_gen2_0|cpu|M_dst_regnum[1]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dst_regnum[1] , u0|nios2_gen2_0|cpu|M_dst_regnum[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[1] , u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dst_regnum~1 , u0|nios2_gen2_0|cpu|A_dst_regnum~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[15]~51 , u0|nios2_gen2_0|cpu|D_src1_reg[15]~51, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[15]~feeder , u0|nios2_gen2_0|cpu|M_alu_result[15]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[15] , u0|nios2_gen2_0|cpu|M_alu_result[15], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[15] , u0|nios2_gen2_0|cpu|W_wr_data[15], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[15]~52 , u0|nios2_gen2_0|cpu|D_src1_reg[15]~52, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[15]~53 , u0|nios2_gen2_0|cpu|D_src1_reg[15]~53, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[15]~_Duplicate_2 , u0|nios2_gen2_0|cpu|E_src1[15]~_Duplicate_2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[15]~feeder , u0|nios2_gen2_0|cpu|M_target_pcb[15]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[15] , u0|nios2_gen2_0|cpu|M_target_pcb[15], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[13]~10 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[13]~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[13]~feeder , u0|nios2_gen2_0|cpu|M_pc[13]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[13] , u0|nios2_gen2_0|cpu|M_pc[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[13] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[13] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[13]~22 , u0|nios2_gen2_0|cpu|F_pc_nxt[13]~22, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[13]~20 , u0|nios2_gen2_0|cpu|F_pc_nxt[13]~20, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[13]~21 , u0|nios2_gen2_0|cpu|F_pc_nxt[13]~21, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[13]~23 , u0|nios2_gen2_0|cpu|F_pc_nxt[13]~23, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[13] , u0|nios2_gen2_0|cpu|F_pc[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[13] , u0|nios2_gen2_0|cpu|D_pc[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[13]~feeder , u0|nios2_gen2_0|cpu|E_pc[13]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[13] , u0|nios2_gen2_0|cpu|E_pc[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[13] , u0|nios2_gen2_0|cpu|M_pc_plus_one[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[15]~37 , u0|nios2_gen2_0|cpu|M_inst_result[15]~37, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[15]~38 , u0|nios2_gen2_0|cpu|M_inst_result[15]~38, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[15] , u0|nios2_gen2_0|cpu|A_inst_result[15], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[31]~93 , u0|nios2_gen2_0|cpu|D_src1_reg[31]~93, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[31] , u0|nios2_gen2_0|cpu|M_alu_result[31], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[31]~36 , u0|nios2_gen2_0|cpu|M_inst_result[31]~36, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[31] , u0|nios2_gen2_0|cpu|A_inst_result[31], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[15]~3 , u0|nios2_gen2_0|cpu|A_data_ram_ld16_data[15]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~61 , u0|nios2_gen2_0|cpu|A_shift_rot_result~61, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~62 , u0|nios2_gen2_0|cpu|A_shift_rot_result~62, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~60 , u0|nios2_gen2_0|cpu|A_shift_rot_result~60, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~63 , u0|nios2_gen2_0|cpu|A_shift_rot_result~63, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[15] , u0|nios2_gen2_0|cpu|A_shift_rot_result[15], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[15]~15 , u0|nios2_gen2_0|cpu|A_slow_inst_result[15]~15, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[15] , u0|nios2_gen2_0|cpu|A_slow_inst_result[15], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[15] , u0|nios2_gen2_0|cpu|A_mul_cell_p1[15], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~54 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~54, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~55 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~55, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~57 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~57, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[15]~68 , u0|nios2_gen2_0|cpu|D_src2_reg[15]~68, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[15]~69 , u0|nios2_gen2_0|cpu|D_src2_reg[15]~69, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[15]~116 , u0|nios2_gen2_0|cpu|D_src2_reg[15]~116, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[15] , u0|nios2_gen2_0|cpu|E_src2_reg[15], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[15]~7 , u0|nios2_gen2_0|cpu|E_st_data[15]~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[15] , u0|nios2_gen2_0|cpu|M_st_data[15], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[15] , u0|nios2_gen2_0|cpu|A_st_data[15], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[15]~15 , u0|nios2_gen2_0|cpu|d_writedata[15]~15, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[15] , u0|nios2_gen2_0|cpu|d_writedata[15], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~25 , u0|mm_interconnect_0|cmd_mux_006|src_payload~25, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[15] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[15], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~24 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~24, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~29 , u0|mm_interconnect_0|cmd_mux_006|src_payload~29, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[14] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[14], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~28 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~28, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~1 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]~feeder , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[18] , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[18], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[18]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[18]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[18] , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[18], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[18]~31 , u0|mm_interconnect_0|rsp_mux_002|src_data[18]~31, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[18] , u0|nios2_gen2_0|cpu|i_readdata_d1[18], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[2]~15 , u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[2]~15, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[3] , u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[3] , u0|nios2_gen2_0|cpu|D_pc_plus_one[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_extra_pc[3]~23 , u0|nios2_gen2_0|cpu|D_extra_pc[3]~23, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[3] , u0|nios2_gen2_0|cpu|E_extra_pc[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[5]~10 , u0|nios2_gen2_0|cpu|E_logic_result[5]~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[5]~25 , u0|nios2_gen2_0|cpu|E_alu_result[5]~25, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[5] , u0|nios2_gen2_0|cpu|E_alu_result[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[5]~88 , u0|nios2_gen2_0|cpu|D_src2_reg[5]~88, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[5]~89 , u0|nios2_gen2_0|cpu|D_src2_reg[5]~89, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[5]~10 , u0|nios2_gen2_0|cpu|E_src2[5]~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[5]~146 , u0|nios2_gen2_0|cpu|D_src2_reg[5]~146, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[5] , u0|nios2_gen2_0|cpu|E_src2_reg[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[13]~5 , u0|nios2_gen2_0|cpu|E_st_data[13]~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[13] , u0|nios2_gen2_0|cpu|M_st_data[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[13]~13 , u0|nios2_gen2_0|cpu|d_writedata[13]~13, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[13] , u0|nios2_gen2_0|cpu|d_writedata[13], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~30 , u0|mm_interconnect_0|cmd_mux_006|src_payload~30, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[13] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~29 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~29, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~16 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~16, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[22]~0 , u0|mm_interconnect_0|rsp_mux_002|src_data[22]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[22] , u0|nios2_gen2_0|cpu|i_readdata_d1[22], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[23] , u0|nios2_gen2_0|cpu|D_iw[23], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal314~0 , u0|nios2_gen2_0|cpu|Equal314~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[4]~145 , u0|nios2_gen2_0|cpu|D_src2_reg[4]~145, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[4] , u0|nios2_gen2_0|cpu|E_src2_reg[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[12]~4 , u0|nios2_gen2_0|cpu|E_st_data[12]~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[12] , u0|nios2_gen2_0|cpu|M_st_data[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[12]~12 , u0|nios2_gen2_0|cpu|d_writedata[12]~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[12] , u0|nios2_gen2_0|cpu|d_writedata[12], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~31 , u0|mm_interconnect_0|cmd_mux_006|src_payload~31, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[12] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~12 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~67 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~67, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~68 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~68, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~81 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~81, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~75 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~75, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~76 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~76, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~30 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~30, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~11 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~32 , u0|mm_interconnect_0|cmd_mux_006|src_payload~32, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[11] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[11], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~31 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~31, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~57 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~57, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~58 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~58, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~59 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~59, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~60 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~60, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[2]~5 , u0|mm_interconnect_0|rsp_mux_002|src_data[2]~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[2] , u0|nios2_gen2_0|cpu|i_readdata_d1[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[22]~feeder , u0|nios2_gen2_0|cpu|D_iw[22]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[22] , u0|nios2_gen2_0|cpu|D_iw[22], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal314~1 , u0|nios2_gen2_0|cpu|Equal314~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[10]~111 , u0|nios2_gen2_0|cpu|D_src2_reg[10]~111, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[10] , u0|nios2_gen2_0|cpu|E_src2_reg[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[10]~2 , u0|nios2_gen2_0|cpu|E_st_data[10]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[10] , u0|nios2_gen2_0|cpu|M_st_data[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[10]~10 , u0|nios2_gen2_0|cpu|d_writedata[10]~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[10] , u0|nios2_gen2_0|cpu|d_writedata[10], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~22 , u0|mm_interconnect_0|cmd_mux_006|src_payload~22, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[10] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~21 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~21, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~79 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~79, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~80 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~80, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~77 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~77, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~78 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~78, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~73 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~73, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~74 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~74, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~23 , u0|mm_interconnect_0|cmd_mux_006|src_payload~23, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[9] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~22 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~22, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~2 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]~feeder , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[10]~27 , u0|mm_interconnect_0|rsp_mux_002|src_data[10]~27, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[10] , u0|nios2_gen2_0|cpu|i_readdata_d1[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[19] , u0|nios2_gen2_0|cpu|D_iw[19], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_extra_pc[11]~15 , u0|nios2_gen2_0|cpu|D_extra_pc[11]~15, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[11] , u0|nios2_gen2_0|cpu|E_extra_pc[11], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[13]~0 , u0|nios2_gen2_0|cpu|E_logic_result[13]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[13]~17 , u0|nios2_gen2_0|cpu|E_alu_result[13]~17, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[13] , u0|nios2_gen2_0|cpu|E_alu_result[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[13]~57 , u0|nios2_gen2_0|cpu|D_src1_reg[13]~57, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[13]~58 , u0|nios2_gen2_0|cpu|D_src1_reg[13]~58, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[13]~59 , u0|nios2_gen2_0|cpu|D_src1_reg[13]~59, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[13]~_Duplicate_2 , u0|nios2_gen2_0|cpu|E_src1[13]~_Duplicate_2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[13] , u0|nios2_gen2_0|cpu|M_mem_baddr[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[2]~10 , u0|nios2_gen2_0|cpu|d_address_tag_field[2]~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[2]~feeder , u0|nios2_gen2_0|cpu|A_dc_actual_tag[2]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[2] , u0|nios2_gen2_0|cpu|A_dc_actual_tag[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[2] , u0|nios2_gen2_0|cpu|A_dc_wb_tag[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[2] , u0|nios2_gen2_0|cpu|d_address_tag_field[2], vga, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal3~3 , u0|mm_interconnect_0|router_001|Equal3~3, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[1] , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[1], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data~0 , u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_ready~0 , u0|mm_interconnect_0|crosser_001|clock_xer|in_ready~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data~1 , u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data~1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0 , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~1 , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_valid , u0|mm_interconnect_0|crosser_001|clock_xer|out_valid, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|count[0]~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|count[0]~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|count[0] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|count[0], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|use_reg~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|use_reg~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|use_reg~1 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|use_reg~1, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|use_reg , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|use_reg, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|m0_read~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|m0_read~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem_used[1]~1 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem_used[1]~1, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem_used[1] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem_used[1], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem_used[0]~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem_used[0]~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem_used[0] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem_used[0], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|comb~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|comb~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_valid~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_valid~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_toggle~0 , u0|mm_interconnect_0|crosser_008|clock_xer|in_data_toggle~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_toggle~feeder , u0|mm_interconnect_0|crosser_008|clock_xer|in_data_toggle~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser_008|clock_xer|in_data_toggle, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|sink_ready~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|sink_ready~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[1]~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[1], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][50] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][50], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[77]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[77]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[77] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[77], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[77]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[77]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[77] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[77], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem~6 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem~6, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][50]~feeder , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][50]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][50] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][50], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|p1_burst_uncompress_address_offset[0] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|p1_burst_uncompress_address_offset[0], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|burst_uncompress_address_offset[0] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|burst_uncompress_address_offset[0], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|comb~1 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|comb~1, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][10] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][10], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem~4 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem~4, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][10]~feeder , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][10]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][10] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][10], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|comb~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|comb~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|Add2~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|Add2~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[78]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[78]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[78] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[78], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[78]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[78]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[78] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[78], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][51] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][51], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem~7 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem~7, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][51]~feeder , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][51]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][51] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][51], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|p1_burst_uncompress_address_offset[1] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|p1_burst_uncompress_address_offset[1], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|burst_uncompress_address_offset[1] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|burst_uncompress_address_offset[1], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base~1 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base~1, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base[1] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base[1], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|source_addr[1]~1 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|source_addr[1]~1, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|ShiftLeft0~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|ShiftLeft0~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~7 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~7, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[16] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[16], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_data[16]~7 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_data[16]~7, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[16] , u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[16], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[16]~feeder , u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[16]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[16] , u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[16], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][16] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][16], vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~11 , u0|video_character_buffer_with_dma_0|ctrl_readdata~11, vga, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[16] , u0|video_character_buffer_with_dma_0|ctrl_readdata[16], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~9 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem~9, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][16]~feeder , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][16]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][16] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][16], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[16]~9 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|out_data[16]~9, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[16] , u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[16], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[16]~feeder , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[16]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[16] , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[16], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[16]~40 , u0|mm_interconnect_0|rsp_mux_001|src_data[16]~40, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[16] , u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[16], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[16] , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[16], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[16]~39 , u0|mm_interconnect_0|rsp_mux_001|src_data[16]~39, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address~15 , u0|video_pixel_buffer_dma_0|buffer_start_address~15, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|buffer_start_address[16] , u0|video_pixel_buffer_dma_0|buffer_start_address[16], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[16]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[16]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[16] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[16], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[16]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[16]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[16] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[16], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address~16 , u0|video_pixel_buffer_dma_0|back_buf_start_address~16, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|back_buf_start_address[16] , u0|video_pixel_buffer_dma_0|back_buf_start_address[16], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata~22 , u0|video_pixel_buffer_dma_0|slave_readdata~22, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|slave_readdata[16] , u0|video_pixel_buffer_dma_0|slave_readdata[16], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][16] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[1][16], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~9 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem~9, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][16]~feeder , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][16]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][16] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|mem[0][16], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[16]~9 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rdata_fifo|out_data[16]~9, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[16] , u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[16], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[16]~feeder , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[16]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[16] , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[16], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[16]~feeder , u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[16]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[16] , u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[16], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[16] , u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[16], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[16]~41 , u0|mm_interconnect_0|rsp_mux_001|src_data[16]~41, vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[16] , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[16], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[16]~feeder , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[16]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[16] , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[16], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[16]~42 , u0|mm_interconnect_0|rsp_mux_001|src_data[16]~42, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[16]~43 , u0|mm_interconnect_0|rsp_mux_001|src_data[16]~43, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[16] , u0|nios2_gen2_0|cpu|d_readdata_d1[16], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[0]~2 , u0|nios2_gen2_0|cpu|A_slow_inst_result[0]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[0] , u0|nios2_gen2_0|cpu|A_slow_inst_result[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~9 , u0|nios2_gen2_0|cpu|A_shift_rot_result~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~10 , u0|nios2_gen2_0|cpu|A_shift_rot_result~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~8 , u0|nios2_gen2_0|cpu|A_shift_rot_result~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~11 , u0|nios2_gen2_0|cpu|A_shift_rot_result~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[0] , u0|nios2_gen2_0|cpu|A_shift_rot_result[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~14 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~14, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_op_eret~3 , u0|nios2_gen2_0|cpu|A_op_eret~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[7]~feeder , u0|nios2_gen2_0|cpu|M_iw[7]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[7] , u0|nios2_gen2_0|cpu|M_iw[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[7] , u0|nios2_gen2_0|cpu|A_iw[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[6] , u0|nios2_gen2_0|cpu|M_iw[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[6] , u0|nios2_gen2_0|cpu|A_iw[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[9]~feeder , u0|nios2_gen2_0|cpu|M_iw[9]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[9] , u0|nios2_gen2_0|cpu|M_iw[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[9]~feeder , u0|nios2_gen2_0|cpu|A_iw[9]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[9] , u0|nios2_gen2_0|cpu|A_iw[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[8]~feeder , u0|nios2_gen2_0|cpu|M_iw[8]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[8] , u0|nios2_gen2_0|cpu|M_iw[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[8]~feeder , u0|nios2_gen2_0|cpu|A_iw[8]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[8] , u0|nios2_gen2_0|cpu|A_iw[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[10]~feeder , u0|nios2_gen2_0|cpu|M_iw[10]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[10] , u0|nios2_gen2_0|cpu|M_iw[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[10] , u0|nios2_gen2_0|cpu|A_iw[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_op_wrctl , u0|nios2_gen2_0|cpu|E_op_wrctl, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_wrctl_inst , u0|nios2_gen2_0|cpu|M_ctrl_wrctl_inst, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_wrctl_inst , u0|nios2_gen2_0|cpu|A_ctrl_wrctl_inst, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wrctl_status~0 , u0|nios2_gen2_0|cpu|A_wrctl_status~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wrctl_status , u0|nios2_gen2_0|cpu|A_wrctl_status, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~1 , u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_estatus_reg_pie_nxt~0 , u0|nios2_gen2_0|cpu|W_estatus_reg_pie_nxt~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_estatus_reg_pie_nxt~1 , u0|nios2_gen2_0|cpu|W_estatus_reg_pie_nxt~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_estatus_reg_pie_nxt~2 , u0|nios2_gen2_0|cpu|W_estatus_reg_pie_nxt~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_estatus_reg_pie , u0|nios2_gen2_0|cpu|W_estatus_reg_pie, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~2 , u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~0 , u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~3 , u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~4 , u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie , u0|nios2_gen2_0|cpu|W_status_reg_pie, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg_irq0_nxt~0 , u0|nios2_gen2_0|cpu|W_ienable_reg_irq0_nxt~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_bstatus_reg_pie_nxt~2 , u0|nios2_gen2_0|cpu|W_bstatus_reg_pie_nxt~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_bstatus_reg_pie_nxt~3 , u0|nios2_gen2_0|cpu|W_bstatus_reg_pie_nxt~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_bstatus_reg_pie , u0|nios2_gen2_0|cpu|W_bstatus_reg_pie, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg_irq0~0 , u0|nios2_gen2_0|cpu|W_ienable_reg_irq0~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg_irq0 , u0|nios2_gen2_0|cpu|W_ienable_reg_irq0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[0]~0 , u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[0]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[0]~1 , u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[0]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[0]~2 , u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[0]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[0]~3 , u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[0]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_reg_rddata[0] , u0|nios2_gen2_0|cpu|E_control_reg_rddata[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal349~0 , u0|nios2_gen2_0|cpu|Equal349~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[0]~1 , u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[0]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_control_reg_rddata[0] , u0|nios2_gen2_0|cpu|M_control_reg_rddata[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[0]~18 , u0|nios2_gen2_0|cpu|M_inst_result[0]~18, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[0]~19 , u0|nios2_gen2_0|cpu|M_inst_result[0]~19, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[0] , u0|nios2_gen2_0|cpu|A_inst_result[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[0] , u0|nios2_gen2_0|cpu|A_mul_cell_p1[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~12 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~13 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~13, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~15 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~15, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[30]~97 , u0|nios2_gen2_0|cpu|D_src1_reg[30]~97, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[30]~98 , u0|nios2_gen2_0|cpu|D_src1_reg[30]~98, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[30]~99 , u0|nios2_gen2_0|cpu|D_src1_reg[30]~99, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[30]~_Duplicate_1 , u0|nios2_gen2_0|cpu|E_src1[30]~_Duplicate_1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~94 , u0|nios2_gen2_0|cpu|Add8~94, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[30]~98 , u0|nios2_gen2_0|cpu|D_src2_reg[30]~98, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[30]~99 , u0|nios2_gen2_0|cpu|D_src2_reg[30]~99, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[30] , u0|nios2_gen2_0|cpu|E_src2[30], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~90 , u0|nios2_gen2_0|cpu|Add8~90, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~96 , u0|nios2_gen2_0|cpu|Add8~96, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~98 , u0|nios2_gen2_0|cpu|Add8~98, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_br_result~2 , u0|nios2_gen2_0|cpu|E_br_result~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[27]~27 , u0|nios2_gen2_0|cpu|E_logic_result[27]~27, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~7 , u0|nios2_gen2_0|cpu|Equal337~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~8 , u0|nios2_gen2_0|cpu|Equal337~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~5 , u0|nios2_gen2_0|cpu|Equal337~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~6 , u0|nios2_gen2_0|cpu|Equal337~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~9 , u0|nios2_gen2_0|cpu|Equal337~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[4]~11 , u0|nios2_gen2_0|cpu|E_logic_result[4]~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[7]~8 , u0|nios2_gen2_0|cpu|E_logic_result[7]~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~2 , u0|nios2_gen2_0|cpu|Equal337~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~3 , u0|nios2_gen2_0|cpu|Equal337~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~0 , u0|nios2_gen2_0|cpu|Equal337~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[9]~6 , u0|nios2_gen2_0|cpu|E_logic_result[9]~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[10]~5 , u0|nios2_gen2_0|cpu|E_logic_result[10]~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[11]~4 , u0|nios2_gen2_0|cpu|E_logic_result[11]~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~1 , u0|nios2_gen2_0|cpu|Equal337~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~4 , u0|nios2_gen2_0|cpu|Equal337~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_br_result~0 , u0|nios2_gen2_0|cpu|E_br_result~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[0] , u0|nios2_gen2_0|cpu|E_alu_result[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[0]~feeder , u0|nios2_gen2_0|cpu|M_alu_result[0]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[0] , u0|nios2_gen2_0|cpu|M_alu_result[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[0]~40 , u0|nios2_gen2_0|cpu|D_src2_reg[0]~40, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[0]~feeder , u0|nios2_gen2_0|cpu|W_wr_data[0]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[0] , u0|nios2_gen2_0|cpu|W_wr_data[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[0]~41 , u0|nios2_gen2_0|cpu|D_src2_reg[0]~41, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[0]~2 , u0|nios2_gen2_0|cpu|E_src2[0]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[0]~2 , u0|nios2_gen2_0|cpu|D_src2[0]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[0] , u0|nios2_gen2_0|cpu|E_src2[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add10~0 , u0|nios2_gen2_0|cpu|Add10~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add10~7 , u0|nios2_gen2_0|cpu|Add10~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_rn[3] , u0|nios2_gen2_0|cpu|M_rot_rn[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~5 , u0|nios2_gen2_0|cpu|A_shift_rot_result~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~4 , u0|nios2_gen2_0|cpu|A_shift_rot_result~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~6 , u0|nios2_gen2_0|cpu|A_shift_rot_result~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~7 , u0|nios2_gen2_0|cpu|A_shift_rot_result~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[1] , u0|nios2_gen2_0|cpu|A_shift_rot_result[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[1]~14 , u0|nios2_gen2_0|cpu|A_slow_inst_result[1]~14, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[1] , u0|nios2_gen2_0|cpu|A_slow_inst_result[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~10 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[1] , u0|nios2_gen2_0|cpu|A_mul_cell_p1[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[1]~11 , u0|nios2_gen2_0|cpu|M_inst_result[1]~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[1] , u0|nios2_gen2_0|cpu|A_inst_result[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~8 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~9 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~11 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[1] , u0|nios2_gen2_0|cpu|W_wr_data[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[1]~5 , u0|nios2_gen2_0|cpu|D_src1_reg[1]~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[1]~6 , u0|nios2_gen2_0|cpu|D_src1_reg[1]~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[1]~7 , u0|nios2_gen2_0|cpu|D_src1_reg[1]~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[1]~_Duplicate_2 , u0|nios2_gen2_0|cpu|E_src1[1]~_Duplicate_2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[1]~14 , u0|nios2_gen2_0|cpu|E_logic_result[1]~14, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[1] , u0|nios2_gen2_0|cpu|E_alu_result[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[1]~14 , u0|nios2_gen2_0|cpu|E_src2[1]~14, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[1] , u0|nios2_gen2_0|cpu|E_src2[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~1 , u0|nios2_gen2_0|cpu|Add8~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[0]~0 , u0|nios2_gen2_0|cpu|E_mem_byte_en[0]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_byte_en[0] , u0|nios2_gen2_0|cpu|M_mem_byte_en[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable_nxt[0]~1 , u0|nios2_gen2_0|cpu|d_byteenable_nxt[0]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[0] , u0|nios2_gen2_0|cpu|d_byteenable[0], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[32] , u0|mm_interconnect_0|cmd_mux_006|src_data[32], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[0] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~50 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~50, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~51 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~51, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[44] , u0|mm_interconnect_0|cmd_mux_006|src_data[44], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[6] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~24 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~24, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12]~feeder , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[12]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[12]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[12] , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[12], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[12]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[12]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[12] , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[12], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[12]~19 , u0|mm_interconnect_0|rsp_mux_002|src_data[12]~19, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[12] , u0|nios2_gen2_0|cpu|i_readdata_d1[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[7] , u0|nios2_gen2_0|cpu|D_iw[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[17]~18 , u0|nios2_gen2_0|cpu|E_src2[17]~18, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[17]~142 , u0|nios2_gen2_0|cpu|D_src2_reg[17]~142, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[17] , u0|nios2_gen2_0|cpu|E_src2[17], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[17]~18 , u0|nios2_gen2_0|cpu|E_logic_result[17]~18, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[17]~13 , u0|nios2_gen2_0|cpu|E_alu_result[17]~13, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[17] , u0|nios2_gen2_0|cpu|E_alu_result[17], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[17]~45 , u0|nios2_gen2_0|cpu|D_src1_reg[17]~45, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[17]~46 , u0|nios2_gen2_0|cpu|D_src1_reg[17]~46, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[17]~47 , u0|nios2_gen2_0|cpu|D_src1_reg[17]~47, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[17]~_Duplicate_1 , u0|nios2_gen2_0|cpu|E_src1[17]~_Duplicate_1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[17] , u0|nios2_gen2_0|cpu|M_mem_baddr[17], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[17] , u0|nios2_gen2_0|cpu|A_mem_baddr[17], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[17]~feeder , u0|nios2_gen2_0|cpu|W_mem_baddr[17]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[17] , u0|nios2_gen2_0|cpu|W_mem_baddr[17], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[16] , u0|nios2_gen2_0|cpu|W_mem_baddr[16], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~10 , u0|nios2_gen2_0|cpu|M_dc_raw_hazard~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[19] , u0|nios2_gen2_0|cpu|W_mem_baddr[19], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[18] , u0|nios2_gen2_0|cpu|W_mem_baddr[18], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~11 , u0|nios2_gen2_0|cpu|M_dc_raw_hazard~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[14] , u0|nios2_gen2_0|cpu|W_mem_baddr[14], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[15] , u0|nios2_gen2_0|cpu|W_mem_baddr[15], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~9 , u0|nios2_gen2_0|cpu|M_dc_raw_hazard~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[12]~feeder , u0|nios2_gen2_0|cpu|W_mem_baddr[12]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[12] , u0|nios2_gen2_0|cpu|W_mem_baddr[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[13] , u0|nios2_gen2_0|cpu|W_mem_baddr[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~8 , u0|nios2_gen2_0|cpu|M_dc_raw_hazard~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~12 , u0|nios2_gen2_0|cpu|M_dc_raw_hazard~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[26] , u0|nios2_gen2_0|cpu|W_mem_baddr[26], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[27] , u0|nios2_gen2_0|cpu|W_mem_baddr[27], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~16 , u0|nios2_gen2_0|cpu|M_dc_raw_hazard~16, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[25] , u0|nios2_gen2_0|cpu|W_mem_baddr[25], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[24] , u0|nios2_gen2_0|cpu|W_mem_baddr[24], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~15 , u0|nios2_gen2_0|cpu|M_dc_raw_hazard~15, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[22]~feeder , u0|nios2_gen2_0|cpu|W_mem_baddr[22]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[22] , u0|nios2_gen2_0|cpu|W_mem_baddr[22], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[23] , u0|nios2_gen2_0|cpu|W_mem_baddr[23], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~14 , u0|nios2_gen2_0|cpu|M_dc_raw_hazard~14, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[21] , u0|nios2_gen2_0|cpu|W_mem_baddr[21], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[20] , u0|nios2_gen2_0|cpu|W_mem_baddr[20], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~13 , u0|nios2_gen2_0|cpu|M_dc_raw_hazard~13, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~17 , u0|nios2_gen2_0|cpu|M_dc_raw_hazard~17, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_byte_en[2] , u0|nios2_gen2_0|cpu|W_mem_byte_en[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_byte_en[3]~feeder , u0|nios2_gen2_0|cpu|W_mem_byte_en[3]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_byte_en[3] , u0|nios2_gen2_0|cpu|W_mem_byte_en[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal332~1 , u0|nios2_gen2_0|cpu|Equal332~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[3]~feeder , u0|nios2_gen2_0|cpu|W_mem_baddr[3]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[3] , u0|nios2_gen2_0|cpu|W_mem_baddr[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[2] , u0|nios2_gen2_0|cpu|W_mem_baddr[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~5 , u0|nios2_gen2_0|cpu|M_dc_raw_hazard~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[4] , u0|nios2_gen2_0|cpu|W_mem_baddr[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[11]~feeder , u0|nios2_gen2_0|cpu|W_mem_baddr[11]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[11] , u0|nios2_gen2_0|cpu|W_mem_baddr[11], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~6 , u0|nios2_gen2_0|cpu|M_dc_raw_hazard~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_byte_en[0] , u0|nios2_gen2_0|cpu|W_mem_byte_en[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_byte_en[1]~feeder , u0|nios2_gen2_0|cpu|W_mem_byte_en[1]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_byte_en[1] , u0|nios2_gen2_0|cpu|W_mem_byte_en[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal332~0 , u0|nios2_gen2_0|cpu|Equal332~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~7 , u0|nios2_gen2_0|cpu|M_dc_raw_hazard~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~18 , u0|nios2_gen2_0|cpu|M_dc_raw_hazard~18, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal330~1 , u0|nios2_gen2_0|cpu|Equal330~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal330~0 , u0|nios2_gen2_0|cpu|Equal330~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~2 , u0|nios2_gen2_0|cpu|M_dc_raw_hazard~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~3 , u0|nios2_gen2_0|cpu|M_dc_raw_hazard~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~3 , u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~2 , u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~4 , u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~1 , u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~5 , u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~0 , u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~7 , u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~8 , u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~9 , u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~6 , u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~10 , u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~11 , u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~4 , u0|nios2_gen2_0|cpu|M_dc_raw_hazard~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[28] , u0|nios2_gen2_0|cpu|W_mem_baddr[28], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal331~0 , u0|nios2_gen2_0|cpu|Equal331~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~19 , u0|nios2_gen2_0|cpu|M_dc_raw_hazard~19, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_wr_dst_reg , u0|nios2_gen2_0|cpu|D_wr_dst_reg, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_wr_dst_reg_from_D , u0|nios2_gen2_0|cpu|E_wr_dst_reg_from_D, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_wr_dst_reg , u0|nios2_gen2_0|cpu|E_wr_dst_reg, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_wr_dst_reg_from_E , u0|nios2_gen2_0|cpu|M_wr_dst_reg_from_E, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_wr_dst_reg~0 , u0|nios2_gen2_0|cpu|M_wr_dst_reg~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_dst_reg_from_M , u0|nios2_gen2_0|cpu|A_wr_dst_reg_from_M, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_dst_reg~0 , u0|nios2_gen2_0|cpu|A_wr_dst_reg~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[6]~78 , u0|nios2_gen2_0|cpu|D_src1_reg[6]~78, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[6]~79 , u0|nios2_gen2_0|cpu|D_src1_reg[6]~79, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[6]~80 , u0|nios2_gen2_0|cpu|D_src1_reg[6]~80, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[6]~_Duplicate_2 , u0|nios2_gen2_0|cpu|E_src1[6]~_Duplicate_2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[6] , u0|nios2_gen2_0|cpu|M_mem_baddr[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[6] , u0|nios2_gen2_0|cpu|A_mem_baddr[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field[1]~1 , u0|nios2_gen2_0|cpu|d_address_line_field[1]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_line[1]~feeder , u0|nios2_gen2_0|cpu|A_dc_wb_line[1]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_line[1] , u0|nios2_gen2_0|cpu|A_dc_wb_line[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field[1] , u0|nios2_gen2_0|cpu|d_address_line_field[1], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[42] , u0|mm_interconnect_0|cmd_mux_006|src_data[42], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[4] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~36 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~36, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~37 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~37, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~63 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~63, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~64 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~64, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~52 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~52, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux6~0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux6~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux6~1 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux6~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~48 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~48, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~49 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~49, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~44 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~44, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~45 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~45, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[41] , u0|mm_interconnect_0|cmd_mux_006|src_data[41], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[3] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~6 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]~feeder , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[9]~28 , u0|mm_interconnect_0|rsp_mux_002|src_data[9]~28, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[9] , u0|nios2_gen2_0|cpu|i_readdata_d1[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[20] , u0|nios2_gen2_0|cpu|D_iw[20], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~4 , u0|nios2_gen2_0|cpu|D_dst_regnum[3]~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_dst_regnum[3] , u0|nios2_gen2_0|cpu|E_dst_regnum[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dst_regnum[3] , u0|nios2_gen2_0|cpu|M_dst_regnum[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_regnum_b_cmp_F~1 , u0|nios2_gen2_0|cpu|M_regnum_b_cmp_F~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal310~0 , u0|nios2_gen2_0|cpu|Equal310~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_regnum_b_cmp_F~0 , u0|nios2_gen2_0|cpu|M_regnum_b_cmp_F~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_regnum_b_cmp_F , u0|nios2_gen2_0|cpu|M_regnum_b_cmp_F, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_regnum_b_cmp_D~feeder , u0|nios2_gen2_0|cpu|A_regnum_b_cmp_D~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_regnum_b_cmp_D , u0|nios2_gen2_0|cpu|A_regnum_b_cmp_D, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[20]~34 , u0|nios2_gen2_0|cpu|D_src2_reg[20]~34, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[26] , u0|nios2_gen2_0|cpu|W_wr_data[26], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[26]~44 , u0|nios2_gen2_0|cpu|D_src2_reg[26]~44, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[26]~45 , u0|nios2_gen2_0|cpu|D_src2_reg[26]~45, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[26]~133 , u0|nios2_gen2_0|cpu|D_src2_reg[26]~133, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[26] , u0|nios2_gen2_0|cpu|E_src2[26], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[26]~28 , u0|nios2_gen2_0|cpu|E_logic_result[26]~28, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[26]~4 , u0|nios2_gen2_0|cpu|E_alu_result[26]~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[26] , u0|nios2_gen2_0|cpu|E_alu_result[26], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[26]~18 , u0|nios2_gen2_0|cpu|D_src1_reg[26]~18, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[26]~19 , u0|nios2_gen2_0|cpu|D_src1_reg[26]~19, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[26]~20 , u0|nios2_gen2_0|cpu|D_src1_reg[26]~20, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[26]~_Duplicate_1 , u0|nios2_gen2_0|cpu|E_src1[26]~_Duplicate_1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_prestep1[26]~0 , u0|nios2_gen2_0|cpu|E_rot_prestep1[26]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[28]~14 , u0|nios2_gen2_0|cpu|M_rot_prestep2[28]~14, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[28] , u0|nios2_gen2_0|cpu|M_rot_prestep2[28], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~105 , u0|nios2_gen2_0|cpu|A_shift_rot_result~105, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~106 , u0|nios2_gen2_0|cpu|A_shift_rot_result~106, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~104 , u0|nios2_gen2_0|cpu|A_shift_rot_result~104, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~107 , u0|nios2_gen2_0|cpu|A_shift_rot_result~107, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[4] , u0|nios2_gen2_0|cpu|A_shift_rot_result[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[4]~11 , u0|nios2_gen2_0|cpu|A_slow_inst_result[4]~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[4] , u0|nios2_gen2_0|cpu|A_slow_inst_result[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[4]~93 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[4]~93, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[2] , u0|nios2_gen2_0|cpu|M_pc_plus_one[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[4] , u0|nios2_gen2_0|cpu|M_alu_result[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_highest_pri_cause_code[1]~1 , u0|nios2_gen2_0|cpu|A_exc_highest_pri_cause_code[1]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_exception_reg_cause[2]~0 , u0|nios2_gen2_0|cpu|W_exception_reg_cause[2]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_exception_reg_cause[2] , u0|nios2_gen2_0|cpu|W_exception_reg_cause[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[4]~2 , u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[4]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_control_reg_rddata[4] , u0|nios2_gen2_0|cpu|M_control_reg_rddata[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[4]~57 , u0|nios2_gen2_0|cpu|M_inst_result[4]~57, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[4]~58 , u0|nios2_gen2_0|cpu|M_inst_result[4]~58, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[4] , u0|nios2_gen2_0|cpu|A_inst_result[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[4] , u0|nios2_gen2_0|cpu|A_mul_cell_p1[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[4]~91 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[4]~91, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[4]~92 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[4]~92, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[4]~94 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[4]~94, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[4]~84 , u0|nios2_gen2_0|cpu|D_src1_reg[4]~84, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[4] , u0|nios2_gen2_0|cpu|W_wr_data[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[4]~85 , u0|nios2_gen2_0|cpu|D_src1_reg[4]~85, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[4]~86 , u0|nios2_gen2_0|cpu|D_src1_reg[4]~86, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[4]~_Duplicate_2 , u0|nios2_gen2_0|cpu|E_src1[4]~_Duplicate_2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[2] , u0|nios2_gen2_0|cpu|D_pc_plus_one[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[2] , u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_extra_pc[2]~24 , u0|nios2_gen2_0|cpu|D_extra_pc[2]~24, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[2] , u0|nios2_gen2_0|cpu|E_extra_pc[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[4]~26 , u0|nios2_gen2_0|cpu|E_alu_result[4]~26, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[4] , u0|nios2_gen2_0|cpu|E_alu_result[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[4]~90 , u0|nios2_gen2_0|cpu|D_src2_reg[4]~90, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[4]~91 , u0|nios2_gen2_0|cpu|D_src2_reg[4]~91, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[4]~11 , u0|nios2_gen2_0|cpu|E_src2[4]~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[4] , u0|nios2_gen2_0|cpu|E_src2[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add10~9 , u0|nios2_gen2_0|cpu|Add10~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_rn[4] , u0|nios2_gen2_0|cpu|M_rot_rn[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~109 , u0|nios2_gen2_0|cpu|A_shift_rot_result~109, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~108 , u0|nios2_gen2_0|cpu|A_shift_rot_result~108, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~110 , u0|nios2_gen2_0|cpu|A_shift_rot_result~110, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~111 , u0|nios2_gen2_0|cpu|A_shift_rot_result~111, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[3] , u0|nios2_gen2_0|cpu|A_shift_rot_result[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[3]~12 , u0|nios2_gen2_0|cpu|A_slow_inst_result[3]~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[3] , u0|nios2_gen2_0|cpu|A_slow_inst_result[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~97 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~97, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[3] , u0|nios2_gen2_0|cpu|A_mul_cell_p1[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[1] , u0|nios2_gen2_0|cpu|M_pc_plus_one[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_exception_reg_cause[1] , u0|nios2_gen2_0|cpu|W_exception_reg_cause[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[3]~3 , u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[3]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_control_reg_rddata[3] , u0|nios2_gen2_0|cpu|M_control_reg_rddata[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[3]~59 , u0|nios2_gen2_0|cpu|M_inst_result[3]~59, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[3]~60 , u0|nios2_gen2_0|cpu|M_inst_result[3]~60, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[3] , u0|nios2_gen2_0|cpu|A_inst_result[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~95 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~95, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~96 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~96, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~98 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~98, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[3] , u0|nios2_gen2_0|cpu|W_wr_data[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[3]~92 , u0|nios2_gen2_0|cpu|D_src2_reg[3]~92, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[3]~93 , u0|nios2_gen2_0|cpu|D_src2_reg[3]~93, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[3]~12 , u0|nios2_gen2_0|cpu|E_src2[3]~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[3] , u0|nios2_gen2_0|cpu|E_src2[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~35 , u0|nios2_gen2_0|cpu|Add8~35, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[3] , u0|nios2_gen2_0|cpu|M_mem_baddr[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[1]~5 , u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[1]~5, vga, 1
instance = comp, \u0|jtag_uart_0|av_waitrequest~0 , u0|jtag_uart_0|av_waitrequest~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_addr_accepted , u0|nios2_gen2_0|cpu|av_addr_accepted, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[1]~6 , u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[1]~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_offset_field[1]~0 , u0|nios2_gen2_0|cpu|d_address_offset_field[1]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_offset_field[1] , u0|nios2_gen2_0|cpu|d_address_offset_field[1], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[39] , u0|mm_interconnect_0|cmd_mux_006|src_data[39], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[1] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~34 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~34, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~35 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~35, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|cfgrom_readdata[27]~1 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|cfgrom_readdata[27]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~4 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~17 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~17, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~32 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~32, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~33 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~33, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~27 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~27, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~29 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~29, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|cfgrom_readdata[8]~2 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|cfgrom_readdata[8]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~9 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~24 , u0|mm_interconnect_0|cmd_mux_006|src_payload~24, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[8] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~23 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~23, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~40 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~40, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~41 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~41, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~55 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~55, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~56 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~56, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~46 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~46, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~47 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~47, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~8 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access, vga, 1
instance = comp, \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], vga, 1
instance = comp, \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], vga, 1
instance = comp, \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, vga, 1
instance = comp, \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, vga, 1
instance = comp, \u0|rst_controller_001|always2~0 , u0|rst_controller_001|always2~0, vga, 1
instance = comp, \u0|rst_controller_001|r_early_rst , u0|rst_controller_001|r_early_rst, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~9 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]~feeder , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[8]~22 , u0|mm_interconnect_0|rsp_mux_002|src_data[8]~22, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[8] , u0|nios2_gen2_0|cpu|i_readdata_d1[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[21] , u0|nios2_gen2_0|cpu|D_iw[21], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[20]~22 , u0|nios2_gen2_0|cpu|E_src2[20]~22, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[20]~139 , u0|nios2_gen2_0|cpu|D_src2_reg[20]~139, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[20] , u0|nios2_gen2_0|cpu|E_src2[20], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~18 , u0|nios2_gen2_0|cpu|Add8~18, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[20] , u0|nios2_gen2_0|cpu|M_mem_baddr[20], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[9]~17 , u0|nios2_gen2_0|cpu|d_address_tag_field[9]~17, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[9] , u0|nios2_gen2_0|cpu|A_dc_actual_tag[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[9]~feeder , u0|nios2_gen2_0|cpu|A_dc_wb_tag[9]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[9] , u0|nios2_gen2_0|cpu|A_dc_wb_tag[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[9] , u0|nios2_gen2_0|cpu|d_address_tag_field[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[8]~16 , u0|nios2_gen2_0|cpu|d_address_tag_field[8]~16, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[8]~feeder , u0|nios2_gen2_0|cpu|A_dc_actual_tag[8]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[8] , u0|nios2_gen2_0|cpu|A_dc_actual_tag[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[8]~feeder , u0|nios2_gen2_0|cpu|A_dc_wb_tag[8]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[8] , u0|nios2_gen2_0|cpu|A_dc_wb_tag[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[8] , u0|nios2_gen2_0|cpu|d_address_tag_field[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[7]~15 , u0|nios2_gen2_0|cpu|d_address_tag_field[7]~15, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[7]~feeder , u0|nios2_gen2_0|cpu|A_dc_actual_tag[7]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[7] , u0|nios2_gen2_0|cpu|A_dc_actual_tag[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[7]~feeder , u0|nios2_gen2_0|cpu|A_dc_wb_tag[7]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[7] , u0|nios2_gen2_0|cpu|A_dc_wb_tag[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[7] , u0|nios2_gen2_0|cpu|d_address_tag_field[7], vga, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal3~1 , u0|mm_interconnect_0|router_001|Equal3~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[16]~1 , u0|nios2_gen2_0|cpu|d_address_tag_field[16]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[16]~feeder , u0|nios2_gen2_0|cpu|A_dc_actual_tag[16]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[16] , u0|nios2_gen2_0|cpu|A_dc_actual_tag[16], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[16]~feeder , u0|nios2_gen2_0|cpu|A_dc_wb_tag[16]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[16] , u0|nios2_gen2_0|cpu|A_dc_wb_tag[16], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[16] , u0|nios2_gen2_0|cpu|d_address_tag_field[16], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[15]~2 , u0|nios2_gen2_0|cpu|d_address_tag_field[15]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[15]~feeder , u0|nios2_gen2_0|cpu|A_dc_actual_tag[15]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[15] , u0|nios2_gen2_0|cpu|A_dc_actual_tag[15], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[15]~feeder , u0|nios2_gen2_0|cpu|A_dc_wb_tag[15]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[15] , u0|nios2_gen2_0|cpu|A_dc_wb_tag[15], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[15] , u0|nios2_gen2_0|cpu|d_address_tag_field[15], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[14]~3 , u0|nios2_gen2_0|cpu|d_address_tag_field[14]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[14]~feeder , u0|nios2_gen2_0|cpu|A_dc_actual_tag[14]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[14] , u0|nios2_gen2_0|cpu|A_dc_actual_tag[14], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[14]~feeder , u0|nios2_gen2_0|cpu|A_dc_wb_tag[14]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[14] , u0|nios2_gen2_0|cpu|A_dc_wb_tag[14], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[14] , u0|nios2_gen2_0|cpu|d_address_tag_field[14], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[13]~4 , u0|nios2_gen2_0|cpu|d_address_tag_field[13]~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[13]~feeder , u0|nios2_gen2_0|cpu|A_dc_actual_tag[13]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[13] , u0|nios2_gen2_0|cpu|A_dc_actual_tag[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[13]~feeder , u0|nios2_gen2_0|cpu|A_dc_wb_tag[13]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[13] , u0|nios2_gen2_0|cpu|A_dc_wb_tag[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[13] , u0|nios2_gen2_0|cpu|d_address_tag_field[13], vga, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal2~0 , u0|mm_interconnect_0|router_001|Equal2~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[5]~13 , u0|nios2_gen2_0|cpu|d_address_tag_field[5]~13, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[5]~feeder , u0|nios2_gen2_0|cpu|A_dc_actual_tag[5]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[5] , u0|nios2_gen2_0|cpu|A_dc_actual_tag[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[5]~feeder , u0|nios2_gen2_0|cpu|A_dc_wb_tag[5]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[5] , u0|nios2_gen2_0|cpu|A_dc_wb_tag[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[5] , u0|nios2_gen2_0|cpu|d_address_tag_field[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[3]~11 , u0|nios2_gen2_0|cpu|d_address_tag_field[3]~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[3]~feeder , u0|nios2_gen2_0|cpu|A_dc_actual_tag[3]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[3] , u0|nios2_gen2_0|cpu|A_dc_actual_tag[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[3]~feeder , u0|nios2_gen2_0|cpu|A_dc_wb_tag[3]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[3] , u0|nios2_gen2_0|cpu|A_dc_wb_tag[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[3] , u0|nios2_gen2_0|cpu|d_address_tag_field[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[6]~14 , u0|nios2_gen2_0|cpu|d_address_tag_field[6]~14, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[6]~feeder , u0|nios2_gen2_0|cpu|A_dc_actual_tag[6]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[6] , u0|nios2_gen2_0|cpu|A_dc_actual_tag[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[6]~feeder , u0|nios2_gen2_0|cpu|A_dc_wb_tag[6]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[6] , u0|nios2_gen2_0|cpu|A_dc_wb_tag[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[6] , u0|nios2_gen2_0|cpu|d_address_tag_field[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[4]~12 , u0|nios2_gen2_0|cpu|d_address_tag_field[4]~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[4]~feeder , u0|nios2_gen2_0|cpu|A_dc_actual_tag[4]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[4] , u0|nios2_gen2_0|cpu|A_dc_actual_tag[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[4]~feeder , u0|nios2_gen2_0|cpu|A_dc_wb_tag[4]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[4] , u0|nios2_gen2_0|cpu|A_dc_wb_tag[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[4] , u0|nios2_gen2_0|cpu|d_address_tag_field[4], vga, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal3~0 , u0|mm_interconnect_0|router_001|Equal3~0, vga, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal3~2 , u0|mm_interconnect_0|router_001|Equal3~2, vga, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal5~1 , u0|mm_interconnect_0|router_001|Equal5~1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~0 , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|sink_ready~2 , u0|mm_interconnect_0|cmd_demux_001|sink_ready~2, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_ready~0 , u0|mm_interconnect_0|crosser|clock_xer|in_ready~0, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|WideOr0~2 , u0|mm_interconnect_0|cmd_demux_001|WideOr0~2, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|WideOr0~3 , u0|mm_interconnect_0|cmd_demux_001|WideOr0~3, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0 , u0|mm_interconnect_0|cmd_demux_001|WideOr0~0, vga, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[7]~1 , u0|mm_interconnect_0|router_001|src_channel[7]~1, vga, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[7]~2 , u0|mm_interconnect_0|router_001|src_channel[7]~2, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|din_s1~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|din_s1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|dreg[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_ready~0 , u0|mm_interconnect_0|crosser_005|clock_xer|in_ready~0, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|sink_ready~0 , u0|mm_interconnect_0|cmd_demux_001|sink_ready~0, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|sink_ready~1 , u0|mm_interconnect_0|cmd_demux_001|sink_ready~1, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1 , u0|mm_interconnect_0|cmd_demux_001|WideOr0~1, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|WideOr0 , u0|mm_interconnect_0|cmd_demux_001|WideOr0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_wr_data_transfer~0 , u0|nios2_gen2_0|cpu|av_wr_data_transfer~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[0]~7 , u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[0]~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[2]~0 , u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[2]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[2]~1 , u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[2]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[0] , u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[1]~5 , u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[1]~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[1] , u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[2]~4 , u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[2]~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[2] , u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add18~0 , u0|nios2_gen2_0|cpu|Add18~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[3]~6 , u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[3]~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[3] , u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_wr_active_nxt~0 , u0|nios2_gen2_0|cpu|A_dc_wb_wr_active_nxt~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_wr_active , u0|nios2_gen2_0|cpu|A_dc_wb_wr_active, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_wr_want_dmaster , u0|nios2_gen2_0|cpu|A_dc_wb_wr_want_dmaster, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field[2] , u0|nios2_gen2_0|cpu|d_address_line_field[2], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[43] , u0|mm_interconnect_0|cmd_mux_006|src_data[43], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[5] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~4 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[1] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[1], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]~feeder , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[1] , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[1], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[1]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[1]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[1] , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[1], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[1]~6 , u0|mm_interconnect_0|rsp_mux_002|src_data[1]~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[1] , u0|nios2_gen2_0|cpu|i_readdata_d1[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_regnum_b_cmp_F~1 , u0|nios2_gen2_0|cpu|D_regnum_b_cmp_F~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_regnum_b_cmp_F~0 , u0|nios2_gen2_0|cpu|D_regnum_b_cmp_F~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_regnum_b_cmp_F~2 , u0|nios2_gen2_0|cpu|D_regnum_b_cmp_F~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_regnum_b_cmp_F~3 , u0|nios2_gen2_0|cpu|D_regnum_b_cmp_F~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_regnum_b_cmp_D , u0|nios2_gen2_0|cpu|E_regnum_b_cmp_D, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_hazard_E , u0|nios2_gen2_0|cpu|D_src2_hazard_E, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[2]~13 , u0|nios2_gen2_0|cpu|E_src2[2]~13, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[2] , u0|nios2_gen2_0|cpu|E_src2[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~0 , u0|nios2_gen2_0|cpu|Add8~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[2] , u0|nios2_gen2_0|cpu|M_mem_baddr[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ld_stnon32_cache~0 , u0|nios2_gen2_0|cpu|E_ld_stnon32_cache~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ld_stnon32_cache~1 , u0|nios2_gen2_0|cpu|E_ld_stnon32_cache~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld_stnon32_cache , u0|nios2_gen2_0|cpu|M_ctrl_ld_stnon32_cache, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~12 , u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~13 , u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~13, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall , u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_active_nxt~0 , u0|nios2_gen2_0|cpu|A_dc_fill_active_nxt~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_active_nxt~1 , u0|nios2_gen2_0|cpu|A_dc_fill_active_nxt~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_active , u0|nios2_gen2_0|cpu|A_dc_fill_active, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_en~0 , u0|nios2_gen2_0|cpu|dc_data_wr_port_en~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_en~1 , u0|nios2_gen2_0|cpu|dc_data_wr_port_en~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit_16_hi~0 , u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit_16_hi~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit_16_hi , u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit_16_hi, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit~0 , u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit~1 , u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_data_ram_ld_align_sign_bit , u0|nios2_gen2_0|cpu|A_data_ram_ld_align_sign_bit, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~118 , u0|nios2_gen2_0|cpu|A_shift_rot_result~118, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~117 , u0|nios2_gen2_0|cpu|A_shift_rot_result~117, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~116 , u0|nios2_gen2_0|cpu|A_shift_rot_result~116, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~119 , u0|nios2_gen2_0|cpu|A_shift_rot_result~119, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[31] , u0|nios2_gen2_0|cpu|A_shift_rot_result[31], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[7]~5 , u0|nios2_gen2_0|cpu|A_slow_ld_byte3_data_aligned_nxt[7]~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[31] , u0|nios2_gen2_0|cpu|A_slow_inst_result[31], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[15]~46 , u0|nios2_gen2_0|cpu|A_mul_s1[15]~46, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[15] , u0|nios2_gen2_0|cpu|A_mul_s1[15], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[15]~feeder , u0|nios2_gen2_0|cpu|A_mul_cell_p3[15]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[15] , u0|nios2_gen2_0|cpu|A_mul_cell_p3[15], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~30 , u0|nios2_gen2_0|cpu|Add12~30, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[31]~102 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[31]~102, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[31]~103 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[31]~103, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[31]~104 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[31]~104, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[31]~feeder , u0|nios2_gen2_0|cpu|W_wr_data[31]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[31] , u0|nios2_gen2_0|cpu|W_wr_data[31], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[31]~94 , u0|nios2_gen2_0|cpu|D_src1_reg[31]~94, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[31]~95 , u0|nios2_gen2_0|cpu|D_src1_reg[31]~95, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[31]~96 , u0|nios2_gen2_0|cpu|D_src1_reg[31]~96, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[31]~_Duplicate_1 , u0|nios2_gen2_0|cpu|E_src1[31]~_Duplicate_1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[31]~20 , u0|nios2_gen2_0|cpu|E_logic_result[31]~20, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[31]~32 , u0|nios2_gen2_0|cpu|E_src2[31]~32, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[31]~33 , u0|nios2_gen2_0|cpu|E_src2[31]~33, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[31]~34 , u0|nios2_gen2_0|cpu|E_src2[31]~34, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[31]~20 , u0|nios2_gen2_0|cpu|E_src2[31]~20, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[31]~feeder , u0|nios2_gen2_0|cpu|E_src2[31]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[31] , u0|nios2_gen2_0|cpu|E_src2[31], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~89 , u0|nios2_gen2_0|cpu|Add8~89, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ld_st_bus~8 , u0|nios2_gen2_0|cpu|E_ld_st_bus~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld_st_bypass , u0|nios2_gen2_0|cpu|M_ctrl_ld_st_bypass, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_ld_st_bypass~feeder , u0|nios2_gen2_0|cpu|A_ctrl_ld_st_bypass~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_ld_st_bypass , u0|nios2_gen2_0|cpu|A_ctrl_ld_st_bypass, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_bypass_pending , u0|nios2_gen2_0|cpu|A_mem_bypass_pending, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[0]~1 , u0|nios2_gen2_0|cpu|d_writedata[0]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[0] , u0|nios2_gen2_0|cpu|d_writedata[0], vga, 1
instance = comp, \u0|jtag_uart_0|ien_AF , u0|jtag_uart_0|ien_AF, vga, 1
instance = comp, \u0|jtag_uart_0|pause_irq~0 , u0|jtag_uart_0|pause_irq~0, vga, 1
instance = comp, \u0|jtag_uart_0|pause_irq , u0|jtag_uart_0|pause_irq, vga, 1
instance = comp, \u0|jtag_uart_0|Add0~0 , u0|jtag_uart_0|Add0~0, vga, 1
instance = comp, \u0|jtag_uart_0|Add0~2 , u0|jtag_uart_0|Add0~2, vga, 1
instance = comp, \u0|jtag_uart_0|Add0~4 , u0|jtag_uart_0|Add0~4, vga, 1
instance = comp, \u0|jtag_uart_0|Add0~6 , u0|jtag_uart_0|Add0~6, vga, 1
instance = comp, \u0|jtag_uart_0|Add0~8 , u0|jtag_uart_0|Add0~8, vga, 1
instance = comp, \u0|jtag_uart_0|Add0~10 , u0|jtag_uart_0|Add0~10, vga, 1
instance = comp, \u0|jtag_uart_0|Add0~12 , u0|jtag_uart_0|Add0~12, vga, 1
instance = comp, \u0|jtag_uart_0|LessThan1~0 , u0|jtag_uart_0|LessThan1~0, vga, 1
instance = comp, \u0|jtag_uart_0|LessThan1~1 , u0|jtag_uart_0|LessThan1~1, vga, 1
instance = comp, \u0|jtag_uart_0|LessThan1~2 , u0|jtag_uart_0|LessThan1~2, vga, 1
instance = comp, \u0|jtag_uart_0|fifo_AF , u0|jtag_uart_0|fifo_AF, vga, 1
instance = comp, \u0|jtag_uart_0|av_readdata[8]~0 , u0|jtag_uart_0|av_readdata[8]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg_irq0_nxt~0 , u0|nios2_gen2_0|cpu|W_ipending_reg_irq0_nxt~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg_irq0 , u0|nios2_gen2_0|cpu|W_ipending_reg_irq0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|norm_intr_req , u0|nios2_gen2_0|cpu|norm_intr_req, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_norm_intr_req , u0|nios2_gen2_0|cpu|M_norm_intr_req, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld_cache_nxt~0 , u0|nios2_gen2_0|cpu|M_ctrl_ld_cache_nxt~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld_cache_nxt~1 , u0|nios2_gen2_0|cpu|M_ctrl_ld_cache_nxt~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld_cache , u0|nios2_gen2_0|cpu|M_ctrl_ld_cache, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~0 , u0|nios2_gen2_0|cpu|M_dc_raw_hazard~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~1 , u0|nios2_gen2_0|cpu|M_dc_raw_hazard~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~20 , u0|nios2_gen2_0|cpu|M_dc_raw_hazard~20, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_valid~0 , u0|nios2_gen2_0|cpu|M_valid~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_valid_from_M~feeder , u0|nios2_gen2_0|cpu|A_valid_from_M~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_valid_from_M , u0|nios2_gen2_0|cpu|A_valid_from_M, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_dcache_management_done_nxt~2 , u0|nios2_gen2_0|cpu|A_dc_dcache_management_done_nxt~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[0]~2 , u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[0]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[0]~4 , u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[0]~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_offset_field[0] , u0|nios2_gen2_0|cpu|d_address_offset_field[0], vga, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~0 , u0|mm_interconnect_0|router_001|always1~0, vga, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~1 , u0|mm_interconnect_0|router_001|always1~1, vga, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_data[92]~0 , u0|mm_interconnect_0|router_001|src_data[92]~0, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_dest_id[0] , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_dest_id[0], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_dest_id[2] , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_dest_id[2], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~1 , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~1, vga, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_data[93]~1 , u0|mm_interconnect_0|router_001|src_data[93]~1, vga, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_data[93]~2 , u0|mm_interconnect_0|router_001|src_data[93]~2, vga, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_data[93]~3 , u0|mm_interconnect_0|router_001|src_data[93]~3, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_dest_id[1] , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_dest_id[1], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~2 , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[0]~9 , u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[0]~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[0]~3 , u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[0]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[2]~7 , u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[2]~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add19~0 , u0|nios2_gen2_0|cpu|Add19~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[2]~8 , u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[2]~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_offset_field[2] , u0|nios2_gen2_0|cpu|d_address_offset_field[2], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[40] , u0|mm_interconnect_0|cmd_mux_006|src_data[40], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[2] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~0 , u0|mm_interconnect_0|cmd_mux_006|src_payload~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|debugaccess , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|debugaccess, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~13 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~13, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[7]~23 , u0|mm_interconnect_0|rsp_mux_002|src_data[7]~23, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[7] , u0|nios2_gen2_0|cpu|i_readdata_d1[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[12] , u0|nios2_gen2_0|cpu|D_iw[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal149~4 , u0|nios2_gen2_0|cpu|Equal149~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_cmpge , u0|nios2_gen2_0|cpu|D_op_cmpge, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~9 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~3 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~11 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~10 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract , u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~11 , u0|nios2_gen2_0|cpu|Add8~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[27] , u0|nios2_gen2_0|cpu|M_mem_baddr[27], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_hit~10 , u0|nios2_gen2_0|cpu|M_dc_hit~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_hit~3 , u0|nios2_gen2_0|cpu|M_dc_hit~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_hit~2 , u0|nios2_gen2_0|cpu|M_dc_hit~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_hit~1 , u0|nios2_gen2_0|cpu|M_dc_hit~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_hit~0 , u0|nios2_gen2_0|cpu|M_dc_hit~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_hit~4 , u0|nios2_gen2_0|cpu|M_dc_hit~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_hit~7 , u0|nios2_gen2_0|cpu|M_dc_hit~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_hit~5 , u0|nios2_gen2_0|cpu|M_dc_hit~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_hit~8 , u0|nios2_gen2_0|cpu|M_dc_hit~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_hit~6 , u0|nios2_gen2_0|cpu|M_dc_hit~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_hit~9 , u0|nios2_gen2_0|cpu|M_dc_hit~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_hit~11 , u0|nios2_gen2_0|cpu|M_dc_hit~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_hit , u0|nios2_gen2_0|cpu|A_dc_hit, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal222~0 , u0|nios2_gen2_0|cpu|Equal222~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_dc_addr_wb_inv , u0|nios2_gen2_0|cpu|M_ctrl_dc_addr_wb_inv, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_dc_addr_wb_inv , u0|nios2_gen2_0|cpu|A_ctrl_dc_addr_wb_inv, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_wb_inv , u0|nios2_gen2_0|cpu|M_ctrl_dc_index_wb_inv, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_dc_index_wb_inv , u0|nios2_gen2_0|cpu|A_ctrl_dc_index_wb_inv, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_want_xfer~0 , u0|nios2_gen2_0|cpu|A_dc_want_xfer~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_starting , u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_starting, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_active_nxt~0 , u0|nios2_gen2_0|cpu|A_dc_wb_active_nxt~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_active , u0|nios2_gen2_0|cpu|A_dc_wb_active, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_starting~0 , u0|nios2_gen2_0|cpu|A_dc_fill_starting~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt~0 , u0|nios2_gen2_0|cpu|d_address_tag_field_nxt~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field[4]~4 , u0|nios2_gen2_0|cpu|d_address_line_field[4]~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_line[4]~feeder , u0|nios2_gen2_0|cpu|A_dc_wb_line[4]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_line[4] , u0|nios2_gen2_0|cpu|A_dc_wb_line[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field[4] , u0|nios2_gen2_0|cpu|d_address_line_field[4], vga, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal0~0 , u0|mm_interconnect_0|router_001|Equal0~0, vga, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal0~1 , u0|mm_interconnect_0|router_001|Equal0~1, vga, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal6~0 , u0|mm_interconnect_0|router_001|Equal6~0, vga, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal6~1 , u0|mm_interconnect_0|router_001|Equal6~1, vga, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[7]~0 , u0|mm_interconnect_0|router_001|src_channel[7]~0, vga, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[7]~3 , u0|mm_interconnect_0|router_001|src_channel[7]~3, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[7] , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[7], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|take_in_data~0 , u0|mm_interconnect_0|crosser_005|clock_xer|take_in_data~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[69] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[69], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[69]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[69]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[69] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[69], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|nonposted_write_endofpacket~0 , u0|mm_interconnect_0|sdram_controller_0_s1_agent|nonposted_write_endofpacket~0, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][108] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][108], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~21 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~21, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][108]~feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][108]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][108] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][108], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~17 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~17, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][108] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][108], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~13 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~13, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][108] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][108], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~9 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~9, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][108] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][108], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~6 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~6, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][108] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][108], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~3 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~3, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][108] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][108], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~0, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][108] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][108], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|read~0 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|read~0, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~0 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~0, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[2] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[2], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Equal0~0 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Equal0~0, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~1 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~1, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_empty~0 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_empty~0, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|empty , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|empty, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~2 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~2, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[1] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[1], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2, vga, 1
instance = comp, \DRAM_DQ[4]~input , DRAM_DQ[4]~input, vga, 1
instance = comp, \u0|sdram_controller_0|za_data[4] , u0|sdram_controller_0|za_data[4], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~228 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~228, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~164 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~164, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~196 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~196, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~132 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~132, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~406 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~406, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~407 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~407, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~100feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~100feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~100 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~100, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~68 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~68, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~36feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~36feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~36 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~36, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~4feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~4feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~4 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~4, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~408 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~408, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~409 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~409, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~410 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~410, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[4] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[4], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[4] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[4], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[4] , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[4], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[4]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[4]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[4] , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[4], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[4]~14 , u0|mm_interconnect_0|rsp_mux_002|src_data[4]~14, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[4] , u0|nios2_gen2_0|cpu|i_readdata_d1[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[3]~feeder , u0|nios2_gen2_0|cpu|D_iw[3]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[3] , u0|nios2_gen2_0|cpu|D_iw[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal95~9 , u0|nios2_gen2_0|cpu|Equal95~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mul_lsw~0 , u0|nios2_gen2_0|cpu|D_ctrl_mul_lsw~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mul_lsw~1 , u0|nios2_gen2_0|cpu|D_ctrl_mul_lsw~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_mul_lsw , u0|nios2_gen2_0|cpu|E_ctrl_mul_lsw, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_mul_lsw~feeder , u0|nios2_gen2_0|cpu|M_ctrl_mul_lsw~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_mul_lsw , u0|nios2_gen2_0|cpu|M_ctrl_mul_lsw, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_mul_lsw , u0|nios2_gen2_0|cpu|A_ctrl_mul_lsw, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~0 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~56 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~56, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~82 , u0|nios2_gen2_0|cpu|A_shift_rot_result~82, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~81 , u0|nios2_gen2_0|cpu|A_shift_rot_result~81, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~80 , u0|nios2_gen2_0|cpu|A_shift_rot_result~80, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~83 , u0|nios2_gen2_0|cpu|A_shift_rot_result~83, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[10] , u0|nios2_gen2_0|cpu|A_shift_rot_result[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[10] , u0|nios2_gen2_0|cpu|A_slow_inst_result[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[10] , u0|nios2_gen2_0|cpu|A_mul_cell_p1[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[10]~70 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[10]~70, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[10]~71 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[10]~71, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[10]~72 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[10]~72, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[10] , u0|nios2_gen2_0|cpu|W_wr_data[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[10]~78 , u0|nios2_gen2_0|cpu|D_src2_reg[10]~78, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[10]~79 , u0|nios2_gen2_0|cpu|D_src2_reg[10]~79, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[10]~5 , u0|nios2_gen2_0|cpu|E_src2[10]~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[10] , u0|nios2_gen2_0|cpu|E_src2[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~28 , u0|nios2_gen2_0|cpu|Add8~28, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[8] , u0|nios2_gen2_0|cpu|D_pc_plus_one[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[8] , u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_extra_pc[8]~18 , u0|nios2_gen2_0|cpu|D_extra_pc[8]~18, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[8] , u0|nios2_gen2_0|cpu|E_extra_pc[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[10]~20 , u0|nios2_gen2_0|cpu|E_alu_result[10]~20, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[10] , u0|nios2_gen2_0|cpu|E_alu_result[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[10]~66 , u0|nios2_gen2_0|cpu|D_src1_reg[10]~66, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[10]~67 , u0|nios2_gen2_0|cpu|D_src1_reg[10]~67, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[10]~68 , u0|nios2_gen2_0|cpu|D_src1_reg[10]~68, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[10]~_Duplicate_2 , u0|nios2_gen2_0|cpu|E_src1[10]~_Duplicate_2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[10]~feeder , u0|nios2_gen2_0|cpu|M_target_pcb[10]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[10] , u0|nios2_gen2_0|cpu|M_target_pcb[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[8]~4 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[8]~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[8]~feeder , u0|nios2_gen2_0|cpu|M_pc[8]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[8] , u0|nios2_gen2_0|cpu|M_pc[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[8] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[8] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~20 , u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~20, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~21 , u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~21, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~22 , u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~22, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~23 , u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~23, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[14] , u0|nios2_gen2_0|cpu|D_iw[14], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[14] , u0|nios2_gen2_0|cpu|E_iw[14], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_op_break , u0|nios2_gen2_0|cpu|E_op_break, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_exc_break_inst_pri15 , u0|nios2_gen2_0|cpu|M_exc_break_inst_pri15, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[9] , u0|nios2_gen2_0|cpu|M_pc[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[11] , u0|nios2_gen2_0|cpu|M_target_pcb[11], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~17 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~17, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~18 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~18, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~25 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~25, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[9] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[9] , u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[9] , u0|nios2_gen2_0|cpu|D_pc_plus_one[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_extra_pc[9]~17 , u0|nios2_gen2_0|cpu|D_extra_pc[9]~17, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[9] , u0|nios2_gen2_0|cpu|E_extra_pc[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[9] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~24 , u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~24, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~25 , u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~25, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~26 , u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~26, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~27 , u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~27, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[9]~feeder , u0|nios2_gen2_0|cpu|F_pc[9]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[9] , u0|nios2_gen2_0|cpu|F_pc[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[9] , u0|nios2_gen2_0|cpu|D_pc[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~0 , u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_line[6] , u0|nios2_gen2_0|cpu|ic_fill_line[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[26]~feeder , u0|nios2_gen2_0|cpu|D_iw[26]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[26] , u0|nios2_gen2_0|cpu|D_iw[26], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~3 , u0|nios2_gen2_0|cpu|D_dst_regnum[4]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_dst_regnum[4] , u0|nios2_gen2_0|cpu|E_dst_regnum[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_regnum_b_cmp_F~2 , u0|nios2_gen2_0|cpu|E_regnum_b_cmp_F~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_regnum_b_cmp_F~1 , u0|nios2_gen2_0|cpu|E_regnum_b_cmp_F~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_regnum_b_cmp_F~0 , u0|nios2_gen2_0|cpu|E_regnum_b_cmp_F~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_regnum_b_cmp_F~3 , u0|nios2_gen2_0|cpu|E_regnum_b_cmp_F~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_regnum_b_cmp_D , u0|nios2_gen2_0|cpu|M_regnum_b_cmp_D, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal311~0 , u0|nios2_gen2_0|cpu|Equal311~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_regnum_b_cmp_F~1 , u0|nios2_gen2_0|cpu|A_regnum_b_cmp_F~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_regnum_b_cmp_F~0 , u0|nios2_gen2_0|cpu|A_regnum_b_cmp_F~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_regnum_b_cmp_F , u0|nios2_gen2_0|cpu|A_regnum_b_cmp_F, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_regnum_b_cmp_D~feeder , u0|nios2_gen2_0|cpu|W_regnum_b_cmp_D~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_regnum_b_cmp_D , u0|nios2_gen2_0|cpu|W_regnum_b_cmp_D, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[20]~35 , u0|nios2_gen2_0|cpu|D_src2_reg[20]~35, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[9] , u0|nios2_gen2_0|cpu|W_wr_data[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[9]~80 , u0|nios2_gen2_0|cpu|D_src2_reg[9]~80, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[9]~81 , u0|nios2_gen2_0|cpu|D_src2_reg[9]~81, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[9]~6 , u0|nios2_gen2_0|cpu|E_src2[9]~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[9] , u0|nios2_gen2_0|cpu|E_src2[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~29 , u0|nios2_gen2_0|cpu|Add8~29, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[7] , u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[7] , u0|nios2_gen2_0|cpu|D_pc_plus_one[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_extra_pc[7]~19 , u0|nios2_gen2_0|cpu|D_extra_pc[7]~19, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[7] , u0|nios2_gen2_0|cpu|E_extra_pc[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[9]~21 , u0|nios2_gen2_0|cpu|E_alu_result[9]~21, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[9] , u0|nios2_gen2_0|cpu|E_alu_result[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[9]~69 , u0|nios2_gen2_0|cpu|D_src1_reg[9]~69, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[9]~70 , u0|nios2_gen2_0|cpu|D_src1_reg[9]~70, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[9]~71 , u0|nios2_gen2_0|cpu|D_src1_reg[9]~71, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[9]~_Duplicate_2 , u0|nios2_gen2_0|cpu|E_src1[9]~_Duplicate_2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[9]~feeder , u0|nios2_gen2_0|cpu|M_target_pcb[9]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[9] , u0|nios2_gen2_0|cpu|M_target_pcb[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[7]~3 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[7]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[7]~feeder , u0|nios2_gen2_0|cpu|M_pc[7]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[7] , u0|nios2_gen2_0|cpu|M_pc[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[7] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[7] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~16 , u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~16, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~17 , u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~17, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~18 , u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~18, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~19 , u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~19, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[7]~feeder , u0|nios2_gen2_0|cpu|F_pc[7]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[7] , u0|nios2_gen2_0|cpu|F_pc[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[7] , u0|nios2_gen2_0|cpu|D_pc[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress[4]~3 , u0|nios2_gen2_0|cpu|ic_tag_wraddress[4]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_line[4] , u0|nios2_gen2_0|cpu|ic_fill_line[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[24]~feeder , u0|nios2_gen2_0|cpu|D_iw[24]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[24] , u0|nios2_gen2_0|cpu|D_iw[24], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~5 , u0|nios2_gen2_0|cpu|D_dst_regnum[2]~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_dst_regnum[2] , u0|nios2_gen2_0|cpu|E_dst_regnum[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_regnum_a_cmp_F~1 , u0|nios2_gen2_0|cpu|E_regnum_a_cmp_F~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_regnum_a_cmp_F~2 , u0|nios2_gen2_0|cpu|E_regnum_a_cmp_F~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_regnum_a_cmp_F~0 , u0|nios2_gen2_0|cpu|E_regnum_a_cmp_F~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_regnum_a_cmp_F~3 , u0|nios2_gen2_0|cpu|E_regnum_a_cmp_F~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_regnum_a_cmp_D , u0|nios2_gen2_0|cpu|M_regnum_a_cmp_D, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[19]~0 , u0|nios2_gen2_0|cpu|E_src1[19]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[8]~72 , u0|nios2_gen2_0|cpu|D_src1_reg[8]~72, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[8]~73 , u0|nios2_gen2_0|cpu|D_src1_reg[8]~73, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[8]~74 , u0|nios2_gen2_0|cpu|D_src1_reg[8]~74, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[8]~_Duplicate_2feeder , u0|nios2_gen2_0|cpu|E_src1[8]~_Duplicate_2feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[8]~_Duplicate_2 , u0|nios2_gen2_0|cpu|E_src1[8]~_Duplicate_2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[6] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~12 , u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~13 , u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~13, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~14 , u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~14, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[8]~feeder , u0|nios2_gen2_0|cpu|M_target_pcb[8]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[8] , u0|nios2_gen2_0|cpu|M_target_pcb[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[6]~2 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[6]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[6]~feeder , u0|nios2_gen2_0|cpu|M_pc[6]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[6] , u0|nios2_gen2_0|cpu|M_pc[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[6] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~15 , u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~15, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[6] , u0|nios2_gen2_0|cpu|F_pc[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[6] , u0|nios2_gen2_0|cpu|D_pc[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress[3]~2 , u0|nios2_gen2_0|cpu|ic_tag_wraddress[3]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_line[3] , u0|nios2_gen2_0|cpu|ic_fill_line[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[2] , u0|nios2_gen2_0|cpu|D_iw[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal95~0 , u0|nios2_gen2_0|cpu|Equal95~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_cmp~1 , u0|nios2_gen2_0|cpu|D_ctrl_cmp~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_cmp~2 , u0|nios2_gen2_0|cpu|D_ctrl_cmp~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_cmp~3 , u0|nios2_gen2_0|cpu|D_ctrl_cmp~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_cmp , u0|nios2_gen2_0|cpu|E_ctrl_cmp, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[0]~11 , u0|nios2_gen2_0|cpu|D_src1_reg[0]~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[0]~12 , u0|nios2_gen2_0|cpu|D_src1_reg[0]~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[0]~13 , u0|nios2_gen2_0|cpu|D_src1_reg[0]~13, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[0]~8 , u0|nios2_gen2_0|cpu|D_src1_reg[0]~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[0]~9 , u0|nios2_gen2_0|cpu|D_src1_reg[0]~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[0]~10 , u0|nios2_gen2_0|cpu|D_src1_reg[0]~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[0]~14 , u0|nios2_gen2_0|cpu|D_src1_reg[0]~14, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[0]~_Duplicate_2feeder , u0|nios2_gen2_0|cpu|E_src1[0]~_Duplicate_2feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[0]~_Duplicate_2 , u0|nios2_gen2_0|cpu|E_src1[0]~_Duplicate_2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[0] , u0|nios2_gen2_0|cpu|M_mem_baddr[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ld_align_sh8 , u0|nios2_gen2_0|cpu|M_ld_align_sh8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ld_align_sh8 , u0|nios2_gen2_0|cpu|A_ld_align_sh8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~2 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[7]~feeder , u0|nios2_gen2_0|cpu|M_alu_result[7]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[7] , u0|nios2_gen2_0|cpu|M_alu_result[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[7]~51 , u0|nios2_gen2_0|cpu|M_inst_result[7]~51, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[5] , u0|nios2_gen2_0|cpu|M_pc_plus_one[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[7]~52 , u0|nios2_gen2_0|cpu|M_inst_result[7]~52, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[7] , u0|nios2_gen2_0|cpu|A_inst_result[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~79 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~79, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[7] , u0|nios2_gen2_0|cpu|A_mul_cell_p1[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~80 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~80, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[7]~8 , u0|nios2_gen2_0|cpu|A_slow_inst_result[7]~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[7] , u0|nios2_gen2_0|cpu|A_slow_inst_result[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~94 , u0|nios2_gen2_0|cpu|A_shift_rot_result~94, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~93 , u0|nios2_gen2_0|cpu|A_shift_rot_result~93, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~92 , u0|nios2_gen2_0|cpu|A_shift_rot_result~92, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~95 , u0|nios2_gen2_0|cpu|A_shift_rot_result~95, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[7] , u0|nios2_gen2_0|cpu|A_shift_rot_result[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~81 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~81, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~82 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~82, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[7] , u0|nios2_gen2_0|cpu|W_wr_data[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[7]~84 , u0|nios2_gen2_0|cpu|D_src2_reg[7]~84, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[7]~85 , u0|nios2_gen2_0|cpu|D_src2_reg[7]~85, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[7]~8 , u0|nios2_gen2_0|cpu|E_src2[7]~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[7] , u0|nios2_gen2_0|cpu|E_src2[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add8~31 , u0|nios2_gen2_0|cpu|Add8~31, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[5] , u0|nios2_gen2_0|cpu|D_pc_plus_one[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[5] , u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_extra_pc[5]~21 , u0|nios2_gen2_0|cpu|D_extra_pc[5]~21, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[5] , u0|nios2_gen2_0|cpu|E_extra_pc[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[7]~23 , u0|nios2_gen2_0|cpu|E_alu_result[7]~23, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[7] , u0|nios2_gen2_0|cpu|E_alu_result[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[7]~75 , u0|nios2_gen2_0|cpu|D_src1_reg[7]~75, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[7]~76 , u0|nios2_gen2_0|cpu|D_src1_reg[7]~76, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[7]~77 , u0|nios2_gen2_0|cpu|D_src1_reg[7]~77, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[7]~_Duplicate_2 , u0|nios2_gen2_0|cpu|E_src1[7]~_Duplicate_2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~8 , u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~9 , u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~10 , u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[5] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[7]~feeder , u0|nios2_gen2_0|cpu|M_target_pcb[7]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[7] , u0|nios2_gen2_0|cpu|M_target_pcb[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[5]~1 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[5]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[5]~feeder , u0|nios2_gen2_0|cpu|M_pc[5]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[5] , u0|nios2_gen2_0|cpu|M_pc[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[5] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~11 , u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[5]~feeder , u0|nios2_gen2_0|cpu|F_pc[5]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[5] , u0|nios2_gen2_0|cpu|F_pc[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[5]~feeder , u0|nios2_gen2_0|cpu|D_pc[5]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[5] , u0|nios2_gen2_0|cpu|D_pc[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress[2]~1 , u0|nios2_gen2_0|cpu|ic_tag_wraddress[2]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_line[2] , u0|nios2_gen2_0|cpu|ic_fill_line[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[11]~feeder , u0|nios2_gen2_0|cpu|D_iw[11]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[11] , u0|nios2_gen2_0|cpu|D_iw[11], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0 , u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_jmp_indirect_nxt~0 , u0|nios2_gen2_0|cpu|E_ctrl_jmp_indirect_nxt~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_valid_jmp_indirect~0 , u0|nios2_gen2_0|cpu|E_valid_jmp_indirect~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_valid_jmp_indirect , u0|nios2_gen2_0|cpu|E_valid_jmp_indirect, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~3 , u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~4 , u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~5 , u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[4] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~6 , u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[6]~feeder , u0|nios2_gen2_0|cpu|M_target_pcb[6]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[6] , u0|nios2_gen2_0|cpu|M_target_pcb[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[4]~0 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[4]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[4]~feeder , u0|nios2_gen2_0|cpu|M_pc[4]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[4] , u0|nios2_gen2_0|cpu|M_pc[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[4] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~7 , u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[4] , u0|nios2_gen2_0|cpu|F_pc[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[4] , u0|nios2_gen2_0|cpu|D_pc[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress[1]~0 , u0|nios2_gen2_0|cpu|ic_tag_wraddress[1]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_line[1] , u0|nios2_gen2_0|cpu|ic_fill_line[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_retaddr~0 , u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_retaddr~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_a_not_src~0 , u0|nios2_gen2_0|cpu|F_ctrl_a_not_src~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_a_not_src , u0|nios2_gen2_0|cpu|D_ctrl_a_not_src, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~1 , u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~0 , u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~1 , u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~2 , u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[3] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[3]~feeder , u0|nios2_gen2_0|cpu|M_pc[3]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[3] , u0|nios2_gen2_0|cpu|M_pc[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[5] , u0|nios2_gen2_0|cpu|M_target_pcb[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~15 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~15, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~16 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~16, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[3] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~3 , u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[3]~feeder , u0|nios2_gen2_0|cpu|F_pc[3]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[3] , u0|nios2_gen2_0|cpu|F_pc[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[3]~feeder , u0|nios2_gen2_0|cpu|D_pc[3]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[3] , u0|nios2_gen2_0|cpu|D_pc[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~1 , u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_line[0] , u0|nios2_gen2_0|cpu|ic_fill_line[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_br~0 , u0|nios2_gen2_0|cpu|F_ctrl_br~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_br , u0|nios2_gen2_0|cpu|D_ctrl_br, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_pred_taken~0 , u0|nios2_gen2_0|cpu|D_br_pred_taken~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~0 , u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~12 , u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~13 , u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~13, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[2] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~14 , u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~14, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[4]~feeder , u0|nios2_gen2_0|cpu|M_target_pcb[4]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[4] , u0|nios2_gen2_0|cpu|M_target_pcb[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[2]~7 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[2]~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[2]~feeder , u0|nios2_gen2_0|cpu|M_pc[2]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[2] , u0|nios2_gen2_0|cpu|M_pc[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[2] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~15 , u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~15, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[2] , u0|nios2_gen2_0|cpu|F_pc[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[2] , u0|nios2_gen2_0|cpu|D_pc[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_initial_offset[2] , u0|nios2_gen2_0|cpu|ic_fill_initial_offset[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[2]~2 , u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[2]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_en~0 , u0|nios2_gen2_0|cpu|ic_fill_dp_offset_en~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_dp_offset[2] , u0|nios2_gen2_0|cpu|ic_fill_dp_offset[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[15] , u0|nios2_gen2_0|cpu|D_iw[15], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~8 , u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~7 , u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~9 , u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~4 , u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~5 , u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~6 , u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~10 , u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~11 , u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_flush_pipe_always , u0|nios2_gen2_0|cpu|E_ctrl_flush_pipe_always, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_flush_pipe_always~feeder , u0|nios2_gen2_0|cpu|M_ctrl_flush_pipe_always~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_flush_pipe_always , u0|nios2_gen2_0|cpu|M_ctrl_flush_pipe_always, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_nxt~0 , u0|nios2_gen2_0|cpu|A_pipe_flush_nxt~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush , u0|nios2_gen2_0|cpu|A_pipe_flush, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~2 , u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~8 , u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~9 , u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~10 , u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[1] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[3]~feeder , u0|nios2_gen2_0|cpu|M_target_pcb[3]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[3] , u0|nios2_gen2_0|cpu|M_target_pcb[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[1]~5 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[1]~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[1]~feeder , u0|nios2_gen2_0|cpu|M_pc[1]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[1] , u0|nios2_gen2_0|cpu|M_pc[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[1] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~11 , u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[1]~feeder , u0|nios2_gen2_0|cpu|F_pc[1]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[1] , u0|nios2_gen2_0|cpu|F_pc[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[1]~feeder , u0|nios2_gen2_0|cpu|D_pc[1]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[1] , u0|nios2_gen2_0|cpu|D_pc[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_initial_offset[1] , u0|nios2_gen2_0|cpu|ic_fill_initial_offset[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[1]~0 , u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[1]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_dp_offset[1] , u0|nios2_gen2_0|cpu|ic_fill_dp_offset[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal306~0 , u0|nios2_gen2_0|cpu|Equal306~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_regnum_a_cmp_F~1 , u0|nios2_gen2_0|cpu|M_regnum_a_cmp_F~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_regnum_a_cmp_F~0 , u0|nios2_gen2_0|cpu|M_regnum_a_cmp_F~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_regnum_a_cmp_F , u0|nios2_gen2_0|cpu|M_regnum_a_cmp_F, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_regnum_a_cmp_D~feeder , u0|nios2_gen2_0|cpu|A_regnum_a_cmp_D~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_regnum_a_cmp_D , u0|nios2_gen2_0|cpu|A_regnum_a_cmp_D, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal307~0 , u0|nios2_gen2_0|cpu|Equal307~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_regnum_a_cmp_F~0 , u0|nios2_gen2_0|cpu|A_regnum_a_cmp_F~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_regnum_a_cmp_F~1 , u0|nios2_gen2_0|cpu|A_regnum_a_cmp_F~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_regnum_a_cmp_F , u0|nios2_gen2_0|cpu|A_regnum_a_cmp_F, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_regnum_a_cmp_D~feeder , u0|nios2_gen2_0|cpu|W_regnum_a_cmp_D~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_regnum_a_cmp_D , u0|nios2_gen2_0|cpu|W_regnum_a_cmp_D, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[19]~1 , u0|nios2_gen2_0|cpu|E_src1[19]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[23]~27 , u0|nios2_gen2_0|cpu|D_src1_reg[23]~27, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[23]~28 , u0|nios2_gen2_0|cpu|D_src1_reg[23]~28, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[23]~29 , u0|nios2_gen2_0|cpu|D_src1_reg[23]~29, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[23]~_Duplicate_1 , u0|nios2_gen2_0|cpu|E_src1[23]~_Duplicate_1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[23] , u0|nios2_gen2_0|cpu|M_mem_baddr[23], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[23]~feeder , u0|nios2_gen2_0|cpu|A_mem_baddr[23]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[23] , u0|nios2_gen2_0|cpu|A_mem_baddr[23], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[12]~5 , u0|nios2_gen2_0|cpu|d_address_tag_field[12]~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[12]~feeder , u0|nios2_gen2_0|cpu|A_dc_actual_tag[12]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[12] , u0|nios2_gen2_0|cpu|A_dc_actual_tag[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[12]~feeder , u0|nios2_gen2_0|cpu|A_dc_wb_tag[12]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[12] , u0|nios2_gen2_0|cpu|A_dc_wb_tag[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[12] , u0|nios2_gen2_0|cpu|d_address_tag_field[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[11]~6 , u0|nios2_gen2_0|cpu|d_address_tag_field[11]~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[11]~feeder , u0|nios2_gen2_0|cpu|A_dc_actual_tag[11]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[11] , u0|nios2_gen2_0|cpu|A_dc_actual_tag[11], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[11]~feeder , u0|nios2_gen2_0|cpu|A_dc_wb_tag[11]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[11] , u0|nios2_gen2_0|cpu|A_dc_wb_tag[11], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[11] , u0|nios2_gen2_0|cpu|d_address_tag_field[11], vga, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal2~1 , u0|mm_interconnect_0|router_001|Equal2~1, vga, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal2~2 , u0|mm_interconnect_0|router_001|Equal2~2, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[0] , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|take_in_data~0 , u0|mm_interconnect_0|crosser|clock_xer|take_in_data~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|take_in_data~1 , u0|mm_interconnect_0|crosser|clock_xer|take_in_data~1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0 , u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0 , u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_valid~0 , u0|mm_interconnect_0|cmd_mux|src_valid~0, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|WideOr1 , u0|mm_interconnect_0|cmd_mux|WideOr1, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|count[0]~0 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|count[0]~0, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|count[0] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|count[0], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|use_reg~0 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|use_reg~0, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|use_reg , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|use_reg, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[33] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[33], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[17]~26 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[17]~26, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[35] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[35], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[35] , u0|mm_interconnect_0|cmd_mux|src_data[35], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg~1 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg~1, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|byteen_reg[1] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|byteen_reg[1], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[34] , u0|mm_interconnect_0|cmd_mux|src_data[34], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|byteen_reg[0] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|byteen_reg[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[32] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[32], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[16]~24 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[16]~24, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[16]~25 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[16]~25, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent|WideOr0 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent|WideOr0, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|endofpacket_reg , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|endofpacket_reg, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[69] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[69], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[69]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[69]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[69] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[69], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[70]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[70]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[70] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[70], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[70]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[70]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[70] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[70], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent|m0_write~0 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent|m0_write~0, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent|nonposted_write_endofpacket~0 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent|nonposted_write_endofpacket~0, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem~1, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem~8 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem~8, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][90] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][90], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem~2, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][90] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][90], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent|comb~0 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent|comb~0, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent|uncompressor|sink_ready~0 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent|uncompressor|sink_ready~0, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem_used[2]~2 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem_used[2]~2, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem_used[2] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem_used[2], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent|av_waitrequest~0 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent|av_waitrequest~0, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Selector2~1 , u0|video_pixel_buffer_dma_0|Selector2~1, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Selector2~0 , u0|video_pixel_buffer_dma_0|Selector2~0, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|Selector2~2 , u0|video_pixel_buffer_dma_0|Selector2~2, vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|s_pixel_buffer.STATE_2_READ_BUFFER , u0|video_pixel_buffer_dma_0|s_pixel_buffer.STATE_2_READ_BUFFER, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|locked~0 , u0|mm_interconnect_0|cmd_mux|locked~0, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|locked[0] , u0|mm_interconnect_0|cmd_mux|locked[0], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|adder|full_adder.cout[0]~0 , u0|mm_interconnect_0|cmd_mux|arb|adder|full_adder.cout[0]~0, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0 , u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|saved_grant[1] , u0|mm_interconnect_0|cmd_mux|saved_grant[1], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[71]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[71]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[71] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[71], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[71] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[71], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent|local_read~0 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent|local_read~0, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|write~0, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem_used[0]~4, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem_used[0]~5 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem_used[0]~5, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem_used[0], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem_used[1]~3 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem_used[1]~3, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem_used[1], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][91] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][91], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem~10 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem~10, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][91]~feeder , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][91]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][91] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[1][91], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem~4 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem~4, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][91] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][91], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[108] , u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[108], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[108]~feeder , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[108]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[108] , u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[108], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][109] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][109], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~3 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~3, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][109]~feeder , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][109]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][109] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][109], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload[0]~0 , u0|mm_interconnect_0|rsp_mux_001|src_payload[0]~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[108] , u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[108], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[108]~feeder , u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[108]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[108] , u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[108], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][109] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][109], vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[0][109]~feeder , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[0][109]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[0][109] , u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[0][109], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[108] , u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[108], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[108] , u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[108], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload[0]~1 , u0|mm_interconnect_0|rsp_mux_001|src_payload[0]~1, vga, 1
instance = comp, \u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][109] , u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][109], vga, 1
instance = comp, \u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem~0, vga, 1
instance = comp, \u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][109] , u0|mm_interconnect_0|video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][109], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[108] , u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[108], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[108]~feeder , u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[108]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[108] , u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[108], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem[1][109] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem[1][109], vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem~2, vga, 1
instance = comp, \u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem[0][109] , u0|mm_interconnect_0|video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo|mem[0][109], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[108] , u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[108], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[108]~feeder , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[108]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[108] , u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[108], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~2 , u0|mm_interconnect_0|rsp_mux_001|src_payload~2, vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][109] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][109], vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0, vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][109]~1 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][109]~1, vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][109] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][109], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][109] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][109], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~27 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~27, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][109] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][109], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~26 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~26, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][109] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][109], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~25 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~25, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][109] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][109], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~24 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~24, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][109] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][109], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~20 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~20, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][109] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][109], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~16 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~16, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][109] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][109], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~12 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~12, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][109] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][109], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[108] , u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[108], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[108] , u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[108], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload[0]~3 , u0|mm_interconnect_0|rsp_mux_001|src_payload[0]~3, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload[0]~4 , u0|mm_interconnect_0|rsp_mux_001|src_payload[0]~4, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|nonposted_cmd_accepted , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|nonposted_cmd_accepted, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[0]~5 , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[0]~5, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[0] , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[0], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[1]~7 , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[1]~7, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[1]~8 , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[1]~8, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[3]~15 , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[3]~15, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[3]~10 , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[3]~10, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[1] , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[1], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[2]~11 , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[2]~11, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[2] , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[2], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[3]~13 , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[3]~13, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[3] , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[3], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses~0, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses~1 , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses~1, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses~2 , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses~2, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~0, vga, 1
instance = comp, \u0|jtag_uart_0|av_waitrequest~2 , u0|jtag_uart_0|av_waitrequest~2, vga, 1
instance = comp, \u0|jtag_uart_0|av_waitrequest , u0|jtag_uart_0|av_waitrequest, vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0, vga, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~1 , u0|mm_interconnect_0|rsp_mux_001|WideOr1~1, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~0 , u0|mm_interconnect_0|rsp_mux_001|WideOr1~0, vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~2 , u0|mm_interconnect_0|rsp_mux_001|WideOr1~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdatavalid_d1 , u0|nios2_gen2_0|cpu|d_readdatavalid_d1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[0]~3 , u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[0]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[1]~1 , u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[1]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[0] , u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[1]~2 , u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[1]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[1] , u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[2]~1 , u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[2]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[2] , u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add17~0 , u0|nios2_gen2_0|cpu|Add17~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[3]~0 , u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[3]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[3] , u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ld_bypass_done , u0|nios2_gen2_0|cpu|A_ld_bypass_done, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_stall_nxt~1 , u0|nios2_gen2_0|cpu|A_mem_stall_nxt~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ld_st_dcache_management_bus~0 , u0|nios2_gen2_0|cpu|E_ld_st_dcache_management_bus~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ld_st_dcache_management_bus~1 , u0|nios2_gen2_0|cpu|E_ld_st_dcache_management_bus~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld_st_bypass_or_dcache_management , u0|nios2_gen2_0|cpu|M_ctrl_ld_st_bypass_or_dcache_management, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_stall_nxt~0 , u0|nios2_gen2_0|cpu|A_mem_stall_nxt~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_dc_nowb_inv~0 , u0|nios2_gen2_0|cpu|E_ctrl_dc_nowb_inv~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_dc_nowb_inv , u0|nios2_gen2_0|cpu|M_ctrl_dc_nowb_inv, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_dc_nowb_inv , u0|nios2_gen2_0|cpu|A_ctrl_dc_nowb_inv, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_dcache_management_done_nxt~4 , u0|nios2_gen2_0|cpu|A_dc_dcache_management_done_nxt~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_dcache_management_done_nxt~3 , u0|nios2_gen2_0|cpu|A_dc_dcache_management_done_nxt~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_dcache_management_done_nxt , u0|nios2_gen2_0|cpu|A_dc_dcache_management_done_nxt, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_dcache_management_done , u0|nios2_gen2_0|cpu|A_dc_dcache_management_done, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_stall_nxt~2 , u0|nios2_gen2_0|cpu|A_mem_stall_nxt~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_bus~0 , u0|nios2_gen2_0|cpu|E_st_bus~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_st_bypass , u0|nios2_gen2_0|cpu|M_ctrl_st_bypass, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_st_bypass , u0|nios2_gen2_0|cpu|A_ctrl_st_bypass, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_stall_stop_nxt~0 , u0|nios2_gen2_0|cpu|A_mem_stall_stop_nxt~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_stall_nxt~3 , u0|nios2_gen2_0|cpu|A_mem_stall_nxt~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_stall , u0|nios2_gen2_0|cpu|A_mem_stall, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_any , u0|nios2_gen2_0|cpu|A_exc_any, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~1 , u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst , u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0 , u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_req~1 , u0|nios2_gen2_0|cpu|hbreak_req~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_exc_any , u0|nios2_gen2_0|cpu|M_exc_any, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ld_bypass_delayed~0 , u0|nios2_gen2_0|cpu|A_ld_bypass_delayed~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ld_bypass_delayed~1 , u0|nios2_gen2_0|cpu|A_ld_bypass_delayed~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ld_bypass_delayed , u0|nios2_gen2_0|cpu|A_ld_bypass_delayed, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ld_bypass_delayed_started~0 , u0|nios2_gen2_0|cpu|A_ld_bypass_delayed_started~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ld_bypass_delayed_started , u0|nios2_gen2_0|cpu|A_ld_bypass_delayed_started, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_read_nxt~0 , u0|nios2_gen2_0|cpu|d_read_nxt~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_read_nxt~1 , u0|nios2_gen2_0|cpu|d_read_nxt~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_rd_addr_accepted , u0|nios2_gen2_0|cpu|av_rd_addr_accepted, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[0]~3 , u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[0]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[2]~0 , u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[2]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[2]~1 , u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[2]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[0] , u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[1]~2 , u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[1]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[1] , u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[2]~1 , u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[2]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[2] , u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add20~0 , u0|nios2_gen2_0|cpu|Add20~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[3]~0 , u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[3]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[3] , u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_read_nxt~2 , u0|nios2_gen2_0|cpu|d_read_nxt~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_read , u0|nios2_gen2_0|cpu|d_read, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_first_nxt~0 , u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_first_nxt~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_first , u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_first, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_bypass_delayed~0 , u0|nios2_gen2_0|cpu|A_st_bypass_delayed~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_bypass_delayed , u0|nios2_gen2_0|cpu|A_st_bypass_delayed, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_bypass_delayed_started~0 , u0|nios2_gen2_0|cpu|A_st_bypass_delayed_started~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_bypass_delayed_started , u0|nios2_gen2_0|cpu|A_st_bypass_delayed_started, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_write_nxt~2 , u0|nios2_gen2_0|cpu|d_write_nxt~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_write_nxt~3 , u0|nios2_gen2_0|cpu|d_write_nxt~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_write_nxt~5 , u0|nios2_gen2_0|cpu|d_write_nxt~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_write_nxt~4 , u0|nios2_gen2_0|cpu|d_write_nxt~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_write , u0|nios2_gen2_0|cpu|d_write, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[70]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[70]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[70] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[70], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[70]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[70]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[70] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[70], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|always2~0 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|always2~0, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|always2~1 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|always2~1, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entries[1]~0 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entries[1]~0, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entries[1] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entries[1], vga, 1
instance = comp, \u0|sdram_controller_0|Selector24~1 , u0|sdram_controller_0|Selector24~1, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|Equal1~0 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|Equal1~0, vga, 1
instance = comp, \u0|sdram_controller_0|active_cs_n~0 , u0|sdram_controller_0|active_cs_n~0, vga, 1
instance = comp, \u0|sdram_controller_0|active_cs_n~1 , u0|sdram_controller_0|active_cs_n~1, vga, 1
instance = comp, \u0|sdram_controller_0|active_cs_n , u0|sdram_controller_0|active_cs_n, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[3]~feeder , u0|nios2_gen2_0|cpu|ic_fill_tag[3]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[3] , u0|nios2_gen2_0|cpu|ic_fill_tag[3], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[51]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[51]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[51] , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[51], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[51]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[51]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[51] , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[51], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[51]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[51]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[51] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[51], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[51]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[51]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[51] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[51], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[51] , u0|mm_interconnect_0|cmd_mux_007|src_data[51], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|wr_address~0 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|wr_address~0, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|wr_address , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|wr_address, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[61]~0 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[61]~0, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[49] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[49], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[61]~0 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[61]~0, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[49] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[49], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[49]~4 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[49]~4, vga, 1
instance = comp, \u0|sdram_controller_0|active_rnw~2 , u0|sdram_controller_0|active_rnw~2, vga, 1
instance = comp, \u0|sdram_controller_0|Selector32~0 , u0|sdram_controller_0|Selector32~0, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~0 , u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~0, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[61] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[61], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[61] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[61], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[61]~1 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[61]~1, vga, 1
instance = comp, \u0|sdram_controller_0|Selector25~5 , u0|sdram_controller_0|Selector25~5, vga, 1
instance = comp, \u0|sdram_controller_0|m_state.000000010 , u0|sdram_controller_0|m_state.000000010, vga, 1
instance = comp, \u0|sdram_controller_0|active_rnw~feeder , u0|sdram_controller_0|active_rnw~feeder, vga, 1
instance = comp, \u0|sdram_controller_0|active_rnw , u0|sdram_controller_0|active_rnw, vga, 1
instance = comp, \u0|sdram_controller_0|m_next~19 , u0|sdram_controller_0|m_next~19, vga, 1
instance = comp, \u0|sdram_controller_0|Selector34~2 , u0|sdram_controller_0|Selector34~2, vga, 1
instance = comp, \u0|sdram_controller_0|Selector35~0 , u0|sdram_controller_0|Selector35~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector34~6 , u0|sdram_controller_0|Selector34~6, vga, 1
instance = comp, \u0|sdram_controller_0|Selector34~4 , u0|sdram_controller_0|Selector34~4, vga, 1
instance = comp, \u0|sdram_controller_0|Selector34~5 , u0|sdram_controller_0|Selector34~5, vga, 1
instance = comp, \u0|sdram_controller_0|m_next.000010000 , u0|sdram_controller_0|m_next.000010000, vga, 1
instance = comp, \u0|sdram_controller_0|Selector24~0 , u0|sdram_controller_0|Selector24~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector27~0 , u0|sdram_controller_0|Selector27~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector28~0 , u0|sdram_controller_0|Selector28~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector27~4 , u0|sdram_controller_0|Selector27~4, vga, 1
instance = comp, \u0|sdram_controller_0|Selector27~3 , u0|sdram_controller_0|Selector27~3, vga, 1
instance = comp, \u0|sdram_controller_0|Selector27~5 , u0|sdram_controller_0|Selector27~5, vga, 1
instance = comp, \u0|sdram_controller_0|Selector27~6 , u0|sdram_controller_0|Selector27~6, vga, 1
instance = comp, \u0|sdram_controller_0|m_state.000010000 , u0|sdram_controller_0|m_state.000010000, vga, 1
instance = comp, \u0|sdram_controller_0|WideOr9~0 , u0|sdram_controller_0|WideOr9~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector32~1 , u0|sdram_controller_0|Selector32~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_state.100000000 , u0|sdram_controller_0|m_state.100000000, vga, 1
instance = comp, \u0|sdram_controller_0|active_rnw~0 , u0|sdram_controller_0|active_rnw~0, vga, 1
instance = comp, \u0|sdram_controller_0|active_rnw~1 , u0|sdram_controller_0|active_rnw~1, vga, 1
instance = comp, \u0|sdram_controller_0|active_rnw~3 , u0|sdram_controller_0|active_rnw~3, vga, 1
instance = comp, \u0|sdram_controller_0|active_addr[13] , u0|sdram_controller_0|active_addr[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[2]~feeder , u0|nios2_gen2_0|cpu|ic_fill_tag[2]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[2] , u0|nios2_gen2_0|cpu|ic_fill_tag[2], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[50]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[50]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[50] , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[50], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[50]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[50]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[50] , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[50], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[50]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[50]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[50] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[50], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[50]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[50]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[50] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[50], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[50] , u0|mm_interconnect_0|cmd_mux_007|src_data[50], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[48]~feeder , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[48]~feeder, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[48] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[48], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[48] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[48], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[48]~5 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[48]~5, vga, 1
instance = comp, \u0|sdram_controller_0|active_addr[12] , u0|sdram_controller_0|active_addr[12], vga, 1
instance = comp, \u0|sdram_controller_0|pending~2 , u0|sdram_controller_0|pending~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[0] , u0|nios2_gen2_0|cpu|ic_fill_tag[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[48] , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[48], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[48]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[48]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[48] , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[48], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[48]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[48]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[48] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[48], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[48]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[48]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[48] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[48], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[48] , u0|mm_interconnect_0|cmd_mux_007|src_data[48], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[46]~feeder , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[46]~feeder, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[46] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[46], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[46]~feeder , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[46]~feeder, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[46] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[46], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[46]~0 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[46]~0, vga, 1
instance = comp, \u0|sdram_controller_0|active_addr[10] , u0|sdram_controller_0|active_addr[10], vga, 1
instance = comp, \u0|sdram_controller_0|pending~0 , u0|sdram_controller_0|pending~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[1] , u0|nios2_gen2_0|cpu|ic_fill_tag[1], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[49]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[49]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[49] , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[49], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[49]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[49]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[49] , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[49], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[49]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[49]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[49] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[49], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[49]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[49]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[49] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[49], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[49] , u0|mm_interconnect_0|cmd_mux_007|src_data[49], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[47] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[47], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[47] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[47], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[47]~3 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[47]~3, vga, 1
instance = comp, \u0|sdram_controller_0|active_addr[11] , u0|sdram_controller_0|active_addr[11], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[62]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[62]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[62] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[62], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[62]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[62]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[62] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[62], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[14] , u0|nios2_gen2_0|cpu|ic_fill_tag[14], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[62]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[62]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[62] , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[62], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[62]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[62]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[62] , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[62], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[62] , u0|mm_interconnect_0|cmd_mux_007|src_data[62], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[60] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[60], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[60]~feeder , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[60]~feeder, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[60] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[60], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[60]~2 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[60]~2, vga, 1
instance = comp, \u0|sdram_controller_0|active_addr[24] , u0|sdram_controller_0|active_addr[24], vga, 1
instance = comp, \u0|sdram_controller_0|pending~1 , u0|sdram_controller_0|pending~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[4]~feeder , u0|nios2_gen2_0|cpu|ic_fill_tag[4]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[4] , u0|nios2_gen2_0|cpu|ic_fill_tag[4], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[52] , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[52], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[52]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[52]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[52] , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[52], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[52]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[52]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[52] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[52], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[52]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[52]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[52] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[52], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[52] , u0|mm_interconnect_0|cmd_mux_007|src_data[52], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[50]~feeder , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[50]~feeder, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[50] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[50], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[50] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[50], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[50]~7 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[50]~7, vga, 1
instance = comp, \u0|sdram_controller_0|active_addr[14] , u0|sdram_controller_0|active_addr[14], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[5]~feeder , u0|nios2_gen2_0|cpu|ic_fill_tag[5]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[5] , u0|nios2_gen2_0|cpu|ic_fill_tag[5], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[53] , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[53], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[53]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[53]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[53] , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[53], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[53]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[53]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[53] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[53], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[53]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[53]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[53] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[53], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[53] , u0|mm_interconnect_0|cmd_mux_007|src_data[53], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[51] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[51], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[51] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[51], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[51]~6 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[51]~6, vga, 1
instance = comp, \u0|sdram_controller_0|active_addr[15] , u0|sdram_controller_0|active_addr[15], vga, 1
instance = comp, \u0|sdram_controller_0|pending~3 , u0|sdram_controller_0|pending~3, vga, 1
instance = comp, \u0|sdram_controller_0|pending~4 , u0|sdram_controller_0|pending~4, vga, 1
instance = comp, \u0|sdram_controller_0|pending~10 , u0|sdram_controller_0|pending~10, vga, 1
instance = comp, \u0|sdram_controller_0|Selector27~1 , u0|sdram_controller_0|Selector27~1, vga, 1
instance = comp, \u0|sdram_controller_0|Selector34~3 , u0|sdram_controller_0|Selector34~3, vga, 1
instance = comp, \u0|sdram_controller_0|m_next.000001000 , u0|sdram_controller_0|m_next.000001000, vga, 1
instance = comp, \u0|sdram_controller_0|Selector27~2 , u0|sdram_controller_0|Selector27~2, vga, 1
instance = comp, \u0|sdram_controller_0|m_state.000001000 , u0|sdram_controller_0|m_state.000001000, vga, 1
instance = comp, \u0|sdram_controller_0|Selector38~0 , u0|sdram_controller_0|Selector38~0, vga, 1
instance = comp, \u0|sdram_controller_0|m_next~20 , u0|sdram_controller_0|m_next~20, vga, 1
instance = comp, \u0|sdram_controller_0|Selector39~0 , u0|sdram_controller_0|Selector39~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector38~3 , u0|sdram_controller_0|Selector38~3, vga, 1
instance = comp, \u0|sdram_controller_0|Selector29~0 , u0|sdram_controller_0|Selector29~0, vga, 1
instance = comp, \u0|sdram_controller_0|m_state.000100000 , u0|sdram_controller_0|m_state.000100000, vga, 1
instance = comp, \u0|sdram_controller_0|WideOr10~0 , u0|sdram_controller_0|WideOr10~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector39~4 , u0|sdram_controller_0|Selector39~4, vga, 1
instance = comp, \u0|sdram_controller_0|Selector39~1 , u0|sdram_controller_0|Selector39~1, vga, 1
instance = comp, \u0|sdram_controller_0|Selector39~2 , u0|sdram_controller_0|Selector39~2, vga, 1
instance = comp, \u0|sdram_controller_0|Selector39~3 , u0|sdram_controller_0|Selector39~3, vga, 1
instance = comp, \u0|sdram_controller_0|Selector39~5 , u0|sdram_controller_0|Selector39~5, vga, 1
instance = comp, \u0|sdram_controller_0|m_count[0] , u0|sdram_controller_0|m_count[0], vga, 1
instance = comp, \u0|sdram_controller_0|Selector38~1 , u0|sdram_controller_0|Selector38~1, vga, 1
instance = comp, \u0|sdram_controller_0|Selector38~2 , u0|sdram_controller_0|Selector38~2, vga, 1
instance = comp, \u0|sdram_controller_0|Selector38~4 , u0|sdram_controller_0|Selector38~4, vga, 1
instance = comp, \u0|sdram_controller_0|m_count[1] , u0|sdram_controller_0|m_count[1], vga, 1
instance = comp, \u0|sdram_controller_0|Selector26~1 , u0|sdram_controller_0|Selector26~1, vga, 1
instance = comp, \u0|sdram_controller_0|Selector26~0 , u0|sdram_controller_0|Selector26~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector26~2 , u0|sdram_controller_0|Selector26~2, vga, 1
instance = comp, \u0|sdram_controller_0|m_state.000000100 , u0|sdram_controller_0|m_state.000000100, vga, 1
instance = comp, \u0|sdram_controller_0|Selector33~0 , u0|sdram_controller_0|Selector33~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector33~1 , u0|sdram_controller_0|Selector33~1, vga, 1
instance = comp, \u0|sdram_controller_0|Selector33~2 , u0|sdram_controller_0|Selector33~2, vga, 1
instance = comp, \u0|sdram_controller_0|Selector33~3 , u0|sdram_controller_0|Selector33~3, vga, 1
instance = comp, \u0|sdram_controller_0|m_next.000000001 , u0|sdram_controller_0|m_next.000000001, vga, 1
instance = comp, \u0|sdram_controller_0|Selector24~2 , u0|sdram_controller_0|Selector24~2, vga, 1
instance = comp, \u0|sdram_controller_0|m_state.000000001 , u0|sdram_controller_0|m_state.000000001, vga, 1
instance = comp, \u0|sdram_controller_0|Selector25~4 , u0|sdram_controller_0|Selector25~4, vga, 1
instance = comp, \u0|sdram_controller_0|Selector36~0 , u0|sdram_controller_0|Selector36~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector36~1 , u0|sdram_controller_0|Selector36~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_next.010000000 , u0|sdram_controller_0|m_next.010000000, vga, 1
instance = comp, \u0|sdram_controller_0|Selector31~0 , u0|sdram_controller_0|Selector31~0, vga, 1
instance = comp, \u0|sdram_controller_0|m_state.010000000 , u0|sdram_controller_0|m_state.010000000, vga, 1
instance = comp, \u0|sdram_controller_0|Selector23~0 , u0|sdram_controller_0|Selector23~0, vga, 1
instance = comp, \u0|sdram_controller_0|ack_refresh_request , u0|sdram_controller_0|ack_refresh_request, vga, 1
instance = comp, \u0|sdram_controller_0|refresh_request~0 , u0|sdram_controller_0|refresh_request~0, vga, 1
instance = comp, \u0|sdram_controller_0|refresh_request , u0|sdram_controller_0|refresh_request, vga, 1
instance = comp, \u0|sdram_controller_0|Selector30~0 , u0|sdram_controller_0|Selector30~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector30~1 , u0|sdram_controller_0|Selector30~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_state.001000000 , u0|sdram_controller_0|m_state.001000000, vga, 1
instance = comp, \u0|sdram_controller_0|WideOr8~0 , u0|sdram_controller_0|WideOr8~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector1~0 , u0|sdram_controller_0|Selector1~0, vga, 1
instance = comp, \u0|sdram_controller_0|i_cmd[2] , u0|sdram_controller_0|i_cmd[2], vga, 1
instance = comp, \u0|sdram_controller_0|Selector20~0 , u0|sdram_controller_0|Selector20~0, vga, 1
instance = comp, \u0|sdram_controller_0|m_cmd[2]~_Duplicate_1 , u0|sdram_controller_0|m_cmd[2]~_Duplicate_1, vga, 1
instance = comp, \u0|sdram_controller_0|Selector3~0 , u0|sdram_controller_0|Selector3~0, vga, 1
instance = comp, \u0|sdram_controller_0|i_cmd[0] , u0|sdram_controller_0|i_cmd[0], vga, 1
instance = comp, \u0|sdram_controller_0|Selector22~0 , u0|sdram_controller_0|Selector22~0, vga, 1
instance = comp, \u0|sdram_controller_0|always5~0 , u0|sdram_controller_0|always5~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector22~1 , u0|sdram_controller_0|Selector22~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_cmd[0]~_Duplicate_1 , u0|sdram_controller_0|m_cmd[0]~_Duplicate_1, vga, 1
instance = comp, \u0|sdram_controller_0|Selector2~0 , u0|sdram_controller_0|Selector2~0, vga, 1
instance = comp, \u0|sdram_controller_0|i_cmd[1] , u0|sdram_controller_0|i_cmd[1], vga, 1
instance = comp, \u0|sdram_controller_0|Selector21~0 , u0|sdram_controller_0|Selector21~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector21~1 , u0|sdram_controller_0|Selector21~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_cmd[1]~_Duplicate_1 , u0|sdram_controller_0|m_cmd[1]~_Duplicate_1, vga, 1
instance = comp, \u0|sdram_controller_0|Equal4~0 , u0|sdram_controller_0|Equal4~0, vga, 1
instance = comp, \u0|sdram_controller_0|rd_valid[0] , u0|sdram_controller_0|rd_valid[0], vga, 1
instance = comp, \u0|sdram_controller_0|rd_valid[1]~feeder , u0|sdram_controller_0|rd_valid[1]~feeder, vga, 1
instance = comp, \u0|sdram_controller_0|rd_valid[1] , u0|sdram_controller_0|rd_valid[1], vga, 1
instance = comp, \u0|sdram_controller_0|rd_valid[2] , u0|sdram_controller_0|rd_valid[2], vga, 1
instance = comp, \u0|sdram_controller_0|za_valid , u0|sdram_controller_0|za_valid, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~2 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~2, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~3 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~3, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~4 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~4, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|full , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|full, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|write , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|write, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Add0~0 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Add0~0, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[1] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[1], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~423 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~423, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~99 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~99, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~67 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~67, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~35 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~35, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~3 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~3, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~413 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~413, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~414 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~414, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~163feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~163feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~163 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~163, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~227 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~227, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~131 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~131, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~195 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~195, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~411 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~411, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~412 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~412, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~415 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem~415, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[3] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[3], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[3]~feeder , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[3]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[3] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_payload[3], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[3]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[3]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[3] , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[3], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[3]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[3]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[3] , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[3], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[3]~13 , u0|mm_interconnect_0|rsp_mux_002|src_data[3]~13, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[3] , u0|nios2_gen2_0|cpu|i_readdata_d1[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[29] , u0|nios2_gen2_0|cpu|D_iw[29], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal313~0 , u0|nios2_gen2_0|cpu|Equal313~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[2]~3 , u0|nios2_gen2_0|cpu|D_src1_reg[2]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[2]~0 , u0|nios2_gen2_0|cpu|D_src1_reg[2]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[2]~1 , u0|nios2_gen2_0|cpu|D_src1_reg[2]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[2]~4 , u0|nios2_gen2_0|cpu|D_src1_reg[2]~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[2]~_Duplicate_2 , u0|nios2_gen2_0|cpu|E_src1[2]~_Duplicate_2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[0] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~4 , u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~5 , u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~6 , u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[2]~feeder , u0|nios2_gen2_0|cpu|M_target_pcb[2]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[2] , u0|nios2_gen2_0|cpu|M_target_pcb[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[0]~6 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[0]~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[0]~feeder , u0|nios2_gen2_0|cpu|M_pc[0]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[0] , u0|nios2_gen2_0|cpu|M_pc[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[0] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~7 , u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[0] , u0|nios2_gen2_0|cpu|F_pc[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[0] , u0|nios2_gen2_0|cpu|D_pc[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_initial_offset[0] , u0|nios2_gen2_0|cpu|ic_fill_initial_offset[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[0]~3 , u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[0]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_dp_offset[0] , u0|nios2_gen2_0|cpu|ic_fill_dp_offset[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[13] , u0|nios2_gen2_0|cpu|D_iw[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[13] , u0|nios2_gen2_0|cpu|E_iw[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_invalidate_i~1 , u0|nios2_gen2_0|cpu|E_ctrl_invalidate_i~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_invalidate_i~2 , u0|nios2_gen2_0|cpu|E_ctrl_invalidate_i~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_invalidate_i~0 , u0|nios2_gen2_0|cpu|E_ctrl_invalidate_i~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_invalidate_i , u0|nios2_gen2_0|cpu|M_ctrl_invalidate_i, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_invalidate_i~feeder , u0|nios2_gen2_0|cpu|A_ctrl_invalidate_i~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_invalidate_i , u0|nios2_gen2_0|cpu|A_ctrl_invalidate_i, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits_nxt , u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits_nxt, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits , u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wren , u0|nios2_gen2_0|cpu|ic_tag_wren, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits_nxt~0 , u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits_nxt~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[0]~2 , u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[0]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress[0] , u0|nios2_gen2_0|cpu|ic_tag_wraddress[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress[1]~feeder , u0|nios2_gen2_0|cpu|ic_tag_wraddress[1]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress[1] , u0|nios2_gen2_0|cpu|ic_tag_wraddress[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress[2]~feeder , u0|nios2_gen2_0|cpu|ic_tag_wraddress[2]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress[2] , u0|nios2_gen2_0|cpu|ic_tag_wraddress[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress[3]~feeder , u0|nios2_gen2_0|cpu|ic_tag_wraddress[3]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress[3] , u0|nios2_gen2_0|cpu|ic_tag_wraddress[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress[4]~feeder , u0|nios2_gen2_0|cpu|ic_tag_wraddress[4]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress[4] , u0|nios2_gen2_0|cpu|ic_tag_wraddress[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress[5]~feeder , u0|nios2_gen2_0|cpu|ic_tag_wraddress[5]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress[5] , u0|nios2_gen2_0|cpu|ic_tag_wraddress[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[6]~3 , u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[6]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress[6] , u0|nios2_gen2_0|cpu|ic_tag_wraddress[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[6]~feeder , u0|nios2_gen2_0|cpu|ic_fill_tag[6]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[6] , u0|nios2_gen2_0|cpu|ic_fill_tag[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[7] , u0|nios2_gen2_0|cpu|ic_fill_tag[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[8] , u0|nios2_gen2_0|cpu|ic_fill_tag[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[9] , u0|nios2_gen2_0|cpu|ic_fill_tag[9], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[10] , u0|nios2_gen2_0|cpu|ic_fill_tag[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[11] , u0|nios2_gen2_0|cpu|ic_fill_tag[11], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[12]~feeder , u0|nios2_gen2_0|cpu|ic_fill_tag[12]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[12] , u0|nios2_gen2_0|cpu|ic_fill_tag[12], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[13] , u0|nios2_gen2_0|cpu|ic_fill_tag[13], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[16] , u0|nios2_gen2_0|cpu|ic_fill_tag[16], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[0]~11 , u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[0]~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[0]~12 , u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[0]~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_en , u0|nios2_gen2_0|cpu|ic_fill_valid_bits_en, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits[0] , u0|nios2_gen2_0|cpu|ic_fill_valid_bits[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[1]~9 , u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[1]~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[1]~10 , u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[1]~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits[1] , u0|nios2_gen2_0|cpu|ic_fill_valid_bits[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[2]~7 , u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[2]~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[2]~8 , u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[2]~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits[2] , u0|nios2_gen2_0|cpu|ic_fill_valid_bits[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[3]~13 , u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[3]~13, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[3]~14 , u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[3]~14, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits[3] , u0|nios2_gen2_0|cpu|ic_fill_valid_bits[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[4]~3 , u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[4]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[4]~4 , u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[4]~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits[4] , u0|nios2_gen2_0|cpu|ic_fill_valid_bits[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[5]~0 , u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[5]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[5]~1 , u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[5]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits[5] , u0|nios2_gen2_0|cpu|ic_fill_valid_bits[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal276~0 , u0|nios2_gen2_0|cpu|Equal276~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[6]~2 , u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[6]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits[6] , u0|nios2_gen2_0|cpu|ic_fill_valid_bits[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[7]~5 , u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[7]~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[7]~6 , u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt[7]~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits[7] , u0|nios2_gen2_0|cpu|ic_fill_valid_bits[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|nios_system_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_gen2_0|cpu|nios_system_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_hit~2 , u0|nios2_gen2_0|cpu|F_ic_hit~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_hit~1 , u0|nios2_gen2_0|cpu|F_ic_hit~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_hit~3 , u0|nios2_gen2_0|cpu|F_ic_hit~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_hit~0 , u0|nios2_gen2_0|cpu|F_ic_hit~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_hit~4 , u0|nios2_gen2_0|cpu|F_ic_hit~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_valid~0 , u0|nios2_gen2_0|cpu|F_ic_valid~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_valid~1 , u0|nios2_gen2_0|cpu|F_ic_valid~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_valid~2 , u0|nios2_gen2_0|cpu|F_ic_valid~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_valid~3 , u0|nios2_gen2_0|cpu|F_ic_valid~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_valid~4 , u0|nios2_gen2_0|cpu|F_ic_valid~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal272~0 , u0|nios2_gen2_0|cpu|Equal272~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_hit~7 , u0|nios2_gen2_0|cpu|F_ic_hit~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_hit~5 , u0|nios2_gen2_0|cpu|F_ic_hit~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_hit~8 , u0|nios2_gen2_0|cpu|F_ic_hit~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_hit~6 , u0|nios2_gen2_0|cpu|F_ic_hit~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_hit~9 , u0|nios2_gen2_0|cpu|F_ic_hit~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_hit~10 , u0|nios2_gen2_0|cpu|F_ic_hit~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_issue , u0|nios2_gen2_0|cpu|F_issue, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_issue , u0|nios2_gen2_0|cpu|D_issue, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_older_non_sequential~1 , u0|nios2_gen2_0|cpu|F_older_non_sequential~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_older_non_sequential~2 , u0|nios2_gen2_0|cpu|F_older_non_sequential~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_older_non_sequential~0 , u0|nios2_gen2_0|cpu|F_older_non_sequential~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_older_non_sequential~3 , u0|nios2_gen2_0|cpu|F_older_non_sequential~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_kill~0 , u0|nios2_gen2_0|cpu|F_kill~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_kill , u0|nios2_gen2_0|cpu|F_kill, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_kill , u0|nios2_gen2_0|cpu|D_kill, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_prevent_refill_nxt , u0|nios2_gen2_0|cpu|ic_fill_prevent_refill_nxt, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_prevent_refill , u0|nios2_gen2_0|cpu|ic_fill_prevent_refill, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~0 , u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~1 , u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~2 , u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~3 , u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~4 , u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~11 , u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~12 , u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~13 , u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~13, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~10 , u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~14 , u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~14, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~6 , u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~8 , u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~5 , u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~7 , u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~9 , u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~9, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~15 , u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~15, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ic_fill_same_tag_line , u0|nios2_gen2_0|cpu|D_ic_fill_same_tag_line, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ic_fill_starting~0 , u0|nios2_gen2_0|cpu|D_ic_fill_starting~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_active_nxt~0 , u0|nios2_gen2_0|cpu|ic_fill_active_nxt~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_active_nxt~1 , u0|nios2_gen2_0|cpu|ic_fill_active_nxt~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_active_nxt~2 , u0|nios2_gen2_0|cpu|ic_fill_active_nxt~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_active , u0|nios2_gen2_0|cpu|ic_fill_active, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ic_fill_starting , u0|nios2_gen2_0|cpu|D_ic_fill_starting, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress[5]~4 , u0|nios2_gen2_0|cpu|ic_tag_wraddress[5]~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_line[5] , u0|nios2_gen2_0|cpu|ic_fill_line[5], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[46] , u0|mm_interconnect_0|cmd_mux_006|src_data[46], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[8] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[8], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|read~0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|read~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|read , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|read, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~1 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|write , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|write, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~31 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~31, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|always1~0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|always1~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]~feeder , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~10, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~11 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~11, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~12 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~12, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~10 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0], vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder, vga, 1
instance = comp, \u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo , u0|jtag_uart_0|nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~9, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~4, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~5, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0], vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo, vga, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl , altera_internal_jtag~TCKUTAPclkctrl, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~23 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~23, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~24 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~24, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]~feeder , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~27 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~27, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[6] , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[6], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[6]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[6]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[6] , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[6], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[6]~24 , u0|mm_interconnect_0|rsp_mux_002|src_data[6]~24, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[6] , u0|nios2_gen2_0|cpu|i_readdata_d1[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[16] , u0|nios2_gen2_0|cpu|D_iw[16], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal149~5 , u0|nios2_gen2_0|cpu|Equal149~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_trap_inst_nxt , u0|nios2_gen2_0|cpu|E_ctrl_trap_inst_nxt, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~6 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~4 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~4, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal149~13 , u0|nios2_gen2_0|cpu|Equal149~13, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~3 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~2 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~5 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~5, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~8 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~7 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_retaddr , u0|nios2_gen2_0|cpu|E_ctrl_retaddr, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[11]~19 , u0|nios2_gen2_0|cpu|E_alu_result[11]~19, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[11] , u0|nios2_gen2_0|cpu|E_alu_result[11], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[11]~63 , u0|nios2_gen2_0|cpu|D_src1_reg[11]~63, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[11]~64 , u0|nios2_gen2_0|cpu|D_src1_reg[11]~64, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[11]~65 , u0|nios2_gen2_0|cpu|D_src1_reg[11]~65, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[11]~_Duplicate_2feeder , u0|nios2_gen2_0|cpu|E_src1[11]~_Duplicate_2feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[11]~_Duplicate_2 , u0|nios2_gen2_0|cpu|E_src1[11]~_Duplicate_2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[11] , u0|nios2_gen2_0|cpu|M_mem_baddr[11], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[11]~feeder , u0|nios2_gen2_0|cpu|A_mem_baddr[11]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[11] , u0|nios2_gen2_0|cpu|A_mem_baddr[11], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[0]~8 , u0|nios2_gen2_0|cpu|d_address_tag_field[0]~8, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[0]~feeder , u0|nios2_gen2_0|cpu|A_dc_actual_tag[0]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[0] , u0|nios2_gen2_0|cpu|A_dc_actual_tag[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[0]~feeder , u0|nios2_gen2_0|cpu|A_dc_wb_tag[0]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[0] , u0|nios2_gen2_0|cpu|A_dc_wb_tag[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[0] , u0|nios2_gen2_0|cpu|d_address_tag_field[0], vga, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal4~0 , u0|mm_interconnect_0|router_001|Equal4~0, vga, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal4~1 , u0|mm_interconnect_0|router_001|Equal4~1, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[6] , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[6], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src6_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src6_valid~0, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_006|packet_in_progress~0, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|packet_in_progress , u0|mm_interconnect_0|cmd_mux_006|packet_in_progress, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|update_grant~0 , u0|mm_interconnect_0|cmd_mux_006|update_grant~0, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|update_grant~1 , u0|mm_interconnect_0|cmd_mux_006|update_grant~1, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~0, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[1], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_006|arb|grant[1]~1, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_006|saved_grant[1], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle~0 , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_006|clock_xer|out_to_in_synchronizer|din_s1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_006|clock_xer|out_to_in_synchronizer|dreg[0], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_002|WideOr0~0 , u0|mm_interconnect_0|cmd_demux_002|WideOr0~0, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_002|WideOr0~1 , u0|mm_interconnect_0|cmd_demux_002|WideOr0~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_req_accepted~0 , u0|nios2_gen2_0|cpu|ic_fill_req_accepted~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[108]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[108]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[108] , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[108], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[108]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[108]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[108] , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[108], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|response_sink_accepted~0 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|response_sink_accepted~0, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[0]~3 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[0]~3, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[0] , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[0], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[1]~5 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[1]~5, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[1]~6 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[1]~6, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[3]~8 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[3]~8, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[1] , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[1], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[2]~9 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[2]~9, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[2] , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[2], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[3]~11 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[3]~11, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[3] , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[3], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|has_pending_responses~0 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|has_pending_responses~0, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|has_pending_responses~1 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|has_pending_responses~1, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|has_pending_responses~2 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|has_pending_responses~2, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|has_pending_responses , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|has_pending_responses, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|save_dest_id~2 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|save_dest_id~2, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id[0] , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id[0], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|suppress_change_dest_id~0 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|suppress_change_dest_id~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt_nxt[0]~3 , u0|nios2_gen2_0|cpu|ic_fill_ap_cnt_nxt[0]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt[0] , u0|nios2_gen2_0|cpu|ic_fill_ap_cnt[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt_nxt[1]~2 , u0|nios2_gen2_0|cpu|ic_fill_ap_cnt_nxt[1]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt[1] , u0|nios2_gen2_0|cpu|ic_fill_ap_cnt[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt_nxt[2]~1 , u0|nios2_gen2_0|cpu|ic_fill_ap_cnt_nxt[2]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt[2] , u0|nios2_gen2_0|cpu|ic_fill_ap_cnt[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add6~0 , u0|nios2_gen2_0|cpu|Add6~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt_nxt[3]~0 , u0|nios2_gen2_0|cpu|ic_fill_ap_cnt_nxt[3]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt[3] , u0|nios2_gen2_0|cpu|ic_fill_ap_cnt[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_read_nxt~0 , u0|nios2_gen2_0|cpu|i_read_nxt~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_read_nxt~1 , u0|nios2_gen2_0|cpu|i_read_nxt~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_read , u0|nios2_gen2_0|cpu|i_read, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|take_in_data~0 , u0|mm_interconnect_0|crosser_006|clock_xer|take_in_data~0, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_002|src0_valid~0 , u0|mm_interconnect_0|cmd_demux_002|src0_valid~0, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_006|arb|grant[0]~0, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_006|saved_grant[0], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~1 , u0|mm_interconnect_0|cmd_mux_006|src_payload~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[0] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0 , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[0] , u0|nios2_gen2_0|cpu|the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[0], vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]~feeder , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[0] , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[0]~feeder , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[0]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[0] , u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[0], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|src_data[0]~7 , u0|mm_interconnect_0|rsp_mux_002|src_data[0]~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[0] , u0|nios2_gen2_0|cpu|i_readdata_d1[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[1]~feeder , u0|nios2_gen2_0|cpu|D_iw[1]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[1] , u0|nios2_gen2_0|cpu|D_iw[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_br_cond_nxt~0 , u0|nios2_gen2_0|cpu|E_ctrl_br_cond_nxt~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_br_cond_nxt~1 , u0|nios2_gen2_0|cpu|E_ctrl_br_cond_nxt~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_br_cond , u0|nios2_gen2_0|cpu|E_ctrl_br_cond, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_br_cond , u0|nios2_gen2_0|cpu|M_ctrl_br_cond, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_wr_en_unfiltered , u0|nios2_gen2_0|cpu|M_bht_wr_en_unfiltered, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_br_mispredict~0 , u0|nios2_gen2_0|cpu|E_br_mispredict~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_br_result~1 , u0|nios2_gen2_0|cpu|E_br_result~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_br_mispredict , u0|nios2_gen2_0|cpu|E_br_mispredict, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_mispredict , u0|nios2_gen2_0|cpu|M_br_mispredict, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_mispredict~_wirecell , u0|nios2_gen2_0|cpu|M_br_mispredict~_wirecell, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[0]~feeder , u0|nios2_gen2_0|cpu|M_br_cond_taken_history[0]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[0]~0 , u0|nios2_gen2_0|cpu|M_br_cond_taken_history[0]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[0] , u0|nios2_gen2_0|cpu|M_br_cond_taken_history[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[0] , u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr[0] , u0|nios2_gen2_0|cpu|F_bht_ptr[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_bht_ptr[0]~feeder , u0|nios2_gen2_0|cpu|D_bht_ptr[0]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_bht_ptr[0] , u0|nios2_gen2_0|cpu|D_bht_ptr[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[0]~feeder , u0|nios2_gen2_0|cpu|E_bht_ptr[0]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[0] , u0|nios2_gen2_0|cpu|E_bht_ptr[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[0]~feeder , u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[0]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[0] , u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[1] , u0|nios2_gen2_0|cpu|M_br_cond_taken_history[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[1] , u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr[1] , u0|nios2_gen2_0|cpu|F_bht_ptr[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_bht_ptr[1] , u0|nios2_gen2_0|cpu|D_bht_ptr[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[1]~feeder , u0|nios2_gen2_0|cpu|E_bht_ptr[1]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[1] , u0|nios2_gen2_0|cpu|E_bht_ptr[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[1] , u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[2]~feeder , u0|nios2_gen2_0|cpu|M_br_cond_taken_history[2]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[2] , u0|nios2_gen2_0|cpu|M_br_cond_taken_history[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[2] , u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr[2] , u0|nios2_gen2_0|cpu|F_bht_ptr[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_bht_ptr[2]~feeder , u0|nios2_gen2_0|cpu|D_bht_ptr[2]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_bht_ptr[2] , u0|nios2_gen2_0|cpu|D_bht_ptr[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[2]~feeder , u0|nios2_gen2_0|cpu|E_bht_ptr[2]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[2] , u0|nios2_gen2_0|cpu|E_bht_ptr[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[2] , u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[2], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[3]~feeder , u0|nios2_gen2_0|cpu|M_br_cond_taken_history[3]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[3] , u0|nios2_gen2_0|cpu|M_br_cond_taken_history[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[3] , u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr[3] , u0|nios2_gen2_0|cpu|F_bht_ptr[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_bht_ptr[3]~feeder , u0|nios2_gen2_0|cpu|D_bht_ptr[3]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_bht_ptr[3] , u0|nios2_gen2_0|cpu|D_bht_ptr[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[3]~feeder , u0|nios2_gen2_0|cpu|E_bht_ptr[3]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[3] , u0|nios2_gen2_0|cpu|E_bht_ptr[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[3]~feeder , u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[3]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[3] , u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[3], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[4] , u0|nios2_gen2_0|cpu|M_br_cond_taken_history[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[4] , u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr[4] , u0|nios2_gen2_0|cpu|F_bht_ptr[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_bht_ptr[4]~feeder , u0|nios2_gen2_0|cpu|D_bht_ptr[4]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_bht_ptr[4] , u0|nios2_gen2_0|cpu|D_bht_ptr[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[4] , u0|nios2_gen2_0|cpu|E_bht_ptr[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[4] , u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[5]~feeder , u0|nios2_gen2_0|cpu|M_br_cond_taken_history[5]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[5] , u0|nios2_gen2_0|cpu|M_br_cond_taken_history[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[5] , u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr[5] , u0|nios2_gen2_0|cpu|F_bht_ptr[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_bht_ptr[5] , u0|nios2_gen2_0|cpu|D_bht_ptr[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[5]~feeder , u0|nios2_gen2_0|cpu|E_bht_ptr[5]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[5] , u0|nios2_gen2_0|cpu|E_bht_ptr[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[5] , u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[5], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[6] , u0|nios2_gen2_0|cpu|M_br_cond_taken_history[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[6] , u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr[6] , u0|nios2_gen2_0|cpu|F_bht_ptr[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_bht_ptr[6]~feeder , u0|nios2_gen2_0|cpu|D_bht_ptr[6]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_bht_ptr[6] , u0|nios2_gen2_0|cpu|D_bht_ptr[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[6]~feeder , u0|nios2_gen2_0|cpu|E_bht_ptr[6]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[6] , u0|nios2_gen2_0|cpu|E_bht_ptr[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[6]~feeder , u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[6]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[6] , u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[6], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[7]~feeder , u0|nios2_gen2_0|cpu|M_br_cond_taken_history[7]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[7] , u0|nios2_gen2_0|cpu|M_br_cond_taken_history[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[7] , u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr[7] , u0|nios2_gen2_0|cpu|F_bht_ptr[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_bht_ptr[7]~feeder , u0|nios2_gen2_0|cpu|D_bht_ptr[7]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_bht_ptr[7] , u0|nios2_gen2_0|cpu|D_bht_ptr[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[7]~feeder , u0|nios2_gen2_0|cpu|E_bht_ptr[7]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[7] , u0|nios2_gen2_0|cpu|E_bht_ptr[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[7]~feeder , u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[7]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[7] , u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[7], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|nios_system_nios2_gen2_0_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_gen2_0|cpu|nios_system_nios2_gen2_0_cpu_bht|the_altsyncram|auto_generated|ram_block1a0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_data[0]~feeder , u0|nios2_gen2_0|cpu|E_bht_data[0]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_data[0] , u0|nios2_gen2_0|cpu|E_bht_data[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_data[0] , u0|nios2_gen2_0|cpu|M_bht_data[0], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_data[1] , u0|nios2_gen2_0|cpu|M_bht_data[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_wr_data_unfiltered[1]~0 , u0|nios2_gen2_0|cpu|M_bht_wr_data_unfiltered[1]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_data[1]~feeder , u0|nios2_gen2_0|cpu|E_bht_data[1]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_data[1] , u0|nios2_gen2_0|cpu|E_bht_data[1], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_nxt , u0|nios2_gen2_0|cpu|M_pipe_flush_nxt, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush , u0|nios2_gen2_0|cpu|M_pipe_flush, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_stall~0 , u0|nios2_gen2_0|cpu|F_stall~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[4]~feeder , u0|nios2_gen2_0|cpu|D_iw[4]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[4] , u0|nios2_gen2_0|cpu|D_iw[4], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_cmp~0 , u0|nios2_gen2_0|cpu|D_ctrl_cmp~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal95~10 , u0|nios2_gen2_0|cpu|Equal95~10, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_logic~0 , u0|nios2_gen2_0|cpu|D_ctrl_logic~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_logic , u0|nios2_gen2_0|cpu|D_ctrl_logic, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_logic , u0|nios2_gen2_0|cpu|E_ctrl_logic, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_extra_pc[25]~1 , u0|nios2_gen2_0|cpu|D_extra_pc[25]~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[25] , u0|nios2_gen2_0|cpu|E_extra_pc[25], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[27]~3 , u0|nios2_gen2_0|cpu|E_alu_result[27]~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[27] , u0|nios2_gen2_0|cpu|E_alu_result[27], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[27]~15 , u0|nios2_gen2_0|cpu|D_src1_reg[27]~15, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[27]~16 , u0|nios2_gen2_0|cpu|D_src1_reg[27]~16, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[27]~17 , u0|nios2_gen2_0|cpu|D_src1_reg[27]~17, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[27]~_Duplicate_1 , u0|nios2_gen2_0|cpu|E_src1[27]~_Duplicate_1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[25]~0 , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[25]~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[25] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[25], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[25] , u0|nios2_gen2_0|cpu|M_pc[25], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[27] , u0|nios2_gen2_0|cpu|M_target_pcb[27], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~19 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~19, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~20 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~20, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~26 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~26, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[25] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[25], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[25]~75 , u0|nios2_gen2_0|cpu|F_pc_nxt[25]~75, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[25]~73 , u0|nios2_gen2_0|cpu|F_pc_nxt[25]~73, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[25]~74 , u0|nios2_gen2_0|cpu|F_pc_nxt[25]~74, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[25]~76 , u0|nios2_gen2_0|cpu|F_pc_nxt[25]~76, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[25] , u0|nios2_gen2_0|cpu|F_pc[25], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[25] , u0|nios2_gen2_0|cpu|D_pc[25], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[15] , u0|nios2_gen2_0|cpu|ic_fill_tag[15], vga, 1
instance = comp, \u0|mm_interconnect_0|router_002|Equal1~1 , u0|mm_interconnect_0|router_002|Equal1~1, vga, 1
instance = comp, \u0|mm_interconnect_0|router_002|Equal1~2 , u0|mm_interconnect_0|router_002|Equal1~2, vga, 1
instance = comp, \u0|mm_interconnect_0|router_002|Equal1~3 , u0|mm_interconnect_0|router_002|Equal1~3, vga, 1
instance = comp, \u0|mm_interconnect_0|router_002|Equal1~4 , u0|mm_interconnect_0|router_002|Equal1~4, vga, 1
instance = comp, \u0|mm_interconnect_0|router_002|Equal1~0 , u0|mm_interconnect_0|router_002|Equal1~0, vga, 1
instance = comp, \u0|mm_interconnect_0|router_002|Equal1~5 , u0|mm_interconnect_0|router_002|Equal1~5, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id[1]~0 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id[1]~0, vga, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id[1] , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id[1], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|take_in_data~1 , u0|mm_interconnect_0|crosser_006|clock_xer|take_in_data~1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[108] , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[108], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[108] , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[108], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[108]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[108]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[108] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[108], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[108]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[108]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[108] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[108], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload[0] , u0|mm_interconnect_0|cmd_mux_007|src_payload[0], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|update_grant~0 , u0|mm_interconnect_0|cmd_mux_007|update_grant~0, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_007|saved_grant[1], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[71]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[71]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[71] , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[71], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[71] , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[71], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[71]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[71]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[71] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[71], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[71]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[71]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[71] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[71], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[71] , u0|mm_interconnect_0|cmd_mux_007|src_data[71], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][71] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][71], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~23 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~23, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][71] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][71], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~19 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~19, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][71] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][71], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~15 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~15, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][71] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][71], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~11 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~11, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][71] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][71], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~8 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~8, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][71] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][71], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~5 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~5, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][71] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][71], vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~2, vga, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][71] , u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][71], vga, 1
instance = comp, \u0|mm_interconnect_0|router_010|always0~0 , u0|mm_interconnect_0|router_010|always0~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_toggle~0 , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_toggle~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser_013|clock_xer|in_data_toggle, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_013|clock_xer|in_to_out_synchronizer|din_s1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_013|clock_xer|in_to_out_synchronizer|dreg[0], vga, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_002|WideOr1 , u0|mm_interconnect_0|rsp_mux_002|WideOr1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdatavalid_d1 , u0|nios2_gen2_0|cpu|i_readdatavalid_d1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[17]~feeder , u0|nios2_gen2_0|cpu|D_iw[17]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[17] , u0|nios2_gen2_0|cpu|D_iw[17], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~6 , u0|nios2_gen2_0|cpu|D_dst_regnum[0]~6, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal312~0 , u0|nios2_gen2_0|cpu|Equal312~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_wr_dst_reg~0 , u0|nios2_gen2_0|cpu|D_wr_dst_reg~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_regnum_a_cmp_F~0 , u0|nios2_gen2_0|cpu|D_regnum_a_cmp_F~0, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_regnum_a_cmp_F~1 , u0|nios2_gen2_0|cpu|D_regnum_a_cmp_F~1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_regnum_a_cmp_F~2 , u0|nios2_gen2_0|cpu|D_regnum_a_cmp_F~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_regnum_a_cmp_F~3 , u0|nios2_gen2_0|cpu|D_regnum_a_cmp_F~3, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_regnum_a_cmp_D , u0|nios2_gen2_0|cpu|E_regnum_a_cmp_D, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[2]~2 , u0|nios2_gen2_0|cpu|D_src1_reg[2]~2, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[21]~33 , u0|nios2_gen2_0|cpu|D_src1_reg[21]~33, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[21]~34 , u0|nios2_gen2_0|cpu|D_src1_reg[21]~34, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[21]~35 , u0|nios2_gen2_0|cpu|D_src1_reg[21]~35, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[21]~_Duplicate_1 , u0|nios2_gen2_0|cpu|E_src1[21]~_Duplicate_1, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[21] , u0|nios2_gen2_0|cpu|M_mem_baddr[21], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[10]~7 , u0|nios2_gen2_0|cpu|d_address_tag_field[10]~7, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[10]~feeder , u0|nios2_gen2_0|cpu|A_dc_actual_tag[10]~feeder, vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[10] , u0|nios2_gen2_0|cpu|A_dc_actual_tag[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[10] , u0|nios2_gen2_0|cpu|A_dc_wb_tag[10], vga, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[10] , u0|nios2_gen2_0|cpu|d_address_tag_field[10], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[57] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[57], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[57]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[57]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[57] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[57], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[57]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[57]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[57] , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[57], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[57]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[57]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[57] , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[57], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[57] , u0|mm_interconnect_0|cmd_mux_007|src_data[57], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[55]~feeder , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[55]~feeder, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[55] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[55], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[55] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[55], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[55]~10 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[55]~10, vga, 1
instance = comp, \u0|sdram_controller_0|active_addr[19] , u0|sdram_controller_0|active_addr[19], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[56]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[56]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[56] , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[56], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[56]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[56]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[56] , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[56], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[56]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[56]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[56] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[56], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[56]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[56]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[56] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[56], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[56] , u0|mm_interconnect_0|cmd_mux_007|src_data[56], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[54] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[54], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[54] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[54], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[54]~11 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[54]~11, vga, 1
instance = comp, \u0|sdram_controller_0|active_addr[18] , u0|sdram_controller_0|active_addr[18], vga, 1
instance = comp, \u0|sdram_controller_0|pending~6 , u0|sdram_controller_0|pending~6, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[59] , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[59], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[59]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[59]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[59] , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[59], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[59] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[59], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[59]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[59]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[59] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[59], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[59] , u0|mm_interconnect_0|cmd_mux_007|src_data[59], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[57]~feeder , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[57]~feeder, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[57] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[57], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[57] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[57], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[57]~12 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[57]~12, vga, 1
instance = comp, \u0|sdram_controller_0|active_addr[21] , u0|sdram_controller_0|active_addr[21], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[58]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[58]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[58] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[58], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[58]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[58]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[58] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[58], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[58]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[58]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[58] , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[58], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[58]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[58]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[58] , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[58], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[58] , u0|mm_interconnect_0|cmd_mux_007|src_data[58], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[56] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[56], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[56] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[56], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[56]~13 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[56]~13, vga, 1
instance = comp, \u0|sdram_controller_0|active_addr[20] , u0|sdram_controller_0|active_addr[20], vga, 1
instance = comp, \u0|sdram_controller_0|pending~7 , u0|sdram_controller_0|pending~7, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[61] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[61], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[61]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[61]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[61] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[61], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[61]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[61]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[61] , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[61], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[61]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[61]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[61] , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[61], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[61] , u0|mm_interconnect_0|cmd_mux_007|src_data[61], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[59] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[59], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[59] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[59], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[59]~14 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[59]~14, vga, 1
instance = comp, \u0|sdram_controller_0|active_addr[23] , u0|sdram_controller_0|active_addr[23], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[60]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[60]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[60] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[60], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[60]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[60]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[60] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[60], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[60] , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[60], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[60]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[60]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[60] , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[60], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[60] , u0|mm_interconnect_0|cmd_mux_007|src_data[60], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[58] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[58], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[58] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[58], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[58]~15 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[58]~15, vga, 1
instance = comp, \u0|sdram_controller_0|active_addr[22] , u0|sdram_controller_0|active_addr[22], vga, 1
instance = comp, \u0|sdram_controller_0|pending~8 , u0|sdram_controller_0|pending~8, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[54]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[54]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[54] , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[54], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[54]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[54]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[54] , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[54], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[54]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[54]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[54] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[54], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[54]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[54]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[54] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[54], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[54] , u0|mm_interconnect_0|cmd_mux_007|src_data[54], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[52]~feeder , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[52]~feeder, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[52] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[52], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[52] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[52], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[52]~9 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[52]~9, vga, 1
instance = comp, \u0|sdram_controller_0|active_addr[16] , u0|sdram_controller_0|active_addr[16], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[55] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[55], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[55]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[55]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[55] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[55], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[55] , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[55], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[55]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[55]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[55] , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[55], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[55] , u0|mm_interconnect_0|cmd_mux_007|src_data[55], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[53] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[53], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[53]~feeder , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[53]~feeder, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[53] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[53], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[53]~8 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[53]~8, vga, 1
instance = comp, \u0|sdram_controller_0|active_addr[17] , u0|sdram_controller_0|active_addr[17], vga, 1
instance = comp, \u0|sdram_controller_0|pending~5 , u0|sdram_controller_0|pending~5, vga, 1
instance = comp, \u0|sdram_controller_0|pending~9 , u0|sdram_controller_0|pending~9, vga, 1
instance = comp, \u0|sdram_controller_0|Selector41~0 , u0|sdram_controller_0|Selector41~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector41~1 , u0|sdram_controller_0|Selector41~1, vga, 1
instance = comp, \u0|sdram_controller_0|Selector41~2 , u0|sdram_controller_0|Selector41~2, vga, 1
instance = comp, \u0|sdram_controller_0|f_pop , u0|sdram_controller_0|f_pop, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entries[0]~1 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entries[0]~1, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entries[0] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entries[0], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|last_cycle~0 , u0|mm_interconnect_0|cmd_mux_007|last_cycle~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|din_s1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|dreg[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_toggle_flopped~0 , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_toggle_flopped~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_toggle_flopped, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_valid , u0|mm_interconnect_0|crosser_006|clock_xer|out_valid, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~4 , u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~4, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[1], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_007|arb|grant[1]~1, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~5 , u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~5, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_007|arb|grant[0]~0, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|saved_grant[0]~feeder , u0|mm_interconnect_0|cmd_mux_007|saved_grant[0]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_007|saved_grant[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[0]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[0]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[0] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[0]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[0]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[0] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[0], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~0 , u0|mm_interconnect_0|cmd_mux_007|src_payload~0, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[0] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[0], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[0] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[0], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[0]~30 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[0]~30, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[6]~0 , u0|sdram_controller_0|m_data[6]~0, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[0]~_Duplicate_1 , u0|sdram_controller_0|m_data[0]~_Duplicate_1, vga, 1
instance = comp, \u0|sdram_controller_0|active_data[0] , u0|sdram_controller_0|active_data[0], vga, 1
instance = comp, \u0|sdram_controller_0|Selector150~0 , u0|sdram_controller_0|Selector150~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector150~1 , u0|sdram_controller_0|Selector150~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[0] , u0|sdram_controller_0|m_data[0], vga, 1
instance = comp, \u0|sdram_controller_0|oe , u0|sdram_controller_0|oe, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[1]~_Duplicate_1 , u0|sdram_controller_0|m_data[1]~_Duplicate_1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[1]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[1]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[1] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[1], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[1]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[1]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[1] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[1], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~1 , u0|mm_interconnect_0|cmd_mux_007|src_payload~1, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[1] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[1], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[1]~feeder , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[1]~feeder, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[1] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[1], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[1]~31 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[1]~31, vga, 1
instance = comp, \u0|sdram_controller_0|active_data[1] , u0|sdram_controller_0|active_data[1], vga, 1
instance = comp, \u0|sdram_controller_0|Selector149~0 , u0|sdram_controller_0|Selector149~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector149~1 , u0|sdram_controller_0|Selector149~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[1] , u0|sdram_controller_0|m_data[1], vga, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_1 , u0|sdram_controller_0|oe~_Duplicate_1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[2] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[2], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[2]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[2]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[2] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[2], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~2 , u0|mm_interconnect_0|cmd_mux_007|src_payload~2, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[2] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[2], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[2]~feeder , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[2]~feeder, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[2] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[2], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[2]~32 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[2]~32, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[2]~_Duplicate_1 , u0|sdram_controller_0|m_data[2]~_Duplicate_1, vga, 1
instance = comp, \u0|sdram_controller_0|active_data[2] , u0|sdram_controller_0|active_data[2], vga, 1
instance = comp, \u0|sdram_controller_0|Selector148~0 , u0|sdram_controller_0|Selector148~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector148~1 , u0|sdram_controller_0|Selector148~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[2] , u0|sdram_controller_0|m_data[2], vga, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_2 , u0|sdram_controller_0|oe~_Duplicate_2, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[3]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[3]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[3] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[3], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[3]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[3]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[3] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[3], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~3 , u0|mm_interconnect_0|cmd_mux_007|src_payload~3, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[3]~feeder , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[3]~feeder, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[3] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[3], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[3] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[3], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[3]~33 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[3]~33, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[3]~_Duplicate_1 , u0|sdram_controller_0|m_data[3]~_Duplicate_1, vga, 1
instance = comp, \u0|sdram_controller_0|active_data[3] , u0|sdram_controller_0|active_data[3], vga, 1
instance = comp, \u0|sdram_controller_0|Selector147~0 , u0|sdram_controller_0|Selector147~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector147~1 , u0|sdram_controller_0|Selector147~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[3] , u0|sdram_controller_0|m_data[3], vga, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_3 , u0|sdram_controller_0|oe~_Duplicate_3, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[4]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[4]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[4] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[4], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[4]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[4]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[4] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[4], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~4 , u0|mm_interconnect_0|cmd_mux_007|src_payload~4, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[4]~feeder , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[4]~feeder, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[4] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[4], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[4] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[4], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[4]~34 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[4]~34, vga, 1
instance = comp, \u0|sdram_controller_0|active_data[4] , u0|sdram_controller_0|active_data[4], vga, 1
instance = comp, \u0|sdram_controller_0|m_data[4]~_Duplicate_1 , u0|sdram_controller_0|m_data[4]~_Duplicate_1, vga, 1
instance = comp, \u0|sdram_controller_0|Selector146~0 , u0|sdram_controller_0|Selector146~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector146~1 , u0|sdram_controller_0|Selector146~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[4] , u0|sdram_controller_0|m_data[4], vga, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_4 , u0|sdram_controller_0|oe~_Duplicate_4, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[5] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[5], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[5]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[5]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[5] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[5], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~5 , u0|mm_interconnect_0|cmd_mux_007|src_payload~5, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[5]~feeder , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[5]~feeder, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[5] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[5], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[5] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[5], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[5]~35 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[5]~35, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[5]~_Duplicate_1 , u0|sdram_controller_0|m_data[5]~_Duplicate_1, vga, 1
instance = comp, \u0|sdram_controller_0|active_data[5] , u0|sdram_controller_0|active_data[5], vga, 1
instance = comp, \u0|sdram_controller_0|Selector145~0 , u0|sdram_controller_0|Selector145~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector145~1 , u0|sdram_controller_0|Selector145~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[5] , u0|sdram_controller_0|m_data[5], vga, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_5 , u0|sdram_controller_0|oe~_Duplicate_5, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[6] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[6], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[6]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[6]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[6] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[6], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~6 , u0|mm_interconnect_0|cmd_mux_007|src_payload~6, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[6]~feeder , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[6]~feeder, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[6] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[6], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[6] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[6], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[6]~36 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[6]~36, vga, 1
instance = comp, \u0|sdram_controller_0|active_data[6] , u0|sdram_controller_0|active_data[6], vga, 1
instance = comp, \u0|sdram_controller_0|m_data[6]~_Duplicate_1 , u0|sdram_controller_0|m_data[6]~_Duplicate_1, vga, 1
instance = comp, \u0|sdram_controller_0|Selector144~0 , u0|sdram_controller_0|Selector144~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector144~1 , u0|sdram_controller_0|Selector144~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[6] , u0|sdram_controller_0|m_data[6], vga, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_6 , u0|sdram_controller_0|oe~_Duplicate_6, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[7] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[7], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[7]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[7]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[7] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[7], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~7 , u0|mm_interconnect_0|cmd_mux_007|src_payload~7, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[7] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[7], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[7]~feeder , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[7]~feeder, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[7] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[7], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[7]~37 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[7]~37, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[7]~_Duplicate_1 , u0|sdram_controller_0|m_data[7]~_Duplicate_1, vga, 1
instance = comp, \u0|sdram_controller_0|active_data[7] , u0|sdram_controller_0|active_data[7], vga, 1
instance = comp, \u0|sdram_controller_0|Selector143~0 , u0|sdram_controller_0|Selector143~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector143~1 , u0|sdram_controller_0|Selector143~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[7] , u0|sdram_controller_0|m_data[7], vga, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_7 , u0|sdram_controller_0|oe~_Duplicate_7, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[8]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[8]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[8] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[8], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[8]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[8]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[8] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[8], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~8 , u0|mm_interconnect_0|cmd_mux_007|src_payload~8, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[8] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[8], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[8] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[8], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[8]~38 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[8]~38, vga, 1
instance = comp, \u0|sdram_controller_0|active_data[8] , u0|sdram_controller_0|active_data[8], vga, 1
instance = comp, \u0|sdram_controller_0|m_data[8]~_Duplicate_1 , u0|sdram_controller_0|m_data[8]~_Duplicate_1, vga, 1
instance = comp, \u0|sdram_controller_0|Selector142~0 , u0|sdram_controller_0|Selector142~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector142~1 , u0|sdram_controller_0|Selector142~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[8] , u0|sdram_controller_0|m_data[8], vga, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_8 , u0|sdram_controller_0|oe~_Duplicate_8, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[9] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[9], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[9]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[9]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[9] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[9], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~9 , u0|mm_interconnect_0|cmd_mux_007|src_payload~9, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[9]~feeder , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[9]~feeder, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[9] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[9], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[9] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[9], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[9]~39 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[9]~39, vga, 1
instance = comp, \u0|sdram_controller_0|active_data[9] , u0|sdram_controller_0|active_data[9], vga, 1
instance = comp, \u0|sdram_controller_0|m_data[9]~_Duplicate_1 , u0|sdram_controller_0|m_data[9]~_Duplicate_1, vga, 1
instance = comp, \u0|sdram_controller_0|Selector141~0 , u0|sdram_controller_0|Selector141~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector141~1 , u0|sdram_controller_0|Selector141~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[9] , u0|sdram_controller_0|m_data[9], vga, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_9 , u0|sdram_controller_0|oe~_Duplicate_9, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[10]~_Duplicate_1 , u0|sdram_controller_0|m_data[10]~_Duplicate_1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[10]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[10]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[10] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[10], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[10]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[10]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[10] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[10], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~10 , u0|mm_interconnect_0|cmd_mux_007|src_payload~10, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[10] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[10], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[10]~feeder , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[10]~feeder, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[10] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[10], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[10]~40 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[10]~40, vga, 1
instance = comp, \u0|sdram_controller_0|active_data[10] , u0|sdram_controller_0|active_data[10], vga, 1
instance = comp, \u0|sdram_controller_0|Selector140~0 , u0|sdram_controller_0|Selector140~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector140~1 , u0|sdram_controller_0|Selector140~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[10] , u0|sdram_controller_0|m_data[10], vga, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_10 , u0|sdram_controller_0|oe~_Duplicate_10, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[11] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[11], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[11]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[11]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[11] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[11], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~11 , u0|mm_interconnect_0|cmd_mux_007|src_payload~11, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[11] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[11], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[11] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[11], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[11]~41 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[11]~41, vga, 1
instance = comp, \u0|sdram_controller_0|active_data[11]~feeder , u0|sdram_controller_0|active_data[11]~feeder, vga, 1
instance = comp, \u0|sdram_controller_0|active_data[11] , u0|sdram_controller_0|active_data[11], vga, 1
instance = comp, \u0|sdram_controller_0|m_data[11]~_Duplicate_1 , u0|sdram_controller_0|m_data[11]~_Duplicate_1, vga, 1
instance = comp, \u0|sdram_controller_0|Selector139~0 , u0|sdram_controller_0|Selector139~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector139~1 , u0|sdram_controller_0|Selector139~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[11] , u0|sdram_controller_0|m_data[11], vga, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_11 , u0|sdram_controller_0|oe~_Duplicate_11, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[12]~_Duplicate_1 , u0|sdram_controller_0|m_data[12]~_Duplicate_1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[12]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[12]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[12] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[12], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[12]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[12]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[12] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[12], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~12 , u0|mm_interconnect_0|cmd_mux_007|src_payload~12, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[12] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[12], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[12] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[12], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[12]~42 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[12]~42, vga, 1
instance = comp, \u0|sdram_controller_0|active_data[12] , u0|sdram_controller_0|active_data[12], vga, 1
instance = comp, \u0|sdram_controller_0|Selector138~0 , u0|sdram_controller_0|Selector138~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector138~1 , u0|sdram_controller_0|Selector138~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[12] , u0|sdram_controller_0|m_data[12], vga, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_12 , u0|sdram_controller_0|oe~_Duplicate_12, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[13]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[13]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[13] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[13], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[13]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[13]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[13] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[13], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~13 , u0|mm_interconnect_0|cmd_mux_007|src_payload~13, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[13] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[13], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[13] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[13], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[13]~43 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[13]~43, vga, 1
instance = comp, \u0|sdram_controller_0|active_data[13] , u0|sdram_controller_0|active_data[13], vga, 1
instance = comp, \u0|sdram_controller_0|m_data[13]~_Duplicate_1 , u0|sdram_controller_0|m_data[13]~_Duplicate_1, vga, 1
instance = comp, \u0|sdram_controller_0|Selector137~0 , u0|sdram_controller_0|Selector137~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector137~1 , u0|sdram_controller_0|Selector137~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[13] , u0|sdram_controller_0|m_data[13], vga, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_13 , u0|sdram_controller_0|oe~_Duplicate_13, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[14] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[14], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[14]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[14]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[14] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[14], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~14 , u0|mm_interconnect_0|cmd_mux_007|src_payload~14, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[14] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[14], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[14] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[14], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[14]~44 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[14]~44, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[14]~_Duplicate_1 , u0|sdram_controller_0|m_data[14]~_Duplicate_1, vga, 1
instance = comp, \u0|sdram_controller_0|active_data[14] , u0|sdram_controller_0|active_data[14], vga, 1
instance = comp, \u0|sdram_controller_0|Selector136~0 , u0|sdram_controller_0|Selector136~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector136~1 , u0|sdram_controller_0|Selector136~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[14] , u0|sdram_controller_0|m_data[14], vga, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_14 , u0|sdram_controller_0|oe~_Duplicate_14, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[15]~_Duplicate_1 , u0|sdram_controller_0|m_data[15]~_Duplicate_1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[15]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[15]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[15] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[15], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[15]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[15]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[15] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[15], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~15 , u0|mm_interconnect_0|cmd_mux_007|src_payload~15, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[15]~feeder , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[15]~feeder, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[15] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[15], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[15] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[15], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[15]~45 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[15]~45, vga, 1
instance = comp, \u0|sdram_controller_0|active_data[15] , u0|sdram_controller_0|active_data[15], vga, 1
instance = comp, \u0|sdram_controller_0|Selector135~0 , u0|sdram_controller_0|Selector135~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector135~1 , u0|sdram_controller_0|Selector135~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[15] , u0|sdram_controller_0|m_data[15], vga, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_15 , u0|sdram_controller_0|oe~_Duplicate_15, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[16]~_Duplicate_1 , u0|sdram_controller_0|m_data[16]~_Duplicate_1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[16] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[16], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[16]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[16]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[16] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[16], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~16 , u0|mm_interconnect_0|cmd_mux_007|src_payload~16, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[16] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[16], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[16] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[16], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[16]~46 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[16]~46, vga, 1
instance = comp, \u0|sdram_controller_0|active_data[16] , u0|sdram_controller_0|active_data[16], vga, 1
instance = comp, \u0|sdram_controller_0|Selector134~0 , u0|sdram_controller_0|Selector134~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector134~1 , u0|sdram_controller_0|Selector134~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[16] , u0|sdram_controller_0|m_data[16], vga, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_16 , u0|sdram_controller_0|oe~_Duplicate_16, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[17]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[17]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[17] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[17], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[17]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[17]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[17] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[17], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~17 , u0|mm_interconnect_0|cmd_mux_007|src_payload~17, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[17]~feeder , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[17]~feeder, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[17] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[17], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[17] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[17], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[17]~47 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[17]~47, vga, 1
instance = comp, \u0|sdram_controller_0|active_data[17] , u0|sdram_controller_0|active_data[17], vga, 1
instance = comp, \u0|sdram_controller_0|m_data[17]~_Duplicate_1 , u0|sdram_controller_0|m_data[17]~_Duplicate_1, vga, 1
instance = comp, \u0|sdram_controller_0|Selector133~0 , u0|sdram_controller_0|Selector133~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector133~1 , u0|sdram_controller_0|Selector133~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[17] , u0|sdram_controller_0|m_data[17], vga, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_17 , u0|sdram_controller_0|oe~_Duplicate_17, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[18] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[18], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[18]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[18]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[18] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[18], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~18 , u0|mm_interconnect_0|cmd_mux_007|src_payload~18, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[18] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[18], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[18]~feeder , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[18]~feeder, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[18] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[18], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[18]~48 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[18]~48, vga, 1
instance = comp, \u0|sdram_controller_0|active_data[18] , u0|sdram_controller_0|active_data[18], vga, 1
instance = comp, \u0|sdram_controller_0|m_data[18]~_Duplicate_1 , u0|sdram_controller_0|m_data[18]~_Duplicate_1, vga, 1
instance = comp, \u0|sdram_controller_0|Selector132~0 , u0|sdram_controller_0|Selector132~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector132~1 , u0|sdram_controller_0|Selector132~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[18] , u0|sdram_controller_0|m_data[18], vga, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_18 , u0|sdram_controller_0|oe~_Duplicate_18, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[19] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[19], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[19]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[19]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[19] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[19], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~19 , u0|mm_interconnect_0|cmd_mux_007|src_payload~19, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[19]~feeder , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[19]~feeder, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[19] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[19], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[19] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[19], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[19]~49 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[19]~49, vga, 1
instance = comp, \u0|sdram_controller_0|active_data[19] , u0|sdram_controller_0|active_data[19], vga, 1
instance = comp, \u0|sdram_controller_0|m_data[19]~_Duplicate_1 , u0|sdram_controller_0|m_data[19]~_Duplicate_1, vga, 1
instance = comp, \u0|sdram_controller_0|Selector131~0 , u0|sdram_controller_0|Selector131~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector131~1 , u0|sdram_controller_0|Selector131~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[19] , u0|sdram_controller_0|m_data[19], vga, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_19 , u0|sdram_controller_0|oe~_Duplicate_19, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[20]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[20]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[20] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[20], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[20]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[20]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[20] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[20], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~20 , u0|mm_interconnect_0|cmd_mux_007|src_payload~20, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[20] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[20], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[20] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[20], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[20]~50 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[20]~50, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[20]~_Duplicate_1 , u0|sdram_controller_0|m_data[20]~_Duplicate_1, vga, 1
instance = comp, \u0|sdram_controller_0|active_data[20] , u0|sdram_controller_0|active_data[20], vga, 1
instance = comp, \u0|sdram_controller_0|Selector130~0 , u0|sdram_controller_0|Selector130~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector130~1 , u0|sdram_controller_0|Selector130~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[20] , u0|sdram_controller_0|m_data[20], vga, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_20 , u0|sdram_controller_0|oe~_Duplicate_20, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[21]~_Duplicate_1 , u0|sdram_controller_0|m_data[21]~_Duplicate_1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[21]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[21]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[21] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[21], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[21]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[21]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[21] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[21], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~21 , u0|mm_interconnect_0|cmd_mux_007|src_payload~21, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[21] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[21], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[21]~feeder , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[21]~feeder, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[21] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[21], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[21]~51 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[21]~51, vga, 1
instance = comp, \u0|sdram_controller_0|active_data[21] , u0|sdram_controller_0|active_data[21], vga, 1
instance = comp, \u0|sdram_controller_0|Selector129~0 , u0|sdram_controller_0|Selector129~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector129~1 , u0|sdram_controller_0|Selector129~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[21] , u0|sdram_controller_0|m_data[21], vga, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_21 , u0|sdram_controller_0|oe~_Duplicate_21, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[22]~_Duplicate_1 , u0|sdram_controller_0|m_data[22]~_Duplicate_1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[22]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[22]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[22] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[22], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[22]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[22]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[22] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[22], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~22 , u0|mm_interconnect_0|cmd_mux_007|src_payload~22, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[22]~feeder , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[22]~feeder, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[22] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[22], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[22] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[22], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[22]~52 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[22]~52, vga, 1
instance = comp, \u0|sdram_controller_0|active_data[22] , u0|sdram_controller_0|active_data[22], vga, 1
instance = comp, \u0|sdram_controller_0|Selector128~0 , u0|sdram_controller_0|Selector128~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector128~1 , u0|sdram_controller_0|Selector128~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[22] , u0|sdram_controller_0|m_data[22], vga, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_22 , u0|sdram_controller_0|oe~_Duplicate_22, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[23] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[23], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[23]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[23]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[23] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[23], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~23 , u0|mm_interconnect_0|cmd_mux_007|src_payload~23, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[23]~feeder , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[23]~feeder, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[23] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[23], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[23] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[23], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[23]~53 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[23]~53, vga, 1
instance = comp, \u0|sdram_controller_0|active_data[23] , u0|sdram_controller_0|active_data[23], vga, 1
instance = comp, \u0|sdram_controller_0|m_data[23]~_Duplicate_1 , u0|sdram_controller_0|m_data[23]~_Duplicate_1, vga, 1
instance = comp, \u0|sdram_controller_0|Selector127~0 , u0|sdram_controller_0|Selector127~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector127~1 , u0|sdram_controller_0|Selector127~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[23] , u0|sdram_controller_0|m_data[23], vga, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_23 , u0|sdram_controller_0|oe~_Duplicate_23, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[24]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[24]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[24] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[24], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[24]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[24]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[24] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[24], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~24 , u0|mm_interconnect_0|cmd_mux_007|src_payload~24, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[24] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[24], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[24] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[24], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[24]~54 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[24]~54, vga, 1
instance = comp, \u0|sdram_controller_0|active_data[24] , u0|sdram_controller_0|active_data[24], vga, 1
instance = comp, \u0|sdram_controller_0|m_data[24]~_Duplicate_1 , u0|sdram_controller_0|m_data[24]~_Duplicate_1, vga, 1
instance = comp, \u0|sdram_controller_0|Selector126~0 , u0|sdram_controller_0|Selector126~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector126~1 , u0|sdram_controller_0|Selector126~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[24] , u0|sdram_controller_0|m_data[24], vga, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_24 , u0|sdram_controller_0|oe~_Duplicate_24, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[25]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[25]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[25] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[25], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[25]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[25]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[25] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[25], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~25 , u0|mm_interconnect_0|cmd_mux_007|src_payload~25, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[25] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[25], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[25] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[25], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[25]~55 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[25]~55, vga, 1
instance = comp, \u0|sdram_controller_0|active_data[25] , u0|sdram_controller_0|active_data[25], vga, 1
instance = comp, \u0|sdram_controller_0|m_data[25]~_Duplicate_1 , u0|sdram_controller_0|m_data[25]~_Duplicate_1, vga, 1
instance = comp, \u0|sdram_controller_0|Selector125~0 , u0|sdram_controller_0|Selector125~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector125~1 , u0|sdram_controller_0|Selector125~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[25] , u0|sdram_controller_0|m_data[25], vga, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_25 , u0|sdram_controller_0|oe~_Duplicate_25, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[26]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[26]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[26] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[26], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[26]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[26]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[26] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[26], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~26 , u0|mm_interconnect_0|cmd_mux_007|src_payload~26, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[26] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[26], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[26] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[26], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[26]~56 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[26]~56, vga, 1
instance = comp, \u0|sdram_controller_0|active_data[26] , u0|sdram_controller_0|active_data[26], vga, 1
instance = comp, \u0|sdram_controller_0|m_data[26]~_Duplicate_1 , u0|sdram_controller_0|m_data[26]~_Duplicate_1, vga, 1
instance = comp, \u0|sdram_controller_0|Selector124~0 , u0|sdram_controller_0|Selector124~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector124~1 , u0|sdram_controller_0|Selector124~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[26] , u0|sdram_controller_0|m_data[26], vga, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_26 , u0|sdram_controller_0|oe~_Duplicate_26, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[27]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[27]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[27] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[27], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[27]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[27]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[27] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[27], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~27 , u0|mm_interconnect_0|cmd_mux_007|src_payload~27, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[27] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[27], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[27]~feeder , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[27]~feeder, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[27] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[27], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[27]~57 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[27]~57, vga, 1
instance = comp, \u0|sdram_controller_0|active_data[27] , u0|sdram_controller_0|active_data[27], vga, 1
instance = comp, \u0|sdram_controller_0|m_data[27]~_Duplicate_1 , u0|sdram_controller_0|m_data[27]~_Duplicate_1, vga, 1
instance = comp, \u0|sdram_controller_0|Selector123~0 , u0|sdram_controller_0|Selector123~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector123~1 , u0|sdram_controller_0|Selector123~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[27] , u0|sdram_controller_0|m_data[27], vga, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_27 , u0|sdram_controller_0|oe~_Duplicate_27, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[28]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[28] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[28], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[28]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[28] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[28], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~28 , u0|mm_interconnect_0|cmd_mux_007|src_payload~28, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[28] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[28], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[28] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[28], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[28]~58 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[28]~58, vga, 1
instance = comp, \u0|sdram_controller_0|active_data[28] , u0|sdram_controller_0|active_data[28], vga, 1
instance = comp, \u0|sdram_controller_0|m_data[28]~_Duplicate_1 , u0|sdram_controller_0|m_data[28]~_Duplicate_1, vga, 1
instance = comp, \u0|sdram_controller_0|Selector122~0 , u0|sdram_controller_0|Selector122~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector122~1 , u0|sdram_controller_0|Selector122~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[28] , u0|sdram_controller_0|m_data[28], vga, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_28 , u0|sdram_controller_0|oe~_Duplicate_28, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[29]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[29]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[29] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[29], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[29]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[29]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[29] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[29], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~29 , u0|mm_interconnect_0|cmd_mux_007|src_payload~29, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[29]~feeder , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[29]~feeder, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[29] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[29], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[29] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[29], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[29]~59 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[29]~59, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[29]~_Duplicate_1 , u0|sdram_controller_0|m_data[29]~_Duplicate_1, vga, 1
instance = comp, \u0|sdram_controller_0|active_data[29] , u0|sdram_controller_0|active_data[29], vga, 1
instance = comp, \u0|sdram_controller_0|Selector121~0 , u0|sdram_controller_0|Selector121~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector121~1 , u0|sdram_controller_0|Selector121~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[29] , u0|sdram_controller_0|m_data[29], vga, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_29 , u0|sdram_controller_0|oe~_Duplicate_29, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[30]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[30]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[30] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[30], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[30]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[30]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[30] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[30], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~30 , u0|mm_interconnect_0|cmd_mux_007|src_payload~30, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[30]~feeder , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[30]~feeder, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[30] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[30], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[30] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[30], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[30]~60 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[30]~60, vga, 1
instance = comp, \u0|sdram_controller_0|active_data[30] , u0|sdram_controller_0|active_data[30], vga, 1
instance = comp, \u0|sdram_controller_0|m_data[30]~_Duplicate_1 , u0|sdram_controller_0|m_data[30]~_Duplicate_1, vga, 1
instance = comp, \u0|sdram_controller_0|Selector120~0 , u0|sdram_controller_0|Selector120~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector120~1 , u0|sdram_controller_0|Selector120~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[30] , u0|sdram_controller_0|m_data[30], vga, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_30 , u0|sdram_controller_0|oe~_Duplicate_30, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[31] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[31], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[31]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[31]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[31] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[31], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~31 , u0|mm_interconnect_0|cmd_mux_007|src_payload~31, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[31] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[31], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[31] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[31], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[31]~61 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[31]~61, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[31]~_Duplicate_1 , u0|sdram_controller_0|m_data[31]~_Duplicate_1, vga, 1
instance = comp, \u0|sdram_controller_0|active_data[31] , u0|sdram_controller_0|active_data[31], vga, 1
instance = comp, \u0|sdram_controller_0|Selector119~0 , u0|sdram_controller_0|Selector119~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector119~1 , u0|sdram_controller_0|Selector119~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_data[31] , u0|sdram_controller_0|m_data[31], vga, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_31 , u0|sdram_controller_0|oe~_Duplicate_31, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~0 , u0|mm_interconnect_0|cmd_mux|src_payload~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[16] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[16], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[16]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[16]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[16] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[16], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~16 , u0|mm_interconnect_0|cmd_mux|src_payload~16, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|data_reg[0] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|data_reg[0], vga, 1
instance = comp, \u0|sram_0|writedata_reg[0] , u0|sram_0|writedata_reg[0], vga, 1
instance = comp, \u0|sram_0|is_write~0 , u0|sram_0|is_write~0, vga, 1
instance = comp, \u0|sram_0|is_write , u0|sram_0|is_write, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~1 , u0|mm_interconnect_0|cmd_mux|src_payload~1, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[17] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[17], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[17]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[17]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[17] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[17], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~17 , u0|mm_interconnect_0|cmd_mux|src_payload~17, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|data_reg[1] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|data_reg[1], vga, 1
instance = comp, \u0|sram_0|writedata_reg[1] , u0|sram_0|writedata_reg[1], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~2 , u0|mm_interconnect_0|cmd_mux|src_payload~2, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[18] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[18], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[18]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[18]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[18] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[18], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~18 , u0|mm_interconnect_0|cmd_mux|src_payload~18, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|data_reg[2] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|data_reg[2], vga, 1
instance = comp, \u0|sram_0|writedata_reg[2] , u0|sram_0|writedata_reg[2], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[3] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[3], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~3 , u0|mm_interconnect_0|cmd_mux|src_payload~3, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[19]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[19]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[19] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[19], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[19]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[19]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[19] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[19], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~19 , u0|mm_interconnect_0|cmd_mux|src_payload~19, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|data_reg[3] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|data_reg[3], vga, 1
instance = comp, \u0|sram_0|writedata_reg[3] , u0|sram_0|writedata_reg[3], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~4 , u0|mm_interconnect_0|cmd_mux|src_payload~4, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[20]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[20]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[20] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[20], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[20]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[20]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[20] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[20], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~20 , u0|mm_interconnect_0|cmd_mux|src_payload~20, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|data_reg[4] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|data_reg[4], vga, 1
instance = comp, \u0|sram_0|writedata_reg[4] , u0|sram_0|writedata_reg[4], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~5 , u0|mm_interconnect_0|cmd_mux|src_payload~5, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[21]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[21]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[21] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[21], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[21]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[21]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[21] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[21], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~21 , u0|mm_interconnect_0|cmd_mux|src_payload~21, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|data_reg[5] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|data_reg[5], vga, 1
instance = comp, \u0|sram_0|writedata_reg[5] , u0|sram_0|writedata_reg[5], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~6 , u0|mm_interconnect_0|cmd_mux|src_payload~6, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[22] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[22], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[22]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[22]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[22] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[22], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~22 , u0|mm_interconnect_0|cmd_mux|src_payload~22, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|data_reg[6] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|data_reg[6], vga, 1
instance = comp, \u0|sram_0|writedata_reg[6] , u0|sram_0|writedata_reg[6], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~7 , u0|mm_interconnect_0|cmd_mux|src_payload~7, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[23] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[23], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[23]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[23]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[23] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[23], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~23 , u0|mm_interconnect_0|cmd_mux|src_payload~23, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|data_reg[7] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|data_reg[7], vga, 1
instance = comp, \u0|sram_0|writedata_reg[7] , u0|sram_0|writedata_reg[7], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[8]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[8]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[8] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[8], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~8 , u0|mm_interconnect_0|cmd_mux|src_payload~8, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[24]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[24]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[24] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[24], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[24]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[24]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[24] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[24], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~24 , u0|mm_interconnect_0|cmd_mux|src_payload~24, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|data_reg[8] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|data_reg[8], vga, 1
instance = comp, \u0|sram_0|writedata_reg[8] , u0|sram_0|writedata_reg[8], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[9] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[9], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~9 , u0|mm_interconnect_0|cmd_mux|src_payload~9, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[25]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[25]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[25] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[25], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[25]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[25]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[25] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[25], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~25 , u0|mm_interconnect_0|cmd_mux|src_payload~25, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|data_reg[9] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|data_reg[9], vga, 1
instance = comp, \u0|sram_0|writedata_reg[9] , u0|sram_0|writedata_reg[9], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~10 , u0|mm_interconnect_0|cmd_mux|src_payload~10, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[26]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[26]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[26] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[26], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[26]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[26]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[26] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[26], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~26 , u0|mm_interconnect_0|cmd_mux|src_payload~26, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|data_reg[10] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|data_reg[10], vga, 1
instance = comp, \u0|sram_0|writedata_reg[10] , u0|sram_0|writedata_reg[10], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[11]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[11]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[11] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[11], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[11]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[11]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[11] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[11], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~11 , u0|mm_interconnect_0|cmd_mux|src_payload~11, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[27]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[27]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[27] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[27], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[27]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[27]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[27] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[27], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~27 , u0|mm_interconnect_0|cmd_mux|src_payload~27, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|data_reg[11] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|data_reg[11], vga, 1
instance = comp, \u0|sram_0|writedata_reg[11] , u0|sram_0|writedata_reg[11], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[12] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[12], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[12]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[12]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[12] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[12], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~12 , u0|mm_interconnect_0|cmd_mux|src_payload~12, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[28]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[28] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[28], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[28]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[28] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[28], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~28 , u0|mm_interconnect_0|cmd_mux|src_payload~28, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|data_reg[12] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|data_reg[12], vga, 1
instance = comp, \u0|sram_0|writedata_reg[12] , u0|sram_0|writedata_reg[12], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[13]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[13]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[13] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[13], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~13 , u0|mm_interconnect_0|cmd_mux|src_payload~13, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[29]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[29]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[29] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[29], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[29]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[29]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[29] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[29], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~29 , u0|mm_interconnect_0|cmd_mux|src_payload~29, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|data_reg[13] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|data_reg[13], vga, 1
instance = comp, \u0|sram_0|writedata_reg[13] , u0|sram_0|writedata_reg[13], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[14] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[14], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~14 , u0|mm_interconnect_0|cmd_mux|src_payload~14, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[30] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[30], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[30]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[30]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[30] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[30], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~30 , u0|mm_interconnect_0|cmd_mux|src_payload~30, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|data_reg[14] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|data_reg[14], vga, 1
instance = comp, \u0|sram_0|writedata_reg[14] , u0|sram_0|writedata_reg[14], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[15]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[15]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[15] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[15], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~15 , u0|mm_interconnect_0|cmd_mux|src_payload~15, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[31] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[31], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[31]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[31]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[31] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[31], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~31 , u0|mm_interconnect_0|cmd_mux|src_payload~31, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|data_reg[15] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|data_reg[15], vga, 1
instance = comp, \u0|sram_0|writedata_reg[15] , u0|sram_0|writedata_reg[15], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[38]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[38]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[38] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[38], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[38]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[38]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[38] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[38], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[38]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[38]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[38] , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[38], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[38]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[38]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[38] , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[38], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[38] , u0|mm_interconnect_0|cmd_mux_007|src_data[38], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[36] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[36], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[36]~feeder , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[36]~feeder, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[36] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[36], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[36]~16 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[36]~16, vga, 1
instance = comp, \u0|sdram_controller_0|i_addr[12] , u0|sdram_controller_0|i_addr[12], vga, 1
instance = comp, \u0|sdram_controller_0|active_addr[0] , u0|sdram_controller_0|active_addr[0], vga, 1
instance = comp, \u0|sdram_controller_0|m_addr[6]~0 , u0|sdram_controller_0|m_addr[6]~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector116~0 , u0|sdram_controller_0|Selector116~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector116~1 , u0|sdram_controller_0|Selector116~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_addr[6]~1 , u0|sdram_controller_0|m_addr[6]~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_addr[6]~2 , u0|sdram_controller_0|m_addr[6]~2, vga, 1
instance = comp, \u0|sdram_controller_0|m_addr[0] , u0|sdram_controller_0|m_addr[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[39]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[39]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[39] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[39], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[39]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[39]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[39] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[39], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[39] , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[39], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[39]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[39]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[39] , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[39], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[39] , u0|mm_interconnect_0|cmd_mux_007|src_data[39], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[37]~feeder , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[37]~feeder, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[37] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[37], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[37] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[37], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[37]~17 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[37]~17, vga, 1
instance = comp, \u0|sdram_controller_0|active_addr[1] , u0|sdram_controller_0|active_addr[1], vga, 1
instance = comp, \u0|sdram_controller_0|Selector115~0 , u0|sdram_controller_0|Selector115~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector115~1 , u0|sdram_controller_0|Selector115~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_addr[1] , u0|sdram_controller_0|m_addr[1], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[40]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[40]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[40] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[40], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[40]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[40]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[40] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[40], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[40]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[40]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[40] , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[40], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[40] , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[40], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[40] , u0|mm_interconnect_0|cmd_mux_007|src_data[40], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[38] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[38], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[38] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[38], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[38]~18 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[38]~18, vga, 1
instance = comp, \u0|sdram_controller_0|active_addr[2] , u0|sdram_controller_0|active_addr[2], vga, 1
instance = comp, \u0|sdram_controller_0|Selector114~0 , u0|sdram_controller_0|Selector114~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector114~1 , u0|sdram_controller_0|Selector114~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_addr[2] , u0|sdram_controller_0|m_addr[2], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[41] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[41], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[41]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[41]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[41] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[41], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[41] , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[41], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[41]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[41]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[41] , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[41], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[41] , u0|mm_interconnect_0|cmd_mux_007|src_data[41], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[39] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[39], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[39] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[39], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[39]~19 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[39]~19, vga, 1
instance = comp, \u0|sdram_controller_0|active_addr[3] , u0|sdram_controller_0|active_addr[3], vga, 1
instance = comp, \u0|sdram_controller_0|Selector113~0 , u0|sdram_controller_0|Selector113~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector113~1 , u0|sdram_controller_0|Selector113~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_addr[3] , u0|sdram_controller_0|m_addr[3], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[42] , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[42], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[42]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[42]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[42] , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[42], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[42]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[42]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[42] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[42], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[42]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[42]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[42] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[42], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[42] , u0|mm_interconnect_0|cmd_mux_007|src_data[42], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[40] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[40], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[40] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[40], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[40]~20 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[40]~20, vga, 1
instance = comp, \u0|sdram_controller_0|active_addr[4] , u0|sdram_controller_0|active_addr[4], vga, 1
instance = comp, \u0|sdram_controller_0|Selector112~0 , u0|sdram_controller_0|Selector112~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector112~1 , u0|sdram_controller_0|Selector112~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_addr[4] , u0|sdram_controller_0|m_addr[4], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[43]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[43]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[43] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[43], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[43]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[43]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[43] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[43], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[43]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[43]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[43] , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[43], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[43]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[43]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[43] , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[43], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[43] , u0|mm_interconnect_0|cmd_mux_007|src_data[43], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[41] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[41], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[41]~feeder , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[41]~feeder, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[41] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[41], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[41]~21 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[41]~21, vga, 1
instance = comp, \u0|sdram_controller_0|active_addr[5] , u0|sdram_controller_0|active_addr[5], vga, 1
instance = comp, \u0|sdram_controller_0|Selector111~0 , u0|sdram_controller_0|Selector111~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector111~1 , u0|sdram_controller_0|Selector111~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_addr[5] , u0|sdram_controller_0|m_addr[5], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[44] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[44], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[44]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[44]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[44] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[44], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[44] , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[44], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[44]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[44]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[44] , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[44], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[44] , u0|mm_interconnect_0|cmd_mux_007|src_data[44], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[42] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[42], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[42] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[42], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[42]~22 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[42]~22, vga, 1
instance = comp, \u0|sdram_controller_0|active_addr[6] , u0|sdram_controller_0|active_addr[6], vga, 1
instance = comp, \u0|sdram_controller_0|Selector110~0 , u0|sdram_controller_0|Selector110~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector110~1 , u0|sdram_controller_0|Selector110~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_addr[6] , u0|sdram_controller_0|m_addr[6], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[45] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[45], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[45]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[45]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[45] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[45], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[45] , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[45], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[45]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[45]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[45] , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[45], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[45] , u0|mm_interconnect_0|cmd_mux_007|src_data[45], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[43] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[43], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[43]~feeder , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[43]~feeder, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[43] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[43], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[43]~23 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[43]~23, vga, 1
instance = comp, \u0|sdram_controller_0|active_addr[7] , u0|sdram_controller_0|active_addr[7], vga, 1
instance = comp, \u0|sdram_controller_0|Selector109~0 , u0|sdram_controller_0|Selector109~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector109~1 , u0|sdram_controller_0|Selector109~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_addr[7] , u0|sdram_controller_0|m_addr[7], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[46]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[46]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[46] , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[46], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[46]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[46]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[46] , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[46], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[46] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[46], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[46]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[46]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[46] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[46], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[46] , u0|mm_interconnect_0|cmd_mux_007|src_data[46], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[44] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[44], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[44] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[44], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[44]~24 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[44]~24, vga, 1
instance = comp, \u0|sdram_controller_0|active_addr[8] , u0|sdram_controller_0|active_addr[8], vga, 1
instance = comp, \u0|sdram_controller_0|Selector108~0 , u0|sdram_controller_0|Selector108~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector108~1 , u0|sdram_controller_0|Selector108~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_addr[8] , u0|sdram_controller_0|m_addr[8], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[47]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[47]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[47] , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[47], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[47]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[47]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[47] , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[47], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[47] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[47], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[47]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[47]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[47] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[47], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[47] , u0|mm_interconnect_0|cmd_mux_007|src_data[47], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[45] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[45], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[45]~feeder , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[45]~feeder, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[45] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[45], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[45]~25 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[45]~25, vga, 1
instance = comp, \u0|sdram_controller_0|active_addr[9] , u0|sdram_controller_0|active_addr[9], vga, 1
instance = comp, \u0|sdram_controller_0|Selector107~0 , u0|sdram_controller_0|Selector107~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector107~1 , u0|sdram_controller_0|Selector107~1, vga, 1
instance = comp, \u0|sdram_controller_0|m_addr[9] , u0|sdram_controller_0|m_addr[9], vga, 1
instance = comp, \u0|sdram_controller_0|Selector106~2 , u0|sdram_controller_0|Selector106~2, vga, 1
instance = comp, \u0|sdram_controller_0|Selector106~3 , u0|sdram_controller_0|Selector106~3, vga, 1
instance = comp, \u0|sdram_controller_0|m_addr[10] , u0|sdram_controller_0|m_addr[10], vga, 1
instance = comp, \u0|sdram_controller_0|Selector105~2 , u0|sdram_controller_0|Selector105~2, vga, 1
instance = comp, \u0|sdram_controller_0|Selector105~3 , u0|sdram_controller_0|Selector105~3, vga, 1
instance = comp, \u0|sdram_controller_0|m_addr[11] , u0|sdram_controller_0|m_addr[11], vga, 1
instance = comp, \u0|sdram_controller_0|Selector104~2 , u0|sdram_controller_0|Selector104~2, vga, 1
instance = comp, \u0|sdram_controller_0|Selector104~3 , u0|sdram_controller_0|Selector104~3, vga, 1
instance = comp, \u0|sdram_controller_0|m_addr[12] , u0|sdram_controller_0|m_addr[12], vga, 1
instance = comp, \u0|sdram_controller_0|Selector118~0 , u0|sdram_controller_0|Selector118~0, vga, 1
instance = comp, \u0|sdram_controller_0|WideOr16~0 , u0|sdram_controller_0|WideOr16~0, vga, 1
instance = comp, \u0|sdram_controller_0|m_bank[0] , u0|sdram_controller_0|m_bank[0], vga, 1
instance = comp, \u0|sdram_controller_0|Selector117~0 , u0|sdram_controller_0|Selector117~0, vga, 1
instance = comp, \u0|sdram_controller_0|m_bank[1] , u0|sdram_controller_0|m_bank[1], vga, 1
instance = comp, \u0|sdram_controller_0|m_cmd[1] , u0|sdram_controller_0|m_cmd[1], vga, 1
instance = comp, \u0|sdram_controller_0|Selector19~1 , u0|sdram_controller_0|Selector19~1, vga, 1
instance = comp, \u0|sdram_controller_0|Selector19~2 , u0|sdram_controller_0|Selector19~2, vga, 1
instance = comp, \u0|sdram_controller_0|Selector0~0 , u0|sdram_controller_0|Selector0~0, vga, 1
instance = comp, \u0|sdram_controller_0|i_cmd[3] , u0|sdram_controller_0|i_cmd[3], vga, 1
instance = comp, \u0|sdram_controller_0|Selector19~0 , u0|sdram_controller_0|Selector19~0, vga, 1
instance = comp, \u0|sdram_controller_0|Selector19~3 , u0|sdram_controller_0|Selector19~3, vga, 1
instance = comp, \u0|sdram_controller_0|m_cmd[3] , u0|sdram_controller_0|m_cmd[3], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[32]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[32]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[32] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[32], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[32]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[32]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[32] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[32], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[32]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[32]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[32] , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[32], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[32]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[32]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[32] , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[32], vga, 1
instance = comp, \u0|sdram_controller_0|comb~0 , u0|sdram_controller_0|comb~0, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[32]~feeder , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[32]~feeder, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[32] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[32], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[32] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[32], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[32]~26 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[32]~26, vga, 1
instance = comp, \u0|sdram_controller_0|active_dqm[0] , u0|sdram_controller_0|active_dqm[0], vga, 1
instance = comp, \u0|sdram_controller_0|Selector154~0 , u0|sdram_controller_0|Selector154~0, vga, 1
instance = comp, \u0|sdram_controller_0|m_dqm[0] , u0|sdram_controller_0|m_dqm[0], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[33]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[33]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[33] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[33], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[33]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[33]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[33] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[33], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[33]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[33]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[33] , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[33], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[33]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[33]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[33] , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[33], vga, 1
instance = comp, \u0|sdram_controller_0|comb~1 , u0|sdram_controller_0|comb~1, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[33] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[33], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[33]~feeder , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[33]~feeder, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[33] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[33], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[33]~27 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[33]~27, vga, 1
instance = comp, \u0|sdram_controller_0|active_dqm[1] , u0|sdram_controller_0|active_dqm[1], vga, 1
instance = comp, \u0|sdram_controller_0|Selector153~0 , u0|sdram_controller_0|Selector153~0, vga, 1
instance = comp, \u0|sdram_controller_0|m_dqm[1] , u0|sdram_controller_0|m_dqm[1], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[34] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[34], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[34]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[34]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[34] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[34], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[34]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[34]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[34] , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[34], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[34]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[34]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[34] , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[34], vga, 1
instance = comp, \u0|sdram_controller_0|comb~2 , u0|sdram_controller_0|comb~2, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[34]~feeder , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[34]~feeder, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[34] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[34], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[34] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[34], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[34]~28 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[34]~28, vga, 1
instance = comp, \u0|sdram_controller_0|active_dqm[2] , u0|sdram_controller_0|active_dqm[2], vga, 1
instance = comp, \u0|sdram_controller_0|Selector152~0 , u0|sdram_controller_0|Selector152~0, vga, 1
instance = comp, \u0|sdram_controller_0|m_dqm[2] , u0|sdram_controller_0|m_dqm[2], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[35]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[35]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[35] , u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[35], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[35]~feeder , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[35]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[35] , u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[35], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[35] , u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[35], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[35]~feeder , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[35]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[35] , u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[35], vga, 1
instance = comp, \u0|sdram_controller_0|comb~3 , u0|sdram_controller_0|comb~3, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[35] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_0[35], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[35]~feeder , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[35]~feeder, vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[35] , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|entry_1[35], vga, 1
instance = comp, \u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[35]~29 , u0|sdram_controller_0|the_nios_system_sdram_controller_0_input_efifo_module|rd_data[35]~29, vga, 1
instance = comp, \u0|sdram_controller_0|active_dqm[3] , u0|sdram_controller_0|active_dqm[3], vga, 1
instance = comp, \u0|sdram_controller_0|Selector151~0 , u0|sdram_controller_0|Selector151~0, vga, 1
instance = comp, \u0|sdram_controller_0|m_dqm[3] , u0|sdram_controller_0|m_dqm[3], vga, 1
instance = comp, \u0|sdram_controller_0|m_cmd[2] , u0|sdram_controller_0|m_cmd[2], vga, 1
instance = comp, \u0|sdram_controller_0|m_cmd[0] , u0|sdram_controller_0|m_cmd[0], vga, 1
instance = comp, \u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_e_DRAM_CLK , u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_e_DRAM_CLK, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[19]~0 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[19]~0, vga, 1
instance = comp, \u0|sram_0|SRAM_ADDR[0] , u0|sram_0|SRAM_ADDR[0], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|master_address[2]~0 , u0|video_pixel_buffer_dma_0|master_address[2]~0, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[38] , u0|mm_interconnect_0|cmd_mux|src_data[38], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[2] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[2], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[20]~1 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[20]~1, vga, 1
instance = comp, \u0|sram_0|SRAM_ADDR[1] , u0|sram_0|SRAM_ADDR[1], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|master_address[3]~2 , u0|video_pixel_buffer_dma_0|master_address[3]~2, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[39] , u0|mm_interconnect_0|cmd_mux|src_data[39], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[3] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[3], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[21]~2 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[21]~2, vga, 1
instance = comp, \u0|sram_0|SRAM_ADDR[2] , u0|sram_0|SRAM_ADDR[2], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[40]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[40]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[40] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[40], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|master_address[4]~4 , u0|video_pixel_buffer_dma_0|master_address[4]~4, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[40] , u0|mm_interconnect_0|cmd_mux|src_data[40], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[4] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[4], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[22]~3 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[22]~3, vga, 1
instance = comp, \u0|sram_0|SRAM_ADDR[3] , u0|sram_0|SRAM_ADDR[3], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[41]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[41]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[41] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[41], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|master_address[5]~6 , u0|video_pixel_buffer_dma_0|master_address[5]~6, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[41] , u0|mm_interconnect_0|cmd_mux|src_data[41], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[5] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[5], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[23]~4 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[23]~4, vga, 1
instance = comp, \u0|sram_0|SRAM_ADDR[4] , u0|sram_0|SRAM_ADDR[4], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|master_address[6]~8 , u0|video_pixel_buffer_dma_0|master_address[6]~8, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[42] , u0|mm_interconnect_0|cmd_mux|src_data[42], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[6] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[6], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[24]~5 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[24]~5, vga, 1
instance = comp, \u0|sram_0|SRAM_ADDR[5] , u0|sram_0|SRAM_ADDR[5], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|master_address[7]~10 , u0|video_pixel_buffer_dma_0|master_address[7]~10, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[43] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[43], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[43] , u0|mm_interconnect_0|cmd_mux|src_data[43], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[7] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[7], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[25]~6 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[25]~6, vga, 1
instance = comp, \u0|sram_0|SRAM_ADDR[6] , u0|sram_0|SRAM_ADDR[6], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|master_address[8]~12 , u0|video_pixel_buffer_dma_0|master_address[8]~12, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[44] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[44], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[44] , u0|mm_interconnect_0|cmd_mux|src_data[44], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[8] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[8], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[26]~7 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[26]~7, vga, 1
instance = comp, \u0|sram_0|SRAM_ADDR[7] , u0|sram_0|SRAM_ADDR[7], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[45] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[45], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|master_address[9]~14 , u0|video_pixel_buffer_dma_0|master_address[9]~14, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[45] , u0|mm_interconnect_0|cmd_mux|src_data[45], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[9] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[9], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[27]~8 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[27]~8, vga, 1
instance = comp, \u0|sram_0|SRAM_ADDR[8] , u0|sram_0|SRAM_ADDR[8], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|master_address[10]~16 , u0|video_pixel_buffer_dma_0|master_address[10]~16, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[46] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[46], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[46]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[46]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[46] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[46], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[46] , u0|mm_interconnect_0|cmd_mux|src_data[46], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[10] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[10], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[28]~9 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[28]~9, vga, 1
instance = comp, \u0|sram_0|SRAM_ADDR[9] , u0|sram_0|SRAM_ADDR[9], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[47]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[47]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[47] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[47], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[47] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[47], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|master_address[11]~18 , u0|video_pixel_buffer_dma_0|master_address[11]~18, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[47] , u0|mm_interconnect_0|cmd_mux|src_data[47], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[11] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[11], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[29]~10 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[29]~10, vga, 1
instance = comp, \u0|sram_0|SRAM_ADDR[10] , u0|sram_0|SRAM_ADDR[10], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[48] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[48], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|master_address[12]~20 , u0|video_pixel_buffer_dma_0|master_address[12]~20, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[48] , u0|mm_interconnect_0|cmd_mux|src_data[48], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[12] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[12], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[30]~11 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[30]~11, vga, 1
instance = comp, \u0|sram_0|SRAM_ADDR[11] , u0|sram_0|SRAM_ADDR[11], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[49]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[49]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[49] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[49], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|master_address[13]~22 , u0|video_pixel_buffer_dma_0|master_address[13]~22, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[49] , u0|mm_interconnect_0|cmd_mux|src_data[49], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[13] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[13], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[31]~12 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[31]~12, vga, 1
instance = comp, \u0|sram_0|SRAM_ADDR[12] , u0|sram_0|SRAM_ADDR[12], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|master_address[14]~24 , u0|video_pixel_buffer_dma_0|master_address[14]~24, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[50] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[50], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[50]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[50]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[50] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[50], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[50] , u0|mm_interconnect_0|cmd_mux|src_data[50], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[14] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[14], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[32]~13 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[32]~13, vga, 1
instance = comp, \u0|sram_0|SRAM_ADDR[13] , u0|sram_0|SRAM_ADDR[13], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|master_address[15]~26 , u0|video_pixel_buffer_dma_0|master_address[15]~26, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[51] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[51], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[51]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[51]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[51] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[51], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[51] , u0|mm_interconnect_0|cmd_mux|src_data[51], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[15] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[15], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[33]~14 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[33]~14, vga, 1
instance = comp, \u0|sram_0|SRAM_ADDR[14] , u0|sram_0|SRAM_ADDR[14], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[52] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[52], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[52]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[52]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[52] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[52], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|master_address[16]~28 , u0|video_pixel_buffer_dma_0|master_address[16]~28, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[52] , u0|mm_interconnect_0|cmd_mux|src_data[52], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[16] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[16], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[34]~15 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[34]~15, vga, 1
instance = comp, \u0|sram_0|SRAM_ADDR[15] , u0|sram_0|SRAM_ADDR[15], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[53] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[53], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[53] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[53], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|master_address[17]~30 , u0|video_pixel_buffer_dma_0|master_address[17]~30, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[53] , u0|mm_interconnect_0|cmd_mux|src_data[53], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[17] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[17], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[35]~16 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[35]~16, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[35]~17 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[35]~17, vga, 1
instance = comp, \u0|sram_0|SRAM_ADDR[16] , u0|sram_0|SRAM_ADDR[16], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|master_address[18]~32 , u0|video_pixel_buffer_dma_0|master_address[18]~32, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[54] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[54], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[54] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[54], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[54] , u0|mm_interconnect_0|cmd_mux|src_data[54], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[18] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[18], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[36]~18 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[36]~18, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[36]~19 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[36]~19, vga, 1
instance = comp, \u0|sram_0|SRAM_ADDR[17] , u0|sram_0|SRAM_ADDR[17], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|master_address[19]~34 , u0|video_pixel_buffer_dma_0|master_address[19]~34, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[55] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[55], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[55] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[55], vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[55] , u0|mm_interconnect_0|cmd_mux|src_data[55], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[19] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[19], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[37]~20 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[37]~20, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[37]~21 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[37]~21, vga, 1
instance = comp, \u0|sram_0|SRAM_ADDR[18] , u0|sram_0|SRAM_ADDR[18], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[56]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[56]~feeder, vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[56] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[56], vga, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[56] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[56], vga, 1
instance = comp, \u0|video_pixel_buffer_dma_0|master_address[20]~36 , u0|video_pixel_buffer_dma_0|master_address[20]~36, vga, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[56] , u0|mm_interconnect_0|cmd_mux|src_data[56], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[20] , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[20], vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[38]~22 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[38]~22, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[38]~23 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_cmd_width_adapter|out_data[38]~23, vga, 1
instance = comp, \u0|sram_0|SRAM_ADDR[19] , u0|sram_0|SRAM_ADDR[19], vga, 1
instance = comp, \u0|sram_0|SRAM_LB_N~0 , u0|sram_0|SRAM_LB_N~0, vga, 1
instance = comp, \u0|sram_0|SRAM_UB_N~0 , u0|sram_0|SRAM_UB_N~0, vga, 1
instance = comp, \u0|sram_0|SRAM_UB_N , u0|sram_0|SRAM_UB_N, vga, 1
instance = comp, \u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent|m0_write~1 , u0|mm_interconnect_0|sram_0_avalon_sram_slave_agent|m0_write~1, vga, 1
instance = comp, \u0|sram_0|SRAM_LB_N~1 , u0|sram_0|SRAM_LB_N~1, vga, 1
instance = comp, \u0|sram_0|SRAM_LB_N , u0|sram_0|SRAM_LB_N, vga, 1
instance = comp, \u0|sram_0|SRAM_WE_N , u0|sram_0|SRAM_WE_N, vga, 1
instance = comp, \u0|sram_0|SRAM_CE_N , u0|sram_0|SRAM_CE_N, vga, 1
instance = comp, \u0|sram_0|SRAM_OE_N , u0|sram_0|SRAM_OE_N, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|early_hsync_pulse~0 , u0|video_vga_controller_0|VGA_Timing|early_hsync_pulse~0, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|early_hsync_pulse~1 , u0|video_vga_controller_0|VGA_Timing|early_hsync_pulse~1, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|early_hsync_pulse , u0|video_vga_controller_0|VGA_Timing|early_hsync_pulse, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|hsync_pulse~0 , u0|video_vga_controller_0|VGA_Timing|hsync_pulse~0, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|hsync_pulse , u0|video_vga_controller_0|VGA_Timing|hsync_pulse, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_h_sync~0 , u0|video_vga_controller_0|VGA_Timing|vga_h_sync~0, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_h_sync , u0|video_vga_controller_0|VGA_Timing|vga_h_sync, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_HS~feeder , u0|video_vga_controller_0|VGA_HS~feeder, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_HS , u0|video_vga_controller_0|VGA_HS, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|early_vsync_pulse~0 , u0|video_vga_controller_0|VGA_Timing|early_vsync_pulse~0, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|early_vsync_pulse~1 , u0|video_vga_controller_0|VGA_Timing|early_vsync_pulse~1, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|early_vsync_pulse~2 , u0|video_vga_controller_0|VGA_Timing|early_vsync_pulse~2, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|early_vsync_pulse , u0|video_vga_controller_0|VGA_Timing|early_vsync_pulse, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vsync_pulse~0 , u0|video_vga_controller_0|VGA_Timing|vsync_pulse~0, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vsync_pulse , u0|video_vga_controller_0|VGA_Timing|vsync_pulse, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_v_sync~0 , u0|video_vga_controller_0|VGA_Timing|vga_v_sync~0, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_v_sync , u0|video_vga_controller_0|VGA_Timing|vga_v_sync, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_VS~feeder , u0|video_vga_controller_0|VGA_VS~feeder, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_VS , u0|video_vga_controller_0|VGA_VS, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_blank~0 , u0|video_vga_controller_0|VGA_Timing|vga_blank~0, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_blank , u0|video_vga_controller_0|VGA_Timing|vga_blank, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_BLANK~feeder , u0|video_vga_controller_0|VGA_BLANK~feeder, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_BLANK , u0|video_vga_controller_0|VGA_BLANK, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_red~0 , u0|video_vga_controller_0|VGA_Timing|vga_red~0, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_red[0]~feeder , u0|video_vga_controller_0|VGA_Timing|vga_red[0]~feeder, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_red[0] , u0|video_vga_controller_0|VGA_Timing|vga_red[0], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_R[0]~feeder , u0|video_vga_controller_0|VGA_R[0]~feeder, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_R[0] , u0|video_vga_controller_0|VGA_R[0], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_red~1 , u0|video_vga_controller_0|VGA_Timing|vga_red~1, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_red[1] , u0|video_vga_controller_0|VGA_Timing|vga_red[1], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_R[1]~feeder , u0|video_vga_controller_0|VGA_R[1]~feeder, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_R[1] , u0|video_vga_controller_0|VGA_R[1], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_red~2 , u0|video_vga_controller_0|VGA_Timing|vga_red~2, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_red[2] , u0|video_vga_controller_0|VGA_Timing|vga_red[2], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_R[2]~feeder , u0|video_vga_controller_0|VGA_R[2]~feeder, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_R[2] , u0|video_vga_controller_0|VGA_R[2], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_red~3 , u0|video_vga_controller_0|VGA_Timing|vga_red~3, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_red[3] , u0|video_vga_controller_0|VGA_Timing|vga_red[3], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_R[3]~feeder , u0|video_vga_controller_0|VGA_R[3]~feeder, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_R[3] , u0|video_vga_controller_0|VGA_R[3], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_red~4 , u0|video_vga_controller_0|VGA_Timing|vga_red~4, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_red[4] , u0|video_vga_controller_0|VGA_Timing|vga_red[4], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_R[4]~feeder , u0|video_vga_controller_0|VGA_R[4]~feeder, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_R[4] , u0|video_vga_controller_0|VGA_R[4], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_red~5 , u0|video_vga_controller_0|VGA_Timing|vga_red~5, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_red[5] , u0|video_vga_controller_0|VGA_Timing|vga_red[5], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_R[5]~feeder , u0|video_vga_controller_0|VGA_R[5]~feeder, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_R[5] , u0|video_vga_controller_0|VGA_R[5], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_red~6 , u0|video_vga_controller_0|VGA_Timing|vga_red~6, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_red[6] , u0|video_vga_controller_0|VGA_Timing|vga_red[6], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_R[6]~feeder , u0|video_vga_controller_0|VGA_R[6]~feeder, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_R[6] , u0|video_vga_controller_0|VGA_R[6], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_red~7 , u0|video_vga_controller_0|VGA_Timing|vga_red~7, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_red[7] , u0|video_vga_controller_0|VGA_Timing|vga_red[7], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_R[7]~feeder , u0|video_vga_controller_0|VGA_R[7]~feeder, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_R[7] , u0|video_vga_controller_0|VGA_R[7], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_green~0 , u0|video_vga_controller_0|VGA_Timing|vga_green~0, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_green[0] , u0|video_vga_controller_0|VGA_Timing|vga_green[0], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_G[0]~feeder , u0|video_vga_controller_0|VGA_G[0]~feeder, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_G[0] , u0|video_vga_controller_0|VGA_G[0], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_green~1 , u0|video_vga_controller_0|VGA_Timing|vga_green~1, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_green[1] , u0|video_vga_controller_0|VGA_Timing|vga_green[1], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_G[1] , u0|video_vga_controller_0|VGA_G[1], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_green~2 , u0|video_vga_controller_0|VGA_Timing|vga_green~2, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_green[2] , u0|video_vga_controller_0|VGA_Timing|vga_green[2], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_G[2]~feeder , u0|video_vga_controller_0|VGA_G[2]~feeder, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_G[2] , u0|video_vga_controller_0|VGA_G[2], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_green~3 , u0|video_vga_controller_0|VGA_Timing|vga_green~3, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_green[3] , u0|video_vga_controller_0|VGA_Timing|vga_green[3], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_G[3]~feeder , u0|video_vga_controller_0|VGA_G[3]~feeder, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_G[3] , u0|video_vga_controller_0|VGA_G[3], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_green~4 , u0|video_vga_controller_0|VGA_Timing|vga_green~4, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_green[4] , u0|video_vga_controller_0|VGA_Timing|vga_green[4], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_G[4] , u0|video_vga_controller_0|VGA_G[4], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_green~5 , u0|video_vga_controller_0|VGA_Timing|vga_green~5, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_green[5] , u0|video_vga_controller_0|VGA_Timing|vga_green[5], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_G[5]~feeder , u0|video_vga_controller_0|VGA_G[5]~feeder, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_G[5] , u0|video_vga_controller_0|VGA_G[5], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_green~6 , u0|video_vga_controller_0|VGA_Timing|vga_green~6, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_green[6] , u0|video_vga_controller_0|VGA_Timing|vga_green[6], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_G[6]~feeder , u0|video_vga_controller_0|VGA_G[6]~feeder, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_G[6] , u0|video_vga_controller_0|VGA_G[6], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_green~7 , u0|video_vga_controller_0|VGA_Timing|vga_green~7, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_green[7] , u0|video_vga_controller_0|VGA_Timing|vga_green[7], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_G[7]~feeder , u0|video_vga_controller_0|VGA_G[7]~feeder, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_G[7] , u0|video_vga_controller_0|VGA_G[7], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_blue~0 , u0|video_vga_controller_0|VGA_Timing|vga_blue~0, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_blue[0] , u0|video_vga_controller_0|VGA_Timing|vga_blue[0], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_B[0]~feeder , u0|video_vga_controller_0|VGA_B[0]~feeder, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_B[0] , u0|video_vga_controller_0|VGA_B[0], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_blue~1 , u0|video_vga_controller_0|VGA_Timing|vga_blue~1, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_blue[1] , u0|video_vga_controller_0|VGA_Timing|vga_blue[1], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_B[1]~feeder , u0|video_vga_controller_0|VGA_B[1]~feeder, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_B[1] , u0|video_vga_controller_0|VGA_B[1], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_blue~2 , u0|video_vga_controller_0|VGA_Timing|vga_blue~2, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_blue[2] , u0|video_vga_controller_0|VGA_Timing|vga_blue[2], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_B[2]~feeder , u0|video_vga_controller_0|VGA_B[2]~feeder, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_B[2] , u0|video_vga_controller_0|VGA_B[2], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_blue~3 , u0|video_vga_controller_0|VGA_Timing|vga_blue~3, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_blue[3] , u0|video_vga_controller_0|VGA_Timing|vga_blue[3], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_B[3]~feeder , u0|video_vga_controller_0|VGA_B[3]~feeder, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_B[3] , u0|video_vga_controller_0|VGA_B[3], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_blue~4 , u0|video_vga_controller_0|VGA_Timing|vga_blue~4, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_blue[4] , u0|video_vga_controller_0|VGA_Timing|vga_blue[4], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_B[4] , u0|video_vga_controller_0|VGA_B[4], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_blue~5 , u0|video_vga_controller_0|VGA_Timing|vga_blue~5, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_blue[5] , u0|video_vga_controller_0|VGA_Timing|vga_blue[5], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_B[5]~feeder , u0|video_vga_controller_0|VGA_B[5]~feeder, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_B[5] , u0|video_vga_controller_0|VGA_B[5], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_blue~6 , u0|video_vga_controller_0|VGA_Timing|vga_blue~6, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_blue[6] , u0|video_vga_controller_0|VGA_Timing|vga_blue[6], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_B[6]~feeder , u0|video_vga_controller_0|VGA_B[6]~feeder, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_B[6] , u0|video_vga_controller_0|VGA_B[6], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_blue~7 , u0|video_vga_controller_0|VGA_Timing|vga_blue~7, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_blue[7] , u0|video_vga_controller_0|VGA_Timing|vga_blue[7], vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_B[7]~feeder , u0|video_vga_controller_0|VGA_B[7]~feeder, vga, 1
instance = comp, \u0|video_vga_controller_0|VGA_B[7] , u0|video_vga_controller_0|VGA_B[7], vga, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell, vga, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell, vga, 1
instance = comp, \KEY[1]~input , KEY[1]~input, vga, 1
instance = comp, \KEY[2]~input , KEY[2]~input, vga, 1
instance = comp, \KEY[3]~input , KEY[3]~input, vga, 1
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, vga, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, vga, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, vga, 1
