// Seed: 1905720137
module module_0 (
    input supply1 id_0
    , id_23,
    output tri1 id_1,
    input tri id_2,
    output tri1 id_3,
    input wire id_4,
    output wire id_5
    , id_24,
    output supply1 id_6,
    input tri id_7,
    output wand id_8,
    output supply0 id_9,
    output wand id_10,
    output wor id_11,
    input wire id_12,
    output wire id_13,
    input tri0 id_14,
    input supply1 id_15,
    input supply0 id_16,
    input supply1 id_17,
    input tri id_18
    , id_25,
    input supply0 id_19,
    input uwire id_20,
    output uwire id_21
);
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    input wire id_2,
    output wand id_3,
    input tri id_4,
    output uwire id_5,
    input uwire id_6,
    output wor id_7
);
  wire id_9;
  always @(negedge 1) begin
    id_7 = !id_4 - 1'b0;
  end
  module_0(
      id_4,
      id_3,
      id_1,
      id_0,
      id_4,
      id_3,
      id_5,
      id_1,
      id_3,
      id_0,
      id_5,
      id_0,
      id_2,
      id_0,
      id_1,
      id_1,
      id_2,
      id_4,
      id_1,
      id_6,
      id_2,
      id_7
  );
endmodule
