\hypertarget{struct_l_p_c___r_i_t_i_m_e_r___t}{}\section{L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+T Struct Reference}
\label{struct_l_p_c___r_i_t_i_m_e_r___t}\index{L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+T}}


Repetitive Interrupt Timer register block structure.  




{\ttfamily \#include $<$ritimer\+\_\+18xx\+\_\+43xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___r_i_t_i_m_e_r___t_ad2d432e990697ef43731307843b84020}{C\+O\+M\+P\+V\+AL}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___r_i_t_i_m_e_r___t_a7d37943073d12cea677f592c799a1908}{M\+A\+SK}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___r_i_t_i_m_e_r___t_a059e4d52058cb51138a8ba62445a8cba}{C\+T\+RL}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___r_i_t_i_m_e_r___t_ab7525ee2044799497ef2f87d3f974b8b}{C\+O\+U\+N\+T\+ER}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Repetitive Interrupt Timer register block structure. 

Definition at line 47 of file ritimer\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_l_p_c___r_i_t_i_m_e_r___t_ad2d432e990697ef43731307843b84020}\label{struct_l_p_c___r_i_t_i_m_e_r___t_ad2d432e990697ef43731307843b84020}} 
\index{L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+T}!C\+O\+M\+P\+V\+AL@{C\+O\+M\+P\+V\+AL}}
\index{C\+O\+M\+P\+V\+AL@{C\+O\+M\+P\+V\+AL}!L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+T}}
\subsubsection{\texorpdfstring{C\+O\+M\+P\+V\+AL}{COMPVAL}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+\+T\+::\+C\+O\+M\+P\+V\+AL}

$<$ R\+I\+T\+I\+M\+ER Structure Compare register 

Definition at line 48 of file ritimer\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___r_i_t_i_m_e_r___t_ab7525ee2044799497ef2f87d3f974b8b}\label{struct_l_p_c___r_i_t_i_m_e_r___t_ab7525ee2044799497ef2f87d3f974b8b}} 
\index{L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+T}!C\+O\+U\+N\+T\+ER@{C\+O\+U\+N\+T\+ER}}
\index{C\+O\+U\+N\+T\+ER@{C\+O\+U\+N\+T\+ER}!L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+T}}
\subsubsection{\texorpdfstring{C\+O\+U\+N\+T\+ER}{COUNTER}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+\+T\+::\+C\+O\+U\+N\+T\+ER}

32-\/bit counter 

Definition at line 51 of file ritimer\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___r_i_t_i_m_e_r___t_a059e4d52058cb51138a8ba62445a8cba}\label{struct_l_p_c___r_i_t_i_m_e_r___t_a059e4d52058cb51138a8ba62445a8cba}} 
\index{L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+T}!C\+T\+RL@{C\+T\+RL}}
\index{C\+T\+RL@{C\+T\+RL}!L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+T}}
\subsubsection{\texorpdfstring{C\+T\+RL}{CTRL}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+\+T\+::\+C\+T\+RL}

Control register. 

Definition at line 50 of file ritimer\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___r_i_t_i_m_e_r___t_a7d37943073d12cea677f592c799a1908}\label{struct_l_p_c___r_i_t_i_m_e_r___t_a7d37943073d12cea677f592c799a1908}} 
\index{L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+T}!M\+A\+SK@{M\+A\+SK}}
\index{M\+A\+SK@{M\+A\+SK}!L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+T@{L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+T}}
\subsubsection{\texorpdfstring{M\+A\+SK}{MASK}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+\+T\+::\+M\+A\+SK}

Mask register. This register holds the 32-\/bit mask value. A 1 written to any bit will force a compare on the corresponding bit of the counter and compare register. 

Definition at line 49 of file ritimer\+\_\+18xx\+\_\+43xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/\hyperlink{ritimer__18xx__43xx_8h}{ritimer\+\_\+18xx\+\_\+43xx.\+h}\end{DoxyCompactItemize}
