// Seed: 977497119
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wand id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = -1;
endmodule
module module_1 #(
    parameter id_16 = 32'd13,
    parameter id_17 = 32'd31
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    _id_16,
    _id_17,
    id_18
);
  output wire id_18;
  input wire _id_17;
  input wire _id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wor id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  nor primCall (
      id_6, id_20, id_10, id_11, id_12, id_1, id_21, id_5, id_15, id_19, id_9, id_7, id_22
  );
  parameter id_19 = id_10++;
  wire [id_17 : id_16] id_20;
  logic [-1 : -1] id_21;
  wire id_22;
  module_0 modCall_1 (
      id_22,
      id_10,
      id_22,
      id_1,
      id_6
  );
endmodule
