// Seed: 1884530108
module module_0 (
    output wand id_0,
    input tri0 id_1,
    input supply0 id_2,
    input wire id_3,
    input wire id_4,
    output logic id_5
);
  always id_5 = id_4;
  assign id_5 = -1;
  logic id_7;
endmodule
module module_1 #(
    parameter id_16 = 32'd28,
    parameter id_8  = 32'd75
) (
    input  wand  id_0,
    output tri1  id_1,
    input  uwire id_2,
    output tri0  id_3,
    input  wand  id_4,
    input  uwire id_5,
    output logic id_6,
    output tri   id_7,
    input  tri1  _id_8,
    output wand  id_9
);
  assign id_3 = id_5;
  logic [7:0][1 : -1] id_11;
  initial id_6 = -1;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_4,
      id_4,
      id_4,
      id_6
  );
  logic [7:0]["" : id_8] id_12[-1 : 1];
  wire id_13;
  always if (1) id_6 <= id_0;
  logic id_14;
  wire id_15, _id_16, id_17, id_18;
  wire id_19, id_20;
  wire id_21;
  ;
  assign id_14[id_16] = -1;
  genvar id_22;
  wire  id_23;
  logic id_24;
  ;
endmodule
