{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd " "Source file: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522268850115 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1522268850115 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd " "Source file: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522268850256 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1522268850256 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd " "Source file: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522268850381 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1522268850381 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522268851053 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522268851053 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 28 17:27:30 2018 " "Processing started: Wed Mar 28 17:27:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522268851053 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522268851053 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_Default -c DE0_CV_Default " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_Default -c DE0_CV_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522268851053 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1522268852021 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1522268852021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/mux2way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/mux2way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2Way-arq " "Found design unit 1: Mux2Way-arq" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux2Way.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863663 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2Way " "Found entity 1: Mux2Way" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux2Way.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522268863663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/e-logicasequencial/src/rtl/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/e-logicasequencial/src/rtl/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-arch " "Found design unit 1: PC-arch" {  } { { "../src/rtl/PC.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/PC.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863679 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../src/rtl/PC.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/PC.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522268863679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/or16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/or16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Or16-Comp " "Found design unit 1: Or16-Comp" {  } { { "../../C-LogicaCombinacional/src/rtl/Or16.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863679 ""} { "Info" "ISGN_ENTITY_NAME" "1 Or16 " "Found entity 1: Or16" {  } { { "../../C-LogicaCombinacional/src/rtl/Or16.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522268863679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/or8way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/or8way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Or8Way-Comp " "Found design unit 1: Or8Way-Comp" {  } { { "../../C-LogicaCombinacional/src/rtl/Or8Way.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863695 ""} { "Info" "ISGN_ENTITY_NAME" "1 Or8Way " "Found entity 1: Or8Way" {  } { { "../../C-LogicaCombinacional/src/rtl/Or8Way.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522268863695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/not16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/not16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Not16-rtl " "Found design unit 1: Not16-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Not16.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863695 ""} { "Info" "ISGN_ENTITY_NAME" "1 Not16 " "Found entity 1: Not16" {  } { { "../../C-LogicaCombinacional/src/rtl/Not16.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522268863695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/nor8way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/nor8way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nor8Way-Comp " "Found design unit 1: Nor8Way-Comp" {  } { { "../../C-LogicaCombinacional/src/rtl/Nor8Way.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863710 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nor8Way " "Found entity 1: Nor8Way" {  } { { "../../C-LogicaCombinacional/src/rtl/Nor8Way.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522268863710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/nand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/nand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_vhdl-rtl " "Found design unit 1: nand_vhdl-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Nand.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863710 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_vhdl " "Found entity 1: nand_vhdl" {  } { { "../../C-LogicaCombinacional/src/rtl/Nand.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522268863710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/mux16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/mux16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux16-Comp " "Found design unit 1: Mux16-Comp" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux16.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863726 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16 " "Found entity 1: Mux16" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux16.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522268863726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/mux8way16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/mux8way16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux8Way16-Comp " "Found design unit 1: Mux8Way16-Comp" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863726 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux8Way16 " "Found entity 1: Mux8Way16" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522268863726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/mux8way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/mux8way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux8Way-Comp " "Found design unit 1: Mux8Way-Comp" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux8Way.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863741 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux8Way " "Found entity 1: Mux8Way" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux8Way.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522268863741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/mux4way16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/mux4way16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4Way16-Comp " "Found design unit 1: Mux4Way16-Comp" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863741 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4Way16 " "Found entity 1: Mux4Way16" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522268863741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/dmux8way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/dmux8way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMux8Way-behavioral " "Found design unit 1: DMux8Way-behavioral" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux8Way.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863757 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMux8Way " "Found entity 1: DMux8Way" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux8Way.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522268863757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/dmux4way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/dmux4way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMux4Way-Behavioral " "Found design unit 1: DMux4Way-Behavioral" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux4Way.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863757 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMux4Way " "Found entity 1: DMux4Way" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux4Way.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522268863757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/dmux2way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/dmux2way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMux2Way-Comp " "Found design unit 1: DMux2Way-Comp" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux2Way.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863757 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMux2Way " "Found entity 1: DMux2Way" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux2Way.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522268863757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/barrelshifter16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/barrelshifter16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BarrelShifter16-Barrel16 " "Found design unit 1: BarrelShifter16-Barrel16" {  } { { "../../C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863773 ""} { "Info" "ISGN_ENTITY_NAME" "1 BarrelShifter16 " "Found entity 1: BarrelShifter16" {  } { { "../../C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522268863773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/barrelshifter8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/barrelshifter8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BarrelShifter8-Barrel " "Found design unit 1: BarrelShifter8-Barrel" {  } { { "../../C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863773 ""} { "Info" "ISGN_ENTITY_NAME" "1 BarrelShifter8 " "Found entity 1: BarrelShifter8" {  } { { "../../C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522268863773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/and16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/c-logicacombinacional/src/rtl/and16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 And16-rtl " "Found design unit 1: And16-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/And16.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863788 ""} { "Info" "ISGN_ENTITY_NAME" "1 And16 " "Found entity 1: And16" {  } { { "../../C-LogicaCombinacional/src/rtl/And16.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522268863788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/d-unidadelogicaaritmetica/src/rtl/zerador16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/d-unidadelogicaaritmetica/src/rtl/zerador16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zerador16-rtl " "Found design unit 1: zerador16-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863788 ""} { "Info" "ISGN_ENTITY_NAME" "1 zerador16 " "Found entity 1: zerador16" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522268863788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/d-unidadelogicaaritmetica/src/rtl/inversor16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/d-unidadelogicaaritmetica/src/rtl/inversor16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inversor16-rtl " "Found design unit 1: inversor16-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863804 ""} { "Info" "ISGN_ENTITY_NAME" "1 inversor16 " "Found entity 1: inversor16" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522268863804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/d-unidadelogicaaritmetica/src/rtl/inc16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/d-unidadelogicaaritmetica/src/rtl/inc16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Inc16-rtl " "Found design unit 1: Inc16-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863820 ""} { "Info" "ISGN_ENTITY_NAME" "1 Inc16 " "Found entity 1: Inc16" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522268863820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/d-unidadelogicaaritmetica/src/rtl/halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/d-unidadelogicaaritmetica/src/rtl/halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HalfAdder-rtl " "Found design unit 1: HalfAdder-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863820 ""} { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522268863820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/d-unidadelogicaaritmetica/src/rtl/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/d-unidadelogicaaritmetica/src/rtl/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-rtl " "Found design unit 1: FullAdder-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863835 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522268863835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/d-unidadelogicaaritmetica/src/rtl/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/d-unidadelogicaaritmetica/src/rtl/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-rtl " "Found design unit 1: alu-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863835 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522268863835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/d-unidadelogicaaritmetica/src/rtl/add16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/d-unidadelogicaaritmetica/src/rtl/add16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add16-rtl " "Found design unit 1: Add16-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863835 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add16 " "Found entity 1: Add16" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522268863835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/e-logicasequencial/src/rtl/register64.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/e-logicasequencial/src/rtl/register64.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 Register64 " "Found entity 1: Register64" {  } { { "../src/rtl/Register64.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/Register64.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522268863851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/e-logicasequencial/src/rtl/register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/e-logicasequencial/src/rtl/register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register32-arch " "Found design unit 1: Register32-arch" {  } { { "../src/rtl/Register32.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/Register32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863851 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register32 " "Found entity 1: Register32" {  } { { "../src/rtl/Register32.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/Register32.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522268863851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/e-logicasequencial/src/rtl/register16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/e-logicasequencial/src/rtl/register16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register16-rtl " "Found design unit 1: register16-rtl" {  } { { "../src/rtl/Register16.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863866 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register16 " "Found entity 1: Register16" {  } { { "../src/rtl/Register16.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522268863866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/e-logicasequencial/src/rtl/register8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/e-logicasequencial/src/rtl/register8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register8-arch " "Found design unit 1: Register8-arch" {  } { { "../src/rtl/Register8.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863866 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register8 " "Found entity 1: Register8" {  } { { "../src/rtl/Register8.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522268863866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/e-logicasequencial/src/rtl/ram512.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/e-logicasequencial/src/rtl/ram512.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 Ram512 " "Found entity 1: Ram512" {  } { { "../src/rtl/Ram512.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522268863882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/e-logicasequencial/src/rtl/ram64.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/e-logicasequencial/src/rtl/ram64.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 Ram64 " "Found entity 1: Ram64" {  } { { "../src/rtl/Ram64.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/Ram64.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522268863882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/e-logicasequencial/src/rtl/ram8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/e-logicasequencial/src/rtl/ram8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram8-rtl " "Found design unit 1: ram8-rtl" {  } { { "../src/rtl/Ram8.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863898 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram8 " "Found entity 1: Ram8" {  } { { "../src/rtl/Ram8.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522268863898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/e-logicasequencial/src/rtl/ram4k.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/e-logicasequencial/src/rtl/ram4k.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 Ram4K " "Found entity 1: Ram4K" {  } { { "../src/rtl/Ram4K.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/Ram4K.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522268863898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/e-logicasequencial/src/rtl/flipflopd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/e-logicasequencial/src/rtl/flipflopd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopD-arch " "Found design unit 1: FlipFlopD-arch" {  } { { "../src/rtl/FlipFlopD.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863913 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD " "Found entity 1: FlipFlopD" {  } { { "../src/rtl/FlipFlopD.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522268863913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/e-logicasequencial/src/rtl/binarydigit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/e-logicasequencial/src/rtl/binarydigit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binarydigit-rtl " "Found design unit 1: binarydigit-rtl" {  } { { "../src/rtl/BinaryDigit.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863913 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryDigit " "Found entity 1: BinaryDigit" {  } { { "../src/rtl/BinaryDigit.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522268863913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/e-logicasequencial/src/toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabri/onedrive/documentos/insper/3_semestre/elementossistemas/z01-ingenheiros/projetos/e-logicasequencial/src/toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-rtl " "Found design unit 1: TopLevel-rtl" {  } { { "../src/TopLevel.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/TopLevel.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863929 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "../src/TopLevel.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/E-LogicaSequencial/src/TopLevel.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522268863929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522268863929 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"=\" Mux2Way.vhd(17) " "VHDL error at Mux2Way.vhd(17): can't determine definition of operator \"\"=\"\" -- found 0 possible definitions" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux2Way.vhd" "" { Text "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd" 17 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1522268863929 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "749 " "Peak virtual memory: 749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522268864148 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 28 17:27:44 2018 " "Processing ended: Wed Mar 28 17:27:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522268864148 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522268864148 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522268864148 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522268864148 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522268864820 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd " "Source file: C:/Users/gabri/OneDrive/Documentos/Insper/3_semestre/ElementosSistemas/Z01-Ingenheiros/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522268902575 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Analysis & Synthesis" 0 -1 1522268902575 ""}
