$date
	Sat Nov 04 17:25:19 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module uart_transmitter_tb $end
$var wire 1 ! tx $end
$var reg 1 " clk $end
$var reg 8 # data [7:0] $end
$var reg 1 $ load $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 8 & data [7:0] $end
$var wire 1 $ load $end
$var wire 1 % rst $end
$var wire 1 ! tx $end
$var reg 5 ' transmit [4:0] $end
$var reg 9 ( tx_queue [8:0] $end
$var reg 1 ) tx_reg $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1)
b111111111 (
b1001 '
bx &
0%
0$
bx #
0"
1!
$end
#1000
b1000 '
1%
1"
#2000
0"
#3000
0%
b0 '
1"
#4000
0"
#5000
1"
#6000
b10101010 #
b10101010 &
1$
0"
#7000
b101010100 (
b1001 '
1"
#8000
0$
0!
0)
0"
#9000
b1000 '
b110101010 (
1"
#10000
0"
#11000
b111 '
b111010101 (
1"
#12000
1!
1)
0"
#13000
b110 '
b111101010 (
1"
#14000
0!
0)
0"
#15000
b101 '
b111110101 (
1"
#16000
1!
1)
0"
#17000
b100 '
b111111010 (
1"
#18000
0!
0)
0"
#19000
b11 '
b111111101 (
1"
#20000
1!
1)
0"
#21000
b10 '
b111111110 (
1"
#22000
0!
0)
0"
#23000
b1 '
b111111111 (
1"
#24000
1!
1)
0"
#25000
b0 '
1"
#26000
0"
#27000
1"
#28000
0"
#29000
1"
#30000
0"
#31000
1"
#32000
0"
#33000
1"
#34000
0"
#35000
1"
#36000
0"
#37000
1"
#38000
b1011100 #
b1011100 &
1$
0"
#39000
b10111000 (
b1001 '
1"
#40000
0$
0!
0)
0"
#41000
b1000 '
b101011100 (
1"
#42000
0"
#43000
b111 '
b110101110 (
1"
#44000
0"
#45000
b110 '
b111010111 (
1"
#46000
1!
1)
0"
#47000
b101 '
b111101011 (
1"
#48000
0"
#49000
b100 '
b111110101 (
1"
#50000
0"
#51000
b11 '
b111111010 (
1"
#52000
0!
0)
0"
#53000
b10 '
b111111101 (
1"
#54000
1!
1)
0"
#55000
b1 '
b111111110 (
1"
#56000
0!
0)
0"
#57000
b0 '
b111111111 (
1"
#58000
1!
1)
0"
#59000
1"
#60000
0"
#61000
1"
#62000
0"
#63000
1"
#64000
0"
#65000
1"
#66000
0"
#67000
1"
#68000
0"
#69000
1"
