# pipelinecpu
5-stage pipeline cpu which can achieve 50 mips instructions writing by verilog...
