/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [4:0] _01_;
  wire [3:0] _02_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [31:0] celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire [23:0] celloutsig_0_19z;
  wire [13:0] celloutsig_0_1z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [2:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [15:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [29:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [7:0] celloutsig_1_14z;
  wire [8:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [22:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = celloutsig_1_6z ? celloutsig_1_8z[6] : celloutsig_1_6z;
  assign celloutsig_1_13z = in_data[178] ? celloutsig_1_5z : celloutsig_1_12z;
  assign celloutsig_0_40z = ~(celloutsig_0_31z & celloutsig_0_28z);
  assign celloutsig_0_28z = ~(celloutsig_0_19z[12] & celloutsig_0_7z);
  assign celloutsig_1_2z = ~(celloutsig_1_0z[16] | in_data[100]);
  assign celloutsig_1_6z = ~(celloutsig_1_3z[15] | celloutsig_1_2z);
  assign celloutsig_1_18z = ~((celloutsig_1_10z[1] | celloutsig_1_17z[3]) & (celloutsig_1_12z | celloutsig_1_13z));
  assign celloutsig_0_6z = ~((celloutsig_0_1z[3] | in_data[62]) & (celloutsig_0_5z[2] | celloutsig_0_5z[10]));
  assign celloutsig_0_7z = ~((celloutsig_0_2z | in_data[53]) & (celloutsig_0_1z[8] | in_data[68]));
  assign celloutsig_0_9z = ~((celloutsig_0_0z | celloutsig_0_1z[10]) & (_00_ | celloutsig_0_1z[3]));
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 5'h00;
    else _01_ <= { in_data[82], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z };
  reg [3:0] _14_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _14_ <= 4'h0;
    else _14_ <= in_data[65:62];
  assign { _02_[3:1], _00_ } = _14_;
  assign celloutsig_0_14z = { in_data[66:61], celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_3z } || celloutsig_0_1z[10:0];
  assign celloutsig_0_3z = celloutsig_0_2z & ~(celloutsig_0_0z);
  assign celloutsig_1_7z = celloutsig_1_3z[1] & ~(celloutsig_1_2z);
  assign celloutsig_0_5z = { celloutsig_0_1z[4], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, _01_, celloutsig_0_2z, celloutsig_0_0z, _01_ } % { 1'h1, in_data[53:41], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_1z = { in_data[47:39], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[78:66] };
  assign celloutsig_1_10z = celloutsig_1_4z ? { celloutsig_1_1z[11:7], celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_7z } : celloutsig_1_3z[20:12];
  assign celloutsig_0_19z = celloutsig_0_1z[3] ? { celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_1z[13:4], 1'h1, celloutsig_0_1z[2:0], celloutsig_0_6z } : { in_data[40:18], celloutsig_0_14z };
  assign celloutsig_0_12z = { celloutsig_0_1z[5], celloutsig_0_11z, _02_[3:1], _00_, _02_[3:1], _00_, celloutsig_0_6z, _01_, _01_, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_2z } != { celloutsig_0_10z[2:1], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_1_3z = - in_data[173:151];
  assign celloutsig_1_1z = ~ celloutsig_1_0z[18:4];
  assign celloutsig_1_12z = & { celloutsig_1_4z, in_data[173:171] };
  assign celloutsig_0_0z = | in_data[22:9];
  assign celloutsig_1_5z = | { in_data[150:116], celloutsig_1_4z };
  assign celloutsig_0_15z = | { celloutsig_0_10z, celloutsig_0_12z };
  assign celloutsig_0_11z = celloutsig_0_3z & celloutsig_0_6z;
  assign celloutsig_0_31z = | celloutsig_0_5z[14:12];
  assign celloutsig_0_39z = celloutsig_0_16z[25:23] << celloutsig_0_5z[4:2];
  assign celloutsig_1_8z = celloutsig_1_1z[11:2] << celloutsig_1_0z[10:1];
  assign celloutsig_1_17z = { celloutsig_1_14z, celloutsig_1_9z } << { celloutsig_1_3z[13:6], celloutsig_1_6z };
  assign celloutsig_0_13z = { celloutsig_0_1z[7:1], celloutsig_0_0z } << celloutsig_0_1z[9:2];
  assign celloutsig_0_16z = { celloutsig_0_5z[13:0], celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_10z } << { in_data[77:64], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_15z };
  assign celloutsig_0_17z = celloutsig_0_5z[13:6] << { in_data[74:68], celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[136:107] - in_data[170:141];
  assign celloutsig_1_14z = { celloutsig_1_0z[24:18], celloutsig_1_9z } - { celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_9z };
  assign celloutsig_1_19z = { celloutsig_1_10z[4], celloutsig_1_11z } - { celloutsig_1_10z[5:0], celloutsig_1_18z };
  assign celloutsig_1_11z = { in_data[117:113], celloutsig_1_5z } ^ { celloutsig_1_1z[10:8], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_10z = in_data[20:16] ^ { celloutsig_0_5z[2:0], celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_1_4z = ~((celloutsig_1_1z[8] & in_data[179]) | (celloutsig_1_1z[12] & celloutsig_1_0z[15]));
  assign celloutsig_0_2z = ~((celloutsig_0_1z[6] & celloutsig_0_1z[8]) | (celloutsig_0_0z & celloutsig_0_0z));
  assign _02_[0] = _00_;
  assign { out_data[128], out_data[102:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
