// Seed: 2756301706
module module_0;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  logic id_2;
  wire  id_3;
  always_comb id_2 <= 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0,
    input supply1 id_1,
    output uwire id_2,
    output tri id_3,
    output logic id_4
);
  always begin : LABEL_0
    id_4 = id_0;
  end
  module_0 modCall_1 ();
endmodule
module module_3 (
    input uwire id_0,
    input wire id_1,
    input supply1 id_2,
    input tri1 id_3,
    input uwire id_4,
    input supply1 id_5
);
  logic id_7;
  wire  id_8;
  bit [-1 : -1] id_9, id_10;
  bit id_11;
  assign id_10 = 1;
  assign id_8  = id_4;
  initial begin : LABEL_0
    if (1) id_10 <= id_8;
    if (1) id_7 = -1;
    else id_9 <= -1;
    $clog2(7);
    ;
  end
  module_0 modCall_1 ();
  always id_11 <= id_5;
endmodule
