
CAN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002744  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  080028d4  080028d4  000128d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002984  08002984  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08002984  08002984  00012984  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800298c  0800298c  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800298c  0800298c  0001298c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002990  08002990  00012990  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08002994  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020074  2**0
                  CONTENTS
 10 .bss          00000058  20000074  20000074  00020074  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200000cc  200000cc  00020074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000557a  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001599  00000000  00000000  0002561e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000530  00000000  00000000  00026bb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000468  00000000  00000000  000270e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020ef4  00000000  00000000  00027550  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00006eee  00000000  00000000  00048444  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c0436  00000000  00000000  0004f332  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0010f768  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000016b4  00000000  00000000  0010f7b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080028bc 	.word	0x080028bc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	080028bc 	.word	0x080028bc

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <UART_Init>:
//Functions

//UART_Init() sets up the UART for a 8-bit data, No Parity, 1 Stop bit
//at 9600 baud with transmitter interrupts enabled
void UART_Init(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	af00      	add	r7, sp, #0
    // Enable the USART3 clock
    RCC->APB1ENR |= RCC_APB1ENR_USART3EN;
 8000598:	4b17      	ldr	r3, [pc, #92]	; (80005f8 <UART_Init+0x64>)
 800059a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800059c:	4a16      	ldr	r2, [pc, #88]	; (80005f8 <UART_Init+0x64>)
 800059e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80005a2:	6413      	str	r3, [r2, #64]	; 0x40

    // Configure the GPIO pins for USART3
    // ...
    GPIO_Init();
 80005a4:	f000 f830 	bl	8000608 <GPIO_Init>

    // Disable USART3
    USART3->CR1 &= ~USART_CR1_UE;
 80005a8:	4b14      	ldr	r3, [pc, #80]	; (80005fc <UART_Init+0x68>)
 80005aa:	68db      	ldr	r3, [r3, #12]
 80005ac:	4a13      	ldr	r2, [pc, #76]	; (80005fc <UART_Init+0x68>)
 80005ae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80005b2:	60d3      	str	r3, [r2, #12]

    // Configure USART3 for 8-bit data, no parity, and 1 stop bit
    USART3->CR1 &= ~(USART_CR1_M | USART_CR1_PCE | USART_CR1_OVER8);
 80005b4:	4b11      	ldr	r3, [pc, #68]	; (80005fc <UART_Init+0x68>)
 80005b6:	68db      	ldr	r3, [r3, #12]
 80005b8:	4a10      	ldr	r2, [pc, #64]	; (80005fc <UART_Init+0x68>)
 80005ba:	f423 4314 	bic.w	r3, r3, #37888	; 0x9400
 80005be:	60d3      	str	r3, [r2, #12]
    USART3->CR2 &= ~USART_CR2_STOP;
 80005c0:	4b0e      	ldr	r3, [pc, #56]	; (80005fc <UART_Init+0x68>)
 80005c2:	691b      	ldr	r3, [r3, #16]
 80005c4:	4a0d      	ldr	r2, [pc, #52]	; (80005fc <UART_Init+0x68>)
 80005c6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80005ca:	6113      	str	r3, [r2, #16]
    USART3->BRR = SystemCoreClock / 9600;
 80005cc:	4b0c      	ldr	r3, [pc, #48]	; (8000600 <UART_Init+0x6c>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	4a0a      	ldr	r2, [pc, #40]	; (80005fc <UART_Init+0x68>)
 80005d2:	490c      	ldr	r1, [pc, #48]	; (8000604 <UART_Init+0x70>)
 80005d4:	fba1 1303 	umull	r1, r3, r1, r3
 80005d8:	0a9b      	lsrs	r3, r3, #10
 80005da:	6093      	str	r3, [r2, #8]

    // Enable transmitter interrupts
    USART3->CR1 |= USART_CR1_TXEIE;
 80005dc:	4b07      	ldr	r3, [pc, #28]	; (80005fc <UART_Init+0x68>)
 80005de:	68db      	ldr	r3, [r3, #12]
 80005e0:	4a06      	ldr	r2, [pc, #24]	; (80005fc <UART_Init+0x68>)
 80005e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80005e6:	60d3      	str	r3, [r2, #12]

    // Enable USART3
    USART3->CR1 |= USART_CR1_UE;
 80005e8:	4b04      	ldr	r3, [pc, #16]	; (80005fc <UART_Init+0x68>)
 80005ea:	68db      	ldr	r3, [r3, #12]
 80005ec:	4a03      	ldr	r2, [pc, #12]	; (80005fc <UART_Init+0x68>)
 80005ee:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80005f2:	60d3      	str	r3, [r2, #12]
}
 80005f4:	bf00      	nop
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	40023800 	.word	0x40023800
 80005fc:	40004800 	.word	0x40004800
 8000600:	20000004 	.word	0x20000004
 8000604:	1b4e81b5 	.word	0x1b4e81b5

08000608 <GPIO_Init>:

static void GPIO_Init(void)
{
 8000608:	b480      	push	{r7}
 800060a:	af00      	add	r7, sp, #0
    // Enable GPIOB clock
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 800060c:	4b32      	ldr	r3, [pc, #200]	; (80006d8 <GPIO_Init+0xd0>)
 800060e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000610:	4a31      	ldr	r2, [pc, #196]	; (80006d8 <GPIO_Init+0xd0>)
 8000612:	f043 0302 	orr.w	r3, r3, #2
 8000616:	6313      	str	r3, [r2, #48]	; 0x30

    // Configure PB10 (USART3 TX) as AF mode, high speed, and push-pull output
    GPIOB->MODER &= ~GPIO_MODER_MODE10;
 8000618:	4b30      	ldr	r3, [pc, #192]	; (80006dc <GPIO_Init+0xd4>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	4a2f      	ldr	r2, [pc, #188]	; (80006dc <GPIO_Init+0xd4>)
 800061e:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8000622:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |= GPIO_MODER_MODE10_1;
 8000624:	4b2d      	ldr	r3, [pc, #180]	; (80006dc <GPIO_Init+0xd4>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	4a2c      	ldr	r2, [pc, #176]	; (80006dc <GPIO_Init+0xd4>)
 800062a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800062e:	6013      	str	r3, [r2, #0]
    GPIOB->OTYPER &= ~GPIO_OTYPER_OT10;
 8000630:	4b2a      	ldr	r3, [pc, #168]	; (80006dc <GPIO_Init+0xd4>)
 8000632:	685b      	ldr	r3, [r3, #4]
 8000634:	4a29      	ldr	r2, [pc, #164]	; (80006dc <GPIO_Init+0xd4>)
 8000636:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800063a:	6053      	str	r3, [r2, #4]
    GPIOB->OSPEEDR |= GPIO_OSPEEDR_OSPEED10;
 800063c:	4b27      	ldr	r3, [pc, #156]	; (80006dc <GPIO_Init+0xd4>)
 800063e:	689b      	ldr	r3, [r3, #8]
 8000640:	4a26      	ldr	r2, [pc, #152]	; (80006dc <GPIO_Init+0xd4>)
 8000642:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8000646:	6093      	str	r3, [r2, #8]
    GPIOB->PUPDR &= ~GPIO_PUPDR_PUPD10;
 8000648:	4b24      	ldr	r3, [pc, #144]	; (80006dc <GPIO_Init+0xd4>)
 800064a:	68db      	ldr	r3, [r3, #12]
 800064c:	4a23      	ldr	r2, [pc, #140]	; (80006dc <GPIO_Init+0xd4>)
 800064e:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8000652:	60d3      	str	r3, [r2, #12]
    GPIOB->AFR[1] &= ~GPIO_AFRH_AFSEL10;
 8000654:	4b21      	ldr	r3, [pc, #132]	; (80006dc <GPIO_Init+0xd4>)
 8000656:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000658:	4a20      	ldr	r2, [pc, #128]	; (80006dc <GPIO_Init+0xd4>)
 800065a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800065e:	6253      	str	r3, [r2, #36]	; 0x24
    GPIOB->AFR[1] |= (7U << GPIO_AFRH_AFSEL10_Pos);
 8000660:	4b1e      	ldr	r3, [pc, #120]	; (80006dc <GPIO_Init+0xd4>)
 8000662:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000664:	4a1d      	ldr	r2, [pc, #116]	; (80006dc <GPIO_Init+0xd4>)
 8000666:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800066a:	6253      	str	r3, [r2, #36]	; 0x24

    // Configure PB11 (USART3 RX) as AF mode, high speed, and pull-up input
    GPIOB->MODER &= ~GPIO_MODER_MODE11;
 800066c:	4b1b      	ldr	r3, [pc, #108]	; (80006dc <GPIO_Init+0xd4>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	4a1a      	ldr	r2, [pc, #104]	; (80006dc <GPIO_Init+0xd4>)
 8000672:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8000676:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |= GPIO_MODER_MODE11_1;
 8000678:	4b18      	ldr	r3, [pc, #96]	; (80006dc <GPIO_Init+0xd4>)
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	4a17      	ldr	r2, [pc, #92]	; (80006dc <GPIO_Init+0xd4>)
 800067e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000682:	6013      	str	r3, [r2, #0]
    GPIOB->OTYPER &= ~GPIO_OTYPER_OT11;
 8000684:	4b15      	ldr	r3, [pc, #84]	; (80006dc <GPIO_Init+0xd4>)
 8000686:	685b      	ldr	r3, [r3, #4]
 8000688:	4a14      	ldr	r2, [pc, #80]	; (80006dc <GPIO_Init+0xd4>)
 800068a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800068e:	6053      	str	r3, [r2, #4]
    GPIOB->OSPEEDR |= GPIO_OSPEEDR_OSPEED11;
 8000690:	4b12      	ldr	r3, [pc, #72]	; (80006dc <GPIO_Init+0xd4>)
 8000692:	689b      	ldr	r3, [r3, #8]
 8000694:	4a11      	ldr	r2, [pc, #68]	; (80006dc <GPIO_Init+0xd4>)
 8000696:	f443 0340 	orr.w	r3, r3, #12582912	; 0xc00000
 800069a:	6093      	str	r3, [r2, #8]
    GPIOB->PUPDR &= ~GPIO_PUPDR_PUPD11;
 800069c:	4b0f      	ldr	r3, [pc, #60]	; (80006dc <GPIO_Init+0xd4>)
 800069e:	68db      	ldr	r3, [r3, #12]
 80006a0:	4a0e      	ldr	r2, [pc, #56]	; (80006dc <GPIO_Init+0xd4>)
 80006a2:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80006a6:	60d3      	str	r3, [r2, #12]
    GPIOB->PUPDR |= GPIO_PUPDR_PUPD11_0;
 80006a8:	4b0c      	ldr	r3, [pc, #48]	; (80006dc <GPIO_Init+0xd4>)
 80006aa:	68db      	ldr	r3, [r3, #12]
 80006ac:	4a0b      	ldr	r2, [pc, #44]	; (80006dc <GPIO_Init+0xd4>)
 80006ae:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80006b2:	60d3      	str	r3, [r2, #12]
    GPIOB->AFR[1] &= ~GPIO_AFRH_AFSEL11;
 80006b4:	4b09      	ldr	r3, [pc, #36]	; (80006dc <GPIO_Init+0xd4>)
 80006b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006b8:	4a08      	ldr	r2, [pc, #32]	; (80006dc <GPIO_Init+0xd4>)
 80006ba:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80006be:	6253      	str	r3, [r2, #36]	; 0x24
    GPIOB->AFR[1] |= (7U << GPIO_AFRH_AFSEL11_Pos);
 80006c0:	4b06      	ldr	r3, [pc, #24]	; (80006dc <GPIO_Init+0xd4>)
 80006c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006c4:	4a05      	ldr	r2, [pc, #20]	; (80006dc <GPIO_Init+0xd4>)
 80006c6:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 80006ca:	6253      	str	r3, [r2, #36]	; 0x24
}
 80006cc:	bf00      	nop
 80006ce:	46bd      	mov	sp, r7
 80006d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d4:	4770      	bx	lr
 80006d6:	bf00      	nop
 80006d8:	40023800 	.word	0x40023800
 80006dc:	40020400 	.word	0x40020400

080006e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80006e0:	b480      	push	{r7}
 80006e2:	b083      	sub	sp, #12
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	4603      	mov	r3, r0
 80006e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	db0b      	blt.n	800070a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006f2:	79fb      	ldrb	r3, [r7, #7]
 80006f4:	f003 021f 	and.w	r2, r3, #31
 80006f8:	4907      	ldr	r1, [pc, #28]	; (8000718 <__NVIC_EnableIRQ+0x38>)
 80006fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006fe:	095b      	lsrs	r3, r3, #5
 8000700:	2001      	movs	r0, #1
 8000702:	fa00 f202 	lsl.w	r2, r0, r2
 8000706:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800070a:	bf00      	nop
 800070c:	370c      	adds	r7, #12
 800070e:	46bd      	mov	sp, r7
 8000710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000714:	4770      	bx	lr
 8000716:	bf00      	nop
 8000718:	e000e100 	.word	0xe000e100

0800071c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800071c:	b480      	push	{r7}
 800071e:	b083      	sub	sp, #12
 8000720:	af00      	add	r7, sp, #0
 8000722:	4603      	mov	r3, r0
 8000724:	6039      	str	r1, [r7, #0]
 8000726:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000728:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800072c:	2b00      	cmp	r3, #0
 800072e:	db0a      	blt.n	8000746 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000730:	683b      	ldr	r3, [r7, #0]
 8000732:	b2da      	uxtb	r2, r3
 8000734:	490c      	ldr	r1, [pc, #48]	; (8000768 <__NVIC_SetPriority+0x4c>)
 8000736:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800073a:	0112      	lsls	r2, r2, #4
 800073c:	b2d2      	uxtb	r2, r2
 800073e:	440b      	add	r3, r1
 8000740:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000744:	e00a      	b.n	800075c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000746:	683b      	ldr	r3, [r7, #0]
 8000748:	b2da      	uxtb	r2, r3
 800074a:	4908      	ldr	r1, [pc, #32]	; (800076c <__NVIC_SetPriority+0x50>)
 800074c:	79fb      	ldrb	r3, [r7, #7]
 800074e:	f003 030f 	and.w	r3, r3, #15
 8000752:	3b04      	subs	r3, #4
 8000754:	0112      	lsls	r2, r2, #4
 8000756:	b2d2      	uxtb	r2, r2
 8000758:	440b      	add	r3, r1
 800075a:	761a      	strb	r2, [r3, #24]
}
 800075c:	bf00      	nop
 800075e:	370c      	adds	r7, #12
 8000760:	46bd      	mov	sp, r7
 8000762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000766:	4770      	bx	lr
 8000768:	e000e100 	.word	0xe000e100
 800076c:	e000ed00 	.word	0xe000ed00

08000770 <CAN_Counter_Init>:

static GPIO_TypeDef * PB = GPIOB;
static CAN_frame Counter;
CircularBuffer* ReciveBuffer;

void CAN_Counter_Init(){
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0
	Counter.ID = 0x010;
 8000774:	4b09      	ldr	r3, [pc, #36]	; (800079c <CAN_Counter_Init+0x2c>)
 8000776:	2210      	movs	r2, #16
 8000778:	601a      	str	r2, [r3, #0]
	Counter.IDE = 0x0;
 800077a:	4b08      	ldr	r3, [pc, #32]	; (800079c <CAN_Counter_Init+0x2c>)
 800077c:	2200      	movs	r2, #0
 800077e:	711a      	strb	r2, [r3, #4]
	Counter.RTR = 0;
 8000780:	4b06      	ldr	r3, [pc, #24]	; (800079c <CAN_Counter_Init+0x2c>)
 8000782:	2200      	movs	r2, #0
 8000784:	715a      	strb	r2, [r3, #5]
	Counter.DLC = 1;
 8000786:	4b05      	ldr	r3, [pc, #20]	; (800079c <CAN_Counter_Init+0x2c>)
 8000788:	2201      	movs	r2, #1
 800078a:	719a      	strb	r2, [r3, #6]
	Counter.data[0] = 0;
 800078c:	4b03      	ldr	r3, [pc, #12]	; (800079c <CAN_Counter_Init+0x2c>)
 800078e:	2200      	movs	r2, #0
 8000790:	71da      	strb	r2, [r3, #7]
}
 8000792:	bf00      	nop
 8000794:	46bd      	mov	sp, r7
 8000796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079a:	4770      	bx	lr
 800079c:	20000090 	.word	0x20000090

080007a0 <CAN_GPIO_Init>:

void CAN_GPIO_Init(){
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0

	Configure_buttonInterrupt();
 80007a4:	f000 f916 	bl	80009d4 <Configure_buttonInterrupt>
	RCC->AHB1ENR |= 0x2; //gpio clock activation for can gpio B
 80007a8:	4b24      	ldr	r3, [pc, #144]	; (800083c <CAN_GPIO_Init+0x9c>)
 80007aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ac:	4a23      	ldr	r2, [pc, #140]	; (800083c <CAN_GPIO_Init+0x9c>)
 80007ae:	f043 0302 	orr.w	r3, r3, #2
 80007b2:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN; //for the led gpio D
 80007b4:	4b21      	ldr	r3, [pc, #132]	; (800083c <CAN_GPIO_Init+0x9c>)
 80007b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b8:	4a20      	ldr	r2, [pc, #128]	; (800083c <CAN_GPIO_Init+0x9c>)
 80007ba:	f043 0308 	orr.w	r3, r3, #8
 80007be:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->APB1ENR |= (0x1<<25); // can clock activation
 80007c0:	4b1e      	ldr	r3, [pc, #120]	; (800083c <CAN_GPIO_Init+0x9c>)
 80007c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007c4:	4a1d      	ldr	r2, [pc, #116]	; (800083c <CAN_GPIO_Init+0x9c>)
 80007c6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80007ca:	6413      	str	r3, [r2, #64]	; 0x40

	PB->MODER &=  ~(GPIO_MODER_MODER8_Msk |GPIO_MODER_MODER9_Msk); // set the Moder of pin 8 & 9 to 00
 80007cc:	4b1c      	ldr	r3, [pc, #112]	; (8000840 <CAN_GPIO_Init+0xa0>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	681a      	ldr	r2, [r3, #0]
 80007d2:	4b1b      	ldr	r3, [pc, #108]	; (8000840 <CAN_GPIO_Init+0xa0>)
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 80007da:	601a      	str	r2, [r3, #0]
	PB->MODER |=  (GPIO_MODER_MODER8_1 |GPIO_MODER_MODER9_1); // set the Moder of pin 8 & 9 to 10 aka Alternate fonction
 80007dc:	4b18      	ldr	r3, [pc, #96]	; (8000840 <CAN_GPIO_Init+0xa0>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	681a      	ldr	r2, [r3, #0]
 80007e2:	4b17      	ldr	r3, [pc, #92]	; (8000840 <CAN_GPIO_Init+0xa0>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 80007ea:	601a      	str	r2, [r3, #0]

	PB->PUPDR &= ~(GPIO_PUPDR_PUPD8_Msk | GPIO_PUPDR_PUPD9_Msk);
 80007ec:	4b14      	ldr	r3, [pc, #80]	; (8000840 <CAN_GPIO_Init+0xa0>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	68da      	ldr	r2, [r3, #12]
 80007f2:	4b13      	ldr	r3, [pc, #76]	; (8000840 <CAN_GPIO_Init+0xa0>)
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 80007fa:	60da      	str	r2, [r3, #12]
	PB->OSPEEDR |= 0xF << 16; //Set the pin 8 and 9 to 11 aka hight speed
 80007fc:	4b10      	ldr	r3, [pc, #64]	; (8000840 <CAN_GPIO_Init+0xa0>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	689a      	ldr	r2, [r3, #8]
 8000802:	4b0f      	ldr	r3, [pc, #60]	; (8000840 <CAN_GPIO_Init+0xa0>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	f442 2270 	orr.w	r2, r2, #983040	; 0xf0000
 800080a:	609a      	str	r2, [r3, #8]

	PB->AFR[1] &= ~0xFF;
 800080c:	4b0c      	ldr	r3, [pc, #48]	; (8000840 <CAN_GPIO_Init+0xa0>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000812:	4b0b      	ldr	r3, [pc, #44]	; (8000840 <CAN_GPIO_Init+0xa0>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800081a:	625a      	str	r2, [r3, #36]	; 0x24
	PB->AFR[1] |= 0x99;
 800081c:	4b08      	ldr	r3, [pc, #32]	; (8000840 <CAN_GPIO_Init+0xa0>)
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000822:	4b07      	ldr	r3, [pc, #28]	; (8000840 <CAN_GPIO_Init+0xa0>)
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	f042 0299 	orr.w	r2, r2, #153	; 0x99
 800082a:	625a      	str	r2, [r3, #36]	; 0x24

	//Config the pin as general output for the led
	GPIOD->MODER |= GPIO_MODER_MODER12_0;
 800082c:	4b05      	ldr	r3, [pc, #20]	; (8000844 <CAN_GPIO_Init+0xa4>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	4a04      	ldr	r2, [pc, #16]	; (8000844 <CAN_GPIO_Init+0xa4>)
 8000832:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000836:	6013      	str	r3, [r2, #0]

}
 8000838:	bf00      	nop
 800083a:	bd80      	pop	{r7, pc}
 800083c:	40023800 	.word	0x40023800
 8000840:	20000000 	.word	0x20000000
 8000844:	40020c00 	.word	0x40020c00

08000848 <CAN_config>:

void CAN_config(uint8_t IDE, uint8_t FBM, uint16_t Filter_ID_high, uint16_t Filter_ID_low, uint16_t Filter_Mask_high, uint16_t Filter_Mask_low){
 8000848:	b590      	push	{r4, r7, lr}
 800084a:	b083      	sub	sp, #12
 800084c:	af00      	add	r7, sp, #0
 800084e:	4604      	mov	r4, r0
 8000850:	4608      	mov	r0, r1
 8000852:	4611      	mov	r1, r2
 8000854:	461a      	mov	r2, r3
 8000856:	4623      	mov	r3, r4
 8000858:	71fb      	strb	r3, [r7, #7]
 800085a:	4603      	mov	r3, r0
 800085c:	71bb      	strb	r3, [r7, #6]
 800085e:	460b      	mov	r3, r1
 8000860:	80bb      	strh	r3, [r7, #4]
 8000862:	4613      	mov	r3, r2
 8000864:	807b      	strh	r3, [r7, #2]
	ReciveBuffer = getNewBuffer();
 8000866:	f000 fa61 	bl	8000d2c <getNewBuffer>
 800086a:	4603      	mov	r3, r0
 800086c:	4a56      	ldr	r2, [pc, #344]	; (80009c8 <CAN_config+0x180>)
 800086e:	6013      	str	r3, [r2, #0]
	//clear sleep bit
	CAN1->MCR &= ~(0x2);
 8000870:	4b56      	ldr	r3, [pc, #344]	; (80009cc <CAN_config+0x184>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	4a55      	ldr	r2, [pc, #340]	; (80009cc <CAN_config+0x184>)
 8000876:	f023 0302 	bic.w	r3, r3, #2
 800087a:	6013      	str	r3, [r2, #0]
	//wait for the can to wakeup
	while(CAN1->MSR & (0x2));
 800087c:	bf00      	nop
 800087e:	4b53      	ldr	r3, [pc, #332]	; (80009cc <CAN_config+0x184>)
 8000880:	685b      	ldr	r3, [r3, #4]
 8000882:	f003 0302 	and.w	r3, r3, #2
 8000886:	2b00      	cmp	r3, #0
 8000888:	d1f9      	bne.n	800087e <CAN_config+0x36>
	//Set to config mode
	CAN1->MCR |= 0x1;
 800088a:	4b50      	ldr	r3, [pc, #320]	; (80009cc <CAN_config+0x184>)
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	4a4f      	ldr	r2, [pc, #316]	; (80009cc <CAN_config+0x184>)
 8000890:	f043 0301 	orr.w	r3, r3, #1
 8000894:	6013      	str	r3, [r2, #0]

	while(!(CAN1->MSR & 0x1));
 8000896:	bf00      	nop
 8000898:	4b4c      	ldr	r3, [pc, #304]	; (80009cc <CAN_config+0x184>)
 800089a:	685b      	ldr	r3, [r3, #4]
 800089c:	f003 0301 	and.w	r3, r3, #1
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d0f9      	beq.n	8000898 <CAN_config+0x50>

	//Set all bit but config to 0 (maybe check it later for sleep mode ?)
	CAN1->MCR &= 0x1;
 80008a4:	4b49      	ldr	r3, [pc, #292]	; (80009cc <CAN_config+0x184>)
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	4a48      	ldr	r2, [pc, #288]	; (80009cc <CAN_config+0x184>)
 80008aa:	f003 0301 	and.w	r3, r3, #1
 80008ae:	6013      	str	r3, [r2, #0]

	// 250kbaus, loopback mode, BRP 16 10TQ
	//CAN1->BTR = 0x0403001B;
	CAN1->BTR = 0x40250010;
 80008b0:	4b46      	ldr	r3, [pc, #280]	; (80009cc <CAN_config+0x184>)
 80008b2:	4a47      	ldr	r2, [pc, #284]	; (80009d0 <CAN_config+0x188>)
 80008b4:	61da      	str	r2, [r3, #28]

	//Realase mail box (? Is it necessary (box empty ?))
	CAN1->RF0R |= CAN_RF0R_RFOM0;
 80008b6:	4b45      	ldr	r3, [pc, #276]	; (80009cc <CAN_config+0x184>)
 80008b8:	68db      	ldr	r3, [r3, #12]
 80008ba:	4a44      	ldr	r2, [pc, #272]	; (80009cc <CAN_config+0x184>)
 80008bc:	f043 0320 	orr.w	r3, r3, #32
 80008c0:	60d3      	str	r3, [r2, #12]

	//Enable interrupt on mailbox 0
	CAN1->IER |= 0x2;
 80008c2:	4b42      	ldr	r3, [pc, #264]	; (80009cc <CAN_config+0x184>)
 80008c4:	695b      	ldr	r3, [r3, #20]
 80008c6:	4a41      	ldr	r2, [pc, #260]	; (80009cc <CAN_config+0x184>)
 80008c8:	f043 0302 	orr.w	r3, r3, #2
 80008cc:	6153      	str	r3, [r2, #20]

	NVIC_SetPriority(CAN1_RX0_IRQn,0);
 80008ce:	2100      	movs	r1, #0
 80008d0:	2014      	movs	r0, #20
 80008d2:	f7ff ff23 	bl	800071c <__NVIC_SetPriority>
	//NVIC_SetPriority(CAN1_TX_IRQn,0);
	NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80008d6:	2014      	movs	r0, #20
 80008d8:	f7ff ff02 	bl	80006e0 <__NVIC_EnableIRQ>
	//NVIC_EnableIRQ(CAN1_TX_IRQn);

	//set to normal mod
	CAN1->MCR &= ~(0x1);
 80008dc:	4b3b      	ldr	r3, [pc, #236]	; (80009cc <CAN_config+0x184>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	4a3a      	ldr	r2, [pc, #232]	; (80009cc <CAN_config+0x184>)
 80008e2:	f023 0301 	bic.w	r3, r3, #1
 80008e6:	6013      	str	r3, [r2, #0]
	//wait for normal mod
	while((CAN1->MSR & 0x1));
 80008e8:	bf00      	nop
 80008ea:	4b38      	ldr	r3, [pc, #224]	; (80009cc <CAN_config+0x184>)
 80008ec:	685b      	ldr	r3, [r3, #4]
 80008ee:	f003 0301 	and.w	r3, r3, #1
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d1f9      	bne.n	80008ea <CAN_config+0xa2>

	//set filter in init mode
	CAN1->FMR |= (0x1); //Mask mode
 80008f6:	4b35      	ldr	r3, [pc, #212]	; (80009cc <CAN_config+0x184>)
 80008f8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80008fc:	4a33      	ldr	r2, [pc, #204]	; (80009cc <CAN_config+0x184>)
 80008fe:	f043 0301 	orr.w	r3, r3, #1
 8000902:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

	CAN1->FA1R |= 0x1;
 8000906:	4b31      	ldr	r3, [pc, #196]	; (80009cc <CAN_config+0x184>)
 8000908:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800090c:	4a2f      	ldr	r2, [pc, #188]	; (80009cc <CAN_config+0x184>)
 800090e:	f043 0301 	orr.w	r3, r3, #1
 8000912:	f8c2 321c 	str.w	r3, [r2, #540]	; 0x21c

	//Assign the message from filter 0 to FIFO0
	CAN1->FFA1R &= ~(0x1);
 8000916:	4b2d      	ldr	r3, [pc, #180]	; (80009cc <CAN_config+0x184>)
 8000918:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800091c:	4a2b      	ldr	r2, [pc, #172]	; (80009cc <CAN_config+0x184>)
 800091e:	f023 0301 	bic.w	r3, r3, #1
 8000922:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214

	if (FBM == 0){
 8000926:	79bb      	ldrb	r3, [r7, #6]
 8000928:	2b00      	cmp	r3, #0
 800092a:	d108      	bne.n	800093e <CAN_config+0xf6>
		CAN1->FM1R &= ~(0x1); //Set filter 1 in mask mod
 800092c:	4b27      	ldr	r3, [pc, #156]	; (80009cc <CAN_config+0x184>)
 800092e:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8000932:	4a26      	ldr	r2, [pc, #152]	; (80009cc <CAN_config+0x184>)
 8000934:	f023 0301 	bic.w	r3, r3, #1
 8000938:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
 800093c:	e007      	b.n	800094e <CAN_config+0x106>
	}else{
		CAN1->FM1R |= 0x1; //Set filter 1 in list mod
 800093e:	4b23      	ldr	r3, [pc, #140]	; (80009cc <CAN_config+0x184>)
 8000940:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8000944:	4a21      	ldr	r2, [pc, #132]	; (80009cc <CAN_config+0x184>)
 8000946:	f043 0301 	orr.w	r3, r3, #1
 800094a:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
	}

	// configure filter mode based on IDE
	if (IDE == 0){ // standard mode
 800094e:	79fb      	ldrb	r3, [r7, #7]
 8000950:	2b00      	cmp	r3, #0
 8000952:	d116      	bne.n	8000982 <CAN_config+0x13a>
		CAN1->FS1R &= ~0x1; //activating filter 0 in 16bits
 8000954:	4b1d      	ldr	r3, [pc, #116]	; (80009cc <CAN_config+0x184>)
 8000956:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800095a:	4a1c      	ldr	r2, [pc, #112]	; (80009cc <CAN_config+0x184>)
 800095c:	f023 0301 	bic.w	r3, r3, #1
 8000960:	f8c2 320c 	str.w	r3, [r2, #524]	; 0x20c
		CAN1->sFilterRegister[0].FR1 = (Filter_Mask_low << 16 | Filter_ID_low);
 8000964:	8bbb      	ldrh	r3, [r7, #28]
 8000966:	041a      	lsls	r2, r3, #16
 8000968:	887b      	ldrh	r3, [r7, #2]
 800096a:	431a      	orrs	r2, r3
 800096c:	4b17      	ldr	r3, [pc, #92]	; (80009cc <CAN_config+0x184>)
 800096e:	f8c3 2240 	str.w	r2, [r3, #576]	; 0x240
		CAN1->sFilterRegister[0].FR2 = (Filter_Mask_high << 16 | Filter_ID_high);
 8000972:	8b3b      	ldrh	r3, [r7, #24]
 8000974:	041a      	lsls	r2, r3, #16
 8000976:	88bb      	ldrh	r3, [r7, #4]
 8000978:	431a      	orrs	r2, r3
 800097a:	4b14      	ldr	r3, [pc, #80]	; (80009cc <CAN_config+0x184>)
 800097c:	f8c3 2244 	str.w	r2, [r3, #580]	; 0x244
 8000980:	e015      	b.n	80009ae <CAN_config+0x166>

	}else{ // extended mode
		CAN1->FS1R |= 0x1; //activating filter 0 32bits
 8000982:	4b12      	ldr	r3, [pc, #72]	; (80009cc <CAN_config+0x184>)
 8000984:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8000988:	4a10      	ldr	r2, [pc, #64]	; (80009cc <CAN_config+0x184>)
 800098a:	f043 0301 	orr.w	r3, r3, #1
 800098e:	f8c2 320c 	str.w	r3, [r2, #524]	; 0x20c
		CAN1->sFilterRegister[0].FR1 = (Filter_ID_high << 16 | Filter_ID_low);
 8000992:	88bb      	ldrh	r3, [r7, #4]
 8000994:	041a      	lsls	r2, r3, #16
 8000996:	887b      	ldrh	r3, [r7, #2]
 8000998:	431a      	orrs	r2, r3
 800099a:	4b0c      	ldr	r3, [pc, #48]	; (80009cc <CAN_config+0x184>)
 800099c:	f8c3 2240 	str.w	r2, [r3, #576]	; 0x240
		CAN1->sFilterRegister[0].FR2 = (Filter_Mask_high << 16 | Filter_Mask_low);
 80009a0:	8b3b      	ldrh	r3, [r7, #24]
 80009a2:	041a      	lsls	r2, r3, #16
 80009a4:	8bbb      	ldrh	r3, [r7, #28]
 80009a6:	431a      	orrs	r2, r3
 80009a8:	4b08      	ldr	r3, [pc, #32]	; (80009cc <CAN_config+0x184>)
 80009aa:	f8c3 2244 	str.w	r2, [r3, #580]	; 0x244
	}

	//Activate Filter 0
	CAN1->FMR &= ~(0x1);
 80009ae:	4b07      	ldr	r3, [pc, #28]	; (80009cc <CAN_config+0x184>)
 80009b0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80009b4:	4a05      	ldr	r2, [pc, #20]	; (80009cc <CAN_config+0x184>)
 80009b6:	f023 0301 	bic.w	r3, r3, #1
 80009ba:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

}
 80009be:	bf00      	nop
 80009c0:	370c      	adds	r7, #12
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bd90      	pop	{r4, r7, pc}
 80009c6:	bf00      	nop
 80009c8:	200000a0 	.word	0x200000a0
 80009cc:	40006400 	.word	0x40006400
 80009d0:	40250010 	.word	0x40250010

080009d4 <Configure_buttonInterrupt>:

void Configure_buttonInterrupt() {
 80009d4:	b580      	push	{r7, lr}
 80009d6:	af00      	add	r7, sp, #0
    // Enable the clock for GPIOA and SYSCFG
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 80009d8:	4b1b      	ldr	r3, [pc, #108]	; (8000a48 <Configure_buttonInterrupt+0x74>)
 80009da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009dc:	4a1a      	ldr	r2, [pc, #104]	; (8000a48 <Configure_buttonInterrupt+0x74>)
 80009de:	f043 0301 	orr.w	r3, r3, #1
 80009e2:	6313      	str	r3, [r2, #48]	; 0x30
    RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 80009e4:	4b18      	ldr	r3, [pc, #96]	; (8000a48 <Configure_buttonInterrupt+0x74>)
 80009e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009e8:	4a17      	ldr	r2, [pc, #92]	; (8000a48 <Configure_buttonInterrupt+0x74>)
 80009ea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009ee:	6453      	str	r3, [r2, #68]	; 0x44

    // Configure PA0 as input with pull-up
    GPIOA->MODER &= ~(GPIO_MODER_MODE0);  // Clear mode bits
 80009f0:	4b16      	ldr	r3, [pc, #88]	; (8000a4c <Configure_buttonInterrupt+0x78>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	4a15      	ldr	r2, [pc, #84]	; (8000a4c <Configure_buttonInterrupt+0x78>)
 80009f6:	f023 0303 	bic.w	r3, r3, #3
 80009fa:	6013      	str	r3, [r2, #0]
    GPIOA->PUPDR &= ~(GPIO_PUPDR_PUPD0);  // Clear pull-up/pull-down bits
 80009fc:	4b13      	ldr	r3, [pc, #76]	; (8000a4c <Configure_buttonInterrupt+0x78>)
 80009fe:	68db      	ldr	r3, [r3, #12]
 8000a00:	4a12      	ldr	r2, [pc, #72]	; (8000a4c <Configure_buttonInterrupt+0x78>)
 8000a02:	f023 0303 	bic.w	r3, r3, #3
 8000a06:	60d3      	str	r3, [r2, #12]
    //GPIOA->PUPDR |= GPIO_PUPDR_PUPD0_0;  // Set pull-up mode

    // Connect EXTI Line 0 to PA0
    SYSCFG->EXTICR[0] &= ~SYSCFG_EXTICR1_EXTI0;
 8000a08:	4b11      	ldr	r3, [pc, #68]	; (8000a50 <Configure_buttonInterrupt+0x7c>)
 8000a0a:	689b      	ldr	r3, [r3, #8]
 8000a0c:	4a10      	ldr	r2, [pc, #64]	; (8000a50 <Configure_buttonInterrupt+0x7c>)
 8000a0e:	f023 030f 	bic.w	r3, r3, #15
 8000a12:	6093      	str	r3, [r2, #8]
    SYSCFG->EXTICR[0] |= SYSCFG_EXTICR1_EXTI0_PA;
 8000a14:	4b0e      	ldr	r3, [pc, #56]	; (8000a50 <Configure_buttonInterrupt+0x7c>)
 8000a16:	4a0e      	ldr	r2, [pc, #56]	; (8000a50 <Configure_buttonInterrupt+0x7c>)
 8000a18:	689b      	ldr	r3, [r3, #8]
 8000a1a:	6093      	str	r3, [r2, #8]

    // Configure EXTI Line 0 to interrupt on the rising edge
    EXTI->IMR |= EXTI_IMR_MR0;  // Enable interrupt on EXTI Line 0
 8000a1c:	4b0d      	ldr	r3, [pc, #52]	; (8000a54 <Configure_buttonInterrupt+0x80>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	4a0c      	ldr	r2, [pc, #48]	; (8000a54 <Configure_buttonInterrupt+0x80>)
 8000a22:	f043 0301 	orr.w	r3, r3, #1
 8000a26:	6013      	str	r3, [r2, #0]
    EXTI->FTSR |= EXTI_FTSR_TR0;  // Set falling edge trigger
 8000a28:	4b0a      	ldr	r3, [pc, #40]	; (8000a54 <Configure_buttonInterrupt+0x80>)
 8000a2a:	68db      	ldr	r3, [r3, #12]
 8000a2c:	4a09      	ldr	r2, [pc, #36]	; (8000a54 <Configure_buttonInterrupt+0x80>)
 8000a2e:	f043 0301 	orr.w	r3, r3, #1
 8000a32:	60d3      	str	r3, [r2, #12]

    // Enable and set the interrupt in the NVIC
    NVIC_EnableIRQ(EXTI0_IRQn);
 8000a34:	2006      	movs	r0, #6
 8000a36:	f7ff fe53 	bl	80006e0 <__NVIC_EnableIRQ>
    NVIC_SetPriority(EXTI0_IRQn, 0);
 8000a3a:	2100      	movs	r1, #0
 8000a3c:	2006      	movs	r0, #6
 8000a3e:	f7ff fe6d 	bl	800071c <__NVIC_SetPriority>
}
 8000a42:	bf00      	nop
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	bf00      	nop
 8000a48:	40023800 	.word	0x40023800
 8000a4c:	40020000 	.word	0x40020000
 8000a50:	40013800 	.word	0x40013800
 8000a54:	40013c00 	.word	0x40013c00

08000a58 <CAN_sendFrame>:


uint8_t CAN_sendFrame(CAN_frame CAN_mess){
 8000a58:	b490      	push	{r4, r7}
 8000a5a:	b086      	sub	sp, #24
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	463c      	mov	r4, r7
 8000a60:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    //Check if TxMailbox0 is empty
    if (CAN1->TSR & 0x04000000){
 8000a64:	4b25      	ldr	r3, [pc, #148]	; (8000afc <CAN_sendFrame+0xa4>)
 8000a66:	689b      	ldr	r3, [r3, #8]
 8000a68:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d03f      	beq.n	8000af0 <CAN_sendFrame+0x98>
        //fill the mailbox
        //Writing the id and the RTR
        uint32_t id = 0;
 8000a70:	2300      	movs	r3, #0
 8000a72:	617b      	str	r3, [r7, #20]
        if (CAN_mess.IDE == 0) { // standard mode
 8000a74:	793b      	ldrb	r3, [r7, #4]
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d106      	bne.n	8000a88 <CAN_sendFrame+0x30>
            id = (CAN_mess.ID << 21) | (CAN_mess.RTR << 1);
 8000a7a:	683b      	ldr	r3, [r7, #0]
 8000a7c:	055b      	lsls	r3, r3, #21
 8000a7e:	797a      	ldrb	r2, [r7, #5]
 8000a80:	0052      	lsls	r2, r2, #1
 8000a82:	4313      	orrs	r3, r2
 8000a84:	617b      	str	r3, [r7, #20]
 8000a86:	e007      	b.n	8000a98 <CAN_sendFrame+0x40>
        }
        else { // extended mode
            id = (CAN_mess.ID << 3) | (CAN_mess.RTR << 1) | (1 << 2);
 8000a88:	683b      	ldr	r3, [r7, #0]
 8000a8a:	00db      	lsls	r3, r3, #3
 8000a8c:	797a      	ldrb	r2, [r7, #5]
 8000a8e:	0052      	lsls	r2, r2, #1
 8000a90:	4313      	orrs	r3, r2
 8000a92:	f043 0304 	orr.w	r3, r3, #4
 8000a96:	617b      	str	r3, [r7, #20]
        }
        CAN1->sTxMailBox[0].TIR = id;
 8000a98:	4a18      	ldr	r2, [pc, #96]	; (8000afc <CAN_sendFrame+0xa4>)
 8000a9a:	697b      	ldr	r3, [r7, #20]
 8000a9c:	f8c2 3180 	str.w	r3, [r2, #384]	; 0x180
        CAN1->sTxMailBox[0].TDTR = CAN_mess.DLC;
 8000aa0:	79ba      	ldrb	r2, [r7, #6]
 8000aa2:	4b16      	ldr	r3, [pc, #88]	; (8000afc <CAN_sendFrame+0xa4>)
 8000aa4:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
        CAN1->sTxMailBox[0].TDLR = CAN_mess.data[3] << 24 | CAN_mess.data[2] << 16 | CAN_mess.data[1] << 8 | CAN_mess.data[0];
 8000aa8:	7abb      	ldrb	r3, [r7, #10]
 8000aaa:	061a      	lsls	r2, r3, #24
 8000aac:	7a7b      	ldrb	r3, [r7, #9]
 8000aae:	041b      	lsls	r3, r3, #16
 8000ab0:	431a      	orrs	r2, r3
 8000ab2:	7a3b      	ldrb	r3, [r7, #8]
 8000ab4:	021b      	lsls	r3, r3, #8
 8000ab6:	4313      	orrs	r3, r2
 8000ab8:	79fa      	ldrb	r2, [r7, #7]
 8000aba:	431a      	orrs	r2, r3
 8000abc:	4b0f      	ldr	r3, [pc, #60]	; (8000afc <CAN_sendFrame+0xa4>)
 8000abe:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
        CAN1->sTxMailBox[0].TDHR = CAN_mess.data[7] << 24 | CAN_mess.data[6] << 16 | CAN_mess.data[5] << 8 | CAN_mess.data[4];
 8000ac2:	7bbb      	ldrb	r3, [r7, #14]
 8000ac4:	061a      	lsls	r2, r3, #24
 8000ac6:	7b7b      	ldrb	r3, [r7, #13]
 8000ac8:	041b      	lsls	r3, r3, #16
 8000aca:	431a      	orrs	r2, r3
 8000acc:	7b3b      	ldrb	r3, [r7, #12]
 8000ace:	021b      	lsls	r3, r3, #8
 8000ad0:	4313      	orrs	r3, r2
 8000ad2:	7afa      	ldrb	r2, [r7, #11]
 8000ad4:	431a      	orrs	r2, r3
 8000ad6:	4b09      	ldr	r3, [pc, #36]	; (8000afc <CAN_sendFrame+0xa4>)
 8000ad8:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c

        CAN1->sTxMailBox[0].TIR |= 1; //Send the message
 8000adc:	4b07      	ldr	r3, [pc, #28]	; (8000afc <CAN_sendFrame+0xa4>)
 8000ade:	f8d3 3180 	ldr.w	r3, [r3, #384]	; 0x180
 8000ae2:	4a06      	ldr	r2, [pc, #24]	; (8000afc <CAN_sendFrame+0xa4>)
 8000ae4:	f043 0301 	orr.w	r3, r3, #1
 8000ae8:	f8c2 3180 	str.w	r3, [r2, #384]	; 0x180
        return(1);
 8000aec:	2301      	movs	r3, #1
 8000aee:	e000      	b.n	8000af2 <CAN_sendFrame+0x9a>
    }
    else return(0);
 8000af0:	2300      	movs	r3, #0
}
 8000af2:	4618      	mov	r0, r3
 8000af4:	3718      	adds	r7, #24
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bc90      	pop	{r4, r7}
 8000afa:	4770      	bx	lr
 8000afc:	40006400 	.word	0x40006400

08000b00 <CAN1_RX0_IRQHandler>:



// Interrupt handler for CAN1 RX0
void CAN1_RX0_IRQHandler(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	af00      	add	r7, sp, #0
    if (CAN1->RF0R & CAN_RF0R_FMP0) // check if there is a message in the FIFO
 8000b04:	4b07      	ldr	r3, [pc, #28]	; (8000b24 <CAN1_RX0_IRQHandler+0x24>)
 8000b06:	68db      	ldr	r3, [r3, #12]
 8000b08:	f003 0303 	and.w	r3, r3, #3
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d007      	beq.n	8000b20 <CAN1_RX0_IRQHandler+0x20>
    {
        // call the receive callback function
        CAN_receiveCallback();
 8000b10:	f000 f894 	bl	8000c3c <CAN_receiveCallback>
        // clear the message from the FIFO
        CAN1->RF0R |= CAN_RF0R_RFOM0;
 8000b14:	4b03      	ldr	r3, [pc, #12]	; (8000b24 <CAN1_RX0_IRQHandler+0x24>)
 8000b16:	68db      	ldr	r3, [r3, #12]
 8000b18:	4a02      	ldr	r2, [pc, #8]	; (8000b24 <CAN1_RX0_IRQHandler+0x24>)
 8000b1a:	f043 0320 	orr.w	r3, r3, #32
 8000b1e:	60d3      	str	r3, [r2, #12]
    }
}
 8000b20:	bf00      	nop
 8000b22:	bd80      	pop	{r7, pc}
 8000b24:	40006400 	.word	0x40006400

08000b28 <CAN_frameToString>:

void CAN_frameToString(CAN_frame* frame, char* str) {
 8000b28:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000b2c:	b089      	sub	sp, #36	; 0x24
 8000b2e:	af02      	add	r7, sp, #8
 8000b30:	6078      	str	r0, [r7, #4]
 8000b32:	6039      	str	r1, [r7, #0]
 8000b34:	466b      	mov	r3, sp
 8000b36:	461e      	mov	r6, r3
    sprintf(str, "ID: %lu, IDE: %u, RTR: %u, DLC: %u, Data: ",
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	681a      	ldr	r2, [r3, #0]
            frame->ID, frame->IDE, frame->RTR, frame->DLC);
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	791b      	ldrb	r3, [r3, #4]
    sprintf(str, "ID: %lu, IDE: %u, RTR: %u, DLC: %u, Data: ",
 8000b40:	4618      	mov	r0, r3
            frame->ID, frame->IDE, frame->RTR, frame->DLC);
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	795b      	ldrb	r3, [r3, #5]
    sprintf(str, "ID: %lu, IDE: %u, RTR: %u, DLC: %u, Data: ",
 8000b46:	4619      	mov	r1, r3
            frame->ID, frame->IDE, frame->RTR, frame->DLC);
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	799b      	ldrb	r3, [r3, #6]
    sprintf(str, "ID: %lu, IDE: %u, RTR: %u, DLC: %u, Data: ",
 8000b4c:	9301      	str	r3, [sp, #4]
 8000b4e:	9100      	str	r1, [sp, #0]
 8000b50:	4603      	mov	r3, r0
 8000b52:	4926      	ldr	r1, [pc, #152]	; (8000bec <CAN_frameToString+0xc4>)
 8000b54:	6838      	ldr	r0, [r7, #0]
 8000b56:	f001 fb23 	bl	80021a0 <siprintf>

    char temp[frame->DLC];
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	7999      	ldrb	r1, [r3, #6]
 8000b5e:	460b      	mov	r3, r1
 8000b60:	3b01      	subs	r3, #1
 8000b62:	613b      	str	r3, [r7, #16]
 8000b64:	b2cb      	uxtb	r3, r1
 8000b66:	2200      	movs	r2, #0
 8000b68:	4698      	mov	r8, r3
 8000b6a:	4691      	mov	r9, r2
 8000b6c:	f04f 0200 	mov.w	r2, #0
 8000b70:	f04f 0300 	mov.w	r3, #0
 8000b74:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000b78:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000b7c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000b80:	b2cb      	uxtb	r3, r1
 8000b82:	2200      	movs	r2, #0
 8000b84:	461c      	mov	r4, r3
 8000b86:	4615      	mov	r5, r2
 8000b88:	f04f 0200 	mov.w	r2, #0
 8000b8c:	f04f 0300 	mov.w	r3, #0
 8000b90:	00eb      	lsls	r3, r5, #3
 8000b92:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000b96:	00e2      	lsls	r2, r4, #3
 8000b98:	460b      	mov	r3, r1
 8000b9a:	3307      	adds	r3, #7
 8000b9c:	08db      	lsrs	r3, r3, #3
 8000b9e:	00db      	lsls	r3, r3, #3
 8000ba0:	ebad 0d03 	sub.w	sp, sp, r3
 8000ba4:	ab02      	add	r3, sp, #8
 8000ba6:	3300      	adds	r3, #0
 8000ba8:	60fb      	str	r3, [r7, #12]
    for (int i = 0; i < frame->DLC; i++) {
 8000baa:	2300      	movs	r3, #0
 8000bac:	617b      	str	r3, [r7, #20]
 8000bae:	e010      	b.n	8000bd2 <CAN_frameToString+0xaa>
        sprintf(temp, "%02X ", frame->data[i]);
 8000bb0:	687a      	ldr	r2, [r7, #4]
 8000bb2:	697b      	ldr	r3, [r7, #20]
 8000bb4:	4413      	add	r3, r2
 8000bb6:	3307      	adds	r3, #7
 8000bb8:	781b      	ldrb	r3, [r3, #0]
 8000bba:	461a      	mov	r2, r3
 8000bbc:	490c      	ldr	r1, [pc, #48]	; (8000bf0 <CAN_frameToString+0xc8>)
 8000bbe:	68f8      	ldr	r0, [r7, #12]
 8000bc0:	f001 faee 	bl	80021a0 <siprintf>
        strcat(str, temp);
 8000bc4:	68f9      	ldr	r1, [r7, #12]
 8000bc6:	6838      	ldr	r0, [r7, #0]
 8000bc8:	f001 fb0a 	bl	80021e0 <strcat>
    for (int i = 0; i < frame->DLC; i++) {
 8000bcc:	697b      	ldr	r3, [r7, #20]
 8000bce:	3301      	adds	r3, #1
 8000bd0:	617b      	str	r3, [r7, #20]
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	799b      	ldrb	r3, [r3, #6]
 8000bd6:	461a      	mov	r2, r3
 8000bd8:	697b      	ldr	r3, [r7, #20]
 8000bda:	4293      	cmp	r3, r2
 8000bdc:	dbe8      	blt.n	8000bb0 <CAN_frameToString+0x88>
 8000bde:	46b5      	mov	sp, r6
    }
}
 8000be0:	bf00      	nop
 8000be2:	371c      	adds	r7, #28
 8000be4:	46bd      	mov	sp, r7
 8000be6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000bea:	bf00      	nop
 8000bec:	080028d4 	.word	0x080028d4
 8000bf0:	08002900 	.word	0x08002900

08000bf4 <EXTI0_IRQHandler>:

void EXTI0_IRQHandler(void) {
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	af00      	add	r7, sp, #0
    if ((EXTI->PR & EXTI_PR_PR0) != 0) {
 8000bf8:	4b07      	ldr	r3, [pc, #28]	; (8000c18 <EXTI0_IRQHandler+0x24>)
 8000bfa:	695b      	ldr	r3, [r3, #20]
 8000bfc:	f003 0301 	and.w	r3, r3, #1
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d007      	beq.n	8000c14 <EXTI0_IRQHandler+0x20>
        // Button is pressed
    	EXTI0_buttonpressCallback();
 8000c04:	f000 f80a 	bl	8000c1c <EXTI0_buttonpressCallback>
        EXTI->PR |= EXTI_PR_PR0; // Clear the interrupt flag for EXTI Line 0
 8000c08:	4b03      	ldr	r3, [pc, #12]	; (8000c18 <EXTI0_IRQHandler+0x24>)
 8000c0a:	695b      	ldr	r3, [r3, #20]
 8000c0c:	4a02      	ldr	r2, [pc, #8]	; (8000c18 <EXTI0_IRQHandler+0x24>)
 8000c0e:	f043 0301 	orr.w	r3, r3, #1
 8000c12:	6153      	str	r3, [r2, #20]

    }
}
 8000c14:	bf00      	nop
 8000c16:	bd80      	pop	{r7, pc}
 8000c18:	40013c00 	.word	0x40013c00

08000c1c <EXTI0_buttonpressCallback>:

void EXTI0_buttonpressCallback(){
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	af00      	add	r7, sp, #0
	CAN_sendFrame(Counter);
 8000c20:	4b05      	ldr	r3, [pc, #20]	; (8000c38 <EXTI0_buttonpressCallback+0x1c>)
 8000c22:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000c24:	f7ff ff18 	bl	8000a58 <CAN_sendFrame>
	Counter.data[0]+= 1;
 8000c28:	4b03      	ldr	r3, [pc, #12]	; (8000c38 <EXTI0_buttonpressCallback+0x1c>)
 8000c2a:	79db      	ldrb	r3, [r3, #7]
 8000c2c:	3301      	adds	r3, #1
 8000c2e:	b2da      	uxtb	r2, r3
 8000c30:	4b01      	ldr	r3, [pc, #4]	; (8000c38 <EXTI0_buttonpressCallback+0x1c>)
 8000c32:	71da      	strb	r2, [r3, #7]
}
 8000c34:	bf00      	nop
 8000c36:	bd80      	pop	{r7, pc}
 8000c38:	20000090 	.word	0x20000090

08000c3c <CAN_receiveCallback>:


// Receive callback function to be implemented by user
void CAN_receiveCallback(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b09a      	sub	sp, #104	; 0x68
 8000c40:	af00      	add	r7, sp, #0
	CAN_frame CAN_mess;
	// read the message from the FIFO
	CAN_mess.IDE = (CAN1->sFIFOMailBox[0].RIR & CAN_RI0R_IDE) ? 1 : 0; // check if extended identifier
 8000c42:	4b37      	ldr	r3, [pc, #220]	; (8000d20 <CAN_receiveCallback+0xe4>)
 8000c44:	f8d3 31b0 	ldr.w	r3, [r3, #432]	; 0x1b0
 8000c48:	f003 0304 	and.w	r3, r3, #4
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	bf14      	ite	ne
 8000c50:	2301      	movne	r3, #1
 8000c52:	2300      	moveq	r3, #0
 8000c54:	b2db      	uxtb	r3, r3
 8000c56:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
	if (CAN_mess.IDE == 0) { // standard identifier
 8000c5a:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d107      	bne.n	8000c72 <CAN_receiveCallback+0x36>
		CAN_mess.ID = (CAN1->sFIFOMailBox[0].RIR >> 21) & 0x7FF; //Fetch the 11bits ID
 8000c62:	4b2f      	ldr	r3, [pc, #188]	; (8000d20 <CAN_receiveCallback+0xe4>)
 8000c64:	f8d3 31b0 	ldr.w	r3, [r3, #432]	; 0x1b0
 8000c68:	0d5b      	lsrs	r3, r3, #21
 8000c6a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000c6e:	653b      	str	r3, [r7, #80]	; 0x50
 8000c70:	e006      	b.n	8000c80 <CAN_receiveCallback+0x44>
	}else { // extended identifier
		CAN_mess.ID = (CAN1->sFIFOMailBox[0].RIR >> 3) & 0x1FFFFFFF; //Fetch the 29 bit ID
 8000c72:	4b2b      	ldr	r3, [pc, #172]	; (8000d20 <CAN_receiveCallback+0xe4>)
 8000c74:	f8d3 31b0 	ldr.w	r3, [r3, #432]	; 0x1b0
 8000c78:	08db      	lsrs	r3, r3, #3
 8000c7a:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 8000c7e:	653b      	str	r3, [r7, #80]	; 0x50
	}
	CAN_mess.RTR = (CAN1->sFIFOMailBox[0].RIR & CAN_RI0R_RTR) ? 1 : 0; //Is it a reception trame?
 8000c80:	4b27      	ldr	r3, [pc, #156]	; (8000d20 <CAN_receiveCallback+0xe4>)
 8000c82:	f8d3 31b0 	ldr.w	r3, [r3, #432]	; 0x1b0
 8000c86:	f003 0302 	and.w	r3, r3, #2
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	bf14      	ite	ne
 8000c8e:	2301      	movne	r3, #1
 8000c90:	2300      	moveq	r3, #0
 8000c92:	b2db      	uxtb	r3, r3
 8000c94:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
	CAN_mess.DLC = CAN1->sFIFOMailBox[0].RDTR & 0x0F;
 8000c98:	4b21      	ldr	r3, [pc, #132]	; (8000d20 <CAN_receiveCallback+0xe4>)
 8000c9a:	f8d3 31b4 	ldr.w	r3, [r3, #436]	; 0x1b4
 8000c9e:	b2db      	uxtb	r3, r3
 8000ca0:	f003 030f 	and.w	r3, r3, #15
 8000ca4:	b2db      	uxtb	r3, r3
 8000ca6:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
	for (int i = 0; i < CAN_mess.DLC; i++){
 8000caa:	2300      	movs	r3, #0
 8000cac:	667b      	str	r3, [r7, #100]	; 0x64
 8000cae:	e010      	b.n	8000cd2 <CAN_receiveCallback+0x96>
		CAN_mess.data[i] = (CAN1->sFIFOMailBox[0].RDLR >> (i*8)) & 0xFF;
 8000cb0:	4b1b      	ldr	r3, [pc, #108]	; (8000d20 <CAN_receiveCallback+0xe4>)
 8000cb2:	f8d3 21b8 	ldr.w	r2, [r3, #440]	; 0x1b8
 8000cb6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000cb8:	00db      	lsls	r3, r3, #3
 8000cba:	fa22 f303 	lsr.w	r3, r2, r3
 8000cbe:	b2d9      	uxtb	r1, r3
 8000cc0:	f107 0257 	add.w	r2, r7, #87	; 0x57
 8000cc4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000cc6:	4413      	add	r3, r2
 8000cc8:	460a      	mov	r2, r1
 8000cca:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < CAN_mess.DLC; i++){
 8000ccc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000cce:	3301      	adds	r3, #1
 8000cd0:	667b      	str	r3, [r7, #100]	; 0x64
 8000cd2:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8000cd6:	461a      	mov	r2, r3
 8000cd8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000cda:	4293      	cmp	r3, r2
 8000cdc:	dbe8      	blt.n	8000cb0 <CAN_receiveCallback+0x74>
	}
	int overwrite = pushToBuffer(ReciveBuffer,(void**)&CAN_mess);
 8000cde:	4b11      	ldr	r3, [pc, #68]	; (8000d24 <CAN_receiveCallback+0xe8>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8000ce6:	4611      	mov	r1, r2
 8000ce8:	4618      	mov	r0, r3
 8000cea:	f000 f838 	bl	8000d5e <pushToBuffer>
 8000cee:	6638      	str	r0, [r7, #96]	; 0x60
	if (overwrite == 1){
 8000cf0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000cf2:	2b01      	cmp	r3, #1
 8000cf4:	d102      	bne.n	8000cfc <CAN_receiveCallback+0xc0>
		serial_puts("Buffer is full, overwriting oldest message\r\n");
 8000cf6:	480c      	ldr	r0, [pc, #48]	; (8000d28 <CAN_receiveCallback+0xec>)
 8000cf8:	f000 fab6 	bl	8001268 <serial_puts>
	}
	char stringbuffer[80];
	CAN_frameToString(&CAN_mess,stringbuffer);
 8000cfc:	463a      	mov	r2, r7
 8000cfe:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000d02:	4611      	mov	r1, r2
 8000d04:	4618      	mov	r0, r3
 8000d06:	f7ff ff0f 	bl	8000b28 <CAN_frameToString>
	serial_puts(stringbuffer);
 8000d0a:	463b      	mov	r3, r7
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f000 faab 	bl	8001268 <serial_puts>
	newLine();
 8000d12:	f000 fac5 	bl	80012a0 <newLine>
}
 8000d16:	bf00      	nop
 8000d18:	3768      	adds	r7, #104	; 0x68
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	40006400 	.word	0x40006400
 8000d24:	200000a0 	.word	0x200000a0
 8000d28:	08002908 	.word	0x08002908

08000d2c <getNewBuffer>:
	int readIndex;
	int writeIndex;
	int bufferLenght;
}CircularBuffer;

CircularBuffer* getNewBuffer(void){
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b082      	sub	sp, #8
 8000d30:	af00      	add	r7, sp, #0

  CircularBuffer* newbuffer = (CircularBuffer*) malloc(sizeof(CircularBuffer));
 8000d32:	20ac      	movs	r0, #172	; 0xac
 8000d34:	f001 f934 	bl	8001fa0 <malloc>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	607b      	str	r3, [r7, #4]
  newbuffer->readIndex = 0;
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	2200      	movs	r2, #0
 8000d40:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  newbuffer->writeIndex = 0;
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	2200      	movs	r2, #0
 8000d48:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  newbuffer->bufferLenght = 0;
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	2200      	movs	r2, #0
 8000d50:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  return newbuffer;
 8000d54:	687b      	ldr	r3, [r7, #4]
}
 8000d56:	4618      	mov	r0, r3
 8000d58:	3708      	adds	r7, #8
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}

08000d5e <pushToBuffer>:

int pushToBuffer(CircularBuffer *buffer, void* frame){
 8000d5e:	b490      	push	{r4, r7}
 8000d60:	b082      	sub	sp, #8
 8000d62:	af00      	add	r7, sp, #0
 8000d64:	6078      	str	r0, [r7, #4]
 8000d66:	6039      	str	r1, [r7, #0]
  if(buffer->bufferLenght == 10){
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8000d6e:	2b0a      	cmp	r3, #10
 8000d70:	d101      	bne.n	8000d76 <pushToBuffer+0x18>
    //Buffer plein
    return 1;
 8000d72:	2301      	movs	r3, #1
 8000d74:	e023      	b.n	8000dbe <pushToBuffer+0x60>
  }

  buffer->frameBuffer[buffer->writeIndex] = *(CAN_frame*)frame;
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8000d7c:	687a      	ldr	r2, [r7, #4]
 8000d7e:	011b      	lsls	r3, r3, #4
 8000d80:	441a      	add	r2, r3
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	4614      	mov	r4, r2
 8000d86:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d88:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  buffer->bufferLenght++;
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8000d92:	1c5a      	adds	r2, r3, #1
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8

  if(buffer->writeIndex == 10){
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8000da0:	2b0a      	cmp	r3, #10
 8000da2:	d104      	bne.n	8000dae <pushToBuffer+0x50>
    buffer->writeIndex = 0;
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	2200      	movs	r2, #0
 8000da8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
 8000dac:	e006      	b.n	8000dbc <pushToBuffer+0x5e>
  }else{
    buffer->writeIndex++;
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8000db4:	1c5a      	adds	r2, r3, #1
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  }
  return 0;
 8000dbc:	2300      	movs	r3, #0
}
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	3708      	adds	r7, #8
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bc90      	pop	{r4, r7}
 8000dc6:	4770      	bx	lr

08000dc8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b086      	sub	sp, #24
 8000dcc:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	CAN_frame frame;

	// Initialiser les champs de la structure
	frame.ID = 0x524010;
 8000dce:	4b15      	ldr	r3, [pc, #84]	; (8000e24 <main+0x5c>)
 8000dd0:	603b      	str	r3, [r7, #0]
	frame.IDE = 0x1;
 8000dd2:	2301      	movs	r3, #1
 8000dd4:	713b      	strb	r3, [r7, #4]
	frame.RTR = 0;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	717b      	strb	r3, [r7, #5]
	frame.DLC = 4;
 8000dda:	2304      	movs	r3, #4
 8000ddc:	71bb      	strb	r3, [r7, #6]
	frame.data[0] = 0xAA;
 8000dde:	23aa      	movs	r3, #170	; 0xaa
 8000de0:	71fb      	strb	r3, [r7, #7]
	frame.data[1] = 0xBB;
 8000de2:	23bb      	movs	r3, #187	; 0xbb
 8000de4:	723b      	strb	r3, [r7, #8]
	frame.data[2] = 0xCC;
 8000de6:	23cc      	movs	r3, #204	; 0xcc
 8000de8:	727b      	strb	r3, [r7, #9]
	frame.data[3] = 0xDD;
 8000dea:	23dd      	movs	r3, #221	; 0xdd
 8000dec:	72bb      	strb	r3, [r7, #10]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dee:	f000 facd 	bl	800138c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000df2:	f000 f819 	bl	8000e28 <SystemClock_Config>
  init_usart_int();
 8000df6:	f000 f9ab 	bl	8001150 <init_usart_int>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */
  CAN_GPIO_Init();
 8000dfa:	f7ff fcd1 	bl	80007a0 <CAN_GPIO_Init>
  CAN_Counter_Init();
 8000dfe:	f7ff fcb7 	bl	8000770 <CAN_Counter_Init>
  UART_Init();
 8000e02:	f7ff fbc7 	bl	8000594 <UART_Init>

  //2.3
  //32bit mode, list mode
  //ID = 0x010,standard ID, accept both data and request frame
  CAN_config(1,1,(0x10 << 5),0x2,(0x10 << 5),0x00);
 8000e06:	2300      	movs	r3, #0
 8000e08:	9301      	str	r3, [sp, #4]
 8000e0a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e0e:	9300      	str	r3, [sp, #0]
 8000e10:	2302      	movs	r3, #2
 8000e12:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e16:	2101      	movs	r1, #1
 8000e18:	2001      	movs	r0, #1
 8000e1a:	f7ff fd15 	bl	8000848 <CAN_config>
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8000e1e:	b662      	cpsie	i
}
 8000e20:	bf00      	nop

  /* USER CODE END 2 */
  __enable_irq();
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1){
 8000e22:	e7fe      	b.n	8000e22 <main+0x5a>
 8000e24:	00524010 	.word	0x00524010

08000e28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b094      	sub	sp, #80	; 0x50
 8000e2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e2e:	f107 0320 	add.w	r3, r7, #32
 8000e32:	2230      	movs	r2, #48	; 0x30
 8000e34:	2100      	movs	r1, #0
 8000e36:	4618      	mov	r0, r3
 8000e38:	f001 f8ba 	bl	8001fb0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e3c:	f107 030c 	add.w	r3, r7, #12
 8000e40:	2200      	movs	r2, #0
 8000e42:	601a      	str	r2, [r3, #0]
 8000e44:	605a      	str	r2, [r3, #4]
 8000e46:	609a      	str	r2, [r3, #8]
 8000e48:	60da      	str	r2, [r3, #12]
 8000e4a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	60bb      	str	r3, [r7, #8]
 8000e50:	4b28      	ldr	r3, [pc, #160]	; (8000ef4 <SystemClock_Config+0xcc>)
 8000e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e54:	4a27      	ldr	r2, [pc, #156]	; (8000ef4 <SystemClock_Config+0xcc>)
 8000e56:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e5a:	6413      	str	r3, [r2, #64]	; 0x40
 8000e5c:	4b25      	ldr	r3, [pc, #148]	; (8000ef4 <SystemClock_Config+0xcc>)
 8000e5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e64:	60bb      	str	r3, [r7, #8]
 8000e66:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e68:	2300      	movs	r3, #0
 8000e6a:	607b      	str	r3, [r7, #4]
 8000e6c:	4b22      	ldr	r3, [pc, #136]	; (8000ef8 <SystemClock_Config+0xd0>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	4a21      	ldr	r2, [pc, #132]	; (8000ef8 <SystemClock_Config+0xd0>)
 8000e72:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e76:	6013      	str	r3, [r2, #0]
 8000e78:	4b1f      	ldr	r3, [pc, #124]	; (8000ef8 <SystemClock_Config+0xd0>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e80:	607b      	str	r3, [r7, #4]
 8000e82:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e84:	2301      	movs	r3, #1
 8000e86:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e88:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e8c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e8e:	2302      	movs	r3, #2
 8000e90:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e92:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000e96:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000e98:	2308      	movs	r3, #8
 8000e9a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000e9c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000ea0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ea2:	2302      	movs	r3, #2
 8000ea4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000ea6:	2307      	movs	r3, #7
 8000ea8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000eaa:	f107 0320 	add.w	r3, r7, #32
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f000 fbe8 	bl	8001684 <HAL_RCC_OscConfig>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d001      	beq.n	8000ebe <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000eba:	f000 f81f 	bl	8000efc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ebe:	230f      	movs	r3, #15
 8000ec0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ec2:	2302      	movs	r3, #2
 8000ec4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000eca:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000ece:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000ed0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ed4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000ed6:	f107 030c 	add.w	r3, r7, #12
 8000eda:	2105      	movs	r1, #5
 8000edc:	4618      	mov	r0, r3
 8000ede:	f000 fe49 	bl	8001b74 <HAL_RCC_ClockConfig>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d001      	beq.n	8000eec <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000ee8:	f000 f808 	bl	8000efc <Error_Handler>
  }
}
 8000eec:	bf00      	nop
 8000eee:	3750      	adds	r7, #80	; 0x50
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	40023800 	.word	0x40023800
 8000ef8:	40007000 	.word	0x40007000

08000efc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000efc:	b480      	push	{r7}
 8000efe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f00:	b672      	cpsid	i
}
 8000f02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f04:	e7fe      	b.n	8000f04 <Error_Handler+0x8>
	...

08000f08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b082      	sub	sp, #8
 8000f0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f0e:	2300      	movs	r3, #0
 8000f10:	607b      	str	r3, [r7, #4]
 8000f12:	4b10      	ldr	r3, [pc, #64]	; (8000f54 <HAL_MspInit+0x4c>)
 8000f14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f16:	4a0f      	ldr	r2, [pc, #60]	; (8000f54 <HAL_MspInit+0x4c>)
 8000f18:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f1c:	6453      	str	r3, [r2, #68]	; 0x44
 8000f1e:	4b0d      	ldr	r3, [pc, #52]	; (8000f54 <HAL_MspInit+0x4c>)
 8000f20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f26:	607b      	str	r3, [r7, #4]
 8000f28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	603b      	str	r3, [r7, #0]
 8000f2e:	4b09      	ldr	r3, [pc, #36]	; (8000f54 <HAL_MspInit+0x4c>)
 8000f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f32:	4a08      	ldr	r2, [pc, #32]	; (8000f54 <HAL_MspInit+0x4c>)
 8000f34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f38:	6413      	str	r3, [r2, #64]	; 0x40
 8000f3a:	4b06      	ldr	r3, [pc, #24]	; (8000f54 <HAL_MspInit+0x4c>)
 8000f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f42:	603b      	str	r3, [r7, #0]
 8000f44:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000f46:	2007      	movs	r0, #7
 8000f48:	f000 fb68 	bl	800161c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f4c:	bf00      	nop
 8000f4e:	3708      	adds	r7, #8
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	40023800 	.word	0x40023800

08000f58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f5c:	e7fe      	b.n	8000f5c <NMI_Handler+0x4>

08000f5e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f5e:	b480      	push	{r7}
 8000f60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f62:	e7fe      	b.n	8000f62 <HardFault_Handler+0x4>

08000f64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f68:	e7fe      	b.n	8000f68 <MemManage_Handler+0x4>

08000f6a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f6a:	b480      	push	{r7}
 8000f6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f6e:	e7fe      	b.n	8000f6e <BusFault_Handler+0x4>

08000f70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f74:	e7fe      	b.n	8000f74 <UsageFault_Handler+0x4>

08000f76 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f76:	b480      	push	{r7}
 8000f78:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f7a:	bf00      	nop
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f82:	4770      	bx	lr

08000f84 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f88:	bf00      	nop
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f90:	4770      	bx	lr

08000f92 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f92:	b480      	push	{r7}
 8000f94:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f96:	bf00      	nop
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9e:	4770      	bx	lr

08000fa0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fa4:	f000 fa44 	bl	8001430 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fa8:	bf00      	nop
 8000faa:	bd80      	pop	{r7, pc}

08000fac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b086      	sub	sp, #24
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fb4:	4a14      	ldr	r2, [pc, #80]	; (8001008 <_sbrk+0x5c>)
 8000fb6:	4b15      	ldr	r3, [pc, #84]	; (800100c <_sbrk+0x60>)
 8000fb8:	1ad3      	subs	r3, r2, r3
 8000fba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fbc:	697b      	ldr	r3, [r7, #20]
 8000fbe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fc0:	4b13      	ldr	r3, [pc, #76]	; (8001010 <_sbrk+0x64>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d102      	bne.n	8000fce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fc8:	4b11      	ldr	r3, [pc, #68]	; (8001010 <_sbrk+0x64>)
 8000fca:	4a12      	ldr	r2, [pc, #72]	; (8001014 <_sbrk+0x68>)
 8000fcc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fce:	4b10      	ldr	r3, [pc, #64]	; (8001010 <_sbrk+0x64>)
 8000fd0:	681a      	ldr	r2, [r3, #0]
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	4413      	add	r3, r2
 8000fd6:	693a      	ldr	r2, [r7, #16]
 8000fd8:	429a      	cmp	r2, r3
 8000fda:	d207      	bcs.n	8000fec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fdc:	f000 ffb6 	bl	8001f4c <__errno>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	220c      	movs	r2, #12
 8000fe4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fe6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000fea:	e009      	b.n	8001000 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fec:	4b08      	ldr	r3, [pc, #32]	; (8001010 <_sbrk+0x64>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ff2:	4b07      	ldr	r3, [pc, #28]	; (8001010 <_sbrk+0x64>)
 8000ff4:	681a      	ldr	r2, [r3, #0]
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	4413      	add	r3, r2
 8000ffa:	4a05      	ldr	r2, [pc, #20]	; (8001010 <_sbrk+0x64>)
 8000ffc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ffe:	68fb      	ldr	r3, [r7, #12]
}
 8001000:	4618      	mov	r0, r3
 8001002:	3718      	adds	r7, #24
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}
 8001008:	20020000 	.word	0x20020000
 800100c:	00000400 	.word	0x00000400
 8001010:	200000a4 	.word	0x200000a4
 8001014:	200000d0 	.word	0x200000d0

08001018 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800101c:	4b06      	ldr	r3, [pc, #24]	; (8001038 <SystemInit+0x20>)
 800101e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001022:	4a05      	ldr	r2, [pc, #20]	; (8001038 <SystemInit+0x20>)
 8001024:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001028:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800102c:	bf00      	nop
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop
 8001038:	e000ed00 	.word	0xe000ed00

0800103c <__NVIC_GetPriorityGrouping>:
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001040:	4b04      	ldr	r3, [pc, #16]	; (8001054 <__NVIC_GetPriorityGrouping+0x18>)
 8001042:	68db      	ldr	r3, [r3, #12]
 8001044:	0a1b      	lsrs	r3, r3, #8
 8001046:	f003 0307 	and.w	r3, r3, #7
}
 800104a:	4618      	mov	r0, r3
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr
 8001054:	e000ed00 	.word	0xe000ed00

08001058 <__NVIC_EnableIRQ>:
{
 8001058:	b480      	push	{r7}
 800105a:	b083      	sub	sp, #12
 800105c:	af00      	add	r7, sp, #0
 800105e:	4603      	mov	r3, r0
 8001060:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001062:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001066:	2b00      	cmp	r3, #0
 8001068:	db0b      	blt.n	8001082 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800106a:	79fb      	ldrb	r3, [r7, #7]
 800106c:	f003 021f 	and.w	r2, r3, #31
 8001070:	4907      	ldr	r1, [pc, #28]	; (8001090 <__NVIC_EnableIRQ+0x38>)
 8001072:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001076:	095b      	lsrs	r3, r3, #5
 8001078:	2001      	movs	r0, #1
 800107a:	fa00 f202 	lsl.w	r2, r0, r2
 800107e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001082:	bf00      	nop
 8001084:	370c      	adds	r7, #12
 8001086:	46bd      	mov	sp, r7
 8001088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop
 8001090:	e000e100 	.word	0xe000e100

08001094 <__NVIC_SetPriority>:
{
 8001094:	b480      	push	{r7}
 8001096:	b083      	sub	sp, #12
 8001098:	af00      	add	r7, sp, #0
 800109a:	4603      	mov	r3, r0
 800109c:	6039      	str	r1, [r7, #0]
 800109e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	db0a      	blt.n	80010be <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	b2da      	uxtb	r2, r3
 80010ac:	490c      	ldr	r1, [pc, #48]	; (80010e0 <__NVIC_SetPriority+0x4c>)
 80010ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010b2:	0112      	lsls	r2, r2, #4
 80010b4:	b2d2      	uxtb	r2, r2
 80010b6:	440b      	add	r3, r1
 80010b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80010bc:	e00a      	b.n	80010d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	b2da      	uxtb	r2, r3
 80010c2:	4908      	ldr	r1, [pc, #32]	; (80010e4 <__NVIC_SetPriority+0x50>)
 80010c4:	79fb      	ldrb	r3, [r7, #7]
 80010c6:	f003 030f 	and.w	r3, r3, #15
 80010ca:	3b04      	subs	r3, #4
 80010cc:	0112      	lsls	r2, r2, #4
 80010ce:	b2d2      	uxtb	r2, r2
 80010d0:	440b      	add	r3, r1
 80010d2:	761a      	strb	r2, [r3, #24]
}
 80010d4:	bf00      	nop
 80010d6:	370c      	adds	r7, #12
 80010d8:	46bd      	mov	sp, r7
 80010da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010de:	4770      	bx	lr
 80010e0:	e000e100 	.word	0xe000e100
 80010e4:	e000ed00 	.word	0xe000ed00

080010e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b089      	sub	sp, #36	; 0x24
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	60f8      	str	r0, [r7, #12]
 80010f0:	60b9      	str	r1, [r7, #8]
 80010f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	f003 0307 	and.w	r3, r3, #7
 80010fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010fc:	69fb      	ldr	r3, [r7, #28]
 80010fe:	f1c3 0307 	rsb	r3, r3, #7
 8001102:	2b04      	cmp	r3, #4
 8001104:	bf28      	it	cs
 8001106:	2304      	movcs	r3, #4
 8001108:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800110a:	69fb      	ldr	r3, [r7, #28]
 800110c:	3304      	adds	r3, #4
 800110e:	2b06      	cmp	r3, #6
 8001110:	d902      	bls.n	8001118 <NVIC_EncodePriority+0x30>
 8001112:	69fb      	ldr	r3, [r7, #28]
 8001114:	3b03      	subs	r3, #3
 8001116:	e000      	b.n	800111a <NVIC_EncodePriority+0x32>
 8001118:	2300      	movs	r3, #0
 800111a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800111c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001120:	69bb      	ldr	r3, [r7, #24]
 8001122:	fa02 f303 	lsl.w	r3, r2, r3
 8001126:	43da      	mvns	r2, r3
 8001128:	68bb      	ldr	r3, [r7, #8]
 800112a:	401a      	ands	r2, r3
 800112c:	697b      	ldr	r3, [r7, #20]
 800112e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001130:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001134:	697b      	ldr	r3, [r7, #20]
 8001136:	fa01 f303 	lsl.w	r3, r1, r3
 800113a:	43d9      	mvns	r1, r3
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001140:	4313      	orrs	r3, r2
         );
}
 8001142:	4618      	mov	r0, r3
 8001144:	3724      	adds	r7, #36	; 0x24
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr
	...

08001150 <init_usart_int>:

	HAL_Delay(1);
}

// USART2 Initialization with Rx interrupt
void init_usart_int(void){
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0

	//Initialize PA2 as USART2_TX and PA3 as USART2_RX
	//Activate A port
	SET_BIT(RCC->AHB1ENR,RCC_AHB1ENR_GPIOAEN);
 8001154:	4b31      	ldr	r3, [pc, #196]	; (800121c <init_usart_int+0xcc>)
 8001156:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001158:	4a30      	ldr	r2, [pc, #192]	; (800121c <init_usart_int+0xcc>)
 800115a:	f043 0301 	orr.w	r3, r3, #1
 800115e:	6313      	str	r3, [r2, #48]	; 0x30
    /* Setup PA2 and PA3 as Alternate Function */
	GPIOA->MODER |= 0x000000A0;
 8001160:	4b2f      	ldr	r3, [pc, #188]	; (8001220 <init_usart_int+0xd0>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	4a2e      	ldr	r2, [pc, #184]	; (8001220 <init_usart_int+0xd0>)
 8001166:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 800116a:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= 0xFFFFFFAF;
 800116c:	4b2c      	ldr	r3, [pc, #176]	; (8001220 <init_usart_int+0xd0>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4a2b      	ldr	r2, [pc, #172]	; (8001220 <init_usart_int+0xd0>)
 8001172:	f023 0350 	bic.w	r3, r3, #80	; 0x50
 8001176:	6013      	str	r3, [r2, #0]
	/* Setup Alternate function as USART2 */
	GPIOA->AFR[0] &= 0xFFFF77FF;
 8001178:	4b29      	ldr	r3, [pc, #164]	; (8001220 <init_usart_int+0xd0>)
 800117a:	6a1b      	ldr	r3, [r3, #32]
 800117c:	4a28      	ldr	r2, [pc, #160]	; (8001220 <init_usart_int+0xd0>)
 800117e:	f423 4308 	bic.w	r3, r3, #34816	; 0x8800
 8001182:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= 0x00007700;
 8001184:	4b26      	ldr	r3, [pc, #152]	; (8001220 <init_usart_int+0xd0>)
 8001186:	6a1b      	ldr	r3, [r3, #32]
 8001188:	4a25      	ldr	r2, [pc, #148]	; (8001220 <init_usart_int+0xd0>)
 800118a:	f443 43ee 	orr.w	r3, r3, #30464	; 0x7700
 800118e:	6213      	str	r3, [r2, #32]
	/* Push pull output */
	GPIOA->OTYPER &= 0xFFFFFFF3;
 8001190:	4b23      	ldr	r3, [pc, #140]	; (8001220 <init_usart_int+0xd0>)
 8001192:	685b      	ldr	r3, [r3, #4]
 8001194:	4a22      	ldr	r2, [pc, #136]	; (8001220 <init_usart_int+0xd0>)
 8001196:	f023 030c 	bic.w	r3, r3, #12
 800119a:	6053      	str	r3, [r2, #4]
	/* Pull up resistor on */
	GPIOA->PUPDR &= 0xFFFFFF5F;
 800119c:	4b20      	ldr	r3, [pc, #128]	; (8001220 <init_usart_int+0xd0>)
 800119e:	68db      	ldr	r3, [r3, #12]
 80011a0:	4a1f      	ldr	r2, [pc, #124]	; (8001220 <init_usart_int+0xd0>)
 80011a2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80011a6:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= 0x00000050;
 80011a8:	4b1d      	ldr	r3, [pc, #116]	; (8001220 <init_usart_int+0xd0>)
 80011aa:	68db      	ldr	r3, [r3, #12]
 80011ac:	4a1c      	ldr	r2, [pc, #112]	; (8001220 <init_usart_int+0xd0>)
 80011ae:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 80011b2:	60d3      	str	r3, [r2, #12]
	/* Output speed set to VeryHigh */
	GPIOA->OSPEEDR |= 0x000000F0;
 80011b4:	4b1a      	ldr	r3, [pc, #104]	; (8001220 <init_usart_int+0xd0>)
 80011b6:	689b      	ldr	r3, [r3, #8]
 80011b8:	4a19      	ldr	r2, [pc, #100]	; (8001220 <init_usart_int+0xd0>)
 80011ba:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 80011be:	6093      	str	r3, [r2, #8]


	//Activate USART2 Clock
	SET_BIT(RCC->APB1ENR,RCC_APB1ENR_USART2EN);
 80011c0:	4b16      	ldr	r3, [pc, #88]	; (800121c <init_usart_int+0xcc>)
 80011c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011c4:	4a15      	ldr	r2, [pc, #84]	; (800121c <init_usart_int+0xcc>)
 80011c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011ca:	6413      	str	r3, [r2, #64]	; 0x40
	//Enable USART, no TE no RE yet, Oversampling = 8, 8bit mode, no parity, Rx interrupt enable
	//Enable Tx and Rx
	USART2->CR1 = 0x0000802C;
 80011cc:	4b15      	ldr	r3, [pc, #84]	; (8001224 <init_usart_int+0xd4>)
 80011ce:	f248 022c 	movw	r2, #32812	; 0x802c
 80011d2:	60da      	str	r2, [r3, #12]
	// No LIN mode, No clock output (synchronous mode)
	USART2->CR2 = 0x00000000;
 80011d4:	4b13      	ldr	r3, [pc, #76]	; (8001224 <init_usart_int+0xd4>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	611a      	str	r2, [r3, #16]
	// No control mode, 3 sample point,
	USART2->CR3 = 0x00000000;
 80011da:	4b12      	ldr	r3, [pc, #72]	; (8001224 <init_usart_int+0xd4>)
 80011dc:	2200      	movs	r2, #0
 80011de:	615a      	str	r2, [r3, #20]
	// 19200bauds -> USARTDIV = 273.4375 -> Mantissa = 273d=0x111 , Fraction = 0.4375*16 = 7d = 0x7
	USART2->BRR = 0x00001117;
 80011e0:	4b10      	ldr	r3, [pc, #64]	; (8001224 <init_usart_int+0xd4>)
 80011e2:	f241 1217 	movw	r2, #4375	; 0x1117
 80011e6:	609a      	str	r2, [r3, #8]
	//Enable UART
	USART2->CR1 = 0x0000A02C;
 80011e8:	4b0e      	ldr	r3, [pc, #56]	; (8001224 <init_usart_int+0xd4>)
 80011ea:	f24a 022c 	movw	r2, #41004	; 0xa02c
 80011ee:	60da      	str	r2, [r3, #12]
	//SET_BIT(USART2->CR1, USART_CR1_UE );

	HAL_Delay(1);
 80011f0:	2001      	movs	r0, #1
 80011f2:	f000 f93d 	bl	8001470 <HAL_Delay>

	NVIC_SetPriority(USART2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80011f6:	f7ff ff21 	bl	800103c <__NVIC_GetPriorityGrouping>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2200      	movs	r2, #0
 80011fe:	2100      	movs	r1, #0
 8001200:	4618      	mov	r0, r3
 8001202:	f7ff ff71 	bl	80010e8 <NVIC_EncodePriority>
 8001206:	4603      	mov	r3, r0
 8001208:	4619      	mov	r1, r3
 800120a:	2026      	movs	r0, #38	; 0x26
 800120c:	f7ff ff42 	bl	8001094 <__NVIC_SetPriority>
	NVIC_EnableIRQ(USART2_IRQn);
 8001210:	2026      	movs	r0, #38	; 0x26
 8001212:	f7ff ff21 	bl	8001058 <__NVIC_EnableIRQ>
}
 8001216:	bf00      	nop
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	40023800 	.word	0x40023800
 8001220:	40020000 	.word	0x40020000
 8001224:	40004400 	.word	0x40004400

08001228 <serial_putc>:

void serial_putc(char c)
{
 8001228:	b480      	push	{r7}
 800122a:	b083      	sub	sp, #12
 800122c:	af00      	add	r7, sp, #0
 800122e:	4603      	mov	r3, r0
 8001230:	71fb      	strb	r3, [r7, #7]
	//Load data to register
	USART2->DR = c;
 8001232:	4a0c      	ldr	r2, [pc, #48]	; (8001264 <serial_putc+0x3c>)
 8001234:	79fb      	ldrb	r3, [r7, #7]
 8001236:	6053      	str	r3, [r2, #4]
	while(!(USART2->SR & 0x00000080));
 8001238:	bf00      	nop
 800123a:	4b0a      	ldr	r3, [pc, #40]	; (8001264 <serial_putc+0x3c>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001242:	2b00      	cmp	r3, #0
 8001244:	d0f9      	beq.n	800123a <serial_putc+0x12>
	while(!(USART2->SR & 0x00000040));
 8001246:	bf00      	nop
 8001248:	4b06      	ldr	r3, [pc, #24]	; (8001264 <serial_putc+0x3c>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001250:	2b00      	cmp	r3, #0
 8001252:	d0f9      	beq.n	8001248 <serial_putc+0x20>
}
 8001254:	bf00      	nop
 8001256:	bf00      	nop
 8001258:	370c      	adds	r7, #12
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr
 8001262:	bf00      	nop
 8001264:	40004400 	.word	0x40004400

08001268 <serial_puts>:

void serial_puts( char *msg)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b084      	sub	sp, #16
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
	int cnt = 0;;
 8001270:	2300      	movs	r3, #0
 8001272:	60fb      	str	r3, [r7, #12]
	while(msg[cnt] != '\0'){
 8001274:	e009      	b.n	800128a <serial_puts+0x22>
		serial_putc(msg[cnt]);
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	687a      	ldr	r2, [r7, #4]
 800127a:	4413      	add	r3, r2
 800127c:	781b      	ldrb	r3, [r3, #0]
 800127e:	4618      	mov	r0, r3
 8001280:	f7ff ffd2 	bl	8001228 <serial_putc>
		cnt++;
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	3301      	adds	r3, #1
 8001288:	60fb      	str	r3, [r7, #12]
	while(msg[cnt] != '\0'){
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	687a      	ldr	r2, [r7, #4]
 800128e:	4413      	add	r3, r2
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d1ef      	bne.n	8001276 <serial_puts+0xe>
	}
}
 8001296:	bf00      	nop
 8001298:	bf00      	nop
 800129a:	3710      	adds	r7, #16
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}

080012a0 <newLine>:

void newLine()
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0
	serial_putc(10); // nouvelle ligne
 80012a4:	200a      	movs	r0, #10
 80012a6:	f7ff ffbf 	bl	8001228 <serial_putc>
	serial_putc(13); // retour chariot
 80012aa:	200d      	movs	r0, #13
 80012ac:	f7ff ffbc 	bl	8001228 <serial_putc>
}
 80012b0:	bf00      	nop
 80012b2:	bd80      	pop	{r7, pc}

080012b4 <USART2_IRQHandler>:

	chaine[i]='\0';
	return(chaine);
}

void USART2_IRQHandler(void) {
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0
  // Check if the RXNE (Receive Data Register Not Empty) flag is set
  if (USART2->SR & USART_SR_RXNE) {
 80012ba:	4b10      	ldr	r3, [pc, #64]	; (80012fc <USART2_IRQHandler+0x48>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	f003 0320 	and.w	r3, r3, #32
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d015      	beq.n	80012f2 <USART2_IRQHandler+0x3e>
    // Read the received data
    char data = USART2->DR;
 80012c6:	4b0d      	ldr	r3, [pc, #52]	; (80012fc <USART2_IRQHandler+0x48>)
 80012c8:	685b      	ldr	r3, [r3, #4]
 80012ca:	71fb      	strb	r3, [r7, #7]

    // Store the received character in the buffer
    rxBuffer[rxIndex] = data;
 80012cc:	4b0c      	ldr	r3, [pc, #48]	; (8001300 <USART2_IRQHandler+0x4c>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	490c      	ldr	r1, [pc, #48]	; (8001304 <USART2_IRQHandler+0x50>)
 80012d2:	79fa      	ldrb	r2, [r7, #7]
 80012d4:	54ca      	strb	r2, [r1, r3]

    // Check for the word "trame"
    if (strcmp(rxBuffer,"trame") == 0){
 80012d6:	490c      	ldr	r1, [pc, #48]	; (8001308 <USART2_IRQHandler+0x54>)
 80012d8:	480a      	ldr	r0, [pc, #40]	; (8001304 <USART2_IRQHandler+0x50>)
 80012da:	f7fe ff79 	bl	80001d0 <strcmp>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d101      	bne.n	80012e8 <USART2_IRQHandler+0x34>
    	handleTrameReceived();
 80012e4:	f000 f812 	bl	800130c <handleTrameReceived>
    }

    // Increment the buffer index
    rxIndex += 1 % 12;
 80012e8:	4b05      	ldr	r3, [pc, #20]	; (8001300 <USART2_IRQHandler+0x4c>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	3301      	adds	r3, #1
 80012ee:	4a04      	ldr	r2, [pc, #16]	; (8001300 <USART2_IRQHandler+0x4c>)
 80012f0:	6013      	str	r3, [r2, #0]
  }
}
 80012f2:	bf00      	nop
 80012f4:	3708      	adds	r7, #8
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	40004400 	.word	0x40004400
 8001300:	200000b4 	.word	0x200000b4
 8001304:	200000a8 	.word	0x200000a8
 8001308:	08002938 	.word	0x08002938

0800130c <handleTrameReceived>:
void handleTrameReceived(){
 800130c:	b580      	push	{r7, lr}
 800130e:	b084      	sub	sp, #16
 8001310:	af00      	add	r7, sp, #0
	CAN_frame trame;
	trame.ID = 0x010;
 8001312:	2310      	movs	r3, #16
 8001314:	603b      	str	r3, [r7, #0]
	trame.IDE = 0x0;
 8001316:	2300      	movs	r3, #0
 8001318:	713b      	strb	r3, [r7, #4]
	trame.RTR = 0;
 800131a:	2300      	movs	r3, #0
 800131c:	717b      	strb	r3, [r7, #5]
	trame.DLC = 1;
 800131e:	2301      	movs	r3, #1
 8001320:	71bb      	strb	r3, [r7, #6]
	trame.data[0] = 0;
 8001322:	2300      	movs	r3, #0
 8001324:	71fb      	strb	r3, [r7, #7]
	CAN_sendFrame(trame);
 8001326:	463b      	mov	r3, r7
 8001328:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800132a:	f7ff fb95 	bl	8000a58 <CAN_sendFrame>
}
 800132e:	bf00      	nop
 8001330:	3710      	adds	r7, #16
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
	...

08001338 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001338:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001370 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800133c:	480d      	ldr	r0, [pc, #52]	; (8001374 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800133e:	490e      	ldr	r1, [pc, #56]	; (8001378 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001340:	4a0e      	ldr	r2, [pc, #56]	; (800137c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001342:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001344:	e002      	b.n	800134c <LoopCopyDataInit>

08001346 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001346:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001348:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800134a:	3304      	adds	r3, #4

0800134c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800134c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800134e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001350:	d3f9      	bcc.n	8001346 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001352:	4a0b      	ldr	r2, [pc, #44]	; (8001380 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001354:	4c0b      	ldr	r4, [pc, #44]	; (8001384 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001356:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001358:	e001      	b.n	800135e <LoopFillZerobss>

0800135a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800135a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800135c:	3204      	adds	r2, #4

0800135e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800135e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001360:	d3fb      	bcc.n	800135a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001362:	f7ff fe59 	bl	8001018 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001366:	f000 fdf7 	bl	8001f58 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800136a:	f7ff fd2d 	bl	8000dc8 <main>
  bx  lr    
 800136e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001370:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001374:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001378:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 800137c:	08002994 	.word	0x08002994
  ldr r2, =_sbss
 8001380:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001384:	200000cc 	.word	0x200000cc

08001388 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001388:	e7fe      	b.n	8001388 <ADC_IRQHandler>
	...

0800138c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001390:	4b0e      	ldr	r3, [pc, #56]	; (80013cc <HAL_Init+0x40>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	4a0d      	ldr	r2, [pc, #52]	; (80013cc <HAL_Init+0x40>)
 8001396:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800139a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800139c:	4b0b      	ldr	r3, [pc, #44]	; (80013cc <HAL_Init+0x40>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4a0a      	ldr	r2, [pc, #40]	; (80013cc <HAL_Init+0x40>)
 80013a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80013a6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013a8:	4b08      	ldr	r3, [pc, #32]	; (80013cc <HAL_Init+0x40>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	4a07      	ldr	r2, [pc, #28]	; (80013cc <HAL_Init+0x40>)
 80013ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013b4:	2003      	movs	r0, #3
 80013b6:	f000 f931 	bl	800161c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013ba:	2000      	movs	r0, #0
 80013bc:	f000 f808 	bl	80013d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013c0:	f7ff fda2 	bl	8000f08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013c4:	2300      	movs	r3, #0
}
 80013c6:	4618      	mov	r0, r3
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	40023c00 	.word	0x40023c00

080013d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013d8:	4b12      	ldr	r3, [pc, #72]	; (8001424 <HAL_InitTick+0x54>)
 80013da:	681a      	ldr	r2, [r3, #0]
 80013dc:	4b12      	ldr	r3, [pc, #72]	; (8001428 <HAL_InitTick+0x58>)
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	4619      	mov	r1, r3
 80013e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80013ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80013ee:	4618      	mov	r0, r3
 80013f0:	f000 f93b 	bl	800166a <HAL_SYSTICK_Config>
 80013f4:	4603      	mov	r3, r0
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d001      	beq.n	80013fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80013fa:	2301      	movs	r3, #1
 80013fc:	e00e      	b.n	800141c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	2b0f      	cmp	r3, #15
 8001402:	d80a      	bhi.n	800141a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001404:	2200      	movs	r2, #0
 8001406:	6879      	ldr	r1, [r7, #4]
 8001408:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800140c:	f000 f911 	bl	8001632 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001410:	4a06      	ldr	r2, [pc, #24]	; (800142c <HAL_InitTick+0x5c>)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001416:	2300      	movs	r3, #0
 8001418:	e000      	b.n	800141c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800141a:	2301      	movs	r3, #1
}
 800141c:	4618      	mov	r0, r3
 800141e:	3708      	adds	r7, #8
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}
 8001424:	20000004 	.word	0x20000004
 8001428:	2000000c 	.word	0x2000000c
 800142c:	20000008 	.word	0x20000008

08001430 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001434:	4b06      	ldr	r3, [pc, #24]	; (8001450 <HAL_IncTick+0x20>)
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	461a      	mov	r2, r3
 800143a:	4b06      	ldr	r3, [pc, #24]	; (8001454 <HAL_IncTick+0x24>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	4413      	add	r3, r2
 8001440:	4a04      	ldr	r2, [pc, #16]	; (8001454 <HAL_IncTick+0x24>)
 8001442:	6013      	str	r3, [r2, #0]
}
 8001444:	bf00      	nop
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr
 800144e:	bf00      	nop
 8001450:	2000000c 	.word	0x2000000c
 8001454:	200000b8 	.word	0x200000b8

08001458 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0
  return uwTick;
 800145c:	4b03      	ldr	r3, [pc, #12]	; (800146c <HAL_GetTick+0x14>)
 800145e:	681b      	ldr	r3, [r3, #0]
}
 8001460:	4618      	mov	r0, r3
 8001462:	46bd      	mov	sp, r7
 8001464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001468:	4770      	bx	lr
 800146a:	bf00      	nop
 800146c:	200000b8 	.word	0x200000b8

08001470 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b084      	sub	sp, #16
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001478:	f7ff ffee 	bl	8001458 <HAL_GetTick>
 800147c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001488:	d005      	beq.n	8001496 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800148a:	4b0a      	ldr	r3, [pc, #40]	; (80014b4 <HAL_Delay+0x44>)
 800148c:	781b      	ldrb	r3, [r3, #0]
 800148e:	461a      	mov	r2, r3
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	4413      	add	r3, r2
 8001494:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001496:	bf00      	nop
 8001498:	f7ff ffde 	bl	8001458 <HAL_GetTick>
 800149c:	4602      	mov	r2, r0
 800149e:	68bb      	ldr	r3, [r7, #8]
 80014a0:	1ad3      	subs	r3, r2, r3
 80014a2:	68fa      	ldr	r2, [r7, #12]
 80014a4:	429a      	cmp	r2, r3
 80014a6:	d8f7      	bhi.n	8001498 <HAL_Delay+0x28>
  {
  }
}
 80014a8:	bf00      	nop
 80014aa:	bf00      	nop
 80014ac:	3710      	adds	r7, #16
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	2000000c 	.word	0x2000000c

080014b8 <__NVIC_SetPriorityGrouping>:
{
 80014b8:	b480      	push	{r7}
 80014ba:	b085      	sub	sp, #20
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	f003 0307 	and.w	r3, r3, #7
 80014c6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014c8:	4b0c      	ldr	r3, [pc, #48]	; (80014fc <__NVIC_SetPriorityGrouping+0x44>)
 80014ca:	68db      	ldr	r3, [r3, #12]
 80014cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014ce:	68ba      	ldr	r2, [r7, #8]
 80014d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80014d4:	4013      	ands	r3, r2
 80014d6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014dc:	68bb      	ldr	r3, [r7, #8]
 80014de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80014e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014ea:	4a04      	ldr	r2, [pc, #16]	; (80014fc <__NVIC_SetPriorityGrouping+0x44>)
 80014ec:	68bb      	ldr	r3, [r7, #8]
 80014ee:	60d3      	str	r3, [r2, #12]
}
 80014f0:	bf00      	nop
 80014f2:	3714      	adds	r7, #20
 80014f4:	46bd      	mov	sp, r7
 80014f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fa:	4770      	bx	lr
 80014fc:	e000ed00 	.word	0xe000ed00

08001500 <__NVIC_GetPriorityGrouping>:
{
 8001500:	b480      	push	{r7}
 8001502:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001504:	4b04      	ldr	r3, [pc, #16]	; (8001518 <__NVIC_GetPriorityGrouping+0x18>)
 8001506:	68db      	ldr	r3, [r3, #12]
 8001508:	0a1b      	lsrs	r3, r3, #8
 800150a:	f003 0307 	and.w	r3, r3, #7
}
 800150e:	4618      	mov	r0, r3
 8001510:	46bd      	mov	sp, r7
 8001512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001516:	4770      	bx	lr
 8001518:	e000ed00 	.word	0xe000ed00

0800151c <__NVIC_SetPriority>:
{
 800151c:	b480      	push	{r7}
 800151e:	b083      	sub	sp, #12
 8001520:	af00      	add	r7, sp, #0
 8001522:	4603      	mov	r3, r0
 8001524:	6039      	str	r1, [r7, #0]
 8001526:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001528:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800152c:	2b00      	cmp	r3, #0
 800152e:	db0a      	blt.n	8001546 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	b2da      	uxtb	r2, r3
 8001534:	490c      	ldr	r1, [pc, #48]	; (8001568 <__NVIC_SetPriority+0x4c>)
 8001536:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800153a:	0112      	lsls	r2, r2, #4
 800153c:	b2d2      	uxtb	r2, r2
 800153e:	440b      	add	r3, r1
 8001540:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001544:	e00a      	b.n	800155c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	b2da      	uxtb	r2, r3
 800154a:	4908      	ldr	r1, [pc, #32]	; (800156c <__NVIC_SetPriority+0x50>)
 800154c:	79fb      	ldrb	r3, [r7, #7]
 800154e:	f003 030f 	and.w	r3, r3, #15
 8001552:	3b04      	subs	r3, #4
 8001554:	0112      	lsls	r2, r2, #4
 8001556:	b2d2      	uxtb	r2, r2
 8001558:	440b      	add	r3, r1
 800155a:	761a      	strb	r2, [r3, #24]
}
 800155c:	bf00      	nop
 800155e:	370c      	adds	r7, #12
 8001560:	46bd      	mov	sp, r7
 8001562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001566:	4770      	bx	lr
 8001568:	e000e100 	.word	0xe000e100
 800156c:	e000ed00 	.word	0xe000ed00

08001570 <NVIC_EncodePriority>:
{
 8001570:	b480      	push	{r7}
 8001572:	b089      	sub	sp, #36	; 0x24
 8001574:	af00      	add	r7, sp, #0
 8001576:	60f8      	str	r0, [r7, #12]
 8001578:	60b9      	str	r1, [r7, #8]
 800157a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	f003 0307 	and.w	r3, r3, #7
 8001582:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001584:	69fb      	ldr	r3, [r7, #28]
 8001586:	f1c3 0307 	rsb	r3, r3, #7
 800158a:	2b04      	cmp	r3, #4
 800158c:	bf28      	it	cs
 800158e:	2304      	movcs	r3, #4
 8001590:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001592:	69fb      	ldr	r3, [r7, #28]
 8001594:	3304      	adds	r3, #4
 8001596:	2b06      	cmp	r3, #6
 8001598:	d902      	bls.n	80015a0 <NVIC_EncodePriority+0x30>
 800159a:	69fb      	ldr	r3, [r7, #28]
 800159c:	3b03      	subs	r3, #3
 800159e:	e000      	b.n	80015a2 <NVIC_EncodePriority+0x32>
 80015a0:	2300      	movs	r3, #0
 80015a2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015a4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80015a8:	69bb      	ldr	r3, [r7, #24]
 80015aa:	fa02 f303 	lsl.w	r3, r2, r3
 80015ae:	43da      	mvns	r2, r3
 80015b0:	68bb      	ldr	r3, [r7, #8]
 80015b2:	401a      	ands	r2, r3
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015b8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80015bc:	697b      	ldr	r3, [r7, #20]
 80015be:	fa01 f303 	lsl.w	r3, r1, r3
 80015c2:	43d9      	mvns	r1, r3
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015c8:	4313      	orrs	r3, r2
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	3724      	adds	r7, #36	; 0x24
 80015ce:	46bd      	mov	sp, r7
 80015d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d4:	4770      	bx	lr
	...

080015d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	3b01      	subs	r3, #1
 80015e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80015e8:	d301      	bcc.n	80015ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015ea:	2301      	movs	r3, #1
 80015ec:	e00f      	b.n	800160e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015ee:	4a0a      	ldr	r2, [pc, #40]	; (8001618 <SysTick_Config+0x40>)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	3b01      	subs	r3, #1
 80015f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015f6:	210f      	movs	r1, #15
 80015f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80015fc:	f7ff ff8e 	bl	800151c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001600:	4b05      	ldr	r3, [pc, #20]	; (8001618 <SysTick_Config+0x40>)
 8001602:	2200      	movs	r2, #0
 8001604:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001606:	4b04      	ldr	r3, [pc, #16]	; (8001618 <SysTick_Config+0x40>)
 8001608:	2207      	movs	r2, #7
 800160a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800160c:	2300      	movs	r3, #0
}
 800160e:	4618      	mov	r0, r3
 8001610:	3708      	adds	r7, #8
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	e000e010 	.word	0xe000e010

0800161c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b082      	sub	sp, #8
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001624:	6878      	ldr	r0, [r7, #4]
 8001626:	f7ff ff47 	bl	80014b8 <__NVIC_SetPriorityGrouping>
}
 800162a:	bf00      	nop
 800162c:	3708      	adds	r7, #8
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}

08001632 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001632:	b580      	push	{r7, lr}
 8001634:	b086      	sub	sp, #24
 8001636:	af00      	add	r7, sp, #0
 8001638:	4603      	mov	r3, r0
 800163a:	60b9      	str	r1, [r7, #8]
 800163c:	607a      	str	r2, [r7, #4]
 800163e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001640:	2300      	movs	r3, #0
 8001642:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001644:	f7ff ff5c 	bl	8001500 <__NVIC_GetPriorityGrouping>
 8001648:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800164a:	687a      	ldr	r2, [r7, #4]
 800164c:	68b9      	ldr	r1, [r7, #8]
 800164e:	6978      	ldr	r0, [r7, #20]
 8001650:	f7ff ff8e 	bl	8001570 <NVIC_EncodePriority>
 8001654:	4602      	mov	r2, r0
 8001656:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800165a:	4611      	mov	r1, r2
 800165c:	4618      	mov	r0, r3
 800165e:	f7ff ff5d 	bl	800151c <__NVIC_SetPriority>
}
 8001662:	bf00      	nop
 8001664:	3718      	adds	r7, #24
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}

0800166a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800166a:	b580      	push	{r7, lr}
 800166c:	b082      	sub	sp, #8
 800166e:	af00      	add	r7, sp, #0
 8001670:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001672:	6878      	ldr	r0, [r7, #4]
 8001674:	f7ff ffb0 	bl	80015d8 <SysTick_Config>
 8001678:	4603      	mov	r3, r0
}
 800167a:	4618      	mov	r0, r3
 800167c:	3708      	adds	r7, #8
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
	...

08001684 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b086      	sub	sp, #24
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d101      	bne.n	8001696 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001692:	2301      	movs	r3, #1
 8001694:	e267      	b.n	8001b66 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f003 0301 	and.w	r3, r3, #1
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d075      	beq.n	800178e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80016a2:	4b88      	ldr	r3, [pc, #544]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 80016a4:	689b      	ldr	r3, [r3, #8]
 80016a6:	f003 030c 	and.w	r3, r3, #12
 80016aa:	2b04      	cmp	r3, #4
 80016ac:	d00c      	beq.n	80016c8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80016ae:	4b85      	ldr	r3, [pc, #532]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 80016b0:	689b      	ldr	r3, [r3, #8]
 80016b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80016b6:	2b08      	cmp	r3, #8
 80016b8:	d112      	bne.n	80016e0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80016ba:	4b82      	ldr	r3, [pc, #520]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016c2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80016c6:	d10b      	bne.n	80016e0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016c8:	4b7e      	ldr	r3, [pc, #504]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d05b      	beq.n	800178c <HAL_RCC_OscConfig+0x108>
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d157      	bne.n	800178c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80016dc:	2301      	movs	r3, #1
 80016de:	e242      	b.n	8001b66 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	685b      	ldr	r3, [r3, #4]
 80016e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016e8:	d106      	bne.n	80016f8 <HAL_RCC_OscConfig+0x74>
 80016ea:	4b76      	ldr	r3, [pc, #472]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	4a75      	ldr	r2, [pc, #468]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 80016f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016f4:	6013      	str	r3, [r2, #0]
 80016f6:	e01d      	b.n	8001734 <HAL_RCC_OscConfig+0xb0>
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001700:	d10c      	bne.n	800171c <HAL_RCC_OscConfig+0x98>
 8001702:	4b70      	ldr	r3, [pc, #448]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	4a6f      	ldr	r2, [pc, #444]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 8001708:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800170c:	6013      	str	r3, [r2, #0]
 800170e:	4b6d      	ldr	r3, [pc, #436]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	4a6c      	ldr	r2, [pc, #432]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 8001714:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001718:	6013      	str	r3, [r2, #0]
 800171a:	e00b      	b.n	8001734 <HAL_RCC_OscConfig+0xb0>
 800171c:	4b69      	ldr	r3, [pc, #420]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a68      	ldr	r2, [pc, #416]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 8001722:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001726:	6013      	str	r3, [r2, #0]
 8001728:	4b66      	ldr	r3, [pc, #408]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a65      	ldr	r2, [pc, #404]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 800172e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001732:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d013      	beq.n	8001764 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800173c:	f7ff fe8c 	bl	8001458 <HAL_GetTick>
 8001740:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001742:	e008      	b.n	8001756 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001744:	f7ff fe88 	bl	8001458 <HAL_GetTick>
 8001748:	4602      	mov	r2, r0
 800174a:	693b      	ldr	r3, [r7, #16]
 800174c:	1ad3      	subs	r3, r2, r3
 800174e:	2b64      	cmp	r3, #100	; 0x64
 8001750:	d901      	bls.n	8001756 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001752:	2303      	movs	r3, #3
 8001754:	e207      	b.n	8001b66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001756:	4b5b      	ldr	r3, [pc, #364]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800175e:	2b00      	cmp	r3, #0
 8001760:	d0f0      	beq.n	8001744 <HAL_RCC_OscConfig+0xc0>
 8001762:	e014      	b.n	800178e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001764:	f7ff fe78 	bl	8001458 <HAL_GetTick>
 8001768:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800176a:	e008      	b.n	800177e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800176c:	f7ff fe74 	bl	8001458 <HAL_GetTick>
 8001770:	4602      	mov	r2, r0
 8001772:	693b      	ldr	r3, [r7, #16]
 8001774:	1ad3      	subs	r3, r2, r3
 8001776:	2b64      	cmp	r3, #100	; 0x64
 8001778:	d901      	bls.n	800177e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800177a:	2303      	movs	r3, #3
 800177c:	e1f3      	b.n	8001b66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800177e:	4b51      	ldr	r3, [pc, #324]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001786:	2b00      	cmp	r3, #0
 8001788:	d1f0      	bne.n	800176c <HAL_RCC_OscConfig+0xe8>
 800178a:	e000      	b.n	800178e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800178c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f003 0302 	and.w	r3, r3, #2
 8001796:	2b00      	cmp	r3, #0
 8001798:	d063      	beq.n	8001862 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800179a:	4b4a      	ldr	r3, [pc, #296]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 800179c:	689b      	ldr	r3, [r3, #8]
 800179e:	f003 030c 	and.w	r3, r3, #12
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d00b      	beq.n	80017be <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80017a6:	4b47      	ldr	r3, [pc, #284]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 80017a8:	689b      	ldr	r3, [r3, #8]
 80017aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80017ae:	2b08      	cmp	r3, #8
 80017b0:	d11c      	bne.n	80017ec <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80017b2:	4b44      	ldr	r3, [pc, #272]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 80017b4:	685b      	ldr	r3, [r3, #4]
 80017b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d116      	bne.n	80017ec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017be:	4b41      	ldr	r3, [pc, #260]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f003 0302 	and.w	r3, r3, #2
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d005      	beq.n	80017d6 <HAL_RCC_OscConfig+0x152>
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	68db      	ldr	r3, [r3, #12]
 80017ce:	2b01      	cmp	r3, #1
 80017d0:	d001      	beq.n	80017d6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80017d2:	2301      	movs	r3, #1
 80017d4:	e1c7      	b.n	8001b66 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017d6:	4b3b      	ldr	r3, [pc, #236]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	691b      	ldr	r3, [r3, #16]
 80017e2:	00db      	lsls	r3, r3, #3
 80017e4:	4937      	ldr	r1, [pc, #220]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 80017e6:	4313      	orrs	r3, r2
 80017e8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017ea:	e03a      	b.n	8001862 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	68db      	ldr	r3, [r3, #12]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d020      	beq.n	8001836 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80017f4:	4b34      	ldr	r3, [pc, #208]	; (80018c8 <HAL_RCC_OscConfig+0x244>)
 80017f6:	2201      	movs	r2, #1
 80017f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017fa:	f7ff fe2d 	bl	8001458 <HAL_GetTick>
 80017fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001800:	e008      	b.n	8001814 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001802:	f7ff fe29 	bl	8001458 <HAL_GetTick>
 8001806:	4602      	mov	r2, r0
 8001808:	693b      	ldr	r3, [r7, #16]
 800180a:	1ad3      	subs	r3, r2, r3
 800180c:	2b02      	cmp	r3, #2
 800180e:	d901      	bls.n	8001814 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001810:	2303      	movs	r3, #3
 8001812:	e1a8      	b.n	8001b66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001814:	4b2b      	ldr	r3, [pc, #172]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f003 0302 	and.w	r3, r3, #2
 800181c:	2b00      	cmp	r3, #0
 800181e:	d0f0      	beq.n	8001802 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001820:	4b28      	ldr	r3, [pc, #160]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	691b      	ldr	r3, [r3, #16]
 800182c:	00db      	lsls	r3, r3, #3
 800182e:	4925      	ldr	r1, [pc, #148]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 8001830:	4313      	orrs	r3, r2
 8001832:	600b      	str	r3, [r1, #0]
 8001834:	e015      	b.n	8001862 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001836:	4b24      	ldr	r3, [pc, #144]	; (80018c8 <HAL_RCC_OscConfig+0x244>)
 8001838:	2200      	movs	r2, #0
 800183a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800183c:	f7ff fe0c 	bl	8001458 <HAL_GetTick>
 8001840:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001842:	e008      	b.n	8001856 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001844:	f7ff fe08 	bl	8001458 <HAL_GetTick>
 8001848:	4602      	mov	r2, r0
 800184a:	693b      	ldr	r3, [r7, #16]
 800184c:	1ad3      	subs	r3, r2, r3
 800184e:	2b02      	cmp	r3, #2
 8001850:	d901      	bls.n	8001856 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001852:	2303      	movs	r3, #3
 8001854:	e187      	b.n	8001b66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001856:	4b1b      	ldr	r3, [pc, #108]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f003 0302 	and.w	r3, r3, #2
 800185e:	2b00      	cmp	r3, #0
 8001860:	d1f0      	bne.n	8001844 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f003 0308 	and.w	r3, r3, #8
 800186a:	2b00      	cmp	r3, #0
 800186c:	d036      	beq.n	80018dc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	695b      	ldr	r3, [r3, #20]
 8001872:	2b00      	cmp	r3, #0
 8001874:	d016      	beq.n	80018a4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001876:	4b15      	ldr	r3, [pc, #84]	; (80018cc <HAL_RCC_OscConfig+0x248>)
 8001878:	2201      	movs	r2, #1
 800187a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800187c:	f7ff fdec 	bl	8001458 <HAL_GetTick>
 8001880:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001882:	e008      	b.n	8001896 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001884:	f7ff fde8 	bl	8001458 <HAL_GetTick>
 8001888:	4602      	mov	r2, r0
 800188a:	693b      	ldr	r3, [r7, #16]
 800188c:	1ad3      	subs	r3, r2, r3
 800188e:	2b02      	cmp	r3, #2
 8001890:	d901      	bls.n	8001896 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001892:	2303      	movs	r3, #3
 8001894:	e167      	b.n	8001b66 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001896:	4b0b      	ldr	r3, [pc, #44]	; (80018c4 <HAL_RCC_OscConfig+0x240>)
 8001898:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800189a:	f003 0302 	and.w	r3, r3, #2
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d0f0      	beq.n	8001884 <HAL_RCC_OscConfig+0x200>
 80018a2:	e01b      	b.n	80018dc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018a4:	4b09      	ldr	r3, [pc, #36]	; (80018cc <HAL_RCC_OscConfig+0x248>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018aa:	f7ff fdd5 	bl	8001458 <HAL_GetTick>
 80018ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018b0:	e00e      	b.n	80018d0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018b2:	f7ff fdd1 	bl	8001458 <HAL_GetTick>
 80018b6:	4602      	mov	r2, r0
 80018b8:	693b      	ldr	r3, [r7, #16]
 80018ba:	1ad3      	subs	r3, r2, r3
 80018bc:	2b02      	cmp	r3, #2
 80018be:	d907      	bls.n	80018d0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80018c0:	2303      	movs	r3, #3
 80018c2:	e150      	b.n	8001b66 <HAL_RCC_OscConfig+0x4e2>
 80018c4:	40023800 	.word	0x40023800
 80018c8:	42470000 	.word	0x42470000
 80018cc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018d0:	4b88      	ldr	r3, [pc, #544]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 80018d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80018d4:	f003 0302 	and.w	r3, r3, #2
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d1ea      	bne.n	80018b2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f003 0304 	and.w	r3, r3, #4
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	f000 8097 	beq.w	8001a18 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018ea:	2300      	movs	r3, #0
 80018ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018ee:	4b81      	ldr	r3, [pc, #516]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 80018f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d10f      	bne.n	800191a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018fa:	2300      	movs	r3, #0
 80018fc:	60bb      	str	r3, [r7, #8]
 80018fe:	4b7d      	ldr	r3, [pc, #500]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 8001900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001902:	4a7c      	ldr	r2, [pc, #496]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 8001904:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001908:	6413      	str	r3, [r2, #64]	; 0x40
 800190a:	4b7a      	ldr	r3, [pc, #488]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 800190c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800190e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001912:	60bb      	str	r3, [r7, #8]
 8001914:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001916:	2301      	movs	r3, #1
 8001918:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800191a:	4b77      	ldr	r3, [pc, #476]	; (8001af8 <HAL_RCC_OscConfig+0x474>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001922:	2b00      	cmp	r3, #0
 8001924:	d118      	bne.n	8001958 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001926:	4b74      	ldr	r3, [pc, #464]	; (8001af8 <HAL_RCC_OscConfig+0x474>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4a73      	ldr	r2, [pc, #460]	; (8001af8 <HAL_RCC_OscConfig+0x474>)
 800192c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001930:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001932:	f7ff fd91 	bl	8001458 <HAL_GetTick>
 8001936:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001938:	e008      	b.n	800194c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800193a:	f7ff fd8d 	bl	8001458 <HAL_GetTick>
 800193e:	4602      	mov	r2, r0
 8001940:	693b      	ldr	r3, [r7, #16]
 8001942:	1ad3      	subs	r3, r2, r3
 8001944:	2b02      	cmp	r3, #2
 8001946:	d901      	bls.n	800194c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001948:	2303      	movs	r3, #3
 800194a:	e10c      	b.n	8001b66 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800194c:	4b6a      	ldr	r3, [pc, #424]	; (8001af8 <HAL_RCC_OscConfig+0x474>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001954:	2b00      	cmp	r3, #0
 8001956:	d0f0      	beq.n	800193a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	689b      	ldr	r3, [r3, #8]
 800195c:	2b01      	cmp	r3, #1
 800195e:	d106      	bne.n	800196e <HAL_RCC_OscConfig+0x2ea>
 8001960:	4b64      	ldr	r3, [pc, #400]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 8001962:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001964:	4a63      	ldr	r2, [pc, #396]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 8001966:	f043 0301 	orr.w	r3, r3, #1
 800196a:	6713      	str	r3, [r2, #112]	; 0x70
 800196c:	e01c      	b.n	80019a8 <HAL_RCC_OscConfig+0x324>
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	689b      	ldr	r3, [r3, #8]
 8001972:	2b05      	cmp	r3, #5
 8001974:	d10c      	bne.n	8001990 <HAL_RCC_OscConfig+0x30c>
 8001976:	4b5f      	ldr	r3, [pc, #380]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 8001978:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800197a:	4a5e      	ldr	r2, [pc, #376]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 800197c:	f043 0304 	orr.w	r3, r3, #4
 8001980:	6713      	str	r3, [r2, #112]	; 0x70
 8001982:	4b5c      	ldr	r3, [pc, #368]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 8001984:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001986:	4a5b      	ldr	r2, [pc, #364]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 8001988:	f043 0301 	orr.w	r3, r3, #1
 800198c:	6713      	str	r3, [r2, #112]	; 0x70
 800198e:	e00b      	b.n	80019a8 <HAL_RCC_OscConfig+0x324>
 8001990:	4b58      	ldr	r3, [pc, #352]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 8001992:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001994:	4a57      	ldr	r2, [pc, #348]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 8001996:	f023 0301 	bic.w	r3, r3, #1
 800199a:	6713      	str	r3, [r2, #112]	; 0x70
 800199c:	4b55      	ldr	r3, [pc, #340]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 800199e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019a0:	4a54      	ldr	r2, [pc, #336]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 80019a2:	f023 0304 	bic.w	r3, r3, #4
 80019a6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	689b      	ldr	r3, [r3, #8]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d015      	beq.n	80019dc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019b0:	f7ff fd52 	bl	8001458 <HAL_GetTick>
 80019b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019b6:	e00a      	b.n	80019ce <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019b8:	f7ff fd4e 	bl	8001458 <HAL_GetTick>
 80019bc:	4602      	mov	r2, r0
 80019be:	693b      	ldr	r3, [r7, #16]
 80019c0:	1ad3      	subs	r3, r2, r3
 80019c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d901      	bls.n	80019ce <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80019ca:	2303      	movs	r3, #3
 80019cc:	e0cb      	b.n	8001b66 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019ce:	4b49      	ldr	r3, [pc, #292]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 80019d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019d2:	f003 0302 	and.w	r3, r3, #2
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d0ee      	beq.n	80019b8 <HAL_RCC_OscConfig+0x334>
 80019da:	e014      	b.n	8001a06 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019dc:	f7ff fd3c 	bl	8001458 <HAL_GetTick>
 80019e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019e2:	e00a      	b.n	80019fa <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019e4:	f7ff fd38 	bl	8001458 <HAL_GetTick>
 80019e8:	4602      	mov	r2, r0
 80019ea:	693b      	ldr	r3, [r7, #16]
 80019ec:	1ad3      	subs	r3, r2, r3
 80019ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d901      	bls.n	80019fa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80019f6:	2303      	movs	r3, #3
 80019f8:	e0b5      	b.n	8001b66 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019fa:	4b3e      	ldr	r3, [pc, #248]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 80019fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019fe:	f003 0302 	and.w	r3, r3, #2
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d1ee      	bne.n	80019e4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001a06:	7dfb      	ldrb	r3, [r7, #23]
 8001a08:	2b01      	cmp	r3, #1
 8001a0a:	d105      	bne.n	8001a18 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a0c:	4b39      	ldr	r3, [pc, #228]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 8001a0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a10:	4a38      	ldr	r2, [pc, #224]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 8001a12:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a16:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	699b      	ldr	r3, [r3, #24]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	f000 80a1 	beq.w	8001b64 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001a22:	4b34      	ldr	r3, [pc, #208]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 8001a24:	689b      	ldr	r3, [r3, #8]
 8001a26:	f003 030c 	and.w	r3, r3, #12
 8001a2a:	2b08      	cmp	r3, #8
 8001a2c:	d05c      	beq.n	8001ae8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	699b      	ldr	r3, [r3, #24]
 8001a32:	2b02      	cmp	r3, #2
 8001a34:	d141      	bne.n	8001aba <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a36:	4b31      	ldr	r3, [pc, #196]	; (8001afc <HAL_RCC_OscConfig+0x478>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a3c:	f7ff fd0c 	bl	8001458 <HAL_GetTick>
 8001a40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a42:	e008      	b.n	8001a56 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a44:	f7ff fd08 	bl	8001458 <HAL_GetTick>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	693b      	ldr	r3, [r7, #16]
 8001a4c:	1ad3      	subs	r3, r2, r3
 8001a4e:	2b02      	cmp	r3, #2
 8001a50:	d901      	bls.n	8001a56 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001a52:	2303      	movs	r3, #3
 8001a54:	e087      	b.n	8001b66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a56:	4b27      	ldr	r3, [pc, #156]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d1f0      	bne.n	8001a44 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	69da      	ldr	r2, [r3, #28]
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6a1b      	ldr	r3, [r3, #32]
 8001a6a:	431a      	orrs	r2, r3
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a70:	019b      	lsls	r3, r3, #6
 8001a72:	431a      	orrs	r2, r3
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a78:	085b      	lsrs	r3, r3, #1
 8001a7a:	3b01      	subs	r3, #1
 8001a7c:	041b      	lsls	r3, r3, #16
 8001a7e:	431a      	orrs	r2, r3
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a84:	061b      	lsls	r3, r3, #24
 8001a86:	491b      	ldr	r1, [pc, #108]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a8c:	4b1b      	ldr	r3, [pc, #108]	; (8001afc <HAL_RCC_OscConfig+0x478>)
 8001a8e:	2201      	movs	r2, #1
 8001a90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a92:	f7ff fce1 	bl	8001458 <HAL_GetTick>
 8001a96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a98:	e008      	b.n	8001aac <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a9a:	f7ff fcdd 	bl	8001458 <HAL_GetTick>
 8001a9e:	4602      	mov	r2, r0
 8001aa0:	693b      	ldr	r3, [r7, #16]
 8001aa2:	1ad3      	subs	r3, r2, r3
 8001aa4:	2b02      	cmp	r3, #2
 8001aa6:	d901      	bls.n	8001aac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001aa8:	2303      	movs	r3, #3
 8001aaa:	e05c      	b.n	8001b66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001aac:	4b11      	ldr	r3, [pc, #68]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d0f0      	beq.n	8001a9a <HAL_RCC_OscConfig+0x416>
 8001ab8:	e054      	b.n	8001b64 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001aba:	4b10      	ldr	r3, [pc, #64]	; (8001afc <HAL_RCC_OscConfig+0x478>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ac0:	f7ff fcca 	bl	8001458 <HAL_GetTick>
 8001ac4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ac6:	e008      	b.n	8001ada <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ac8:	f7ff fcc6 	bl	8001458 <HAL_GetTick>
 8001acc:	4602      	mov	r2, r0
 8001ace:	693b      	ldr	r3, [r7, #16]
 8001ad0:	1ad3      	subs	r3, r2, r3
 8001ad2:	2b02      	cmp	r3, #2
 8001ad4:	d901      	bls.n	8001ada <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001ad6:	2303      	movs	r3, #3
 8001ad8:	e045      	b.n	8001b66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ada:	4b06      	ldr	r3, [pc, #24]	; (8001af4 <HAL_RCC_OscConfig+0x470>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d1f0      	bne.n	8001ac8 <HAL_RCC_OscConfig+0x444>
 8001ae6:	e03d      	b.n	8001b64 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	699b      	ldr	r3, [r3, #24]
 8001aec:	2b01      	cmp	r3, #1
 8001aee:	d107      	bne.n	8001b00 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001af0:	2301      	movs	r3, #1
 8001af2:	e038      	b.n	8001b66 <HAL_RCC_OscConfig+0x4e2>
 8001af4:	40023800 	.word	0x40023800
 8001af8:	40007000 	.word	0x40007000
 8001afc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001b00:	4b1b      	ldr	r3, [pc, #108]	; (8001b70 <HAL_RCC_OscConfig+0x4ec>)
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	699b      	ldr	r3, [r3, #24]
 8001b0a:	2b01      	cmp	r3, #1
 8001b0c:	d028      	beq.n	8001b60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001b18:	429a      	cmp	r2, r3
 8001b1a:	d121      	bne.n	8001b60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b26:	429a      	cmp	r2, r3
 8001b28:	d11a      	bne.n	8001b60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001b2a:	68fa      	ldr	r2, [r7, #12]
 8001b2c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001b30:	4013      	ands	r3, r2
 8001b32:	687a      	ldr	r2, [r7, #4]
 8001b34:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001b36:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d111      	bne.n	8001b60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b46:	085b      	lsrs	r3, r3, #1
 8001b48:	3b01      	subs	r3, #1
 8001b4a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	d107      	bne.n	8001b60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b5a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001b5c:	429a      	cmp	r2, r3
 8001b5e:	d001      	beq.n	8001b64 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001b60:	2301      	movs	r3, #1
 8001b62:	e000      	b.n	8001b66 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001b64:	2300      	movs	r3, #0
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	3718      	adds	r7, #24
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	40023800 	.word	0x40023800

08001b74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b084      	sub	sp, #16
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
 8001b7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d101      	bne.n	8001b88 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b84:	2301      	movs	r3, #1
 8001b86:	e0cc      	b.n	8001d22 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b88:	4b68      	ldr	r3, [pc, #416]	; (8001d2c <HAL_RCC_ClockConfig+0x1b8>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f003 0307 	and.w	r3, r3, #7
 8001b90:	683a      	ldr	r2, [r7, #0]
 8001b92:	429a      	cmp	r2, r3
 8001b94:	d90c      	bls.n	8001bb0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b96:	4b65      	ldr	r3, [pc, #404]	; (8001d2c <HAL_RCC_ClockConfig+0x1b8>)
 8001b98:	683a      	ldr	r2, [r7, #0]
 8001b9a:	b2d2      	uxtb	r2, r2
 8001b9c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b9e:	4b63      	ldr	r3, [pc, #396]	; (8001d2c <HAL_RCC_ClockConfig+0x1b8>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f003 0307 	and.w	r3, r3, #7
 8001ba6:	683a      	ldr	r2, [r7, #0]
 8001ba8:	429a      	cmp	r2, r3
 8001baa:	d001      	beq.n	8001bb0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001bac:	2301      	movs	r3, #1
 8001bae:	e0b8      	b.n	8001d22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f003 0302 	and.w	r3, r3, #2
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d020      	beq.n	8001bfe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f003 0304 	and.w	r3, r3, #4
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d005      	beq.n	8001bd4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001bc8:	4b59      	ldr	r3, [pc, #356]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001bca:	689b      	ldr	r3, [r3, #8]
 8001bcc:	4a58      	ldr	r2, [pc, #352]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001bce:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001bd2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f003 0308 	and.w	r3, r3, #8
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d005      	beq.n	8001bec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001be0:	4b53      	ldr	r3, [pc, #332]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001be2:	689b      	ldr	r3, [r3, #8]
 8001be4:	4a52      	ldr	r2, [pc, #328]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001be6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001bea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bec:	4b50      	ldr	r3, [pc, #320]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001bee:	689b      	ldr	r3, [r3, #8]
 8001bf0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	689b      	ldr	r3, [r3, #8]
 8001bf8:	494d      	ldr	r1, [pc, #308]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001bfa:	4313      	orrs	r3, r2
 8001bfc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f003 0301 	and.w	r3, r3, #1
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d044      	beq.n	8001c94 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	2b01      	cmp	r3, #1
 8001c10:	d107      	bne.n	8001c22 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c12:	4b47      	ldr	r3, [pc, #284]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d119      	bne.n	8001c52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e07f      	b.n	8001d22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	2b02      	cmp	r3, #2
 8001c28:	d003      	beq.n	8001c32 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c2e:	2b03      	cmp	r3, #3
 8001c30:	d107      	bne.n	8001c42 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c32:	4b3f      	ldr	r3, [pc, #252]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d109      	bne.n	8001c52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	e06f      	b.n	8001d22 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c42:	4b3b      	ldr	r3, [pc, #236]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f003 0302 	and.w	r3, r3, #2
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d101      	bne.n	8001c52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	e067      	b.n	8001d22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c52:	4b37      	ldr	r3, [pc, #220]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001c54:	689b      	ldr	r3, [r3, #8]
 8001c56:	f023 0203 	bic.w	r2, r3, #3
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	4934      	ldr	r1, [pc, #208]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001c60:	4313      	orrs	r3, r2
 8001c62:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c64:	f7ff fbf8 	bl	8001458 <HAL_GetTick>
 8001c68:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c6a:	e00a      	b.n	8001c82 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c6c:	f7ff fbf4 	bl	8001458 <HAL_GetTick>
 8001c70:	4602      	mov	r2, r0
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	1ad3      	subs	r3, r2, r3
 8001c76:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d901      	bls.n	8001c82 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001c7e:	2303      	movs	r3, #3
 8001c80:	e04f      	b.n	8001d22 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c82:	4b2b      	ldr	r3, [pc, #172]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001c84:	689b      	ldr	r3, [r3, #8]
 8001c86:	f003 020c 	and.w	r2, r3, #12
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	009b      	lsls	r3, r3, #2
 8001c90:	429a      	cmp	r2, r3
 8001c92:	d1eb      	bne.n	8001c6c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c94:	4b25      	ldr	r3, [pc, #148]	; (8001d2c <HAL_RCC_ClockConfig+0x1b8>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f003 0307 	and.w	r3, r3, #7
 8001c9c:	683a      	ldr	r2, [r7, #0]
 8001c9e:	429a      	cmp	r2, r3
 8001ca0:	d20c      	bcs.n	8001cbc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ca2:	4b22      	ldr	r3, [pc, #136]	; (8001d2c <HAL_RCC_ClockConfig+0x1b8>)
 8001ca4:	683a      	ldr	r2, [r7, #0]
 8001ca6:	b2d2      	uxtb	r2, r2
 8001ca8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001caa:	4b20      	ldr	r3, [pc, #128]	; (8001d2c <HAL_RCC_ClockConfig+0x1b8>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f003 0307 	and.w	r3, r3, #7
 8001cb2:	683a      	ldr	r2, [r7, #0]
 8001cb4:	429a      	cmp	r2, r3
 8001cb6:	d001      	beq.n	8001cbc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001cb8:	2301      	movs	r3, #1
 8001cba:	e032      	b.n	8001d22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f003 0304 	and.w	r3, r3, #4
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d008      	beq.n	8001cda <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001cc8:	4b19      	ldr	r3, [pc, #100]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001cca:	689b      	ldr	r3, [r3, #8]
 8001ccc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	4916      	ldr	r1, [pc, #88]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f003 0308 	and.w	r3, r3, #8
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d009      	beq.n	8001cfa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ce6:	4b12      	ldr	r3, [pc, #72]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001ce8:	689b      	ldr	r3, [r3, #8]
 8001cea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	691b      	ldr	r3, [r3, #16]
 8001cf2:	00db      	lsls	r3, r3, #3
 8001cf4:	490e      	ldr	r1, [pc, #56]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001cf6:	4313      	orrs	r3, r2
 8001cf8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001cfa:	f000 f821 	bl	8001d40 <HAL_RCC_GetSysClockFreq>
 8001cfe:	4602      	mov	r2, r0
 8001d00:	4b0b      	ldr	r3, [pc, #44]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001d02:	689b      	ldr	r3, [r3, #8]
 8001d04:	091b      	lsrs	r3, r3, #4
 8001d06:	f003 030f 	and.w	r3, r3, #15
 8001d0a:	490a      	ldr	r1, [pc, #40]	; (8001d34 <HAL_RCC_ClockConfig+0x1c0>)
 8001d0c:	5ccb      	ldrb	r3, [r1, r3]
 8001d0e:	fa22 f303 	lsr.w	r3, r2, r3
 8001d12:	4a09      	ldr	r2, [pc, #36]	; (8001d38 <HAL_RCC_ClockConfig+0x1c4>)
 8001d14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001d16:	4b09      	ldr	r3, [pc, #36]	; (8001d3c <HAL_RCC_ClockConfig+0x1c8>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	f7ff fb58 	bl	80013d0 <HAL_InitTick>

  return HAL_OK;
 8001d20:	2300      	movs	r3, #0
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	3710      	adds	r7, #16
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	40023c00 	.word	0x40023c00
 8001d30:	40023800 	.word	0x40023800
 8001d34:	08002940 	.word	0x08002940
 8001d38:	20000004 	.word	0x20000004
 8001d3c:	20000008 	.word	0x20000008

08001d40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001d44:	b094      	sub	sp, #80	; 0x50
 8001d46:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	647b      	str	r3, [r7, #68]	; 0x44
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001d50:	2300      	movs	r3, #0
 8001d52:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001d54:	2300      	movs	r3, #0
 8001d56:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001d58:	4b79      	ldr	r3, [pc, #484]	; (8001f40 <HAL_RCC_GetSysClockFreq+0x200>)
 8001d5a:	689b      	ldr	r3, [r3, #8]
 8001d5c:	f003 030c 	and.w	r3, r3, #12
 8001d60:	2b08      	cmp	r3, #8
 8001d62:	d00d      	beq.n	8001d80 <HAL_RCC_GetSysClockFreq+0x40>
 8001d64:	2b08      	cmp	r3, #8
 8001d66:	f200 80e1 	bhi.w	8001f2c <HAL_RCC_GetSysClockFreq+0x1ec>
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d002      	beq.n	8001d74 <HAL_RCC_GetSysClockFreq+0x34>
 8001d6e:	2b04      	cmp	r3, #4
 8001d70:	d003      	beq.n	8001d7a <HAL_RCC_GetSysClockFreq+0x3a>
 8001d72:	e0db      	b.n	8001f2c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001d74:	4b73      	ldr	r3, [pc, #460]	; (8001f44 <HAL_RCC_GetSysClockFreq+0x204>)
 8001d76:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001d78:	e0db      	b.n	8001f32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001d7a:	4b73      	ldr	r3, [pc, #460]	; (8001f48 <HAL_RCC_GetSysClockFreq+0x208>)
 8001d7c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001d7e:	e0d8      	b.n	8001f32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d80:	4b6f      	ldr	r3, [pc, #444]	; (8001f40 <HAL_RCC_GetSysClockFreq+0x200>)
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001d88:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d8a:	4b6d      	ldr	r3, [pc, #436]	; (8001f40 <HAL_RCC_GetSysClockFreq+0x200>)
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d063      	beq.n	8001e5e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d96:	4b6a      	ldr	r3, [pc, #424]	; (8001f40 <HAL_RCC_GetSysClockFreq+0x200>)
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	099b      	lsrs	r3, r3, #6
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	63bb      	str	r3, [r7, #56]	; 0x38
 8001da0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001da2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001da4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001da8:	633b      	str	r3, [r7, #48]	; 0x30
 8001daa:	2300      	movs	r3, #0
 8001dac:	637b      	str	r3, [r7, #52]	; 0x34
 8001dae:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001db2:	4622      	mov	r2, r4
 8001db4:	462b      	mov	r3, r5
 8001db6:	f04f 0000 	mov.w	r0, #0
 8001dba:	f04f 0100 	mov.w	r1, #0
 8001dbe:	0159      	lsls	r1, r3, #5
 8001dc0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001dc4:	0150      	lsls	r0, r2, #5
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	460b      	mov	r3, r1
 8001dca:	4621      	mov	r1, r4
 8001dcc:	1a51      	subs	r1, r2, r1
 8001dce:	6139      	str	r1, [r7, #16]
 8001dd0:	4629      	mov	r1, r5
 8001dd2:	eb63 0301 	sbc.w	r3, r3, r1
 8001dd6:	617b      	str	r3, [r7, #20]
 8001dd8:	f04f 0200 	mov.w	r2, #0
 8001ddc:	f04f 0300 	mov.w	r3, #0
 8001de0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001de4:	4659      	mov	r1, fp
 8001de6:	018b      	lsls	r3, r1, #6
 8001de8:	4651      	mov	r1, sl
 8001dea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001dee:	4651      	mov	r1, sl
 8001df0:	018a      	lsls	r2, r1, #6
 8001df2:	4651      	mov	r1, sl
 8001df4:	ebb2 0801 	subs.w	r8, r2, r1
 8001df8:	4659      	mov	r1, fp
 8001dfa:	eb63 0901 	sbc.w	r9, r3, r1
 8001dfe:	f04f 0200 	mov.w	r2, #0
 8001e02:	f04f 0300 	mov.w	r3, #0
 8001e06:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001e0a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001e0e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001e12:	4690      	mov	r8, r2
 8001e14:	4699      	mov	r9, r3
 8001e16:	4623      	mov	r3, r4
 8001e18:	eb18 0303 	adds.w	r3, r8, r3
 8001e1c:	60bb      	str	r3, [r7, #8]
 8001e1e:	462b      	mov	r3, r5
 8001e20:	eb49 0303 	adc.w	r3, r9, r3
 8001e24:	60fb      	str	r3, [r7, #12]
 8001e26:	f04f 0200 	mov.w	r2, #0
 8001e2a:	f04f 0300 	mov.w	r3, #0
 8001e2e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001e32:	4629      	mov	r1, r5
 8001e34:	024b      	lsls	r3, r1, #9
 8001e36:	4621      	mov	r1, r4
 8001e38:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001e3c:	4621      	mov	r1, r4
 8001e3e:	024a      	lsls	r2, r1, #9
 8001e40:	4610      	mov	r0, r2
 8001e42:	4619      	mov	r1, r3
 8001e44:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001e46:	2200      	movs	r2, #0
 8001e48:	62bb      	str	r3, [r7, #40]	; 0x28
 8001e4a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001e4c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001e50:	f7fe fa1e 	bl	8000290 <__aeabi_uldivmod>
 8001e54:	4602      	mov	r2, r0
 8001e56:	460b      	mov	r3, r1
 8001e58:	4613      	mov	r3, r2
 8001e5a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001e5c:	e058      	b.n	8001f10 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e5e:	4b38      	ldr	r3, [pc, #224]	; (8001f40 <HAL_RCC_GetSysClockFreq+0x200>)
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	099b      	lsrs	r3, r3, #6
 8001e64:	2200      	movs	r2, #0
 8001e66:	4618      	mov	r0, r3
 8001e68:	4611      	mov	r1, r2
 8001e6a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001e6e:	623b      	str	r3, [r7, #32]
 8001e70:	2300      	movs	r3, #0
 8001e72:	627b      	str	r3, [r7, #36]	; 0x24
 8001e74:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001e78:	4642      	mov	r2, r8
 8001e7a:	464b      	mov	r3, r9
 8001e7c:	f04f 0000 	mov.w	r0, #0
 8001e80:	f04f 0100 	mov.w	r1, #0
 8001e84:	0159      	lsls	r1, r3, #5
 8001e86:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001e8a:	0150      	lsls	r0, r2, #5
 8001e8c:	4602      	mov	r2, r0
 8001e8e:	460b      	mov	r3, r1
 8001e90:	4641      	mov	r1, r8
 8001e92:	ebb2 0a01 	subs.w	sl, r2, r1
 8001e96:	4649      	mov	r1, r9
 8001e98:	eb63 0b01 	sbc.w	fp, r3, r1
 8001e9c:	f04f 0200 	mov.w	r2, #0
 8001ea0:	f04f 0300 	mov.w	r3, #0
 8001ea4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001ea8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001eac:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001eb0:	ebb2 040a 	subs.w	r4, r2, sl
 8001eb4:	eb63 050b 	sbc.w	r5, r3, fp
 8001eb8:	f04f 0200 	mov.w	r2, #0
 8001ebc:	f04f 0300 	mov.w	r3, #0
 8001ec0:	00eb      	lsls	r3, r5, #3
 8001ec2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001ec6:	00e2      	lsls	r2, r4, #3
 8001ec8:	4614      	mov	r4, r2
 8001eca:	461d      	mov	r5, r3
 8001ecc:	4643      	mov	r3, r8
 8001ece:	18e3      	adds	r3, r4, r3
 8001ed0:	603b      	str	r3, [r7, #0]
 8001ed2:	464b      	mov	r3, r9
 8001ed4:	eb45 0303 	adc.w	r3, r5, r3
 8001ed8:	607b      	str	r3, [r7, #4]
 8001eda:	f04f 0200 	mov.w	r2, #0
 8001ede:	f04f 0300 	mov.w	r3, #0
 8001ee2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001ee6:	4629      	mov	r1, r5
 8001ee8:	028b      	lsls	r3, r1, #10
 8001eea:	4621      	mov	r1, r4
 8001eec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001ef0:	4621      	mov	r1, r4
 8001ef2:	028a      	lsls	r2, r1, #10
 8001ef4:	4610      	mov	r0, r2
 8001ef6:	4619      	mov	r1, r3
 8001ef8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001efa:	2200      	movs	r2, #0
 8001efc:	61bb      	str	r3, [r7, #24]
 8001efe:	61fa      	str	r2, [r7, #28]
 8001f00:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001f04:	f7fe f9c4 	bl	8000290 <__aeabi_uldivmod>
 8001f08:	4602      	mov	r2, r0
 8001f0a:	460b      	mov	r3, r1
 8001f0c:	4613      	mov	r3, r2
 8001f0e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001f10:	4b0b      	ldr	r3, [pc, #44]	; (8001f40 <HAL_RCC_GetSysClockFreq+0x200>)
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	0c1b      	lsrs	r3, r3, #16
 8001f16:	f003 0303 	and.w	r3, r3, #3
 8001f1a:	3301      	adds	r3, #1
 8001f1c:	005b      	lsls	r3, r3, #1
 8001f1e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001f20:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001f22:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001f24:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f28:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001f2a:	e002      	b.n	8001f32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001f2c:	4b05      	ldr	r3, [pc, #20]	; (8001f44 <HAL_RCC_GetSysClockFreq+0x204>)
 8001f2e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001f30:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f32:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001f34:	4618      	mov	r0, r3
 8001f36:	3750      	adds	r7, #80	; 0x50
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001f3e:	bf00      	nop
 8001f40:	40023800 	.word	0x40023800
 8001f44:	00f42400 	.word	0x00f42400
 8001f48:	007a1200 	.word	0x007a1200

08001f4c <__errno>:
 8001f4c:	4b01      	ldr	r3, [pc, #4]	; (8001f54 <__errno+0x8>)
 8001f4e:	6818      	ldr	r0, [r3, #0]
 8001f50:	4770      	bx	lr
 8001f52:	bf00      	nop
 8001f54:	20000010 	.word	0x20000010

08001f58 <__libc_init_array>:
 8001f58:	b570      	push	{r4, r5, r6, lr}
 8001f5a:	4d0d      	ldr	r5, [pc, #52]	; (8001f90 <__libc_init_array+0x38>)
 8001f5c:	4c0d      	ldr	r4, [pc, #52]	; (8001f94 <__libc_init_array+0x3c>)
 8001f5e:	1b64      	subs	r4, r4, r5
 8001f60:	10a4      	asrs	r4, r4, #2
 8001f62:	2600      	movs	r6, #0
 8001f64:	42a6      	cmp	r6, r4
 8001f66:	d109      	bne.n	8001f7c <__libc_init_array+0x24>
 8001f68:	4d0b      	ldr	r5, [pc, #44]	; (8001f98 <__libc_init_array+0x40>)
 8001f6a:	4c0c      	ldr	r4, [pc, #48]	; (8001f9c <__libc_init_array+0x44>)
 8001f6c:	f000 fca6 	bl	80028bc <_init>
 8001f70:	1b64      	subs	r4, r4, r5
 8001f72:	10a4      	asrs	r4, r4, #2
 8001f74:	2600      	movs	r6, #0
 8001f76:	42a6      	cmp	r6, r4
 8001f78:	d105      	bne.n	8001f86 <__libc_init_array+0x2e>
 8001f7a:	bd70      	pop	{r4, r5, r6, pc}
 8001f7c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001f80:	4798      	blx	r3
 8001f82:	3601      	adds	r6, #1
 8001f84:	e7ee      	b.n	8001f64 <__libc_init_array+0xc>
 8001f86:	f855 3b04 	ldr.w	r3, [r5], #4
 8001f8a:	4798      	blx	r3
 8001f8c:	3601      	adds	r6, #1
 8001f8e:	e7f2      	b.n	8001f76 <__libc_init_array+0x1e>
 8001f90:	0800298c 	.word	0x0800298c
 8001f94:	0800298c 	.word	0x0800298c
 8001f98:	0800298c 	.word	0x0800298c
 8001f9c:	08002990 	.word	0x08002990

08001fa0 <malloc>:
 8001fa0:	4b02      	ldr	r3, [pc, #8]	; (8001fac <malloc+0xc>)
 8001fa2:	4601      	mov	r1, r0
 8001fa4:	6818      	ldr	r0, [r3, #0]
 8001fa6:	f000 b877 	b.w	8002098 <_malloc_r>
 8001faa:	bf00      	nop
 8001fac:	20000010 	.word	0x20000010

08001fb0 <memset>:
 8001fb0:	4402      	add	r2, r0
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	d100      	bne.n	8001fba <memset+0xa>
 8001fb8:	4770      	bx	lr
 8001fba:	f803 1b01 	strb.w	r1, [r3], #1
 8001fbe:	e7f9      	b.n	8001fb4 <memset+0x4>

08001fc0 <_free_r>:
 8001fc0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001fc2:	2900      	cmp	r1, #0
 8001fc4:	d044      	beq.n	8002050 <_free_r+0x90>
 8001fc6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001fca:	9001      	str	r0, [sp, #4]
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	f1a1 0404 	sub.w	r4, r1, #4
 8001fd2:	bfb8      	it	lt
 8001fd4:	18e4      	addlt	r4, r4, r3
 8001fd6:	f000 f913 	bl	8002200 <__malloc_lock>
 8001fda:	4a1e      	ldr	r2, [pc, #120]	; (8002054 <_free_r+0x94>)
 8001fdc:	9801      	ldr	r0, [sp, #4]
 8001fde:	6813      	ldr	r3, [r2, #0]
 8001fe0:	b933      	cbnz	r3, 8001ff0 <_free_r+0x30>
 8001fe2:	6063      	str	r3, [r4, #4]
 8001fe4:	6014      	str	r4, [r2, #0]
 8001fe6:	b003      	add	sp, #12
 8001fe8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8001fec:	f000 b90e 	b.w	800220c <__malloc_unlock>
 8001ff0:	42a3      	cmp	r3, r4
 8001ff2:	d908      	bls.n	8002006 <_free_r+0x46>
 8001ff4:	6825      	ldr	r5, [r4, #0]
 8001ff6:	1961      	adds	r1, r4, r5
 8001ff8:	428b      	cmp	r3, r1
 8001ffa:	bf01      	itttt	eq
 8001ffc:	6819      	ldreq	r1, [r3, #0]
 8001ffe:	685b      	ldreq	r3, [r3, #4]
 8002000:	1949      	addeq	r1, r1, r5
 8002002:	6021      	streq	r1, [r4, #0]
 8002004:	e7ed      	b.n	8001fe2 <_free_r+0x22>
 8002006:	461a      	mov	r2, r3
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	b10b      	cbz	r3, 8002010 <_free_r+0x50>
 800200c:	42a3      	cmp	r3, r4
 800200e:	d9fa      	bls.n	8002006 <_free_r+0x46>
 8002010:	6811      	ldr	r1, [r2, #0]
 8002012:	1855      	adds	r5, r2, r1
 8002014:	42a5      	cmp	r5, r4
 8002016:	d10b      	bne.n	8002030 <_free_r+0x70>
 8002018:	6824      	ldr	r4, [r4, #0]
 800201a:	4421      	add	r1, r4
 800201c:	1854      	adds	r4, r2, r1
 800201e:	42a3      	cmp	r3, r4
 8002020:	6011      	str	r1, [r2, #0]
 8002022:	d1e0      	bne.n	8001fe6 <_free_r+0x26>
 8002024:	681c      	ldr	r4, [r3, #0]
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	6053      	str	r3, [r2, #4]
 800202a:	4421      	add	r1, r4
 800202c:	6011      	str	r1, [r2, #0]
 800202e:	e7da      	b.n	8001fe6 <_free_r+0x26>
 8002030:	d902      	bls.n	8002038 <_free_r+0x78>
 8002032:	230c      	movs	r3, #12
 8002034:	6003      	str	r3, [r0, #0]
 8002036:	e7d6      	b.n	8001fe6 <_free_r+0x26>
 8002038:	6825      	ldr	r5, [r4, #0]
 800203a:	1961      	adds	r1, r4, r5
 800203c:	428b      	cmp	r3, r1
 800203e:	bf04      	itt	eq
 8002040:	6819      	ldreq	r1, [r3, #0]
 8002042:	685b      	ldreq	r3, [r3, #4]
 8002044:	6063      	str	r3, [r4, #4]
 8002046:	bf04      	itt	eq
 8002048:	1949      	addeq	r1, r1, r5
 800204a:	6021      	streq	r1, [r4, #0]
 800204c:	6054      	str	r4, [r2, #4]
 800204e:	e7ca      	b.n	8001fe6 <_free_r+0x26>
 8002050:	b003      	add	sp, #12
 8002052:	bd30      	pop	{r4, r5, pc}
 8002054:	200000bc 	.word	0x200000bc

08002058 <sbrk_aligned>:
 8002058:	b570      	push	{r4, r5, r6, lr}
 800205a:	4e0e      	ldr	r6, [pc, #56]	; (8002094 <sbrk_aligned+0x3c>)
 800205c:	460c      	mov	r4, r1
 800205e:	6831      	ldr	r1, [r6, #0]
 8002060:	4605      	mov	r5, r0
 8002062:	b911      	cbnz	r1, 800206a <sbrk_aligned+0x12>
 8002064:	f000 f88c 	bl	8002180 <_sbrk_r>
 8002068:	6030      	str	r0, [r6, #0]
 800206a:	4621      	mov	r1, r4
 800206c:	4628      	mov	r0, r5
 800206e:	f000 f887 	bl	8002180 <_sbrk_r>
 8002072:	1c43      	adds	r3, r0, #1
 8002074:	d00a      	beq.n	800208c <sbrk_aligned+0x34>
 8002076:	1cc4      	adds	r4, r0, #3
 8002078:	f024 0403 	bic.w	r4, r4, #3
 800207c:	42a0      	cmp	r0, r4
 800207e:	d007      	beq.n	8002090 <sbrk_aligned+0x38>
 8002080:	1a21      	subs	r1, r4, r0
 8002082:	4628      	mov	r0, r5
 8002084:	f000 f87c 	bl	8002180 <_sbrk_r>
 8002088:	3001      	adds	r0, #1
 800208a:	d101      	bne.n	8002090 <sbrk_aligned+0x38>
 800208c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8002090:	4620      	mov	r0, r4
 8002092:	bd70      	pop	{r4, r5, r6, pc}
 8002094:	200000c0 	.word	0x200000c0

08002098 <_malloc_r>:
 8002098:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800209c:	1ccd      	adds	r5, r1, #3
 800209e:	f025 0503 	bic.w	r5, r5, #3
 80020a2:	3508      	adds	r5, #8
 80020a4:	2d0c      	cmp	r5, #12
 80020a6:	bf38      	it	cc
 80020a8:	250c      	movcc	r5, #12
 80020aa:	2d00      	cmp	r5, #0
 80020ac:	4607      	mov	r7, r0
 80020ae:	db01      	blt.n	80020b4 <_malloc_r+0x1c>
 80020b0:	42a9      	cmp	r1, r5
 80020b2:	d905      	bls.n	80020c0 <_malloc_r+0x28>
 80020b4:	230c      	movs	r3, #12
 80020b6:	603b      	str	r3, [r7, #0]
 80020b8:	2600      	movs	r6, #0
 80020ba:	4630      	mov	r0, r6
 80020bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80020c0:	4e2e      	ldr	r6, [pc, #184]	; (800217c <_malloc_r+0xe4>)
 80020c2:	f000 f89d 	bl	8002200 <__malloc_lock>
 80020c6:	6833      	ldr	r3, [r6, #0]
 80020c8:	461c      	mov	r4, r3
 80020ca:	bb34      	cbnz	r4, 800211a <_malloc_r+0x82>
 80020cc:	4629      	mov	r1, r5
 80020ce:	4638      	mov	r0, r7
 80020d0:	f7ff ffc2 	bl	8002058 <sbrk_aligned>
 80020d4:	1c43      	adds	r3, r0, #1
 80020d6:	4604      	mov	r4, r0
 80020d8:	d14d      	bne.n	8002176 <_malloc_r+0xde>
 80020da:	6834      	ldr	r4, [r6, #0]
 80020dc:	4626      	mov	r6, r4
 80020de:	2e00      	cmp	r6, #0
 80020e0:	d140      	bne.n	8002164 <_malloc_r+0xcc>
 80020e2:	6823      	ldr	r3, [r4, #0]
 80020e4:	4631      	mov	r1, r6
 80020e6:	4638      	mov	r0, r7
 80020e8:	eb04 0803 	add.w	r8, r4, r3
 80020ec:	f000 f848 	bl	8002180 <_sbrk_r>
 80020f0:	4580      	cmp	r8, r0
 80020f2:	d13a      	bne.n	800216a <_malloc_r+0xd2>
 80020f4:	6821      	ldr	r1, [r4, #0]
 80020f6:	3503      	adds	r5, #3
 80020f8:	1a6d      	subs	r5, r5, r1
 80020fa:	f025 0503 	bic.w	r5, r5, #3
 80020fe:	3508      	adds	r5, #8
 8002100:	2d0c      	cmp	r5, #12
 8002102:	bf38      	it	cc
 8002104:	250c      	movcc	r5, #12
 8002106:	4629      	mov	r1, r5
 8002108:	4638      	mov	r0, r7
 800210a:	f7ff ffa5 	bl	8002058 <sbrk_aligned>
 800210e:	3001      	adds	r0, #1
 8002110:	d02b      	beq.n	800216a <_malloc_r+0xd2>
 8002112:	6823      	ldr	r3, [r4, #0]
 8002114:	442b      	add	r3, r5
 8002116:	6023      	str	r3, [r4, #0]
 8002118:	e00e      	b.n	8002138 <_malloc_r+0xa0>
 800211a:	6822      	ldr	r2, [r4, #0]
 800211c:	1b52      	subs	r2, r2, r5
 800211e:	d41e      	bmi.n	800215e <_malloc_r+0xc6>
 8002120:	2a0b      	cmp	r2, #11
 8002122:	d916      	bls.n	8002152 <_malloc_r+0xba>
 8002124:	1961      	adds	r1, r4, r5
 8002126:	42a3      	cmp	r3, r4
 8002128:	6025      	str	r5, [r4, #0]
 800212a:	bf18      	it	ne
 800212c:	6059      	strne	r1, [r3, #4]
 800212e:	6863      	ldr	r3, [r4, #4]
 8002130:	bf08      	it	eq
 8002132:	6031      	streq	r1, [r6, #0]
 8002134:	5162      	str	r2, [r4, r5]
 8002136:	604b      	str	r3, [r1, #4]
 8002138:	4638      	mov	r0, r7
 800213a:	f104 060b 	add.w	r6, r4, #11
 800213e:	f000 f865 	bl	800220c <__malloc_unlock>
 8002142:	f026 0607 	bic.w	r6, r6, #7
 8002146:	1d23      	adds	r3, r4, #4
 8002148:	1af2      	subs	r2, r6, r3
 800214a:	d0b6      	beq.n	80020ba <_malloc_r+0x22>
 800214c:	1b9b      	subs	r3, r3, r6
 800214e:	50a3      	str	r3, [r4, r2]
 8002150:	e7b3      	b.n	80020ba <_malloc_r+0x22>
 8002152:	6862      	ldr	r2, [r4, #4]
 8002154:	42a3      	cmp	r3, r4
 8002156:	bf0c      	ite	eq
 8002158:	6032      	streq	r2, [r6, #0]
 800215a:	605a      	strne	r2, [r3, #4]
 800215c:	e7ec      	b.n	8002138 <_malloc_r+0xa0>
 800215e:	4623      	mov	r3, r4
 8002160:	6864      	ldr	r4, [r4, #4]
 8002162:	e7b2      	b.n	80020ca <_malloc_r+0x32>
 8002164:	4634      	mov	r4, r6
 8002166:	6876      	ldr	r6, [r6, #4]
 8002168:	e7b9      	b.n	80020de <_malloc_r+0x46>
 800216a:	230c      	movs	r3, #12
 800216c:	603b      	str	r3, [r7, #0]
 800216e:	4638      	mov	r0, r7
 8002170:	f000 f84c 	bl	800220c <__malloc_unlock>
 8002174:	e7a1      	b.n	80020ba <_malloc_r+0x22>
 8002176:	6025      	str	r5, [r4, #0]
 8002178:	e7de      	b.n	8002138 <_malloc_r+0xa0>
 800217a:	bf00      	nop
 800217c:	200000bc 	.word	0x200000bc

08002180 <_sbrk_r>:
 8002180:	b538      	push	{r3, r4, r5, lr}
 8002182:	4d06      	ldr	r5, [pc, #24]	; (800219c <_sbrk_r+0x1c>)
 8002184:	2300      	movs	r3, #0
 8002186:	4604      	mov	r4, r0
 8002188:	4608      	mov	r0, r1
 800218a:	602b      	str	r3, [r5, #0]
 800218c:	f7fe ff0e 	bl	8000fac <_sbrk>
 8002190:	1c43      	adds	r3, r0, #1
 8002192:	d102      	bne.n	800219a <_sbrk_r+0x1a>
 8002194:	682b      	ldr	r3, [r5, #0]
 8002196:	b103      	cbz	r3, 800219a <_sbrk_r+0x1a>
 8002198:	6023      	str	r3, [r4, #0]
 800219a:	bd38      	pop	{r3, r4, r5, pc}
 800219c:	200000c4 	.word	0x200000c4

080021a0 <siprintf>:
 80021a0:	b40e      	push	{r1, r2, r3}
 80021a2:	b500      	push	{lr}
 80021a4:	b09c      	sub	sp, #112	; 0x70
 80021a6:	ab1d      	add	r3, sp, #116	; 0x74
 80021a8:	9002      	str	r0, [sp, #8]
 80021aa:	9006      	str	r0, [sp, #24]
 80021ac:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80021b0:	4809      	ldr	r0, [pc, #36]	; (80021d8 <siprintf+0x38>)
 80021b2:	9107      	str	r1, [sp, #28]
 80021b4:	9104      	str	r1, [sp, #16]
 80021b6:	4909      	ldr	r1, [pc, #36]	; (80021dc <siprintf+0x3c>)
 80021b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80021bc:	9105      	str	r1, [sp, #20]
 80021be:	6800      	ldr	r0, [r0, #0]
 80021c0:	9301      	str	r3, [sp, #4]
 80021c2:	a902      	add	r1, sp, #8
 80021c4:	f000 f884 	bl	80022d0 <_svfiprintf_r>
 80021c8:	9b02      	ldr	r3, [sp, #8]
 80021ca:	2200      	movs	r2, #0
 80021cc:	701a      	strb	r2, [r3, #0]
 80021ce:	b01c      	add	sp, #112	; 0x70
 80021d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80021d4:	b003      	add	sp, #12
 80021d6:	4770      	bx	lr
 80021d8:	20000010 	.word	0x20000010
 80021dc:	ffff0208 	.word	0xffff0208

080021e0 <strcat>:
 80021e0:	b510      	push	{r4, lr}
 80021e2:	4602      	mov	r2, r0
 80021e4:	7814      	ldrb	r4, [r2, #0]
 80021e6:	4613      	mov	r3, r2
 80021e8:	3201      	adds	r2, #1
 80021ea:	2c00      	cmp	r4, #0
 80021ec:	d1fa      	bne.n	80021e4 <strcat+0x4>
 80021ee:	3b01      	subs	r3, #1
 80021f0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80021f4:	f803 2f01 	strb.w	r2, [r3, #1]!
 80021f8:	2a00      	cmp	r2, #0
 80021fa:	d1f9      	bne.n	80021f0 <strcat+0x10>
 80021fc:	bd10      	pop	{r4, pc}
	...

08002200 <__malloc_lock>:
 8002200:	4801      	ldr	r0, [pc, #4]	; (8002208 <__malloc_lock+0x8>)
 8002202:	f000 baf9 	b.w	80027f8 <__retarget_lock_acquire_recursive>
 8002206:	bf00      	nop
 8002208:	200000c8 	.word	0x200000c8

0800220c <__malloc_unlock>:
 800220c:	4801      	ldr	r0, [pc, #4]	; (8002214 <__malloc_unlock+0x8>)
 800220e:	f000 baf4 	b.w	80027fa <__retarget_lock_release_recursive>
 8002212:	bf00      	nop
 8002214:	200000c8 	.word	0x200000c8

08002218 <__ssputs_r>:
 8002218:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800221c:	688e      	ldr	r6, [r1, #8]
 800221e:	429e      	cmp	r6, r3
 8002220:	4682      	mov	sl, r0
 8002222:	460c      	mov	r4, r1
 8002224:	4690      	mov	r8, r2
 8002226:	461f      	mov	r7, r3
 8002228:	d838      	bhi.n	800229c <__ssputs_r+0x84>
 800222a:	898a      	ldrh	r2, [r1, #12]
 800222c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002230:	d032      	beq.n	8002298 <__ssputs_r+0x80>
 8002232:	6825      	ldr	r5, [r4, #0]
 8002234:	6909      	ldr	r1, [r1, #16]
 8002236:	eba5 0901 	sub.w	r9, r5, r1
 800223a:	6965      	ldr	r5, [r4, #20]
 800223c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002240:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002244:	3301      	adds	r3, #1
 8002246:	444b      	add	r3, r9
 8002248:	106d      	asrs	r5, r5, #1
 800224a:	429d      	cmp	r5, r3
 800224c:	bf38      	it	cc
 800224e:	461d      	movcc	r5, r3
 8002250:	0553      	lsls	r3, r2, #21
 8002252:	d531      	bpl.n	80022b8 <__ssputs_r+0xa0>
 8002254:	4629      	mov	r1, r5
 8002256:	f7ff ff1f 	bl	8002098 <_malloc_r>
 800225a:	4606      	mov	r6, r0
 800225c:	b950      	cbnz	r0, 8002274 <__ssputs_r+0x5c>
 800225e:	230c      	movs	r3, #12
 8002260:	f8ca 3000 	str.w	r3, [sl]
 8002264:	89a3      	ldrh	r3, [r4, #12]
 8002266:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800226a:	81a3      	strh	r3, [r4, #12]
 800226c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002270:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002274:	6921      	ldr	r1, [r4, #16]
 8002276:	464a      	mov	r2, r9
 8002278:	f000 fac0 	bl	80027fc <memcpy>
 800227c:	89a3      	ldrh	r3, [r4, #12]
 800227e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002282:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002286:	81a3      	strh	r3, [r4, #12]
 8002288:	6126      	str	r6, [r4, #16]
 800228a:	6165      	str	r5, [r4, #20]
 800228c:	444e      	add	r6, r9
 800228e:	eba5 0509 	sub.w	r5, r5, r9
 8002292:	6026      	str	r6, [r4, #0]
 8002294:	60a5      	str	r5, [r4, #8]
 8002296:	463e      	mov	r6, r7
 8002298:	42be      	cmp	r6, r7
 800229a:	d900      	bls.n	800229e <__ssputs_r+0x86>
 800229c:	463e      	mov	r6, r7
 800229e:	6820      	ldr	r0, [r4, #0]
 80022a0:	4632      	mov	r2, r6
 80022a2:	4641      	mov	r1, r8
 80022a4:	f000 fab8 	bl	8002818 <memmove>
 80022a8:	68a3      	ldr	r3, [r4, #8]
 80022aa:	1b9b      	subs	r3, r3, r6
 80022ac:	60a3      	str	r3, [r4, #8]
 80022ae:	6823      	ldr	r3, [r4, #0]
 80022b0:	4433      	add	r3, r6
 80022b2:	6023      	str	r3, [r4, #0]
 80022b4:	2000      	movs	r0, #0
 80022b6:	e7db      	b.n	8002270 <__ssputs_r+0x58>
 80022b8:	462a      	mov	r2, r5
 80022ba:	f000 fac7 	bl	800284c <_realloc_r>
 80022be:	4606      	mov	r6, r0
 80022c0:	2800      	cmp	r0, #0
 80022c2:	d1e1      	bne.n	8002288 <__ssputs_r+0x70>
 80022c4:	6921      	ldr	r1, [r4, #16]
 80022c6:	4650      	mov	r0, sl
 80022c8:	f7ff fe7a 	bl	8001fc0 <_free_r>
 80022cc:	e7c7      	b.n	800225e <__ssputs_r+0x46>
	...

080022d0 <_svfiprintf_r>:
 80022d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80022d4:	4698      	mov	r8, r3
 80022d6:	898b      	ldrh	r3, [r1, #12]
 80022d8:	061b      	lsls	r3, r3, #24
 80022da:	b09d      	sub	sp, #116	; 0x74
 80022dc:	4607      	mov	r7, r0
 80022de:	460d      	mov	r5, r1
 80022e0:	4614      	mov	r4, r2
 80022e2:	d50e      	bpl.n	8002302 <_svfiprintf_r+0x32>
 80022e4:	690b      	ldr	r3, [r1, #16]
 80022e6:	b963      	cbnz	r3, 8002302 <_svfiprintf_r+0x32>
 80022e8:	2140      	movs	r1, #64	; 0x40
 80022ea:	f7ff fed5 	bl	8002098 <_malloc_r>
 80022ee:	6028      	str	r0, [r5, #0]
 80022f0:	6128      	str	r0, [r5, #16]
 80022f2:	b920      	cbnz	r0, 80022fe <_svfiprintf_r+0x2e>
 80022f4:	230c      	movs	r3, #12
 80022f6:	603b      	str	r3, [r7, #0]
 80022f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80022fc:	e0d1      	b.n	80024a2 <_svfiprintf_r+0x1d2>
 80022fe:	2340      	movs	r3, #64	; 0x40
 8002300:	616b      	str	r3, [r5, #20]
 8002302:	2300      	movs	r3, #0
 8002304:	9309      	str	r3, [sp, #36]	; 0x24
 8002306:	2320      	movs	r3, #32
 8002308:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800230c:	f8cd 800c 	str.w	r8, [sp, #12]
 8002310:	2330      	movs	r3, #48	; 0x30
 8002312:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80024bc <_svfiprintf_r+0x1ec>
 8002316:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800231a:	f04f 0901 	mov.w	r9, #1
 800231e:	4623      	mov	r3, r4
 8002320:	469a      	mov	sl, r3
 8002322:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002326:	b10a      	cbz	r2, 800232c <_svfiprintf_r+0x5c>
 8002328:	2a25      	cmp	r2, #37	; 0x25
 800232a:	d1f9      	bne.n	8002320 <_svfiprintf_r+0x50>
 800232c:	ebba 0b04 	subs.w	fp, sl, r4
 8002330:	d00b      	beq.n	800234a <_svfiprintf_r+0x7a>
 8002332:	465b      	mov	r3, fp
 8002334:	4622      	mov	r2, r4
 8002336:	4629      	mov	r1, r5
 8002338:	4638      	mov	r0, r7
 800233a:	f7ff ff6d 	bl	8002218 <__ssputs_r>
 800233e:	3001      	adds	r0, #1
 8002340:	f000 80aa 	beq.w	8002498 <_svfiprintf_r+0x1c8>
 8002344:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002346:	445a      	add	r2, fp
 8002348:	9209      	str	r2, [sp, #36]	; 0x24
 800234a:	f89a 3000 	ldrb.w	r3, [sl]
 800234e:	2b00      	cmp	r3, #0
 8002350:	f000 80a2 	beq.w	8002498 <_svfiprintf_r+0x1c8>
 8002354:	2300      	movs	r3, #0
 8002356:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800235a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800235e:	f10a 0a01 	add.w	sl, sl, #1
 8002362:	9304      	str	r3, [sp, #16]
 8002364:	9307      	str	r3, [sp, #28]
 8002366:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800236a:	931a      	str	r3, [sp, #104]	; 0x68
 800236c:	4654      	mov	r4, sl
 800236e:	2205      	movs	r2, #5
 8002370:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002374:	4851      	ldr	r0, [pc, #324]	; (80024bc <_svfiprintf_r+0x1ec>)
 8002376:	f7fd ff3b 	bl	80001f0 <memchr>
 800237a:	9a04      	ldr	r2, [sp, #16]
 800237c:	b9d8      	cbnz	r0, 80023b6 <_svfiprintf_r+0xe6>
 800237e:	06d0      	lsls	r0, r2, #27
 8002380:	bf44      	itt	mi
 8002382:	2320      	movmi	r3, #32
 8002384:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002388:	0711      	lsls	r1, r2, #28
 800238a:	bf44      	itt	mi
 800238c:	232b      	movmi	r3, #43	; 0x2b
 800238e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002392:	f89a 3000 	ldrb.w	r3, [sl]
 8002396:	2b2a      	cmp	r3, #42	; 0x2a
 8002398:	d015      	beq.n	80023c6 <_svfiprintf_r+0xf6>
 800239a:	9a07      	ldr	r2, [sp, #28]
 800239c:	4654      	mov	r4, sl
 800239e:	2000      	movs	r0, #0
 80023a0:	f04f 0c0a 	mov.w	ip, #10
 80023a4:	4621      	mov	r1, r4
 80023a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80023aa:	3b30      	subs	r3, #48	; 0x30
 80023ac:	2b09      	cmp	r3, #9
 80023ae:	d94e      	bls.n	800244e <_svfiprintf_r+0x17e>
 80023b0:	b1b0      	cbz	r0, 80023e0 <_svfiprintf_r+0x110>
 80023b2:	9207      	str	r2, [sp, #28]
 80023b4:	e014      	b.n	80023e0 <_svfiprintf_r+0x110>
 80023b6:	eba0 0308 	sub.w	r3, r0, r8
 80023ba:	fa09 f303 	lsl.w	r3, r9, r3
 80023be:	4313      	orrs	r3, r2
 80023c0:	9304      	str	r3, [sp, #16]
 80023c2:	46a2      	mov	sl, r4
 80023c4:	e7d2      	b.n	800236c <_svfiprintf_r+0x9c>
 80023c6:	9b03      	ldr	r3, [sp, #12]
 80023c8:	1d19      	adds	r1, r3, #4
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	9103      	str	r1, [sp, #12]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	bfbb      	ittet	lt
 80023d2:	425b      	neglt	r3, r3
 80023d4:	f042 0202 	orrlt.w	r2, r2, #2
 80023d8:	9307      	strge	r3, [sp, #28]
 80023da:	9307      	strlt	r3, [sp, #28]
 80023dc:	bfb8      	it	lt
 80023de:	9204      	strlt	r2, [sp, #16]
 80023e0:	7823      	ldrb	r3, [r4, #0]
 80023e2:	2b2e      	cmp	r3, #46	; 0x2e
 80023e4:	d10c      	bne.n	8002400 <_svfiprintf_r+0x130>
 80023e6:	7863      	ldrb	r3, [r4, #1]
 80023e8:	2b2a      	cmp	r3, #42	; 0x2a
 80023ea:	d135      	bne.n	8002458 <_svfiprintf_r+0x188>
 80023ec:	9b03      	ldr	r3, [sp, #12]
 80023ee:	1d1a      	adds	r2, r3, #4
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	9203      	str	r2, [sp, #12]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	bfb8      	it	lt
 80023f8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80023fc:	3402      	adds	r4, #2
 80023fe:	9305      	str	r3, [sp, #20]
 8002400:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80024cc <_svfiprintf_r+0x1fc>
 8002404:	7821      	ldrb	r1, [r4, #0]
 8002406:	2203      	movs	r2, #3
 8002408:	4650      	mov	r0, sl
 800240a:	f7fd fef1 	bl	80001f0 <memchr>
 800240e:	b140      	cbz	r0, 8002422 <_svfiprintf_r+0x152>
 8002410:	2340      	movs	r3, #64	; 0x40
 8002412:	eba0 000a 	sub.w	r0, r0, sl
 8002416:	fa03 f000 	lsl.w	r0, r3, r0
 800241a:	9b04      	ldr	r3, [sp, #16]
 800241c:	4303      	orrs	r3, r0
 800241e:	3401      	adds	r4, #1
 8002420:	9304      	str	r3, [sp, #16]
 8002422:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002426:	4826      	ldr	r0, [pc, #152]	; (80024c0 <_svfiprintf_r+0x1f0>)
 8002428:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800242c:	2206      	movs	r2, #6
 800242e:	f7fd fedf 	bl	80001f0 <memchr>
 8002432:	2800      	cmp	r0, #0
 8002434:	d038      	beq.n	80024a8 <_svfiprintf_r+0x1d8>
 8002436:	4b23      	ldr	r3, [pc, #140]	; (80024c4 <_svfiprintf_r+0x1f4>)
 8002438:	bb1b      	cbnz	r3, 8002482 <_svfiprintf_r+0x1b2>
 800243a:	9b03      	ldr	r3, [sp, #12]
 800243c:	3307      	adds	r3, #7
 800243e:	f023 0307 	bic.w	r3, r3, #7
 8002442:	3308      	adds	r3, #8
 8002444:	9303      	str	r3, [sp, #12]
 8002446:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002448:	4433      	add	r3, r6
 800244a:	9309      	str	r3, [sp, #36]	; 0x24
 800244c:	e767      	b.n	800231e <_svfiprintf_r+0x4e>
 800244e:	fb0c 3202 	mla	r2, ip, r2, r3
 8002452:	460c      	mov	r4, r1
 8002454:	2001      	movs	r0, #1
 8002456:	e7a5      	b.n	80023a4 <_svfiprintf_r+0xd4>
 8002458:	2300      	movs	r3, #0
 800245a:	3401      	adds	r4, #1
 800245c:	9305      	str	r3, [sp, #20]
 800245e:	4619      	mov	r1, r3
 8002460:	f04f 0c0a 	mov.w	ip, #10
 8002464:	4620      	mov	r0, r4
 8002466:	f810 2b01 	ldrb.w	r2, [r0], #1
 800246a:	3a30      	subs	r2, #48	; 0x30
 800246c:	2a09      	cmp	r2, #9
 800246e:	d903      	bls.n	8002478 <_svfiprintf_r+0x1a8>
 8002470:	2b00      	cmp	r3, #0
 8002472:	d0c5      	beq.n	8002400 <_svfiprintf_r+0x130>
 8002474:	9105      	str	r1, [sp, #20]
 8002476:	e7c3      	b.n	8002400 <_svfiprintf_r+0x130>
 8002478:	fb0c 2101 	mla	r1, ip, r1, r2
 800247c:	4604      	mov	r4, r0
 800247e:	2301      	movs	r3, #1
 8002480:	e7f0      	b.n	8002464 <_svfiprintf_r+0x194>
 8002482:	ab03      	add	r3, sp, #12
 8002484:	9300      	str	r3, [sp, #0]
 8002486:	462a      	mov	r2, r5
 8002488:	4b0f      	ldr	r3, [pc, #60]	; (80024c8 <_svfiprintf_r+0x1f8>)
 800248a:	a904      	add	r1, sp, #16
 800248c:	4638      	mov	r0, r7
 800248e:	f3af 8000 	nop.w
 8002492:	1c42      	adds	r2, r0, #1
 8002494:	4606      	mov	r6, r0
 8002496:	d1d6      	bne.n	8002446 <_svfiprintf_r+0x176>
 8002498:	89ab      	ldrh	r3, [r5, #12]
 800249a:	065b      	lsls	r3, r3, #25
 800249c:	f53f af2c 	bmi.w	80022f8 <_svfiprintf_r+0x28>
 80024a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80024a2:	b01d      	add	sp, #116	; 0x74
 80024a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80024a8:	ab03      	add	r3, sp, #12
 80024aa:	9300      	str	r3, [sp, #0]
 80024ac:	462a      	mov	r2, r5
 80024ae:	4b06      	ldr	r3, [pc, #24]	; (80024c8 <_svfiprintf_r+0x1f8>)
 80024b0:	a904      	add	r1, sp, #16
 80024b2:	4638      	mov	r0, r7
 80024b4:	f000 f87a 	bl	80025ac <_printf_i>
 80024b8:	e7eb      	b.n	8002492 <_svfiprintf_r+0x1c2>
 80024ba:	bf00      	nop
 80024bc:	08002950 	.word	0x08002950
 80024c0:	0800295a 	.word	0x0800295a
 80024c4:	00000000 	.word	0x00000000
 80024c8:	08002219 	.word	0x08002219
 80024cc:	08002956 	.word	0x08002956

080024d0 <_printf_common>:
 80024d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80024d4:	4616      	mov	r6, r2
 80024d6:	4699      	mov	r9, r3
 80024d8:	688a      	ldr	r2, [r1, #8]
 80024da:	690b      	ldr	r3, [r1, #16]
 80024dc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80024e0:	4293      	cmp	r3, r2
 80024e2:	bfb8      	it	lt
 80024e4:	4613      	movlt	r3, r2
 80024e6:	6033      	str	r3, [r6, #0]
 80024e8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80024ec:	4607      	mov	r7, r0
 80024ee:	460c      	mov	r4, r1
 80024f0:	b10a      	cbz	r2, 80024f6 <_printf_common+0x26>
 80024f2:	3301      	adds	r3, #1
 80024f4:	6033      	str	r3, [r6, #0]
 80024f6:	6823      	ldr	r3, [r4, #0]
 80024f8:	0699      	lsls	r1, r3, #26
 80024fa:	bf42      	ittt	mi
 80024fc:	6833      	ldrmi	r3, [r6, #0]
 80024fe:	3302      	addmi	r3, #2
 8002500:	6033      	strmi	r3, [r6, #0]
 8002502:	6825      	ldr	r5, [r4, #0]
 8002504:	f015 0506 	ands.w	r5, r5, #6
 8002508:	d106      	bne.n	8002518 <_printf_common+0x48>
 800250a:	f104 0a19 	add.w	sl, r4, #25
 800250e:	68e3      	ldr	r3, [r4, #12]
 8002510:	6832      	ldr	r2, [r6, #0]
 8002512:	1a9b      	subs	r3, r3, r2
 8002514:	42ab      	cmp	r3, r5
 8002516:	dc26      	bgt.n	8002566 <_printf_common+0x96>
 8002518:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800251c:	1e13      	subs	r3, r2, #0
 800251e:	6822      	ldr	r2, [r4, #0]
 8002520:	bf18      	it	ne
 8002522:	2301      	movne	r3, #1
 8002524:	0692      	lsls	r2, r2, #26
 8002526:	d42b      	bmi.n	8002580 <_printf_common+0xb0>
 8002528:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800252c:	4649      	mov	r1, r9
 800252e:	4638      	mov	r0, r7
 8002530:	47c0      	blx	r8
 8002532:	3001      	adds	r0, #1
 8002534:	d01e      	beq.n	8002574 <_printf_common+0xa4>
 8002536:	6823      	ldr	r3, [r4, #0]
 8002538:	68e5      	ldr	r5, [r4, #12]
 800253a:	6832      	ldr	r2, [r6, #0]
 800253c:	f003 0306 	and.w	r3, r3, #6
 8002540:	2b04      	cmp	r3, #4
 8002542:	bf08      	it	eq
 8002544:	1aad      	subeq	r5, r5, r2
 8002546:	68a3      	ldr	r3, [r4, #8]
 8002548:	6922      	ldr	r2, [r4, #16]
 800254a:	bf0c      	ite	eq
 800254c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002550:	2500      	movne	r5, #0
 8002552:	4293      	cmp	r3, r2
 8002554:	bfc4      	itt	gt
 8002556:	1a9b      	subgt	r3, r3, r2
 8002558:	18ed      	addgt	r5, r5, r3
 800255a:	2600      	movs	r6, #0
 800255c:	341a      	adds	r4, #26
 800255e:	42b5      	cmp	r5, r6
 8002560:	d11a      	bne.n	8002598 <_printf_common+0xc8>
 8002562:	2000      	movs	r0, #0
 8002564:	e008      	b.n	8002578 <_printf_common+0xa8>
 8002566:	2301      	movs	r3, #1
 8002568:	4652      	mov	r2, sl
 800256a:	4649      	mov	r1, r9
 800256c:	4638      	mov	r0, r7
 800256e:	47c0      	blx	r8
 8002570:	3001      	adds	r0, #1
 8002572:	d103      	bne.n	800257c <_printf_common+0xac>
 8002574:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002578:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800257c:	3501      	adds	r5, #1
 800257e:	e7c6      	b.n	800250e <_printf_common+0x3e>
 8002580:	18e1      	adds	r1, r4, r3
 8002582:	1c5a      	adds	r2, r3, #1
 8002584:	2030      	movs	r0, #48	; 0x30
 8002586:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800258a:	4422      	add	r2, r4
 800258c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002590:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002594:	3302      	adds	r3, #2
 8002596:	e7c7      	b.n	8002528 <_printf_common+0x58>
 8002598:	2301      	movs	r3, #1
 800259a:	4622      	mov	r2, r4
 800259c:	4649      	mov	r1, r9
 800259e:	4638      	mov	r0, r7
 80025a0:	47c0      	blx	r8
 80025a2:	3001      	adds	r0, #1
 80025a4:	d0e6      	beq.n	8002574 <_printf_common+0xa4>
 80025a6:	3601      	adds	r6, #1
 80025a8:	e7d9      	b.n	800255e <_printf_common+0x8e>
	...

080025ac <_printf_i>:
 80025ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80025b0:	7e0f      	ldrb	r7, [r1, #24]
 80025b2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80025b4:	2f78      	cmp	r7, #120	; 0x78
 80025b6:	4691      	mov	r9, r2
 80025b8:	4680      	mov	r8, r0
 80025ba:	460c      	mov	r4, r1
 80025bc:	469a      	mov	sl, r3
 80025be:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80025c2:	d807      	bhi.n	80025d4 <_printf_i+0x28>
 80025c4:	2f62      	cmp	r7, #98	; 0x62
 80025c6:	d80a      	bhi.n	80025de <_printf_i+0x32>
 80025c8:	2f00      	cmp	r7, #0
 80025ca:	f000 80d8 	beq.w	800277e <_printf_i+0x1d2>
 80025ce:	2f58      	cmp	r7, #88	; 0x58
 80025d0:	f000 80a3 	beq.w	800271a <_printf_i+0x16e>
 80025d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80025d8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80025dc:	e03a      	b.n	8002654 <_printf_i+0xa8>
 80025de:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80025e2:	2b15      	cmp	r3, #21
 80025e4:	d8f6      	bhi.n	80025d4 <_printf_i+0x28>
 80025e6:	a101      	add	r1, pc, #4	; (adr r1, 80025ec <_printf_i+0x40>)
 80025e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80025ec:	08002645 	.word	0x08002645
 80025f0:	08002659 	.word	0x08002659
 80025f4:	080025d5 	.word	0x080025d5
 80025f8:	080025d5 	.word	0x080025d5
 80025fc:	080025d5 	.word	0x080025d5
 8002600:	080025d5 	.word	0x080025d5
 8002604:	08002659 	.word	0x08002659
 8002608:	080025d5 	.word	0x080025d5
 800260c:	080025d5 	.word	0x080025d5
 8002610:	080025d5 	.word	0x080025d5
 8002614:	080025d5 	.word	0x080025d5
 8002618:	08002765 	.word	0x08002765
 800261c:	08002689 	.word	0x08002689
 8002620:	08002747 	.word	0x08002747
 8002624:	080025d5 	.word	0x080025d5
 8002628:	080025d5 	.word	0x080025d5
 800262c:	08002787 	.word	0x08002787
 8002630:	080025d5 	.word	0x080025d5
 8002634:	08002689 	.word	0x08002689
 8002638:	080025d5 	.word	0x080025d5
 800263c:	080025d5 	.word	0x080025d5
 8002640:	0800274f 	.word	0x0800274f
 8002644:	682b      	ldr	r3, [r5, #0]
 8002646:	1d1a      	adds	r2, r3, #4
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	602a      	str	r2, [r5, #0]
 800264c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002650:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002654:	2301      	movs	r3, #1
 8002656:	e0a3      	b.n	80027a0 <_printf_i+0x1f4>
 8002658:	6820      	ldr	r0, [r4, #0]
 800265a:	6829      	ldr	r1, [r5, #0]
 800265c:	0606      	lsls	r6, r0, #24
 800265e:	f101 0304 	add.w	r3, r1, #4
 8002662:	d50a      	bpl.n	800267a <_printf_i+0xce>
 8002664:	680e      	ldr	r6, [r1, #0]
 8002666:	602b      	str	r3, [r5, #0]
 8002668:	2e00      	cmp	r6, #0
 800266a:	da03      	bge.n	8002674 <_printf_i+0xc8>
 800266c:	232d      	movs	r3, #45	; 0x2d
 800266e:	4276      	negs	r6, r6
 8002670:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002674:	485e      	ldr	r0, [pc, #376]	; (80027f0 <_printf_i+0x244>)
 8002676:	230a      	movs	r3, #10
 8002678:	e019      	b.n	80026ae <_printf_i+0x102>
 800267a:	680e      	ldr	r6, [r1, #0]
 800267c:	602b      	str	r3, [r5, #0]
 800267e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002682:	bf18      	it	ne
 8002684:	b236      	sxthne	r6, r6
 8002686:	e7ef      	b.n	8002668 <_printf_i+0xbc>
 8002688:	682b      	ldr	r3, [r5, #0]
 800268a:	6820      	ldr	r0, [r4, #0]
 800268c:	1d19      	adds	r1, r3, #4
 800268e:	6029      	str	r1, [r5, #0]
 8002690:	0601      	lsls	r1, r0, #24
 8002692:	d501      	bpl.n	8002698 <_printf_i+0xec>
 8002694:	681e      	ldr	r6, [r3, #0]
 8002696:	e002      	b.n	800269e <_printf_i+0xf2>
 8002698:	0646      	lsls	r6, r0, #25
 800269a:	d5fb      	bpl.n	8002694 <_printf_i+0xe8>
 800269c:	881e      	ldrh	r6, [r3, #0]
 800269e:	4854      	ldr	r0, [pc, #336]	; (80027f0 <_printf_i+0x244>)
 80026a0:	2f6f      	cmp	r7, #111	; 0x6f
 80026a2:	bf0c      	ite	eq
 80026a4:	2308      	moveq	r3, #8
 80026a6:	230a      	movne	r3, #10
 80026a8:	2100      	movs	r1, #0
 80026aa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80026ae:	6865      	ldr	r5, [r4, #4]
 80026b0:	60a5      	str	r5, [r4, #8]
 80026b2:	2d00      	cmp	r5, #0
 80026b4:	bfa2      	ittt	ge
 80026b6:	6821      	ldrge	r1, [r4, #0]
 80026b8:	f021 0104 	bicge.w	r1, r1, #4
 80026bc:	6021      	strge	r1, [r4, #0]
 80026be:	b90e      	cbnz	r6, 80026c4 <_printf_i+0x118>
 80026c0:	2d00      	cmp	r5, #0
 80026c2:	d04d      	beq.n	8002760 <_printf_i+0x1b4>
 80026c4:	4615      	mov	r5, r2
 80026c6:	fbb6 f1f3 	udiv	r1, r6, r3
 80026ca:	fb03 6711 	mls	r7, r3, r1, r6
 80026ce:	5dc7      	ldrb	r7, [r0, r7]
 80026d0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80026d4:	4637      	mov	r7, r6
 80026d6:	42bb      	cmp	r3, r7
 80026d8:	460e      	mov	r6, r1
 80026da:	d9f4      	bls.n	80026c6 <_printf_i+0x11a>
 80026dc:	2b08      	cmp	r3, #8
 80026de:	d10b      	bne.n	80026f8 <_printf_i+0x14c>
 80026e0:	6823      	ldr	r3, [r4, #0]
 80026e2:	07de      	lsls	r6, r3, #31
 80026e4:	d508      	bpl.n	80026f8 <_printf_i+0x14c>
 80026e6:	6923      	ldr	r3, [r4, #16]
 80026e8:	6861      	ldr	r1, [r4, #4]
 80026ea:	4299      	cmp	r1, r3
 80026ec:	bfde      	ittt	le
 80026ee:	2330      	movle	r3, #48	; 0x30
 80026f0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80026f4:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80026f8:	1b52      	subs	r2, r2, r5
 80026fa:	6122      	str	r2, [r4, #16]
 80026fc:	f8cd a000 	str.w	sl, [sp]
 8002700:	464b      	mov	r3, r9
 8002702:	aa03      	add	r2, sp, #12
 8002704:	4621      	mov	r1, r4
 8002706:	4640      	mov	r0, r8
 8002708:	f7ff fee2 	bl	80024d0 <_printf_common>
 800270c:	3001      	adds	r0, #1
 800270e:	d14c      	bne.n	80027aa <_printf_i+0x1fe>
 8002710:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002714:	b004      	add	sp, #16
 8002716:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800271a:	4835      	ldr	r0, [pc, #212]	; (80027f0 <_printf_i+0x244>)
 800271c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002720:	6829      	ldr	r1, [r5, #0]
 8002722:	6823      	ldr	r3, [r4, #0]
 8002724:	f851 6b04 	ldr.w	r6, [r1], #4
 8002728:	6029      	str	r1, [r5, #0]
 800272a:	061d      	lsls	r5, r3, #24
 800272c:	d514      	bpl.n	8002758 <_printf_i+0x1ac>
 800272e:	07df      	lsls	r7, r3, #31
 8002730:	bf44      	itt	mi
 8002732:	f043 0320 	orrmi.w	r3, r3, #32
 8002736:	6023      	strmi	r3, [r4, #0]
 8002738:	b91e      	cbnz	r6, 8002742 <_printf_i+0x196>
 800273a:	6823      	ldr	r3, [r4, #0]
 800273c:	f023 0320 	bic.w	r3, r3, #32
 8002740:	6023      	str	r3, [r4, #0]
 8002742:	2310      	movs	r3, #16
 8002744:	e7b0      	b.n	80026a8 <_printf_i+0xfc>
 8002746:	6823      	ldr	r3, [r4, #0]
 8002748:	f043 0320 	orr.w	r3, r3, #32
 800274c:	6023      	str	r3, [r4, #0]
 800274e:	2378      	movs	r3, #120	; 0x78
 8002750:	4828      	ldr	r0, [pc, #160]	; (80027f4 <_printf_i+0x248>)
 8002752:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002756:	e7e3      	b.n	8002720 <_printf_i+0x174>
 8002758:	0659      	lsls	r1, r3, #25
 800275a:	bf48      	it	mi
 800275c:	b2b6      	uxthmi	r6, r6
 800275e:	e7e6      	b.n	800272e <_printf_i+0x182>
 8002760:	4615      	mov	r5, r2
 8002762:	e7bb      	b.n	80026dc <_printf_i+0x130>
 8002764:	682b      	ldr	r3, [r5, #0]
 8002766:	6826      	ldr	r6, [r4, #0]
 8002768:	6961      	ldr	r1, [r4, #20]
 800276a:	1d18      	adds	r0, r3, #4
 800276c:	6028      	str	r0, [r5, #0]
 800276e:	0635      	lsls	r5, r6, #24
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	d501      	bpl.n	8002778 <_printf_i+0x1cc>
 8002774:	6019      	str	r1, [r3, #0]
 8002776:	e002      	b.n	800277e <_printf_i+0x1d2>
 8002778:	0670      	lsls	r0, r6, #25
 800277a:	d5fb      	bpl.n	8002774 <_printf_i+0x1c8>
 800277c:	8019      	strh	r1, [r3, #0]
 800277e:	2300      	movs	r3, #0
 8002780:	6123      	str	r3, [r4, #16]
 8002782:	4615      	mov	r5, r2
 8002784:	e7ba      	b.n	80026fc <_printf_i+0x150>
 8002786:	682b      	ldr	r3, [r5, #0]
 8002788:	1d1a      	adds	r2, r3, #4
 800278a:	602a      	str	r2, [r5, #0]
 800278c:	681d      	ldr	r5, [r3, #0]
 800278e:	6862      	ldr	r2, [r4, #4]
 8002790:	2100      	movs	r1, #0
 8002792:	4628      	mov	r0, r5
 8002794:	f7fd fd2c 	bl	80001f0 <memchr>
 8002798:	b108      	cbz	r0, 800279e <_printf_i+0x1f2>
 800279a:	1b40      	subs	r0, r0, r5
 800279c:	6060      	str	r0, [r4, #4]
 800279e:	6863      	ldr	r3, [r4, #4]
 80027a0:	6123      	str	r3, [r4, #16]
 80027a2:	2300      	movs	r3, #0
 80027a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80027a8:	e7a8      	b.n	80026fc <_printf_i+0x150>
 80027aa:	6923      	ldr	r3, [r4, #16]
 80027ac:	462a      	mov	r2, r5
 80027ae:	4649      	mov	r1, r9
 80027b0:	4640      	mov	r0, r8
 80027b2:	47d0      	blx	sl
 80027b4:	3001      	adds	r0, #1
 80027b6:	d0ab      	beq.n	8002710 <_printf_i+0x164>
 80027b8:	6823      	ldr	r3, [r4, #0]
 80027ba:	079b      	lsls	r3, r3, #30
 80027bc:	d413      	bmi.n	80027e6 <_printf_i+0x23a>
 80027be:	68e0      	ldr	r0, [r4, #12]
 80027c0:	9b03      	ldr	r3, [sp, #12]
 80027c2:	4298      	cmp	r0, r3
 80027c4:	bfb8      	it	lt
 80027c6:	4618      	movlt	r0, r3
 80027c8:	e7a4      	b.n	8002714 <_printf_i+0x168>
 80027ca:	2301      	movs	r3, #1
 80027cc:	4632      	mov	r2, r6
 80027ce:	4649      	mov	r1, r9
 80027d0:	4640      	mov	r0, r8
 80027d2:	47d0      	blx	sl
 80027d4:	3001      	adds	r0, #1
 80027d6:	d09b      	beq.n	8002710 <_printf_i+0x164>
 80027d8:	3501      	adds	r5, #1
 80027da:	68e3      	ldr	r3, [r4, #12]
 80027dc:	9903      	ldr	r1, [sp, #12]
 80027de:	1a5b      	subs	r3, r3, r1
 80027e0:	42ab      	cmp	r3, r5
 80027e2:	dcf2      	bgt.n	80027ca <_printf_i+0x21e>
 80027e4:	e7eb      	b.n	80027be <_printf_i+0x212>
 80027e6:	2500      	movs	r5, #0
 80027e8:	f104 0619 	add.w	r6, r4, #25
 80027ec:	e7f5      	b.n	80027da <_printf_i+0x22e>
 80027ee:	bf00      	nop
 80027f0:	08002961 	.word	0x08002961
 80027f4:	08002972 	.word	0x08002972

080027f8 <__retarget_lock_acquire_recursive>:
 80027f8:	4770      	bx	lr

080027fa <__retarget_lock_release_recursive>:
 80027fa:	4770      	bx	lr

080027fc <memcpy>:
 80027fc:	440a      	add	r2, r1
 80027fe:	4291      	cmp	r1, r2
 8002800:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8002804:	d100      	bne.n	8002808 <memcpy+0xc>
 8002806:	4770      	bx	lr
 8002808:	b510      	push	{r4, lr}
 800280a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800280e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002812:	4291      	cmp	r1, r2
 8002814:	d1f9      	bne.n	800280a <memcpy+0xe>
 8002816:	bd10      	pop	{r4, pc}

08002818 <memmove>:
 8002818:	4288      	cmp	r0, r1
 800281a:	b510      	push	{r4, lr}
 800281c:	eb01 0402 	add.w	r4, r1, r2
 8002820:	d902      	bls.n	8002828 <memmove+0x10>
 8002822:	4284      	cmp	r4, r0
 8002824:	4623      	mov	r3, r4
 8002826:	d807      	bhi.n	8002838 <memmove+0x20>
 8002828:	1e43      	subs	r3, r0, #1
 800282a:	42a1      	cmp	r1, r4
 800282c:	d008      	beq.n	8002840 <memmove+0x28>
 800282e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002832:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002836:	e7f8      	b.n	800282a <memmove+0x12>
 8002838:	4402      	add	r2, r0
 800283a:	4601      	mov	r1, r0
 800283c:	428a      	cmp	r2, r1
 800283e:	d100      	bne.n	8002842 <memmove+0x2a>
 8002840:	bd10      	pop	{r4, pc}
 8002842:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002846:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800284a:	e7f7      	b.n	800283c <memmove+0x24>

0800284c <_realloc_r>:
 800284c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002850:	4680      	mov	r8, r0
 8002852:	4614      	mov	r4, r2
 8002854:	460e      	mov	r6, r1
 8002856:	b921      	cbnz	r1, 8002862 <_realloc_r+0x16>
 8002858:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800285c:	4611      	mov	r1, r2
 800285e:	f7ff bc1b 	b.w	8002098 <_malloc_r>
 8002862:	b92a      	cbnz	r2, 8002870 <_realloc_r+0x24>
 8002864:	f7ff fbac 	bl	8001fc0 <_free_r>
 8002868:	4625      	mov	r5, r4
 800286a:	4628      	mov	r0, r5
 800286c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002870:	f000 f81b 	bl	80028aa <_malloc_usable_size_r>
 8002874:	4284      	cmp	r4, r0
 8002876:	4607      	mov	r7, r0
 8002878:	d802      	bhi.n	8002880 <_realloc_r+0x34>
 800287a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800287e:	d812      	bhi.n	80028a6 <_realloc_r+0x5a>
 8002880:	4621      	mov	r1, r4
 8002882:	4640      	mov	r0, r8
 8002884:	f7ff fc08 	bl	8002098 <_malloc_r>
 8002888:	4605      	mov	r5, r0
 800288a:	2800      	cmp	r0, #0
 800288c:	d0ed      	beq.n	800286a <_realloc_r+0x1e>
 800288e:	42bc      	cmp	r4, r7
 8002890:	4622      	mov	r2, r4
 8002892:	4631      	mov	r1, r6
 8002894:	bf28      	it	cs
 8002896:	463a      	movcs	r2, r7
 8002898:	f7ff ffb0 	bl	80027fc <memcpy>
 800289c:	4631      	mov	r1, r6
 800289e:	4640      	mov	r0, r8
 80028a0:	f7ff fb8e 	bl	8001fc0 <_free_r>
 80028a4:	e7e1      	b.n	800286a <_realloc_r+0x1e>
 80028a6:	4635      	mov	r5, r6
 80028a8:	e7df      	b.n	800286a <_realloc_r+0x1e>

080028aa <_malloc_usable_size_r>:
 80028aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80028ae:	1f18      	subs	r0, r3, #4
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	bfbc      	itt	lt
 80028b4:	580b      	ldrlt	r3, [r1, r0]
 80028b6:	18c0      	addlt	r0, r0, r3
 80028b8:	4770      	bx	lr
	...

080028bc <_init>:
 80028bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028be:	bf00      	nop
 80028c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80028c2:	bc08      	pop	{r3}
 80028c4:	469e      	mov	lr, r3
 80028c6:	4770      	bx	lr

080028c8 <_fini>:
 80028c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028ca:	bf00      	nop
 80028cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80028ce:	bc08      	pop	{r3}
 80028d0:	469e      	mov	lr, r3
 80028d2:	4770      	bx	lr
