// Seed: 4121565283
`timescale 1 ps / 1 ps
module module_0 ();
  assign id_0 = 1'b0;
  reg id_1;
  assign id_0 = id_1(1);
  always @(posedge 1)
    if (id_0) begin
      id_0 <= 1;
    end else id_0 <= "";
endmodule
