/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* USB */
.set USB_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_arb_int__INTC_MASK, 0x400000
.set USB_arb_int__INTC_NUMBER, 22
.set USB_arb_int__INTC_PRIOR_NUM, 7
.set USB_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USB_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USB_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_bus_reset__INTC_MASK, 0x800000
.set USB_bus_reset__INTC_NUMBER, 23
.set USB_bus_reset__INTC_PRIOR_NUM, 7
.set USB_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USB_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USB_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USB_Dm__0__MASK, 0x80
.set USB_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USB_Dm__0__PORT, 15
.set USB_Dm__0__SHIFT, 7
.set USB_Dm__AG, CYREG_PRT15_AG
.set USB_Dm__AMUX, CYREG_PRT15_AMUX
.set USB_Dm__BIE, CYREG_PRT15_BIE
.set USB_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USB_Dm__BYP, CYREG_PRT15_BYP
.set USB_Dm__CTL, CYREG_PRT15_CTL
.set USB_Dm__DM0, CYREG_PRT15_DM0
.set USB_Dm__DM1, CYREG_PRT15_DM1
.set USB_Dm__DM2, CYREG_PRT15_DM2
.set USB_Dm__DR, CYREG_PRT15_DR
.set USB_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USB_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USB_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USB_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USB_Dm__MASK, 0x80
.set USB_Dm__PORT, 15
.set USB_Dm__PRT, CYREG_PRT15_PRT
.set USB_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USB_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USB_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USB_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USB_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USB_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USB_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USB_Dm__PS, CYREG_PRT15_PS
.set USB_Dm__SHIFT, 7
.set USB_Dm__SLW, CYREG_PRT15_SLW
.set USB_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USB_Dp__0__MASK, 0x40
.set USB_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USB_Dp__0__PORT, 15
.set USB_Dp__0__SHIFT, 6
.set USB_Dp__AG, CYREG_PRT15_AG
.set USB_Dp__AMUX, CYREG_PRT15_AMUX
.set USB_Dp__BIE, CYREG_PRT15_BIE
.set USB_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USB_Dp__BYP, CYREG_PRT15_BYP
.set USB_Dp__CTL, CYREG_PRT15_CTL
.set USB_Dp__DM0, CYREG_PRT15_DM0
.set USB_Dp__DM1, CYREG_PRT15_DM1
.set USB_Dp__DM2, CYREG_PRT15_DM2
.set USB_Dp__DR, CYREG_PRT15_DR
.set USB_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USB_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USB_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USB_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USB_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USB_Dp__MASK, 0x40
.set USB_Dp__PORT, 15
.set USB_Dp__PRT, CYREG_PRT15_PRT
.set USB_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USB_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USB_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USB_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USB_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USB_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USB_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USB_Dp__PS, CYREG_PRT15_PS
.set USB_Dp__SHIFT, 6
.set USB_Dp__SLW, CYREG_PRT15_SLW
.set USB_Dp__SNAP, CYREG_PICU_15_SNAP_15
.set USB_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_dp_int__INTC_MASK, 0x1000
.set USB_dp_int__INTC_NUMBER, 12
.set USB_dp_int__INTC_PRIOR_NUM, 7
.set USB_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USB_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USB_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_ep_0__INTC_MASK, 0x1000000
.set USB_ep_0__INTC_NUMBER, 24
.set USB_ep_0__INTC_PRIOR_NUM, 7
.set USB_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USB_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USB_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_ep_1__INTC_MASK, 0x40
.set USB_ep_1__INTC_NUMBER, 6
.set USB_ep_1__INTC_PRIOR_NUM, 7
.set USB_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set USB_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USB_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_ep_2__INTC_MASK, 0x80
.set USB_ep_2__INTC_NUMBER, 7
.set USB_ep_2__INTC_PRIOR_NUM, 7
.set USB_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set USB_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USB_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_ep_3__INTC_MASK, 0x100
.set USB_ep_3__INTC_NUMBER, 8
.set USB_ep_3__INTC_PRIOR_NUM, 7
.set USB_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_8
.set USB_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USB_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_sof_int__INTC_MASK, 0x200000
.set USB_sof_int__INTC_NUMBER, 21
.set USB_sof_int__INTC_PRIOR_NUM, 7
.set USB_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USB_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USB_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USB_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USB_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USB_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USB_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USB_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USB_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USB_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USB_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USB_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USB_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USB_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USB_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USB_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USB_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USB_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USB_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USB_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USB_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USB_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USB_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USB_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USB_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USB_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USB_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USB_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USB_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USB_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USB_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USB_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USB_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USB_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USB_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USB_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USB_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USB_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USB_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USB_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USB_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USB_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USB_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USB_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USB_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USB_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USB_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USB_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USB_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USB_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USB_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USB_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USB_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USB_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USB_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USB_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USB_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USB_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USB_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USB_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USB_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USB_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USB_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USB_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USB_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USB_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USB_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USB_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USB_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USB_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USB_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USB_USB__CR0, CYREG_USB_CR0
.set USB_USB__CR1, CYREG_USB_CR1
.set USB_USB__CWA, CYREG_USB_CWA
.set USB_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USB_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USB_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USB_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USB_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USB_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USB_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USB_USB__EP0_CR, CYREG_USB_EP0_CR
.set USB_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USB_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USB_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USB_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USB_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USB_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USB_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USB_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USB_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USB_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USB_USB__PM_ACT_MSK, 0x01
.set USB_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USB_USB__PM_STBY_MSK, 0x01
.set USB_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USB_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USB_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USB_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USB_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USB_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USB_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USB_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USB_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USB_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USB_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USB_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USB_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USB_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USB_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USB_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USB_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USB_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USB_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USB_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USB_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USB_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USB_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USB_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USB_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USB_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USB_USB__SOF0, CYREG_USB_SOF0
.set USB_USB__SOF1, CYREG_USB_SOF1
.set USB_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USB_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USB_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* LED2 */
.set LED2__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set LED2__0__MASK, 0x40
.set LED2__0__PC, CYREG_PRT2_PC6
.set LED2__0__PORT, 2
.set LED2__0__SHIFT, 6
.set LED2__AG, CYREG_PRT2_AG
.set LED2__AMUX, CYREG_PRT2_AMUX
.set LED2__BIE, CYREG_PRT2_BIE
.set LED2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED2__BYP, CYREG_PRT2_BYP
.set LED2__CTL, CYREG_PRT2_CTL
.set LED2__DM0, CYREG_PRT2_DM0
.set LED2__DM1, CYREG_PRT2_DM1
.set LED2__DM2, CYREG_PRT2_DM2
.set LED2__DR, CYREG_PRT2_DR
.set LED2__INP_DIS, CYREG_PRT2_INP_DIS
.set LED2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LED2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED2__LCD_EN, CYREG_PRT2_LCD_EN
.set LED2__MASK, 0x40
.set LED2__PORT, 2
.set LED2__PRT, CYREG_PRT2_PRT
.set LED2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED2__PS, CYREG_PRT2_PS
.set LED2__SHIFT, 6
.set LED2__SLW, CYREG_PRT2_SLW

/* LED3 */
.set LED3__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set LED3__0__MASK, 0x80
.set LED3__0__PC, CYREG_PRT2_PC7
.set LED3__0__PORT, 2
.set LED3__0__SHIFT, 7
.set LED3__AG, CYREG_PRT2_AG
.set LED3__AMUX, CYREG_PRT2_AMUX
.set LED3__BIE, CYREG_PRT2_BIE
.set LED3__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED3__BYP, CYREG_PRT2_BYP
.set LED3__CTL, CYREG_PRT2_CTL
.set LED3__DM0, CYREG_PRT2_DM0
.set LED3__DM1, CYREG_PRT2_DM1
.set LED3__DM2, CYREG_PRT2_DM2
.set LED3__DR, CYREG_PRT2_DR
.set LED3__INP_DIS, CYREG_PRT2_INP_DIS
.set LED3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LED3__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED3__LCD_EN, CYREG_PRT2_LCD_EN
.set LED3__MASK, 0x80
.set LED3__PORT, 2
.set LED3__PRT, CYREG_PRT2_PRT
.set LED3__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED3__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED3__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED3__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED3__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED3__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED3__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED3__PS, CYREG_PRT2_PS
.set LED3__SHIFT, 7
.set LED3__SLW, CYREG_PRT2_SLW

/* SPIM */
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set SPIM_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB00_CTL
.set SPIM_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set SPIM_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB00_CTL
.set SPIM_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set SPIM_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB00_MSK
.set SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set SPIM_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB00_MSK
.set SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB00_ST_CTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB00_ST_CTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB00_ST
.set SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set SPIM_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_RxStsReg__4__POS, 4
.set SPIM_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_BSPIM_RxStsReg__5__POS, 5
.set SPIM_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_BSPIM_RxStsReg__6__POS, 6
.set SPIM_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB04_MSK
.set SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set SPIM_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB04_ST
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set SPIM_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB03_A0
.set SPIM_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB03_A1
.set SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set SPIM_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB03_D0
.set SPIM_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB03_D1
.set SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set SPIM_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB03_F0
.set SPIM_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB03_F1
.set SPIM_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_BSPIM_TxStsReg__0__POS, 0
.set SPIM_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_BSPIM_TxStsReg__1__POS, 1
.set SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set SPIM_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_BSPIM_TxStsReg__2__POS, 2
.set SPIM_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_BSPIM_TxStsReg__3__POS, 3
.set SPIM_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_TxStsReg__4__POS, 4
.set SPIM_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB03_MSK
.set SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set SPIM_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB03_ST
.set SPIM_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set SPIM_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set SPIM_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set SPIM_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPIM_IntClock__INDEX, 0x03
.set SPIM_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPIM_IntClock__PM_ACT_MSK, 0x08
.set SPIM_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPIM_IntClock__PM_STBY_MSK, 0x08
.set SPIM_RxInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SPIM_RxInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SPIM_RxInternalInterrupt__INTC_MASK, 0x08
.set SPIM_RxInternalInterrupt__INTC_NUMBER, 3
.set SPIM_RxInternalInterrupt__INTC_PRIOR_NUM, 7
.set SPIM_RxInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set SPIM_RxInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SPIM_RxInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set SPIM_TxInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SPIM_TxInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SPIM_TxInternalInterrupt__INTC_MASK, 0x10
.set SPIM_TxInternalInterrupt__INTC_NUMBER, 4
.set SPIM_TxInternalInterrupt__INTC_PRIOR_NUM, 6
.set SPIM_TxInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set SPIM_TxInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SPIM_TxInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* LIM_T_L */
.set LIM_T_L__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set LIM_T_L__0__MASK, 0x01
.set LIM_T_L__0__PC, CYREG_PRT3_PC0
.set LIM_T_L__0__PORT, 3
.set LIM_T_L__0__SHIFT, 0
.set LIM_T_L__AG, CYREG_PRT3_AG
.set LIM_T_L__AMUX, CYREG_PRT3_AMUX
.set LIM_T_L__BIE, CYREG_PRT3_BIE
.set LIM_T_L__BIT_MASK, CYREG_PRT3_BIT_MASK
.set LIM_T_L__BYP, CYREG_PRT3_BYP
.set LIM_T_L__CTL, CYREG_PRT3_CTL
.set LIM_T_L__DM0, CYREG_PRT3_DM0
.set LIM_T_L__DM1, CYREG_PRT3_DM1
.set LIM_T_L__DM2, CYREG_PRT3_DM2
.set LIM_T_L__DR, CYREG_PRT3_DR
.set LIM_T_L__INP_DIS, CYREG_PRT3_INP_DIS
.set LIM_T_L__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set LIM_T_L__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set LIM_T_L__LCD_EN, CYREG_PRT3_LCD_EN
.set LIM_T_L__MASK, 0x01
.set LIM_T_L__PORT, 3
.set LIM_T_L__PRT, CYREG_PRT3_PRT
.set LIM_T_L__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set LIM_T_L__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set LIM_T_L__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set LIM_T_L__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set LIM_T_L__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set LIM_T_L__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set LIM_T_L__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set LIM_T_L__PS, CYREG_PRT3_PS
.set LIM_T_L__SHIFT, 0
.set LIM_T_L__SLW, CYREG_PRT3_SLW

/* LIM_T_R */
.set LIM_T_R__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set LIM_T_R__0__MASK, 0x02
.set LIM_T_R__0__PC, CYREG_PRT3_PC1
.set LIM_T_R__0__PORT, 3
.set LIM_T_R__0__SHIFT, 1
.set LIM_T_R__AG, CYREG_PRT3_AG
.set LIM_T_R__AMUX, CYREG_PRT3_AMUX
.set LIM_T_R__BIE, CYREG_PRT3_BIE
.set LIM_T_R__BIT_MASK, CYREG_PRT3_BIT_MASK
.set LIM_T_R__BYP, CYREG_PRT3_BYP
.set LIM_T_R__CTL, CYREG_PRT3_CTL
.set LIM_T_R__DM0, CYREG_PRT3_DM0
.set LIM_T_R__DM1, CYREG_PRT3_DM1
.set LIM_T_R__DM2, CYREG_PRT3_DM2
.set LIM_T_R__DR, CYREG_PRT3_DR
.set LIM_T_R__INP_DIS, CYREG_PRT3_INP_DIS
.set LIM_T_R__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set LIM_T_R__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set LIM_T_R__LCD_EN, CYREG_PRT3_LCD_EN
.set LIM_T_R__MASK, 0x02
.set LIM_T_R__PORT, 3
.set LIM_T_R__PRT, CYREG_PRT3_PRT
.set LIM_T_R__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set LIM_T_R__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set LIM_T_R__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set LIM_T_R__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set LIM_T_R__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set LIM_T_R__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set LIM_T_R__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set LIM_T_R__PS, CYREG_PRT3_PS
.set LIM_T_R__SHIFT, 1
.set LIM_T_R__SLW, CYREG_PRT3_SLW

/* LIM_X_L */
.set LIM_X_L__0__INTTYPE, CYREG_PICU5_INTTYPE1
.set LIM_X_L__0__MASK, 0x02
.set LIM_X_L__0__PC, CYREG_PRT5_PC1
.set LIM_X_L__0__PORT, 5
.set LIM_X_L__0__SHIFT, 1
.set LIM_X_L__AG, CYREG_PRT5_AG
.set LIM_X_L__AMUX, CYREG_PRT5_AMUX
.set LIM_X_L__BIE, CYREG_PRT5_BIE
.set LIM_X_L__BIT_MASK, CYREG_PRT5_BIT_MASK
.set LIM_X_L__BYP, CYREG_PRT5_BYP
.set LIM_X_L__CTL, CYREG_PRT5_CTL
.set LIM_X_L__DM0, CYREG_PRT5_DM0
.set LIM_X_L__DM1, CYREG_PRT5_DM1
.set LIM_X_L__DM2, CYREG_PRT5_DM2
.set LIM_X_L__DR, CYREG_PRT5_DR
.set LIM_X_L__INP_DIS, CYREG_PRT5_INP_DIS
.set LIM_X_L__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set LIM_X_L__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set LIM_X_L__LCD_EN, CYREG_PRT5_LCD_EN
.set LIM_X_L__MASK, 0x02
.set LIM_X_L__PORT, 5
.set LIM_X_L__PRT, CYREG_PRT5_PRT
.set LIM_X_L__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set LIM_X_L__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set LIM_X_L__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set LIM_X_L__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set LIM_X_L__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set LIM_X_L__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set LIM_X_L__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set LIM_X_L__PS, CYREG_PRT5_PS
.set LIM_X_L__SHIFT, 1
.set LIM_X_L__SLW, CYREG_PRT5_SLW

/* LIM_X_R */
.set LIM_X_R__0__INTTYPE, CYREG_PICU5_INTTYPE0
.set LIM_X_R__0__MASK, 0x01
.set LIM_X_R__0__PC, CYREG_PRT5_PC0
.set LIM_X_R__0__PORT, 5
.set LIM_X_R__0__SHIFT, 0
.set LIM_X_R__AG, CYREG_PRT5_AG
.set LIM_X_R__AMUX, CYREG_PRT5_AMUX
.set LIM_X_R__BIE, CYREG_PRT5_BIE
.set LIM_X_R__BIT_MASK, CYREG_PRT5_BIT_MASK
.set LIM_X_R__BYP, CYREG_PRT5_BYP
.set LIM_X_R__CTL, CYREG_PRT5_CTL
.set LIM_X_R__DM0, CYREG_PRT5_DM0
.set LIM_X_R__DM1, CYREG_PRT5_DM1
.set LIM_X_R__DM2, CYREG_PRT5_DM2
.set LIM_X_R__DR, CYREG_PRT5_DR
.set LIM_X_R__INP_DIS, CYREG_PRT5_INP_DIS
.set LIM_X_R__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set LIM_X_R__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set LIM_X_R__LCD_EN, CYREG_PRT5_LCD_EN
.set LIM_X_R__MASK, 0x01
.set LIM_X_R__PORT, 5
.set LIM_X_R__PRT, CYREG_PRT5_PRT
.set LIM_X_R__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set LIM_X_R__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set LIM_X_R__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set LIM_X_R__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set LIM_X_R__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set LIM_X_R__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set LIM_X_R__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set LIM_X_R__PS, CYREG_PRT5_PS
.set LIM_X_R__SHIFT, 0
.set LIM_X_R__SLW, CYREG_PRT5_SLW

/* LIM_Y_L */
.set LIM_Y_L__0__INTTYPE, CYREG_PICU4_INTTYPE5
.set LIM_Y_L__0__MASK, 0x20
.set LIM_Y_L__0__PC, CYREG_PRT4_PC5
.set LIM_Y_L__0__PORT, 4
.set LIM_Y_L__0__SHIFT, 5
.set LIM_Y_L__AG, CYREG_PRT4_AG
.set LIM_Y_L__AMUX, CYREG_PRT4_AMUX
.set LIM_Y_L__BIE, CYREG_PRT4_BIE
.set LIM_Y_L__BIT_MASK, CYREG_PRT4_BIT_MASK
.set LIM_Y_L__BYP, CYREG_PRT4_BYP
.set LIM_Y_L__CTL, CYREG_PRT4_CTL
.set LIM_Y_L__DM0, CYREG_PRT4_DM0
.set LIM_Y_L__DM1, CYREG_PRT4_DM1
.set LIM_Y_L__DM2, CYREG_PRT4_DM2
.set LIM_Y_L__DR, CYREG_PRT4_DR
.set LIM_Y_L__INP_DIS, CYREG_PRT4_INP_DIS
.set LIM_Y_L__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set LIM_Y_L__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set LIM_Y_L__LCD_EN, CYREG_PRT4_LCD_EN
.set LIM_Y_L__MASK, 0x20
.set LIM_Y_L__PORT, 4
.set LIM_Y_L__PRT, CYREG_PRT4_PRT
.set LIM_Y_L__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set LIM_Y_L__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set LIM_Y_L__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set LIM_Y_L__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set LIM_Y_L__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set LIM_Y_L__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set LIM_Y_L__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set LIM_Y_L__PS, CYREG_PRT4_PS
.set LIM_Y_L__SHIFT, 5
.set LIM_Y_L__SLW, CYREG_PRT4_SLW

/* LIM_Y_R */
.set LIM_Y_R__0__INTTYPE, CYREG_PICU4_INTTYPE4
.set LIM_Y_R__0__MASK, 0x10
.set LIM_Y_R__0__PC, CYREG_PRT4_PC4
.set LIM_Y_R__0__PORT, 4
.set LIM_Y_R__0__SHIFT, 4
.set LIM_Y_R__AG, CYREG_PRT4_AG
.set LIM_Y_R__AMUX, CYREG_PRT4_AMUX
.set LIM_Y_R__BIE, CYREG_PRT4_BIE
.set LIM_Y_R__BIT_MASK, CYREG_PRT4_BIT_MASK
.set LIM_Y_R__BYP, CYREG_PRT4_BYP
.set LIM_Y_R__CTL, CYREG_PRT4_CTL
.set LIM_Y_R__DM0, CYREG_PRT4_DM0
.set LIM_Y_R__DM1, CYREG_PRT4_DM1
.set LIM_Y_R__DM2, CYREG_PRT4_DM2
.set LIM_Y_R__DR, CYREG_PRT4_DR
.set LIM_Y_R__INP_DIS, CYREG_PRT4_INP_DIS
.set LIM_Y_R__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set LIM_Y_R__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set LIM_Y_R__LCD_EN, CYREG_PRT4_LCD_EN
.set LIM_Y_R__MASK, 0x10
.set LIM_Y_R__PORT, 4
.set LIM_Y_R__PRT, CYREG_PRT4_PRT
.set LIM_Y_R__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set LIM_Y_R__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set LIM_Y_R__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set LIM_Y_R__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set LIM_Y_R__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set LIM_Y_R__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set LIM_Y_R__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set LIM_Y_R__PS, CYREG_PRT4_PS
.set LIM_Y_R__SHIFT, 4
.set LIM_Y_R__SLW, CYREG_PRT4_SLW

/* LIM_Z_L */
.set LIM_Z_L__0__INTTYPE, CYREG_PICU4_INTTYPE1
.set LIM_Z_L__0__MASK, 0x02
.set LIM_Z_L__0__PC, CYREG_PRT4_PC1
.set LIM_Z_L__0__PORT, 4
.set LIM_Z_L__0__SHIFT, 1
.set LIM_Z_L__AG, CYREG_PRT4_AG
.set LIM_Z_L__AMUX, CYREG_PRT4_AMUX
.set LIM_Z_L__BIE, CYREG_PRT4_BIE
.set LIM_Z_L__BIT_MASK, CYREG_PRT4_BIT_MASK
.set LIM_Z_L__BYP, CYREG_PRT4_BYP
.set LIM_Z_L__CTL, CYREG_PRT4_CTL
.set LIM_Z_L__DM0, CYREG_PRT4_DM0
.set LIM_Z_L__DM1, CYREG_PRT4_DM1
.set LIM_Z_L__DM2, CYREG_PRT4_DM2
.set LIM_Z_L__DR, CYREG_PRT4_DR
.set LIM_Z_L__INP_DIS, CYREG_PRT4_INP_DIS
.set LIM_Z_L__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set LIM_Z_L__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set LIM_Z_L__LCD_EN, CYREG_PRT4_LCD_EN
.set LIM_Z_L__MASK, 0x02
.set LIM_Z_L__PORT, 4
.set LIM_Z_L__PRT, CYREG_PRT4_PRT
.set LIM_Z_L__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set LIM_Z_L__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set LIM_Z_L__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set LIM_Z_L__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set LIM_Z_L__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set LIM_Z_L__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set LIM_Z_L__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set LIM_Z_L__PS, CYREG_PRT4_PS
.set LIM_Z_L__SHIFT, 1
.set LIM_Z_L__SLW, CYREG_PRT4_SLW

/* LIM_Z_R */
.set LIM_Z_R__0__INTTYPE, CYREG_PICU4_INTTYPE0
.set LIM_Z_R__0__MASK, 0x01
.set LIM_Z_R__0__PC, CYREG_PRT4_PC0
.set LIM_Z_R__0__PORT, 4
.set LIM_Z_R__0__SHIFT, 0
.set LIM_Z_R__AG, CYREG_PRT4_AG
.set LIM_Z_R__AMUX, CYREG_PRT4_AMUX
.set LIM_Z_R__BIE, CYREG_PRT4_BIE
.set LIM_Z_R__BIT_MASK, CYREG_PRT4_BIT_MASK
.set LIM_Z_R__BYP, CYREG_PRT4_BYP
.set LIM_Z_R__CTL, CYREG_PRT4_CTL
.set LIM_Z_R__DM0, CYREG_PRT4_DM0
.set LIM_Z_R__DM1, CYREG_PRT4_DM1
.set LIM_Z_R__DM2, CYREG_PRT4_DM2
.set LIM_Z_R__DR, CYREG_PRT4_DR
.set LIM_Z_R__INP_DIS, CYREG_PRT4_INP_DIS
.set LIM_Z_R__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set LIM_Z_R__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set LIM_Z_R__LCD_EN, CYREG_PRT4_LCD_EN
.set LIM_Z_R__MASK, 0x01
.set LIM_Z_R__PORT, 4
.set LIM_Z_R__PRT, CYREG_PRT4_PRT
.set LIM_Z_R__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set LIM_Z_R__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set LIM_Z_R__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set LIM_Z_R__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set LIM_Z_R__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set LIM_Z_R__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set LIM_Z_R__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set LIM_Z_R__PS, CYREG_PRT4_PS
.set LIM_Z_R__SHIFT, 0
.set LIM_Z_R__SLW, CYREG_PRT4_SLW

/* PWM_CLK */
.set PWM_CLK__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set PWM_CLK__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set PWM_CLK__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set PWM_CLK__CFG2_SRC_SEL_MASK, 0x07
.set PWM_CLK__INDEX, 0x01
.set PWM_CLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set PWM_CLK__PM_ACT_MSK, 0x02
.set PWM_CLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set PWM_CLK__PM_STBY_MSK, 0x02

/* Pin_SCK */
.set Pin_SCK__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set Pin_SCK__0__MASK, 0x80
.set Pin_SCK__0__PC, CYREG_PRT0_PC7
.set Pin_SCK__0__PORT, 0
.set Pin_SCK__0__SHIFT, 7
.set Pin_SCK__AG, CYREG_PRT0_AG
.set Pin_SCK__AMUX, CYREG_PRT0_AMUX
.set Pin_SCK__BIE, CYREG_PRT0_BIE
.set Pin_SCK__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_SCK__BYP, CYREG_PRT0_BYP
.set Pin_SCK__CTL, CYREG_PRT0_CTL
.set Pin_SCK__DM0, CYREG_PRT0_DM0
.set Pin_SCK__DM1, CYREG_PRT0_DM1
.set Pin_SCK__DM2, CYREG_PRT0_DM2
.set Pin_SCK__DR, CYREG_PRT0_DR
.set Pin_SCK__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_SCK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_SCK__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_SCK__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_SCK__MASK, 0x80
.set Pin_SCK__PORT, 0
.set Pin_SCK__PRT, CYREG_PRT0_PRT
.set Pin_SCK__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_SCK__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_SCK__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_SCK__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_SCK__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_SCK__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_SCK__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_SCK__PS, CYREG_PRT0_PS
.set Pin_SCK__SHIFT, 7
.set Pin_SCK__SLW, CYREG_PRT0_SLW

/* Pin_SDI */
.set Pin_SDI__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set Pin_SDI__0__MASK, 0x40
.set Pin_SDI__0__PC, CYREG_PRT0_PC6
.set Pin_SDI__0__PORT, 0
.set Pin_SDI__0__SHIFT, 6
.set Pin_SDI__AG, CYREG_PRT0_AG
.set Pin_SDI__AMUX, CYREG_PRT0_AMUX
.set Pin_SDI__BIE, CYREG_PRT0_BIE
.set Pin_SDI__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_SDI__BYP, CYREG_PRT0_BYP
.set Pin_SDI__CTL, CYREG_PRT0_CTL
.set Pin_SDI__DM0, CYREG_PRT0_DM0
.set Pin_SDI__DM1, CYREG_PRT0_DM1
.set Pin_SDI__DM2, CYREG_PRT0_DM2
.set Pin_SDI__DR, CYREG_PRT0_DR
.set Pin_SDI__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_SDI__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_SDI__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_SDI__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_SDI__MASK, 0x40
.set Pin_SDI__PORT, 0
.set Pin_SDI__PRT, CYREG_PRT0_PRT
.set Pin_SDI__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_SDI__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_SDI__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_SDI__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_SDI__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_SDI__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_SDI__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_SDI__PS, CYREG_PRT0_PS
.set Pin_SDI__SHIFT, 6
.set Pin_SDI__SLW, CYREG_PRT0_SLW

/* Pin_SDO */
.set Pin_SDO__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set Pin_SDO__0__MASK, 0x20
.set Pin_SDO__0__PC, CYREG_PRT0_PC5
.set Pin_SDO__0__PORT, 0
.set Pin_SDO__0__SHIFT, 5
.set Pin_SDO__AG, CYREG_PRT0_AG
.set Pin_SDO__AMUX, CYREG_PRT0_AMUX
.set Pin_SDO__BIE, CYREG_PRT0_BIE
.set Pin_SDO__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_SDO__BYP, CYREG_PRT0_BYP
.set Pin_SDO__CTL, CYREG_PRT0_CTL
.set Pin_SDO__DM0, CYREG_PRT0_DM0
.set Pin_SDO__DM1, CYREG_PRT0_DM1
.set Pin_SDO__DM2, CYREG_PRT0_DM2
.set Pin_SDO__DR, CYREG_PRT0_DR
.set Pin_SDO__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_SDO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_SDO__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_SDO__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_SDO__MASK, 0x20
.set Pin_SDO__PORT, 0
.set Pin_SDO__PRT, CYREG_PRT0_PRT
.set Pin_SDO__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_SDO__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_SDO__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_SDO__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_SDO__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_SDO__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_SDO__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_SDO__PS, CYREG_PRT0_PS
.set Pin_SDO__SHIFT, 5
.set Pin_SDO__SLW, CYREG_PRT0_SLW
.set Pin_SDO_RGB__0__INTTYPE, CYREG_PICU6_INTTYPE6
.set Pin_SDO_RGB__0__MASK, 0x40
.set Pin_SDO_RGB__0__PC, CYREG_PRT6_PC6
.set Pin_SDO_RGB__0__PORT, 6
.set Pin_SDO_RGB__0__SHIFT, 6
.set Pin_SDO_RGB__AG, CYREG_PRT6_AG
.set Pin_SDO_RGB__AMUX, CYREG_PRT6_AMUX
.set Pin_SDO_RGB__BIE, CYREG_PRT6_BIE
.set Pin_SDO_RGB__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Pin_SDO_RGB__BYP, CYREG_PRT6_BYP
.set Pin_SDO_RGB__CTL, CYREG_PRT6_CTL
.set Pin_SDO_RGB__DM0, CYREG_PRT6_DM0
.set Pin_SDO_RGB__DM1, CYREG_PRT6_DM1
.set Pin_SDO_RGB__DM2, CYREG_PRT6_DM2
.set Pin_SDO_RGB__DR, CYREG_PRT6_DR
.set Pin_SDO_RGB__INP_DIS, CYREG_PRT6_INP_DIS
.set Pin_SDO_RGB__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Pin_SDO_RGB__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Pin_SDO_RGB__LCD_EN, CYREG_PRT6_LCD_EN
.set Pin_SDO_RGB__MASK, 0x40
.set Pin_SDO_RGB__PORT, 6
.set Pin_SDO_RGB__PRT, CYREG_PRT6_PRT
.set Pin_SDO_RGB__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Pin_SDO_RGB__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Pin_SDO_RGB__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Pin_SDO_RGB__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Pin_SDO_RGB__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Pin_SDO_RGB__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Pin_SDO_RGB__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Pin_SDO_RGB__PS, CYREG_PRT6_PS
.set Pin_SDO_RGB__SHIFT, 6
.set Pin_SDO_RGB__SLW, CYREG_PRT6_SLW

/* UART_RX */
.set UART_RX__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set UART_RX__0__MASK, 0x10
.set UART_RX__0__PC, CYREG_IO_PC_PRT15_PC4
.set UART_RX__0__PORT, 15
.set UART_RX__0__SHIFT, 4
.set UART_RX__AG, CYREG_PRT15_AG
.set UART_RX__AMUX, CYREG_PRT15_AMUX
.set UART_RX__BIE, CYREG_PRT15_BIE
.set UART_RX__BIT_MASK, CYREG_PRT15_BIT_MASK
.set UART_RX__BYP, CYREG_PRT15_BYP
.set UART_RX__CTL, CYREG_PRT15_CTL
.set UART_RX__DM0, CYREG_PRT15_DM0
.set UART_RX__DM1, CYREG_PRT15_DM1
.set UART_RX__DM2, CYREG_PRT15_DM2
.set UART_RX__DR, CYREG_PRT15_DR
.set UART_RX__INP_DIS, CYREG_PRT15_INP_DIS
.set UART_RX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set UART_RX__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set UART_RX__LCD_EN, CYREG_PRT15_LCD_EN
.set UART_RX__MASK, 0x10
.set UART_RX__PORT, 15
.set UART_RX__PRT, CYREG_PRT15_PRT
.set UART_RX__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set UART_RX__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set UART_RX__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set UART_RX__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set UART_RX__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set UART_RX__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set UART_RX__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set UART_RX__PS, CYREG_PRT15_PS
.set UART_RX__SHIFT, 4
.set UART_RX__SLW, CYREG_PRT15_SLW

/* UART_TX */
.set UART_TX__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set UART_TX__0__MASK, 0x20
.set UART_TX__0__PC, CYREG_IO_PC_PRT15_PC5
.set UART_TX__0__PORT, 15
.set UART_TX__0__SHIFT, 5
.set UART_TX__AG, CYREG_PRT15_AG
.set UART_TX__AMUX, CYREG_PRT15_AMUX
.set UART_TX__BIE, CYREG_PRT15_BIE
.set UART_TX__BIT_MASK, CYREG_PRT15_BIT_MASK
.set UART_TX__BYP, CYREG_PRT15_BYP
.set UART_TX__CTL, CYREG_PRT15_CTL
.set UART_TX__DM0, CYREG_PRT15_DM0
.set UART_TX__DM1, CYREG_PRT15_DM1
.set UART_TX__DM2, CYREG_PRT15_DM2
.set UART_TX__DR, CYREG_PRT15_DR
.set UART_TX__INP_DIS, CYREG_PRT15_INP_DIS
.set UART_TX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set UART_TX__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set UART_TX__LCD_EN, CYREG_PRT15_LCD_EN
.set UART_TX__MASK, 0x20
.set UART_TX__PORT, 15
.set UART_TX__PRT, CYREG_PRT15_PRT
.set UART_TX__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set UART_TX__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set UART_TX__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set UART_TX__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set UART_TX__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set UART_TX__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set UART_TX__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set UART_TX__PS, CYREG_PRT15_PS
.set UART_TX__SHIFT, 5
.set UART_TX__SLW, CYREG_PRT15_SLW

/* QuadDec_X */
.set QuadDec_X_bQuadDec_Stsreg__0__MASK, 0x01
.set QuadDec_X_bQuadDec_Stsreg__0__POS, 0
.set QuadDec_X_bQuadDec_Stsreg__1__MASK, 0x02
.set QuadDec_X_bQuadDec_Stsreg__1__POS, 1
.set QuadDec_X_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set QuadDec_X_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set QuadDec_X_bQuadDec_Stsreg__2__MASK, 0x04
.set QuadDec_X_bQuadDec_Stsreg__2__POS, 2
.set QuadDec_X_bQuadDec_Stsreg__3__MASK, 0x08
.set QuadDec_X_bQuadDec_Stsreg__3__POS, 3
.set QuadDec_X_bQuadDec_Stsreg__MASK, 0x0F
.set QuadDec_X_bQuadDec_Stsreg__MASK_REG, CYREG_B0_UDB09_MSK
.set QuadDec_X_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set QuadDec_X_bQuadDec_Stsreg__STATUS_REG, CYREG_B0_UDB09_ST
.set QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B1_UDB05_A0
.set QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B1_UDB05_A1
.set QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B1_UDB05_D0
.set QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B1_UDB05_D1
.set QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B1_UDB05_F0
.set QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B1_UDB05_F1
.set QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B1_UDB06_A0
.set QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B1_UDB06_A1
.set QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B1_UDB06_D0
.set QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B1_UDB06_D1
.set QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B1_UDB06_F0
.set QuadDec_X_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B1_UDB06_F1
.set QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B1_UDB09_CTL
.set QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set QuadDec_X_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B1_UDB09_MSK
.set QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set QuadDec_X_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B1_UDB07_ST
.set QuadDec_X_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set QuadDec_X_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set QuadDec_X_isr__INTC_MASK, 0x02
.set QuadDec_X_isr__INTC_NUMBER, 1
.set QuadDec_X_isr__INTC_PRIOR_NUM, 7
.set QuadDec_X_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set QuadDec_X_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set QuadDec_X_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* QuadDec_Y */
.set QuadDec_Y_bQuadDec_Stsreg__0__MASK, 0x01
.set QuadDec_Y_bQuadDec_Stsreg__0__POS, 0
.set QuadDec_Y_bQuadDec_Stsreg__1__MASK, 0x02
.set QuadDec_Y_bQuadDec_Stsreg__1__POS, 1
.set QuadDec_Y_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set QuadDec_Y_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set QuadDec_Y_bQuadDec_Stsreg__2__MASK, 0x04
.set QuadDec_Y_bQuadDec_Stsreg__2__POS, 2
.set QuadDec_Y_bQuadDec_Stsreg__3__MASK, 0x08
.set QuadDec_Y_bQuadDec_Stsreg__3__POS, 3
.set QuadDec_Y_bQuadDec_Stsreg__MASK, 0x0F
.set QuadDec_Y_bQuadDec_Stsreg__MASK_REG, CYREG_B0_UDB14_MSK
.set QuadDec_Y_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set QuadDec_Y_bQuadDec_Stsreg__STATUS_REG, CYREG_B0_UDB14_ST
.set QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB11_A0
.set QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB11_A1
.set QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB11_D0
.set QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB11_D1
.set QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB11_F0
.set QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB11_F1
.set QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB12_A0
.set QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB12_A1
.set QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB12_D0
.set QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB12_D1
.set QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB12_F0
.set QuadDec_Y_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB12_F1
.set QuadDec_Y_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set QuadDec_Y_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set QuadDec_Y_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set QuadDec_Y_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB15_CTL
.set QuadDec_Y_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB15_ST_CTL
.set QuadDec_Y_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB15_CTL
.set QuadDec_Y_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB15_ST_CTL
.set QuadDec_Y_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set QuadDec_Y_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set QuadDec_Y_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set QuadDec_Y_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB15_MSK
.set QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB12_MSK
.set QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set QuadDec_Y_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB12_ST
.set QuadDec_Y_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set QuadDec_Y_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set QuadDec_Y_isr__INTC_MASK, 0x04
.set QuadDec_Y_isr__INTC_NUMBER, 2
.set QuadDec_Y_isr__INTC_PRIOR_NUM, 7
.set QuadDec_Y_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set QuadDec_Y_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set QuadDec_Y_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* X_MOT_INT */
.set X_MOT_INT__0__INTTYPE, CYREG_PICU6_INTTYPE3
.set X_MOT_INT__0__MASK, 0x08
.set X_MOT_INT__0__PC, CYREG_PRT6_PC3
.set X_MOT_INT__0__PORT, 6
.set X_MOT_INT__0__SHIFT, 3
.set X_MOT_INT__AG, CYREG_PRT6_AG
.set X_MOT_INT__AMUX, CYREG_PRT6_AMUX
.set X_MOT_INT__BIE, CYREG_PRT6_BIE
.set X_MOT_INT__BIT_MASK, CYREG_PRT6_BIT_MASK
.set X_MOT_INT__BYP, CYREG_PRT6_BYP
.set X_MOT_INT__CTL, CYREG_PRT6_CTL
.set X_MOT_INT__DM0, CYREG_PRT6_DM0
.set X_MOT_INT__DM1, CYREG_PRT6_DM1
.set X_MOT_INT__DM2, CYREG_PRT6_DM2
.set X_MOT_INT__DR, CYREG_PRT6_DR
.set X_MOT_INT__INP_DIS, CYREG_PRT6_INP_DIS
.set X_MOT_INT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set X_MOT_INT__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set X_MOT_INT__LCD_EN, CYREG_PRT6_LCD_EN
.set X_MOT_INT__MASK, 0x08
.set X_MOT_INT__PORT, 6
.set X_MOT_INT__PRT, CYREG_PRT6_PRT
.set X_MOT_INT__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set X_MOT_INT__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set X_MOT_INT__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set X_MOT_INT__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set X_MOT_INT__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set X_MOT_INT__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set X_MOT_INT__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set X_MOT_INT__PS, CYREG_PRT6_PS
.set X_MOT_INT__SHIFT, 3
.set X_MOT_INT__SLW, CYREG_PRT6_SLW

/* Y_MOT_INT */
.set Y_MOT_INT__0__INTTYPE, CYREG_PICU6_INTTYPE2
.set Y_MOT_INT__0__MASK, 0x04
.set Y_MOT_INT__0__PC, CYREG_PRT6_PC2
.set Y_MOT_INT__0__PORT, 6
.set Y_MOT_INT__0__SHIFT, 2
.set Y_MOT_INT__AG, CYREG_PRT6_AG
.set Y_MOT_INT__AMUX, CYREG_PRT6_AMUX
.set Y_MOT_INT__BIE, CYREG_PRT6_BIE
.set Y_MOT_INT__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Y_MOT_INT__BYP, CYREG_PRT6_BYP
.set Y_MOT_INT__CTL, CYREG_PRT6_CTL
.set Y_MOT_INT__DM0, CYREG_PRT6_DM0
.set Y_MOT_INT__DM1, CYREG_PRT6_DM1
.set Y_MOT_INT__DM2, CYREG_PRT6_DM2
.set Y_MOT_INT__DR, CYREG_PRT6_DR
.set Y_MOT_INT__INP_DIS, CYREG_PRT6_INP_DIS
.set Y_MOT_INT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Y_MOT_INT__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Y_MOT_INT__LCD_EN, CYREG_PRT6_LCD_EN
.set Y_MOT_INT__MASK, 0x04
.set Y_MOT_INT__PORT, 6
.set Y_MOT_INT__PRT, CYREG_PRT6_PRT
.set Y_MOT_INT__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Y_MOT_INT__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Y_MOT_INT__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Y_MOT_INT__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Y_MOT_INT__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Y_MOT_INT__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Y_MOT_INT__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Y_MOT_INT__PS, CYREG_PRT6_PS
.set Y_MOT_INT__SHIFT, 2
.set Y_MOT_INT__SLW, CYREG_PRT6_SLW

/* Z_MOT_INT */
.set Z_MOT_INT__0__INTTYPE, CYREG_PICU6_INTTYPE1
.set Z_MOT_INT__0__MASK, 0x02
.set Z_MOT_INT__0__PC, CYREG_PRT6_PC1
.set Z_MOT_INT__0__PORT, 6
.set Z_MOT_INT__0__SHIFT, 1
.set Z_MOT_INT__AG, CYREG_PRT6_AG
.set Z_MOT_INT__AMUX, CYREG_PRT6_AMUX
.set Z_MOT_INT__BIE, CYREG_PRT6_BIE
.set Z_MOT_INT__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Z_MOT_INT__BYP, CYREG_PRT6_BYP
.set Z_MOT_INT__CTL, CYREG_PRT6_CTL
.set Z_MOT_INT__DM0, CYREG_PRT6_DM0
.set Z_MOT_INT__DM1, CYREG_PRT6_DM1
.set Z_MOT_INT__DM2, CYREG_PRT6_DM2
.set Z_MOT_INT__DR, CYREG_PRT6_DR
.set Z_MOT_INT__INP_DIS, CYREG_PRT6_INP_DIS
.set Z_MOT_INT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Z_MOT_INT__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Z_MOT_INT__LCD_EN, CYREG_PRT6_LCD_EN
.set Z_MOT_INT__MASK, 0x02
.set Z_MOT_INT__PORT, 6
.set Z_MOT_INT__PRT, CYREG_PRT6_PRT
.set Z_MOT_INT__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Z_MOT_INT__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Z_MOT_INT__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Z_MOT_INT__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Z_MOT_INT__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Z_MOT_INT__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Z_MOT_INT__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Z_MOT_INT__PS, CYREG_PRT6_PS
.set Z_MOT_INT__SHIFT, 1
.set Z_MOT_INT__SLW, CYREG_PRT6_SLW

/* PWM_Buzzer */
.set PWM_Buzzer_PWMHW__CAP0, CYREG_TMR1_CAP0
.set PWM_Buzzer_PWMHW__CAP1, CYREG_TMR1_CAP1
.set PWM_Buzzer_PWMHW__CFG0, CYREG_TMR1_CFG0
.set PWM_Buzzer_PWMHW__CFG1, CYREG_TMR1_CFG1
.set PWM_Buzzer_PWMHW__CFG2, CYREG_TMR1_CFG2
.set PWM_Buzzer_PWMHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set PWM_Buzzer_PWMHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set PWM_Buzzer_PWMHW__PER0, CYREG_TMR1_PER0
.set PWM_Buzzer_PWMHW__PER1, CYREG_TMR1_PER1
.set PWM_Buzzer_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set PWM_Buzzer_PWMHW__PM_ACT_MSK, 0x02
.set PWM_Buzzer_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set PWM_Buzzer_PWMHW__PM_STBY_MSK, 0x02
.set PWM_Buzzer_PWMHW__RT0, CYREG_TMR1_RT0
.set PWM_Buzzer_PWMHW__RT1, CYREG_TMR1_RT1
.set PWM_Buzzer_PWMHW__SR0, CYREG_TMR1_SR0

/* Pin_BC_LED */
.set Pin_BC_LED__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Pin_BC_LED__0__MASK, 0x01
.set Pin_BC_LED__0__PC, CYREG_PRT0_PC0
.set Pin_BC_LED__0__PORT, 0
.set Pin_BC_LED__0__SHIFT, 0
.set Pin_BC_LED__AG, CYREG_PRT0_AG
.set Pin_BC_LED__AMUX, CYREG_PRT0_AMUX
.set Pin_BC_LED__BIE, CYREG_PRT0_BIE
.set Pin_BC_LED__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_BC_LED__BYP, CYREG_PRT0_BYP
.set Pin_BC_LED__CTL, CYREG_PRT0_CTL
.set Pin_BC_LED__DM0, CYREG_PRT0_DM0
.set Pin_BC_LED__DM1, CYREG_PRT0_DM1
.set Pin_BC_LED__DM2, CYREG_PRT0_DM2
.set Pin_BC_LED__DR, CYREG_PRT0_DR
.set Pin_BC_LED__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_BC_LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_BC_LED__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_BC_LED__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_BC_LED__MASK, 0x01
.set Pin_BC_LED__PORT, 0
.set Pin_BC_LED__PRT, CYREG_PRT0_PRT
.set Pin_BC_LED__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_BC_LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_BC_LED__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_BC_LED__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_BC_LED__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_BC_LED__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_BC_LED__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_BC_LED__PS, CYREG_PRT0_PS
.set Pin_BC_LED__SHIFT, 0
.set Pin_BC_LED__SLW, CYREG_PRT0_SLW

/* Pin_Buzzer */
.set Pin_Buzzer__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set Pin_Buzzer__0__MASK, 0x02
.set Pin_Buzzer__0__PC, CYREG_PRT0_PC1
.set Pin_Buzzer__0__PORT, 0
.set Pin_Buzzer__0__SHIFT, 1
.set Pin_Buzzer__AG, CYREG_PRT0_AG
.set Pin_Buzzer__AMUX, CYREG_PRT0_AMUX
.set Pin_Buzzer__BIE, CYREG_PRT0_BIE
.set Pin_Buzzer__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_Buzzer__BYP, CYREG_PRT0_BYP
.set Pin_Buzzer__CTL, CYREG_PRT0_CTL
.set Pin_Buzzer__DM0, CYREG_PRT0_DM0
.set Pin_Buzzer__DM1, CYREG_PRT0_DM1
.set Pin_Buzzer__DM2, CYREG_PRT0_DM2
.set Pin_Buzzer__DR, CYREG_PRT0_DR
.set Pin_Buzzer__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_Buzzer__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_Buzzer__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_Buzzer__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_Buzzer__MASK, 0x02
.set Pin_Buzzer__PORT, 0
.set Pin_Buzzer__PRT, CYREG_PRT0_PRT
.set Pin_Buzzer__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_Buzzer__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_Buzzer__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_Buzzer__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_Buzzer__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_Buzzer__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_Buzzer__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_Buzzer__PS, CYREG_PRT0_PS
.set Pin_Buzzer__SHIFT, 1
.set Pin_Buzzer__SLW, CYREG_PRT0_SLW

/* QuadDec_TZ */
.set QuadDec_TZ_bQuadDec_Stsreg__0__MASK, 0x01
.set QuadDec_TZ_bQuadDec_Stsreg__0__POS, 0
.set QuadDec_TZ_bQuadDec_Stsreg__1__MASK, 0x02
.set QuadDec_TZ_bQuadDec_Stsreg__1__POS, 1
.set QuadDec_TZ_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set QuadDec_TZ_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set QuadDec_TZ_bQuadDec_Stsreg__2__MASK, 0x04
.set QuadDec_TZ_bQuadDec_Stsreg__2__POS, 2
.set QuadDec_TZ_bQuadDec_Stsreg__3__MASK, 0x08
.set QuadDec_TZ_bQuadDec_Stsreg__3__POS, 3
.set QuadDec_TZ_bQuadDec_Stsreg__MASK, 0x0F
.set QuadDec_TZ_bQuadDec_Stsreg__MASK_REG, CYREG_B0_UDB06_MSK
.set QuadDec_TZ_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set QuadDec_TZ_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set QuadDec_TZ_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set QuadDec_TZ_bQuadDec_Stsreg__STATUS_CNT_REG, CYREG_B0_UDB06_ST_CTL
.set QuadDec_TZ_bQuadDec_Stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB06_ST_CTL
.set QuadDec_TZ_bQuadDec_Stsreg__STATUS_REG, CYREG_B0_UDB06_ST
.set QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB07_A0
.set QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB07_A1
.set QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB07_D0
.set QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB07_D1
.set QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB07_F0
.set QuadDec_TZ_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB07_F1
.set QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB06_CTL
.set QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set QuadDec_TZ_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB06_MSK
.set QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B1_UDB04_MSK
.set QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set QuadDec_TZ_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B1_UDB04_ST
.set QuadDec_TZ_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set QuadDec_TZ_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set QuadDec_TZ_isr__INTC_MASK, 0x01
.set QuadDec_TZ_isr__INTC_NUMBER, 0
.set QuadDec_TZ_isr__INTC_PRIOR_NUM, 2
.set QuadDec_TZ_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set QuadDec_TZ_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set QuadDec_TZ_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* wait_timer */
.set wait_timer_TimerHW__CAP0, CYREG_TMR3_CAP0
.set wait_timer_TimerHW__CAP1, CYREG_TMR3_CAP1
.set wait_timer_TimerHW__CFG0, CYREG_TMR3_CFG0
.set wait_timer_TimerHW__CFG1, CYREG_TMR3_CFG1
.set wait_timer_TimerHW__CFG2, CYREG_TMR3_CFG2
.set wait_timer_TimerHW__CNT_CMP0, CYREG_TMR3_CNT_CMP0
.set wait_timer_TimerHW__CNT_CMP1, CYREG_TMR3_CNT_CMP1
.set wait_timer_TimerHW__PER0, CYREG_TMR3_PER0
.set wait_timer_TimerHW__PER1, CYREG_TMR3_PER1
.set wait_timer_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set wait_timer_TimerHW__PM_ACT_MSK, 0x08
.set wait_timer_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set wait_timer_TimerHW__PM_STBY_MSK, 0x08
.set wait_timer_TimerHW__RT0, CYREG_TMR3_RT0
.set wait_timer_TimerHW__RT1, CYREG_TMR3_RT1
.set wait_timer_TimerHW__SR0, CYREG_TMR3_SR0

/* timer_clock */
.set timer_clock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set timer_clock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set timer_clock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set timer_clock__CFG2_SRC_SEL_MASK, 0x07
.set timer_clock__INDEX, 0x00
.set timer_clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set timer_clock__PM_ACT_MSK, 0x01
.set timer_clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set timer_clock__PM_STBY_MSK, 0x01

/* Pin_CSMotorO */
.set Pin_CSMotorO__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set Pin_CSMotorO__0__MASK, 0x10
.set Pin_CSMotorO__0__PC, CYREG_PRT2_PC4
.set Pin_CSMotorO__0__PORT, 2
.set Pin_CSMotorO__0__SHIFT, 4
.set Pin_CSMotorO__AG, CYREG_PRT2_AG
.set Pin_CSMotorO__AMUX, CYREG_PRT2_AMUX
.set Pin_CSMotorO__BIE, CYREG_PRT2_BIE
.set Pin_CSMotorO__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_CSMotorO__BYP, CYREG_PRT2_BYP
.set Pin_CSMotorO__CTL, CYREG_PRT2_CTL
.set Pin_CSMotorO__DM0, CYREG_PRT2_DM0
.set Pin_CSMotorO__DM1, CYREG_PRT2_DM1
.set Pin_CSMotorO__DM2, CYREG_PRT2_DM2
.set Pin_CSMotorO__DR, CYREG_PRT2_DR
.set Pin_CSMotorO__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_CSMotorO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_CSMotorO__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_CSMotorO__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_CSMotorO__MASK, 0x10
.set Pin_CSMotorO__PORT, 2
.set Pin_CSMotorO__PRT, CYREG_PRT2_PRT
.set Pin_CSMotorO__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_CSMotorO__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_CSMotorO__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_CSMotorO__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_CSMotorO__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_CSMotorO__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_CSMotorO__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_CSMotorO__PS, CYREG_PRT2_PS
.set Pin_CSMotorO__SHIFT, 4
.set Pin_CSMotorO__SLW, CYREG_PRT2_SLW

/* Pin_CSMotorT */
.set Pin_CSMotorT__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set Pin_CSMotorT__0__MASK, 0x08
.set Pin_CSMotorT__0__PC, CYREG_PRT2_PC3
.set Pin_CSMotorT__0__PORT, 2
.set Pin_CSMotorT__0__SHIFT, 3
.set Pin_CSMotorT__AG, CYREG_PRT2_AG
.set Pin_CSMotorT__AMUX, CYREG_PRT2_AMUX
.set Pin_CSMotorT__BIE, CYREG_PRT2_BIE
.set Pin_CSMotorT__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_CSMotorT__BYP, CYREG_PRT2_BYP
.set Pin_CSMotorT__CTL, CYREG_PRT2_CTL
.set Pin_CSMotorT__DM0, CYREG_PRT2_DM0
.set Pin_CSMotorT__DM1, CYREG_PRT2_DM1
.set Pin_CSMotorT__DM2, CYREG_PRT2_DM2
.set Pin_CSMotorT__DR, CYREG_PRT2_DR
.set Pin_CSMotorT__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_CSMotorT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_CSMotorT__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_CSMotorT__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_CSMotorT__MASK, 0x08
.set Pin_CSMotorT__PORT, 2
.set Pin_CSMotorT__PRT, CYREG_PRT2_PRT
.set Pin_CSMotorT__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_CSMotorT__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_CSMotorT__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_CSMotorT__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_CSMotorT__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_CSMotorT__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_CSMotorT__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_CSMotorT__PS, CYREG_PRT2_PS
.set Pin_CSMotorT__SHIFT, 3
.set Pin_CSMotorT__SLW, CYREG_PRT2_SLW

/* Pin_CSMotorX */
.set Pin_CSMotorX__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set Pin_CSMotorX__0__MASK, 0x01
.set Pin_CSMotorX__0__PC, CYREG_PRT2_PC0
.set Pin_CSMotorX__0__PORT, 2
.set Pin_CSMotorX__0__SHIFT, 0
.set Pin_CSMotorX__AG, CYREG_PRT2_AG
.set Pin_CSMotorX__AMUX, CYREG_PRT2_AMUX
.set Pin_CSMotorX__BIE, CYREG_PRT2_BIE
.set Pin_CSMotorX__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_CSMotorX__BYP, CYREG_PRT2_BYP
.set Pin_CSMotorX__CTL, CYREG_PRT2_CTL
.set Pin_CSMotorX__DM0, CYREG_PRT2_DM0
.set Pin_CSMotorX__DM1, CYREG_PRT2_DM1
.set Pin_CSMotorX__DM2, CYREG_PRT2_DM2
.set Pin_CSMotorX__DR, CYREG_PRT2_DR
.set Pin_CSMotorX__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_CSMotorX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_CSMotorX__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_CSMotorX__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_CSMotorX__MASK, 0x01
.set Pin_CSMotorX__PORT, 2
.set Pin_CSMotorX__PRT, CYREG_PRT2_PRT
.set Pin_CSMotorX__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_CSMotorX__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_CSMotorX__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_CSMotorX__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_CSMotorX__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_CSMotorX__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_CSMotorX__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_CSMotorX__PS, CYREG_PRT2_PS
.set Pin_CSMotorX__SHIFT, 0
.set Pin_CSMotorX__SLW, CYREG_PRT2_SLW

/* Pin_CSMotorY */
.set Pin_CSMotorY__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set Pin_CSMotorY__0__MASK, 0x02
.set Pin_CSMotorY__0__PC, CYREG_PRT2_PC1
.set Pin_CSMotorY__0__PORT, 2
.set Pin_CSMotorY__0__SHIFT, 1
.set Pin_CSMotorY__AG, CYREG_PRT2_AG
.set Pin_CSMotorY__AMUX, CYREG_PRT2_AMUX
.set Pin_CSMotorY__BIE, CYREG_PRT2_BIE
.set Pin_CSMotorY__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_CSMotorY__BYP, CYREG_PRT2_BYP
.set Pin_CSMotorY__CTL, CYREG_PRT2_CTL
.set Pin_CSMotorY__DM0, CYREG_PRT2_DM0
.set Pin_CSMotorY__DM1, CYREG_PRT2_DM1
.set Pin_CSMotorY__DM2, CYREG_PRT2_DM2
.set Pin_CSMotorY__DR, CYREG_PRT2_DR
.set Pin_CSMotorY__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_CSMotorY__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_CSMotorY__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_CSMotorY__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_CSMotorY__MASK, 0x02
.set Pin_CSMotorY__PORT, 2
.set Pin_CSMotorY__PRT, CYREG_PRT2_PRT
.set Pin_CSMotorY__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_CSMotorY__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_CSMotorY__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_CSMotorY__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_CSMotorY__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_CSMotorY__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_CSMotorY__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_CSMotorY__PS, CYREG_PRT2_PS
.set Pin_CSMotorY__SHIFT, 1
.set Pin_CSMotorY__SLW, CYREG_PRT2_SLW

/* Pin_CSMotorZ */
.set Pin_CSMotorZ__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set Pin_CSMotorZ__0__MASK, 0x04
.set Pin_CSMotorZ__0__PC, CYREG_PRT2_PC2
.set Pin_CSMotorZ__0__PORT, 2
.set Pin_CSMotorZ__0__SHIFT, 2
.set Pin_CSMotorZ__AG, CYREG_PRT2_AG
.set Pin_CSMotorZ__AMUX, CYREG_PRT2_AMUX
.set Pin_CSMotorZ__BIE, CYREG_PRT2_BIE
.set Pin_CSMotorZ__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_CSMotorZ__BYP, CYREG_PRT2_BYP
.set Pin_CSMotorZ__CTL, CYREG_PRT2_CTL
.set Pin_CSMotorZ__DM0, CYREG_PRT2_DM0
.set Pin_CSMotorZ__DM1, CYREG_PRT2_DM1
.set Pin_CSMotorZ__DM2, CYREG_PRT2_DM2
.set Pin_CSMotorZ__DR, CYREG_PRT2_DR
.set Pin_CSMotorZ__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_CSMotorZ__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_CSMotorZ__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_CSMotorZ__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_CSMotorZ__MASK, 0x04
.set Pin_CSMotorZ__PORT, 2
.set Pin_CSMotorZ__PRT, CYREG_PRT2_PRT
.set Pin_CSMotorZ__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_CSMotorZ__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_CSMotorZ__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_CSMotorZ__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_CSMotorZ__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_CSMotorZ__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_CSMotorZ__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_CSMotorZ__PS, CYREG_PRT2_PS
.set Pin_CSMotorZ__SHIFT, 2
.set Pin_CSMotorZ__SLW, CYREG_PRT2_SLW

/* UART_PCB_LOG */
.set UART_PCB_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set UART_PCB_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set UART_PCB_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set UART_PCB_LOG_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set UART_PCB_LOG_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set UART_PCB_LOG_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set UART_PCB_LOG_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set UART_PCB_LOG_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set UART_PCB_LOG_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set UART_PCB_LOG_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set UART_PCB_LOG_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB02_CTL
.set UART_PCB_LOG_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set UART_PCB_LOG_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB02_CTL
.set UART_PCB_LOG_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set UART_PCB_LOG_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set UART_PCB_LOG_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set UART_PCB_LOG_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB02_MSK
.set UART_PCB_LOG_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set UART_PCB_LOG_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set UART_PCB_LOG_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB02_MSK
.set UART_PCB_LOG_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set UART_PCB_LOG_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set UART_PCB_LOG_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set UART_PCB_LOG_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB02_ST_CTL
.set UART_PCB_LOG_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB02_ST_CTL
.set UART_PCB_LOG_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB02_ST
.set UART_PCB_LOG_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set UART_PCB_LOG_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set UART_PCB_LOG_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set UART_PCB_LOG_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set UART_PCB_LOG_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set UART_PCB_LOG_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set UART_PCB_LOG_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set UART_PCB_LOG_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set UART_PCB_LOG_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB05_A0
.set UART_PCB_LOG_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB05_A1
.set UART_PCB_LOG_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set UART_PCB_LOG_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB05_D0
.set UART_PCB_LOG_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB05_D1
.set UART_PCB_LOG_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set UART_PCB_LOG_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set UART_PCB_LOG_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB05_F0
.set UART_PCB_LOG_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB05_F1
.set UART_PCB_LOG_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set UART_PCB_LOG_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set UART_PCB_LOG_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_PCB_LOG_BUART_sRX_RxSts__3__POS, 3
.set UART_PCB_LOG_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_PCB_LOG_BUART_sRX_RxSts__4__POS, 4
.set UART_PCB_LOG_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_PCB_LOG_BUART_sRX_RxSts__5__POS, 5
.set UART_PCB_LOG_BUART_sRX_RxSts__MASK, 0x38
.set UART_PCB_LOG_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB01_MSK
.set UART_PCB_LOG_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set UART_PCB_LOG_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB01_ST
.set UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB08_A0
.set UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB08_A1
.set UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB08_D0
.set UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB08_D1
.set UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB08_F0
.set UART_PCB_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB08_F1
.set UART_PCB_LOG_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set UART_PCB_LOG_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set UART_PCB_LOG_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set UART_PCB_LOG_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set UART_PCB_LOG_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_PCB_LOG_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set UART_PCB_LOG_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set UART_PCB_LOG_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set UART_PCB_LOG_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB08_A0
.set UART_PCB_LOG_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB08_A1
.set UART_PCB_LOG_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set UART_PCB_LOG_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB08_D0
.set UART_PCB_LOG_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB08_D1
.set UART_PCB_LOG_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_PCB_LOG_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set UART_PCB_LOG_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB08_F0
.set UART_PCB_LOG_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB08_F1
.set UART_PCB_LOG_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_PCB_LOG_BUART_sTX_TxSts__0__POS, 0
.set UART_PCB_LOG_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_PCB_LOG_BUART_sTX_TxSts__1__POS, 1
.set UART_PCB_LOG_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_PCB_LOG_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set UART_PCB_LOG_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_PCB_LOG_BUART_sTX_TxSts__2__POS, 2
.set UART_PCB_LOG_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_PCB_LOG_BUART_sTX_TxSts__3__POS, 3
.set UART_PCB_LOG_BUART_sTX_TxSts__MASK, 0x0F
.set UART_PCB_LOG_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB08_MSK
.set UART_PCB_LOG_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_PCB_LOG_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB08_ST
.set UART_PCB_LOG_IntClock__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set UART_PCB_LOG_IntClock__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set UART_PCB_LOG_IntClock__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set UART_PCB_LOG_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_PCB_LOG_IntClock__INDEX, 0x04
.set UART_PCB_LOG_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_PCB_LOG_IntClock__PM_ACT_MSK, 0x10
.set UART_PCB_LOG_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_PCB_LOG_IntClock__PM_STBY_MSK, 0x10
.set UART_PCB_LOG_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_PCB_LOG_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_PCB_LOG_RXInternalInterrupt__INTC_MASK, 0x20
.set UART_PCB_LOG_RXInternalInterrupt__INTC_NUMBER, 5
.set UART_PCB_LOG_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_PCB_LOG_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set UART_PCB_LOG_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_PCB_LOG_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Pin_Backlight */
.set Pin_Backlight__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set Pin_Backlight__0__MASK, 0x04
.set Pin_Backlight__0__PC, CYREG_IO_PC_PRT15_PC2
.set Pin_Backlight__0__PORT, 15
.set Pin_Backlight__0__SHIFT, 2
.set Pin_Backlight__AG, CYREG_PRT15_AG
.set Pin_Backlight__AMUX, CYREG_PRT15_AMUX
.set Pin_Backlight__BIE, CYREG_PRT15_BIE
.set Pin_Backlight__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Pin_Backlight__BYP, CYREG_PRT15_BYP
.set Pin_Backlight__CTL, CYREG_PRT15_CTL
.set Pin_Backlight__DM0, CYREG_PRT15_DM0
.set Pin_Backlight__DM1, CYREG_PRT15_DM1
.set Pin_Backlight__DM2, CYREG_PRT15_DM2
.set Pin_Backlight__DR, CYREG_PRT15_DR
.set Pin_Backlight__INP_DIS, CYREG_PRT15_INP_DIS
.set Pin_Backlight__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Pin_Backlight__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Pin_Backlight__LCD_EN, CYREG_PRT15_LCD_EN
.set Pin_Backlight__MASK, 0x04
.set Pin_Backlight__PORT, 15
.set Pin_Backlight__PRT, CYREG_PRT15_PRT
.set Pin_Backlight__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Pin_Backlight__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Pin_Backlight__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Pin_Backlight__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Pin_Backlight__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Pin_Backlight__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Pin_Backlight__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Pin_Backlight__PS, CYREG_PRT15_PS
.set Pin_Backlight__SHIFT, 2
.set Pin_Backlight__SLW, CYREG_PRT15_SLW

/* Pin_Clock_RGB */
.set Pin_Clock_RGB__0__INTTYPE, CYREG_PICU6_INTTYPE5
.set Pin_Clock_RGB__0__MASK, 0x20
.set Pin_Clock_RGB__0__PC, CYREG_PRT6_PC5
.set Pin_Clock_RGB__0__PORT, 6
.set Pin_Clock_RGB__0__SHIFT, 5
.set Pin_Clock_RGB__AG, CYREG_PRT6_AG
.set Pin_Clock_RGB__AMUX, CYREG_PRT6_AMUX
.set Pin_Clock_RGB__BIE, CYREG_PRT6_BIE
.set Pin_Clock_RGB__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Pin_Clock_RGB__BYP, CYREG_PRT6_BYP
.set Pin_Clock_RGB__CTL, CYREG_PRT6_CTL
.set Pin_Clock_RGB__DM0, CYREG_PRT6_DM0
.set Pin_Clock_RGB__DM1, CYREG_PRT6_DM1
.set Pin_Clock_RGB__DM2, CYREG_PRT6_DM2
.set Pin_Clock_RGB__DR, CYREG_PRT6_DR
.set Pin_Clock_RGB__INP_DIS, CYREG_PRT6_INP_DIS
.set Pin_Clock_RGB__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Pin_Clock_RGB__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Pin_Clock_RGB__LCD_EN, CYREG_PRT6_LCD_EN
.set Pin_Clock_RGB__MASK, 0x20
.set Pin_Clock_RGB__PORT, 6
.set Pin_Clock_RGB__PRT, CYREG_PRT6_PRT
.set Pin_Clock_RGB__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Pin_Clock_RGB__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Pin_Clock_RGB__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Pin_Clock_RGB__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Pin_Clock_RGB__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Pin_Clock_RGB__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Pin_Clock_RGB__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Pin_Clock_RGB__PS, CYREG_PRT6_PS
.set Pin_Clock_RGB__SHIFT, 5
.set Pin_Clock_RGB__SLW, CYREG_PRT6_SLW

/* Camera_Trigger */
.set Camera_Trigger__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set Camera_Trigger__0__MASK, 0x08
.set Camera_Trigger__0__PC, CYREG_PRT12_PC3
.set Camera_Trigger__0__PORT, 12
.set Camera_Trigger__0__SHIFT, 3
.set Camera_Trigger__AG, CYREG_PRT12_AG
.set Camera_Trigger__BIE, CYREG_PRT12_BIE
.set Camera_Trigger__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Camera_Trigger__BYP, CYREG_PRT12_BYP
.set Camera_Trigger__DM0, CYREG_PRT12_DM0
.set Camera_Trigger__DM1, CYREG_PRT12_DM1
.set Camera_Trigger__DM2, CYREG_PRT12_DM2
.set Camera_Trigger__DR, CYREG_PRT12_DR
.set Camera_Trigger__INP_DIS, CYREG_PRT12_INP_DIS
.set Camera_Trigger__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Camera_Trigger__MASK, 0x08
.set Camera_Trigger__PORT, 12
.set Camera_Trigger__PRT, CYREG_PRT12_PRT
.set Camera_Trigger__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Camera_Trigger__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Camera_Trigger__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Camera_Trigger__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Camera_Trigger__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Camera_Trigger__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Camera_Trigger__PS, CYREG_PRT12_PS
.set Camera_Trigger__SHIFT, 3
.set Camera_Trigger__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Camera_Trigger__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Camera_Trigger__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Camera_Trigger__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Camera_Trigger__SLW, CYREG_PRT12_SLW

/* Pin_OptDec_X_A */
.set Pin_OptDec_X_A__0__INTTYPE, CYREG_PICU4_INTTYPE7
.set Pin_OptDec_X_A__0__MASK, 0x80
.set Pin_OptDec_X_A__0__PC, CYREG_PRT4_PC7
.set Pin_OptDec_X_A__0__PORT, 4
.set Pin_OptDec_X_A__0__SHIFT, 7
.set Pin_OptDec_X_A__AG, CYREG_PRT4_AG
.set Pin_OptDec_X_A__AMUX, CYREG_PRT4_AMUX
.set Pin_OptDec_X_A__BIE, CYREG_PRT4_BIE
.set Pin_OptDec_X_A__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Pin_OptDec_X_A__BYP, CYREG_PRT4_BYP
.set Pin_OptDec_X_A__CTL, CYREG_PRT4_CTL
.set Pin_OptDec_X_A__DM0, CYREG_PRT4_DM0
.set Pin_OptDec_X_A__DM1, CYREG_PRT4_DM1
.set Pin_OptDec_X_A__DM2, CYREG_PRT4_DM2
.set Pin_OptDec_X_A__DR, CYREG_PRT4_DR
.set Pin_OptDec_X_A__INP_DIS, CYREG_PRT4_INP_DIS
.set Pin_OptDec_X_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Pin_OptDec_X_A__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Pin_OptDec_X_A__LCD_EN, CYREG_PRT4_LCD_EN
.set Pin_OptDec_X_A__MASK, 0x80
.set Pin_OptDec_X_A__PORT, 4
.set Pin_OptDec_X_A__PRT, CYREG_PRT4_PRT
.set Pin_OptDec_X_A__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Pin_OptDec_X_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Pin_OptDec_X_A__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Pin_OptDec_X_A__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Pin_OptDec_X_A__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Pin_OptDec_X_A__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Pin_OptDec_X_A__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Pin_OptDec_X_A__PS, CYREG_PRT4_PS
.set Pin_OptDec_X_A__SHIFT, 7
.set Pin_OptDec_X_A__SLW, CYREG_PRT4_SLW

/* Pin_OptDec_X_B */
.set Pin_OptDec_X_B__0__INTTYPE, CYREG_PICU4_INTTYPE6
.set Pin_OptDec_X_B__0__MASK, 0x40
.set Pin_OptDec_X_B__0__PC, CYREG_PRT4_PC6
.set Pin_OptDec_X_B__0__PORT, 4
.set Pin_OptDec_X_B__0__SHIFT, 6
.set Pin_OptDec_X_B__AG, CYREG_PRT4_AG
.set Pin_OptDec_X_B__AMUX, CYREG_PRT4_AMUX
.set Pin_OptDec_X_B__BIE, CYREG_PRT4_BIE
.set Pin_OptDec_X_B__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Pin_OptDec_X_B__BYP, CYREG_PRT4_BYP
.set Pin_OptDec_X_B__CTL, CYREG_PRT4_CTL
.set Pin_OptDec_X_B__DM0, CYREG_PRT4_DM0
.set Pin_OptDec_X_B__DM1, CYREG_PRT4_DM1
.set Pin_OptDec_X_B__DM2, CYREG_PRT4_DM2
.set Pin_OptDec_X_B__DR, CYREG_PRT4_DR
.set Pin_OptDec_X_B__INP_DIS, CYREG_PRT4_INP_DIS
.set Pin_OptDec_X_B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Pin_OptDec_X_B__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Pin_OptDec_X_B__LCD_EN, CYREG_PRT4_LCD_EN
.set Pin_OptDec_X_B__MASK, 0x40
.set Pin_OptDec_X_B__PORT, 4
.set Pin_OptDec_X_B__PRT, CYREG_PRT4_PRT
.set Pin_OptDec_X_B__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Pin_OptDec_X_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Pin_OptDec_X_B__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Pin_OptDec_X_B__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Pin_OptDec_X_B__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Pin_OptDec_X_B__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Pin_OptDec_X_B__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Pin_OptDec_X_B__PS, CYREG_PRT4_PS
.set Pin_OptDec_X_B__SHIFT, 6
.set Pin_OptDec_X_B__SLW, CYREG_PRT4_SLW

/* Pin_OptDec_Y_A */
.set Pin_OptDec_Y_A__0__INTTYPE, CYREG_PICU4_INTTYPE3
.set Pin_OptDec_Y_A__0__MASK, 0x08
.set Pin_OptDec_Y_A__0__PC, CYREG_PRT4_PC3
.set Pin_OptDec_Y_A__0__PORT, 4
.set Pin_OptDec_Y_A__0__SHIFT, 3
.set Pin_OptDec_Y_A__AG, CYREG_PRT4_AG
.set Pin_OptDec_Y_A__AMUX, CYREG_PRT4_AMUX
.set Pin_OptDec_Y_A__BIE, CYREG_PRT4_BIE
.set Pin_OptDec_Y_A__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Pin_OptDec_Y_A__BYP, CYREG_PRT4_BYP
.set Pin_OptDec_Y_A__CTL, CYREG_PRT4_CTL
.set Pin_OptDec_Y_A__DM0, CYREG_PRT4_DM0
.set Pin_OptDec_Y_A__DM1, CYREG_PRT4_DM1
.set Pin_OptDec_Y_A__DM2, CYREG_PRT4_DM2
.set Pin_OptDec_Y_A__DR, CYREG_PRT4_DR
.set Pin_OptDec_Y_A__INP_DIS, CYREG_PRT4_INP_DIS
.set Pin_OptDec_Y_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Pin_OptDec_Y_A__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Pin_OptDec_Y_A__LCD_EN, CYREG_PRT4_LCD_EN
.set Pin_OptDec_Y_A__MASK, 0x08
.set Pin_OptDec_Y_A__PORT, 4
.set Pin_OptDec_Y_A__PRT, CYREG_PRT4_PRT
.set Pin_OptDec_Y_A__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Pin_OptDec_Y_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Pin_OptDec_Y_A__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Pin_OptDec_Y_A__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Pin_OptDec_Y_A__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Pin_OptDec_Y_A__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Pin_OptDec_Y_A__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Pin_OptDec_Y_A__PS, CYREG_PRT4_PS
.set Pin_OptDec_Y_A__SHIFT, 3
.set Pin_OptDec_Y_A__SLW, CYREG_PRT4_SLW

/* Pin_OptDec_Y_B */
.set Pin_OptDec_Y_B__0__INTTYPE, CYREG_PICU4_INTTYPE2
.set Pin_OptDec_Y_B__0__MASK, 0x04
.set Pin_OptDec_Y_B__0__PC, CYREG_PRT4_PC2
.set Pin_OptDec_Y_B__0__PORT, 4
.set Pin_OptDec_Y_B__0__SHIFT, 2
.set Pin_OptDec_Y_B__AG, CYREG_PRT4_AG
.set Pin_OptDec_Y_B__AMUX, CYREG_PRT4_AMUX
.set Pin_OptDec_Y_B__BIE, CYREG_PRT4_BIE
.set Pin_OptDec_Y_B__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Pin_OptDec_Y_B__BYP, CYREG_PRT4_BYP
.set Pin_OptDec_Y_B__CTL, CYREG_PRT4_CTL
.set Pin_OptDec_Y_B__DM0, CYREG_PRT4_DM0
.set Pin_OptDec_Y_B__DM1, CYREG_PRT4_DM1
.set Pin_OptDec_Y_B__DM2, CYREG_PRT4_DM2
.set Pin_OptDec_Y_B__DR, CYREG_PRT4_DR
.set Pin_OptDec_Y_B__INP_DIS, CYREG_PRT4_INP_DIS
.set Pin_OptDec_Y_B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Pin_OptDec_Y_B__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Pin_OptDec_Y_B__LCD_EN, CYREG_PRT4_LCD_EN
.set Pin_OptDec_Y_B__MASK, 0x04
.set Pin_OptDec_Y_B__PORT, 4
.set Pin_OptDec_Y_B__PRT, CYREG_PRT4_PRT
.set Pin_OptDec_Y_B__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Pin_OptDec_Y_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Pin_OptDec_Y_B__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Pin_OptDec_Y_B__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Pin_OptDec_Y_B__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Pin_OptDec_Y_B__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Pin_OptDec_Y_B__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Pin_OptDec_Y_B__PS, CYREG_PRT4_PS
.set Pin_OptDec_Y_B__SHIFT, 2
.set Pin_OptDec_Y_B__SLW, CYREG_PRT4_SLW

/* Pin_OptDec_Z_A */
.set Pin_OptDec_Z_A__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set Pin_OptDec_Z_A__0__MASK, 0x80
.set Pin_OptDec_Z_A__0__PC, CYREG_PRT3_PC7
.set Pin_OptDec_Z_A__0__PORT, 3
.set Pin_OptDec_Z_A__0__SHIFT, 7
.set Pin_OptDec_Z_A__AG, CYREG_PRT3_AG
.set Pin_OptDec_Z_A__AMUX, CYREG_PRT3_AMUX
.set Pin_OptDec_Z_A__BIE, CYREG_PRT3_BIE
.set Pin_OptDec_Z_A__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_OptDec_Z_A__BYP, CYREG_PRT3_BYP
.set Pin_OptDec_Z_A__CTL, CYREG_PRT3_CTL
.set Pin_OptDec_Z_A__DM0, CYREG_PRT3_DM0
.set Pin_OptDec_Z_A__DM1, CYREG_PRT3_DM1
.set Pin_OptDec_Z_A__DM2, CYREG_PRT3_DM2
.set Pin_OptDec_Z_A__DR, CYREG_PRT3_DR
.set Pin_OptDec_Z_A__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_OptDec_Z_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_OptDec_Z_A__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_OptDec_Z_A__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_OptDec_Z_A__MASK, 0x80
.set Pin_OptDec_Z_A__PORT, 3
.set Pin_OptDec_Z_A__PRT, CYREG_PRT3_PRT
.set Pin_OptDec_Z_A__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_OptDec_Z_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_OptDec_Z_A__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_OptDec_Z_A__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_OptDec_Z_A__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_OptDec_Z_A__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_OptDec_Z_A__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_OptDec_Z_A__PS, CYREG_PRT3_PS
.set Pin_OptDec_Z_A__SHIFT, 7
.set Pin_OptDec_Z_A__SLW, CYREG_PRT3_SLW

/* Pin_OptDec_Z_B */
.set Pin_OptDec_Z_B__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set Pin_OptDec_Z_B__0__MASK, 0x40
.set Pin_OptDec_Z_B__0__PC, CYREG_PRT3_PC6
.set Pin_OptDec_Z_B__0__PORT, 3
.set Pin_OptDec_Z_B__0__SHIFT, 6
.set Pin_OptDec_Z_B__AG, CYREG_PRT3_AG
.set Pin_OptDec_Z_B__AMUX, CYREG_PRT3_AMUX
.set Pin_OptDec_Z_B__BIE, CYREG_PRT3_BIE
.set Pin_OptDec_Z_B__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_OptDec_Z_B__BYP, CYREG_PRT3_BYP
.set Pin_OptDec_Z_B__CTL, CYREG_PRT3_CTL
.set Pin_OptDec_Z_B__DM0, CYREG_PRT3_DM0
.set Pin_OptDec_Z_B__DM1, CYREG_PRT3_DM1
.set Pin_OptDec_Z_B__DM2, CYREG_PRT3_DM2
.set Pin_OptDec_Z_B__DR, CYREG_PRT3_DR
.set Pin_OptDec_Z_B__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_OptDec_Z_B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_OptDec_Z_B__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_OptDec_Z_B__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_OptDec_Z_B__MASK, 0x40
.set Pin_OptDec_Z_B__PORT, 3
.set Pin_OptDec_Z_B__PRT, CYREG_PRT3_PRT
.set Pin_OptDec_Z_B__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_OptDec_Z_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_OptDec_Z_B__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_OptDec_Z_B__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_OptDec_Z_B__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_OptDec_Z_B__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_OptDec_Z_B__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_OptDec_Z_B__PS, CYREG_PRT3_PS
.set Pin_OptDec_Z_B__SHIFT, 6
.set Pin_OptDec_Z_B__SLW, CYREG_PRT3_SLW

/* wait_interrupt */
.set wait_interrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set wait_interrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set wait_interrupt__INTC_MASK, 0x200
.set wait_interrupt__INTC_NUMBER, 9
.set wait_interrupt__INTC_PRIOR_NUM, 7
.set wait_interrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_9
.set wait_interrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set wait_interrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Pin_Encoder_T_A */
.set Pin_Encoder_T_A__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set Pin_Encoder_T_A__0__MASK, 0x04
.set Pin_Encoder_T_A__0__PC, CYREG_PRT3_PC2
.set Pin_Encoder_T_A__0__PORT, 3
.set Pin_Encoder_T_A__0__SHIFT, 2
.set Pin_Encoder_T_A__AG, CYREG_PRT3_AG
.set Pin_Encoder_T_A__AMUX, CYREG_PRT3_AMUX
.set Pin_Encoder_T_A__BIE, CYREG_PRT3_BIE
.set Pin_Encoder_T_A__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_Encoder_T_A__BYP, CYREG_PRT3_BYP
.set Pin_Encoder_T_A__CTL, CYREG_PRT3_CTL
.set Pin_Encoder_T_A__DM0, CYREG_PRT3_DM0
.set Pin_Encoder_T_A__DM1, CYREG_PRT3_DM1
.set Pin_Encoder_T_A__DM2, CYREG_PRT3_DM2
.set Pin_Encoder_T_A__DR, CYREG_PRT3_DR
.set Pin_Encoder_T_A__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_Encoder_T_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_Encoder_T_A__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_Encoder_T_A__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_Encoder_T_A__MASK, 0x04
.set Pin_Encoder_T_A__PORT, 3
.set Pin_Encoder_T_A__PRT, CYREG_PRT3_PRT
.set Pin_Encoder_T_A__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_Encoder_T_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_Encoder_T_A__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_Encoder_T_A__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_Encoder_T_A__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_Encoder_T_A__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_Encoder_T_A__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_Encoder_T_A__PS, CYREG_PRT3_PS
.set Pin_Encoder_T_A__SHIFT, 2
.set Pin_Encoder_T_A__SLW, CYREG_PRT3_SLW

/* Pin_Encoder_T_B */
.set Pin_Encoder_T_B__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set Pin_Encoder_T_B__0__MASK, 0x08
.set Pin_Encoder_T_B__0__PC, CYREG_PRT3_PC3
.set Pin_Encoder_T_B__0__PORT, 3
.set Pin_Encoder_T_B__0__SHIFT, 3
.set Pin_Encoder_T_B__AG, CYREG_PRT3_AG
.set Pin_Encoder_T_B__AMUX, CYREG_PRT3_AMUX
.set Pin_Encoder_T_B__BIE, CYREG_PRT3_BIE
.set Pin_Encoder_T_B__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_Encoder_T_B__BYP, CYREG_PRT3_BYP
.set Pin_Encoder_T_B__CTL, CYREG_PRT3_CTL
.set Pin_Encoder_T_B__DM0, CYREG_PRT3_DM0
.set Pin_Encoder_T_B__DM1, CYREG_PRT3_DM1
.set Pin_Encoder_T_B__DM2, CYREG_PRT3_DM2
.set Pin_Encoder_T_B__DR, CYREG_PRT3_DR
.set Pin_Encoder_T_B__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_Encoder_T_B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_Encoder_T_B__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_Encoder_T_B__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_Encoder_T_B__MASK, 0x08
.set Pin_Encoder_T_B__PORT, 3
.set Pin_Encoder_T_B__PRT, CYREG_PRT3_PRT
.set Pin_Encoder_T_B__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_Encoder_T_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_Encoder_T_B__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_Encoder_T_B__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_Encoder_T_B__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_Encoder_T_B__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_Encoder_T_B__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_Encoder_T_B__PS, CYREG_PRT3_PS
.set Pin_Encoder_T_B__SHIFT, 3
.set Pin_Encoder_T_B__SLW, CYREG_PRT3_SLW

/* PWM_CondenserLED */
.set PWM_CondenserLED_PWMHW__CAP0, CYREG_TMR2_CAP0
.set PWM_CondenserLED_PWMHW__CAP1, CYREG_TMR2_CAP1
.set PWM_CondenserLED_PWMHW__CFG0, CYREG_TMR2_CFG0
.set PWM_CondenserLED_PWMHW__CFG1, CYREG_TMR2_CFG1
.set PWM_CondenserLED_PWMHW__CFG2, CYREG_TMR2_CFG2
.set PWM_CondenserLED_PWMHW__CNT_CMP0, CYREG_TMR2_CNT_CMP0
.set PWM_CondenserLED_PWMHW__CNT_CMP1, CYREG_TMR2_CNT_CMP1
.set PWM_CondenserLED_PWMHW__PER0, CYREG_TMR2_PER0
.set PWM_CondenserLED_PWMHW__PER1, CYREG_TMR2_PER1
.set PWM_CondenserLED_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set PWM_CondenserLED_PWMHW__PM_ACT_MSK, 0x04
.set PWM_CondenserLED_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set PWM_CondenserLED_PWMHW__PM_STBY_MSK, 0x04
.set PWM_CondenserLED_PWMHW__RT0, CYREG_TMR2_RT0
.set PWM_CondenserLED_PWMHW__RT1, CYREG_TMR2_RT1
.set PWM_CondenserLED_PWMHW__SR0, CYREG_TMR2_SR0

/* Pin_CondenserLED */
.set Pin_CondenserLED__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set Pin_CondenserLED__0__MASK, 0x08
.set Pin_CondenserLED__0__PC, CYREG_IO_PC_PRT15_PC3
.set Pin_CondenserLED__0__PORT, 15
.set Pin_CondenserLED__0__SHIFT, 3
.set Pin_CondenserLED__AG, CYREG_PRT15_AG
.set Pin_CondenserLED__AMUX, CYREG_PRT15_AMUX
.set Pin_CondenserLED__BIE, CYREG_PRT15_BIE
.set Pin_CondenserLED__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Pin_CondenserLED__BYP, CYREG_PRT15_BYP
.set Pin_CondenserLED__CTL, CYREG_PRT15_CTL
.set Pin_CondenserLED__DM0, CYREG_PRT15_DM0
.set Pin_CondenserLED__DM1, CYREG_PRT15_DM1
.set Pin_CondenserLED__DM2, CYREG_PRT15_DM2
.set Pin_CondenserLED__DR, CYREG_PRT15_DR
.set Pin_CondenserLED__INP_DIS, CYREG_PRT15_INP_DIS
.set Pin_CondenserLED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Pin_CondenserLED__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Pin_CondenserLED__LCD_EN, CYREG_PRT15_LCD_EN
.set Pin_CondenserLED__MASK, 0x08
.set Pin_CondenserLED__PORT, 15
.set Pin_CondenserLED__PRT, CYREG_PRT15_PRT
.set Pin_CondenserLED__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Pin_CondenserLED__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Pin_CondenserLED__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Pin_CondenserLED__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Pin_CondenserLED__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Pin_CondenserLED__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Pin_CondenserLED__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Pin_CondenserLED__PS, CYREG_PRT15_PS
.set Pin_CondenserLED__SHIFT, 3
.set Pin_CondenserLED__SLW, CYREG_PRT15_SLW

/* TMC5160_MotorO_EN */
.set TMC5160_MotorO_EN__0__INTTYPE, CYREG_PICU5_INTTYPE6
.set TMC5160_MotorO_EN__0__MASK, 0x40
.set TMC5160_MotorO_EN__0__PC, CYREG_PRT5_PC6
.set TMC5160_MotorO_EN__0__PORT, 5
.set TMC5160_MotorO_EN__0__SHIFT, 6
.set TMC5160_MotorO_EN__AG, CYREG_PRT5_AG
.set TMC5160_MotorO_EN__AMUX, CYREG_PRT5_AMUX
.set TMC5160_MotorO_EN__BIE, CYREG_PRT5_BIE
.set TMC5160_MotorO_EN__BIT_MASK, CYREG_PRT5_BIT_MASK
.set TMC5160_MotorO_EN__BYP, CYREG_PRT5_BYP
.set TMC5160_MotorO_EN__CTL, CYREG_PRT5_CTL
.set TMC5160_MotorO_EN__DM0, CYREG_PRT5_DM0
.set TMC5160_MotorO_EN__DM1, CYREG_PRT5_DM1
.set TMC5160_MotorO_EN__DM2, CYREG_PRT5_DM2
.set TMC5160_MotorO_EN__DR, CYREG_PRT5_DR
.set TMC5160_MotorO_EN__INP_DIS, CYREG_PRT5_INP_DIS
.set TMC5160_MotorO_EN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set TMC5160_MotorO_EN__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set TMC5160_MotorO_EN__LCD_EN, CYREG_PRT5_LCD_EN
.set TMC5160_MotorO_EN__MASK, 0x40
.set TMC5160_MotorO_EN__PORT, 5
.set TMC5160_MotorO_EN__PRT, CYREG_PRT5_PRT
.set TMC5160_MotorO_EN__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set TMC5160_MotorO_EN__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set TMC5160_MotorO_EN__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set TMC5160_MotorO_EN__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set TMC5160_MotorO_EN__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set TMC5160_MotorO_EN__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set TMC5160_MotorO_EN__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set TMC5160_MotorO_EN__PS, CYREG_PRT5_PS
.set TMC5160_MotorO_EN__SHIFT, 6
.set TMC5160_MotorO_EN__SLW, CYREG_PRT5_SLW

/* TMC5160_MotorT_EN */
.set TMC5160_MotorT_EN__0__INTTYPE, CYREG_PICU5_INTTYPE5
.set TMC5160_MotorT_EN__0__MASK, 0x20
.set TMC5160_MotorT_EN__0__PC, CYREG_PRT5_PC5
.set TMC5160_MotorT_EN__0__PORT, 5
.set TMC5160_MotorT_EN__0__SHIFT, 5
.set TMC5160_MotorT_EN__AG, CYREG_PRT5_AG
.set TMC5160_MotorT_EN__AMUX, CYREG_PRT5_AMUX
.set TMC5160_MotorT_EN__BIE, CYREG_PRT5_BIE
.set TMC5160_MotorT_EN__BIT_MASK, CYREG_PRT5_BIT_MASK
.set TMC5160_MotorT_EN__BYP, CYREG_PRT5_BYP
.set TMC5160_MotorT_EN__CTL, CYREG_PRT5_CTL
.set TMC5160_MotorT_EN__DM0, CYREG_PRT5_DM0
.set TMC5160_MotorT_EN__DM1, CYREG_PRT5_DM1
.set TMC5160_MotorT_EN__DM2, CYREG_PRT5_DM2
.set TMC5160_MotorT_EN__DR, CYREG_PRT5_DR
.set TMC5160_MotorT_EN__INP_DIS, CYREG_PRT5_INP_DIS
.set TMC5160_MotorT_EN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set TMC5160_MotorT_EN__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set TMC5160_MotorT_EN__LCD_EN, CYREG_PRT5_LCD_EN
.set TMC5160_MotorT_EN__MASK, 0x20
.set TMC5160_MotorT_EN__PORT, 5
.set TMC5160_MotorT_EN__PRT, CYREG_PRT5_PRT
.set TMC5160_MotorT_EN__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set TMC5160_MotorT_EN__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set TMC5160_MotorT_EN__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set TMC5160_MotorT_EN__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set TMC5160_MotorT_EN__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set TMC5160_MotorT_EN__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set TMC5160_MotorT_EN__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set TMC5160_MotorT_EN__PS, CYREG_PRT5_PS
.set TMC5160_MotorT_EN__SHIFT, 5
.set TMC5160_MotorT_EN__SLW, CYREG_PRT5_SLW

/* TMC5160_MotorX_EN */
.set TMC5160_MotorX_EN__0__INTTYPE, CYREG_PICU5_INTTYPE2
.set TMC5160_MotorX_EN__0__MASK, 0x04
.set TMC5160_MotorX_EN__0__PC, CYREG_PRT5_PC2
.set TMC5160_MotorX_EN__0__PORT, 5
.set TMC5160_MotorX_EN__0__SHIFT, 2
.set TMC5160_MotorX_EN__AG, CYREG_PRT5_AG
.set TMC5160_MotorX_EN__AMUX, CYREG_PRT5_AMUX
.set TMC5160_MotorX_EN__BIE, CYREG_PRT5_BIE
.set TMC5160_MotorX_EN__BIT_MASK, CYREG_PRT5_BIT_MASK
.set TMC5160_MotorX_EN__BYP, CYREG_PRT5_BYP
.set TMC5160_MotorX_EN__CTL, CYREG_PRT5_CTL
.set TMC5160_MotorX_EN__DM0, CYREG_PRT5_DM0
.set TMC5160_MotorX_EN__DM1, CYREG_PRT5_DM1
.set TMC5160_MotorX_EN__DM2, CYREG_PRT5_DM2
.set TMC5160_MotorX_EN__DR, CYREG_PRT5_DR
.set TMC5160_MotorX_EN__INP_DIS, CYREG_PRT5_INP_DIS
.set TMC5160_MotorX_EN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set TMC5160_MotorX_EN__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set TMC5160_MotorX_EN__LCD_EN, CYREG_PRT5_LCD_EN
.set TMC5160_MotorX_EN__MASK, 0x04
.set TMC5160_MotorX_EN__PORT, 5
.set TMC5160_MotorX_EN__PRT, CYREG_PRT5_PRT
.set TMC5160_MotorX_EN__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set TMC5160_MotorX_EN__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set TMC5160_MotorX_EN__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set TMC5160_MotorX_EN__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set TMC5160_MotorX_EN__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set TMC5160_MotorX_EN__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set TMC5160_MotorX_EN__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set TMC5160_MotorX_EN__PS, CYREG_PRT5_PS
.set TMC5160_MotorX_EN__SHIFT, 2
.set TMC5160_MotorX_EN__SLW, CYREG_PRT5_SLW

/* TMC5160_MotorY_EN */
.set TMC5160_MotorY_EN__0__INTTYPE, CYREG_PICU5_INTTYPE3
.set TMC5160_MotorY_EN__0__MASK, 0x08
.set TMC5160_MotorY_EN__0__PC, CYREG_PRT5_PC3
.set TMC5160_MotorY_EN__0__PORT, 5
.set TMC5160_MotorY_EN__0__SHIFT, 3
.set TMC5160_MotorY_EN__AG, CYREG_PRT5_AG
.set TMC5160_MotorY_EN__AMUX, CYREG_PRT5_AMUX
.set TMC5160_MotorY_EN__BIE, CYREG_PRT5_BIE
.set TMC5160_MotorY_EN__BIT_MASK, CYREG_PRT5_BIT_MASK
.set TMC5160_MotorY_EN__BYP, CYREG_PRT5_BYP
.set TMC5160_MotorY_EN__CTL, CYREG_PRT5_CTL
.set TMC5160_MotorY_EN__DM0, CYREG_PRT5_DM0
.set TMC5160_MotorY_EN__DM1, CYREG_PRT5_DM1
.set TMC5160_MotorY_EN__DM2, CYREG_PRT5_DM2
.set TMC5160_MotorY_EN__DR, CYREG_PRT5_DR
.set TMC5160_MotorY_EN__INP_DIS, CYREG_PRT5_INP_DIS
.set TMC5160_MotorY_EN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set TMC5160_MotorY_EN__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set TMC5160_MotorY_EN__LCD_EN, CYREG_PRT5_LCD_EN
.set TMC5160_MotorY_EN__MASK, 0x08
.set TMC5160_MotorY_EN__PORT, 5
.set TMC5160_MotorY_EN__PRT, CYREG_PRT5_PRT
.set TMC5160_MotorY_EN__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set TMC5160_MotorY_EN__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set TMC5160_MotorY_EN__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set TMC5160_MotorY_EN__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set TMC5160_MotorY_EN__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set TMC5160_MotorY_EN__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set TMC5160_MotorY_EN__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set TMC5160_MotorY_EN__PS, CYREG_PRT5_PS
.set TMC5160_MotorY_EN__SHIFT, 3
.set TMC5160_MotorY_EN__SLW, CYREG_PRT5_SLW

/* TMC5160_MotorZ_EN */
.set TMC5160_MotorZ_EN__0__INTTYPE, CYREG_PICU5_INTTYPE4
.set TMC5160_MotorZ_EN__0__MASK, 0x10
.set TMC5160_MotorZ_EN__0__PC, CYREG_PRT5_PC4
.set TMC5160_MotorZ_EN__0__PORT, 5
.set TMC5160_MotorZ_EN__0__SHIFT, 4
.set TMC5160_MotorZ_EN__AG, CYREG_PRT5_AG
.set TMC5160_MotorZ_EN__AMUX, CYREG_PRT5_AMUX
.set TMC5160_MotorZ_EN__BIE, CYREG_PRT5_BIE
.set TMC5160_MotorZ_EN__BIT_MASK, CYREG_PRT5_BIT_MASK
.set TMC5160_MotorZ_EN__BYP, CYREG_PRT5_BYP
.set TMC5160_MotorZ_EN__CTL, CYREG_PRT5_CTL
.set TMC5160_MotorZ_EN__DM0, CYREG_PRT5_DM0
.set TMC5160_MotorZ_EN__DM1, CYREG_PRT5_DM1
.set TMC5160_MotorZ_EN__DM2, CYREG_PRT5_DM2
.set TMC5160_MotorZ_EN__DR, CYREG_PRT5_DR
.set TMC5160_MotorZ_EN__INP_DIS, CYREG_PRT5_INP_DIS
.set TMC5160_MotorZ_EN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set TMC5160_MotorZ_EN__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set TMC5160_MotorZ_EN__LCD_EN, CYREG_PRT5_LCD_EN
.set TMC5160_MotorZ_EN__MASK, 0x10
.set TMC5160_MotorZ_EN__PORT, 5
.set TMC5160_MotorZ_EN__PRT, CYREG_PRT5_PRT
.set TMC5160_MotorZ_EN__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set TMC5160_MotorZ_EN__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set TMC5160_MotorZ_EN__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set TMC5160_MotorZ_EN__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set TMC5160_MotorZ_EN__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set TMC5160_MotorZ_EN__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set TMC5160_MotorZ_EN__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set TMC5160_MotorZ_EN__PS, CYREG_PRT5_PS
.set TMC5160_MotorZ_EN__SHIFT, 4
.set TMC5160_MotorZ_EN__SLW, CYREG_PRT5_SLW

/* Encoder_T_Z_Select */
.set Encoder_T_Z_Select_Sync_ctrl_reg__0__MASK, 0x01
.set Encoder_T_Z_Select_Sync_ctrl_reg__0__POS, 0
.set Encoder_T_Z_Select_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Encoder_T_Z_Select_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Encoder_T_Z_Select_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Encoder_T_Z_Select_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Encoder_T_Z_Select_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Encoder_T_Z_Select_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Encoder_T_Z_Select_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Encoder_T_Z_Select_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Encoder_T_Z_Select_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Encoder_T_Z_Select_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Encoder_T_Z_Select_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set Encoder_T_Z_Select_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Encoder_T_Z_Select_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB05_CTL
.set Encoder_T_Z_Select_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Encoder_T_Z_Select_Sync_ctrl_reg__MASK, 0x01
.set Encoder_T_Z_Select_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Encoder_T_Z_Select_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Encoder_T_Z_Select_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB05_MSK

/* Clock_Encoder_24Mhz */
.set Clock_Encoder_24Mhz__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_Encoder_24Mhz__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_Encoder_24Mhz__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_Encoder_24Mhz__CFG2_SRC_SEL_MASK, 0x07
.set Clock_Encoder_24Mhz__INDEX, 0x02
.set Clock_Encoder_24Mhz__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_Encoder_24Mhz__PM_ACT_MSK, 0x04
.set Clock_Encoder_24Mhz__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_Encoder_24Mhz__PM_STBY_MSK, 0x04

/* PWM_BarcodeCondenser_LED */
.set PWM_BarcodeCondenser_LED_PWMHW__CAP0, CYREG_TMR0_CAP0
.set PWM_BarcodeCondenser_LED_PWMHW__CAP1, CYREG_TMR0_CAP1
.set PWM_BarcodeCondenser_LED_PWMHW__CFG0, CYREG_TMR0_CFG0
.set PWM_BarcodeCondenser_LED_PWMHW__CFG1, CYREG_TMR0_CFG1
.set PWM_BarcodeCondenser_LED_PWMHW__CFG2, CYREG_TMR0_CFG2
.set PWM_BarcodeCondenser_LED_PWMHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set PWM_BarcodeCondenser_LED_PWMHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set PWM_BarcodeCondenser_LED_PWMHW__PER0, CYREG_TMR0_PER0
.set PWM_BarcodeCondenser_LED_PWMHW__PER1, CYREG_TMR0_PER1
.set PWM_BarcodeCondenser_LED_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set PWM_BarcodeCondenser_LED_PWMHW__PM_ACT_MSK, 0x01
.set PWM_BarcodeCondenser_LED_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set PWM_BarcodeCondenser_LED_PWMHW__PM_STBY_MSK, 0x01
.set PWM_BarcodeCondenser_LED_PWMHW__RT0, CYREG_TMR0_RT0
.set PWM_BarcodeCondenser_LED_PWMHW__RT1, CYREG_TMR0_RT1
.set PWM_BarcodeCondenser_LED_PWMHW__SR0, CYREG_TMR0_SR0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 48000000
.set BCLK__BUS_CLK__KHZ, 48000
.set BCLK__BUS_CLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E12F069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 1
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000003F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
