module IFID(clk, instruction, pc_plus4, pcToReg);
	input logic [63:0] pc_plus4
	input logic [31:0] instruction, pc_in;
	input logic clk;
	output logic [63:0] pcToReg;
	
endmodule