// Seed: 1946036839
module module_0 (
    input wor   id_0,
    input uwire id_1
);
  logic id_3;
  logic [-1 : 1] id_4, id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd73
) (
    output logic id_0,
    input  uwire _id_1,
    input  wire  id_2,
    input  tri   id_3,
    input  wand  id_4
);
  logic [7:0][id_1  &  -1 'b0 : id_1] id_6;
  always @(-1 or id_4) begin : LABEL_0
    id_0 <= id_6 - 1;
  end
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign id_6[-1] = id_1;
  wire id_7, id_8;
  logic [-1 : -1] id_9;
  ;
endmodule
