Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:3605 - Use of the repository located at F:\xilinx\embeded_development_kit\14.7\ISE_DS\edk_user_repository\ 
(equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
It is recommended that you use Global SearchPath preference to specify search paths that apply to all the projects.
WARNING:EDK:3605 - Use of the repository located at F:\xilinx\embeded_development_kit\14.7\ISE_DS\edk_user_repository\ 
(equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
It is recommended that you use Global SearchPath preference to specify search paths that apply to all the projects.
Writing filter settings....
Done writing filter settings to:
	D:\fpga_project\cpu\18\etc\system.filters
Done writing Tab View settings to:
	D:\fpga_project\cpu\18\etc\system.gui
WARNING:EDK:3605 - Use of the repository located at F:\xilinx\embeded_development_kit\14.7\ISE_DS\edk_user_repository\ 
(equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
It is recommended that you use Global SearchPath preference to specify search paths that apply to all the projects.
WARNING:EDK:3605 - Use of the repository located at F:\xilinx\embeded_development_kit\14.7\ISE_DS\edk_user_repository\ 
(equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
It is recommended that you use Global SearchPath preference to specify search paths that apply to all the projects.
WARNING:EDK:3605 - Use of the repository located at F:\xilinx\embeded_development_kit\14.7\ISE_DS\edk_user_repository\ 
(equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
It is recommended that you use Global SearchPath preference to specify search paths that apply to all the projects.
WARNING:EDK:3605 - Use of the repository located at F:\xilinx\embeded_development_kit\14.7\ISE_DS\edk_user_repository\ 
(equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
It is recommended that you use Global SearchPath preference to specify search paths that apply to all the projects.
Writing filter settings....
Done writing filter settings to:
	D:\fpga_project\cpu\18\etc\system.filters
Done writing Tab View settings to:
	D:\fpga_project\cpu\18\etc\system.gui
Assigned Driver usart 1.00.a for instance usart_0
usart_0 has been added to the project
WARNING:EDK:2137 - Peripheral usart_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral usart_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral usart_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Overriding Xilinx file <TextEditor.cfg> with local file <F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/data/TextEditor.cfg>
WARNING:EDK:2137 - Peripheral usart_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral usart_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
WARNING:EDK:2137 - Peripheral usart_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral usart_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xce200000-0xce20ffff) usart_0	mb_plb
Generated Addresses Successfully

********************************************************************************
At Local date and time: Wed Aug 01 15:19:08 2018
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
WARNING:EDK:3605 - Use of the repository located at
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - D:\fpga_project\cpu\18\system.mhs line 121 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Qt: Untested Windows version 6.2 detected!
Release 14.7 - xdsgen EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:3605 - Use of the repository located at
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=plb_v46;v=v1_05_a;d=plb_v46.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing usart_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx4tqg144-3 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx4tqg144-3 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/fpga_project/cpu/18/system.mhs ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xce200000-0xce20ffff) usart_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\mdm_v2_10_a\data\mdm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\mdm_v2_10_a\data\mdm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: usart, INSTANCE:usart_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   D:\fpga_project\cpu\18\pcores\usart_v1_00_a\data\usart_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: usart, INSTANCE:usart_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   D:\fpga_project\cpu\18\pcores\usart_v1_00_a\data\usart_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: usart, INSTANCE:usart_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   D:\fpga_project\cpu\18\pcores\usart_v1_00_a\data\usart_v2_1_0.mpd line 27 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - D:\fpga_project\cpu\18\system.mhs line 121 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - D:\fpga_project\cpu\18\system.mhs line 77
- elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\fpga_project\cpu\18\system.mhs line 84 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - D:\fpga_project\cpu\18\system.mhs line 25 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mb_plb - D:\fpga_project\cpu\18\system.mhs line 38 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb - D:\fpga_project\cpu\18\system.mhs line 45 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb - D:\fpga_project\cpu\18\system.mhs line 52 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb_cntlr - D:\fpga_project\cpu\18\system.mhs line 59 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb_cntlr - D:\fpga_project\cpu\18\system.mhs line 68 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:lmb_bram - D:\fpga_project\cpu\18\system.mhs line 77 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 - D:\fpga_project\cpu\18\system.mhs line 84 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mdm_0 - D:\fpga_project\cpu\18\system.mhs line 99 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 - D:\fpga_project\cpu\18\system.mhs line 111 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:usart_0 - D:\fpga_project\cpu\18\system.mhs line 124 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:806 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 126: Syntax error near ";".
ERROR:HDLCompiler:806 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 170: Syntax error near "<=".
ERROR:HDLCompiler:806 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 175: Syntax error near "<=".
ERROR:HDLCompiler:806 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 179: Syntax error near "end".
ERROR:HDLCompiler:849 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 202: Unexpected EOF.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\fpga_project\cpu\18\synthesis\system_usart_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
D:\fpga_project\cpu\18\system.mhs line 25 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
F:\xilinx\embeded_development_kit\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.ex
e -p xc6slx4tqg144-3 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"D:/fpga_project/cpu/18/implementation/microblaze_0_wrapper/system_microblaze_0_
wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb - D:\fpga_project\cpu\18\system.mhs
line 45 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
F:\xilinx\embeded_development_kit\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.ex
e -p xc6slx4tqg144-3 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"D:/fpga_project/cpu/18/implementation/ilmb_wrapper/system_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb - D:\fpga_project\cpu\18\system.mhs
line 52 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
F:\xilinx\embeded_development_kit\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.ex
e -p xc6slx4tqg144-3 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"D:/fpga_project/cpu/18/implementation/dlmb_wrapper/system_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\fpga_project\cpu\18\system.mhs line 84 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
F:\xilinx\embeded_development_kit\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.ex
e -p xc6slx4tqg144-3 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"D:/fpga_project/cpu/18/implementation/clock_generator_0_wrapper/system_clock_ge
nerator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Wed Aug 01 15:23:05 2018
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx4tqg144-3 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx4tqg144-3 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/fpga_project/cpu/18/system.mhs ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xce200000-0xce20ffff) usart_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\mdm_v2_10_a\data\mdm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\mdm_v2_10_a\data\mdm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: usart, INSTANCE:usart_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   D:\fpga_project\cpu\18\pcores\usart_v1_00_a\data\usart_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: usart, INSTANCE:usart_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   D:\fpga_project\cpu\18\pcores\usart_v1_00_a\data\usart_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: usart, INSTANCE:usart_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   D:\fpga_project\cpu\18\pcores\usart_v1_00_a\data\usart_v2_1_0.mpd line 27 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - D:\fpga_project\cpu\18\system.mhs line 121 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - D:\fpga_project\cpu\18\system.mhs line
25 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - D:\fpga_project\cpu\18\system.mhs line 38 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - D:\fpga_project\cpu\18\system.mhs line 45 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - D:\fpga_project\cpu\18\system.mhs line 52 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - D:\fpga_project\cpu\18\system.mhs
line 59 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - D:\fpga_project\cpu\18\system.mhs
line 68 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - D:\fpga_project\cpu\18\system.mhs line 77
- Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - D:\fpga_project\cpu\18\system.mhs line 99 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\fpga_project\cpu\18\system.mhs line 111 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - D:\fpga_project\cpu\18\system.mhs line 77
- elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\fpga_project\cpu\18\system.mhs line 84 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - D:\fpga_project\cpu\18\system.mhs line 84 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:usart_0 - D:\fpga_project\cpu\18\system.mhs line 124 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:806 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 125: Syntax error near ";".
ERROR:HDLCompiler:806 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 169: Syntax error near "<=".
ERROR:HDLCompiler:806 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 174: Syntax error near "<=".
ERROR:HDLCompiler:806 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 178: Syntax error near "end".
ERROR:HDLCompiler:1660 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 189: Procedural assignment to a non-register slv_output_temp_signal is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 189: Procedural assignment to a non-register slv_output_temp_signal is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:329 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 196: Target <IP2Bus_Data> of concurrent assignment or output port connection should be a net type.
ERROR:HDLCompiler:329 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 197: Target <IP2Bus_WrAck> of concurrent assignment or output port connection should be a net type.
ERROR:HDLCompiler:329 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 198: Target <IP2Bus_RdAck> of concurrent assignment or output port connection should be a net type.
ERROR:HDLCompiler:329 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 199: Target <IP2Bus_Error> of concurrent assignment or output port connection should be a net type.
ERROR:HDLCompiler:598 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 51: Module <user_logic> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\fpga_project\cpu\18\synthesis\system_usart_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\fpga_project\cpu\18\system.mhs line 84 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
F:\xilinx\embeded_development_kit\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.ex
e -p xc6slx4tqg144-3 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"D:/fpga_project/cpu/18/implementation/clock_generator_0_wrapper/system_clock_ge
nerator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_usart_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Wed Aug 01 15:24:52 2018
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx4tqg144-3 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx4tqg144-3 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/fpga_project/cpu/18/system.mhs ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xce200000-0xce20ffff) usart_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\mdm_v2_10_a\data\mdm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\mdm_v2_10_a\data\mdm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: usart, INSTANCE:usart_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   D:\fpga_project\cpu\18\pcores\usart_v1_00_a\data\usart_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: usart, INSTANCE:usart_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   D:\fpga_project\cpu\18\pcores\usart_v1_00_a\data\usart_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: usart, INSTANCE:usart_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   D:\fpga_project\cpu\18\pcores\usart_v1_00_a\data\usart_v2_1_0.mpd line 27 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - D:\fpga_project\cpu\18\system.mhs line 121 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - D:\fpga_project\cpu\18\system.mhs line
25 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - D:\fpga_project\cpu\18\system.mhs line 38 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - D:\fpga_project\cpu\18\system.mhs line 45 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - D:\fpga_project\cpu\18\system.mhs line 52 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - D:\fpga_project\cpu\18\system.mhs
line 59 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - D:\fpga_project\cpu\18\system.mhs
line 68 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - D:\fpga_project\cpu\18\system.mhs line 77
- Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - D:\fpga_project\cpu\18\system.mhs line 99 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\fpga_project\cpu\18\system.mhs line 111 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - D:\fpga_project\cpu\18\system.mhs line 77
- elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\fpga_project\cpu\18\system.mhs line 84 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - D:\fpga_project\cpu\18\system.mhs line 84 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:usart_0 - D:\fpga_project\cpu\18\system.mhs line 124 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:806 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 134: Syntax error near ";".
ERROR:HDLCompiler:806 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 178: Syntax error near "<=".
ERROR:HDLCompiler:806 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 183: Syntax error near "<=".
ERROR:HDLCompiler:806 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 187: Syntax error near "end".
ERROR:HDLCompiler:1660 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 198: Procedural assignment to a non-register slv_output_temp_signal is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 198: Procedural assignment to a non-register slv_output_temp_signal is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:329 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 205: Target <IP2Bus_Data> of concurrent assignment or output port connection should be a net type.
ERROR:HDLCompiler:329 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 206: Target <IP2Bus_WrAck> of concurrent assignment or output port connection should be a net type.
ERROR:HDLCompiler:329 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 207: Target <IP2Bus_RdAck> of concurrent assignment or output port connection should be a net type.
ERROR:HDLCompiler:329 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 208: Target <IP2Bus_Error> of concurrent assignment or output port connection should be a net type.
ERROR:HDLCompiler:598 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 51: Module <user_logic> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\fpga_project\cpu\18\synthesis\system_usart_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\fpga_project\cpu\18\system.mhs line 84 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
F:\xilinx\embeded_development_kit\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.ex
e -p xc6slx4tqg144-3 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"D:/fpga_project/cpu/18/implementation/clock_generator_0_wrapper/system_clock_ge
nerator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_usart_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Wed Aug 01 15:26:19 2018
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx4tqg144-3 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx4tqg144-3 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/fpga_project/cpu/18/system.mhs ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xce200000-0xce20ffff) usart_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\mdm_v2_10_a\data\mdm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\mdm_v2_10_a\data\mdm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: usart, INSTANCE:usart_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   D:\fpga_project\cpu\18\pcores\usart_v1_00_a\data\usart_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: usart, INSTANCE:usart_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   D:\fpga_project\cpu\18\pcores\usart_v1_00_a\data\usart_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: usart, INSTANCE:usart_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   D:\fpga_project\cpu\18\pcores\usart_v1_00_a\data\usart_v2_1_0.mpd line 27 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - D:\fpga_project\cpu\18\system.mhs line 121 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - D:\fpga_project\cpu\18\system.mhs line
25 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - D:\fpga_project\cpu\18\system.mhs line 38 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - D:\fpga_project\cpu\18\system.mhs line 45 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - D:\fpga_project\cpu\18\system.mhs line 52 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - D:\fpga_project\cpu\18\system.mhs
line 59 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - D:\fpga_project\cpu\18\system.mhs
line 68 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - D:\fpga_project\cpu\18\system.mhs line 77
- Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - D:\fpga_project\cpu\18\system.mhs line 99 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\fpga_project\cpu\18\system.mhs line 111 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - D:\fpga_project\cpu\18\system.mhs line 77
- elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\fpga_project\cpu\18\system.mhs line 84 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - D:\fpga_project\cpu\18\system.mhs line 84 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:usart_0 - D:\fpga_project\cpu\18\system.mhs line 124 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:806 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 134: Syntax error near ";".
ERROR:HDLCompiler:806 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 178: Syntax error near "<=".
ERROR:HDLCompiler:806 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 183: Syntax error near "<=".
ERROR:HDLCompiler:806 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 187: Syntax error near "end".
ERROR:HDLCompiler:1660 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 198: Procedural assignment to a non-register slv_output_temp_signal is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 198: Procedural assignment to a non-register slv_output_temp_signal is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:329 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 205: Target <IP2Bus_Data> of concurrent assignment or output port connection should be a net type.
ERROR:HDLCompiler:329 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 206: Target <IP2Bus_WrAck> of concurrent assignment or output port connection should be a net type.
ERROR:HDLCompiler:329 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 207: Target <IP2Bus_RdAck> of concurrent assignment or output port connection should be a net type.
ERROR:HDLCompiler:329 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 208: Target <IP2Bus_Error> of concurrent assignment or output port connection should be a net type.
ERROR:HDLCompiler:598 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 51: Module <user_logic> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\fpga_project\cpu\18\synthesis\system_usart_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\fpga_project\cpu\18\system.mhs line 84 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
F:\xilinx\embeded_development_kit\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.ex
e -p xc6slx4tqg144-3 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"D:/fpga_project/cpu/18/implementation/clock_generator_0_wrapper/system_clock_ge
nerator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_usart_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Wed Aug 01 15:28:36 2018
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx4tqg144-3 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx4tqg144-3 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/fpga_project/cpu/18/system.mhs ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xce200000-0xce20ffff) usart_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\mdm_v2_10_a\data\mdm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\mdm_v2_10_a\data\mdm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: usart, INSTANCE:usart_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   D:\fpga_project\cpu\18\pcores\usart_v1_00_a\data\usart_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: usart, INSTANCE:usart_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   D:\fpga_project\cpu\18\pcores\usart_v1_00_a\data\usart_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: usart, INSTANCE:usart_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   D:\fpga_project\cpu\18\pcores\usart_v1_00_a\data\usart_v2_1_0.mpd line 27 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - D:\fpga_project\cpu\18\system.mhs line 121 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - D:\fpga_project\cpu\18\system.mhs line
25 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - D:\fpga_project\cpu\18\system.mhs line 38 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - D:\fpga_project\cpu\18\system.mhs line 45 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - D:\fpga_project\cpu\18\system.mhs line 52 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - D:\fpga_project\cpu\18\system.mhs
line 59 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - D:\fpga_project\cpu\18\system.mhs
line 68 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - D:\fpga_project\cpu\18\system.mhs line 77
- Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - D:\fpga_project\cpu\18\system.mhs line 99 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\fpga_project\cpu\18\system.mhs line 111 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - D:\fpga_project\cpu\18\system.mhs line 77
- elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\fpga_project\cpu\18\system.mhs line 84 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - D:\fpga_project\cpu\18\system.mhs line 84 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:usart_0 - D:\fpga_project\cpu\18\system.mhs line 124 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:806 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 134: Syntax error near ";".
ERROR:HDLCompiler:806 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 178: Syntax error near "<=".
ERROR:HDLCompiler:806 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 187: Syntax error near "end".
ERROR:HDLCompiler:1660 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 198: Procedural assignment to a non-register slv_output_temp_signal is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 198: Procedural assignment to a non-register slv_output_temp_signal is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:329 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 205: Target <IP2Bus_Data> of concurrent assignment or output port connection should be a net type.
ERROR:HDLCompiler:329 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 206: Target <IP2Bus_WrAck> of concurrent assignment or output port connection should be a net type.
ERROR:HDLCompiler:329 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 207: Target <IP2Bus_RdAck> of concurrent assignment or output port connection should be a net type.
ERROR:HDLCompiler:329 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 208: Target <IP2Bus_Error> of concurrent assignment or output port connection should be a net type.
ERROR:HDLCompiler:598 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 51: Module <user_logic> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\fpga_project\cpu\18\synthesis\system_usart_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\fpga_project\cpu\18\system.mhs line 84 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
F:\xilinx\embeded_development_kit\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.ex
e -p xc6slx4tqg144-3 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"D:/fpga_project/cpu/18/implementation/clock_generator_0_wrapper/system_clock_ge
nerator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_usart_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Wed Aug 01 15:30:36 2018
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx4tqg144-3 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx4tqg144-3 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/fpga_project/cpu/18/system.mhs ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xce200000-0xce20ffff) usart_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\mdm_v2_10_a\data\mdm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\mdm_v2_10_a\data\mdm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: usart, INSTANCE:usart_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   D:\fpga_project\cpu\18\pcores\usart_v1_00_a\data\usart_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: usart, INSTANCE:usart_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   D:\fpga_project\cpu\18\pcores\usart_v1_00_a\data\usart_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: usart, INSTANCE:usart_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   D:\fpga_project\cpu\18\pcores\usart_v1_00_a\data\usart_v2_1_0.mpd line 27 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - D:\fpga_project\cpu\18\system.mhs line 121 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - D:\fpga_project\cpu\18\system.mhs line
25 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - D:\fpga_project\cpu\18\system.mhs line 38 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - D:\fpga_project\cpu\18\system.mhs line 45 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - D:\fpga_project\cpu\18\system.mhs line 52 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - D:\fpga_project\cpu\18\system.mhs
line 59 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - D:\fpga_project\cpu\18\system.mhs
line 68 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - D:\fpga_project\cpu\18\system.mhs line 77
- Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - D:\fpga_project\cpu\18\system.mhs line 99 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\fpga_project\cpu\18\system.mhs line 111 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - D:\fpga_project\cpu\18\system.mhs line 77
- elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\fpga_project\cpu\18\system.mhs line 84 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - D:\fpga_project\cpu\18\system.mhs line 84 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:usart_0 - D:\fpga_project\cpu\18\system.mhs line 124 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:1660 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 198: Procedural assignment to a non-register slv_output_temp_signal is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 198: Procedural assignment to a non-register slv_output_temp_signal is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:598 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 51: Module <user_logic> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\fpga_project\cpu\18\synthesis\system_usart_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\fpga_project\cpu\18\system.mhs line 84 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
F:\xilinx\embeded_development_kit\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.ex
e -p xc6slx4tqg144-3 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"D:/fpga_project/cpu/18/implementation/clock_generator_0_wrapper/system_clock_ge
nerator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_usart_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Wed Aug 01 15:31:51 2018
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx4tqg144-3 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx4tqg144-3 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/fpga_project/cpu/18/system.mhs ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xce200000-0xce20ffff) usart_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\mdm_v2_10_a\data\mdm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\mdm_v2_10_a\data\mdm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: usart, INSTANCE:usart_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   D:\fpga_project\cpu\18\pcores\usart_v1_00_a\data\usart_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: usart, INSTANCE:usart_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   D:\fpga_project\cpu\18\pcores\usart_v1_00_a\data\usart_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: usart, INSTANCE:usart_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   D:\fpga_project\cpu\18\pcores\usart_v1_00_a\data\usart_v2_1_0.mpd line 27 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - D:\fpga_project\cpu\18\system.mhs line 121 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - D:\fpga_project\cpu\18\system.mhs line
25 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - D:\fpga_project\cpu\18\system.mhs line 38 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - D:\fpga_project\cpu\18\system.mhs line 45 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - D:\fpga_project\cpu\18\system.mhs line 52 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - D:\fpga_project\cpu\18\system.mhs
line 59 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - D:\fpga_project\cpu\18\system.mhs
line 68 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - D:\fpga_project\cpu\18\system.mhs line 77
- Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - D:\fpga_project\cpu\18\system.mhs line 99 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\fpga_project\cpu\18\system.mhs line 111 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - D:\fpga_project\cpu\18\system.mhs line 77
- elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\fpga_project\cpu\18\system.mhs line 84 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - D:\fpga_project\cpu\18\system.mhs line 84 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:usart_0 - D:\fpga_project\cpu\18\system.mhs line 124 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:696 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 129: Part-select direction is opposite from prefix index direction
ERROR:HDLCompiler:696 - "D:/fpga_project/cpu/18/pcores/usart_v1_00_a/hdl/verilog/user_logic.v" Line 130: Part-select direction is opposite from prefix index direction
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\fpga_project\cpu\18\synthesis\system_usart_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\fpga_project\cpu\18\system.mhs line 84 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
F:\xilinx\embeded_development_kit\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.ex
e -p xc6slx4tqg144-3 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"D:/fpga_project/cpu/18/implementation/clock_generator_0_wrapper/system_clock_ge
nerator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_usart_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Wed Aug 01 15:33:10 2018
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx4tqg144-3 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx4tqg144-3 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/fpga_project/cpu/18/system.mhs ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xce200000-0xce20ffff) usart_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\mdm_v2_10_a\data\mdm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\mdm_v2_10_a\data\mdm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: usart, INSTANCE:usart_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   D:\fpga_project\cpu\18\pcores\usart_v1_00_a\data\usart_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: usart, INSTANCE:usart_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   D:\fpga_project\cpu\18\pcores\usart_v1_00_a\data\usart_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: usart, INSTANCE:usart_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   D:\fpga_project\cpu\18\pcores\usart_v1_00_a\data\usart_v2_1_0.mpd line 27 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - D:\fpga_project\cpu\18\system.mhs line 121 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - D:\fpga_project\cpu\18\system.mhs line
25 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - D:\fpga_project\cpu\18\system.mhs line 38 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - D:\fpga_project\cpu\18\system.mhs line 45 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - D:\fpga_project\cpu\18\system.mhs line 52 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - D:\fpga_project\cpu\18\system.mhs
line 59 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - D:\fpga_project\cpu\18\system.mhs
line 68 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - D:\fpga_project\cpu\18\system.mhs line 77
- Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - D:\fpga_project\cpu\18\system.mhs line 99 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\fpga_project\cpu\18\system.mhs line 111 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - D:\fpga_project\cpu\18\system.mhs line 77
- elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\fpga_project\cpu\18\system.mhs line 84 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - D:\fpga_project\cpu\18\system.mhs line 84 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:usart_0 - D:\fpga_project\cpu\18\system.mhs line 124 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\fpga_project\cpu\18\system.mhs line 84 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
F:\xilinx\embeded_development_kit\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.ex
e -p xc6slx4tqg144-3 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"D:/fpga_project/cpu/18/implementation/clock_generator_0_wrapper/system_clock_ge
nerator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 31.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx4tqg144-3 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx4tqg144-3 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile
F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory D:/fpga_project/cpu/18/implementation 

Using Flow File: D:/fpga_project/cpu/18/implementation/fpga.flw 
Using Option File(s): 
 D:/fpga_project/cpu/18/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx4tqg144-3 -nt timestamp -bm system.bmm
"D:/fpga_project/cpu/18/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
F:\xilinx\embeded_development_kit\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.ex
e -p xc6slx4tqg144-3 -nt timestamp -bm system.bmm
D:/fpga_project/cpu/18/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "D:/fpga_project/cpu/18/implementation/system.ngc" ...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_usart_0_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_lmb_bram_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
ERROR:ConstraintSystem:300 - In file: system.ucf(7): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: system.ucf(8): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     2
  Number of warnings:   1

Total REAL time to NGDBUILD completion:  17 sec
Total CPU time to NGDBUILD completion:   16 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Wed Aug 01 15:36:54 2018
 make -f system.make exporttosdk started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx4tqg144-3 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx4tqg144-3 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: D:/fpga_project/cpu/18/implementation/fpga.flw 
Using Option File(s): 
 D:/fpga_project/cpu/18/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx4tqg144-3 -nt timestamp -bm system.bmm
"D:/fpga_project/cpu/18/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
F:\xilinx\embeded_development_kit\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.ex
e -p xc6slx4tqg144-3 -nt timestamp -bm system.bmm
D:/fpga_project/cpu/18/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "D:/fpga_project/cpu/18/implementation/system.ngc" ...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_usart_0_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_lmb_bram_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
ERROR:ConstraintSystem:300 - In file: system.ucf(7): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: system.ucf(8): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     2
  Number of warnings:   1

Total REAL time to NGDBUILD completion:  24 sec
Total CPU time to NGDBUILD completion:   16 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Wed Aug 01 15:39:10 2018
 make -f system.make exporttosdk started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx4tqg144-3 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx4tqg144-3 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: D:/fpga_project/cpu/18/implementation/fpga.flw 
Using Option File(s): 
 D:/fpga_project/cpu/18/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx4tqg144-3 -nt timestamp -bm system.bmm
"D:/fpga_project/cpu/18/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
F:\xilinx\embeded_development_kit\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.ex
e -p xc6slx4tqg144-3 -nt timestamp -bm system.bmm
D:/fpga_project/cpu/18/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "D:/fpga_project/cpu/18/implementation/system.ngc" ...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_usart_0_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_lmb_bram_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
ERROR:ConstraintSystem:300 - In file: system.ucf(7): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: system.ucf(8): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     2
  Number of warnings:   1

Total REAL time to NGDBUILD completion:  19 sec
Total CPU time to NGDBUILD completion:   16 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Wed Aug 01 15:40:50 2018
 make -f system.make exporttosdk started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx4tqg144-3 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx4tqg144-3 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: D:/fpga_project/cpu/18/implementation/fpga.flw 
Using Option File(s): 
 D:/fpga_project/cpu/18/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx4tqg144-3 -nt timestamp -bm system.bmm
"D:/fpga_project/cpu/18/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
F:\xilinx\embeded_development_kit\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.ex
e -p xc6slx4tqg144-3 -nt timestamp -bm system.bmm
D:/fpga_project/cpu/18/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "D:/fpga_project/cpu/18/implementation/system.ngc" ...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_usart_0_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_lmb_bram_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  24 sec
Total CPU time to NGDBUILD completion:   17 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx4tqg144-3".
Mapping design into LUTs...
ERROR:MapLib:30 - LOC constraint P38:TIG on fpga_0_rst_1_sys_rst_pin is invalid:
   Ranges not supported for this type of site. To bypass this error set the
   environment variable 'XIL_MAP_LOCWARN'.

Error found in mapping process, exiting...
Errors found during the mapping phase.  Please see map report file for more
details.  Output files will not be written.

Design Summary
--------------
Number of errors   :   1
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Wed Aug 01 15:45:37 2018
 make -f system.make exporttosdk started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx4tqg144-3 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx4tqg144-3 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: D:/fpga_project/cpu/18/implementation/fpga.flw 
Using Option File(s): 
 D:/fpga_project/cpu/18/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx4tqg144-3 -nt timestamp -bm system.bmm
"D:/fpga_project/cpu/18/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
F:\xilinx\embeded_development_kit\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.ex
e -p xc6slx4tqg144-3 -nt timestamp -bm system.bmm
D:/fpga_project/cpu/18/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "D:/fpga_project/cpu/18/implementation/system.ngc" ...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_usart_0_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/18/implementation/system_lmb_bram_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  23 sec
Total CPU time to NGDBUILD completion:   16 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx4tqg144-3".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
ERROR:Pack:2310 - Too many comps of type "RAMB16BWER" found to fit this device.
ERROR:Map:237 - The design is too large to fit the device.  Please check the Design Summary section to see which resource requirement for
   your design exceeds the resources available in the device. Note that the number of slices reported may not be reflected accurately as
   their packing might not have been completed.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   2
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
This project is already opened.
Writing filter settings....
Done writing filter settings to:
	D:\fpga_project\cpu\18\etc\system.filters
Done writing Tab View settings to:
	D:\fpga_project\cpu\18\etc\system.gui
