// Seed: 35328070
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wor id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_9;
  assign id_2 = id_8;
  wire id_10;
  assign id_8 = id_4.id_4 != id_8 ? 1'b0 : -1'b0;
  logic id_11;
endmodule
module module_1 (
    output wand id_0,
    output supply0 id_1,
    output tri1 id_2,
    input uwire id_3,
    output supply0 id_4,
    output wire id_5
);
  assign id_1 = id_3;
  logic id_7;
  ;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  wire id_8;
endmodule
