// Seed: 3358384932
module module_0 (
    id_1
);
  input wire id_1;
  logic [7:0] id_2;
  assign id_2[(-1)] = id_1;
  tri id_4, id_5 = -1;
  assign id_4 = id_3;
  assign id_4 = -1'h0;
  wire id_6, id_7, id_8;
endmodule
module module_1 (
    input supply0 id_0,
    output uwire id_1,
    input wand id_2,
    input wire id_3,
    id_6,
    input wire id_4
);
  assign id_1 = 1;
  supply0 id_7, id_8, id_9 = id_2;
  module_0 modCall_1 (id_6);
  assign modCall_1.id_4 = 0;
endmodule
