Release 14.3 Map P.40xd (lin64)
Xilinx Map Application Log File for Design 'telescope'

Design Information
------------------
Command Line   : map -intstyle ise -p xc5vlx50-ff676-2 -w -logic_opt off -ol
high -t 1 -register_duplication off -global_opt off -mt off -cm area -ir off
-ignore_keep_hierarchy -pr off -lc off -power off -o telescope_map.ncd
telescope.ngd telescope.pcf 
Target Device  : xc5vlx50
Target Package : ff676
Target Speed   : -2
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Tue Mar 16 13:28:52 2021

Mapping design into LUTs...
WARNING:MapLib:701 - Signal sdi_L_p connected to top level port sdi_L_p has been
   removed.
WARNING:MapLib:701 - Signal sdi_L_n connected to top level port sdi_L_n has been
   removed.
WARNING:MapLib:701 - Signal sdi_H_p connected to top level port sdi_H_p has been
   removed.
WARNING:MapLib:701 - Signal sdi_H_n connected to top level port sdi_H_n has been
   removed.
