Line 294: [HALRXF] InitRxFilter: rf(%d), mxr(%d), rtg(%d), pgc(%d), rx_mode(%x), bw(%d)
Line 425: [HALRXF] ConfigRxFilter(CC%d): rf(%d), mxr(%d), rtg(%d), pgc(%d), rx_mode(%x), bw(%d)
Line 472: [RXF] ChangeMxrSel(CC%d): rf(%d), mxr(%d), rtg(%d), pgc(%d), rx_mode(%x), bw(%d)
Line 525: [RXF] ChangeRxMode: CC (%d) rf(%d), mxr(%d), rtg(%d), pgc(%d), rx_mode(%x), bw(%d)
Line 558: INVALID MODE
Line 572: INVALID MODE
Line 715: [HALRXF] SetRxFilterAgcCfs: RXF_AGC[%d](0x%X)
Line 716: [HALRXF] SetRxFilterAgcCfs: RXF_AGC[%d](0x%X)
Line 866: AGC_Mode[0:HOLD,1:ASYNC,2:SYNC,3:MONITOR] : %d  Length_ACC1 %d Length_ACC2 %d AnalogGain %d AnalogGain_drx %d Gain Code %x Gain Code_drx %x
Line 868: [Rx_FILTER_DEBUG]:DC_I %d, DC_Q %d, AGC_VALUE 0x%x, DVGA_POW 0x%x, AGCdBPOWER 0x%x, Digital Gain 0x%x, Digital Gain_drx 0x%x
Line 911: [HALRXF] %s: Wrong %s(%d)
Line 912: [HALRXF] %s: Wrong %s(%d)
Line 934: [HALRXF] %s: Wrong %s(%d)
Line 935: [HALRXF] %s: Wrong %s(%d)
Line 1022: Unknown Scenario is selected!!
Line 1097: [HALRXF] ConfigAgcHys: Wrong Rat(%d)
Line 1344: HALRXF3G_GetRxDcI():Wrong Ant selection..antennaSelect=%d 
Line 1386: HALRXF3G_GetDCQ():Wrong Ant selection..antennaSelect=%d 
Line 1448: lnaEnable 0x%x PRx_ExtLnaStatus %d
Line 1449: PRX0 fallHys0 %d riseHys0 %d lnaOffset0 %d fallHys1 %d riseHys1 %d lnaOffset1 %d
Line 1493: max_DIF 0x%x max_AIF 0x%x rxf_ana_dif_sel 0x%x
Line 1502: rfd_dc_i_0 %d rfd_dc_q_0 %d rfd_dc_i_1 %d rfd_dc_q_1 %d iqSwap 0x%x
Line 1507: rfdPowMeas0 %d difPowMeas0 %d powMeas0 %d
Line 1513: rfdPowMeas1 %d difPowMeas1 %d powMeas1 %d
Line 1520: rfdPowMeas2 %d difPowMeas2 %d powMeas2 %d
Line 1524: rfdPowMeas3 %d difPowMeas3 %d powMeas3 %d
Line 1530: rfdDbPower0 %d difDbPower0 %d dbPower0 %d
Line 1541: RFD_RXF_RAT_ 0x%x RFD_FBRX_DCR0 0x%x RFD_FBRX_DCR1 0x%x RFD_FBRX_AGC0 0x%x RFD_FBRX_AGC1 0x%x
Line 1547: RFD_FBRX_LINEAR_POW_VAL0 0x%x RFD_FBRX_LINEAR_POW_VAL1 0x%x RFD_FBRX_DCR_ACCUM_VALUE_ANT0 0x%x RFD_FBRX_DCR_ACCUM_VALUE_ANT1 0x%x 
Line 1554: RFD_FBRX_CLK_SET 0x%x RFD_FBRX_ENABLE_SET 0x%x RFD_FBRX_MON 0x%x RFD_FBRX_TICK_MODE0 0x%x RFD_FBRX_TICK_MODE1 0x%x
Line 1559: RFD_FBRX_DCR_DATA 0x%x RFD_FBRX_DCR_ACCUM_OVERRIDE_ANT0 0x%x RFD_FBRX_DCR_ACCUM_OVERRIDE_ANT1 0x%x
Line 1566: FBRX_SAMPLING_MODE 0x%x MAR_FBRX_MEAS_0_VALUE 0x%x MAR_FBRX_MEAS_1_VALUE 0x%x MAR_FBRX_ACCUM_VALUE_ANT0 0x%x MAR_FBRX_ACCUM_VALUE_ANT1 0x%x 
Line 1572: MAR_FBRX_MEAS_0_VALUE 0x%x MAR_FBRX_MEAS_1_VALUE 0x%x MAR_FBRX_ACCUM_VALUE_ANT0 0x%x MAR_FBRX_ACCUM_VALUE_ANT1 0x%x 
Line 1581: spdy_ctrl 0x%x RFD_CMU_SW_RESETn 0x%x RFD_CMU_SW_CLK_ON 0x%x RFD_CMU_DYN_CLK_ON_EN 0x%x RFD_CMU_CLK_SRC_SEL 0x%x RFD_CMU_CLK_INV_EN 0x%x RFD_CMU_DBG_CFG 0x%x
Line 1591: MARSYNC_CONFIG0 0x%x MARSYNC_TRAINING_STATUS 0x%x RXDBB_SW_RESET 0x%x FPLL_CON0 0x%x FPLL_CON1 0x%x FPLL_CON2 0x%x FPLL_DSM_K 0x%x
Line 1599: FPLL_DSM_K_SHADOW 0x%x FPLL_STAT0 0x%x IPLL_CON0 0x%x IPLL_CON1 0x%x IPLL_STAT0 0x%x 
Line 1607: RFD_MCMU_SW_RESETN 0x%x RFD_MCMU_SW_CLK_ON 0x%x RFD_MCMU_DYN_CLK_ON_EN 0x%x RFD_MCMU_CLK_MON_CFG 0x%x RFD_MCMU_CLK_DIV_EN 0x%x RFD_MCMU_RAT_SEL 0x%x
Line 1613: SEL_MCW_SYNC_SRC_ADDRESS 0x%x SEL_DSM_UPDT_SRC_ADDRESS 0x%x rx_cpicb_tg_ctrl_0 0x%x 
Line 1623: MAR_FBRX ant0 %d ant1 %d
Line 1631: MAR_FBRX DC ant0 %d %d ant1 %d %d 
Line 1877: pgc_addr_rf[%d] 0x%x rficVal 0x%x
Line 1881: SubSim prx pgc_con_bus 0x%x agc %d srrc_before %d srrc_after %d dvga_pow %d selectedPath %d 
Line 1882: SubSim prx dc_i %d dc_q %d  aGain %d dGain %d dvga0 %d agc0 0x%x agcValue0 0x%x 
Line 1988: SubSim drx pgc_con_bus 0x%x  agc %d srrc_before %d srrc_after %d dvga_pow %d
Line 1989: SubSim drx dc_i %d dc_q %d  aGain %d dGain %d selectedPath %d
Line 2035: FA0ANT0 agc0 0x%x agcValue0 0x%x dvga %d inputSel 0x%x dataOutEn 0x%x
Line 2036: FA0ANT0 dc_i %d dc_q %d  pgc_con_bus 0x%x rssi %d
Line 2037: FA0ANT0 agc %d srrc_before %d srrc_after %d dvga_pow %d aGain %d dGain %d 
Line 2061: FA1ANT0 agc %d srrc_before %d srrc_after %d dvga_pow %d aGain %d dGain %d rssi %d
Line 2112: FA0ANT1 dc_i %d dc_q %d pgc_con_bus:0x%x rssi %d
Line 2113: FA0ANT1 agc %d srrc_before %d srrc_after %d dvga_pow %d aGain %d dGain %d 
Line 2137: FA1ANT1 agc %d srrc_before %d srrc_after %d dvga_pow %d aGain %d dGain %d rssi %d
Line 2169: FA0ANT2 dc_i %d dc_q %d pgc_con_bus:0x%x rssi %d 
Line 2170: FA0ANT2 agc %d srrc_before %d srrc_after %d dvga_pow %d aGain %d dGain %d
Line 2187: FA1ANT2 agc %d srrc_before %d srrc_after %d dvga_pow %d aGain %d dGain %d rssi %d 
Line 2223: FA0ANT3 dc_i %d dc_q %d pgc_con_bus:0x%x rssi %d
Line 2224: FA0ANT3 agc %d srrc_before %d srrc_after %d dvga_pow %d aGain %d dGain %d 
Line 2241: FA1ANT3 agc %d srrc_before %d srrc_after %d dvga_pow %d aGain %d dGain %d rssi %d
Line 2280: [HALRX] PrintCDMA:PRX RAT %d AGCdBPOWER %d AGC_VALUE %d Rssi %d Gain Code 0x%x Srrc Before %u Srrc After %u
Line 2282: [HALRX] PrintCDMA:PRX RAT %d DC_I %d, DC_Q %d, DVGA_POW %d, DVGA_OFS %d, AnalogGain %d DigitalGain %d
Line 2320: [HALRX] PrintCDMA:DRX RAT %d AGCdBPOWER %d AGC_VALUE %d Rssi %d Gain Code 0x%x Srrc Before %u Srrc After %u
Line 2322: [HALRX] PrintCDMA:DRX RAT %d DC_I %d, DC_Q %d, DVGA_POW %d, DVGA_OFS %d, AnalogGain %d DigitalGain %d
Line 2626: Invalid fourRxConf %d
Line 2756: [HAL] RfdDataBlock: rfd_path(%d) OUT_DATA_SEL(0x%X)
Line 2781: HALRXF3G_InitRFDRatSamplingMode: on/off %d RFD_RXF_RAT_0 0x%08X
