/*
 * SPDX-FileCopyrightText: Copyright (c) 2025 NVIDIA CORPORATION & AFFILIATES.
 * All rights reserved. SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 * http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#include "dtype_dispatch.h"
#include "utils.h"
#include <hip/hip_runtime.h>

#include <stdexcept>

namespace comfy {

namespace {

constexpr int kBlockSize = 128;

template <typename To, typename From>
__device__ __forceinline__ To convert_via_float(From val) {
  return static_cast<To>(static_cast<float>(val));
}

template <typename InputType, typename FreqsType>
__global__ void apply_rope_kernel(
    const InputType *xq, const InputType *xk, const FreqsType *freqs,
    InputType *xq_out, InputType *xk_out, int64_t batch, int64_t dim1,
    int64_t dim2, int64_t head_dim, int64_t freqs_batch, int64_t freqs_dim1,
    int64_t freqs_dim2, int64_t stride_x_batch, int64_t stride_x_dim1,
    int64_t stride_x_dim2, int64_t stride_x_dim, int64_t stride_freqs_batch,
    int64_t stride_freqs_dim1, int64_t stride_freqs_dim2,
    int64_t stride_freqs_dim, int64_t stride_freqs_rot,
    int64_t stride_freqs_pair, bool split_half) {

  using ComputeType = FreqsType;

  // Each thread processes 2 pairs (4 elements) for better memory coalescing
  const int64_t n_pairs = head_dim / 2;
  const int64_t pairs_per_thread = 2;
  const int64_t n_pair_groups =
      (n_pairs + pairs_per_thread - 1) / pairs_per_thread;
  const int64_t total_pair_groups = batch * dim1 * dim2 * n_pair_groups;

  const int64_t idx = blockIdx.x * blockDim.x + threadIdx.x;
  if (idx >= total_pair_groups)
    return;

  // Decompose linear index into (batch_idx, dim1_idx, dim2_idx, pair_group_idx)
  const int64_t pair_group_idx = idx % n_pair_groups;
  int64_t temp = idx / n_pair_groups;
  const int64_t dim2_idx = temp % dim2;
  temp = temp / dim2;
  const int64_t dim1_idx = temp % dim1;
  const int64_t batch_idx = temp / dim1;

  // Calculate actual pair indices for this thread
  const int64_t pair_idx_0 = pair_group_idx * pairs_per_thread;
  const int64_t pair_idx_1 = pair_idx_0 + 1;
  const bool process_pair_1 = pair_idx_1 < n_pairs;

  // Handle broadcasting for freqs_cis (all spatial dimensions)
  const int64_t freqs_batch_idx = (freqs_batch == 1) ? 0 : batch_idx;
  const int64_t freqs_dim1_idx = (freqs_dim1 == 1) ? 0 : dim1_idx;
  const int64_t freqs_dim2_idx = (freqs_dim2 == 1) ? 0 : dim2_idx;

  // Helper lambda to load a single 2x2 rotation matrix with adaptive
  // vectorization Loads freqs in FreqsType and keeps them in that precision to
  // match eager's behavior
  auto load_freqs_matrix = [&](int64_t pair_idx, ComputeType &f00,
                               ComputeType &f01, ComputeType &f10,
                               ComputeType &f11) {
    const int64_t freqs_base = freqs_batch_idx * stride_freqs_batch +
                               freqs_dim1_idx * stride_freqs_dim1 +
                               freqs_dim2_idx * stride_freqs_dim2 +
                               pair_idx * stride_freqs_dim;

    if (stride_freqs_pair == 1 && stride_freqs_rot == 2) {
      // Fully contiguous 2x2 matrix
      if constexpr (sizeof(FreqsType) == 4) {
        // fp32: single float4 load (4 x 4 bytes = 16 bytes)
        const float4 mat =
            *reinterpret_cast<const float4 *>(&freqs[freqs_base]);
        f00 = mat.x;
        f01 = mat.y;
        f10 = mat.z;
        f11 = mat.w;
      } else {
        // fp16/bf16: single float2 load, reinterpret as 4 half elements (4 x 2
        // bytes = 8 bytes)
        const float2 vec =
            *reinterpret_cast<const float2 *>(&freqs[freqs_base]);
        const FreqsType *elems = reinterpret_cast<const FreqsType *>(&vec);
        f00 = convert_via_float<ComputeType>(elems[0]);
        f01 = convert_via_float<ComputeType>(elems[1]);
        f10 = convert_via_float<ComputeType>(elems[2]);
        f11 = convert_via_float<ComputeType>(elems[3]);
      }
    } else if (stride_freqs_pair == 1) {
      // Rows are contiguous
      if constexpr (sizeof(FreqsType) == 4) {
        // fp32: two float2 loads
        const float2 row0 = *reinterpret_cast<const float2 *>(
            &freqs[freqs_base + 0 * stride_freqs_rot]);
        const float2 row1 = *reinterpret_cast<const float2 *>(
            &freqs[freqs_base + 1 * stride_freqs_rot]);
        f00 = row0.x;
        f01 = row0.y;
        f10 = row1.x;
        f11 = row1.y;
      } else {
        // fp16/bf16: two float loads, each reinterpret as 2 half elements
        const float vec0 = *reinterpret_cast<const float *>(
            &freqs[freqs_base + 0 * stride_freqs_rot]);
        const float vec1 = *reinterpret_cast<const float *>(
            &freqs[freqs_base + 1 * stride_freqs_rot]);
        const FreqsType *elems0 = reinterpret_cast<const FreqsType *>(&vec0);
        const FreqsType *elems1 = reinterpret_cast<const FreqsType *>(&vec1);
        f00 = convert_via_float<ComputeType>(elems0[0]);
        f01 = convert_via_float<ComputeType>(elems0[1]);
        f10 = convert_via_float<ComputeType>(elems1[0]);
        f11 = convert_via_float<ComputeType>(elems1[1]);
      }
    } else if (stride_freqs_rot == 1) {
      // Columns are contiguous
      if constexpr (sizeof(FreqsType) == 4) {
        // fp32: two float2 loads
        const float2 col0 = *reinterpret_cast<const float2 *>(
            &freqs[freqs_base + 0 * stride_freqs_pair]);
        const float2 col1 = *reinterpret_cast<const float2 *>(
            &freqs[freqs_base + 1 * stride_freqs_pair]);
        f00 = col0.x;
        f10 = col0.y;
        f01 = col1.x;
        f11 = col1.y;
      } else {
        // fp16/bf16: two float loads, each reinterpret as 2 half elements
        const float vec0 = *reinterpret_cast<const float *>(
            &freqs[freqs_base + 0 * stride_freqs_pair]);
        const float vec1 = *reinterpret_cast<const float *>(
            &freqs[freqs_base + 1 * stride_freqs_pair]);
        const FreqsType *elems0 = reinterpret_cast<const FreqsType *>(&vec0);
        const FreqsType *elems1 = reinterpret_cast<const FreqsType *>(&vec1);
        f00 = convert_via_float<ComputeType>(elems0[0]);
        f10 = convert_via_float<ComputeType>(elems0[1]);
        f01 = convert_via_float<ComputeType>(elems1[0]);
        f11 = convert_via_float<ComputeType>(elems1[1]);
      }
    } else {
      // Fully strided - four scalar loads
      f00 = convert_via_float<ComputeType>(
          freqs[freqs_base + 0 * stride_freqs_rot + 0 * stride_freqs_pair]);
      f01 = convert_via_float<ComputeType>(
          freqs[freqs_base + 0 * stride_freqs_rot + 1 * stride_freqs_pair]);
      f10 = convert_via_float<ComputeType>(
          freqs[freqs_base + 1 * stride_freqs_rot + 0 * stride_freqs_pair]);
      f11 = convert_via_float<ComputeType>(
          freqs[freqs_base + 1 * stride_freqs_rot + 1 * stride_freqs_pair]);
    }
  };

  // Load rotation matrices for both pairs
  ComputeType freqs_00_0, freqs_01_0, freqs_10_0, freqs_11_0;
  ComputeType freqs_00_1, freqs_01_1, freqs_10_1, freqs_11_1;

  load_freqs_matrix(pair_idx_0, freqs_00_0, freqs_01_0, freqs_10_0, freqs_11_0);

  if (process_pair_1) {
    load_freqs_matrix(pair_idx_1, freqs_00_1, freqs_01_1, freqs_10_1,
                      freqs_11_1);
  }

  // Helper lambda to calculate base offset for x tensors
  auto calc_offset = [&](int64_t elem_offset) {
    return batch_idx * stride_x_batch + dim1_idx * stride_x_dim1 +
           dim2_idx * stride_x_dim2 + elem_offset;
  };

  // Helper lambda to load 2 pairs (4 elements) - adapts to contiguous vs
  // strided. split_half=false (default): pair k uses adjacent elements [2k,
  // 2k+1] (interleaved). split_half=true: pair k uses elements [k] and [k +
  // n_pairs] (first/second half split).
  auto load_pairs = [&](const InputType *x_in, ComputeType &x_0,
                        ComputeType &x_1, ComputeType &x_2, ComputeType &x_3) {
    if (split_half) {
      if (stride_x_dim == 1) {
        // First half: pair_idx_0 and pair_idx_1 are adjacent — one float load
        // (2 halfs)
        union {
          float vec;
          InputType elems[2];
        } lo, hi;
        lo.vec =
            *reinterpret_cast<const float *>(&x_in[calc_offset(pair_idx_0)]);
        hi.vec = *reinterpret_cast<const float *>(
            &x_in[calc_offset(pair_idx_0 + n_pairs)]);
        x_0 = convert_via_float<ComputeType>(
            lo.elems[0]); // pair 0, first component
        x_2 = convert_via_float<ComputeType>(
            lo.elems[1]); // pair 1, first component
        x_1 = convert_via_float<ComputeType>(
            hi.elems[0]); // pair 0, second component
        x_3 = convert_via_float<ComputeType>(
            hi.elems[1]); // pair 1, second component
      } else {
        x_0 = convert_via_float<ComputeType>(
            x_in[calc_offset(pair_idx_0 * stride_x_dim)]);
        x_1 = convert_via_float<ComputeType>(
            x_in[calc_offset((pair_idx_0 + n_pairs) * stride_x_dim)]);
        if (process_pair_1) {
          x_2 = convert_via_float<ComputeType>(
              x_in[calc_offset(pair_idx_1 * stride_x_dim)]);
          x_3 = convert_via_float<ComputeType>(
              x_in[calc_offset((pair_idx_1 + n_pairs) * stride_x_dim)]);
        }
      }
    } else {
      if (stride_x_dim == 1) {
        // Vectorized load for contiguous tensors (4x fp16/bf16 = 64-bit as
        // float2)
        union {
          float2 vec;
          InputType elems[4];
        } data;
        data.vec = *reinterpret_cast<const float2 *>(
            &x_in[calc_offset(pair_idx_0 * 2)]);
        x_0 = convert_via_float<ComputeType>(data.elems[0]);
        x_1 = convert_via_float<ComputeType>(data.elems[1]);
        x_2 = convert_via_float<ComputeType>(data.elems[2]);
        x_3 = convert_via_float<ComputeType>(data.elems[3]);
      } else {
        const int64_t off0 = calc_offset(pair_idx_0 * 2 * stride_x_dim);
        x_0 = convert_via_float<ComputeType>(x_in[off0]);
        x_1 = convert_via_float<ComputeType>(x_in[off0 + stride_x_dim]);
        if (process_pair_1) {
          x_2 = convert_via_float<ComputeType>(x_in[off0 + 2 * stride_x_dim]);
          x_3 = convert_via_float<ComputeType>(x_in[off0 + 3 * stride_x_dim]);
        }
      }
    }
  };

  // Helper lambda to store 2 pairs (4 elements) - adapts to contiguous vs
  // strided.
  auto store_pairs = [&](InputType *x_out, ComputeType x_0, ComputeType x_1,
                         ComputeType x_2, ComputeType x_3) {
    if (split_half) {
      if (stride_x_dim == 1) {
        // First half outputs (pair_idx_0 and pair_idx_1) are adjacent
        union {
          float vec;
          InputType elems[2];
        } lo, hi;
        lo.elems[0] = convert_via_float<InputType>(x_0);
        lo.elems[1] = convert_via_float<InputType>(x_2);
        hi.elems[0] = convert_via_float<InputType>(x_1);
        hi.elems[1] = convert_via_float<InputType>(x_3);
        *reinterpret_cast<float *>(&x_out[calc_offset(pair_idx_0)]) = lo.vec;
        *reinterpret_cast<float *>(&x_out[calc_offset(pair_idx_0 + n_pairs)]) =
            hi.vec;
      } else {
        x_out[calc_offset(pair_idx_0 * stride_x_dim)] =
            convert_via_float<InputType>(x_0);
        x_out[calc_offset((pair_idx_0 + n_pairs) * stride_x_dim)] =
            convert_via_float<InputType>(x_1);
        if (process_pair_1) {
          x_out[calc_offset(pair_idx_1 * stride_x_dim)] =
              convert_via_float<InputType>(x_2);
          x_out[calc_offset((pair_idx_1 + n_pairs) * stride_x_dim)] =
              convert_via_float<InputType>(x_3);
        }
      }
    } else {
      if (stride_x_dim == 1) {
        // Vectorized store for contiguous tensors (4x fp16/bf16 = 64-bit as
        // float2)
        union {
          float2 vec;
          InputType elems[4];
        } data;
        data.elems[0] = convert_via_float<InputType>(x_0);
        data.elems[1] = convert_via_float<InputType>(x_1);
        data.elems[2] = convert_via_float<InputType>(x_2);
        data.elems[3] = convert_via_float<InputType>(x_3);
        *reinterpret_cast<float2 *>(&x_out[calc_offset(pair_idx_0 * 2)]) =
            data.vec;
      } else {
        const int64_t off0 = calc_offset(pair_idx_0 * 2 * stride_x_dim);
        x_out[off0] = convert_via_float<InputType>(x_0);
        x_out[off0 + stride_x_dim] = convert_via_float<InputType>(x_1);
        if (process_pair_1) {
          x_out[off0 + 2 * stride_x_dim] = convert_via_float<InputType>(x_2);
          x_out[off0 + 3 * stride_x_dim] = convert_via_float<InputType>(x_3);
        }
      }
    }
  };

  // Process xq (always) - load 2 pairs (4 elements)
  ComputeType x_0, x_1, x_2, x_3;
  load_pairs(xq, x_0, x_1, x_2, x_3);

  // Apply 2D rotation to first pair
  ComputeType out_0 = freqs_00_0 * x_0 + freqs_01_0 * x_1;
  ComputeType out_1 = freqs_10_0 * x_0 + freqs_11_0 * x_1;

  // Apply 2D rotation to second pair (if processing)
  ComputeType out_2 = ComputeType(0), out_3 = ComputeType(0);
  if (process_pair_1) {
    out_2 = freqs_00_1 * x_2 + freqs_01_1 * x_3;
    out_3 = freqs_10_1 * x_2 + freqs_11_1 * x_3;
  }

  store_pairs(xq_out, out_0, out_1, out_2, out_3);

  // Process xk if provided (reuse loaded freqs)
  if (xk != nullptr) {
    load_pairs(xk, x_0, x_1, x_2, x_3);

    // Apply same rotation to first pair
    out_0 = freqs_00_0 * x_0 + freqs_01_0 * x_1;
    out_1 = freqs_10_0 * x_0 + freqs_11_0 * x_1;

    // Apply rotation to second pair (if processing)
    if (process_pair_1) {
      out_2 = freqs_00_1 * x_2 + freqs_01_1 * x_3;
      out_3 = freqs_10_1 * x_2 + freqs_11_1 * x_3;
    }

    store_pairs(xk_out, out_0, out_1, out_2, out_3);
  }
}

template <typename InputType, typename FreqsType>
void apply_rope_launcher(const InputType *xq, const InputType *xk,
                         const FreqsType *freqs, InputType *xq_out,
                         InputType *xk_out, int64_t batch, int64_t dim1,
                         int64_t dim2, int64_t head_dim, int64_t freqs_batch,
                         int64_t freqs_dim1, int64_t freqs_dim2,
                         int64_t stride_x_batch, int64_t stride_x_dim1,
                         int64_t stride_x_dim2, int64_t stride_x_dim,
                         int64_t stride_freqs_batch, int64_t stride_freqs_dim1,
                         int64_t stride_freqs_dim2, int64_t stride_freqs_dim,
                         int64_t stride_freqs_rot, int64_t stride_freqs_pair,
                         bool split_half, hipStream_t stream) {

  const int64_t n_pairs = head_dim / 2;
  const int64_t pairs_per_thread = 2;
  const int64_t n_pair_groups =
      (n_pairs + pairs_per_thread - 1) / pairs_per_thread;
  const int64_t total_pair_groups = batch * dim1 * dim2 * n_pair_groups;

  if (total_pair_groups == 0) {
    return;
  }

  const int block_size = kBlockSize;
  const int64_t num_blocks = (total_pair_groups + block_size - 1) / block_size;

  apply_rope_kernel<InputType, FreqsType>
      <<<num_blocks, block_size, 0, stream>>>(
          xq, xk, freqs, xq_out, xk_out, batch, dim1, dim2, head_dim,
          freqs_batch, freqs_dim1, freqs_dim2, stride_x_batch, stride_x_dim1,
          stride_x_dim2, stride_x_dim, stride_freqs_batch, stride_freqs_dim1,
          stride_freqs_dim2, stride_freqs_dim, stride_freqs_rot,
          stride_freqs_pair, split_half);

  // Check for kernel launch errors
  hipError_t err = hipGetLastError();
  if (err != hipSuccess) {
    throw std::runtime_error(std::string("CUDA kernel launch failed: ") +
                             hipGetErrorString(err));
  }
}

} // anonymous namespace

} // namespace comfy

// C interface for DLPack bindings
extern "C" {

void launch_apply_rope_kernel(
    const void *xq, const void *xk, const void *freqs, void *xq_out,
    void *xk_out, int64_t batch, int64_t dim1, int64_t dim2, int64_t head_dim,
    int64_t freqs_batch, int64_t freqs_dim1, int64_t freqs_dim2,
    int64_t stride_x_batch, int64_t stride_x_dim1, int64_t stride_x_dim2,
    int64_t stride_x_dim, int64_t stride_freqs_batch, int64_t stride_freqs_dim1,
    int64_t stride_freqs_dim2, int64_t stride_freqs_dim,
    int64_t stride_freqs_rot, int64_t stride_freqs_pair, int input_dtype_code,
    int freqs_dtype_code, bool split_half, hipStream_t stream) {

  // Dispatch based on input dtype code (FP16/BF16) and freqs dtype code
  // (FP32/FP16/BF16) dtype codes: 0=float32, 1=float16, 2=bfloat16
  DISPATCH_HALF_INPUT_FP_FREQS_DTYPES(
      input_dtype_code, freqs_dtype_code, InputType, FreqsType, [&] {
        comfy::apply_rope_launcher<InputType, FreqsType>(
            static_cast<const InputType *>(xq),
            xk ? static_cast<const InputType *>(xk) : nullptr,
            static_cast<const FreqsType *>(freqs),
            static_cast<InputType *>(xq_out),
            xk_out ? static_cast<InputType *>(xk_out) : nullptr, batch, dim1,
            dim2, head_dim, freqs_batch, freqs_dim1, freqs_dim2, stride_x_batch,
            stride_x_dim1, stride_x_dim2, stride_x_dim, stride_freqs_batch,
            stride_freqs_dim1, stride_freqs_dim2, stride_freqs_dim,
            stride_freqs_rot, stride_freqs_pair, split_half, stream);
      });
}

} // extern "C"
