

================================================================
== Synthesis Summary Report of 'im_pros'
================================================================
+ General Information: 
    * Date:           Fri Nov  3 14:47:08 2023
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        image_processor
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu3eg-sbva484-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+------+-------+---------+-----------+----------+---------+-------+----------+---------+---------+-----------+-----------+-----+
    |               Modules              | Issue|       | Latency |  Latency  | Iteration|         |  Trip |          |         |         |           |           |     |
    |               & Loops              | Type | Slack | (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|  BRAM   |   DSP   |     FF    |    LUT    | URAM|
    +------------------------------------+------+-------+---------+-----------+----------+---------+-------+----------+---------+---------+-----------+-----------+-----+
    |+ im_pros                           |     -|  -2.37|    59225|  5.922e+05|         -|    59226|      -|        no|  16 (3%)|  1 (~0%)|  362 (~0%)|  552 (~0%)|    -|
    | o VITIS_LOOP_17_1_VITIS_LOOP_18_2  |    II|  -7.30|    59223|  5.922e+05|         9|        5|  11844|       yes|        -|        -|          -|          -|    -|
    +------------------------------------+------+-------+---------+-----------+----------+---------+-------+----------+---------+---------+-----------+-----------+-----+

