Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jun 14 14:31:26 2018
| Host         : DESKTOP-0KG3I12 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file edge_detector_filter_control_sets_placed.rpt
| Design       : edge_detector_filter
| Device       : xc7z020
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    86 |
| Unused register locations in slices containing registers |   208 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      2 |            8 |
|      4 |            6 |
|      5 |           10 |
|      6 |            1 |
|      7 |            4 |
|      8 |           25 |
|      9 |            1 |
|     10 |            1 |
|     11 |            6 |
|     12 |            3 |
|     14 |            3 |
|    16+ |           15 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1018 |          506 |
| No           | No                    | Yes                    |              34 |           21 |
| No           | Yes                   | No                     |             111 |           41 |
| Yes          | No                    | No                     |              73 |           25 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             164 |           41 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+
|                                 Clock Signal                                 |                                         Enable Signal                                         |                              Set/Reset Signal                              | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+
|  cw_ref/inst/RefClk200                                                       |                                                                                               | hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]               |                1 |              1 |
|  ema/bicolor_ready_reg_i_1_n_3                                               |                                                                                               |                                                                            |                1 |              1 |
|  ema/bicolor_reg_i_2_n_3                                                     |                                                                                               |                                                                            |                1 |              1 |
|  hdmiin/GenerateBUFG.ResyncToBUFG_X/FSM_sequential_curr_reg_reg[state][1][0] |                                                                                               |                                                                            |                1 |              2 |
|  hdmiin/GenerateBUFG.ResyncToBUFG_X/CLK                                      |                                                                                               | hdmiout/ClockGenInternal.ClockGenX/in0                                     |                1 |              2 |
|  cw_ref/inst/RefClk200                                                       |                                                                                               | hdmiin/TMDS_ClockingX/RdyLostReset/aRst_int                                |                1 |              2 |
|  ema/next_reg_reg[filling][1]_i_2_n_3                                        |                                                                                               |                                                                            |                1 |              2 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]                                    |                                                                                               | hdmiin/TMDS_ClockingX/in0                                                  |                1 |              2 |
|  merger/next_reg_reg[loading][0]_i_2_n_3                                     |                                                                                               |                                                                            |                1 |              2 |
|  cw_ref/inst/RefClk200                                                       |                                                                                               | hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]              |                1 |              2 |
|  ema/next_reg_reg[computing][1]_i_2_n_3                                      |                                                                                               |                                                                            |                1 |              2 |
|  hdmiin/GenerateBUFG.ResyncToBUFG_X/CLK                                      |                                                                                               | hdmiout/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                1 |              4 |
|  cw_ref/inst/RefClk200                                                       | hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2__0_n_3 | hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SS[0]            |                1 |              4 |
|  hdmiin/GenerateBUFG.ResyncToBUFG_X/CLK                                      | ema/bicolor_ready                                                                             | des/count[4]_i_1_n_3                                                       |                1 |              4 |
|  ema/next_reg_reg[state][3]_i_2_n_3                                          |                                                                                               |                                                                            |                2 |              4 |
|  cw_ref/inst/RefClk200                                                       | hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_3    | hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SS[0]            |                1 |              4 |
|  cw_ref/inst/RefClk200                                                       | hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_onehot_sState_reg[0]                    |                                                                            |                1 |              4 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]                                    | hdmiin/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_3                          |                                                                            |                2 |              5 |
|  cw_ref/inst/RefClk200                                                       | hdmiin/TMDS_ClockingX/rDlyRstCnt[4]_i_1_n_3                                                   | hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]              |                1 |              5 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]                                    | hdmiin/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenEn                                        | hdmiin/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenRst                    |                1 |              5 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]                                    | hdmiin/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                            | hdmiin/DataDecoders[1].DecoderX/PhaseAlignX/pRdEn_reg                      |                2 |              5 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]                                    | hdmiin/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_3                             |                                                                            |                2 |              5 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]                                    | hdmiin/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenEn                                        | hdmiin/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst                    |                1 |              5 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]                                    | hdmiin/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                            | hdmiin/DataDecoders[1].DecoderX/PhaseAlignX/pRdEn_reg                      |                1 |              5 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]                                    | hdmiin/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_3                          |                                                                            |                2 |              5 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]                                    | hdmiin/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenEn                                        | hdmiin/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst                    |                2 |              5 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]                                    | hdmiin/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                            | hdmiin/DataDecoders[1].DecoderX/PhaseAlignX/pRdEn_reg                      |                1 |              5 |
|  merger/next_reg[x_block_n]                                                  |                                                                                               |                                                                            |                4 |              6 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]                                    |                                                                                               | hdmiin/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                     |                3 |              7 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]                                    |                                                                                               | hdmiin/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                     |                2 |              7 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]                                    |                                                                                               | hdmiin/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                     |                3 |              7 |
|  merger/next_reg[buff_index]                                                 |                                                                                               |                                                                            |                4 |              7 |
|  ema/ram_reg[0,4][7]_i_1_n_3                                                 |                                                                                               |                                                                            |                8 |              8 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]                                    |                                                                                               | hdmiin/DataDecoders[0].DecoderX/ChannelBondX/pDataIn_reg[7]_0[0]           |                1 |              8 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]                                    |                                                                                               | hdmiin/DataDecoders[1].DecoderX/ChannelBondX/pDataIn_reg[7]_0[0]           |                1 |              8 |
|  ema/ram[2,0]                                                                |                                                                                               |                                                                            |                6 |              8 |
|  ema/ram_reg[1,4][7]_i_1_n_3                                                 |                                                                                               |                                                                            |                7 |              8 |
|  ema/ram_reg[0,3][7]_i_1_n_3                                                 |                                                                                               |                                                                            |                8 |              8 |
|  ema/ram[0,0]                                                                |                                                                                               |                                                                            |                8 |              8 |
|  ema/ram[1,0]                                                                |                                                                                               |                                                                            |                7 |              8 |
|  ema/ram_reg[0,2][7]_i_1_n_3                                                 |                                                                                               |                                                                            |                7 |              8 |
|  ema/ram_reg[1,2][7]_i_1_n_3                                                 |                                                                                               |                                                                            |                8 |              8 |
|  ema/ram_reg[1,3][7]_i_1_n_3                                                 |                                                                                               |                                                                            |                8 |              8 |
|  ema/ram_reg[2,1][7]_i_1_n_3                                                 |                                                                                               |                                                                            |                7 |              8 |
|  ema/ram_reg[2,2][7]_i_1_n_3                                                 |                                                                                               |                                                                            |                8 |              8 |
|  ema/ram_reg[2,4][7]_i_1_n_3                                                 |                                                                                               |                                                                            |                8 |              8 |
|  ema/ram_reg[2,3][7]_i_1_n_3                                                 |                                                                                               |                                                                            |                8 |              8 |
|  ema/ram_reg[3,3][7]_i_1_n_3                                                 |                                                                                               |                                                                            |                7 |              8 |
|  ema/ram_reg[3,0][7]_i_1_n_3                                                 |                                                                                               |                                                                            |                8 |              8 |
|  ema/ram_reg[3,1][7]_i_1_n_3                                                 |                                                                                               |                                                                            |                7 |              8 |
|  ema/ram_reg[3,4][7]_i_2_n_3                                                 |                                                                                               |                                                                            |                8 |              8 |
|  cw_ref/inst/MemClk_clk_wiz_0_en_clk                                         |                                                                                               |                                                                            |                1 |              8 |
|  ema/ram_reg[3,2][7]_i_1_n_3                                                 |                                                                                               |                                                                            |                8 |              8 |
|  ema/ram_reg[1,1][7]_i_1_n_3                                                 |                                                                                               |                                                                            |                7 |              8 |
|  ema/ram_reg[0,1][7]_i_1_n_3                                                 |                                                                                               |                                                                            |                7 |              8 |
|  cw_ref/inst/RefClk200                                                       | hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_3                         |                                                                            |                1 |              8 |
|  cw_ref/inst/RefClk200_clk_wiz_0_en_clk                                      |                                                                                               |                                                                            |                1 |              8 |
|  cw_ref/inst/RefClk200                                                       |                                                                                               | hdmiin/LockLostReset/SyncAsyncx/oSyncStages[1]                             |                6 |              9 |
|  hdmiin/GenerateBUFG.ResyncToBUFG_X/CLK                                      |                                                                                               | hdmiout/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1_n_3                 |                4 |             10 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]                                    |                                                                                               | hdmiin/DataDecoders[0].DecoderX/ChannelBondX/SR[0]                         |                4 |             11 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]                                    | hdmiin/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_1__1_n_3                             | hdmiin/DataDecoders[0].DecoderX/pAlignRst_reg_n_3                          |                3 |             11 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]                                    | hdmiin/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0_n_3                             | hdmiin/DataDecoders[1].DecoderX/pAlignRst_reg_n_3                          |                2 |             11 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]                                    | hdmiin/DataDecoders[2].DecoderX/PhaseAlignX/pState[10]_i_1_n_3                                | hdmiin/DataDecoders[2].DecoderX/pAlignRst_reg_n_3                          |                3 |             11 |
|  ema/next_reg_reg[x][10]_i_2_n_3                                             |                                                                                               |                                                                            |                5 |             11 |
|  ema/next_reg_reg[y][10]_i_2_n_3                                             |                                                                                               |                                                                            |                3 |             11 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]                                    |                                                                                               | hdmiin/LockLostReset/SyncAsyncx/oSyncStages[1]                             |                9 |             12 |
|  hdmiin/GenerateBUFG.ResyncToBUFG_X/E[0]                                     |                                                                                               |                                                                            |                5 |             12 |
|  hdmiin/GenerateBUFG.ResyncToBUFG_X/CLK                                      | hdmiin/GenerateBUFG.ResyncToBUFG_X/pC0_1_reg                                                  | hdmiin/GenerateBUFG.ResyncToBUFG_X/clear                                   |                3 |             12 |
|  cw_ref/inst/MemClk                                                          |                                                                                               |                                                                            |                9 |             14 |
|  cw_ref/inst/RefClk200                                                       | hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/E[0]                                        |                                                                            |                4 |             14 |
|  merger/mem_raddr_reg[13]_i_2_n_3                                            |                                                                                               |                                                                            |                4 |             14 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]                                    |                                                                                               | hdmiin/DataDecoders[1].DecoderX/PhaseAlignX/pRdEn_reg                      |                8 |             21 |
|  cw_ref/inst/RefClk200                                                       | hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_3                                     | hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]      |                6 |             24 |
|  merger/rgb_out_reg[23]_i_2_n_3                                              |                                                                                               |                                                                            |               11 |             24 |
|  cw_ref/inst/RefClk200                                                       | hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_3                                     | hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]      |                6 |             24 |
|  cw_ref/inst/RefClk200                                                       | hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_3                                        | hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]      |                6 |             24 |
|  ema/ycomp_reg[30]_i_2_n_3                                                   |                                                                                               |                                                                            |               12 |             31 |
|  hdmiin/GenerateBUFG.ResyncToBUFG_X/CLK                                      | des/d_out[31]_i_1_n_3                                                                         |                                                                            |               13 |             32 |
|  hdmiin/GenerateBUFG.ResyncToBUFG_X/CLK                                      |                                                                                               | hdmiout/DataEncoders[0].DataEncoder/SR[0]                                  |               15 |             32 |
|  n_2_619_BUFG                                                                |                                                                                               |                                                                            |               18 |             35 |
|  cw_ref/inst/RefClk200                                                       |                                                                                               |                                                                            |               19 |             38 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]                                    | hdmiin/DataDecoders[2].DecoderX/PhaseAlignX/pAllVld                                           |                                                                            |                6 |             48 |
|  n_1_994_BUFG                                                                |                                                                                               |                                                                            |               63 |            128 |
|  n_0_992_BUFG                                                                |                                                                                               |                                                                            |               56 |            128 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]                                    |                                                                                               |                                                                            |               50 |            146 |
|  hdmiin/GenerateBUFG.ResyncToBUFG_X/CLK                                      |                                                                                               |                                                                            |               83 |            223 |
+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+


