{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Full Version " "Info: Version 10.1 Build 153 11/29/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 31 16:37:52 2016 " "Info: Processing started: Wed Aug 31 16:37:52 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off singen -c singen " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off singen -c singen" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "singen EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"singen\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/verilog_test/singen/" { { 0 { 0 ""} 0 458 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/verilog_test/singen/" { { 0 { 0 ""} 0 459 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/verilog_test/singen/" { { 0 { 0 ""} 0 460 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "34 42 " "Critical Warning: No exact pin location assignment(s) for 34 pins of 42 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_cnv " "Info: Pin adc_cnv not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { adc_cnv } } } { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 5 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_cnv } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/verilog_test/singen/" { { 0 { 0 ""} 0 42 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_busy " "Info: Pin adc_busy not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { adc_busy } } } { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 6 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_busy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/verilog_test/singen/" { { 0 { 0 ""} 0 43 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "analog_mux_chn\[0\] " "Info: Pin analog_mux_chn\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { analog_mux_chn[0] } } } { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 7 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { analog_mux_chn[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/verilog_test/singen/" { { 0 { 0 ""} 0 11 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "analog_mux_chn\[1\] " "Info: Pin analog_mux_chn\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { analog_mux_chn[1] } } } { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 7 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { analog_mux_chn[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/verilog_test/singen/" { { 0 { 0 ""} 0 12 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "analog_mux_chn\[2\] " "Info: Pin analog_mux_chn\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { analog_mux_chn[2] } } } { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 7 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { analog_mux_chn[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/verilog_test/singen/" { { 0 { 0 ""} 0 13 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_miso " "Info: Pin adc_miso not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { adc_miso } } } { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 9 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_miso } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/verilog_test/singen/" { { 0 { 0 ""} 0 44 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_sck " "Info: Pin adc_sck not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { adc_sck } } } { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 10 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_sck } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/verilog_test/singen/" { { 0 { 0 ""} 0 45 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fifo_data_out\[0\] " "Info: Pin fifo_data_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { fifo_data_out[0] } } } { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/verilog_test/singen/" { { 0 { 0 ""} 0 16 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fifo_data_out\[1\] " "Info: Pin fifo_data_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { fifo_data_out[1] } } } { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_data_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/verilog_test/singen/" { { 0 { 0 ""} 0 17 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fifo_data_out\[2\] " "Info: Pin fifo_data_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { fifo_data_out[2] } } } { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_data_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/verilog_test/singen/" { { 0 { 0 ""} 0 18 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fifo_data_out\[3\] " "Info: Pin fifo_data_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { fifo_data_out[3] } } } { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_data_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/verilog_test/singen/" { { 0 { 0 ""} 0 19 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fifo_data_out\[4\] " "Info: Pin fifo_data_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { fifo_data_out[4] } } } { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_data_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/verilog_test/singen/" { { 0 { 0 ""} 0 20 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fifo_data_out\[5\] " "Info: Pin fifo_data_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { fifo_data_out[5] } } } { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_data_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/verilog_test/singen/" { { 0 { 0 ""} 0 21 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fifo_data_out\[6\] " "Info: Pin fifo_data_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { fifo_data_out[6] } } } { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_data_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/verilog_test/singen/" { { 0 { 0 ""} 0 22 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fifo_data_out\[7\] " "Info: Pin fifo_data_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { fifo_data_out[7] } } } { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_data_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/verilog_test/singen/" { { 0 { 0 ""} 0 23 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fifo_data_out\[8\] " "Info: Pin fifo_data_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { fifo_data_out[8] } } } { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_data_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/verilog_test/singen/" { { 0 { 0 ""} 0 24 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fifo_data_out\[9\] " "Info: Pin fifo_data_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { fifo_data_out[9] } } } { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_data_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/verilog_test/singen/" { { 0 { 0 ""} 0 25 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fifo_data_out\[10\] " "Info: Pin fifo_data_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { fifo_data_out[10] } } } { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_data_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/verilog_test/singen/" { { 0 { 0 ""} 0 26 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fifo_data_out\[11\] " "Info: Pin fifo_data_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { fifo_data_out[11] } } } { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_data_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/verilog_test/singen/" { { 0 { 0 ""} 0 27 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fifo_data_out\[12\] " "Info: Pin fifo_data_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { fifo_data_out[12] } } } { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_data_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/verilog_test/singen/" { { 0 { 0 ""} 0 28 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fifo_data_out\[13\] " "Info: Pin fifo_data_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { fifo_data_out[13] } } } { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_data_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/verilog_test/singen/" { { 0 { 0 ""} 0 29 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fifo_data_out\[14\] " "Info: Pin fifo_data_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { fifo_data_out[14] } } } { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_data_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/verilog_test/singen/" { { 0 { 0 ""} 0 30 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fifo_data_out\[15\] " "Info: Pin fifo_data_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { fifo_data_out[15] } } } { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_data_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/verilog_test/singen/" { { 0 { 0 ""} 0 31 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fifo_data_out\[16\] " "Info: Pin fifo_data_out\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { fifo_data_out[16] } } } { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_data_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/verilog_test/singen/" { { 0 { 0 ""} 0 32 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fifo_data_out\[17\] " "Info: Pin fifo_data_out\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { fifo_data_out[17] } } } { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_data_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/verilog_test/singen/" { { 0 { 0 ""} 0 33 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fifo_data_out\[18\] " "Info: Pin fifo_data_out\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { fifo_data_out[18] } } } { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_data_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/verilog_test/singen/" { { 0 { 0 ""} 0 34 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fifo_data_out\[19\] " "Info: Pin fifo_data_out\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { fifo_data_out[19] } } } { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_data_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/verilog_test/singen/" { { 0 { 0 ""} 0 35 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fifo_data_out\[20\] " "Info: Pin fifo_data_out\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { fifo_data_out[20] } } } { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_data_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/verilog_test/singen/" { { 0 { 0 ""} 0 36 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fifo_data_out\[21\] " "Info: Pin fifo_data_out\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { fifo_data_out[21] } } } { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_data_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/verilog_test/singen/" { { 0 { 0 ""} 0 37 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fifo_data_out\[22\] " "Info: Pin fifo_data_out\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { fifo_data_out[22] } } } { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_data_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/verilog_test/singen/" { { 0 { 0 ""} 0 38 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fifo_data_out\[23\] " "Info: Pin fifo_data_out\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { fifo_data_out[23] } } } { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_data_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/verilog_test/singen/" { { 0 { 0 ""} 0 39 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fifo_empty " "Info: Pin fifo_empty not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { fifo_empty } } } { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 20 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_empty } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/verilog_test/singen/" { { 0 { 0 ""} 0 49 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fifo_rd_en " "Info: Pin fifo_rd_en not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { fifo_rd_en } } } { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 21 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_rd_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/verilog_test/singen/" { { 0 { 0 ""} 0 50 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rdclk " "Info: Pin rdclk not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { rdclk } } } { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 22 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rdclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/verilog_test/singen/" { { 0 { 0 ""} 0 51 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "singen.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'singen.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 2 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/verilog_test/singen/" { { 0 { 0 ""} 0 40 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "gen_sample_clk  " "Info: Automatically promoted node gen_sample_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gen_sample_clk~0 " "Info: Destination node gen_sample_clk~0" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 122 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gen_sample_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/verilog_test/singen/" { { 0 { 0 ""} 0 334 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sin_gen:dev_sin_gen\|sample~2 " "Info: Destination node sin_gen:dev_sin_gen\|sample~2" {  } { { "sin_gen.v" "" { Text "D:/PROJECTS/verilog_test/singen/sin_gen.v" 20 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_gen:dev_sin_gen|sample~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/verilog_test/singen/" { { 0 { 0 ""} 0 359 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 122 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gen_sample_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PROJECTS/verilog_test/singen/" { { 0 { 0 ""} 0 163 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "34 unused 3.3V 4 30 0 " "Info: Number of I/O pins in group: 34 (unused VREF, 3.3V VCCIO, 4 input, 30 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 15 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  15 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 6 18 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  18 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gen_out_test\[0\] " "Warning: Node \"gen_out_test\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "gen_out_test\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gen_out_test\[1\] " "Warning: Node \"gen_out_test\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "gen_out_test\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gen_out_test\[2\] " "Warning: Node \"gen_out_test\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "gen_out_test\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gen_out_test\[3\] " "Warning: Node \"gen_out_test\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "gen_out_test\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gen_out_test\[4\] " "Warning: Node \"gen_out_test\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "gen_out_test\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gen_out_test\[5\] " "Warning: Node \"gen_out_test\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "gen_out_test\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gen_out_test\[6\] " "Warning: Node \"gen_out_test\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "gen_out_test\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gen_out_test\[7\] " "Warning: Node \"gen_out_test\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "gen_out_test\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Info: Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "35 " "Warning: Found 35 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adc_cnv 0 " "Info: Pin \"adc_cnv\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "analog_mux_chn\[0\] 0 " "Info: Pin \"analog_mux_chn\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "analog_mux_chn\[1\] 0 " "Info: Pin \"analog_mux_chn\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "analog_mux_chn\[2\] 0 " "Info: Pin \"analog_mux_chn\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adc_sck 0 " "Info: Pin \"adc_sck\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dac_reg_mosi 0 " "Info: Pin \"dac_reg_mosi\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dac_reg_sck 0 " "Info: Pin \"dac_reg_sck\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cs_dac_reg\[0\] 0 " "Info: Pin \"cs_dac_reg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cs_dac_reg\[1\] 0 " "Info: Pin \"cs_dac_reg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fifo_data_out\[0\] 0 " "Info: Pin \"fifo_data_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fifo_data_out\[1\] 0 " "Info: Pin \"fifo_data_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fifo_data_out\[2\] 0 " "Info: Pin \"fifo_data_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fifo_data_out\[3\] 0 " "Info: Pin \"fifo_data_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fifo_data_out\[4\] 0 " "Info: Pin \"fifo_data_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fifo_data_out\[5\] 0 " "Info: Pin \"fifo_data_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fifo_data_out\[6\] 0 " "Info: Pin \"fifo_data_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fifo_data_out\[7\] 0 " "Info: Pin \"fifo_data_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fifo_data_out\[8\] 0 " "Info: Pin \"fifo_data_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fifo_data_out\[9\] 0 " "Info: Pin \"fifo_data_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fifo_data_out\[10\] 0 " "Info: Pin \"fifo_data_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fifo_data_out\[11\] 0 " "Info: Pin \"fifo_data_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fifo_data_out\[12\] 0 " "Info: Pin \"fifo_data_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fifo_data_out\[13\] 0 " "Info: Pin \"fifo_data_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fifo_data_out\[14\] 0 " "Info: Pin \"fifo_data_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fifo_data_out\[15\] 0 " "Info: Pin \"fifo_data_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fifo_data_out\[16\] 0 " "Info: Pin \"fifo_data_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fifo_data_out\[17\] 0 " "Info: Pin \"fifo_data_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fifo_data_out\[18\] 0 " "Info: Pin \"fifo_data_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fifo_data_out\[19\] 0 " "Info: Pin \"fifo_data_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fifo_data_out\[20\] 0 " "Info: Pin \"fifo_data_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fifo_data_out\[21\] 0 " "Info: Pin \"fifo_data_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fifo_data_out\[22\] 0 " "Info: Pin \"fifo_data_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fifo_data_out\[23\] 0 " "Info: Pin \"fifo_data_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fifo_empty 0 " "Info: Pin \"fifo_empty\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sample_clk 0 " "Info: Pin \"sample_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/PROJECTS/verilog_test/singen/singen.fit.smsg " "Info: Generated suppressed messages file D:/PROJECTS/verilog_test/singen/singen.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "252 " "Info: Peak virtual memory: 252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 31 16:37:58 2016 " "Info: Processing ended: Wed Aug 31 16:37:58 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
