@techreport{RocketChipGen,
    Author = {Asanović, Krste and Avizienis, Rimas and Bachrach, Jonathan and Beamer, Scott and Biancolin, David and Celio, Christopher and Cook, Henry and Dabbelt, Daniel and Hauser, John and Izraelevitz, Adam and Karandikar, Sagar and Keller, Ben and Kim, Donggyu and Koenig, John and Lee, Yunsup and Love, Eric and Maas, Martin and Magyar, Albert and Mao, Howard and Moreto, Miquel and Ou, Albert and Patterson, David A. and Richards, Brian and Schmidt, Colin and Twigg, Stephen and Vo, Huy and Waterman, Andrew},
    Title = {The Rocket Chip Generator},
    Institution = {EECS Department, University of California, Berkeley},
    Year = {2016},
    Month = {Apr},
    URL = {http://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-17.html},
    Number = {UCB/EECS-2016-17}}
}

@online{Ubuntu-RV,
    Author = {Ubuntu Community},
    Year = {2021},
    Title = {RISC-V - Ubuntu Wiki},
    URL = {https://wiki.ubuntu.com/RISC-V}
}

@online{Debian-RV,
    Author = {Debian Community},
    Year = {2021},
    Title = {RISC-V - Debian Wiki},
    URL = {https://wiki.debian.org/RISC-V}
}

@online{Fedora-RV,
    Author = {Fedora Community},
    Year = {2021},
    Title = {Architectures/RISC-V},
    URL = {https://fedoraproject.org/wiki/Architectures/RISC-V}
}

@online{Gentoo-RV,
    Author = {Gentoo Community},
    Year = {2021},
    Title = {Gentoo RISC-V architecture support project},
    URL = {https://wiki.gentoo.org/wiki/Project:RISC-V}
}

@online{BOOM,
    Author = {UC Berkeley Architecture Research},
    Year = {2020},
    Title = {RISC-V BOOM / The Berkeley Out-of-Order RISC-V Processor},
    URL = {https://boom-core.org/}
}

@article{chipyard,
  author={Amid, Alon and Biancolin, David and Gonzalez, Abraham and Grubb, Daniel and Karandikar, Sagar and Liew, Harrison and Magyar,   Albert and Mao, Howard and Ou, Albert and Pemberton, Nathan and Rigge, Paul and Schmidt, Colin and Wright, John and Zhao, Jerry and Shao, Yakun Sophia and Asanovi\'{c}, Krste and Nikoli\'{c}, Borivoje},
  journal={IEEE Micro},
  title={Chipyard: Integrated Design, Simulation, and Implementation Framework for Custom SoCs},
  year={2020},
  volume={40},
  number={4},
  pages={10-21},
  doi={10.1109/MM.2020.2996616},
  ISSN={1937-4143},
}

@online{core-list,
    Author = {RISC-V International},
    Year = {2021},
    Title = {RISC-V Cores and SoC Overview},
    URL = {https://github.com/riscvarchive/riscv-cores-list}
}

@article{Ariane,
   author={F. {Zaruba} and L. {Benini}},
   journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
   title={The Cost of Application-Class Processing: Energy and Performance Analysis of a Linux-Ready 1.7-GHz 64-Bit RISC-V Core in 22-nm FDSOI Technology},
   year={2019},
   volume={27},
   number={11},
   pages={2629-2640},
   doi={10.1109/TVLSI.2019.2926114},
   ISSN={1557-9999},
   month={Nov},
}

@online{NOEL-V,
    Author = {Gaisler},
    Year = {2021},
    Title = {NOEL-V Processor},
    URL = {https://www.gaisler.com/index.php/products/processors/noel-v}
}

@manual{GRLIB,
    Author = {Gaisler},
    Year = {2021},
    Title = {GRLIB IP Library User’s Manual},
    URL = {https://www.gaisler.com/products/grlib/grlib.pdf}
}

@online{FOSDEM,
    Author = {Drew Fustini},
    Year = {2020},
    Title = {How to run Linux on RISC-V with open hardware and open source FPGA tools},
    URL = {https://github.com/pdp7/talks/blob/master/fosdem20.pdf}
}