{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677996659250 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677996659255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 05 13:10:59 2023 " "Processing started: Sun Mar 05 13:10:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677996659255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677996659255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677996659255 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1677996660472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/ubuntu-22.04/home/diepthaibinh/dsp_fpga/assignment_08/serial_adder/src/serial_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl\$/ubuntu-22.04/home/diepthaibinh/dsp_fpga/assignment_08/serial_adder/src/serial_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 serial_adder " "Found entity 1: serial_adder" {  } { { "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_08/serial_adder/src/serial_adder.sv" "" { Text "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_08/serial_adder/src/serial_adder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677996660721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677996660721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/ubuntu-22.04/home/diepthaibinh/dsp_fpga/assignment_08/serial_adder/src/fa.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl\$/ubuntu-22.04/home/diepthaibinh/dsp_fpga/assignment_08/serial_adder/src/fa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_08/serial_adder/src/FA.sv" "" { Text "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_08/serial_adder/src/FA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677996660783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677996660783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "wrapper.sv" "" { Text "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_08/serial_adder/quartus/wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677996660860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677996660860 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper " "Elaborating entity \"wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1677996661174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_adder serial_adder:dut " "Elaborating entity \"serial_adder\" for hierarchy \"serial_adder:dut\"" {  } { { "wrapper.sv" "dut" { Text "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_08/serial_adder/quartus/wrapper.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677996661438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA serial_adder:dut\|FA:full_adder " "Elaborating entity \"FA\" for hierarchy \"serial_adder:dut\|FA:full_adder\"" {  } { { "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_08/serial_adder/src/serial_adder.sv" "full_adder" { Text "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_08/serial_adder/src/serial_adder.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677996661541 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1677996662765 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1677996663884 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677996663884 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "26 " "Design contains 26 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "wrapper.sv" "" { Text "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_08/serial_adder/quartus/wrapper.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677996664314 "|wrapper|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "wrapper.sv" "" { Text "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_08/serial_adder/quartus/wrapper.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677996664314 "|wrapper|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "wrapper.sv" "" { Text "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_08/serial_adder/quartus/wrapper.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677996664314 "|wrapper|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "wrapper.sv" "" { Text "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_08/serial_adder/quartus/wrapper.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677996664314 "|wrapper|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "wrapper.sv" "" { Text "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_08/serial_adder/quartus/wrapper.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677996664314 "|wrapper|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "wrapper.sv" "" { Text "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_08/serial_adder/quartus/wrapper.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677996664314 "|wrapper|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "wrapper.sv" "" { Text "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_08/serial_adder/quartus/wrapper.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677996664314 "|wrapper|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "wrapper.sv" "" { Text "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_08/serial_adder/quartus/wrapper.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677996664314 "|wrapper|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "wrapper.sv" "" { Text "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_08/serial_adder/quartus/wrapper.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677996664314 "|wrapper|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "wrapper.sv" "" { Text "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_08/serial_adder/quartus/wrapper.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677996664314 "|wrapper|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "wrapper.sv" "" { Text "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_08/serial_adder/quartus/wrapper.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677996664314 "|wrapper|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "wrapper.sv" "" { Text "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_08/serial_adder/quartus/wrapper.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677996664314 "|wrapper|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "wrapper.sv" "" { Text "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_08/serial_adder/quartus/wrapper.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677996664314 "|wrapper|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "wrapper.sv" "" { Text "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_08/serial_adder/quartus/wrapper.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677996664314 "|wrapper|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "wrapper.sv" "" { Text "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_08/serial_adder/quartus/wrapper.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677996664314 "|wrapper|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "wrapper.sv" "" { Text "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_08/serial_adder/quartus/wrapper.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677996664314 "|wrapper|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[0\] " "No output dependent on input pin \"LEDR\[0\]\"" {  } { { "wrapper.sv" "" { Text "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_08/serial_adder/quartus/wrapper.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677996664314 "|wrapper|LEDR[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[1\] " "No output dependent on input pin \"LEDR\[1\]\"" {  } { { "wrapper.sv" "" { Text "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_08/serial_adder/quartus/wrapper.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677996664314 "|wrapper|LEDR[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[2\] " "No output dependent on input pin \"LEDR\[2\]\"" {  } { { "wrapper.sv" "" { Text "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_08/serial_adder/quartus/wrapper.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677996664314 "|wrapper|LEDR[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[3\] " "No output dependent on input pin \"LEDR\[3\]\"" {  } { { "wrapper.sv" "" { Text "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_08/serial_adder/quartus/wrapper.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677996664314 "|wrapper|LEDR[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[4\] " "No output dependent on input pin \"LEDR\[4\]\"" {  } { { "wrapper.sv" "" { Text "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_08/serial_adder/quartus/wrapper.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677996664314 "|wrapper|LEDR[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[5\] " "No output dependent on input pin \"LEDR\[5\]\"" {  } { { "wrapper.sv" "" { Text "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_08/serial_adder/quartus/wrapper.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677996664314 "|wrapper|LEDR[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[6\] " "No output dependent on input pin \"LEDR\[6\]\"" {  } { { "wrapper.sv" "" { Text "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_08/serial_adder/quartus/wrapper.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677996664314 "|wrapper|LEDR[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[7\] " "No output dependent on input pin \"LEDR\[7\]\"" {  } { { "wrapper.sv" "" { Text "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_08/serial_adder/quartus/wrapper.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677996664314 "|wrapper|LEDR[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[8\] " "No output dependent on input pin \"LEDR\[8\]\"" {  } { { "wrapper.sv" "" { Text "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_08/serial_adder/quartus/wrapper.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677996664314 "|wrapper|LEDR[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "wrapper.sv" "" { Text "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_08/serial_adder/quartus/wrapper.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677996664314 "|wrapper|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1677996664314 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1677996664323 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1677996664323 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1677996664323 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4608 " "Peak virtual memory: 4608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677996664514 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 05 13:11:04 2023 " "Processing ended: Sun Mar 05 13:11:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677996664514 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677996664514 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677996664514 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677996664514 ""}
