INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/sim/freq-test/ddr3-pack/ddr3_tb/ddr3_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/sim/freq-test/ddr3-pack/ddr3_tb/ddr3_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_tb
