#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1878600 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1878790 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x18692d0 .functor NOT 1, L_0x18dc290, C4<0>, C4<0>, C4<0>;
L_0x18dc070 .functor XOR 2, L_0x18dbf10, L_0x18dbfd0, C4<00>, C4<00>;
L_0x18dc180 .functor XOR 2, L_0x18dc070, L_0x18dc0e0, C4<00>, C4<00>;
v0x18d1b50_0 .net *"_ivl_10", 1 0, L_0x18dc0e0;  1 drivers
v0x18d1c50_0 .net *"_ivl_12", 1 0, L_0x18dc180;  1 drivers
v0x18d1d30_0 .net *"_ivl_2", 1 0, L_0x18d4e70;  1 drivers
v0x18d1df0_0 .net *"_ivl_4", 1 0, L_0x18dbf10;  1 drivers
v0x18d1ed0_0 .net *"_ivl_6", 1 0, L_0x18dbfd0;  1 drivers
v0x18d2000_0 .net *"_ivl_8", 1 0, L_0x18dc070;  1 drivers
v0x18d20e0_0 .net "a", 0 0, v0x18cb930_0;  1 drivers
v0x18d2180_0 .net "b", 0 0, v0x18cb9d0_0;  1 drivers
v0x18d2220_0 .net "c", 0 0, v0x18cba70_0;  1 drivers
v0x18d22c0_0 .var "clk", 0 0;
v0x18d2360_0 .net "d", 0 0, v0x18cbbb0_0;  1 drivers
v0x18d2400_0 .net "out_pos_dut", 0 0, L_0x18dbdb0;  1 drivers
v0x18d24a0_0 .net "out_pos_ref", 0 0, L_0x18d39d0;  1 drivers
v0x18d2540_0 .net "out_sop_dut", 0 0, L_0x18d6420;  1 drivers
v0x18d25e0_0 .net "out_sop_ref", 0 0, L_0x18a60e0;  1 drivers
v0x18d2680_0 .var/2u "stats1", 223 0;
v0x18d2720_0 .var/2u "strobe", 0 0;
v0x18d27c0_0 .net "tb_match", 0 0, L_0x18dc290;  1 drivers
v0x18d2890_0 .net "tb_mismatch", 0 0, L_0x18692d0;  1 drivers
v0x18d2930_0 .net "wavedrom_enable", 0 0, v0x18cbe80_0;  1 drivers
v0x18d2a00_0 .net "wavedrom_title", 511 0, v0x18cbf20_0;  1 drivers
L_0x18d4e70 .concat [ 1 1 0 0], L_0x18d39d0, L_0x18a60e0;
L_0x18dbf10 .concat [ 1 1 0 0], L_0x18d39d0, L_0x18a60e0;
L_0x18dbfd0 .concat [ 1 1 0 0], L_0x18dbdb0, L_0x18d6420;
L_0x18dc0e0 .concat [ 1 1 0 0], L_0x18d39d0, L_0x18a60e0;
L_0x18dc290 .cmp/eeq 2, L_0x18d4e70, L_0x18dc180;
S_0x1878920 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1878790;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x18696b0 .functor AND 1, v0x18cba70_0, v0x18cbbb0_0, C4<1>, C4<1>;
L_0x1869a90 .functor NOT 1, v0x18cb930_0, C4<0>, C4<0>, C4<0>;
L_0x1869e70 .functor NOT 1, v0x18cb9d0_0, C4<0>, C4<0>, C4<0>;
L_0x186a0f0 .functor AND 1, L_0x1869a90, L_0x1869e70, C4<1>, C4<1>;
L_0x18832a0 .functor AND 1, L_0x186a0f0, v0x18cba70_0, C4<1>, C4<1>;
L_0x18a60e0 .functor OR 1, L_0x18696b0, L_0x18832a0, C4<0>, C4<0>;
L_0x18d2e50 .functor NOT 1, v0x18cb9d0_0, C4<0>, C4<0>, C4<0>;
L_0x18d2ec0 .functor OR 1, L_0x18d2e50, v0x18cbbb0_0, C4<0>, C4<0>;
L_0x18d2fd0 .functor AND 1, v0x18cba70_0, L_0x18d2ec0, C4<1>, C4<1>;
L_0x18d3090 .functor NOT 1, v0x18cb930_0, C4<0>, C4<0>, C4<0>;
L_0x18d3160 .functor OR 1, L_0x18d3090, v0x18cb9d0_0, C4<0>, C4<0>;
L_0x18d31d0 .functor AND 1, L_0x18d2fd0, L_0x18d3160, C4<1>, C4<1>;
L_0x18d3350 .functor NOT 1, v0x18cb9d0_0, C4<0>, C4<0>, C4<0>;
L_0x18d33c0 .functor OR 1, L_0x18d3350, v0x18cbbb0_0, C4<0>, C4<0>;
L_0x18d32e0 .functor AND 1, v0x18cba70_0, L_0x18d33c0, C4<1>, C4<1>;
L_0x18d3550 .functor NOT 1, v0x18cb930_0, C4<0>, C4<0>, C4<0>;
L_0x18d3650 .functor OR 1, L_0x18d3550, v0x18cbbb0_0, C4<0>, C4<0>;
L_0x18d3710 .functor AND 1, L_0x18d32e0, L_0x18d3650, C4<1>, C4<1>;
L_0x18d38c0 .functor XNOR 1, L_0x18d31d0, L_0x18d3710, C4<0>, C4<0>;
v0x1868c00_0 .net *"_ivl_0", 0 0, L_0x18696b0;  1 drivers
v0x1869000_0 .net *"_ivl_12", 0 0, L_0x18d2e50;  1 drivers
v0x18693e0_0 .net *"_ivl_14", 0 0, L_0x18d2ec0;  1 drivers
v0x18697c0_0 .net *"_ivl_16", 0 0, L_0x18d2fd0;  1 drivers
v0x1869ba0_0 .net *"_ivl_18", 0 0, L_0x18d3090;  1 drivers
v0x1869f80_0 .net *"_ivl_2", 0 0, L_0x1869a90;  1 drivers
v0x186a200_0 .net *"_ivl_20", 0 0, L_0x18d3160;  1 drivers
v0x18c9ea0_0 .net *"_ivl_24", 0 0, L_0x18d3350;  1 drivers
v0x18c9f80_0 .net *"_ivl_26", 0 0, L_0x18d33c0;  1 drivers
v0x18ca060_0 .net *"_ivl_28", 0 0, L_0x18d32e0;  1 drivers
v0x18ca140_0 .net *"_ivl_30", 0 0, L_0x18d3550;  1 drivers
v0x18ca220_0 .net *"_ivl_32", 0 0, L_0x18d3650;  1 drivers
v0x18ca300_0 .net *"_ivl_36", 0 0, L_0x18d38c0;  1 drivers
L_0x7f709b8f1018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x18ca3c0_0 .net *"_ivl_38", 0 0, L_0x7f709b8f1018;  1 drivers
v0x18ca4a0_0 .net *"_ivl_4", 0 0, L_0x1869e70;  1 drivers
v0x18ca580_0 .net *"_ivl_6", 0 0, L_0x186a0f0;  1 drivers
v0x18ca660_0 .net *"_ivl_8", 0 0, L_0x18832a0;  1 drivers
v0x18ca740_0 .net "a", 0 0, v0x18cb930_0;  alias, 1 drivers
v0x18ca800_0 .net "b", 0 0, v0x18cb9d0_0;  alias, 1 drivers
v0x18ca8c0_0 .net "c", 0 0, v0x18cba70_0;  alias, 1 drivers
v0x18ca980_0 .net "d", 0 0, v0x18cbbb0_0;  alias, 1 drivers
v0x18caa40_0 .net "out_pos", 0 0, L_0x18d39d0;  alias, 1 drivers
v0x18cab00_0 .net "out_sop", 0 0, L_0x18a60e0;  alias, 1 drivers
v0x18cabc0_0 .net "pos0", 0 0, L_0x18d31d0;  1 drivers
v0x18cac80_0 .net "pos1", 0 0, L_0x18d3710;  1 drivers
L_0x18d39d0 .functor MUXZ 1, L_0x7f709b8f1018, L_0x18d31d0, L_0x18d38c0, C4<>;
S_0x18cae00 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1878790;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x18cb930_0 .var "a", 0 0;
v0x18cb9d0_0 .var "b", 0 0;
v0x18cba70_0 .var "c", 0 0;
v0x18cbb10_0 .net "clk", 0 0, v0x18d22c0_0;  1 drivers
v0x18cbbb0_0 .var "d", 0 0;
v0x18cbca0_0 .var/2u "fail", 0 0;
v0x18cbd40_0 .var/2u "fail1", 0 0;
v0x18cbde0_0 .net "tb_match", 0 0, L_0x18dc290;  alias, 1 drivers
v0x18cbe80_0 .var "wavedrom_enable", 0 0;
v0x18cbf20_0 .var "wavedrom_title", 511 0;
E_0x1876f70/0 .event negedge, v0x18cbb10_0;
E_0x1876f70/1 .event posedge, v0x18cbb10_0;
E_0x1876f70 .event/or E_0x1876f70/0, E_0x1876f70/1;
S_0x18cb130 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x18cae00;
 .timescale -12 -12;
v0x18cb370_0 .var/2s "i", 31 0;
E_0x1876e10 .event posedge, v0x18cbb10_0;
S_0x18cb470 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x18cae00;
 .timescale -12 -12;
v0x18cb670_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18cb750 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x18cae00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18cc100 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1878790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x18d3b80 .functor NOT 1, v0x18cb9d0_0, C4<0>, C4<0>, C4<0>;
L_0x18d3d20 .functor AND 1, v0x18cb930_0, L_0x18d3b80, C4<1>, C4<1>;
L_0x18d3e00 .functor NOT 1, v0x18cba70_0, C4<0>, C4<0>, C4<0>;
L_0x18d3f80 .functor AND 1, L_0x18d3d20, L_0x18d3e00, C4<1>, C4<1>;
L_0x18d40c0 .functor NOT 1, v0x18cbbb0_0, C4<0>, C4<0>, C4<0>;
L_0x18d4240 .functor AND 1, L_0x18d3f80, L_0x18d40c0, C4<1>, C4<1>;
L_0x18d4390 .functor NOT 1, v0x18cb930_0, C4<0>, C4<0>, C4<0>;
L_0x18d4510 .functor AND 1, L_0x18d4390, v0x18cb9d0_0, C4<1>, C4<1>;
L_0x18d4620 .functor NOT 1, v0x18cba70_0, C4<0>, C4<0>, C4<0>;
L_0x18d4690 .functor AND 1, L_0x18d4510, L_0x18d4620, C4<1>, C4<1>;
L_0x18d4800 .functor NOT 1, v0x18cbbb0_0, C4<0>, C4<0>, C4<0>;
L_0x18d4870 .functor AND 1, L_0x18d4690, L_0x18d4800, C4<1>, C4<1>;
L_0x18d49a0 .functor OR 1, L_0x18d4240, L_0x18d4870, C4<0>, C4<0>;
L_0x18d4ab0 .functor NOT 1, v0x18cb930_0, C4<0>, C4<0>, C4<0>;
L_0x18d4930 .functor NOT 1, v0x18cb9d0_0, C4<0>, C4<0>, C4<0>;
L_0x18d4ba0 .functor AND 1, L_0x18d4ab0, L_0x18d4930, C4<1>, C4<1>;
L_0x18d4d40 .functor AND 1, L_0x18d4ba0, v0x18cba70_0, C4<1>, C4<1>;
L_0x18d4e00 .functor NOT 1, v0x18cbbb0_0, C4<0>, C4<0>, C4<0>;
L_0x18d4f10 .functor AND 1, L_0x18d4d40, L_0x18d4e00, C4<1>, C4<1>;
L_0x18d5020 .functor OR 1, L_0x18d49a0, L_0x18d4f10, C4<0>, C4<0>;
L_0x18d51e0 .functor NOT 1, v0x18cb930_0, C4<0>, C4<0>, C4<0>;
L_0x18d5250 .functor NOT 1, v0x18cb9d0_0, C4<0>, C4<0>, C4<0>;
L_0x18d5380 .functor AND 1, L_0x18d51e0, L_0x18d5250, C4<1>, C4<1>;
L_0x18d5490 .functor NOT 1, v0x18cba70_0, C4<0>, C4<0>, C4<0>;
L_0x18d55d0 .functor AND 1, L_0x18d5380, L_0x18d5490, C4<1>, C4<1>;
L_0x18d56e0 .functor AND 1, L_0x18d55d0, v0x18cbbb0_0, C4<1>, C4<1>;
L_0x18d5880 .functor OR 1, L_0x18d5020, L_0x18d56e0, C4<0>, C4<0>;
L_0x18d5990 .functor NOT 1, v0x18cb930_0, C4<0>, C4<0>, C4<0>;
L_0x18d5af0 .functor NOT 1, v0x18cb9d0_0, C4<0>, C4<0>, C4<0>;
L_0x18d5b60 .functor AND 1, L_0x18d5990, L_0x18d5af0, C4<1>, C4<1>;
L_0x18d5d70 .functor NOT 1, v0x18cba70_0, C4<0>, C4<0>, C4<0>;
L_0x18d5de0 .functor AND 1, L_0x18d5b60, L_0x18d5d70, C4<1>, C4<1>;
L_0x18d6000 .functor NOT 1, v0x18cbbb0_0, C4<0>, C4<0>, C4<0>;
L_0x18d6070 .functor AND 1, L_0x18d5de0, L_0x18d6000, C4<1>, C4<1>;
L_0x18d62a0 .functor OR 1, L_0x18d5880, L_0x18d6070, C4<0>, C4<0>;
L_0x18d63b0 .functor AND 1, v0x18cb930_0, v0x18cb9d0_0, C4<1>, C4<1>;
L_0x18d6550 .functor AND 1, L_0x18d63b0, v0x18cba70_0, C4<1>, C4<1>;
L_0x18d6610 .functor AND 1, L_0x18d6550, v0x18cbbb0_0, C4<1>, C4<1>;
L_0x18d6420 .functor OR 1, L_0x18d62a0, L_0x18d6610, C4<0>, C4<0>;
L_0x18d6860 .functor NOT 1, v0x18cb930_0, C4<0>, C4<0>, C4<0>;
L_0x18d6a20 .functor NOT 1, v0x18cb9d0_0, C4<0>, C4<0>, C4<0>;
L_0x18d6a90 .functor OR 1, L_0x18d6860, L_0x18d6a20, C4<0>, C4<0>;
L_0x18d6d00 .functor NOT 1, v0x18cba70_0, C4<0>, C4<0>, C4<0>;
L_0x18d6d70 .functor OR 1, L_0x18d6a90, L_0x18d6d00, C4<0>, C4<0>;
L_0x18d6ff0 .functor NOT 1, v0x18cbbb0_0, C4<0>, C4<0>, C4<0>;
L_0x18d7060 .functor OR 1, L_0x18d6d70, L_0x18d6ff0, C4<0>, C4<0>;
L_0x18d72f0 .functor NOT 1, v0x18cb930_0, C4<0>, C4<0>, C4<0>;
L_0x18d7360 .functor NOT 1, v0x18cb9d0_0, C4<0>, C4<0>, C4<0>;
L_0x18d7560 .functor OR 1, L_0x18d72f0, L_0x18d7360, C4<0>, C4<0>;
L_0x18d7670 .functor NOT 1, v0x18cba70_0, C4<0>, C4<0>, C4<0>;
L_0x18d7880 .functor OR 1, L_0x18d7560, L_0x18d7670, C4<0>, C4<0>;
L_0x18d7990 .functor OR 1, L_0x18d7880, v0x18cbbb0_0, C4<0>, C4<0>;
L_0x18d7c00 .functor AND 1, L_0x18d7060, L_0x18d7990, C4<1>, C4<1>;
L_0x18d7d10 .functor NOT 1, v0x18cb930_0, C4<0>, C4<0>, C4<0>;
L_0x18d7f40 .functor NOT 1, v0x18cb9d0_0, C4<0>, C4<0>, C4<0>;
L_0x18d7fb0 .functor OR 1, L_0x18d7d10, L_0x18d7f40, C4<0>, C4<0>;
L_0x18d8290 .functor OR 1, L_0x18d7fb0, v0x18cba70_0, C4<0>, C4<0>;
L_0x18d8560 .functor NOT 1, v0x18cbbb0_0, C4<0>, C4<0>, C4<0>;
L_0x18d89c0 .functor OR 1, L_0x18d8290, L_0x18d8560, C4<0>, C4<0>;
L_0x18d8ad0 .functor AND 1, L_0x18d7c00, L_0x18d89c0, C4<1>, C4<1>;
L_0x18d8dd0 .functor NOT 1, v0x18cb9d0_0, C4<0>, C4<0>, C4<0>;
L_0x18d8e40 .functor OR 1, v0x18cb930_0, L_0x18d8dd0, C4<0>, C4<0>;
L_0x18d9310 .functor NOT 1, v0x18cba70_0, C4<0>, C4<0>, C4<0>;
L_0x18d9380 .functor OR 1, L_0x18d8e40, L_0x18d9310, C4<0>, C4<0>;
L_0x18d96a0 .functor NOT 1, v0x18cbbb0_0, C4<0>, C4<0>, C4<0>;
L_0x18d9710 .functor OR 1, L_0x18d9380, L_0x18d96a0, C4<0>, C4<0>;
L_0x18d9a40 .functor AND 1, L_0x18d8ad0, L_0x18d9710, C4<1>, C4<1>;
L_0x18d9b50 .functor OR 1, v0x18cb930_0, v0x18cb9d0_0, C4<0>, C4<0>;
L_0x18d9df0 .functor NOT 1, v0x18cba70_0, C4<0>, C4<0>, C4<0>;
L_0x18d9e60 .functor OR 1, L_0x18d9b50, L_0x18d9df0, C4<0>, C4<0>;
L_0x18da1b0 .functor NOT 1, v0x18cbbb0_0, C4<0>, C4<0>, C4<0>;
L_0x18da220 .functor OR 1, L_0x18d9e60, L_0x18da1b0, C4<0>, C4<0>;
L_0x18da580 .functor AND 1, L_0x18d9a40, L_0x18da220, C4<1>, C4<1>;
L_0x18da690 .functor OR 1, v0x18cb930_0, v0x18cb9d0_0, C4<0>, C4<0>;
L_0x18da960 .functor OR 1, L_0x18da690, v0x18cba70_0, C4<0>, C4<0>;
L_0x18daa20 .functor NOT 1, v0x18cbbb0_0, C4<0>, C4<0>, C4<0>;
L_0x18dad00 .functor OR 1, L_0x18da960, L_0x18daa20, C4<0>, C4<0>;
L_0x18dae10 .functor AND 1, L_0x18da580, L_0x18dad00, C4<1>, C4<1>;
L_0x18db1a0 .functor NOT 1, v0x18cb930_0, C4<0>, C4<0>, C4<0>;
L_0x18db210 .functor NOT 1, v0x18cb9d0_0, C4<0>, C4<0>, C4<0>;
L_0x18db510 .functor OR 1, L_0x18db1a0, L_0x18db210, C4<0>, C4<0>;
L_0x18db620 .functor OR 1, L_0x18db510, v0x18cbbb0_0, C4<0>, C4<0>;
L_0x18db980 .functor NOT 1, v0x18cba70_0, C4<0>, C4<0>, C4<0>;
L_0x18db9f0 .functor OR 1, L_0x18db620, L_0x18db980, C4<0>, C4<0>;
L_0x18dbdb0 .functor AND 1, L_0x18dae10, L_0x18db9f0, C4<1>, C4<1>;
v0x18cc2c0_0 .net *"_ivl_0", 0 0, L_0x18d3b80;  1 drivers
v0x18cc3a0_0 .net *"_ivl_10", 0 0, L_0x18d4240;  1 drivers
v0x18cc480_0 .net *"_ivl_100", 0 0, L_0x18d7880;  1 drivers
v0x18cc570_0 .net *"_ivl_102", 0 0, L_0x18d7990;  1 drivers
v0x18cc650_0 .net *"_ivl_104", 0 0, L_0x18d7c00;  1 drivers
v0x18cc780_0 .net *"_ivl_106", 0 0, L_0x18d7d10;  1 drivers
v0x18cc860_0 .net *"_ivl_108", 0 0, L_0x18d7f40;  1 drivers
v0x18cc940_0 .net *"_ivl_110", 0 0, L_0x18d7fb0;  1 drivers
v0x18cca20_0 .net *"_ivl_112", 0 0, L_0x18d8290;  1 drivers
v0x18ccb90_0 .net *"_ivl_114", 0 0, L_0x18d8560;  1 drivers
v0x18ccc70_0 .net *"_ivl_116", 0 0, L_0x18d89c0;  1 drivers
v0x18ccd50_0 .net *"_ivl_118", 0 0, L_0x18d8ad0;  1 drivers
v0x18cce30_0 .net *"_ivl_12", 0 0, L_0x18d4390;  1 drivers
v0x18ccf10_0 .net *"_ivl_120", 0 0, L_0x18d8dd0;  1 drivers
v0x18ccff0_0 .net *"_ivl_122", 0 0, L_0x18d8e40;  1 drivers
v0x18cd0d0_0 .net *"_ivl_124", 0 0, L_0x18d9310;  1 drivers
v0x18cd1b0_0 .net *"_ivl_126", 0 0, L_0x18d9380;  1 drivers
v0x18cd3a0_0 .net *"_ivl_128", 0 0, L_0x18d96a0;  1 drivers
v0x18cd480_0 .net *"_ivl_130", 0 0, L_0x18d9710;  1 drivers
v0x18cd560_0 .net *"_ivl_132", 0 0, L_0x18d9a40;  1 drivers
v0x18cd640_0 .net *"_ivl_134", 0 0, L_0x18d9b50;  1 drivers
v0x18cd720_0 .net *"_ivl_136", 0 0, L_0x18d9df0;  1 drivers
v0x18cd800_0 .net *"_ivl_138", 0 0, L_0x18d9e60;  1 drivers
v0x18cd8e0_0 .net *"_ivl_14", 0 0, L_0x18d4510;  1 drivers
v0x18cd9c0_0 .net *"_ivl_140", 0 0, L_0x18da1b0;  1 drivers
v0x18cdaa0_0 .net *"_ivl_142", 0 0, L_0x18da220;  1 drivers
v0x18cdb80_0 .net *"_ivl_144", 0 0, L_0x18da580;  1 drivers
v0x18cdc60_0 .net *"_ivl_146", 0 0, L_0x18da690;  1 drivers
v0x18cdd40_0 .net *"_ivl_148", 0 0, L_0x18da960;  1 drivers
v0x18cde20_0 .net *"_ivl_150", 0 0, L_0x18daa20;  1 drivers
v0x18cdf00_0 .net *"_ivl_152", 0 0, L_0x18dad00;  1 drivers
v0x18cdfe0_0 .net *"_ivl_154", 0 0, L_0x18dae10;  1 drivers
v0x18ce0c0_0 .net *"_ivl_156", 0 0, L_0x18db1a0;  1 drivers
v0x18ce3b0_0 .net *"_ivl_158", 0 0, L_0x18db210;  1 drivers
v0x18ce490_0 .net *"_ivl_16", 0 0, L_0x18d4620;  1 drivers
v0x18ce570_0 .net *"_ivl_160", 0 0, L_0x18db510;  1 drivers
v0x18ce650_0 .net *"_ivl_162", 0 0, L_0x18db620;  1 drivers
v0x18ce730_0 .net *"_ivl_164", 0 0, L_0x18db980;  1 drivers
v0x18ce810_0 .net *"_ivl_166", 0 0, L_0x18db9f0;  1 drivers
v0x18ce8f0_0 .net *"_ivl_18", 0 0, L_0x18d4690;  1 drivers
v0x18ce9d0_0 .net *"_ivl_2", 0 0, L_0x18d3d20;  1 drivers
v0x18ceab0_0 .net *"_ivl_20", 0 0, L_0x18d4800;  1 drivers
v0x18ceb90_0 .net *"_ivl_22", 0 0, L_0x18d4870;  1 drivers
v0x18cec70_0 .net *"_ivl_24", 0 0, L_0x18d49a0;  1 drivers
v0x18ced50_0 .net *"_ivl_26", 0 0, L_0x18d4ab0;  1 drivers
v0x18cee30_0 .net *"_ivl_28", 0 0, L_0x18d4930;  1 drivers
v0x18cef10_0 .net *"_ivl_30", 0 0, L_0x18d4ba0;  1 drivers
v0x18ceff0_0 .net *"_ivl_32", 0 0, L_0x18d4d40;  1 drivers
v0x18cf0d0_0 .net *"_ivl_34", 0 0, L_0x18d4e00;  1 drivers
v0x18cf1b0_0 .net *"_ivl_36", 0 0, L_0x18d4f10;  1 drivers
v0x18cf290_0 .net *"_ivl_38", 0 0, L_0x18d5020;  1 drivers
v0x18cf370_0 .net *"_ivl_4", 0 0, L_0x18d3e00;  1 drivers
v0x18cf450_0 .net *"_ivl_40", 0 0, L_0x18d51e0;  1 drivers
v0x18cf530_0 .net *"_ivl_42", 0 0, L_0x18d5250;  1 drivers
v0x18cf610_0 .net *"_ivl_44", 0 0, L_0x18d5380;  1 drivers
v0x18cf6f0_0 .net *"_ivl_46", 0 0, L_0x18d5490;  1 drivers
v0x18cf7d0_0 .net *"_ivl_48", 0 0, L_0x18d55d0;  1 drivers
v0x18cf8b0_0 .net *"_ivl_50", 0 0, L_0x18d56e0;  1 drivers
v0x18cf990_0 .net *"_ivl_52", 0 0, L_0x18d5880;  1 drivers
v0x18cfa70_0 .net *"_ivl_54", 0 0, L_0x18d5990;  1 drivers
v0x18cfb50_0 .net *"_ivl_56", 0 0, L_0x18d5af0;  1 drivers
v0x18cfc30_0 .net *"_ivl_58", 0 0, L_0x18d5b60;  1 drivers
v0x18cfd10_0 .net *"_ivl_6", 0 0, L_0x18d3f80;  1 drivers
v0x18cfdf0_0 .net *"_ivl_60", 0 0, L_0x18d5d70;  1 drivers
v0x18cfed0_0 .net *"_ivl_62", 0 0, L_0x18d5de0;  1 drivers
v0x18d03c0_0 .net *"_ivl_64", 0 0, L_0x18d6000;  1 drivers
v0x18d04a0_0 .net *"_ivl_66", 0 0, L_0x18d6070;  1 drivers
v0x18d0580_0 .net *"_ivl_68", 0 0, L_0x18d62a0;  1 drivers
v0x18d0660_0 .net *"_ivl_70", 0 0, L_0x18d63b0;  1 drivers
v0x18d0740_0 .net *"_ivl_72", 0 0, L_0x18d6550;  1 drivers
v0x18d0820_0 .net *"_ivl_74", 0 0, L_0x18d6610;  1 drivers
v0x18d0900_0 .net *"_ivl_78", 0 0, L_0x18d6860;  1 drivers
v0x18d09e0_0 .net *"_ivl_8", 0 0, L_0x18d40c0;  1 drivers
v0x18d0ac0_0 .net *"_ivl_80", 0 0, L_0x18d6a20;  1 drivers
v0x18d0ba0_0 .net *"_ivl_82", 0 0, L_0x18d6a90;  1 drivers
v0x18d0c80_0 .net *"_ivl_84", 0 0, L_0x18d6d00;  1 drivers
v0x18d0d60_0 .net *"_ivl_86", 0 0, L_0x18d6d70;  1 drivers
v0x18d0e40_0 .net *"_ivl_88", 0 0, L_0x18d6ff0;  1 drivers
v0x18d0f20_0 .net *"_ivl_90", 0 0, L_0x18d7060;  1 drivers
v0x18d1000_0 .net *"_ivl_92", 0 0, L_0x18d72f0;  1 drivers
v0x18d10e0_0 .net *"_ivl_94", 0 0, L_0x18d7360;  1 drivers
v0x18d11c0_0 .net *"_ivl_96", 0 0, L_0x18d7560;  1 drivers
v0x18d12a0_0 .net *"_ivl_98", 0 0, L_0x18d7670;  1 drivers
v0x18d1380_0 .net "a", 0 0, v0x18cb930_0;  alias, 1 drivers
v0x18d1420_0 .net "b", 0 0, v0x18cb9d0_0;  alias, 1 drivers
v0x18d1510_0 .net "c", 0 0, v0x18cba70_0;  alias, 1 drivers
v0x18d1600_0 .net "d", 0 0, v0x18cbbb0_0;  alias, 1 drivers
v0x18d16f0_0 .net "out_pos", 0 0, L_0x18dbdb0;  alias, 1 drivers
v0x18d17b0_0 .net "out_sop", 0 0, L_0x18d6420;  alias, 1 drivers
S_0x18d1930 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1878790;
 .timescale -12 -12;
E_0x185e9f0 .event anyedge, v0x18d2720_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18d2720_0;
    %nor/r;
    %assign/vec4 v0x18d2720_0, 0;
    %wait E_0x185e9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18cae00;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18cbca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18cbd40_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x18cae00;
T_4 ;
    %wait E_0x1876f70;
    %load/vec4 v0x18cbde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18cbca0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x18cae00;
T_5 ;
    %wait E_0x1876e10;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18cbbb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cba70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cb9d0_0, 0;
    %assign/vec4 v0x18cb930_0, 0;
    %wait E_0x1876e10;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18cbbb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cba70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cb9d0_0, 0;
    %assign/vec4 v0x18cb930_0, 0;
    %wait E_0x1876e10;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18cbbb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cba70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cb9d0_0, 0;
    %assign/vec4 v0x18cb930_0, 0;
    %wait E_0x1876e10;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18cbbb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cba70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cb9d0_0, 0;
    %assign/vec4 v0x18cb930_0, 0;
    %wait E_0x1876e10;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18cbbb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cba70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cb9d0_0, 0;
    %assign/vec4 v0x18cb930_0, 0;
    %wait E_0x1876e10;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18cbbb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cba70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cb9d0_0, 0;
    %assign/vec4 v0x18cb930_0, 0;
    %wait E_0x1876e10;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18cbbb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cba70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cb9d0_0, 0;
    %assign/vec4 v0x18cb930_0, 0;
    %wait E_0x1876e10;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18cbbb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cba70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cb9d0_0, 0;
    %assign/vec4 v0x18cb930_0, 0;
    %wait E_0x1876e10;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18cbbb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cba70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cb9d0_0, 0;
    %assign/vec4 v0x18cb930_0, 0;
    %wait E_0x1876e10;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18cbbb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cba70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cb9d0_0, 0;
    %assign/vec4 v0x18cb930_0, 0;
    %wait E_0x1876e10;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18cbbb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cba70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cb9d0_0, 0;
    %assign/vec4 v0x18cb930_0, 0;
    %wait E_0x1876e10;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18cbbb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cba70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cb9d0_0, 0;
    %assign/vec4 v0x18cb930_0, 0;
    %wait E_0x1876e10;
    %load/vec4 v0x18cbca0_0;
    %store/vec4 v0x18cbd40_0, 0, 1;
    %fork t_1, S_0x18cb130;
    %jmp t_0;
    .scope S_0x18cb130;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18cb370_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x18cb370_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1876e10;
    %load/vec4 v0x18cb370_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x18cbbb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cba70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cb9d0_0, 0;
    %assign/vec4 v0x18cb930_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18cb370_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x18cb370_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x18cae00;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1876f70;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x18cbbb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cba70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18cb9d0_0, 0;
    %assign/vec4 v0x18cb930_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x18cbca0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x18cbd40_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1878790;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18d22c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18d2720_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1878790;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x18d22c0_0;
    %inv;
    %store/vec4 v0x18d22c0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1878790;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18cbb10_0, v0x18d2890_0, v0x18d20e0_0, v0x18d2180_0, v0x18d2220_0, v0x18d2360_0, v0x18d25e0_0, v0x18d2540_0, v0x18d24a0_0, v0x18d2400_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1878790;
T_9 ;
    %load/vec4 v0x18d2680_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x18d2680_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18d2680_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x18d2680_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x18d2680_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18d2680_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x18d2680_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18d2680_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18d2680_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18d2680_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1878790;
T_10 ;
    %wait E_0x1876f70;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18d2680_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d2680_0, 4, 32;
    %load/vec4 v0x18d27c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x18d2680_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d2680_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18d2680_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d2680_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x18d25e0_0;
    %load/vec4 v0x18d25e0_0;
    %load/vec4 v0x18d2540_0;
    %xor;
    %load/vec4 v0x18d25e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x18d2680_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d2680_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x18d2680_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d2680_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x18d24a0_0;
    %load/vec4 v0x18d24a0_0;
    %load/vec4 v0x18d2400_0;
    %xor;
    %load/vec4 v0x18d24a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x18d2680_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d2680_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x18d2680_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d2680_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/ece241_2013_q2/iter5/response3/top_module.sv";
