{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575596985834 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575596985854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 17:49:45 2019 " "Processing started: Thu Dec 05 17:49:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575596985854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575596985854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab9 -c Lab9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab9 -c Lab9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575596985854 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575596988555 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575596988555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usr4.v 1 1 " "Found 1 design units, including 1 entities, in source file usr4.v" { { "Info" "ISGN_ENTITY_NAME" "1 USR4 " "Found entity 1: USR4" {  } { { "USR4.v" "" { Text "Z:/dcengr/Labs/Lab9/USR4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575597001222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575597001222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sev_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file sev_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_7seg " "Found entity 1: bin_7seg" {  } { { "sev_seg.v" "" { Text "Z:/dcengr/Labs/Lab9/sev_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575597001483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575597001483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong4.v 1 1 " "Found 1 design units, including 1 entities, in source file pong4.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong4 " "Found entity 1: pong4" {  } { { "pong4.v" "" { Text "Z:/dcengr/Labs/Lab9/pong4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575597001847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575597001847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong_controller1.v 1 1 " "Found 1 design units, including 1 entities, in source file pong_controller1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_controller1 " "Found entity 1: pong_controller1" {  } { { "pong_controller1.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575597002127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575597002127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong12.v 1 1 " "Found 1 design units, including 1 entities, in source file pong12.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong12 " "Found entity 1: pong12" {  } { { "pong12.v" "" { Text "Z:/dcengr/Labs/Lab9/pong12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575597002395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575597002395 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pb_clock.v(20) " "Verilog HDL information at pb_clock.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "pb_clock.v" "" { Text "Z:/dcengr/Labs/Lab9/pb_clock.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575597002626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file pb_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 pb_clock " "Found entity 1: pb_clock" {  } { { "pb_clock.v" "" { Text "Z:/dcengr/Labs/Lab9/pb_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575597002704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575597002704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab9.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab9 " "Found entity 1: Lab9" {  } { { "Lab9.bdf" "" { Schematic "Z:/dcengr/Labs/Lab9/Lab9.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575597002921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575597002921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong_controller2.v 1 1 " "Found 1 design units, including 1 entities, in source file pong_controller2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_controller2 " "Found entity 1: pong_controller2" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575597003197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575597003197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "Z:/dcengr/Labs/Lab9/counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575597003512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575597003512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_module.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_module " "Found entity 1: clock_module" {  } { { "clock_module.v" "" { Text "Z:/dcengr/Labs/Lab9/clock_module.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575597003775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575597003775 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab9 " "Elaborating entity \"Lab9\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575597004143 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst9 " "Block or symbol \"NOT\" of instance \"inst9\" overlaps another block or symbol" {  } { { "Lab9.bdf" "" { Schematic "Z:/dcengr/Labs/Lab9/Lab9.bdf" { { 672 504 552 704 "inst9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1575597004168 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst11 " "Block or symbol \"NOT\" of instance \"inst11\" overlaps another block or symbol" {  } { { "Lab9.bdf" "" { Schematic "Z:/dcengr/Labs/Lab9/Lab9.bdf" { { 704 504 552 736 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1575597004169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_7seg bin_7seg:inst1 " "Elaborating entity \"bin_7seg\" for hierarchy \"bin_7seg:inst1\"" {  } { { "Lab9.bdf" "inst1" { Schematic "Z:/dcengr/Labs/Lab9/Lab9.bdf" { { 512 1296 1480 592 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575597004218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst6 " "Elaborating entity \"counter\" for hierarchy \"counter:inst6\"" {  } { { "Lab9.bdf" "inst6" { Schematic "Z:/dcengr/Labs/Lab9/Lab9.bdf" { { 512 1080 1248 624 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575597004313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_module clock_module:inst " "Elaborating entity \"clock_module\" for hierarchy \"clock_module:inst\"" {  } { { "Lab9.bdf" "inst" { Schematic "Z:/dcengr/Labs/Lab9/Lab9.bdf" { { 256 560 728 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575597004419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_controller2 pong_controller2:inst2 " "Elaborating entity \"pong_controller2\" for hierarchy \"pong_controller2:inst2\"" {  } { { "Lab9.bdf" "inst2" { Schematic "Z:/dcengr/Labs/Lab9/Lab9.bdf" { { 608 576 736 784 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575597004518 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iRSRV pong_controller2.v(14) " "Verilog HDL Always Construct warning at pong_controller2.v(14): variable \"iRSRV\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575597004520 "|Lab9|pong_controller2:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iLSRV pong_controller2.v(15) " "Verilog HDL Always Construct warning at pong_controller2.v(15): variable \"iLSRV\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575597004520 "|Lab9|pong_controller2:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iRESET pong_controller2.v(23) " "Verilog HDL Always Construct warning at pong_controller2.v(23): variable \"iRESET\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575597004521 "|Lab9|pong_controller2:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iRESET pong_controller2.v(26) " "Verilog HDL Always Construct warning at pong_controller2.v(26): variable \"iRESET\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575597004521 "|Lab9|pong_controller2:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iRESET pong_controller2.v(29) " "Verilog HDL Always Construct warning at pong_controller2.v(29): variable \"iRESET\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575597004521 "|Lab9|pong_controller2:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iLPAD pong_controller2.v(30) " "Verilog HDL Always Construct warning at pong_controller2.v(30): variable \"iLPAD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575597004522 "|Lab9|pong_controller2:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "QLEFT pong_controller2.v(30) " "Verilog HDL Always Construct warning at pong_controller2.v(30): variable \"QLEFT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575597004522 "|Lab9|pong_controller2:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "QLEFT pong_controller2.v(31) " "Verilog HDL Always Construct warning at pong_controller2.v(31): variable \"QLEFT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575597004522 "|Lab9|pong_controller2:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iLPAD pong_controller2.v(31) " "Verilog HDL Always Construct warning at pong_controller2.v(31): variable \"iLPAD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575597004522 "|Lab9|pong_controller2:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "missL pong_controller2.v(31) " "Verilog HDL Always Construct warning at pong_controller2.v(31): variable \"missL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575597004522 "|Lab9|pong_controller2:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "QLEFT pong_controller2.v(32) " "Verilog HDL Always Construct warning at pong_controller2.v(32): variable \"QLEFT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575597004522 "|Lab9|pong_controller2:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iRESET pong_controller2.v(35) " "Verilog HDL Always Construct warning at pong_controller2.v(35): variable \"iRESET\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575597004523 "|Lab9|pong_controller2:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iRPAD pong_controller2.v(36) " "Verilog HDL Always Construct warning at pong_controller2.v(36): variable \"iRPAD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575597004523 "|Lab9|pong_controller2:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "QRIGHT pong_controller2.v(36) " "Verilog HDL Always Construct warning at pong_controller2.v(36): variable \"QRIGHT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575597004523 "|Lab9|pong_controller2:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "QRIGHT pong_controller2.v(37) " "Verilog HDL Always Construct warning at pong_controller2.v(37): variable \"QRIGHT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575597004523 "|Lab9|pong_controller2:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iRPAD pong_controller2.v(37) " "Verilog HDL Always Construct warning at pong_controller2.v(37): variable \"iRPAD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575597004523 "|Lab9|pong_controller2:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "missR pong_controller2.v(37) " "Verilog HDL Always Construct warning at pong_controller2.v(37): variable \"missR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575597004523 "|Lab9|pong_controller2:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "QRIGHT pong_controller2.v(38) " "Verilog HDL Always Construct warning at pong_controller2.v(38): variable \"QRIGHT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575597004523 "|Lab9|pong_controller2:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RCT pong_controller2.v(9) " "Verilog HDL Always Construct warning at pong_controller2.v(9): inferring latch(es) for variable \"RCT\", which holds its previous value in one or more paths through the always construct" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575597004524 "|Lab9|pong_controller2:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LCT pong_controller2.v(9) " "Verilog HDL Always Construct warning at pong_controller2.v(9): inferring latch(es) for variable \"LCT\", which holds its previous value in one or more paths through the always construct" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575597004524 "|Lab9|pong_controller2:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "missR pong_controller2.v(9) " "Verilog HDL Always Construct warning at pong_controller2.v(9): inferring latch(es) for variable \"missR\", which holds its previous value in one or more paths through the always construct" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575597004524 "|Lab9|pong_controller2:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "missL pong_controller2.v(9) " "Verilog HDL Always Construct warning at pong_controller2.v(9): inferring latch(es) for variable \"missL\", which holds its previous value in one or more paths through the always construct" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575597004524 "|Lab9|pong_controller2:inst2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "pong_controller2.v(71) " "Verilog HDL Case Statement warning at pong_controller2.v(71): incomplete case statement has no default case item" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 71 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1575597004524 "|Lab9|pong_controller2:inst2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "pong_controller2.v(71) " "Verilog HDL Case Statement information at pong_controller2.v(71): all case item expressions in this case statement are onehot" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 71 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1575597004524 "|Lab9|pong_controller2:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LSI pong_controller2.v(70) " "Verilog HDL Always Construct warning at pong_controller2.v(70): inferring latch(es) for variable \"LSI\", which holds its previous value in one or more paths through the always construct" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575597004525 "|Lab9|pong_controller2:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RSI pong_controller2.v(70) " "Verilog HDL Always Construct warning at pong_controller2.v(70): inferring latch(es) for variable \"RSI\", which holds its previous value in one or more paths through the always construct" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575597004525 "|Lab9|pong_controller2:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S pong_controller2.v(70) " "Verilog HDL Always Construct warning at pong_controller2.v(70): inferring latch(es) for variable \"S\", which holds its previous value in one or more paths through the always construct" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575597004525 "|Lab9|pong_controller2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] pong_controller2.v(70) " "Inferred latch for \"S\[0\]\" at pong_controller2.v(70)" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575597004526 "|Lab9|pong_controller2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] pong_controller2.v(70) " "Inferred latch for \"S\[1\]\" at pong_controller2.v(70)" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575597004526 "|Lab9|pong_controller2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RSI pong_controller2.v(70) " "Inferred latch for \"RSI\" at pong_controller2.v(70)" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575597004526 "|Lab9|pong_controller2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSI pong_controller2.v(70) " "Inferred latch for \"LSI\" at pong_controller2.v(70)" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575597004526 "|Lab9|pong_controller2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "missL pong_controller2.v(9) " "Inferred latch for \"missL\" at pong_controller2.v(9)" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575597004526 "|Lab9|pong_controller2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "missR pong_controller2.v(9) " "Inferred latch for \"missR\" at pong_controller2.v(9)" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575597004526 "|Lab9|pong_controller2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCT pong_controller2.v(9) " "Inferred latch for \"LCT\" at pong_controller2.v(9)" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575597004526 "|Lab9|pong_controller2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCT pong_controller2.v(9) " "Inferred latch for \"RCT\" at pong_controller2.v(9)" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575597004526 "|Lab9|pong_controller2:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong12 pong12:inst3 " "Elaborating entity \"pong12\" for hierarchy \"pong12:inst3\"" {  } { { "Lab9.bdf" "inst3" { Schematic "Z:/dcengr/Labs/Lab9/Lab9.bdf" { { 280 1048 1200 392 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575597004812 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clock_module:inst\|Mux0 " "Found clock multiplexer clock_module:inst\|Mux0" {  } { { "clock_module.v" "" { Text "Z:/dcengr/Labs/Lab9/clock_module.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1575597006311 "|Lab9|clock_module:inst|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1575597006311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pong_controller2:inst2\|S\[1\] " "LATCH primitive \"pong_controller2:inst2\|S\[1\]\" is permanently enabled" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575597006401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pong_controller2:inst2\|S\[0\] " "LATCH primitive \"pong_controller2:inst2\|S\[0\]\" is permanently enabled" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575597006401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pong_controller2:inst2\|RSI " "LATCH primitive \"pong_controller2:inst2\|RSI\" is permanently enabled" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575597006401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pong_controller2:inst2\|LSI " "LATCH primitive \"pong_controller2:inst2\|LSI\" is permanently enabled" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575597006401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pong_controller2:inst2\|RCT " "Latch pong_controller2:inst2\|RCT has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pong_controller2:inst2\|PSTATE.sENDL " "Ports D and ENA on the latch are fed by the same signal pong_controller2:inst2\|PSTATE.sENDL" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575597007039 ""}  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575597007039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pong_controller2:inst2\|LCT " "Latch pong_controller2:inst2\|LCT has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pong_controller2:inst2\|PSTATE.sENDR " "Ports D and ENA on the latch are fed by the same signal pong_controller2:inst2\|PSTATE.sENDR" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575597007039 ""}  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575597007039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pong_controller2:inst2\|missL " "Latch pong_controller2:inst2\|missL has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pong_controller2:inst2\|PSTATE.sIDLE " "Ports D and ENA on the latch are fed by the same signal pong_controller2:inst2\|PSTATE.sIDLE" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575597007039 ""}  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575597007039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pong_controller2:inst2\|missR " "Latch pong_controller2:inst2\|missR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pong_controller2:inst2\|PSTATE.sIDLE " "Ports D and ENA on the latch are fed by the same signal pong_controller2:inst2\|PSTATE.sIDLE" {  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575597007040 ""}  } { { "pong_controller2.v" "" { Text "Z:/dcengr/Labs/Lab9/pong_controller2.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575597007040 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575597007153 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575597007595 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/dcengr/Labs/Lab9/output_files/Lab9.map.smsg " "Generated suppressed messages file Z:/dcengr/Labs/Lab9/output_files/Lab9.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575597007964 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575597009311 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575597009311 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "132 " "Implemented 132 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575597010255 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575597010255 ""} { "Info" "ICUT_CUT_TM_LCELLS" "98 " "Implemented 98 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575597010255 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575597010255 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575597010568 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 17:50:10 2019 " "Processing ended: Thu Dec 05 17:50:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575597010568 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575597010568 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575597010568 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575597010568 ""}
