//
// Generated by Bluespec Compiler, version 2019.05.beta2 (build a88bf40db, 2019-05-24)
//
//
//
//
// Ports:
// Name                         I/O  size props
// RDY_server_core_request_put    O     1 reg
// server_core_response_get       O    71
// RDY_server_core_response_get   O     1 reg
// verbosity                      I     4
// CLK                            I     1 clock
// RST_N                          I     1 reset
// server_core_request_put        I   138
// EN_server_core_request_put     I     1
// EN_server_core_response_get    I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkPositCore(verbosity,
		   CLK,
		   RST_N,

		   server_core_request_put,
		   EN_server_core_request_put,
		   RDY_server_core_request_put,

		   EN_server_core_response_get,
		   server_core_response_get,
		   RDY_server_core_response_get);
  input  [3 : 0] verbosity;
  input  CLK;
  input  RST_N;

  // action method server_core_request_put
  input  [137 : 0] server_core_request_put;
  input  EN_server_core_request_put;
  output RDY_server_core_request_put;

  // actionvalue method server_core_response_get
  input  EN_server_core_response_get;
  output [70 : 0] server_core_response_get;
  output RDY_server_core_response_get;

  // signals for module outputs
  wire [70 : 0] server_core_response_get;
  wire RDY_server_core_request_put, RDY_server_core_response_get;

  // register rg_quire
  reg [511 : 0] rg_quire;
  wire [511 : 0] rg_quire$D_IN;
  wire rg_quire$EN;

  // ports of submodule fdp_adder_fifo_input_reg
  wire [1031 : 0] fdp_adder_fifo_input_reg$D_IN,
		  fdp_adder_fifo_input_reg$D_OUT;
  wire fdp_adder_fifo_input_reg$CLR,
       fdp_adder_fifo_input_reg$DEQ,
       fdp_adder_fifo_input_reg$EMPTY_N,
       fdp_adder_fifo_input_reg$ENQ,
       fdp_adder_fifo_input_reg$FULL_N;

  // ports of submodule fdp_adder_fifo_output_reg
  wire [511 : 0] fdp_adder_fifo_output_reg$D_IN,
		 fdp_adder_fifo_output_reg$D_OUT;
  wire fdp_adder_fifo_output_reg$CLR,
       fdp_adder_fifo_output_reg$DEQ,
       fdp_adder_fifo_output_reg$EMPTY_N,
       fdp_adder_fifo_output_reg$ENQ,
       fdp_adder_fifo_output_reg$FULL_N;

  // ports of submodule fdp_adder_fifo_stage0_reg
  wire [518 : 0] fdp_adder_fifo_stage0_reg$D_IN,
		 fdp_adder_fifo_stage0_reg$D_OUT;
  wire fdp_adder_fifo_stage0_reg$CLR,
       fdp_adder_fifo_stage0_reg$DEQ,
       fdp_adder_fifo_stage0_reg$EMPTY_N,
       fdp_adder_fifo_stage0_reg$ENQ,
       fdp_adder_fifo_stage0_reg$FULL_N;

  // ports of submodule fdp_adder_fifo_stage1_reg
  wire [514 : 0] fdp_adder_fifo_stage1_reg$D_IN,
		 fdp_adder_fifo_stage1_reg$D_OUT;
  wire fdp_adder_fifo_stage1_reg$CLR,
       fdp_adder_fifo_stage1_reg$DEQ,
       fdp_adder_fifo_stage1_reg$EMPTY_N,
       fdp_adder_fifo_stage1_reg$ENQ,
       fdp_adder_fifo_stage1_reg$FULL_N;

  // ports of submodule fdp_extracter1_fifo_input_reg
  wire [31 : 0] fdp_extracter1_fifo_input_reg$D_IN,
		fdp_extracter1_fifo_input_reg$D_OUT;
  wire fdp_extracter1_fifo_input_reg$CLR,
       fdp_extracter1_fifo_input_reg$DEQ,
       fdp_extracter1_fifo_input_reg$EMPTY_N,
       fdp_extracter1_fifo_input_reg$ENQ,
       fdp_extracter1_fifo_input_reg$FULL_N;

  // ports of submodule fdp_extracter1_fifo_output_reg
  wire [37 : 0] fdp_extracter1_fifo_output_reg$D_IN,
		fdp_extracter1_fifo_output_reg$D_OUT;
  wire fdp_extracter1_fifo_output_reg$CLR,
       fdp_extracter1_fifo_output_reg$DEQ,
       fdp_extracter1_fifo_output_reg$EMPTY_N,
       fdp_extracter1_fifo_output_reg$ENQ,
       fdp_extracter1_fifo_output_reg$FULL_N;

  // ports of submodule fdp_extracter1_fifo_stage0_reg
  wire [33 : 0] fdp_extracter1_fifo_stage0_reg$D_IN,
		fdp_extracter1_fifo_stage0_reg$D_OUT;
  wire fdp_extracter1_fifo_stage0_reg$CLR,
       fdp_extracter1_fifo_stage0_reg$DEQ,
       fdp_extracter1_fifo_stage0_reg$EMPTY_N,
       fdp_extracter1_fifo_stage0_reg$ENQ,
       fdp_extracter1_fifo_stage0_reg$FULL_N;

  // ports of submodule fdp_extracter1_fifo_stage1_reg
  wire [42 : 0] fdp_extracter1_fifo_stage1_reg$D_IN,
		fdp_extracter1_fifo_stage1_reg$D_OUT;
  wire fdp_extracter1_fifo_stage1_reg$CLR,
       fdp_extracter1_fifo_stage1_reg$DEQ,
       fdp_extracter1_fifo_stage1_reg$EMPTY_N,
       fdp_extracter1_fifo_stage1_reg$ENQ,
       fdp_extracter1_fifo_stage1_reg$FULL_N;

  // ports of submodule fdp_extracter1_fifo_stage2_reg
  wire [39 : 0] fdp_extracter1_fifo_stage2_reg$D_IN,
		fdp_extracter1_fifo_stage2_reg$D_OUT;
  wire fdp_extracter1_fifo_stage2_reg$CLR,
       fdp_extracter1_fifo_stage2_reg$DEQ,
       fdp_extracter1_fifo_stage2_reg$EMPTY_N,
       fdp_extracter1_fifo_stage2_reg$ENQ,
       fdp_extracter1_fifo_stage2_reg$FULL_N;

  // ports of submodule fdp_extracter2_fifo_input_reg
  wire [31 : 0] fdp_extracter2_fifo_input_reg$D_IN,
		fdp_extracter2_fifo_input_reg$D_OUT;
  wire fdp_extracter2_fifo_input_reg$CLR,
       fdp_extracter2_fifo_input_reg$DEQ,
       fdp_extracter2_fifo_input_reg$EMPTY_N,
       fdp_extracter2_fifo_input_reg$ENQ,
       fdp_extracter2_fifo_input_reg$FULL_N;

  // ports of submodule fdp_extracter2_fifo_output_reg
  wire [37 : 0] fdp_extracter2_fifo_output_reg$D_IN,
		fdp_extracter2_fifo_output_reg$D_OUT;
  wire fdp_extracter2_fifo_output_reg$CLR,
       fdp_extracter2_fifo_output_reg$DEQ,
       fdp_extracter2_fifo_output_reg$EMPTY_N,
       fdp_extracter2_fifo_output_reg$ENQ,
       fdp_extracter2_fifo_output_reg$FULL_N;

  // ports of submodule fdp_extracter2_fifo_stage0_reg
  wire [33 : 0] fdp_extracter2_fifo_stage0_reg$D_IN,
		fdp_extracter2_fifo_stage0_reg$D_OUT;
  wire fdp_extracter2_fifo_stage0_reg$CLR,
       fdp_extracter2_fifo_stage0_reg$DEQ,
       fdp_extracter2_fifo_stage0_reg$EMPTY_N,
       fdp_extracter2_fifo_stage0_reg$ENQ,
       fdp_extracter2_fifo_stage0_reg$FULL_N;

  // ports of submodule fdp_extracter2_fifo_stage1_reg
  wire [42 : 0] fdp_extracter2_fifo_stage1_reg$D_IN,
		fdp_extracter2_fifo_stage1_reg$D_OUT;
  wire fdp_extracter2_fifo_stage1_reg$CLR,
       fdp_extracter2_fifo_stage1_reg$DEQ,
       fdp_extracter2_fifo_stage1_reg$EMPTY_N,
       fdp_extracter2_fifo_stage1_reg$ENQ,
       fdp_extracter2_fifo_stage1_reg$FULL_N;

  // ports of submodule fdp_extracter2_fifo_stage2_reg
  wire [39 : 0] fdp_extracter2_fifo_stage2_reg$D_IN,
		fdp_extracter2_fifo_stage2_reg$D_OUT;
  wire fdp_extracter2_fifo_stage2_reg$CLR,
       fdp_extracter2_fifo_stage2_reg$DEQ,
       fdp_extracter2_fifo_stage2_reg$EMPTY_N,
       fdp_extracter2_fifo_stage2_reg$ENQ,
       fdp_extracter2_fifo_stage2_reg$FULL_N;

  // ports of submodule fdp_ffI
  wire [63 : 0] fdp_ffI$D_IN, fdp_ffI$D_OUT;
  wire fdp_ffI$CLR, fdp_ffI$DEQ, fdp_ffI$EMPTY_N, fdp_ffI$ENQ, fdp_ffI$FULL_N;

  // ports of submodule fdp_ffO
  wire fdp_ffO$CLR, fdp_ffO$DEQ, fdp_ffO$EMPTY_N, fdp_ffO$ENQ, fdp_ffO$FULL_N;

  // ports of submodule fdp_multiplier_fifo_input_reg
  wire [77 : 0] fdp_multiplier_fifo_input_reg$D_IN,
		fdp_multiplier_fifo_input_reg$D_OUT;
  wire fdp_multiplier_fifo_input_reg$CLR,
       fdp_multiplier_fifo_input_reg$DEQ,
       fdp_multiplier_fifo_input_reg$EMPTY_N,
       fdp_multiplier_fifo_input_reg$ENQ,
       fdp_multiplier_fifo_input_reg$FULL_N;

  // ports of submodule fdp_multiplier_fifo_output_reg
  wire [516 : 0] fdp_multiplier_fifo_output_reg$D_IN,
		 fdp_multiplier_fifo_output_reg$D_OUT;
  wire fdp_multiplier_fifo_output_reg$CLR,
       fdp_multiplier_fifo_output_reg$DEQ,
       fdp_multiplier_fifo_output_reg$EMPTY_N,
       fdp_multiplier_fifo_output_reg$ENQ,
       fdp_multiplier_fifo_output_reg$FULL_N;

  // ports of submodule fdp_multiplier_fifo_stage0_reg
  wire [68 : 0] fdp_multiplier_fifo_stage0_reg$D_IN,
		fdp_multiplier_fifo_stage0_reg$D_OUT;
  wire fdp_multiplier_fifo_stage0_reg$CLR,
       fdp_multiplier_fifo_stage0_reg$DEQ,
       fdp_multiplier_fifo_stage0_reg$EMPTY_N,
       fdp_multiplier_fifo_stage0_reg$ENQ,
       fdp_multiplier_fifo_stage0_reg$FULL_N;

  // ports of submodule ffI
  wire [137 : 0] ffI$D_IN, ffI$D_OUT;
  wire ffI$CLR, ffI$DEQ, ffI$EMPTY_N, ffI$ENQ, ffI$FULL_N;

  // ports of submodule ffO
  reg [70 : 0] ffO$D_IN;
  wire [70 : 0] ffO$D_OUT;
  wire ffO$CLR, ffO$DEQ, ffO$EMPTY_N, ffO$ENQ, ffO$FULL_N;

  // ports of submodule ftop_fToP_fifo_input_reg
  wire [31 : 0] ftop_fToP_fifo_input_reg$D_IN, ftop_fToP_fifo_input_reg$D_OUT;
  wire ftop_fToP_fifo_input_reg$CLR,
       ftop_fToP_fifo_input_reg$DEQ,
       ftop_fToP_fifo_input_reg$EMPTY_N,
       ftop_fToP_fifo_input_reg$ENQ,
       ftop_fToP_fifo_input_reg$FULL_N;

  // ports of submodule ftop_fToP_fifo_output_reg
  wire [35 : 0] ftop_fToP_fifo_output_reg$D_IN,
		ftop_fToP_fifo_output_reg$D_OUT;
  wire ftop_fToP_fifo_output_reg$CLR,
       ftop_fToP_fifo_output_reg$DEQ,
       ftop_fToP_fifo_output_reg$EMPTY_N,
       ftop_fToP_fifo_output_reg$ENQ,
       ftop_fToP_fifo_output_reg$FULL_N;

  // ports of submodule ftop_fToP_fifo_stage0_reg
  wire [46 : 0] ftop_fToP_fifo_stage0_reg$D_IN,
		ftop_fToP_fifo_stage0_reg$D_OUT;
  wire ftop_fToP_fifo_stage0_reg$CLR,
       ftop_fToP_fifo_stage0_reg$DEQ,
       ftop_fToP_fifo_stage0_reg$EMPTY_N,
       ftop_fToP_fifo_stage0_reg$ENQ,
       ftop_fToP_fifo_stage0_reg$FULL_N;

  // ports of submodule ftop_fToP_normalizer_fifo_input_reg
  wire [40 : 0] ftop_fToP_normalizer_fifo_input_reg$D_IN,
		ftop_fToP_normalizer_fifo_input_reg$D_OUT;
  wire ftop_fToP_normalizer_fifo_input_reg$CLR,
       ftop_fToP_normalizer_fifo_input_reg$DEQ,
       ftop_fToP_normalizer_fifo_input_reg$EMPTY_N,
       ftop_fToP_normalizer_fifo_input_reg$ENQ,
       ftop_fToP_normalizer_fifo_input_reg$FULL_N;

  // ports of submodule ftop_fToP_normalizer_fifo_output_reg
  wire [35 : 0] ftop_fToP_normalizer_fifo_output_reg$D_IN,
		ftop_fToP_normalizer_fifo_output_reg$D_OUT;
  wire ftop_fToP_normalizer_fifo_output_reg$CLR,
       ftop_fToP_normalizer_fifo_output_reg$DEQ,
       ftop_fToP_normalizer_fifo_output_reg$EMPTY_N,
       ftop_fToP_normalizer_fifo_output_reg$ENQ,
       ftop_fToP_normalizer_fifo_output_reg$FULL_N;

  // ports of submodule ftop_fToP_normalizer_fifo_stage0_reg
  wire [70 : 0] ftop_fToP_normalizer_fifo_stage0_reg$D_IN,
		ftop_fToP_normalizer_fifo_stage0_reg$D_OUT;
  wire ftop_fToP_normalizer_fifo_stage0_reg$CLR,
       ftop_fToP_normalizer_fifo_stage0_reg$DEQ,
       ftop_fToP_normalizer_fifo_stage0_reg$EMPTY_N,
       ftop_fToP_normalizer_fifo_stage0_reg$ENQ,
       ftop_fToP_normalizer_fifo_stage0_reg$FULL_N;

  // ports of submodule ftop_fToP_normalizer_fifo_stage1_reg
  wire [74 : 0] ftop_fToP_normalizer_fifo_stage1_reg$D_IN,
		ftop_fToP_normalizer_fifo_stage1_reg$D_OUT;
  wire ftop_fToP_normalizer_fifo_stage1_reg$CLR,
       ftop_fToP_normalizer_fifo_stage1_reg$DEQ,
       ftop_fToP_normalizer_fifo_stage1_reg$EMPTY_N,
       ftop_fToP_normalizer_fifo_stage1_reg$ENQ,
       ftop_fToP_normalizer_fifo_stage1_reg$FULL_N;

  // ports of submodule ftop_fToP_normalizer_fifo_stage2_reg
  wire [35 : 0] ftop_fToP_normalizer_fifo_stage2_reg$D_IN,
		ftop_fToP_normalizer_fifo_stage2_reg$D_OUT;
  wire ftop_fToP_normalizer_fifo_stage2_reg$CLR,
       ftop_fToP_normalizer_fifo_stage2_reg$DEQ,
       ftop_fToP_normalizer_fifo_stage2_reg$EMPTY_N,
       ftop_fToP_normalizer_fifo_stage2_reg$ENQ,
       ftop_fToP_normalizer_fifo_stage2_reg$FULL_N;

  // ports of submodule ftop_ffI
  wire [31 : 0] ftop_ffI$D_IN, ftop_ffI$D_OUT;
  wire ftop_ffI$CLR,
       ftop_ffI$DEQ,
       ftop_ffI$EMPTY_N,
       ftop_ffI$ENQ,
       ftop_ffI$FULL_N;

  // ports of submodule ftop_ffO
  wire [35 : 0] ftop_ffO$D_IN, ftop_ffO$D_OUT;
  wire ftop_ffO$CLR,
       ftop_ffO$DEQ,
       ftop_ffO$EMPTY_N,
       ftop_ffO$ENQ,
       ftop_ffO$FULL_N;

  // ports of submodule opcode
  wire [2 : 0] opcode$D_IN, opcode$D_OUT;
  wire opcode$CLR, opcode$DEQ, opcode$EMPTY_N, opcode$ENQ, opcode$FULL_N;

  // ports of submodule ptof_ffI
  wire [31 : 0] ptof_ffI$D_IN, ptof_ffI$D_OUT;
  wire ptof_ffI$CLR,
       ptof_ffI$DEQ,
       ptof_ffI$EMPTY_N,
       ptof_ffI$ENQ,
       ptof_ffI$FULL_N;

  // ports of submodule ptof_ffO
  wire [31 : 0] ptof_ffO$D_IN, ptof_ffO$D_OUT;
  wire ptof_ffO$CLR,
       ptof_ffO$DEQ,
       ptof_ffO$EMPTY_N,
       ptof_ffO$ENQ,
       ptof_ffO$FULL_N;

  // ports of submodule ptof_ptoF_extracter_fifo_input_reg
  wire [31 : 0] ptof_ptoF_extracter_fifo_input_reg$D_IN,
		ptof_ptoF_extracter_fifo_input_reg$D_OUT;
  wire ptof_ptoF_extracter_fifo_input_reg$CLR,
       ptof_ptoF_extracter_fifo_input_reg$DEQ,
       ptof_ptoF_extracter_fifo_input_reg$EMPTY_N,
       ptof_ptoF_extracter_fifo_input_reg$ENQ,
       ptof_ptoF_extracter_fifo_input_reg$FULL_N;

  // ports of submodule ptof_ptoF_extracter_fifo_output_reg
  wire [37 : 0] ptof_ptoF_extracter_fifo_output_reg$D_IN,
		ptof_ptoF_extracter_fifo_output_reg$D_OUT;
  wire ptof_ptoF_extracter_fifo_output_reg$CLR,
       ptof_ptoF_extracter_fifo_output_reg$DEQ,
       ptof_ptoF_extracter_fifo_output_reg$EMPTY_N,
       ptof_ptoF_extracter_fifo_output_reg$ENQ,
       ptof_ptoF_extracter_fifo_output_reg$FULL_N;

  // ports of submodule ptof_ptoF_extracter_fifo_stage0_reg
  wire [33 : 0] ptof_ptoF_extracter_fifo_stage0_reg$D_IN,
		ptof_ptoF_extracter_fifo_stage0_reg$D_OUT;
  wire ptof_ptoF_extracter_fifo_stage0_reg$CLR,
       ptof_ptoF_extracter_fifo_stage0_reg$DEQ,
       ptof_ptoF_extracter_fifo_stage0_reg$EMPTY_N,
       ptof_ptoF_extracter_fifo_stage0_reg$ENQ,
       ptof_ptoF_extracter_fifo_stage0_reg$FULL_N;

  // ports of submodule ptof_ptoF_extracter_fifo_stage1_reg
  wire [42 : 0] ptof_ptoF_extracter_fifo_stage1_reg$D_IN,
		ptof_ptoF_extracter_fifo_stage1_reg$D_OUT;
  wire ptof_ptoF_extracter_fifo_stage1_reg$CLR,
       ptof_ptoF_extracter_fifo_stage1_reg$DEQ,
       ptof_ptoF_extracter_fifo_stage1_reg$EMPTY_N,
       ptof_ptoF_extracter_fifo_stage1_reg$ENQ,
       ptof_ptoF_extracter_fifo_stage1_reg$FULL_N;

  // ports of submodule ptof_ptoF_extracter_fifo_stage2_reg
  wire [39 : 0] ptof_ptoF_extracter_fifo_stage2_reg$D_IN,
		ptof_ptoF_extracter_fifo_stage2_reg$D_OUT;
  wire ptof_ptoF_extracter_fifo_stage2_reg$CLR,
       ptof_ptoF_extracter_fifo_stage2_reg$DEQ,
       ptof_ptoF_extracter_fifo_stage2_reg$EMPTY_N,
       ptof_ptoF_extracter_fifo_stage2_reg$ENQ,
       ptof_ptoF_extracter_fifo_stage2_reg$FULL_N;

  // ports of submodule ptof_ptoF_fifo_input_reg
  wire [31 : 0] ptof_ptoF_fifo_input_reg$D_IN, ptof_ptoF_fifo_input_reg$D_OUT;
  wire ptof_ptoF_fifo_input_reg$CLR,
       ptof_ptoF_fifo_input_reg$DEQ,
       ptof_ptoF_fifo_input_reg$EMPTY_N,
       ptof_ptoF_fifo_input_reg$ENQ,
       ptof_ptoF_fifo_input_reg$FULL_N;

  // ports of submodule ptof_ptoF_fifo_output_reg
  reg [31 : 0] ptof_ptoF_fifo_output_reg$D_IN;
  wire [31 : 0] ptof_ptoF_fifo_output_reg$D_OUT;
  wire ptof_ptoF_fifo_output_reg$CLR,
       ptof_ptoF_fifo_output_reg$DEQ,
       ptof_ptoF_fifo_output_reg$EMPTY_N,
       ptof_ptoF_fifo_output_reg$ENQ,
       ptof_ptoF_fifo_output_reg$FULL_N;

  // ports of submodule ptof_ptoF_fifo_stage0_reg
  wire [41 : 0] ptof_ptoF_fifo_stage0_reg$D_IN,
		ptof_ptoF_fifo_stage0_reg$D_OUT;
  wire ptof_ptoF_fifo_stage0_reg$CLR,
       ptof_ptoF_fifo_stage0_reg$DEQ,
       ptof_ptoF_fifo_stage0_reg$EMPTY_N,
       ptof_ptoF_fifo_stage0_reg$ENQ,
       ptof_ptoF_fifo_stage0_reg$FULL_N;

  // ports of submodule ptoq_ffI
  wire [31 : 0] ptoq_ffI$D_IN, ptoq_ffI$D_OUT;
  wire ptoq_ffI$CLR,
       ptoq_ffI$DEQ,
       ptoq_ffI$EMPTY_N,
       ptoq_ffI$ENQ,
       ptoq_ffI$FULL_N;

  // ports of submodule ptoq_ffO
  wire ptoq_ffO$CLR,
       ptoq_ffO$DEQ,
       ptoq_ffO$EMPTY_N,
       ptoq_ffO$ENQ,
       ptoq_ffO$FULL_N;

  // ports of submodule ptoq_positToquire_extracter_fifo_input_reg
  wire [31 : 0] ptoq_positToquire_extracter_fifo_input_reg$D_IN,
		ptoq_positToquire_extracter_fifo_input_reg$D_OUT;
  wire ptoq_positToquire_extracter_fifo_input_reg$CLR,
       ptoq_positToquire_extracter_fifo_input_reg$DEQ,
       ptoq_positToquire_extracter_fifo_input_reg$EMPTY_N,
       ptoq_positToquire_extracter_fifo_input_reg$ENQ,
       ptoq_positToquire_extracter_fifo_input_reg$FULL_N;

  // ports of submodule ptoq_positToquire_extracter_fifo_output_reg
  wire [37 : 0] ptoq_positToquire_extracter_fifo_output_reg$D_IN,
		ptoq_positToquire_extracter_fifo_output_reg$D_OUT;
  wire ptoq_positToquire_extracter_fifo_output_reg$CLR,
       ptoq_positToquire_extracter_fifo_output_reg$DEQ,
       ptoq_positToquire_extracter_fifo_output_reg$EMPTY_N,
       ptoq_positToquire_extracter_fifo_output_reg$ENQ,
       ptoq_positToquire_extracter_fifo_output_reg$FULL_N;

  // ports of submodule ptoq_positToquire_extracter_fifo_stage0_reg
  wire [33 : 0] ptoq_positToquire_extracter_fifo_stage0_reg$D_IN,
		ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT;
  wire ptoq_positToquire_extracter_fifo_stage0_reg$CLR,
       ptoq_positToquire_extracter_fifo_stage0_reg$DEQ,
       ptoq_positToquire_extracter_fifo_stage0_reg$EMPTY_N,
       ptoq_positToquire_extracter_fifo_stage0_reg$ENQ,
       ptoq_positToquire_extracter_fifo_stage0_reg$FULL_N;

  // ports of submodule ptoq_positToquire_extracter_fifo_stage1_reg
  wire [42 : 0] ptoq_positToquire_extracter_fifo_stage1_reg$D_IN,
		ptoq_positToquire_extracter_fifo_stage1_reg$D_OUT;
  wire ptoq_positToquire_extracter_fifo_stage1_reg$CLR,
       ptoq_positToquire_extracter_fifo_stage1_reg$DEQ,
       ptoq_positToquire_extracter_fifo_stage1_reg$EMPTY_N,
       ptoq_positToquire_extracter_fifo_stage1_reg$ENQ,
       ptoq_positToquire_extracter_fifo_stage1_reg$FULL_N;

  // ports of submodule ptoq_positToquire_extracter_fifo_stage2_reg
  wire [39 : 0] ptoq_positToquire_extracter_fifo_stage2_reg$D_IN,
		ptoq_positToquire_extracter_fifo_stage2_reg$D_OUT;
  wire ptoq_positToquire_extracter_fifo_stage2_reg$CLR,
       ptoq_positToquire_extracter_fifo_stage2_reg$DEQ,
       ptoq_positToquire_extracter_fifo_stage2_reg$EMPTY_N,
       ptoq_positToquire_extracter_fifo_stage2_reg$ENQ,
       ptoq_positToquire_extracter_fifo_stage2_reg$FULL_N;

  // ports of submodule ptoq_positToquire_fifo_input_reg
  wire [31 : 0] ptoq_positToquire_fifo_input_reg$D_IN,
		ptoq_positToquire_fifo_input_reg$D_OUT;
  wire ptoq_positToquire_fifo_input_reg$CLR,
       ptoq_positToquire_fifo_input_reg$DEQ,
       ptoq_positToquire_fifo_input_reg$EMPTY_N,
       ptoq_positToquire_fifo_input_reg$ENQ,
       ptoq_positToquire_fifo_input_reg$FULL_N;

  // ports of submodule ptoq_positToquire_fifo_output_reg
  wire [511 : 0] ptoq_positToquire_fifo_output_reg$D_IN,
		 ptoq_positToquire_fifo_output_reg$D_OUT;
  wire ptoq_positToquire_fifo_output_reg$CLR,
       ptoq_positToquire_fifo_output_reg$DEQ,
       ptoq_positToquire_fifo_output_reg$EMPTY_N,
       ptoq_positToquire_fifo_output_reg$ENQ,
       ptoq_positToquire_fifo_output_reg$FULL_N;

  // ports of submodule ptoq_positToquire_fifo_stage0_reg
  wire [37 : 0] ptoq_positToquire_fifo_stage0_reg$D_IN;
  wire ptoq_positToquire_fifo_stage0_reg$CLR,
       ptoq_positToquire_fifo_stage0_reg$DEQ,
       ptoq_positToquire_fifo_stage0_reg$ENQ;

  // ports of submodule ptoq_positToquire_fifo_stage1_reg
  wire [482 : 0] ptoq_positToquire_fifo_stage1_reg$D_IN,
		 ptoq_positToquire_fifo_stage1_reg$D_OUT;
  wire ptoq_positToquire_fifo_stage1_reg$CLR,
       ptoq_positToquire_fifo_stage1_reg$DEQ,
       ptoq_positToquire_fifo_stage1_reg$EMPTY_N,
       ptoq_positToquire_fifo_stage1_reg$ENQ,
       ptoq_positToquire_fifo_stage1_reg$FULL_N;

  // ports of submodule qtop_ffI
  wire qtop_ffI$CLR,
       qtop_ffI$DEQ,
       qtop_ffI$EMPTY_N,
       qtop_ffI$ENQ,
       qtop_ffI$FULL_N;

  // ports of submodule qtop_ffO
  wire [35 : 0] qtop_ffO$D_IN, qtop_ffO$D_OUT;
  wire qtop_ffO$CLR,
       qtop_ffO$DEQ,
       qtop_ffO$EMPTY_N,
       qtop_ffO$ENQ,
       qtop_ffO$FULL_N;

  // ports of submodule qtop_quireToPosit1_fifo_input_reg
  wire [514 : 0] qtop_quireToPosit1_fifo_input_reg$D_IN,
		 qtop_quireToPosit1_fifo_input_reg$D_OUT;
  wire qtop_quireToPosit1_fifo_input_reg$CLR,
       qtop_quireToPosit1_fifo_input_reg$DEQ,
       qtop_quireToPosit1_fifo_input_reg$EMPTY_N,
       qtop_quireToPosit1_fifo_input_reg$ENQ,
       qtop_quireToPosit1_fifo_input_reg$FULL_N;

  // ports of submodule qtop_quireToPosit1_fifo_output_reg
  wire [35 : 0] qtop_quireToPosit1_fifo_output_reg$D_IN,
		qtop_quireToPosit1_fifo_output_reg$D_OUT;
  wire qtop_quireToPosit1_fifo_output_reg$CLR,
       qtop_quireToPosit1_fifo_output_reg$DEQ,
       qtop_quireToPosit1_fifo_output_reg$EMPTY_N,
       qtop_quireToPosit1_fifo_output_reg$ENQ,
       qtop_quireToPosit1_fifo_output_reg$FULL_N;

  // ports of submodule qtop_quireToPosit1_fifo_stage0_reg
  wire [522 : 0] qtop_quireToPosit1_fifo_stage0_reg$D_IN,
		 qtop_quireToPosit1_fifo_stage0_reg$D_OUT;
  wire qtop_quireToPosit1_fifo_stage0_reg$CLR,
       qtop_quireToPosit1_fifo_stage0_reg$DEQ,
       qtop_quireToPosit1_fifo_stage0_reg$EMPTY_N,
       qtop_quireToPosit1_fifo_stage0_reg$ENQ,
       qtop_quireToPosit1_fifo_stage0_reg$FULL_N;

  // ports of submodule qtop_quireToPosit1_fifo_stage1_reg
  wire [40 : 0] qtop_quireToPosit1_fifo_stage1_reg$D_IN,
		qtop_quireToPosit1_fifo_stage1_reg$D_OUT;
  wire qtop_quireToPosit1_fifo_stage1_reg$CLR,
       qtop_quireToPosit1_fifo_stage1_reg$DEQ,
       qtop_quireToPosit1_fifo_stage1_reg$EMPTY_N,
       qtop_quireToPosit1_fifo_stage1_reg$ENQ,
       qtop_quireToPosit1_fifo_stage1_reg$FULL_N;

  // ports of submodule qtop_quireToPosit1_normalizer_fifo_input_reg
  wire [40 : 0] qtop_quireToPosit1_normalizer_fifo_input_reg$D_IN,
		qtop_quireToPosit1_normalizer_fifo_input_reg$D_OUT;
  wire qtop_quireToPosit1_normalizer_fifo_input_reg$CLR,
       qtop_quireToPosit1_normalizer_fifo_input_reg$DEQ,
       qtop_quireToPosit1_normalizer_fifo_input_reg$EMPTY_N,
       qtop_quireToPosit1_normalizer_fifo_input_reg$ENQ,
       qtop_quireToPosit1_normalizer_fifo_input_reg$FULL_N;

  // ports of submodule qtop_quireToPosit1_normalizer_fifo_output_reg
  wire [35 : 0] qtop_quireToPosit1_normalizer_fifo_output_reg$D_IN,
		qtop_quireToPosit1_normalizer_fifo_output_reg$D_OUT;
  wire qtop_quireToPosit1_normalizer_fifo_output_reg$CLR,
       qtop_quireToPosit1_normalizer_fifo_output_reg$DEQ,
       qtop_quireToPosit1_normalizer_fifo_output_reg$EMPTY_N,
       qtop_quireToPosit1_normalizer_fifo_output_reg$ENQ,
       qtop_quireToPosit1_normalizer_fifo_output_reg$FULL_N;

  // ports of submodule qtop_quireToPosit1_normalizer_fifo_stage0_reg
  wire [70 : 0] qtop_quireToPosit1_normalizer_fifo_stage0_reg$D_IN,
		qtop_quireToPosit1_normalizer_fifo_stage0_reg$D_OUT;
  wire qtop_quireToPosit1_normalizer_fifo_stage0_reg$CLR,
       qtop_quireToPosit1_normalizer_fifo_stage0_reg$DEQ,
       qtop_quireToPosit1_normalizer_fifo_stage0_reg$EMPTY_N,
       qtop_quireToPosit1_normalizer_fifo_stage0_reg$ENQ,
       qtop_quireToPosit1_normalizer_fifo_stage0_reg$FULL_N;

  // ports of submodule qtop_quireToPosit1_normalizer_fifo_stage1_reg
  wire [74 : 0] qtop_quireToPosit1_normalizer_fifo_stage1_reg$D_IN,
		qtop_quireToPosit1_normalizer_fifo_stage1_reg$D_OUT;
  wire qtop_quireToPosit1_normalizer_fifo_stage1_reg$CLR,
       qtop_quireToPosit1_normalizer_fifo_stage1_reg$DEQ,
       qtop_quireToPosit1_normalizer_fifo_stage1_reg$EMPTY_N,
       qtop_quireToPosit1_normalizer_fifo_stage1_reg$ENQ,
       qtop_quireToPosit1_normalizer_fifo_stage1_reg$FULL_N;

  // ports of submodule qtop_quireToPosit1_normalizer_fifo_stage2_reg
  wire [35 : 0] qtop_quireToPosit1_normalizer_fifo_stage2_reg$D_IN,
		qtop_quireToPosit1_normalizer_fifo_stage2_reg$D_OUT;
  wire qtop_quireToPosit1_normalizer_fifo_stage2_reg$CLR,
       qtop_quireToPosit1_normalizer_fifo_stage2_reg$DEQ,
       qtop_quireToPosit1_normalizer_fifo_stage2_reg$EMPTY_N,
       qtop_quireToPosit1_normalizer_fifo_stage2_reg$ENQ,
       qtop_quireToPosit1_normalizer_fifo_stage2_reg$FULL_N;

  // rule scheduling signals
  wire CAN_FIRE_RL_fdp_adder_stage_0,
       CAN_FIRE_RL_fdp_adder_stage_1,
       CAN_FIRE_RL_fdp_adder_stage_2,
       CAN_FIRE_RL_fdp_extracter1_stage_0,
       CAN_FIRE_RL_fdp_extracter1_stage_1,
       CAN_FIRE_RL_fdp_extracter1_stage_2,
       CAN_FIRE_RL_fdp_extracter1_stage_3,
       CAN_FIRE_RL_fdp_extracter2_stage_0,
       CAN_FIRE_RL_fdp_extracter2_stage_1,
       CAN_FIRE_RL_fdp_extracter2_stage_2,
       CAN_FIRE_RL_fdp_extracter2_stage_3,
       CAN_FIRE_RL_fdp_multiplier_stage_0,
       CAN_FIRE_RL_fdp_multiplier_stage_1,
       CAN_FIRE_RL_fdp_rl_connect0,
       CAN_FIRE_RL_fdp_rl_connect1,
       CAN_FIRE_RL_fdp_rl_in,
       CAN_FIRE_RL_fdp_rl_out,
       CAN_FIRE_RL_ftop_fToP_normalizer_stage_0,
       CAN_FIRE_RL_ftop_fToP_normalizer_stage_1,
       CAN_FIRE_RL_ftop_fToP_normalizer_stage_2,
       CAN_FIRE_RL_ftop_fToP_normalizer_stage_3,
       CAN_FIRE_RL_ftop_fToP_rl_out,
       CAN_FIRE_RL_ftop_fToP_stage_0,
       CAN_FIRE_RL_ftop_fToP_stage_1,
       CAN_FIRE_RL_ftop_rl_in,
       CAN_FIRE_RL_ftop_rl_out,
       CAN_FIRE_RL_ptof_ptoF_extracter_stage_0,
       CAN_FIRE_RL_ptof_ptoF_extracter_stage_1,
       CAN_FIRE_RL_ptof_ptoF_extracter_stage_2,
       CAN_FIRE_RL_ptof_ptoF_extracter_stage_3,
       CAN_FIRE_RL_ptof_ptoF_stage_0,
       CAN_FIRE_RL_ptof_ptoF_stage_1,
       CAN_FIRE_RL_ptof_ptoF_stage_2,
       CAN_FIRE_RL_ptof_rl_in,
       CAN_FIRE_RL_ptof_rl_out,
       CAN_FIRE_RL_ptoq_positToquire_extracter_stage_0,
       CAN_FIRE_RL_ptoq_positToquire_extracter_stage_1,
       CAN_FIRE_RL_ptoq_positToquire_extracter_stage_2,
       CAN_FIRE_RL_ptoq_positToquire_extracter_stage_3,
       CAN_FIRE_RL_ptoq_positToquire_stage_0,
       CAN_FIRE_RL_ptoq_positToquire_stage_1,
       CAN_FIRE_RL_ptoq_positToquire_stage_2,
       CAN_FIRE_RL_ptoq_rl_in,
       CAN_FIRE_RL_ptoq_rl_out,
       CAN_FIRE_RL_qtop_quireToPosit1_normalizer_stage_0,
       CAN_FIRE_RL_qtop_quireToPosit1_normalizer_stage_1,
       CAN_FIRE_RL_qtop_quireToPosit1_normalizer_stage_2,
       CAN_FIRE_RL_qtop_quireToPosit1_normalizer_stage_3,
       CAN_FIRE_RL_qtop_quireToPosit1_rl_out,
       CAN_FIRE_RL_qtop_quireToPosit1_stage_0,
       CAN_FIRE_RL_qtop_quireToPosit1_stage_1,
       CAN_FIRE_RL_qtop_quireToPosit1_stage_2,
       CAN_FIRE_RL_qtop_rl_in,
       CAN_FIRE_RL_qtop_rl_out,
       CAN_FIRE_RL_rl_fdp,
       CAN_FIRE_RL_rl_ftop,
       CAN_FIRE_RL_rl_out,
       CAN_FIRE_RL_rl_ptof,
       CAN_FIRE_RL_rl_ptoq,
       CAN_FIRE_RL_rl_qtop,
       CAN_FIRE_server_core_request_put,
       CAN_FIRE_server_core_response_get,
       WILL_FIRE_RL_fdp_adder_stage_0,
       WILL_FIRE_RL_fdp_adder_stage_1,
       WILL_FIRE_RL_fdp_adder_stage_2,
       WILL_FIRE_RL_fdp_extracter1_stage_0,
       WILL_FIRE_RL_fdp_extracter1_stage_1,
       WILL_FIRE_RL_fdp_extracter1_stage_2,
       WILL_FIRE_RL_fdp_extracter1_stage_3,
       WILL_FIRE_RL_fdp_extracter2_stage_0,
       WILL_FIRE_RL_fdp_extracter2_stage_1,
       WILL_FIRE_RL_fdp_extracter2_stage_2,
       WILL_FIRE_RL_fdp_extracter2_stage_3,
       WILL_FIRE_RL_fdp_multiplier_stage_0,
       WILL_FIRE_RL_fdp_multiplier_stage_1,
       WILL_FIRE_RL_fdp_rl_connect0,
       WILL_FIRE_RL_fdp_rl_connect1,
       WILL_FIRE_RL_fdp_rl_in,
       WILL_FIRE_RL_fdp_rl_out,
       WILL_FIRE_RL_ftop_fToP_normalizer_stage_0,
       WILL_FIRE_RL_ftop_fToP_normalizer_stage_1,
       WILL_FIRE_RL_ftop_fToP_normalizer_stage_2,
       WILL_FIRE_RL_ftop_fToP_normalizer_stage_3,
       WILL_FIRE_RL_ftop_fToP_rl_out,
       WILL_FIRE_RL_ftop_fToP_stage_0,
       WILL_FIRE_RL_ftop_fToP_stage_1,
       WILL_FIRE_RL_ftop_rl_in,
       WILL_FIRE_RL_ftop_rl_out,
       WILL_FIRE_RL_ptof_ptoF_extracter_stage_0,
       WILL_FIRE_RL_ptof_ptoF_extracter_stage_1,
       WILL_FIRE_RL_ptof_ptoF_extracter_stage_2,
       WILL_FIRE_RL_ptof_ptoF_extracter_stage_3,
       WILL_FIRE_RL_ptof_ptoF_stage_0,
       WILL_FIRE_RL_ptof_ptoF_stage_1,
       WILL_FIRE_RL_ptof_ptoF_stage_2,
       WILL_FIRE_RL_ptof_rl_in,
       WILL_FIRE_RL_ptof_rl_out,
       WILL_FIRE_RL_ptoq_positToquire_extracter_stage_0,
       WILL_FIRE_RL_ptoq_positToquire_extracter_stage_1,
       WILL_FIRE_RL_ptoq_positToquire_extracter_stage_2,
       WILL_FIRE_RL_ptoq_positToquire_extracter_stage_3,
       WILL_FIRE_RL_ptoq_positToquire_stage_0,
       WILL_FIRE_RL_ptoq_positToquire_stage_1,
       WILL_FIRE_RL_ptoq_positToquire_stage_2,
       WILL_FIRE_RL_ptoq_rl_in,
       WILL_FIRE_RL_ptoq_rl_out,
       WILL_FIRE_RL_qtop_quireToPosit1_normalizer_stage_0,
       WILL_FIRE_RL_qtop_quireToPosit1_normalizer_stage_1,
       WILL_FIRE_RL_qtop_quireToPosit1_normalizer_stage_2,
       WILL_FIRE_RL_qtop_quireToPosit1_normalizer_stage_3,
       WILL_FIRE_RL_qtop_quireToPosit1_rl_out,
       WILL_FIRE_RL_qtop_quireToPosit1_stage_0,
       WILL_FIRE_RL_qtop_quireToPosit1_stage_1,
       WILL_FIRE_RL_qtop_quireToPosit1_stage_2,
       WILL_FIRE_RL_qtop_rl_in,
       WILL_FIRE_RL_qtop_rl_out,
       WILL_FIRE_RL_rl_fdp,
       WILL_FIRE_RL_rl_ftop,
       WILL_FIRE_RL_rl_out,
       WILL_FIRE_RL_rl_ptof,
       WILL_FIRE_RL_rl_ptoq,
       WILL_FIRE_RL_rl_qtop,
       WILL_FIRE_server_core_request_put,
       WILL_FIRE_server_core_response_get;

  // declarations used by system tasks
  // synopsys translate_off
  reg [31 : 0] v__h188921;
  reg [31 : 0] v__h189122;
  reg [31 : 0] v__h189337;
  reg [31 : 0] v__h189515;
  reg [31 : 0] v__h189694;
  reg [31 : 0] v__h190757;
  reg [31 : 0] v__h190894;
  reg [31 : 0] v__h188915;
  reg [31 : 0] v__h189116;
  reg [31 : 0] v__h189331;
  reg [31 : 0] v__h189509;
  reg [31 : 0] v__h189688;
  reg [31 : 0] v__h190751;
  reg [31 : 0] v__h190888;
  // synopsys translate_on

  // remaining internal signals
  reg [31 : 0] output_regf_out_posit__h175317, output_regf_out_posit__h92019;
  reg [26 : 0] x__h10107, x__h186781, x__h20388, x__h84543;
  reg [1 : 0] CASE_ffOD_OUT_BITS_70_TO_69_0_ffOD_OUT_BITS__ETC__q1,
	      CASE_server_core_request_put_BITS_137_TO_136_0_ETC__q31,
	      CASE_server_core_request_put_BITS_71_TO_70_0_s_ETC__q32;
  reg IF_opcode_first__503_EQ_0_504_THEN_fdp_ffO_i_n_ETC___d3525;
  wire [519 : 0] qtop_quireToPosit1_fifo_input_reg_first__606_B_ETC___d2653;
  wire [511 : 0] SEXT_IF_fdp_adder_fifo_stage0_reg_first__89_BI_ETC___d899,
		 fdp_adder_fifo_input_reg_first__60_BIT_1031_61_ETC___d869,
		 fdp_adder_fifo_stage0_reg_first__89_BITS_518_T_ETC___d904,
		 twos_complement_carry_int_frac__h21924,
		 twos_complement_carry_int_frac__h85616,
		 x__h48435,
		 x__h70393;
  wire [510 : 0] IF_fdp_multiplier_fifo_stage0_reg_first__99_BI_ETC___d832,
		 IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618,
		 carry_int_frac_shifted__h164999;
  wire [479 : 0] f_new___1__h22172,
		 f_new__h21964,
		 f_new__h22118,
		 f_new__h85505,
		 int_frac0__h21920,
		 int_frac__h85489,
		 mask1__h22174,
		 x__h22348;
  wire [111 : 0] _0_CONCAT_IF_fdp_multiplier_fifo_input_reg_firs_ETC___d792;
  wire [70 : 0] _2_CONCAT_DONTCARE_CONCAT_IF_opcode_first__503__ETC___d3560;
  wire [55 : 0] fdp_multiplier_fifo_stage0_regD_OUT_BITS_55_TO_0__q15,
		x__h22132;
  wire [31 : 0] float_no__h187893;
  wire [30 : 0] IF_ftop_fToP_normalizer_fifo_stage1_reg_first__ETC___d2856,
		IF_qtop_quireToPosit1_normalizer_fifo_stage1_r_ETC___d1549,
		INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2,
		INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3,
		INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5,
		INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4,
		b__h171194,
		b__h173413,
		b__h173981,
		b__h87887,
		b__h90113,
		b__h90681,
		carry__h21923,
		ftop_fToP_normalizer_fifo_stage0_reg_first__73_ETC___d2762,
		ftop_fToP_normalizer_fifo_stage1_reg_first__80_ETC___d2852,
		k__h169944,
		k__h169989,
		k__h86631,
		k__h86676,
		qtop_quireToPosit1_normalizer_fifo_stage0_reg__ETC___d1455,
		qtop_quireToPosit1_normalizer_fifo_stage1_reg__ETC___d1545,
		stage0_regf_k__h169856,
		stage0_regf_k__h86541,
		stage0_regf_new_inp0__h11094,
		stage0_regf_new_inp0__h177487,
		stage0_regf_new_inp0__h75249,
		stage0_regf_new_inp0__h790,
		stage1_regf_k_expo__h170631,
		stage1_regf_k_expo__h87324,
		stage2_regf_k_expo_frac__h173104,
		stage2_regf_k_expo_frac__h89804,
		x__h170001,
		x__h173429,
		x__h86688,
		x__h90129,
		y__h173430,
		y__h173432,
		y__h90130,
		y__h90132;
  wire [28 : 0] fdp_extracter1_fifo_stage1_regD_OUT_BITS_33_T_ETC__q10,
		fdp_extracter2_fifo_stage1_regD_OUT_BITS_33_T_ETC__q11,
		ptof_ptoF_extracter_fifo_stage1_regD_OUT_BITS_ETC__q14,
		ptoq_positToquire_extracter_fifo_stage1_regD__ETC__q12;
  wire [27 : 0] IF_qtop_quireToPosit1_fifo_stage0_reg_first__6_ETC___d2668,
		f1__h21312,
		f2__h21313,
		frac__h176224,
		x__h172910,
		x__h176295,
		x__h89603;
  wire [26 : 0] ftop_fToP_normalizer_fifo_stage0_regD_OUT_BIT_ETC__q20,
		ftop_fToP_normalizer_fifo_stage1_regD_OUT_BIT_ETC__q17,
		qtop_quireToPosit1_normalizer_fifo_stage0_reg_ETC__q19,
		qtop_quireToPosit1_normalizer_fifo_stage1_reg_ETC__q16,
		stage0_regf_frac__h175742,
		stage1_regf_frac__h164730,
		stage2_regf_frac__h186636,
		stage2_regf_frac__h20243,
		stage2_regf_frac__h84398,
		stage2_regf_frac__h9962,
		x_frac__h176244;
  wire [23 : 0] frac__h187886, x__h187969;
  wire [22 : 0] frac_f__h187892;
  wire [9 : 0] IF_0_CONCAT_IF_IF_qtop_quireToPosit1_fifo_inpu_ETC___d2647,
	       _0_CONCAT_IF_IF_qtop_quireToPosit1_fifo_input_r_ETC___d2642,
	       _271_MINUS_0_CONCAT_IF_IF_qtop_quireToPosit1_fi_ETC___d2644,
	       x__h165087;
  wire [8 : 0] IF_fdp_multiplier_fifo_stage0_reg_first__99_BI_ETC___d805,
	       IF_fdp_multiplier_fifo_stage0_reg_first__99_BI_ETC___d806,
	       _0_CONCAT_ftop_fToP_fifo_input_regD_OUT_BITS_3_ETC__q18,
	       msbZeros__h92517,
	       x__h187939,
	       x__h22165,
	       x__h22251,
	       x__h22323,
	       x__h85552;
  wire [7 : 0] IF_0_CONCAT_ftop_fToP_fifo_input_reg_first__91_ETC___d2932,
	       IF_0_CONCAT_ftop_fToP_fifo_input_reg_first__91_ETC__q23,
	       IF_0_CONCAT_ftop_fToP_fifo_input_reg_first__91_ETC__q24,
	       IF_30_MINUS_ftop_fToP_normalizer_fifo_stage0_r_ETC___d2796,
	       IF_30_MINUS_qtop_quireToPosit1_normalizer_fifo_ETC___d1489,
	       IF_ptof_ptoF_extracter_fifo_output_reg_first___ETC___d3383,
	       IF_ptof_ptoF_extracter_fifo_output_reg_first___ETC__q21,
	       IF_ptof_ptoF_extracter_fifo_output_reg_first___ETC__q22,
	       SEXT_fdp_extracter1_fifo_stage1_regD_OUT_BITS__ETC__q26,
	       SEXT_fdp_extracter2_fifo_stage1_regD_OUT_BITS__ETC__q28,
	       SEXT_ptof_ptoF_extracter_fifo_stage1_regD_OUT__ETC__q34,
	       SEXT_ptoq_positToquire_extracter_fifo_stage1_r_ETC__q36,
	       _0_CONCAT_ftop_fToP_fifo_input_reg_first__913_B_ETC___d2934,
	       _0_CONCAT_ftop_fToP_fifo_input_reg_first__913_B_ETC___d2938,
	       fdp_multiplier_fifo_input_regD_OUT_BITS_34_TO_27__q30,
	       fdp_multiplier_fifo_input_regD_OUT_BITS_73_TO_66__q29,
	       ptof_ptoF_extracter_fifo_output_reg_first__376_ETC___d3385,
	       ptof_ptoF_extracter_fifo_output_reg_first__376_ETC___d3389,
	       ptof_ptoF_fifo_stage0_regD_OUT_BITS_38_TO_31__q7,
	       ptoq_positToquire_extracter_fifo_output_regD__ETC__q6,
	       qtop_quireToPosit1_fifo_stage0_regD_OUT_BITS__ETC__q13;
  wire [5 : 0] IF_0_CONCAT_ftop_fToP_fifo_input_reg_first__91_ETC___d2943,
	       IF_ftop_fToP_fifo_stage0_reg_first__950_BIT_7__ETC___d2957,
	       IF_ptof_ptoF_extracter_fifo_output_reg_first___ETC___d3394,
	       IF_ptof_ptoF_fifo_stage0_reg_first__404_BIT_7__ETC___d3418,
	       _0_MINUS_ftop_fToP_normalizer_fifo_input_regD__ETC__q9,
	       _0_MINUS_qtop_quireToPosit1_normalizer_fifo_inp_ETC__q8,
	       b__h1103,
	       b__h1105,
	       b__h11388,
	       b__h11390,
	       b__h177781,
	       b__h177783,
	       b__h75543,
	       b__h75545,
	       fdp_extracter1_fifo_stage1_regD_OUT_BITS_39_T_ETC__q25,
	       fdp_extracter2_fifo_stage1_regD_OUT_BITS_39_T_ETC__q27,
	       ptof_ptoF_extracter_fifo_stage1_regD_OUT_BITS_ETC__q33,
	       ptoq_positToquire_extracter_fifo_stage1_regD__ETC__q35,
	       x__h15770,
	       x__h176355,
	       x__h182163,
	       x__h188029,
	       x__h5485,
	       x__h79925;
  wire [4 : 0] IF_30_MINUS_ftop_fToP_normalizer_fifo_stage0_r_ETC___d2754,
	       IF_30_MINUS_qtop_quireToPosit1_normalizer_fifo_ETC___d1447,
	       IF_fdp_extracter1_fifo_stage0_reg_first__9_BIT_ETC___d277,
	       IF_fdp_extracter2_fifo_stage0_reg_first__94_BI_ETC___d652,
	       IF_ftop_fToP_normalizer_fifo_input_reg_first___ETC___d2722,
	       IF_ptof_ptoF_extracter_fifo_stage0_reg_first___ETC___d3270,
	       IF_ptoq_positToquire_extracter_fifo_stage0_reg_ETC___d1259,
	       IF_qtop_quireToPosit1_normalizer_fifo_input_re_ETC___d1415,
	       _27_MINUS_ftop_fToP_normalizer_fifo_stage1_reg__ETC___d2808,
	       _27_MINUS_qtop_quireToPosit1_normalizer_fifo_st_ETC___d1501,
	       _30_MINUS_ftop_fToP_normalizer_fifo_stage0_reg__ETC___d2739,
	       _30_MINUS_qtop_quireToPosit1_normalizer_fifo_st_ETC___d1432,
	       ftop_fToP_normalizer_fifo_input_reg_first__708_ETC___d2718,
	       qtop_quireToPosit1_normalizer_fifo_input_reg_f_ETC___d1411,
	       x__h10059,
	       x__h10061,
	       x__h10099,
	       x__h1113,
	       x__h11398,
	       x__h15777,
	       x__h169987,
	       x__h171269,
	       x__h173567,
	       x__h173667,
	       x__h177791,
	       x__h182170,
	       x__h186733,
	       x__h186735,
	       x__h186773,
	       x__h20340,
	       x__h20342,
	       x__h20380,
	       x__h5492,
	       x__h75553,
	       x__h79932,
	       x__h84495,
	       x__h84497,
	       x__h84535,
	       x__h86674,
	       x__h87962,
	       x__h90267,
	       x__h90367;
  wire [2 : 0] IF_opcode_first__503_EQ_1_514_THEN_ftop_ffO_fi_ETC___d3558,
	       _theResult___snd_snd__h171360,
	       _theResult___snd_snd__h88053,
	       i1__h173020,
	       i1__h89715,
	       i__h172964,
	       i__h89659,
	       shift_new0__h170618,
	       shift_new0__h87305,
	       shift_new__h171307,
	       shift_new__h88000,
	       x__h171311,
	       x__h88004;
  wire [1 : 0] IF_INV_NOT_IF_NOT_fdp_adder_fifo_stage0_reg_fi_ETC___d931,
	       IF_fdp_multiplier_fifo_input_reg_first__54_BIT_ETC___d776,
	       _theResult___fst__h171235,
	       _theResult___fst__h87928,
	       expo_new__h171279,
	       expo_new__h171308,
	       expo_new__h87972,
	       expo_new__h88001,
	       ftop_fToP_normalizer_fifo_stage0_reg_first__73_ETC___d2794,
	       mask_e__h171233,
	       mask_e__h87926,
	       qtop_quireToPosit1_normalizer_fifo_stage0_reg__ETC___d1487,
	       stage2_regf_expo__h186635,
	       stage2_regf_expo__h20242,
	       stage2_regf_expo__h84397,
	       stage2_regf_expo__h9961,
	       truncated_frac__h44773,
	       x__h171197,
	       x__h172928,
	       x__h21979,
	       x__h87890,
	       x__h89621;
  wire IF_27_MINUS_ftop_fToP_normalizer_fifo_stage1_r_ETC___d2817,
       IF_27_MINUS_qtop_quireToPosit1_normalizer_fifo_ETC___d1510,
       IF_fdp_multiplier_fifo_stage0_reg_first__99_BI_ETC___d807,
       IF_ftop_fToP_normalizer_fifo_stage1_reg_first__ETC___d2884,
       IF_ftop_fToP_normalizer_fifo_stage1_reg_first__ETC___d2889,
       IF_qtop_quireToPosit1_normalizer_fifo_stage1_r_ETC___d1577,
       IF_qtop_quireToPosit1_normalizer_fifo_stage1_r_ETC___d1582,
       NOT_27_MINUS_ftop_fToP_normalizer_fifo_stage1__ETC___d2882,
       NOT_27_MINUS_qtop_quireToPosit1_normalizer_fif_ETC___d1575,
       NOT_ftop_fToP_normalizer_fifo_stage0_reg_first_ETC___d2767,
       NOT_qtop_quireToPosit1_normalizer_fifo_stage0__ETC___d1460,
       NOT_verbosity_ULE_1_470___d3471,
       _0_CONCAT_ftop_fToP_fifo_input_reg_first__913_B_ETC___d2929,
       _0_CONCAT_ftop_fToP_fifo_input_reg_first__913_B_ETC___d2930,
       _27_MINUS_ftop_fToP_normalizer_fifo_stage1_reg__ETC___d2830,
       _27_MINUS_ftop_fToP_normalizer_fifo_stage1_reg__ETC___d2846,
       _27_MINUS_qtop_quireToPosit1_normalizer_fifo_st_ETC___d1523,
       _27_MINUS_qtop_quireToPosit1_normalizer_fifo_st_ETC___d1539,
       _30_MINUS_ftop_fToP_normalizer_fifo_stage0_reg__ETC___d2740,
       _30_MINUS_qtop_quireToPosit1_normalizer_fifo_st_ETC___d1433,
       _theResult____h173089,
       _theResult____h89784,
       add_round__h187894,
       all_bits_0__h44776,
       flag_truncated_frac__h44771,
       ftop_fToP_normalizer_fifo_stage0_reg_first__73_ETC___d2788,
       ftop_fToP_normalizer_fifo_stage1_reg_first__80_ETC___d2811,
       ftop_fToP_normalizer_fifo_stage1_reg_first__80_ETC___d2816,
       ftop_fToP_normalizer_fifo_stage1_reg_first__80_ETC___d2860,
       ptof_ptoF_extracter_fifo_output_reg_first__376_ETC___d3380,
       ptof_ptoF_extracter_fifo_output_reg_first__376_ETC___d3381,
       qtop_quireToPosit1_fifo_stage0_reg_first__658__ETC___d2661,
       qtop_quireToPosit1_normalizer_fifo_stage0_reg__ETC___d1481,
       qtop_quireToPosit1_normalizer_fifo_stage1_reg__ETC___d1504,
       qtop_quireToPosit1_normalizer_fifo_stage1_reg__ETC___d1509,
       qtop_quireToPosit1_normalizer_fifo_stage1_reg__ETC___d1553,
       truncated_frac_msb__h187888,
       truncated_frac_zero___1__h22175,
       truncated_frac_zero__h176225,
       truncated_frac_zero__h187887,
       x__h165103,
       x__h165148,
       x__h172950,
       x__h176053,
       x__h176368,
       x__h176445,
       x__h176457,
       x__h176458,
       x__h187822,
       x__h188056,
       x__h188057,
       x__h188077,
       x__h21190,
       x__h21305,
       x__h21327,
       x__h21329,
       x__h22286,
       x__h22328,
       x__h44700,
       x__h44707,
       x__h48416,
       x__h48428,
       x__h48430,
       x__h55712,
       x__h89645,
       x__h92576,
       y__h173010,
       y__h173014,
       y__h188078,
       y__h44720,
       y__h48429,
       y__h70307,
       y__h89705,
       y__h89709;

  // action method server_core_request_put
  assign RDY_server_core_request_put = ffI$FULL_N ;
  assign CAN_FIRE_server_core_request_put = ffI$FULL_N ;
  assign WILL_FIRE_server_core_request_put = EN_server_core_request_put ;

  // actionvalue method server_core_response_get
  assign server_core_response_get =
	     { CASE_ffOD_OUT_BITS_70_TO_69_0_ffOD_OUT_BITS__ETC__q1,
	       ffO$D_OUT[68:0] } ;
  assign RDY_server_core_response_get = ffO$EMPTY_N ;
  assign CAN_FIRE_server_core_response_get = ffO$EMPTY_N ;
  assign WILL_FIRE_server_core_response_get = EN_server_core_response_get ;

  // submodule fdp_adder_fifo_input_reg
  FIFO2 #(.width(32'd1032),
	  .guarded(32'd1)) fdp_adder_fifo_input_reg(.RST(RST_N),
						    .CLK(CLK),
						    .D_IN(fdp_adder_fifo_input_reg$D_IN),
						    .ENQ(fdp_adder_fifo_input_reg$ENQ),
						    .DEQ(fdp_adder_fifo_input_reg$DEQ),
						    .CLR(fdp_adder_fifo_input_reg$CLR),
						    .D_OUT(fdp_adder_fifo_input_reg$D_OUT),
						    .FULL_N(fdp_adder_fifo_input_reg$FULL_N),
						    .EMPTY_N(fdp_adder_fifo_input_reg$EMPTY_N));

  // submodule fdp_adder_fifo_output_reg
  FIFO2 #(.width(32'd512),
	  .guarded(32'd1)) fdp_adder_fifo_output_reg(.RST(RST_N),
						     .CLK(CLK),
						     .D_IN(fdp_adder_fifo_output_reg$D_IN),
						     .ENQ(fdp_adder_fifo_output_reg$ENQ),
						     .DEQ(fdp_adder_fifo_output_reg$DEQ),
						     .CLR(fdp_adder_fifo_output_reg$CLR),
						     .D_OUT(fdp_adder_fifo_output_reg$D_OUT),
						     .FULL_N(fdp_adder_fifo_output_reg$FULL_N),
						     .EMPTY_N(fdp_adder_fifo_output_reg$EMPTY_N));

  // submodule fdp_adder_fifo_stage0_reg
  FIFO2 #(.width(32'd519),
	  .guarded(32'd1)) fdp_adder_fifo_stage0_reg(.RST(RST_N),
						     .CLK(CLK),
						     .D_IN(fdp_adder_fifo_stage0_reg$D_IN),
						     .ENQ(fdp_adder_fifo_stage0_reg$ENQ),
						     .DEQ(fdp_adder_fifo_stage0_reg$DEQ),
						     .CLR(fdp_adder_fifo_stage0_reg$CLR),
						     .D_OUT(fdp_adder_fifo_stage0_reg$D_OUT),
						     .FULL_N(fdp_adder_fifo_stage0_reg$FULL_N),
						     .EMPTY_N(fdp_adder_fifo_stage0_reg$EMPTY_N));

  // submodule fdp_adder_fifo_stage1_reg
  FIFO2 #(.width(32'd515),
	  .guarded(32'd1)) fdp_adder_fifo_stage1_reg(.RST(RST_N),
						     .CLK(CLK),
						     .D_IN(fdp_adder_fifo_stage1_reg$D_IN),
						     .ENQ(fdp_adder_fifo_stage1_reg$ENQ),
						     .DEQ(fdp_adder_fifo_stage1_reg$DEQ),
						     .CLR(fdp_adder_fifo_stage1_reg$CLR),
						     .D_OUT(fdp_adder_fifo_stage1_reg$D_OUT),
						     .FULL_N(fdp_adder_fifo_stage1_reg$FULL_N),
						     .EMPTY_N(fdp_adder_fifo_stage1_reg$EMPTY_N));

  // submodule fdp_extracter1_fifo_input_reg
  FIFO2 #(.width(32'd32),
	  .guarded(32'd1)) fdp_extracter1_fifo_input_reg(.RST(RST_N),
							 .CLK(CLK),
							 .D_IN(fdp_extracter1_fifo_input_reg$D_IN),
							 .ENQ(fdp_extracter1_fifo_input_reg$ENQ),
							 .DEQ(fdp_extracter1_fifo_input_reg$DEQ),
							 .CLR(fdp_extracter1_fifo_input_reg$CLR),
							 .D_OUT(fdp_extracter1_fifo_input_reg$D_OUT),
							 .FULL_N(fdp_extracter1_fifo_input_reg$FULL_N),
							 .EMPTY_N(fdp_extracter1_fifo_input_reg$EMPTY_N));

  // submodule fdp_extracter1_fifo_output_reg
  FIFO2 #(.width(32'd38),
	  .guarded(32'd1)) fdp_extracter1_fifo_output_reg(.RST(RST_N),
							  .CLK(CLK),
							  .D_IN(fdp_extracter1_fifo_output_reg$D_IN),
							  .ENQ(fdp_extracter1_fifo_output_reg$ENQ),
							  .DEQ(fdp_extracter1_fifo_output_reg$DEQ),
							  .CLR(fdp_extracter1_fifo_output_reg$CLR),
							  .D_OUT(fdp_extracter1_fifo_output_reg$D_OUT),
							  .FULL_N(fdp_extracter1_fifo_output_reg$FULL_N),
							  .EMPTY_N(fdp_extracter1_fifo_output_reg$EMPTY_N));

  // submodule fdp_extracter1_fifo_stage0_reg
  FIFO2 #(.width(32'd34),
	  .guarded(32'd1)) fdp_extracter1_fifo_stage0_reg(.RST(RST_N),
							  .CLK(CLK),
							  .D_IN(fdp_extracter1_fifo_stage0_reg$D_IN),
							  .ENQ(fdp_extracter1_fifo_stage0_reg$ENQ),
							  .DEQ(fdp_extracter1_fifo_stage0_reg$DEQ),
							  .CLR(fdp_extracter1_fifo_stage0_reg$CLR),
							  .D_OUT(fdp_extracter1_fifo_stage0_reg$D_OUT),
							  .FULL_N(fdp_extracter1_fifo_stage0_reg$FULL_N),
							  .EMPTY_N(fdp_extracter1_fifo_stage0_reg$EMPTY_N));

  // submodule fdp_extracter1_fifo_stage1_reg
  FIFO2 #(.width(32'd43),
	  .guarded(32'd1)) fdp_extracter1_fifo_stage1_reg(.RST(RST_N),
							  .CLK(CLK),
							  .D_IN(fdp_extracter1_fifo_stage1_reg$D_IN),
							  .ENQ(fdp_extracter1_fifo_stage1_reg$ENQ),
							  .DEQ(fdp_extracter1_fifo_stage1_reg$DEQ),
							  .CLR(fdp_extracter1_fifo_stage1_reg$CLR),
							  .D_OUT(fdp_extracter1_fifo_stage1_reg$D_OUT),
							  .FULL_N(fdp_extracter1_fifo_stage1_reg$FULL_N),
							  .EMPTY_N(fdp_extracter1_fifo_stage1_reg$EMPTY_N));

  // submodule fdp_extracter1_fifo_stage2_reg
  FIFO2 #(.width(32'd40),
	  .guarded(32'd1)) fdp_extracter1_fifo_stage2_reg(.RST(RST_N),
							  .CLK(CLK),
							  .D_IN(fdp_extracter1_fifo_stage2_reg$D_IN),
							  .ENQ(fdp_extracter1_fifo_stage2_reg$ENQ),
							  .DEQ(fdp_extracter1_fifo_stage2_reg$DEQ),
							  .CLR(fdp_extracter1_fifo_stage2_reg$CLR),
							  .D_OUT(fdp_extracter1_fifo_stage2_reg$D_OUT),
							  .FULL_N(fdp_extracter1_fifo_stage2_reg$FULL_N),
							  .EMPTY_N(fdp_extracter1_fifo_stage2_reg$EMPTY_N));

  // submodule fdp_extracter2_fifo_input_reg
  FIFO2 #(.width(32'd32),
	  .guarded(32'd1)) fdp_extracter2_fifo_input_reg(.RST(RST_N),
							 .CLK(CLK),
							 .D_IN(fdp_extracter2_fifo_input_reg$D_IN),
							 .ENQ(fdp_extracter2_fifo_input_reg$ENQ),
							 .DEQ(fdp_extracter2_fifo_input_reg$DEQ),
							 .CLR(fdp_extracter2_fifo_input_reg$CLR),
							 .D_OUT(fdp_extracter2_fifo_input_reg$D_OUT),
							 .FULL_N(fdp_extracter2_fifo_input_reg$FULL_N),
							 .EMPTY_N(fdp_extracter2_fifo_input_reg$EMPTY_N));

  // submodule fdp_extracter2_fifo_output_reg
  FIFO2 #(.width(32'd38),
	  .guarded(32'd1)) fdp_extracter2_fifo_output_reg(.RST(RST_N),
							  .CLK(CLK),
							  .D_IN(fdp_extracter2_fifo_output_reg$D_IN),
							  .ENQ(fdp_extracter2_fifo_output_reg$ENQ),
							  .DEQ(fdp_extracter2_fifo_output_reg$DEQ),
							  .CLR(fdp_extracter2_fifo_output_reg$CLR),
							  .D_OUT(fdp_extracter2_fifo_output_reg$D_OUT),
							  .FULL_N(fdp_extracter2_fifo_output_reg$FULL_N),
							  .EMPTY_N(fdp_extracter2_fifo_output_reg$EMPTY_N));

  // submodule fdp_extracter2_fifo_stage0_reg
  FIFO2 #(.width(32'd34),
	  .guarded(32'd1)) fdp_extracter2_fifo_stage0_reg(.RST(RST_N),
							  .CLK(CLK),
							  .D_IN(fdp_extracter2_fifo_stage0_reg$D_IN),
							  .ENQ(fdp_extracter2_fifo_stage0_reg$ENQ),
							  .DEQ(fdp_extracter2_fifo_stage0_reg$DEQ),
							  .CLR(fdp_extracter2_fifo_stage0_reg$CLR),
							  .D_OUT(fdp_extracter2_fifo_stage0_reg$D_OUT),
							  .FULL_N(fdp_extracter2_fifo_stage0_reg$FULL_N),
							  .EMPTY_N(fdp_extracter2_fifo_stage0_reg$EMPTY_N));

  // submodule fdp_extracter2_fifo_stage1_reg
  FIFO2 #(.width(32'd43),
	  .guarded(32'd1)) fdp_extracter2_fifo_stage1_reg(.RST(RST_N),
							  .CLK(CLK),
							  .D_IN(fdp_extracter2_fifo_stage1_reg$D_IN),
							  .ENQ(fdp_extracter2_fifo_stage1_reg$ENQ),
							  .DEQ(fdp_extracter2_fifo_stage1_reg$DEQ),
							  .CLR(fdp_extracter2_fifo_stage1_reg$CLR),
							  .D_OUT(fdp_extracter2_fifo_stage1_reg$D_OUT),
							  .FULL_N(fdp_extracter2_fifo_stage1_reg$FULL_N),
							  .EMPTY_N(fdp_extracter2_fifo_stage1_reg$EMPTY_N));

  // submodule fdp_extracter2_fifo_stage2_reg
  FIFO2 #(.width(32'd40),
	  .guarded(32'd1)) fdp_extracter2_fifo_stage2_reg(.RST(RST_N),
							  .CLK(CLK),
							  .D_IN(fdp_extracter2_fifo_stage2_reg$D_IN),
							  .ENQ(fdp_extracter2_fifo_stage2_reg$ENQ),
							  .DEQ(fdp_extracter2_fifo_stage2_reg$DEQ),
							  .CLR(fdp_extracter2_fifo_stage2_reg$CLR),
							  .D_OUT(fdp_extracter2_fifo_stage2_reg$D_OUT),
							  .FULL_N(fdp_extracter2_fifo_stage2_reg$FULL_N),
							  .EMPTY_N(fdp_extracter2_fifo_stage2_reg$EMPTY_N));

  // submodule fdp_ffI
  FIFO2 #(.width(32'd64), .guarded(32'd1)) fdp_ffI(.RST(RST_N),
						   .CLK(CLK),
						   .D_IN(fdp_ffI$D_IN),
						   .ENQ(fdp_ffI$ENQ),
						   .DEQ(fdp_ffI$DEQ),
						   .CLR(fdp_ffI$CLR),
						   .D_OUT(fdp_ffI$D_OUT),
						   .FULL_N(fdp_ffI$FULL_N),
						   .EMPTY_N(fdp_ffI$EMPTY_N));

  // submodule fdp_ffO
  FIFO20 #(.guarded(32'd1)) fdp_ffO(.RST(RST_N),
				    .CLK(CLK),
				    .ENQ(fdp_ffO$ENQ),
				    .DEQ(fdp_ffO$DEQ),
				    .CLR(fdp_ffO$CLR),
				    .FULL_N(fdp_ffO$FULL_N),
				    .EMPTY_N(fdp_ffO$EMPTY_N));

  // submodule fdp_multiplier_fifo_input_reg
  FIFO2 #(.width(32'd78),
	  .guarded(32'd1)) fdp_multiplier_fifo_input_reg(.RST(RST_N),
							 .CLK(CLK),
							 .D_IN(fdp_multiplier_fifo_input_reg$D_IN),
							 .ENQ(fdp_multiplier_fifo_input_reg$ENQ),
							 .DEQ(fdp_multiplier_fifo_input_reg$DEQ),
							 .CLR(fdp_multiplier_fifo_input_reg$CLR),
							 .D_OUT(fdp_multiplier_fifo_input_reg$D_OUT),
							 .FULL_N(fdp_multiplier_fifo_input_reg$FULL_N),
							 .EMPTY_N(fdp_multiplier_fifo_input_reg$EMPTY_N));

  // submodule fdp_multiplier_fifo_output_reg
  FIFO2 #(.width(32'd517),
	  .guarded(32'd1)) fdp_multiplier_fifo_output_reg(.RST(RST_N),
							  .CLK(CLK),
							  .D_IN(fdp_multiplier_fifo_output_reg$D_IN),
							  .ENQ(fdp_multiplier_fifo_output_reg$ENQ),
							  .DEQ(fdp_multiplier_fifo_output_reg$DEQ),
							  .CLR(fdp_multiplier_fifo_output_reg$CLR),
							  .D_OUT(fdp_multiplier_fifo_output_reg$D_OUT),
							  .FULL_N(fdp_multiplier_fifo_output_reg$FULL_N),
							  .EMPTY_N(fdp_multiplier_fifo_output_reg$EMPTY_N));

  // submodule fdp_multiplier_fifo_stage0_reg
  FIFO2 #(.width(32'd69),
	  .guarded(32'd1)) fdp_multiplier_fifo_stage0_reg(.RST(RST_N),
							  .CLK(CLK),
							  .D_IN(fdp_multiplier_fifo_stage0_reg$D_IN),
							  .ENQ(fdp_multiplier_fifo_stage0_reg$ENQ),
							  .DEQ(fdp_multiplier_fifo_stage0_reg$DEQ),
							  .CLR(fdp_multiplier_fifo_stage0_reg$CLR),
							  .D_OUT(fdp_multiplier_fifo_stage0_reg$D_OUT),
							  .FULL_N(fdp_multiplier_fifo_stage0_reg$FULL_N),
							  .EMPTY_N(fdp_multiplier_fifo_stage0_reg$EMPTY_N));

  // submodule ffI
  FIFO2 #(.width(32'd138), .guarded(32'd1)) ffI(.RST(RST_N),
						.CLK(CLK),
						.D_IN(ffI$D_IN),
						.ENQ(ffI$ENQ),
						.DEQ(ffI$DEQ),
						.CLR(ffI$CLR),
						.D_OUT(ffI$D_OUT),
						.FULL_N(ffI$FULL_N),
						.EMPTY_N(ffI$EMPTY_N));

  // submodule ffO
  FIFO2 #(.width(32'd71), .guarded(32'd1)) ffO(.RST(RST_N),
					       .CLK(CLK),
					       .D_IN(ffO$D_IN),
					       .ENQ(ffO$ENQ),
					       .DEQ(ffO$DEQ),
					       .CLR(ffO$CLR),
					       .D_OUT(ffO$D_OUT),
					       .FULL_N(ffO$FULL_N),
					       .EMPTY_N(ffO$EMPTY_N));

  // submodule ftop_fToP_fifo_input_reg
  FIFO2 #(.width(32'd32),
	  .guarded(32'd1)) ftop_fToP_fifo_input_reg(.RST(RST_N),
						    .CLK(CLK),
						    .D_IN(ftop_fToP_fifo_input_reg$D_IN),
						    .ENQ(ftop_fToP_fifo_input_reg$ENQ),
						    .DEQ(ftop_fToP_fifo_input_reg$DEQ),
						    .CLR(ftop_fToP_fifo_input_reg$CLR),
						    .D_OUT(ftop_fToP_fifo_input_reg$D_OUT),
						    .FULL_N(ftop_fToP_fifo_input_reg$FULL_N),
						    .EMPTY_N(ftop_fToP_fifo_input_reg$EMPTY_N));

  // submodule ftop_fToP_fifo_output_reg
  FIFO2 #(.width(32'd36),
	  .guarded(32'd1)) ftop_fToP_fifo_output_reg(.RST(RST_N),
						     .CLK(CLK),
						     .D_IN(ftop_fToP_fifo_output_reg$D_IN),
						     .ENQ(ftop_fToP_fifo_output_reg$ENQ),
						     .DEQ(ftop_fToP_fifo_output_reg$DEQ),
						     .CLR(ftop_fToP_fifo_output_reg$CLR),
						     .D_OUT(ftop_fToP_fifo_output_reg$D_OUT),
						     .FULL_N(ftop_fToP_fifo_output_reg$FULL_N),
						     .EMPTY_N(ftop_fToP_fifo_output_reg$EMPTY_N));

  // submodule ftop_fToP_fifo_stage0_reg
  FIFO2 #(.width(32'd47),
	  .guarded(32'd1)) ftop_fToP_fifo_stage0_reg(.RST(RST_N),
						     .CLK(CLK),
						     .D_IN(ftop_fToP_fifo_stage0_reg$D_IN),
						     .ENQ(ftop_fToP_fifo_stage0_reg$ENQ),
						     .DEQ(ftop_fToP_fifo_stage0_reg$DEQ),
						     .CLR(ftop_fToP_fifo_stage0_reg$CLR),
						     .D_OUT(ftop_fToP_fifo_stage0_reg$D_OUT),
						     .FULL_N(ftop_fToP_fifo_stage0_reg$FULL_N),
						     .EMPTY_N(ftop_fToP_fifo_stage0_reg$EMPTY_N));

  // submodule ftop_fToP_normalizer_fifo_input_reg
  FIFO2 #(.width(32'd41),
	  .guarded(32'd1)) ftop_fToP_normalizer_fifo_input_reg(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(ftop_fToP_normalizer_fifo_input_reg$D_IN),
							       .ENQ(ftop_fToP_normalizer_fifo_input_reg$ENQ),
							       .DEQ(ftop_fToP_normalizer_fifo_input_reg$DEQ),
							       .CLR(ftop_fToP_normalizer_fifo_input_reg$CLR),
							       .D_OUT(ftop_fToP_normalizer_fifo_input_reg$D_OUT),
							       .FULL_N(ftop_fToP_normalizer_fifo_input_reg$FULL_N),
							       .EMPTY_N(ftop_fToP_normalizer_fifo_input_reg$EMPTY_N));

  // submodule ftop_fToP_normalizer_fifo_output_reg
  FIFO2 #(.width(32'd36),
	  .guarded(32'd1)) ftop_fToP_normalizer_fifo_output_reg(.RST(RST_N),
								.CLK(CLK),
								.D_IN(ftop_fToP_normalizer_fifo_output_reg$D_IN),
								.ENQ(ftop_fToP_normalizer_fifo_output_reg$ENQ),
								.DEQ(ftop_fToP_normalizer_fifo_output_reg$DEQ),
								.CLR(ftop_fToP_normalizer_fifo_output_reg$CLR),
								.D_OUT(ftop_fToP_normalizer_fifo_output_reg$D_OUT),
								.FULL_N(ftop_fToP_normalizer_fifo_output_reg$FULL_N),
								.EMPTY_N(ftop_fToP_normalizer_fifo_output_reg$EMPTY_N));

  // submodule ftop_fToP_normalizer_fifo_stage0_reg
  FIFO2 #(.width(32'd71),
	  .guarded(32'd1)) ftop_fToP_normalizer_fifo_stage0_reg(.RST(RST_N),
								.CLK(CLK),
								.D_IN(ftop_fToP_normalizer_fifo_stage0_reg$D_IN),
								.ENQ(ftop_fToP_normalizer_fifo_stage0_reg$ENQ),
								.DEQ(ftop_fToP_normalizer_fifo_stage0_reg$DEQ),
								.CLR(ftop_fToP_normalizer_fifo_stage0_reg$CLR),
								.D_OUT(ftop_fToP_normalizer_fifo_stage0_reg$D_OUT),
								.FULL_N(ftop_fToP_normalizer_fifo_stage0_reg$FULL_N),
								.EMPTY_N(ftop_fToP_normalizer_fifo_stage0_reg$EMPTY_N));

  // submodule ftop_fToP_normalizer_fifo_stage1_reg
  FIFO2 #(.width(32'd75),
	  .guarded(32'd1)) ftop_fToP_normalizer_fifo_stage1_reg(.RST(RST_N),
								.CLK(CLK),
								.D_IN(ftop_fToP_normalizer_fifo_stage1_reg$D_IN),
								.ENQ(ftop_fToP_normalizer_fifo_stage1_reg$ENQ),
								.DEQ(ftop_fToP_normalizer_fifo_stage1_reg$DEQ),
								.CLR(ftop_fToP_normalizer_fifo_stage1_reg$CLR),
								.D_OUT(ftop_fToP_normalizer_fifo_stage1_reg$D_OUT),
								.FULL_N(ftop_fToP_normalizer_fifo_stage1_reg$FULL_N),
								.EMPTY_N(ftop_fToP_normalizer_fifo_stage1_reg$EMPTY_N));

  // submodule ftop_fToP_normalizer_fifo_stage2_reg
  FIFO2 #(.width(32'd36),
	  .guarded(32'd1)) ftop_fToP_normalizer_fifo_stage2_reg(.RST(RST_N),
								.CLK(CLK),
								.D_IN(ftop_fToP_normalizer_fifo_stage2_reg$D_IN),
								.ENQ(ftop_fToP_normalizer_fifo_stage2_reg$ENQ),
								.DEQ(ftop_fToP_normalizer_fifo_stage2_reg$DEQ),
								.CLR(ftop_fToP_normalizer_fifo_stage2_reg$CLR),
								.D_OUT(ftop_fToP_normalizer_fifo_stage2_reg$D_OUT),
								.FULL_N(ftop_fToP_normalizer_fifo_stage2_reg$FULL_N),
								.EMPTY_N(ftop_fToP_normalizer_fifo_stage2_reg$EMPTY_N));

  // submodule ftop_ffI
  FIFO2 #(.width(32'd32), .guarded(32'd1)) ftop_ffI(.RST(RST_N),
						    .CLK(CLK),
						    .D_IN(ftop_ffI$D_IN),
						    .ENQ(ftop_ffI$ENQ),
						    .DEQ(ftop_ffI$DEQ),
						    .CLR(ftop_ffI$CLR),
						    .D_OUT(ftop_ffI$D_OUT),
						    .FULL_N(ftop_ffI$FULL_N),
						    .EMPTY_N(ftop_ffI$EMPTY_N));

  // submodule ftop_ffO
  FIFO2 #(.width(32'd36), .guarded(32'd1)) ftop_ffO(.RST(RST_N),
						    .CLK(CLK),
						    .D_IN(ftop_ffO$D_IN),
						    .ENQ(ftop_ffO$ENQ),
						    .DEQ(ftop_ffO$DEQ),
						    .CLR(ftop_ffO$CLR),
						    .D_OUT(ftop_ffO$D_OUT),
						    .FULL_N(ftop_ffO$FULL_N),
						    .EMPTY_N(ftop_ffO$EMPTY_N));

  // submodule opcode
  FIFO2 #(.width(32'd3), .guarded(32'd1)) opcode(.RST(RST_N),
						 .CLK(CLK),
						 .D_IN(opcode$D_IN),
						 .ENQ(opcode$ENQ),
						 .DEQ(opcode$DEQ),
						 .CLR(opcode$CLR),
						 .D_OUT(opcode$D_OUT),
						 .FULL_N(opcode$FULL_N),
						 .EMPTY_N(opcode$EMPTY_N));

  // submodule ptof_ffI
  FIFO2 #(.width(32'd32), .guarded(32'd1)) ptof_ffI(.RST(RST_N),
						    .CLK(CLK),
						    .D_IN(ptof_ffI$D_IN),
						    .ENQ(ptof_ffI$ENQ),
						    .DEQ(ptof_ffI$DEQ),
						    .CLR(ptof_ffI$CLR),
						    .D_OUT(ptof_ffI$D_OUT),
						    .FULL_N(ptof_ffI$FULL_N),
						    .EMPTY_N(ptof_ffI$EMPTY_N));

  // submodule ptof_ffO
  FIFO2 #(.width(32'd32), .guarded(32'd1)) ptof_ffO(.RST(RST_N),
						    .CLK(CLK),
						    .D_IN(ptof_ffO$D_IN),
						    .ENQ(ptof_ffO$ENQ),
						    .DEQ(ptof_ffO$DEQ),
						    .CLR(ptof_ffO$CLR),
						    .D_OUT(ptof_ffO$D_OUT),
						    .FULL_N(ptof_ffO$FULL_N),
						    .EMPTY_N(ptof_ffO$EMPTY_N));

  // submodule ptof_ptoF_extracter_fifo_input_reg
  FIFO2 #(.width(32'd32),
	  .guarded(32'd1)) ptof_ptoF_extracter_fifo_input_reg(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(ptof_ptoF_extracter_fifo_input_reg$D_IN),
							      .ENQ(ptof_ptoF_extracter_fifo_input_reg$ENQ),
							      .DEQ(ptof_ptoF_extracter_fifo_input_reg$DEQ),
							      .CLR(ptof_ptoF_extracter_fifo_input_reg$CLR),
							      .D_OUT(ptof_ptoF_extracter_fifo_input_reg$D_OUT),
							      .FULL_N(ptof_ptoF_extracter_fifo_input_reg$FULL_N),
							      .EMPTY_N(ptof_ptoF_extracter_fifo_input_reg$EMPTY_N));

  // submodule ptof_ptoF_extracter_fifo_output_reg
  FIFO2 #(.width(32'd38),
	  .guarded(32'd1)) ptof_ptoF_extracter_fifo_output_reg(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(ptof_ptoF_extracter_fifo_output_reg$D_IN),
							       .ENQ(ptof_ptoF_extracter_fifo_output_reg$ENQ),
							       .DEQ(ptof_ptoF_extracter_fifo_output_reg$DEQ),
							       .CLR(ptof_ptoF_extracter_fifo_output_reg$CLR),
							       .D_OUT(ptof_ptoF_extracter_fifo_output_reg$D_OUT),
							       .FULL_N(ptof_ptoF_extracter_fifo_output_reg$FULL_N),
							       .EMPTY_N(ptof_ptoF_extracter_fifo_output_reg$EMPTY_N));

  // submodule ptof_ptoF_extracter_fifo_stage0_reg
  FIFO2 #(.width(32'd34),
	  .guarded(32'd1)) ptof_ptoF_extracter_fifo_stage0_reg(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(ptof_ptoF_extracter_fifo_stage0_reg$D_IN),
							       .ENQ(ptof_ptoF_extracter_fifo_stage0_reg$ENQ),
							       .DEQ(ptof_ptoF_extracter_fifo_stage0_reg$DEQ),
							       .CLR(ptof_ptoF_extracter_fifo_stage0_reg$CLR),
							       .D_OUT(ptof_ptoF_extracter_fifo_stage0_reg$D_OUT),
							       .FULL_N(ptof_ptoF_extracter_fifo_stage0_reg$FULL_N),
							       .EMPTY_N(ptof_ptoF_extracter_fifo_stage0_reg$EMPTY_N));

  // submodule ptof_ptoF_extracter_fifo_stage1_reg
  FIFO2 #(.width(32'd43),
	  .guarded(32'd1)) ptof_ptoF_extracter_fifo_stage1_reg(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(ptof_ptoF_extracter_fifo_stage1_reg$D_IN),
							       .ENQ(ptof_ptoF_extracter_fifo_stage1_reg$ENQ),
							       .DEQ(ptof_ptoF_extracter_fifo_stage1_reg$DEQ),
							       .CLR(ptof_ptoF_extracter_fifo_stage1_reg$CLR),
							       .D_OUT(ptof_ptoF_extracter_fifo_stage1_reg$D_OUT),
							       .FULL_N(ptof_ptoF_extracter_fifo_stage1_reg$FULL_N),
							       .EMPTY_N(ptof_ptoF_extracter_fifo_stage1_reg$EMPTY_N));

  // submodule ptof_ptoF_extracter_fifo_stage2_reg
  FIFO2 #(.width(32'd40),
	  .guarded(32'd1)) ptof_ptoF_extracter_fifo_stage2_reg(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(ptof_ptoF_extracter_fifo_stage2_reg$D_IN),
							       .ENQ(ptof_ptoF_extracter_fifo_stage2_reg$ENQ),
							       .DEQ(ptof_ptoF_extracter_fifo_stage2_reg$DEQ),
							       .CLR(ptof_ptoF_extracter_fifo_stage2_reg$CLR),
							       .D_OUT(ptof_ptoF_extracter_fifo_stage2_reg$D_OUT),
							       .FULL_N(ptof_ptoF_extracter_fifo_stage2_reg$FULL_N),
							       .EMPTY_N(ptof_ptoF_extracter_fifo_stage2_reg$EMPTY_N));

  // submodule ptof_ptoF_fifo_input_reg
  FIFO2 #(.width(32'd32),
	  .guarded(32'd1)) ptof_ptoF_fifo_input_reg(.RST(RST_N),
						    .CLK(CLK),
						    .D_IN(ptof_ptoF_fifo_input_reg$D_IN),
						    .ENQ(ptof_ptoF_fifo_input_reg$ENQ),
						    .DEQ(ptof_ptoF_fifo_input_reg$DEQ),
						    .CLR(ptof_ptoF_fifo_input_reg$CLR),
						    .D_OUT(ptof_ptoF_fifo_input_reg$D_OUT),
						    .FULL_N(ptof_ptoF_fifo_input_reg$FULL_N),
						    .EMPTY_N(ptof_ptoF_fifo_input_reg$EMPTY_N));

  // submodule ptof_ptoF_fifo_output_reg
  FIFO2 #(.width(32'd32),
	  .guarded(32'd1)) ptof_ptoF_fifo_output_reg(.RST(RST_N),
						     .CLK(CLK),
						     .D_IN(ptof_ptoF_fifo_output_reg$D_IN),
						     .ENQ(ptof_ptoF_fifo_output_reg$ENQ),
						     .DEQ(ptof_ptoF_fifo_output_reg$DEQ),
						     .CLR(ptof_ptoF_fifo_output_reg$CLR),
						     .D_OUT(ptof_ptoF_fifo_output_reg$D_OUT),
						     .FULL_N(ptof_ptoF_fifo_output_reg$FULL_N),
						     .EMPTY_N(ptof_ptoF_fifo_output_reg$EMPTY_N));

  // submodule ptof_ptoF_fifo_stage0_reg
  FIFO2 #(.width(32'd42),
	  .guarded(32'd1)) ptof_ptoF_fifo_stage0_reg(.RST(RST_N),
						     .CLK(CLK),
						     .D_IN(ptof_ptoF_fifo_stage0_reg$D_IN),
						     .ENQ(ptof_ptoF_fifo_stage0_reg$ENQ),
						     .DEQ(ptof_ptoF_fifo_stage0_reg$DEQ),
						     .CLR(ptof_ptoF_fifo_stage0_reg$CLR),
						     .D_OUT(ptof_ptoF_fifo_stage0_reg$D_OUT),
						     .FULL_N(ptof_ptoF_fifo_stage0_reg$FULL_N),
						     .EMPTY_N(ptof_ptoF_fifo_stage0_reg$EMPTY_N));

  // submodule ptoq_ffI
  FIFO2 #(.width(32'd32), .guarded(32'd1)) ptoq_ffI(.RST(RST_N),
						    .CLK(CLK),
						    .D_IN(ptoq_ffI$D_IN),
						    .ENQ(ptoq_ffI$ENQ),
						    .DEQ(ptoq_ffI$DEQ),
						    .CLR(ptoq_ffI$CLR),
						    .D_OUT(ptoq_ffI$D_OUT),
						    .FULL_N(ptoq_ffI$FULL_N),
						    .EMPTY_N(ptoq_ffI$EMPTY_N));

  // submodule ptoq_ffO
  FIFO20 #(.guarded(32'd1)) ptoq_ffO(.RST(RST_N),
				     .CLK(CLK),
				     .ENQ(ptoq_ffO$ENQ),
				     .DEQ(ptoq_ffO$DEQ),
				     .CLR(ptoq_ffO$CLR),
				     .FULL_N(ptoq_ffO$FULL_N),
				     .EMPTY_N(ptoq_ffO$EMPTY_N));

  // submodule ptoq_positToquire_extracter_fifo_input_reg
  FIFO2 #(.width(32'd32),
	  .guarded(32'd1)) ptoq_positToquire_extracter_fifo_input_reg(.RST(RST_N),
								      .CLK(CLK),
								      .D_IN(ptoq_positToquire_extracter_fifo_input_reg$D_IN),
								      .ENQ(ptoq_positToquire_extracter_fifo_input_reg$ENQ),
								      .DEQ(ptoq_positToquire_extracter_fifo_input_reg$DEQ),
								      .CLR(ptoq_positToquire_extracter_fifo_input_reg$CLR),
								      .D_OUT(ptoq_positToquire_extracter_fifo_input_reg$D_OUT),
								      .FULL_N(ptoq_positToquire_extracter_fifo_input_reg$FULL_N),
								      .EMPTY_N(ptoq_positToquire_extracter_fifo_input_reg$EMPTY_N));

  // submodule ptoq_positToquire_extracter_fifo_output_reg
  FIFO2 #(.width(32'd38),
	  .guarded(32'd1)) ptoq_positToquire_extracter_fifo_output_reg(.RST(RST_N),
								       .CLK(CLK),
								       .D_IN(ptoq_positToquire_extracter_fifo_output_reg$D_IN),
								       .ENQ(ptoq_positToquire_extracter_fifo_output_reg$ENQ),
								       .DEQ(ptoq_positToquire_extracter_fifo_output_reg$DEQ),
								       .CLR(ptoq_positToquire_extracter_fifo_output_reg$CLR),
								       .D_OUT(ptoq_positToquire_extracter_fifo_output_reg$D_OUT),
								       .FULL_N(ptoq_positToquire_extracter_fifo_output_reg$FULL_N),
								       .EMPTY_N(ptoq_positToquire_extracter_fifo_output_reg$EMPTY_N));

  // submodule ptoq_positToquire_extracter_fifo_stage0_reg
  FIFO2 #(.width(32'd34),
	  .guarded(32'd1)) ptoq_positToquire_extracter_fifo_stage0_reg(.RST(RST_N),
								       .CLK(CLK),
								       .D_IN(ptoq_positToquire_extracter_fifo_stage0_reg$D_IN),
								       .ENQ(ptoq_positToquire_extracter_fifo_stage0_reg$ENQ),
								       .DEQ(ptoq_positToquire_extracter_fifo_stage0_reg$DEQ),
								       .CLR(ptoq_positToquire_extracter_fifo_stage0_reg$CLR),
								       .D_OUT(ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT),
								       .FULL_N(ptoq_positToquire_extracter_fifo_stage0_reg$FULL_N),
								       .EMPTY_N(ptoq_positToquire_extracter_fifo_stage0_reg$EMPTY_N));

  // submodule ptoq_positToquire_extracter_fifo_stage1_reg
  FIFO2 #(.width(32'd43),
	  .guarded(32'd1)) ptoq_positToquire_extracter_fifo_stage1_reg(.RST(RST_N),
								       .CLK(CLK),
								       .D_IN(ptoq_positToquire_extracter_fifo_stage1_reg$D_IN),
								       .ENQ(ptoq_positToquire_extracter_fifo_stage1_reg$ENQ),
								       .DEQ(ptoq_positToquire_extracter_fifo_stage1_reg$DEQ),
								       .CLR(ptoq_positToquire_extracter_fifo_stage1_reg$CLR),
								       .D_OUT(ptoq_positToquire_extracter_fifo_stage1_reg$D_OUT),
								       .FULL_N(ptoq_positToquire_extracter_fifo_stage1_reg$FULL_N),
								       .EMPTY_N(ptoq_positToquire_extracter_fifo_stage1_reg$EMPTY_N));

  // submodule ptoq_positToquire_extracter_fifo_stage2_reg
  FIFO2 #(.width(32'd40),
	  .guarded(32'd1)) ptoq_positToquire_extracter_fifo_stage2_reg(.RST(RST_N),
								       .CLK(CLK),
								       .D_IN(ptoq_positToquire_extracter_fifo_stage2_reg$D_IN),
								       .ENQ(ptoq_positToquire_extracter_fifo_stage2_reg$ENQ),
								       .DEQ(ptoq_positToquire_extracter_fifo_stage2_reg$DEQ),
								       .CLR(ptoq_positToquire_extracter_fifo_stage2_reg$CLR),
								       .D_OUT(ptoq_positToquire_extracter_fifo_stage2_reg$D_OUT),
								       .FULL_N(ptoq_positToquire_extracter_fifo_stage2_reg$FULL_N),
								       .EMPTY_N(ptoq_positToquire_extracter_fifo_stage2_reg$EMPTY_N));

  // submodule ptoq_positToquire_fifo_input_reg
  FIFO2 #(.width(32'd32),
	  .guarded(32'd1)) ptoq_positToquire_fifo_input_reg(.RST(RST_N),
							    .CLK(CLK),
							    .D_IN(ptoq_positToquire_fifo_input_reg$D_IN),
							    .ENQ(ptoq_positToquire_fifo_input_reg$ENQ),
							    .DEQ(ptoq_positToquire_fifo_input_reg$DEQ),
							    .CLR(ptoq_positToquire_fifo_input_reg$CLR),
							    .D_OUT(ptoq_positToquire_fifo_input_reg$D_OUT),
							    .FULL_N(ptoq_positToquire_fifo_input_reg$FULL_N),
							    .EMPTY_N(ptoq_positToquire_fifo_input_reg$EMPTY_N));

  // submodule ptoq_positToquire_fifo_output_reg
  FIFO2 #(.width(32'd512),
	  .guarded(32'd1)) ptoq_positToquire_fifo_output_reg(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(ptoq_positToquire_fifo_output_reg$D_IN),
							     .ENQ(ptoq_positToquire_fifo_output_reg$ENQ),
							     .DEQ(ptoq_positToquire_fifo_output_reg$DEQ),
							     .CLR(ptoq_positToquire_fifo_output_reg$CLR),
							     .D_OUT(ptoq_positToquire_fifo_output_reg$D_OUT),
							     .FULL_N(ptoq_positToquire_fifo_output_reg$FULL_N),
							     .EMPTY_N(ptoq_positToquire_fifo_output_reg$EMPTY_N));

  // submodule ptoq_positToquire_fifo_stage0_reg
  FIFO2 #(.width(32'd38),
	  .guarded(32'd1)) ptoq_positToquire_fifo_stage0_reg(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(ptoq_positToquire_fifo_stage0_reg$D_IN),
							     .ENQ(ptoq_positToquire_fifo_stage0_reg$ENQ),
							     .DEQ(ptoq_positToquire_fifo_stage0_reg$DEQ),
							     .CLR(ptoq_positToquire_fifo_stage0_reg$CLR),
							     .D_OUT(),
							     .FULL_N(),
							     .EMPTY_N());

  // submodule ptoq_positToquire_fifo_stage1_reg
  FIFO2 #(.width(32'd483),
	  .guarded(32'd1)) ptoq_positToquire_fifo_stage1_reg(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(ptoq_positToquire_fifo_stage1_reg$D_IN),
							     .ENQ(ptoq_positToquire_fifo_stage1_reg$ENQ),
							     .DEQ(ptoq_positToquire_fifo_stage1_reg$DEQ),
							     .CLR(ptoq_positToquire_fifo_stage1_reg$CLR),
							     .D_OUT(ptoq_positToquire_fifo_stage1_reg$D_OUT),
							     .FULL_N(ptoq_positToquire_fifo_stage1_reg$FULL_N),
							     .EMPTY_N(ptoq_positToquire_fifo_stage1_reg$EMPTY_N));

  // submodule qtop_ffI
  FIFO20 #(.guarded(32'd1)) qtop_ffI(.RST(RST_N),
				     .CLK(CLK),
				     .ENQ(qtop_ffI$ENQ),
				     .DEQ(qtop_ffI$DEQ),
				     .CLR(qtop_ffI$CLR),
				     .FULL_N(qtop_ffI$FULL_N),
				     .EMPTY_N(qtop_ffI$EMPTY_N));

  // submodule qtop_ffO
  FIFO2 #(.width(32'd36), .guarded(32'd1)) qtop_ffO(.RST(RST_N),
						    .CLK(CLK),
						    .D_IN(qtop_ffO$D_IN),
						    .ENQ(qtop_ffO$ENQ),
						    .DEQ(qtop_ffO$DEQ),
						    .CLR(qtop_ffO$CLR),
						    .D_OUT(qtop_ffO$D_OUT),
						    .FULL_N(qtop_ffO$FULL_N),
						    .EMPTY_N(qtop_ffO$EMPTY_N));

  // submodule qtop_quireToPosit1_fifo_input_reg
  FIFO2 #(.width(32'd515),
	  .guarded(32'd1)) qtop_quireToPosit1_fifo_input_reg(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(qtop_quireToPosit1_fifo_input_reg$D_IN),
							     .ENQ(qtop_quireToPosit1_fifo_input_reg$ENQ),
							     .DEQ(qtop_quireToPosit1_fifo_input_reg$DEQ),
							     .CLR(qtop_quireToPosit1_fifo_input_reg$CLR),
							     .D_OUT(qtop_quireToPosit1_fifo_input_reg$D_OUT),
							     .FULL_N(qtop_quireToPosit1_fifo_input_reg$FULL_N),
							     .EMPTY_N(qtop_quireToPosit1_fifo_input_reg$EMPTY_N));

  // submodule qtop_quireToPosit1_fifo_output_reg
  FIFO2 #(.width(32'd36),
	  .guarded(32'd1)) qtop_quireToPosit1_fifo_output_reg(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(qtop_quireToPosit1_fifo_output_reg$D_IN),
							      .ENQ(qtop_quireToPosit1_fifo_output_reg$ENQ),
							      .DEQ(qtop_quireToPosit1_fifo_output_reg$DEQ),
							      .CLR(qtop_quireToPosit1_fifo_output_reg$CLR),
							      .D_OUT(qtop_quireToPosit1_fifo_output_reg$D_OUT),
							      .FULL_N(qtop_quireToPosit1_fifo_output_reg$FULL_N),
							      .EMPTY_N(qtop_quireToPosit1_fifo_output_reg$EMPTY_N));

  // submodule qtop_quireToPosit1_fifo_stage0_reg
  FIFO2 #(.width(32'd523),
	  .guarded(32'd1)) qtop_quireToPosit1_fifo_stage0_reg(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(qtop_quireToPosit1_fifo_stage0_reg$D_IN),
							      .ENQ(qtop_quireToPosit1_fifo_stage0_reg$ENQ),
							      .DEQ(qtop_quireToPosit1_fifo_stage0_reg$DEQ),
							      .CLR(qtop_quireToPosit1_fifo_stage0_reg$CLR),
							      .D_OUT(qtop_quireToPosit1_fifo_stage0_reg$D_OUT),
							      .FULL_N(qtop_quireToPosit1_fifo_stage0_reg$FULL_N),
							      .EMPTY_N(qtop_quireToPosit1_fifo_stage0_reg$EMPTY_N));

  // submodule qtop_quireToPosit1_fifo_stage1_reg
  FIFO2 #(.width(32'd41),
	  .guarded(32'd1)) qtop_quireToPosit1_fifo_stage1_reg(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(qtop_quireToPosit1_fifo_stage1_reg$D_IN),
							      .ENQ(qtop_quireToPosit1_fifo_stage1_reg$ENQ),
							      .DEQ(qtop_quireToPosit1_fifo_stage1_reg$DEQ),
							      .CLR(qtop_quireToPosit1_fifo_stage1_reg$CLR),
							      .D_OUT(qtop_quireToPosit1_fifo_stage1_reg$D_OUT),
							      .FULL_N(qtop_quireToPosit1_fifo_stage1_reg$FULL_N),
							      .EMPTY_N(qtop_quireToPosit1_fifo_stage1_reg$EMPTY_N));

  // submodule qtop_quireToPosit1_normalizer_fifo_input_reg
  FIFO2 #(.width(32'd41),
	  .guarded(32'd1)) qtop_quireToPosit1_normalizer_fifo_input_reg(.RST(RST_N),
									.CLK(CLK),
									.D_IN(qtop_quireToPosit1_normalizer_fifo_input_reg$D_IN),
									.ENQ(qtop_quireToPosit1_normalizer_fifo_input_reg$ENQ),
									.DEQ(qtop_quireToPosit1_normalizer_fifo_input_reg$DEQ),
									.CLR(qtop_quireToPosit1_normalizer_fifo_input_reg$CLR),
									.D_OUT(qtop_quireToPosit1_normalizer_fifo_input_reg$D_OUT),
									.FULL_N(qtop_quireToPosit1_normalizer_fifo_input_reg$FULL_N),
									.EMPTY_N(qtop_quireToPosit1_normalizer_fifo_input_reg$EMPTY_N));

  // submodule qtop_quireToPosit1_normalizer_fifo_output_reg
  FIFO2 #(.width(32'd36),
	  .guarded(32'd1)) qtop_quireToPosit1_normalizer_fifo_output_reg(.RST(RST_N),
									 .CLK(CLK),
									 .D_IN(qtop_quireToPosit1_normalizer_fifo_output_reg$D_IN),
									 .ENQ(qtop_quireToPosit1_normalizer_fifo_output_reg$ENQ),
									 .DEQ(qtop_quireToPosit1_normalizer_fifo_output_reg$DEQ),
									 .CLR(qtop_quireToPosit1_normalizer_fifo_output_reg$CLR),
									 .D_OUT(qtop_quireToPosit1_normalizer_fifo_output_reg$D_OUT),
									 .FULL_N(qtop_quireToPosit1_normalizer_fifo_output_reg$FULL_N),
									 .EMPTY_N(qtop_quireToPosit1_normalizer_fifo_output_reg$EMPTY_N));

  // submodule qtop_quireToPosit1_normalizer_fifo_stage0_reg
  FIFO2 #(.width(32'd71),
	  .guarded(32'd1)) qtop_quireToPosit1_normalizer_fifo_stage0_reg(.RST(RST_N),
									 .CLK(CLK),
									 .D_IN(qtop_quireToPosit1_normalizer_fifo_stage0_reg$D_IN),
									 .ENQ(qtop_quireToPosit1_normalizer_fifo_stage0_reg$ENQ),
									 .DEQ(qtop_quireToPosit1_normalizer_fifo_stage0_reg$DEQ),
									 .CLR(qtop_quireToPosit1_normalizer_fifo_stage0_reg$CLR),
									 .D_OUT(qtop_quireToPosit1_normalizer_fifo_stage0_reg$D_OUT),
									 .FULL_N(qtop_quireToPosit1_normalizer_fifo_stage0_reg$FULL_N),
									 .EMPTY_N(qtop_quireToPosit1_normalizer_fifo_stage0_reg$EMPTY_N));

  // submodule qtop_quireToPosit1_normalizer_fifo_stage1_reg
  FIFO2 #(.width(32'd75),
	  .guarded(32'd1)) qtop_quireToPosit1_normalizer_fifo_stage1_reg(.RST(RST_N),
									 .CLK(CLK),
									 .D_IN(qtop_quireToPosit1_normalizer_fifo_stage1_reg$D_IN),
									 .ENQ(qtop_quireToPosit1_normalizer_fifo_stage1_reg$ENQ),
									 .DEQ(qtop_quireToPosit1_normalizer_fifo_stage1_reg$DEQ),
									 .CLR(qtop_quireToPosit1_normalizer_fifo_stage1_reg$CLR),
									 .D_OUT(qtop_quireToPosit1_normalizer_fifo_stage1_reg$D_OUT),
									 .FULL_N(qtop_quireToPosit1_normalizer_fifo_stage1_reg$FULL_N),
									 .EMPTY_N(qtop_quireToPosit1_normalizer_fifo_stage1_reg$EMPTY_N));

  // submodule qtop_quireToPosit1_normalizer_fifo_stage2_reg
  FIFO2 #(.width(32'd36),
	  .guarded(32'd1)) qtop_quireToPosit1_normalizer_fifo_stage2_reg(.RST(RST_N),
									 .CLK(CLK),
									 .D_IN(qtop_quireToPosit1_normalizer_fifo_stage2_reg$D_IN),
									 .ENQ(qtop_quireToPosit1_normalizer_fifo_stage2_reg$ENQ),
									 .DEQ(qtop_quireToPosit1_normalizer_fifo_stage2_reg$DEQ),
									 .CLR(qtop_quireToPosit1_normalizer_fifo_stage2_reg$CLR),
									 .D_OUT(qtop_quireToPosit1_normalizer_fifo_stage2_reg$D_OUT),
									 .FULL_N(qtop_quireToPosit1_normalizer_fifo_stage2_reg$FULL_N),
									 .EMPTY_N(qtop_quireToPosit1_normalizer_fifo_stage2_reg$EMPTY_N));

  // rule RL_rl_fdp
  assign CAN_FIRE_RL_rl_fdp =
	     ffI$EMPTY_N && fdp_ffI$FULL_N && opcode$FULL_N &&
	     ffI$D_OUT[2:0] == 3'd0 ;
  assign WILL_FIRE_RL_rl_fdp = CAN_FIRE_RL_rl_fdp ;

  // rule RL_rl_ptof
  assign CAN_FIRE_RL_rl_ptof =
	     ffI$EMPTY_N && opcode$FULL_N && ptof_ffI$FULL_N &&
	     ffI$D_OUT[2:0] == 3'd2 ;
  assign WILL_FIRE_RL_rl_ptof = CAN_FIRE_RL_rl_ptof ;

  // rule RL_rl_ftop
  assign CAN_FIRE_RL_rl_ftop =
	     ffI$EMPTY_N && opcode$FULL_N && ftop_ffI$FULL_N &&
	     ffI$D_OUT[2:0] == 3'd1 ;
  assign WILL_FIRE_RL_rl_ftop = CAN_FIRE_RL_rl_ftop ;

  // rule RL_rl_ptoq
  assign CAN_FIRE_RL_rl_ptoq =
	     ffI$EMPTY_N && opcode$FULL_N && ptoq_ffI$FULL_N &&
	     ffI$D_OUT[2:0] == 3'd4 ;
  assign WILL_FIRE_RL_rl_ptoq = CAN_FIRE_RL_rl_ptoq ;

  // rule RL_rl_qtop
  assign CAN_FIRE_RL_rl_qtop =
	     ffI$EMPTY_N && opcode$FULL_N && qtop_ffI$FULL_N &&
	     ffI$D_OUT[2:0] == 3'd3 ;
  assign WILL_FIRE_RL_rl_qtop = CAN_FIRE_RL_rl_qtop ;

  // rule RL_rl_out
  assign CAN_FIRE_RL_rl_out =
	     opcode$EMPTY_N &&
	     IF_opcode_first__503_EQ_0_504_THEN_fdp_ffO_i_n_ETC___d3525 ;
  assign WILL_FIRE_RL_rl_out = CAN_FIRE_RL_rl_out ;

  // rule RL_fdp_rl_in
  assign CAN_FIRE_RL_fdp_rl_in =
	     fdp_extracter1_fifo_input_reg$FULL_N && fdp_ffI$EMPTY_N &&
	     fdp_extracter2_fifo_input_reg$FULL_N ;
  assign WILL_FIRE_RL_fdp_rl_in = CAN_FIRE_RL_fdp_rl_in ;

  // rule RL_fdp_rl_connect0
  assign CAN_FIRE_RL_fdp_rl_connect0 =
	     fdp_extracter1_fifo_output_reg$EMPTY_N &&
	     fdp_extracter2_fifo_output_reg$EMPTY_N &&
	     fdp_multiplier_fifo_input_reg$FULL_N ;
  assign WILL_FIRE_RL_fdp_rl_connect0 = CAN_FIRE_RL_fdp_rl_connect0 ;

  // rule RL_fdp_rl_connect1
  assign CAN_FIRE_RL_fdp_rl_connect1 =
	     fdp_multiplier_fifo_output_reg$EMPTY_N &&
	     fdp_adder_fifo_input_reg$FULL_N ;
  assign WILL_FIRE_RL_fdp_rl_connect1 = CAN_FIRE_RL_fdp_rl_connect1 ;

  // rule RL_fdp_extracter1_stage_0
  assign CAN_FIRE_RL_fdp_extracter1_stage_0 =
	     fdp_extracter1_fifo_input_reg$EMPTY_N &&
	     fdp_extracter1_fifo_stage0_reg$FULL_N ;
  assign WILL_FIRE_RL_fdp_extracter1_stage_0 =
	     CAN_FIRE_RL_fdp_extracter1_stage_0 ;

  // rule RL_fdp_extracter1_stage_1
  assign CAN_FIRE_RL_fdp_extracter1_stage_1 =
	     fdp_extracter1_fifo_stage0_reg$EMPTY_N &&
	     fdp_extracter1_fifo_stage1_reg$FULL_N ;
  assign WILL_FIRE_RL_fdp_extracter1_stage_1 =
	     CAN_FIRE_RL_fdp_extracter1_stage_1 ;

  // rule RL_fdp_extracter1_stage_2
  assign CAN_FIRE_RL_fdp_extracter1_stage_2 =
	     fdp_extracter1_fifo_stage1_reg$EMPTY_N &&
	     fdp_extracter1_fifo_stage2_reg$FULL_N ;
  assign WILL_FIRE_RL_fdp_extracter1_stage_2 =
	     CAN_FIRE_RL_fdp_extracter1_stage_2 ;

  // rule RL_fdp_extracter1_stage_3
  assign CAN_FIRE_RL_fdp_extracter1_stage_3 =
	     fdp_extracter1_fifo_stage2_reg$EMPTY_N &&
	     fdp_extracter1_fifo_output_reg$FULL_N ;
  assign WILL_FIRE_RL_fdp_extracter1_stage_3 =
	     CAN_FIRE_RL_fdp_extracter1_stage_3 ;

  // rule RL_fdp_extracter2_stage_0
  assign CAN_FIRE_RL_fdp_extracter2_stage_0 =
	     fdp_extracter2_fifo_input_reg$EMPTY_N &&
	     fdp_extracter2_fifo_stage0_reg$FULL_N ;
  assign WILL_FIRE_RL_fdp_extracter2_stage_0 =
	     CAN_FIRE_RL_fdp_extracter2_stage_0 ;

  // rule RL_fdp_extracter2_stage_1
  assign CAN_FIRE_RL_fdp_extracter2_stage_1 =
	     fdp_extracter2_fifo_stage0_reg$EMPTY_N &&
	     fdp_extracter2_fifo_stage1_reg$FULL_N ;
  assign WILL_FIRE_RL_fdp_extracter2_stage_1 =
	     CAN_FIRE_RL_fdp_extracter2_stage_1 ;

  // rule RL_fdp_extracter2_stage_2
  assign CAN_FIRE_RL_fdp_extracter2_stage_2 =
	     fdp_extracter2_fifo_stage1_reg$EMPTY_N &&
	     fdp_extracter2_fifo_stage2_reg$FULL_N ;
  assign WILL_FIRE_RL_fdp_extracter2_stage_2 =
	     CAN_FIRE_RL_fdp_extracter2_stage_2 ;

  // rule RL_fdp_extracter2_stage_3
  assign CAN_FIRE_RL_fdp_extracter2_stage_3 =
	     fdp_extracter2_fifo_stage2_reg$EMPTY_N &&
	     fdp_extracter2_fifo_output_reg$FULL_N ;
  assign WILL_FIRE_RL_fdp_extracter2_stage_3 =
	     CAN_FIRE_RL_fdp_extracter2_stage_3 ;

  // rule RL_fdp_multiplier_stage_0
  assign CAN_FIRE_RL_fdp_multiplier_stage_0 =
	     fdp_multiplier_fifo_input_reg$EMPTY_N &&
	     fdp_multiplier_fifo_stage0_reg$FULL_N ;
  assign WILL_FIRE_RL_fdp_multiplier_stage_0 =
	     CAN_FIRE_RL_fdp_multiplier_stage_0 ;

  // rule RL_fdp_multiplier_stage_1
  assign CAN_FIRE_RL_fdp_multiplier_stage_1 =
	     fdp_multiplier_fifo_stage0_reg$EMPTY_N &&
	     fdp_multiplier_fifo_output_reg$FULL_N ;
  assign WILL_FIRE_RL_fdp_multiplier_stage_1 =
	     CAN_FIRE_RL_fdp_multiplier_stage_1 ;

  // rule RL_fdp_adder_stage_0
  assign CAN_FIRE_RL_fdp_adder_stage_0 =
	     fdp_adder_fifo_input_reg$EMPTY_N &&
	     fdp_adder_fifo_stage0_reg$FULL_N ;
  assign WILL_FIRE_RL_fdp_adder_stage_0 = CAN_FIRE_RL_fdp_adder_stage_0 ;

  // rule RL_fdp_adder_stage_1
  assign CAN_FIRE_RL_fdp_adder_stage_1 =
	     fdp_adder_fifo_stage0_reg$EMPTY_N &&
	     fdp_adder_fifo_stage1_reg$FULL_N ;
  assign WILL_FIRE_RL_fdp_adder_stage_1 = CAN_FIRE_RL_fdp_adder_stage_1 ;

  // rule RL_fdp_adder_stage_2
  assign CAN_FIRE_RL_fdp_adder_stage_2 =
	     fdp_adder_fifo_stage1_reg$EMPTY_N &&
	     fdp_adder_fifo_output_reg$FULL_N ;
  assign WILL_FIRE_RL_fdp_adder_stage_2 = CAN_FIRE_RL_fdp_adder_stage_2 ;

  // rule RL_ptoq_rl_in
  assign CAN_FIRE_RL_ptoq_rl_in =
	     ptoq_positToquire_fifo_input_reg$FULL_N && ptoq_ffI$EMPTY_N ;
  assign WILL_FIRE_RL_ptoq_rl_in = CAN_FIRE_RL_ptoq_rl_in ;

  // rule RL_ptoq_positToquire_stage_0
  assign CAN_FIRE_RL_ptoq_positToquire_stage_0 =
	     ptoq_positToquire_fifo_input_reg$EMPTY_N &&
	     ptoq_positToquire_extracter_fifo_input_reg$FULL_N ;
  assign WILL_FIRE_RL_ptoq_positToquire_stage_0 =
	     CAN_FIRE_RL_ptoq_positToquire_stage_0 ;

  // rule RL_ptoq_positToquire_stage_1
  assign CAN_FIRE_RL_ptoq_positToquire_stage_1 =
	     ptoq_positToquire_extracter_fifo_output_reg$EMPTY_N &&
	     ptoq_positToquire_fifo_stage1_reg$FULL_N ;
  assign WILL_FIRE_RL_ptoq_positToquire_stage_1 =
	     CAN_FIRE_RL_ptoq_positToquire_stage_1 ;

  // rule RL_ptoq_positToquire_stage_2
  assign CAN_FIRE_RL_ptoq_positToquire_stage_2 =
	     ptoq_positToquire_fifo_stage1_reg$EMPTY_N &&
	     ptoq_positToquire_fifo_output_reg$FULL_N ;
  assign WILL_FIRE_RL_ptoq_positToquire_stage_2 =
	     CAN_FIRE_RL_ptoq_positToquire_stage_2 ;

  // rule RL_ptoq_positToquire_extracter_stage_0
  assign CAN_FIRE_RL_ptoq_positToquire_extracter_stage_0 =
	     ptoq_positToquire_extracter_fifo_input_reg$EMPTY_N &&
	     ptoq_positToquire_extracter_fifo_stage0_reg$FULL_N ;
  assign WILL_FIRE_RL_ptoq_positToquire_extracter_stage_0 =
	     CAN_FIRE_RL_ptoq_positToquire_extracter_stage_0 ;

  // rule RL_ptoq_positToquire_extracter_stage_1
  assign CAN_FIRE_RL_ptoq_positToquire_extracter_stage_1 =
	     ptoq_positToquire_extracter_fifo_stage0_reg$EMPTY_N &&
	     ptoq_positToquire_extracter_fifo_stage1_reg$FULL_N ;
  assign WILL_FIRE_RL_ptoq_positToquire_extracter_stage_1 =
	     CAN_FIRE_RL_ptoq_positToquire_extracter_stage_1 ;

  // rule RL_ptoq_positToquire_extracter_stage_2
  assign CAN_FIRE_RL_ptoq_positToquire_extracter_stage_2 =
	     ptoq_positToquire_extracter_fifo_stage1_reg$EMPTY_N &&
	     ptoq_positToquire_extracter_fifo_stage2_reg$FULL_N ;
  assign WILL_FIRE_RL_ptoq_positToquire_extracter_stage_2 =
	     CAN_FIRE_RL_ptoq_positToquire_extracter_stage_2 ;

  // rule RL_ptoq_positToquire_extracter_stage_3
  assign CAN_FIRE_RL_ptoq_positToquire_extracter_stage_3 =
	     ptoq_positToquire_extracter_fifo_stage2_reg$EMPTY_N &&
	     ptoq_positToquire_extracter_fifo_output_reg$FULL_N ;
  assign WILL_FIRE_RL_ptoq_positToquire_extracter_stage_3 =
	     CAN_FIRE_RL_ptoq_positToquire_extracter_stage_3 ;

  // rule RL_qtop_rl_in
  assign CAN_FIRE_RL_qtop_rl_in =
	     qtop_quireToPosit1_fifo_input_reg$FULL_N && qtop_ffI$EMPTY_N ;
  assign WILL_FIRE_RL_qtop_rl_in = CAN_FIRE_RL_qtop_rl_in ;

  // rule RL_fdp_rl_out
  assign CAN_FIRE_RL_fdp_rl_out =
	     fdp_adder_fifo_output_reg$EMPTY_N && fdp_ffO$FULL_N ;
  assign WILL_FIRE_RL_fdp_rl_out = CAN_FIRE_RL_fdp_rl_out ;

  // rule RL_ptoq_rl_out
  assign CAN_FIRE_RL_ptoq_rl_out =
	     ptoq_positToquire_fifo_output_reg$EMPTY_N && ptoq_ffO$FULL_N ;
  assign WILL_FIRE_RL_ptoq_rl_out = CAN_FIRE_RL_ptoq_rl_out ;

  // rule RL_qtop_rl_out
  assign CAN_FIRE_RL_qtop_rl_out =
	     qtop_quireToPosit1_fifo_output_reg$EMPTY_N && qtop_ffO$FULL_N ;
  assign WILL_FIRE_RL_qtop_rl_out = CAN_FIRE_RL_qtop_rl_out ;

  // rule RL_qtop_quireToPosit1_stage_0
  assign CAN_FIRE_RL_qtop_quireToPosit1_stage_0 =
	     qtop_quireToPosit1_fifo_input_reg$EMPTY_N &&
	     qtop_quireToPosit1_fifo_stage0_reg$FULL_N ;
  assign WILL_FIRE_RL_qtop_quireToPosit1_stage_0 =
	     CAN_FIRE_RL_qtop_quireToPosit1_stage_0 ;

  // rule RL_qtop_quireToPosit1_stage_1
  assign CAN_FIRE_RL_qtop_quireToPosit1_stage_1 =
	     qtop_quireToPosit1_fifo_stage0_reg$EMPTY_N &&
	     qtop_quireToPosit1_fifo_stage1_reg$FULL_N ;
  assign WILL_FIRE_RL_qtop_quireToPosit1_stage_1 =
	     CAN_FIRE_RL_qtop_quireToPosit1_stage_1 ;

  // rule RL_qtop_quireToPosit1_stage_2
  assign CAN_FIRE_RL_qtop_quireToPosit1_stage_2 =
	     qtop_quireToPosit1_fifo_stage1_reg$EMPTY_N &&
	     qtop_quireToPosit1_normalizer_fifo_input_reg$FULL_N ;
  assign WILL_FIRE_RL_qtop_quireToPosit1_stage_2 =
	     CAN_FIRE_RL_qtop_quireToPosit1_stage_2 ;

  // rule RL_qtop_quireToPosit1_rl_out
  assign CAN_FIRE_RL_qtop_quireToPosit1_rl_out =
	     qtop_quireToPosit1_normalizer_fifo_output_reg$EMPTY_N &&
	     qtop_quireToPosit1_fifo_output_reg$FULL_N ;
  assign WILL_FIRE_RL_qtop_quireToPosit1_rl_out =
	     CAN_FIRE_RL_qtop_quireToPosit1_rl_out ;

  // rule RL_qtop_quireToPosit1_normalizer_stage_0
  assign CAN_FIRE_RL_qtop_quireToPosit1_normalizer_stage_0 =
	     qtop_quireToPosit1_normalizer_fifo_input_reg$EMPTY_N &&
	     qtop_quireToPosit1_normalizer_fifo_stage0_reg$FULL_N ;
  assign WILL_FIRE_RL_qtop_quireToPosit1_normalizer_stage_0 =
	     CAN_FIRE_RL_qtop_quireToPosit1_normalizer_stage_0 ;

  // rule RL_qtop_quireToPosit1_normalizer_stage_1
  assign CAN_FIRE_RL_qtop_quireToPosit1_normalizer_stage_1 =
	     qtop_quireToPosit1_normalizer_fifo_stage0_reg$EMPTY_N &&
	     qtop_quireToPosit1_normalizer_fifo_stage1_reg$FULL_N ;
  assign WILL_FIRE_RL_qtop_quireToPosit1_normalizer_stage_1 =
	     CAN_FIRE_RL_qtop_quireToPosit1_normalizer_stage_1 ;

  // rule RL_qtop_quireToPosit1_normalizer_stage_2
  assign CAN_FIRE_RL_qtop_quireToPosit1_normalizer_stage_2 =
	     qtop_quireToPosit1_normalizer_fifo_stage1_reg$EMPTY_N &&
	     qtop_quireToPosit1_normalizer_fifo_stage2_reg$FULL_N ;
  assign WILL_FIRE_RL_qtop_quireToPosit1_normalizer_stage_2 =
	     CAN_FIRE_RL_qtop_quireToPosit1_normalizer_stage_2 ;

  // rule RL_qtop_quireToPosit1_normalizer_stage_3
  assign CAN_FIRE_RL_qtop_quireToPosit1_normalizer_stage_3 =
	     qtop_quireToPosit1_normalizer_fifo_stage2_reg$EMPTY_N &&
	     qtop_quireToPosit1_normalizer_fifo_output_reg$FULL_N ;
  assign WILL_FIRE_RL_qtop_quireToPosit1_normalizer_stage_3 =
	     CAN_FIRE_RL_qtop_quireToPosit1_normalizer_stage_3 ;

  // rule RL_ftop_rl_in
  assign CAN_FIRE_RL_ftop_rl_in =
	     ftop_fToP_fifo_input_reg$FULL_N && ftop_ffI$EMPTY_N ;
  assign WILL_FIRE_RL_ftop_rl_in = CAN_FIRE_RL_ftop_rl_in ;

  // rule RL_ftop_rl_out
  assign CAN_FIRE_RL_ftop_rl_out =
	     ftop_fToP_fifo_output_reg$EMPTY_N && ftop_ffO$FULL_N ;
  assign WILL_FIRE_RL_ftop_rl_out = CAN_FIRE_RL_ftop_rl_out ;

  // rule RL_ftop_fToP_stage_0
  assign CAN_FIRE_RL_ftop_fToP_stage_0 =
	     ftop_fToP_fifo_input_reg$EMPTY_N &&
	     ftop_fToP_fifo_stage0_reg$FULL_N ;
  assign WILL_FIRE_RL_ftop_fToP_stage_0 = CAN_FIRE_RL_ftop_fToP_stage_0 ;

  // rule RL_ftop_fToP_stage_1
  assign CAN_FIRE_RL_ftop_fToP_stage_1 =
	     ftop_fToP_fifo_stage0_reg$EMPTY_N &&
	     ftop_fToP_normalizer_fifo_input_reg$FULL_N ;
  assign WILL_FIRE_RL_ftop_fToP_stage_1 = CAN_FIRE_RL_ftop_fToP_stage_1 ;

  // rule RL_ftop_fToP_rl_out
  assign CAN_FIRE_RL_ftop_fToP_rl_out =
	     ftop_fToP_normalizer_fifo_output_reg$EMPTY_N &&
	     ftop_fToP_fifo_output_reg$FULL_N ;
  assign WILL_FIRE_RL_ftop_fToP_rl_out = CAN_FIRE_RL_ftop_fToP_rl_out ;

  // rule RL_ftop_fToP_normalizer_stage_0
  assign CAN_FIRE_RL_ftop_fToP_normalizer_stage_0 =
	     ftop_fToP_normalizer_fifo_input_reg$EMPTY_N &&
	     ftop_fToP_normalizer_fifo_stage0_reg$FULL_N ;
  assign WILL_FIRE_RL_ftop_fToP_normalizer_stage_0 =
	     CAN_FIRE_RL_ftop_fToP_normalizer_stage_0 ;

  // rule RL_ftop_fToP_normalizer_stage_1
  assign CAN_FIRE_RL_ftop_fToP_normalizer_stage_1 =
	     ftop_fToP_normalizer_fifo_stage0_reg$EMPTY_N &&
	     ftop_fToP_normalizer_fifo_stage1_reg$FULL_N ;
  assign WILL_FIRE_RL_ftop_fToP_normalizer_stage_1 =
	     CAN_FIRE_RL_ftop_fToP_normalizer_stage_1 ;

  // rule RL_ftop_fToP_normalizer_stage_2
  assign CAN_FIRE_RL_ftop_fToP_normalizer_stage_2 =
	     ftop_fToP_normalizer_fifo_stage1_reg$EMPTY_N &&
	     ftop_fToP_normalizer_fifo_stage2_reg$FULL_N ;
  assign WILL_FIRE_RL_ftop_fToP_normalizer_stage_2 =
	     CAN_FIRE_RL_ftop_fToP_normalizer_stage_2 ;

  // rule RL_ftop_fToP_normalizer_stage_3
  assign CAN_FIRE_RL_ftop_fToP_normalizer_stage_3 =
	     ftop_fToP_normalizer_fifo_stage2_reg$EMPTY_N &&
	     ftop_fToP_normalizer_fifo_output_reg$FULL_N ;
  assign WILL_FIRE_RL_ftop_fToP_normalizer_stage_3 =
	     CAN_FIRE_RL_ftop_fToP_normalizer_stage_3 ;

  // rule RL_ptof_rl_in
  assign CAN_FIRE_RL_ptof_rl_in =
	     ptof_ptoF_fifo_input_reg$FULL_N && ptof_ffI$EMPTY_N ;
  assign WILL_FIRE_RL_ptof_rl_in = CAN_FIRE_RL_ptof_rl_in ;

  // rule RL_ptof_rl_out
  assign CAN_FIRE_RL_ptof_rl_out =
	     ptof_ptoF_fifo_output_reg$EMPTY_N && ptof_ffO$FULL_N ;
  assign WILL_FIRE_RL_ptof_rl_out = CAN_FIRE_RL_ptof_rl_out ;

  // rule RL_ptof_ptoF_stage_0
  assign CAN_FIRE_RL_ptof_ptoF_stage_0 =
	     ptof_ptoF_extracter_fifo_input_reg$FULL_N &&
	     ptof_ptoF_fifo_input_reg$EMPTY_N ;
  assign WILL_FIRE_RL_ptof_ptoF_stage_0 = CAN_FIRE_RL_ptof_ptoF_stage_0 ;

  // rule RL_ptof_ptoF_stage_1
  assign CAN_FIRE_RL_ptof_ptoF_stage_1 =
	     ptof_ptoF_extracter_fifo_output_reg$EMPTY_N &&
	     ptof_ptoF_fifo_stage0_reg$FULL_N ;
  assign WILL_FIRE_RL_ptof_ptoF_stage_1 = CAN_FIRE_RL_ptof_ptoF_stage_1 ;

  // rule RL_ptof_ptoF_stage_2
  assign CAN_FIRE_RL_ptof_ptoF_stage_2 =
	     ptof_ptoF_fifo_stage0_reg$EMPTY_N &&
	     ptof_ptoF_fifo_output_reg$FULL_N ;
  assign WILL_FIRE_RL_ptof_ptoF_stage_2 = CAN_FIRE_RL_ptof_ptoF_stage_2 ;

  // rule RL_ptof_ptoF_extracter_stage_0
  assign CAN_FIRE_RL_ptof_ptoF_extracter_stage_0 =
	     ptof_ptoF_extracter_fifo_input_reg$EMPTY_N &&
	     ptof_ptoF_extracter_fifo_stage0_reg$FULL_N ;
  assign WILL_FIRE_RL_ptof_ptoF_extracter_stage_0 =
	     CAN_FIRE_RL_ptof_ptoF_extracter_stage_0 ;

  // rule RL_ptof_ptoF_extracter_stage_1
  assign CAN_FIRE_RL_ptof_ptoF_extracter_stage_1 =
	     ptof_ptoF_extracter_fifo_stage0_reg$EMPTY_N &&
	     ptof_ptoF_extracter_fifo_stage1_reg$FULL_N ;
  assign WILL_FIRE_RL_ptof_ptoF_extracter_stage_1 =
	     CAN_FIRE_RL_ptof_ptoF_extracter_stage_1 ;

  // rule RL_ptof_ptoF_extracter_stage_2
  assign CAN_FIRE_RL_ptof_ptoF_extracter_stage_2 =
	     ptof_ptoF_extracter_fifo_stage1_reg$EMPTY_N &&
	     ptof_ptoF_extracter_fifo_stage2_reg$FULL_N ;
  assign WILL_FIRE_RL_ptof_ptoF_extracter_stage_2 =
	     CAN_FIRE_RL_ptof_ptoF_extracter_stage_2 ;

  // rule RL_ptof_ptoF_extracter_stage_3
  assign CAN_FIRE_RL_ptof_ptoF_extracter_stage_3 =
	     ptof_ptoF_extracter_fifo_stage2_reg$EMPTY_N &&
	     ptof_ptoF_extracter_fifo_output_reg$FULL_N ;
  assign WILL_FIRE_RL_ptof_ptoF_extracter_stage_3 =
	     CAN_FIRE_RL_ptof_ptoF_extracter_stage_3 ;

  // register rg_quire
  assign rg_quire$D_IN =
	     WILL_FIRE_RL_ptoq_rl_out ?
	       ptoq_positToquire_fifo_output_reg$D_OUT :
	       fdp_adder_fifo_output_reg$D_OUT ;
  assign rg_quire$EN = WILL_FIRE_RL_fdp_rl_out || WILL_FIRE_RL_ptoq_rl_out ;

  // submodule fdp_adder_fifo_input_reg
  assign fdp_adder_fifo_input_reg$D_IN =
	     { rg_quire[511],
	       3'd0,
	       rg_quire[510:0],
	       fdp_multiplier_fifo_output_reg$D_OUT } ;
  assign fdp_adder_fifo_input_reg$ENQ = CAN_FIRE_RL_fdp_rl_connect1 ;
  assign fdp_adder_fifo_input_reg$DEQ = CAN_FIRE_RL_fdp_adder_stage_0 ;
  assign fdp_adder_fifo_input_reg$CLR = 1'b0 ;

  // submodule fdp_adder_fifo_output_reg
  assign fdp_adder_fifo_output_reg$D_IN =
	     fdp_adder_fifo_stage1_reg$D_OUT[513] ?
	       512'h80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 :
	       ((fdp_adder_fifo_stage1_reg$D_OUT[512:511] == 2'd2) ?
		  512'd0 :
		  x__h70393) ;
  assign fdp_adder_fifo_output_reg$ENQ = CAN_FIRE_RL_fdp_adder_stage_2 ;
  assign fdp_adder_fifo_output_reg$DEQ = CAN_FIRE_RL_fdp_rl_out ;
  assign fdp_adder_fifo_output_reg$CLR = 1'b0 ;

  // submodule fdp_adder_fifo_stage0_reg
  assign fdp_adder_fifo_stage0_reg$D_IN =
	     { (!fdp_adder_fifo_input_reg$D_OUT[1031] &&
		!fdp_adder_fifo_input_reg$D_OUT[513] &&
		fdp_adder_fifo_input_reg_first__60_BIT_1031_61_ETC___d869[511]) ?
		 512'h7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF :
		 ((fdp_adder_fifo_input_reg$D_OUT[1031] &&
		   fdp_adder_fifo_input_reg$D_OUT[513] &&
		   !fdp_adder_fifo_input_reg_first__60_BIT_1031_61_ETC___d869[511]) ?
		    512'h80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 :
		    fdp_adder_fifo_input_reg_first__60_BIT_1031_61_ETC___d869),
	       x__h44700,
	       x__h44707,
	       fdp_adder_fifo_input_reg$D_OUT[1029:1028],
	       fdp_adder_fifo_input_reg$D_OUT[516:514] } ;
  assign fdp_adder_fifo_stage0_reg$ENQ = CAN_FIRE_RL_fdp_adder_stage_0 ;
  assign fdp_adder_fifo_stage0_reg$DEQ = CAN_FIRE_RL_fdp_adder_stage_1 ;
  assign fdp_adder_fifo_stage0_reg$CLR = 1'b0 ;

  // submodule fdp_adder_fifo_stage1_reg
  assign fdp_adder_fifo_stage1_reg$D_IN =
	     { fdp_adder_fifo_stage0_reg$D_OUT[518],
	       x__h48416,
	       IF_INV_NOT_IF_NOT_fdp_adder_fifo_stage0_reg_fi_ETC___d931,
	       x__h48435[510:0] } ;
  assign fdp_adder_fifo_stage1_reg$ENQ = CAN_FIRE_RL_fdp_adder_stage_1 ;
  assign fdp_adder_fifo_stage1_reg$DEQ = CAN_FIRE_RL_fdp_adder_stage_2 ;
  assign fdp_adder_fifo_stage1_reg$CLR = 1'b0 ;

  // submodule fdp_extracter1_fifo_input_reg
  assign fdp_extracter1_fifo_input_reg$D_IN = fdp_ffI$D_OUT[63:32] ;
  assign fdp_extracter1_fifo_input_reg$ENQ = CAN_FIRE_RL_fdp_rl_in ;
  assign fdp_extracter1_fifo_input_reg$DEQ =
	     CAN_FIRE_RL_fdp_extracter1_stage_0 ;
  assign fdp_extracter1_fifo_input_reg$CLR = 1'b0 ;

  // submodule fdp_extracter1_fifo_output_reg
  assign fdp_extracter1_fifo_output_reg$D_IN =
	     { fdp_extracter1_fifo_stage2_reg$D_OUT[39:37],
	       (fdp_extracter1_fifo_stage2_reg$D_OUT[39:38] == 2'd2) ?
		 35'd0 :
		 { fdp_extracter1_fifo_stage2_reg$D_OUT[36:29] +
		   { 6'd0, fdp_extracter1_fifo_stage2_reg$D_OUT[28:27] },
		   fdp_extracter1_fifo_stage2_reg$D_OUT[26:0] } } ;
  assign fdp_extracter1_fifo_output_reg$ENQ =
	     CAN_FIRE_RL_fdp_extracter1_stage_3 ;
  assign fdp_extracter1_fifo_output_reg$DEQ = CAN_FIRE_RL_fdp_rl_connect0 ;
  assign fdp_extracter1_fifo_output_reg$CLR = 1'b0 ;

  // submodule fdp_extracter1_fifo_stage0_reg
  assign fdp_extracter1_fifo_stage0_reg$D_IN =
	     { (fdp_extracter1_fifo_input_reg$D_OUT[30:0] == 31'd0 &&
		!fdp_extracter1_fifo_input_reg$D_OUT[31]) ?
		 2'd2 :
		 ((fdp_extracter1_fifo_input_reg$D_OUT[30:0] == 31'd0 &&
		   fdp_extracter1_fifo_input_reg$D_OUT[31]) ?
		    2'd1 :
		    2'd0),
	       fdp_extracter1_fifo_input_reg$D_OUT[31],
	       stage0_regf_new_inp0__h790 } ;
  assign fdp_extracter1_fifo_stage0_reg$ENQ =
	     CAN_FIRE_RL_fdp_extracter1_stage_0 ;
  assign fdp_extracter1_fifo_stage0_reg$DEQ =
	     CAN_FIRE_RL_fdp_extracter1_stage_1 ;
  assign fdp_extracter1_fifo_stage0_reg$CLR = 1'b0 ;

  // submodule fdp_extracter1_fifo_stage1_reg
  assign fdp_extracter1_fifo_stage1_reg$D_IN =
	     { fdp_extracter1_fifo_stage0_reg$D_OUT[33:31],
	       fdp_extracter1_fifo_stage0_reg$D_OUT[30] ? b__h1103 : b__h1105,
	       fdp_extracter1_fifo_stage0_reg$D_OUT[28:0],
	       IF_fdp_extracter1_fifo_stage0_reg_first__9_BIT_ETC___d277 } ;
  assign fdp_extracter1_fifo_stage1_reg$ENQ =
	     CAN_FIRE_RL_fdp_extracter1_stage_1 ;
  assign fdp_extracter1_fifo_stage1_reg$DEQ =
	     CAN_FIRE_RL_fdp_extracter1_stage_2 ;
  assign fdp_extracter1_fifo_stage1_reg$CLR = 1'b0 ;

  // submodule fdp_extracter1_fifo_stage2_reg
  assign fdp_extracter1_fifo_stage2_reg$D_IN =
	     { fdp_extracter1_fifo_stage1_reg$D_OUT[42:40],
	       SEXT_fdp_extracter1_fifo_stage1_regD_OUT_BITS__ETC__q26[5:0],
	       2'd0,
	       stage2_regf_expo__h9961,
	       stage2_regf_frac__h9962 } ;
  assign fdp_extracter1_fifo_stage2_reg$ENQ =
	     CAN_FIRE_RL_fdp_extracter1_stage_2 ;
  assign fdp_extracter1_fifo_stage2_reg$DEQ =
	     CAN_FIRE_RL_fdp_extracter1_stage_3 ;
  assign fdp_extracter1_fifo_stage2_reg$CLR = 1'b0 ;

  // submodule fdp_extracter2_fifo_input_reg
  assign fdp_extracter2_fifo_input_reg$D_IN = fdp_ffI$D_OUT[31:0] ;
  assign fdp_extracter2_fifo_input_reg$ENQ = CAN_FIRE_RL_fdp_rl_in ;
  assign fdp_extracter2_fifo_input_reg$DEQ =
	     CAN_FIRE_RL_fdp_extracter2_stage_0 ;
  assign fdp_extracter2_fifo_input_reg$CLR = 1'b0 ;

  // submodule fdp_extracter2_fifo_output_reg
  assign fdp_extracter2_fifo_output_reg$D_IN =
	     { fdp_extracter2_fifo_stage2_reg$D_OUT[39:37],
	       (fdp_extracter2_fifo_stage2_reg$D_OUT[39:38] == 2'd2) ?
		 35'd0 :
		 { fdp_extracter2_fifo_stage2_reg$D_OUT[36:29] +
		   { 6'd0, fdp_extracter2_fifo_stage2_reg$D_OUT[28:27] },
		   fdp_extracter2_fifo_stage2_reg$D_OUT[26:0] } } ;
  assign fdp_extracter2_fifo_output_reg$ENQ =
	     CAN_FIRE_RL_fdp_extracter2_stage_3 ;
  assign fdp_extracter2_fifo_output_reg$DEQ = CAN_FIRE_RL_fdp_rl_connect0 ;
  assign fdp_extracter2_fifo_output_reg$CLR = 1'b0 ;

  // submodule fdp_extracter2_fifo_stage0_reg
  assign fdp_extracter2_fifo_stage0_reg$D_IN =
	     { (fdp_extracter2_fifo_input_reg$D_OUT[30:0] == 31'd0 &&
		!fdp_extracter2_fifo_input_reg$D_OUT[31]) ?
		 2'd2 :
		 ((fdp_extracter2_fifo_input_reg$D_OUT[30:0] == 31'd0 &&
		   fdp_extracter2_fifo_input_reg$D_OUT[31]) ?
		    2'd1 :
		    2'd0),
	       fdp_extracter2_fifo_input_reg$D_OUT[31],
	       stage0_regf_new_inp0__h11094 } ;
  assign fdp_extracter2_fifo_stage0_reg$ENQ =
	     CAN_FIRE_RL_fdp_extracter2_stage_0 ;
  assign fdp_extracter2_fifo_stage0_reg$DEQ =
	     CAN_FIRE_RL_fdp_extracter2_stage_1 ;
  assign fdp_extracter2_fifo_stage0_reg$CLR = 1'b0 ;

  // submodule fdp_extracter2_fifo_stage1_reg
  assign fdp_extracter2_fifo_stage1_reg$D_IN =
	     { fdp_extracter2_fifo_stage0_reg$D_OUT[33:31],
	       fdp_extracter2_fifo_stage0_reg$D_OUT[30] ?
		 b__h11388 :
		 b__h11390,
	       fdp_extracter2_fifo_stage0_reg$D_OUT[28:0],
	       IF_fdp_extracter2_fifo_stage0_reg_first__94_BI_ETC___d652 } ;
  assign fdp_extracter2_fifo_stage1_reg$ENQ =
	     CAN_FIRE_RL_fdp_extracter2_stage_1 ;
  assign fdp_extracter2_fifo_stage1_reg$DEQ =
	     CAN_FIRE_RL_fdp_extracter2_stage_2 ;
  assign fdp_extracter2_fifo_stage1_reg$CLR = 1'b0 ;

  // submodule fdp_extracter2_fifo_stage2_reg
  assign fdp_extracter2_fifo_stage2_reg$D_IN =
	     { fdp_extracter2_fifo_stage1_reg$D_OUT[42:40],
	       SEXT_fdp_extracter2_fifo_stage1_regD_OUT_BITS__ETC__q28[5:0],
	       2'd0,
	       stage2_regf_expo__h20242,
	       stage2_regf_frac__h20243 } ;
  assign fdp_extracter2_fifo_stage2_reg$ENQ =
	     CAN_FIRE_RL_fdp_extracter2_stage_2 ;
  assign fdp_extracter2_fifo_stage2_reg$DEQ =
	     CAN_FIRE_RL_fdp_extracter2_stage_3 ;
  assign fdp_extracter2_fifo_stage2_reg$CLR = 1'b0 ;

  // submodule fdp_ffI
  assign fdp_ffI$D_IN = { ffI$D_OUT[103:72], ffI$D_OUT[37:6] } ;
  assign fdp_ffI$ENQ = CAN_FIRE_RL_rl_fdp ;
  assign fdp_ffI$DEQ = CAN_FIRE_RL_fdp_rl_in ;
  assign fdp_ffI$CLR = 1'b0 ;

  // submodule fdp_ffO
  assign fdp_ffO$ENQ = CAN_FIRE_RL_fdp_rl_out ;
  assign fdp_ffO$DEQ = WILL_FIRE_RL_rl_out && opcode$D_OUT == 3'd0 ;
  assign fdp_ffO$CLR = 1'b0 ;

  // submodule fdp_multiplier_fifo_input_reg
  assign fdp_multiplier_fifo_input_reg$D_IN =
	     { fdp_extracter1_fifo_output_reg$D_OUT[35],
	       1'b0,
	       fdp_extracter1_fifo_output_reg$D_OUT[37:36],
	       fdp_extracter1_fifo_output_reg$D_OUT[34:0],
	       fdp_extracter2_fifo_output_reg$D_OUT[35],
	       1'b0,
	       fdp_extracter2_fifo_output_reg$D_OUT[37:36],
	       fdp_extracter2_fifo_output_reg$D_OUT[34:0] } ;
  assign fdp_multiplier_fifo_input_reg$ENQ = CAN_FIRE_RL_fdp_rl_connect0 ;
  assign fdp_multiplier_fifo_input_reg$DEQ =
	     CAN_FIRE_RL_fdp_multiplier_stage_0 ;
  assign fdp_multiplier_fifo_input_reg$CLR = 1'b0 ;

  // submodule fdp_multiplier_fifo_output_reg
  assign fdp_multiplier_fifo_output_reg$D_IN =
	     { (twos_complement_carry_int_frac__h21924 == 512'd0 &&
		fdp_multiplier_fifo_stage0_reg$D_OUT[67:66] == 2'd0) ?
		 2'd2 :
		 fdp_multiplier_fifo_stage0_reg$D_OUT[67:66],
	       fdp_multiplier_fifo_stage0_reg$D_OUT[68],
	       twos_complement_carry_int_frac__h21924,
	       x__h22286,
	       x__h22328 } ;
  assign fdp_multiplier_fifo_output_reg$ENQ =
	     CAN_FIRE_RL_fdp_multiplier_stage_1 ;
  assign fdp_multiplier_fifo_output_reg$DEQ = CAN_FIRE_RL_fdp_rl_connect1 ;
  assign fdp_multiplier_fifo_output_reg$CLR = 1'b0 ;

  // submodule fdp_multiplier_fifo_stage0_reg
  assign fdp_multiplier_fifo_stage0_reg$D_IN =
	     { x__h21190,
	       (fdp_multiplier_fifo_input_reg$D_OUT[75:74] == 2'd2 &&
		fdp_multiplier_fifo_input_reg$D_OUT[36:35] == 2'd2) ?
		 2'd2 :
		 ((fdp_multiplier_fifo_input_reg$D_OUT[75:74] == 2'd1 ||
		   fdp_multiplier_fifo_input_reg$D_OUT[36:35] == 2'd1) ?
		    2'd1 :
		    2'd0),
	       x__h21305,
	       { fdp_multiplier_fifo_input_regD_OUT_BITS_73_TO_66__q29[7],
		 fdp_multiplier_fifo_input_regD_OUT_BITS_73_TO_66__q29 } +
	       { fdp_multiplier_fifo_input_regD_OUT_BITS_34_TO_27__q30[7],
		 fdp_multiplier_fifo_input_regD_OUT_BITS_34_TO_27__q30 },
	       _0_CONCAT_IF_fdp_multiplier_fifo_input_reg_firs_ETC___d792[55:0] } ;
  assign fdp_multiplier_fifo_stage0_reg$ENQ =
	     CAN_FIRE_RL_fdp_multiplier_stage_0 ;
  assign fdp_multiplier_fifo_stage0_reg$DEQ =
	     CAN_FIRE_RL_fdp_multiplier_stage_1 ;
  assign fdp_multiplier_fifo_stage0_reg$CLR = 1'b0 ;

  // submodule ffI
  assign ffI$D_IN =
	     { CASE_server_core_request_put_BITS_137_TO_136_0_ETC__q31,
	       server_core_request_put[135:72],
	       CASE_server_core_request_put_BITS_71_TO_70_0_s_ETC__q32,
	       server_core_request_put[69:0] } ;
  assign ffI$ENQ = EN_server_core_request_put ;
  assign ffI$DEQ =
	     WILL_FIRE_RL_rl_qtop || WILL_FIRE_RL_rl_ptoq ||
	     WILL_FIRE_RL_rl_ftop ||
	     WILL_FIRE_RL_rl_ptof ||
	     WILL_FIRE_RL_rl_fdp ;
  assign ffI$CLR = 1'b0 ;

  // submodule ffO
  always@(opcode$D_OUT or
	  _2_CONCAT_DONTCARE_CONCAT_IF_opcode_first__503__ETC___d3560 or
	  ptof_ffO$D_OUT)
  begin
    case (opcode$D_OUT)
      3'd0, 3'd4: ffO$D_IN = 71'h555555554000000000;
      3'd2: ffO$D_IN = { 34'h1AAAAAAAA, ptof_ffO$D_OUT, 5'd0 };
      default: ffO$D_IN =
		   _2_CONCAT_DONTCARE_CONCAT_IF_opcode_first__503__ETC___d3560;
    endcase
  end
  assign ffO$ENQ =
	     WILL_FIRE_RL_rl_out &&
	     (opcode$D_OUT == 3'd0 || opcode$D_OUT == 3'd4 ||
	      opcode$D_OUT == 3'd2 ||
	      opcode$D_OUT == 3'd1 ||
	      opcode$D_OUT == 3'd3) ;
  assign ffO$DEQ = EN_server_core_response_get ;
  assign ffO$CLR = 1'b0 ;

  // submodule ftop_fToP_fifo_input_reg
  assign ftop_fToP_fifo_input_reg$D_IN = ftop_ffI$D_OUT ;
  assign ftop_fToP_fifo_input_reg$ENQ = CAN_FIRE_RL_ftop_rl_in ;
  assign ftop_fToP_fifo_input_reg$DEQ = CAN_FIRE_RL_ftop_fToP_stage_0 ;
  assign ftop_fToP_fifo_input_reg$CLR = 1'b0 ;

  // submodule ftop_fToP_fifo_output_reg
  assign ftop_fToP_fifo_output_reg$D_IN =
	     ftop_fToP_normalizer_fifo_output_reg$D_OUT ;
  assign ftop_fToP_fifo_output_reg$ENQ = CAN_FIRE_RL_ftop_fToP_rl_out ;
  assign ftop_fToP_fifo_output_reg$DEQ = CAN_FIRE_RL_ftop_rl_out ;
  assign ftop_fToP_fifo_output_reg$CLR = 1'b0 ;

  // submodule ftop_fToP_fifo_stage0_reg
  assign ftop_fToP_fifo_stage0_reg$D_IN =
	     { ftop_fToP_fifo_input_reg$D_OUT[31],
	       (ftop_fToP_fifo_input_reg$D_OUT[30:23] == 8'd255 &&
		ftop_fToP_fifo_input_reg$D_OUT[22:0] == 23'd0) ?
		 2'd1 :
		 ((ftop_fToP_fifo_input_reg$D_OUT[30:23] == 8'd0 &&
		   ftop_fToP_fifo_input_reg$D_OUT[22:0] == 23'd0) ?
		    2'd2 :
		    2'd0),
	       x__h176053,
	       IF_0_CONCAT_ftop_fToP_fifo_input_reg_first__91_ETC___d2932,
	       stage0_regf_frac__h175742,
	       IF_0_CONCAT_ftop_fToP_fifo_input_reg_first__91_ETC___d2943,
	       2'd1 } ;
  assign ftop_fToP_fifo_stage0_reg$ENQ = CAN_FIRE_RL_ftop_fToP_stage_0 ;
  assign ftop_fToP_fifo_stage0_reg$DEQ = CAN_FIRE_RL_ftop_fToP_stage_1 ;
  assign ftop_fToP_fifo_stage0_reg$CLR = 1'b0 ;

  // submodule ftop_fToP_normalizer_fifo_input_reg
  assign ftop_fToP_normalizer_fifo_input_reg$D_IN =
	     { ftop_fToP_fifo_stage0_reg$D_OUT[46:35],
	       x_frac__h176244,
	       x__h176368,
	       x__h176445 } ;
  assign ftop_fToP_normalizer_fifo_input_reg$ENQ =
	     CAN_FIRE_RL_ftop_fToP_stage_1 ;
  assign ftop_fToP_normalizer_fifo_input_reg$DEQ =
	     CAN_FIRE_RL_ftop_fToP_normalizer_stage_0 ;
  assign ftop_fToP_normalizer_fifo_input_reg$CLR = 1'b0 ;

  // submodule ftop_fToP_normalizer_fifo_output_reg
  assign ftop_fToP_normalizer_fifo_output_reg$D_IN =
	     { ftop_fToP_normalizer_fifo_stage2_reg$D_OUT[32],
	       output_regf_out_posit__h175317,
	       ftop_fToP_normalizer_fifo_stage2_reg$D_OUT[34:33],
	       ftop_fToP_normalizer_fifo_stage2_reg$D_OUT[0] } ;
  assign ftop_fToP_normalizer_fifo_output_reg$ENQ =
	     CAN_FIRE_RL_ftop_fToP_normalizer_stage_3 ;
  assign ftop_fToP_normalizer_fifo_output_reg$DEQ =
	     CAN_FIRE_RL_ftop_fToP_rl_out ;
  assign ftop_fToP_normalizer_fifo_output_reg$CLR = 1'b0 ;

  // submodule ftop_fToP_normalizer_fifo_stage0_reg
  assign ftop_fToP_normalizer_fifo_stage0_reg$D_IN =
	     { ftop_fToP_normalizer_fifo_input_reg$D_OUT[40:37],
	       stage0_regf_k__h169856,
	       ftop_fToP_normalizer_fifo_input_reg$D_OUT[30:2],
	       ftop_fToP_normalizer_fifo_input_reg$D_OUT[36] ?
		 _0_MINUS_ftop_fToP_normalizer_fifo_input_regD__ETC__q9[4:0] :
		 IF_ftop_fToP_normalizer_fifo_input_reg_first___ETC___d2722,
	       ftop_fToP_normalizer_fifo_input_reg$D_OUT[1:0] } ;
  assign ftop_fToP_normalizer_fifo_stage0_reg$ENQ =
	     CAN_FIRE_RL_ftop_fToP_normalizer_stage_0 ;
  assign ftop_fToP_normalizer_fifo_stage0_reg$DEQ =
	     CAN_FIRE_RL_ftop_fToP_normalizer_stage_1 ;
  assign ftop_fToP_normalizer_fifo_stage0_reg$CLR = 1'b0 ;

  // submodule ftop_fToP_normalizer_fifo_stage1_reg
  assign ftop_fToP_normalizer_fifo_stage1_reg$D_IN =
	     { ftop_fToP_normalizer_fifo_stage0_reg$D_OUT[70:67],
	       stage1_regf_k_expo__h170631,
	       x__h172910[26:0],
	       ftop_fToP_normalizer_fifo_stage0_reg$D_OUT[6:2],
	       IF_30_MINUS_ftop_fToP_normalizer_fifo_stage0_r_ETC___d2796 } ;
  assign ftop_fToP_normalizer_fifo_stage1_reg$ENQ =
	     CAN_FIRE_RL_ftop_fToP_normalizer_stage_1 ;
  assign ftop_fToP_normalizer_fifo_stage1_reg$DEQ =
	     CAN_FIRE_RL_ftop_fToP_normalizer_stage_2 ;
  assign ftop_fToP_normalizer_fifo_stage1_reg$CLR = 1'b0 ;

  // submodule ftop_fToP_normalizer_fifo_stage2_reg
  assign ftop_fToP_normalizer_fifo_stage2_reg$D_IN =
	     { ftop_fToP_normalizer_fifo_stage1_reg$D_OUT[74:71],
	       stage2_regf_k_expo_frac__h173104,
	       IF_27_MINUS_ftop_fToP_normalizer_fifo_stage1_r_ETC___d2817 -
	       _theResult____h173089 ||
	       IF_ftop_fToP_normalizer_fifo_stage1_reg_first__ETC___d2889 } ;
  assign ftop_fToP_normalizer_fifo_stage2_reg$ENQ =
	     CAN_FIRE_RL_ftop_fToP_normalizer_stage_2 ;
  assign ftop_fToP_normalizer_fifo_stage2_reg$DEQ =
	     CAN_FIRE_RL_ftop_fToP_normalizer_stage_3 ;
  assign ftop_fToP_normalizer_fifo_stage2_reg$CLR = 1'b0 ;

  // submodule ftop_ffI
  assign ftop_ffI$D_IN = ffI$D_OUT[103:72] ;
  assign ftop_ffI$ENQ = CAN_FIRE_RL_rl_ftop ;
  assign ftop_ffI$DEQ = CAN_FIRE_RL_ftop_rl_in ;
  assign ftop_ffI$CLR = 1'b0 ;

  // submodule ftop_ffO
  assign ftop_ffO$D_IN = ftop_fToP_fifo_output_reg$D_OUT ;
  assign ftop_ffO$ENQ = CAN_FIRE_RL_ftop_rl_out ;
  assign ftop_ffO$DEQ = WILL_FIRE_RL_rl_out && opcode$D_OUT == 3'd1 ;
  assign ftop_ffO$CLR = 1'b0 ;

  // submodule opcode
  assign opcode$D_IN = ffI$D_OUT[2:0] ;
  assign opcode$ENQ =
	     WILL_FIRE_RL_rl_qtop || WILL_FIRE_RL_rl_ptoq ||
	     WILL_FIRE_RL_rl_ftop ||
	     WILL_FIRE_RL_rl_ptof ||
	     WILL_FIRE_RL_rl_fdp ;
  assign opcode$DEQ = CAN_FIRE_RL_rl_out ;
  assign opcode$CLR = 1'b0 ;

  // submodule ptof_ffI
  assign ptof_ffI$D_IN = ffI$D_OUT[103:72] ;
  assign ptof_ffI$ENQ = CAN_FIRE_RL_rl_ptof ;
  assign ptof_ffI$DEQ = CAN_FIRE_RL_ptof_rl_in ;
  assign ptof_ffI$CLR = 1'b0 ;

  // submodule ptof_ffO
  assign ptof_ffO$D_IN = ptof_ptoF_fifo_output_reg$D_OUT ;
  assign ptof_ffO$ENQ = CAN_FIRE_RL_ptof_rl_out ;
  assign ptof_ffO$DEQ = WILL_FIRE_RL_rl_out && opcode$D_OUT == 3'd2 ;
  assign ptof_ffO$CLR = 1'b0 ;

  // submodule ptof_ptoF_extracter_fifo_input_reg
  assign ptof_ptoF_extracter_fifo_input_reg$D_IN =
	     ptof_ptoF_fifo_input_reg$D_OUT ;
  assign ptof_ptoF_extracter_fifo_input_reg$ENQ =
	     CAN_FIRE_RL_ptof_ptoF_stage_0 ;
  assign ptof_ptoF_extracter_fifo_input_reg$DEQ =
	     CAN_FIRE_RL_ptof_ptoF_extracter_stage_0 ;
  assign ptof_ptoF_extracter_fifo_input_reg$CLR = 1'b0 ;

  // submodule ptof_ptoF_extracter_fifo_output_reg
  assign ptof_ptoF_extracter_fifo_output_reg$D_IN =
	     { ptof_ptoF_extracter_fifo_stage2_reg$D_OUT[39:37],
	       (ptof_ptoF_extracter_fifo_stage2_reg$D_OUT[39:38] == 2'd2) ?
		 35'd0 :
		 { ptof_ptoF_extracter_fifo_stage2_reg$D_OUT[36:29] +
		   { 6'd0, ptof_ptoF_extracter_fifo_stage2_reg$D_OUT[28:27] },
		   ptof_ptoF_extracter_fifo_stage2_reg$D_OUT[26:0] } } ;
  assign ptof_ptoF_extracter_fifo_output_reg$ENQ =
	     CAN_FIRE_RL_ptof_ptoF_extracter_stage_3 ;
  assign ptof_ptoF_extracter_fifo_output_reg$DEQ =
	     CAN_FIRE_RL_ptof_ptoF_stage_1 ;
  assign ptof_ptoF_extracter_fifo_output_reg$CLR = 1'b0 ;

  // submodule ptof_ptoF_extracter_fifo_stage0_reg
  assign ptof_ptoF_extracter_fifo_stage0_reg$D_IN =
	     { (ptof_ptoF_extracter_fifo_input_reg$D_OUT[30:0] == 31'd0 &&
		!ptof_ptoF_extracter_fifo_input_reg$D_OUT[31]) ?
		 2'd2 :
		 ((ptof_ptoF_extracter_fifo_input_reg$D_OUT[30:0] == 31'd0 &&
		   ptof_ptoF_extracter_fifo_input_reg$D_OUT[31]) ?
		    2'd1 :
		    2'd0),
	       ptof_ptoF_extracter_fifo_input_reg$D_OUT[31],
	       stage0_regf_new_inp0__h177487 } ;
  assign ptof_ptoF_extracter_fifo_stage0_reg$ENQ =
	     CAN_FIRE_RL_ptof_ptoF_extracter_stage_0 ;
  assign ptof_ptoF_extracter_fifo_stage0_reg$DEQ =
	     CAN_FIRE_RL_ptof_ptoF_extracter_stage_1 ;
  assign ptof_ptoF_extracter_fifo_stage0_reg$CLR = 1'b0 ;

  // submodule ptof_ptoF_extracter_fifo_stage1_reg
  assign ptof_ptoF_extracter_fifo_stage1_reg$D_IN =
	     { ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[33:31],
	       ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[30] ?
		 b__h177781 :
		 b__h177783,
	       ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[28:0],
	       IF_ptof_ptoF_extracter_fifo_stage0_reg_first___ETC___d3270 } ;
  assign ptof_ptoF_extracter_fifo_stage1_reg$ENQ =
	     CAN_FIRE_RL_ptof_ptoF_extracter_stage_1 ;
  assign ptof_ptoF_extracter_fifo_stage1_reg$DEQ =
	     CAN_FIRE_RL_ptof_ptoF_extracter_stage_2 ;
  assign ptof_ptoF_extracter_fifo_stage1_reg$CLR = 1'b0 ;

  // submodule ptof_ptoF_extracter_fifo_stage2_reg
  assign ptof_ptoF_extracter_fifo_stage2_reg$D_IN =
	     { ptof_ptoF_extracter_fifo_stage1_reg$D_OUT[42:40],
	       SEXT_ptof_ptoF_extracter_fifo_stage1_regD_OUT__ETC__q34[5:0],
	       2'd0,
	       stage2_regf_expo__h186635,
	       stage2_regf_frac__h186636 } ;
  assign ptof_ptoF_extracter_fifo_stage2_reg$ENQ =
	     CAN_FIRE_RL_ptof_ptoF_extracter_stage_2 ;
  assign ptof_ptoF_extracter_fifo_stage2_reg$DEQ =
	     CAN_FIRE_RL_ptof_ptoF_extracter_stage_3 ;
  assign ptof_ptoF_extracter_fifo_stage2_reg$CLR = 1'b0 ;

  // submodule ptof_ptoF_fifo_input_reg
  assign ptof_ptoF_fifo_input_reg$D_IN = ptof_ffI$D_OUT ;
  assign ptof_ptoF_fifo_input_reg$ENQ = CAN_FIRE_RL_ptof_rl_in ;
  assign ptof_ptoF_fifo_input_reg$DEQ = CAN_FIRE_RL_ptof_ptoF_stage_0 ;
  assign ptof_ptoF_fifo_input_reg$CLR = 1'b0 ;

  // submodule ptof_ptoF_fifo_output_reg
  always@(ptof_ptoF_fifo_stage0_reg$D_OUT or
	  float_no__h187893 or add_round__h187894)
  begin
    case (ptof_ptoF_fifo_stage0_reg$D_OUT[40:39])
      2'd1: ptof_ptoF_fifo_output_reg$D_IN = 32'hFF800000;
      2'd2: ptof_ptoF_fifo_output_reg$D_IN = 32'd0;
      default: ptof_ptoF_fifo_output_reg$D_IN =
		   float_no__h187893 + { 31'd0, add_round__h187894 };
    endcase
  end
  assign ptof_ptoF_fifo_output_reg$ENQ = CAN_FIRE_RL_ptof_ptoF_stage_2 ;
  assign ptof_ptoF_fifo_output_reg$DEQ = CAN_FIRE_RL_ptof_rl_out ;
  assign ptof_ptoF_fifo_output_reg$CLR = 1'b0 ;

  // submodule ptof_ptoF_fifo_stage0_reg
  assign ptof_ptoF_fifo_stage0_reg$D_IN =
	     { ptof_ptoF_extracter_fifo_output_reg$D_OUT[35],
	       ptof_ptoF_extracter_fifo_output_reg$D_OUT[37:36],
	       IF_ptof_ptoF_extracter_fifo_output_reg_first___ETC___d3383,
	       ptof_ptoF_extracter_fifo_output_reg$D_OUT[26:4],
	       IF_ptof_ptoF_extracter_fifo_output_reg_first___ETC___d3394,
	       ptof_ptoF_extracter_fifo_output_reg$D_OUT[3],
	       x__h187822 } ;
  assign ptof_ptoF_fifo_stage0_reg$ENQ = CAN_FIRE_RL_ptof_ptoF_stage_1 ;
  assign ptof_ptoF_fifo_stage0_reg$DEQ = CAN_FIRE_RL_ptof_ptoF_stage_2 ;
  assign ptof_ptoF_fifo_stage0_reg$CLR = 1'b0 ;

  // submodule ptoq_ffI
  assign ptoq_ffI$D_IN = ffI$D_OUT[103:72] ;
  assign ptoq_ffI$ENQ = CAN_FIRE_RL_rl_ptoq ;
  assign ptoq_ffI$DEQ = CAN_FIRE_RL_ptoq_rl_in ;
  assign ptoq_ffI$CLR = 1'b0 ;

  // submodule ptoq_ffO
  assign ptoq_ffO$ENQ = CAN_FIRE_RL_ptoq_rl_out ;
  assign ptoq_ffO$DEQ = WILL_FIRE_RL_rl_out && opcode$D_OUT == 3'd4 ;
  assign ptoq_ffO$CLR = 1'b0 ;

  // submodule ptoq_positToquire_extracter_fifo_input_reg
  assign ptoq_positToquire_extracter_fifo_input_reg$D_IN =
	     ptoq_positToquire_fifo_input_reg$D_OUT ;
  assign ptoq_positToquire_extracter_fifo_input_reg$ENQ =
	     CAN_FIRE_RL_ptoq_positToquire_stage_0 ;
  assign ptoq_positToquire_extracter_fifo_input_reg$DEQ =
	     CAN_FIRE_RL_ptoq_positToquire_extracter_stage_0 ;
  assign ptoq_positToquire_extracter_fifo_input_reg$CLR = 1'b0 ;

  // submodule ptoq_positToquire_extracter_fifo_output_reg
  assign ptoq_positToquire_extracter_fifo_output_reg$D_IN =
	     { ptoq_positToquire_extracter_fifo_stage2_reg$D_OUT[39:37],
	       (ptoq_positToquire_extracter_fifo_stage2_reg$D_OUT[39:38] ==
		2'd2) ?
		 35'd0 :
		 { ptoq_positToquire_extracter_fifo_stage2_reg$D_OUT[36:29] +
		   { 6'd0,
		     ptoq_positToquire_extracter_fifo_stage2_reg$D_OUT[28:27] },
		   ptoq_positToquire_extracter_fifo_stage2_reg$D_OUT[26:0] } } ;
  assign ptoq_positToquire_extracter_fifo_output_reg$ENQ =
	     CAN_FIRE_RL_ptoq_positToquire_extracter_stage_3 ;
  assign ptoq_positToquire_extracter_fifo_output_reg$DEQ =
	     CAN_FIRE_RL_ptoq_positToquire_stage_1 ;
  assign ptoq_positToquire_extracter_fifo_output_reg$CLR = 1'b0 ;

  // submodule ptoq_positToquire_extracter_fifo_stage0_reg
  assign ptoq_positToquire_extracter_fifo_stage0_reg$D_IN =
	     { (ptoq_positToquire_extracter_fifo_input_reg$D_OUT[30:0] ==
		31'd0 &&
		!ptoq_positToquire_extracter_fifo_input_reg$D_OUT[31]) ?
		 2'd2 :
		 ((ptoq_positToquire_extracter_fifo_input_reg$D_OUT[30:0] ==
		   31'd0 &&
		   ptoq_positToquire_extracter_fifo_input_reg$D_OUT[31]) ?
		    2'd1 :
		    2'd0),
	       ptoq_positToquire_extracter_fifo_input_reg$D_OUT[31],
	       stage0_regf_new_inp0__h75249 } ;
  assign ptoq_positToquire_extracter_fifo_stage0_reg$ENQ =
	     CAN_FIRE_RL_ptoq_positToquire_extracter_stage_0 ;
  assign ptoq_positToquire_extracter_fifo_stage0_reg$DEQ =
	     CAN_FIRE_RL_ptoq_positToquire_extracter_stage_1 ;
  assign ptoq_positToquire_extracter_fifo_stage0_reg$CLR = 1'b0 ;

  // submodule ptoq_positToquire_extracter_fifo_stage1_reg
  assign ptoq_positToquire_extracter_fifo_stage1_reg$D_IN =
	     { ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[33:31],
	       ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[30] ?
		 b__h75543 :
		 b__h75545,
	       ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[28:0],
	       IF_ptoq_positToquire_extracter_fifo_stage0_reg_ETC___d1259 } ;
  assign ptoq_positToquire_extracter_fifo_stage1_reg$ENQ =
	     CAN_FIRE_RL_ptoq_positToquire_extracter_stage_1 ;
  assign ptoq_positToquire_extracter_fifo_stage1_reg$DEQ =
	     CAN_FIRE_RL_ptoq_positToquire_extracter_stage_2 ;
  assign ptoq_positToquire_extracter_fifo_stage1_reg$CLR = 1'b0 ;

  // submodule ptoq_positToquire_extracter_fifo_stage2_reg
  assign ptoq_positToquire_extracter_fifo_stage2_reg$D_IN =
	     { ptoq_positToquire_extracter_fifo_stage1_reg$D_OUT[42:40],
	       SEXT_ptoq_positToquire_extracter_fifo_stage1_r_ETC__q36[5:0],
	       2'd0,
	       stage2_regf_expo__h84397,
	       stage2_regf_frac__h84398 } ;
  assign ptoq_positToquire_extracter_fifo_stage2_reg$ENQ =
	     CAN_FIRE_RL_ptoq_positToquire_extracter_stage_2 ;
  assign ptoq_positToquire_extracter_fifo_stage2_reg$DEQ =
	     CAN_FIRE_RL_ptoq_positToquire_extracter_stage_3 ;
  assign ptoq_positToquire_extracter_fifo_stage2_reg$CLR = 1'b0 ;

  // submodule ptoq_positToquire_fifo_input_reg
  assign ptoq_positToquire_fifo_input_reg$D_IN = ptoq_ffI$D_OUT ;
  assign ptoq_positToquire_fifo_input_reg$ENQ = CAN_FIRE_RL_ptoq_rl_in ;
  assign ptoq_positToquire_fifo_input_reg$DEQ =
	     CAN_FIRE_RL_ptoq_positToquire_stage_0 ;
  assign ptoq_positToquire_fifo_input_reg$CLR = 1'b0 ;

  // submodule ptoq_positToquire_fifo_output_reg
  assign ptoq_positToquire_fifo_output_reg$D_IN =
	     (ptoq_positToquire_fifo_stage1_reg$D_OUT[1:0] == 2'd2) ?
	       512'd0 :
	       twos_complement_carry_int_frac__h85616 ;
  assign ptoq_positToquire_fifo_output_reg$ENQ =
	     CAN_FIRE_RL_ptoq_positToquire_stage_2 ;
  assign ptoq_positToquire_fifo_output_reg$DEQ = CAN_FIRE_RL_ptoq_rl_out ;
  assign ptoq_positToquire_fifo_output_reg$CLR = 1'b0 ;

  // submodule ptoq_positToquire_fifo_stage0_reg
  assign ptoq_positToquire_fifo_stage0_reg$D_IN = 38'h0 ;
  assign ptoq_positToquire_fifo_stage0_reg$ENQ = 1'b0 ;
  assign ptoq_positToquire_fifo_stage0_reg$DEQ = 1'b0 ;
  assign ptoq_positToquire_fifo_stage0_reg$CLR = 1'b0 ;

  // submodule ptoq_positToquire_fifo_stage1_reg
  assign ptoq_positToquire_fifo_stage1_reg$D_IN =
	     { ptoq_positToquire_extracter_fifo_output_reg$D_OUT[35],
	       int_frac__h85489,
	       ptoq_positToquire_extracter_fifo_output_reg$D_OUT[37:36] } ;
  assign ptoq_positToquire_fifo_stage1_reg$ENQ =
	     CAN_FIRE_RL_ptoq_positToquire_stage_1 ;
  assign ptoq_positToquire_fifo_stage1_reg$DEQ =
	     CAN_FIRE_RL_ptoq_positToquire_stage_2 ;
  assign ptoq_positToquire_fifo_stage1_reg$CLR = 1'b0 ;

  // submodule qtop_ffI
  assign qtop_ffI$ENQ = CAN_FIRE_RL_rl_qtop ;
  assign qtop_ffI$DEQ = CAN_FIRE_RL_qtop_rl_in ;
  assign qtop_ffI$CLR = 1'b0 ;

  // submodule qtop_ffO
  assign qtop_ffO$D_IN = qtop_quireToPosit1_fifo_output_reg$D_OUT ;
  assign qtop_ffO$ENQ = CAN_FIRE_RL_qtop_rl_out ;
  assign qtop_ffO$DEQ = WILL_FIRE_RL_rl_out && opcode$D_OUT == 3'd3 ;
  assign qtop_ffO$CLR = 1'b0 ;

  // submodule qtop_quireToPosit1_fifo_input_reg
  assign qtop_quireToPosit1_fifo_input_reg$D_IN =
	     { rg_quire[511], 3'd0, rg_quire[510:0] } ;
  assign qtop_quireToPosit1_fifo_input_reg$ENQ = CAN_FIRE_RL_qtop_rl_in ;
  assign qtop_quireToPosit1_fifo_input_reg$DEQ =
	     CAN_FIRE_RL_qtop_quireToPosit1_stage_0 ;
  assign qtop_quireToPosit1_fifo_input_reg$CLR = 1'b0 ;

  // submodule qtop_quireToPosit1_fifo_output_reg
  assign qtop_quireToPosit1_fifo_output_reg$D_IN =
	     qtop_quireToPosit1_normalizer_fifo_output_reg$D_OUT ;
  assign qtop_quireToPosit1_fifo_output_reg$ENQ =
	     CAN_FIRE_RL_qtop_quireToPosit1_rl_out ;
  assign qtop_quireToPosit1_fifo_output_reg$DEQ = CAN_FIRE_RL_qtop_rl_out ;
  assign qtop_quireToPosit1_fifo_output_reg$CLR = 1'b0 ;

  // submodule qtop_quireToPosit1_fifo_stage0_reg
  assign qtop_quireToPosit1_fifo_stage0_reg$D_IN =
	     { qtop_quireToPosit1_fifo_input_reg$D_OUT[514],
	       (!qtop_quireToPosit1_fifo_input_reg$D_OUT[514] &&
		qtop_quireToPosit1_fifo_input_reg$D_OUT[510:0] == 511'd0) ?
		 2'd2 :
		 qtop_quireToPosit1_fifo_input_reg$D_OUT[512:511],
	       qtop_quireToPosit1_fifo_input_reg_first__606_B_ETC___d2653 } ;
  assign qtop_quireToPosit1_fifo_stage0_reg$ENQ =
	     CAN_FIRE_RL_qtop_quireToPosit1_stage_0 ;
  assign qtop_quireToPosit1_fifo_stage0_reg$DEQ =
	     CAN_FIRE_RL_qtop_quireToPosit1_stage_1 ;
  assign qtop_quireToPosit1_fifo_stage0_reg$CLR = 1'b0 ;

  // submodule qtop_quireToPosit1_fifo_stage1_reg
  assign qtop_quireToPosit1_fifo_stage1_reg$D_IN =
	     { qtop_quireToPosit1_fifo_stage0_reg$D_OUT[522:511],
	       stage1_regf_frac__h164730,
	       x__h165103,
	       x__h165148 } ;
  assign qtop_quireToPosit1_fifo_stage1_reg$ENQ =
	     CAN_FIRE_RL_qtop_quireToPosit1_stage_1 ;
  assign qtop_quireToPosit1_fifo_stage1_reg$DEQ =
	     CAN_FIRE_RL_qtop_quireToPosit1_stage_2 ;
  assign qtop_quireToPosit1_fifo_stage1_reg$CLR = 1'b0 ;

  // submodule qtop_quireToPosit1_normalizer_fifo_input_reg
  assign qtop_quireToPosit1_normalizer_fifo_input_reg$D_IN =
	     qtop_quireToPosit1_fifo_stage1_reg$D_OUT ;
  assign qtop_quireToPosit1_normalizer_fifo_input_reg$ENQ =
	     CAN_FIRE_RL_qtop_quireToPosit1_stage_2 ;
  assign qtop_quireToPosit1_normalizer_fifo_input_reg$DEQ =
	     CAN_FIRE_RL_qtop_quireToPosit1_normalizer_stage_0 ;
  assign qtop_quireToPosit1_normalizer_fifo_input_reg$CLR = 1'b0 ;

  // submodule qtop_quireToPosit1_normalizer_fifo_output_reg
  assign qtop_quireToPosit1_normalizer_fifo_output_reg$D_IN =
	     { qtop_quireToPosit1_normalizer_fifo_stage2_reg$D_OUT[32],
	       output_regf_out_posit__h92019,
	       qtop_quireToPosit1_normalizer_fifo_stage2_reg$D_OUT[34:33],
	       qtop_quireToPosit1_normalizer_fifo_stage2_reg$D_OUT[0] } ;
  assign qtop_quireToPosit1_normalizer_fifo_output_reg$ENQ =
	     CAN_FIRE_RL_qtop_quireToPosit1_normalizer_stage_3 ;
  assign qtop_quireToPosit1_normalizer_fifo_output_reg$DEQ =
	     CAN_FIRE_RL_qtop_quireToPosit1_rl_out ;
  assign qtop_quireToPosit1_normalizer_fifo_output_reg$CLR = 1'b0 ;

  // submodule qtop_quireToPosit1_normalizer_fifo_stage0_reg
  assign qtop_quireToPosit1_normalizer_fifo_stage0_reg$D_IN =
	     { qtop_quireToPosit1_normalizer_fifo_input_reg$D_OUT[40:37],
	       stage0_regf_k__h86541,
	       qtop_quireToPosit1_normalizer_fifo_input_reg$D_OUT[30:2],
	       qtop_quireToPosit1_normalizer_fifo_input_reg$D_OUT[36] ?
		 _0_MINUS_qtop_quireToPosit1_normalizer_fifo_inp_ETC__q8[4:0] :
		 IF_qtop_quireToPosit1_normalizer_fifo_input_re_ETC___d1415,
	       qtop_quireToPosit1_normalizer_fifo_input_reg$D_OUT[1:0] } ;
  assign qtop_quireToPosit1_normalizer_fifo_stage0_reg$ENQ =
	     CAN_FIRE_RL_qtop_quireToPosit1_normalizer_stage_0 ;
  assign qtop_quireToPosit1_normalizer_fifo_stage0_reg$DEQ =
	     CAN_FIRE_RL_qtop_quireToPosit1_normalizer_stage_1 ;
  assign qtop_quireToPosit1_normalizer_fifo_stage0_reg$CLR = 1'b0 ;

  // submodule qtop_quireToPosit1_normalizer_fifo_stage1_reg
  assign qtop_quireToPosit1_normalizer_fifo_stage1_reg$D_IN =
	     { qtop_quireToPosit1_normalizer_fifo_stage0_reg$D_OUT[70:67],
	       stage1_regf_k_expo__h87324,
	       x__h89603[26:0],
	       qtop_quireToPosit1_normalizer_fifo_stage0_reg$D_OUT[6:2],
	       IF_30_MINUS_qtop_quireToPosit1_normalizer_fifo_ETC___d1489 } ;
  assign qtop_quireToPosit1_normalizer_fifo_stage1_reg$ENQ =
	     CAN_FIRE_RL_qtop_quireToPosit1_normalizer_stage_1 ;
  assign qtop_quireToPosit1_normalizer_fifo_stage1_reg$DEQ =
	     CAN_FIRE_RL_qtop_quireToPosit1_normalizer_stage_2 ;
  assign qtop_quireToPosit1_normalizer_fifo_stage1_reg$CLR = 1'b0 ;

  // submodule qtop_quireToPosit1_normalizer_fifo_stage2_reg
  assign qtop_quireToPosit1_normalizer_fifo_stage2_reg$D_IN =
	     { qtop_quireToPosit1_normalizer_fifo_stage1_reg$D_OUT[74:71],
	       stage2_regf_k_expo_frac__h89804,
	       IF_27_MINUS_qtop_quireToPosit1_normalizer_fifo_ETC___d1510 -
	       _theResult____h89784 ||
	       IF_qtop_quireToPosit1_normalizer_fifo_stage1_r_ETC___d1582 } ;
  assign qtop_quireToPosit1_normalizer_fifo_stage2_reg$ENQ =
	     CAN_FIRE_RL_qtop_quireToPosit1_normalizer_stage_2 ;
  assign qtop_quireToPosit1_normalizer_fifo_stage2_reg$DEQ =
	     CAN_FIRE_RL_qtop_quireToPosit1_normalizer_stage_3 ;
  assign qtop_quireToPosit1_normalizer_fifo_stage2_reg$CLR = 1'b0 ;

  // remaining internal signals
  assign IF_0_CONCAT_IF_IF_qtop_quireToPosit1_fifo_inpu_ETC___d2647 =
	     (_0_CONCAT_IF_IF_qtop_quireToPosit1_fifo_input_r_ETC___d2642[9] &&
	      _271_MINUS_0_CONCAT_IF_IF_qtop_quireToPosit1_fi_ETC___d2644[9]) ?
	       10'd511 :
	       _271_MINUS_0_CONCAT_IF_IF_qtop_quireToPosit1_fi_ETC___d2644 ;
  assign IF_0_CONCAT_ftop_fToP_fifo_input_reg_first__91_ETC___d2932 =
	     _0_CONCAT_ftop_fToP_fifo_input_reg_first__913_B_ETC___d2929 ?
	       8'd136 :
	       (_0_CONCAT_ftop_fToP_fifo_input_reg_first__913_B_ETC___d2930 ?
		  _0_CONCAT_ftop_fToP_fifo_input_regD_OUT_BITS_3_ETC__q18[7:0] :
		  8'd120) ;
  assign IF_0_CONCAT_ftop_fToP_fifo_input_reg_first__91_ETC___d2943 =
	     _0_CONCAT_ftop_fToP_fifo_input_reg_first__913_B_ETC___d2929 ?
	       IF_0_CONCAT_ftop_fToP_fifo_input_reg_first__91_ETC__q23[5:0] :
	       (_0_CONCAT_ftop_fToP_fifo_input_reg_first__913_B_ETC___d2930 ?
		  6'd0 :
		  IF_0_CONCAT_ftop_fToP_fifo_input_reg_first__91_ETC__q24[5:0]) ;
  assign IF_0_CONCAT_ftop_fToP_fifo_input_reg_first__91_ETC__q23 =
	     ((_0_CONCAT_ftop_fToP_fifo_input_reg_first__913_B_ETC___d2934 ^
	       8'h80) <=
	      8'd97) ?
	       8'd225 :
	       _0_CONCAT_ftop_fToP_fifo_input_reg_first__913_B_ETC___d2934 ;
  assign IF_0_CONCAT_ftop_fToP_fifo_input_reg_first__91_ETC__q24 =
	     ((_0_CONCAT_ftop_fToP_fifo_input_reg_first__913_B_ETC___d2938 ^
	       8'h80) <=
	      8'd159) ?
	       _0_CONCAT_ftop_fToP_fifo_input_reg_first__913_B_ETC___d2938 :
	       8'd31 ;
  assign IF_27_MINUS_ftop_fToP_normalizer_fifo_stage1_r_ETC___d2817 =
	     (_27_MINUS_ftop_fToP_normalizer_fifo_stage1_reg__ETC___d2808 ==
	      5'd0) ?
	       ftop_fToP_normalizer_fifo_stage1_reg$D_OUT[1] :
	       ftop_fToP_normalizer_fifo_stage1_reg_first__80_ETC___d2816 ;
  assign IF_27_MINUS_qtop_quireToPosit1_normalizer_fifo_ETC___d1510 =
	     (_27_MINUS_qtop_quireToPosit1_normalizer_fifo_st_ETC___d1501 ==
	      5'd0) ?
	       qtop_quireToPosit1_normalizer_fifo_stage1_reg$D_OUT[1] :
	       qtop_quireToPosit1_normalizer_fifo_stage1_reg__ETC___d1509 ;
  assign IF_30_MINUS_ftop_fToP_normalizer_fifo_stage0_r_ETC___d2754 =
	     _30_MINUS_ftop_fToP_normalizer_fifo_stage0_reg__ETC___d2740 ?
	       5'd0 :
	       _30_MINUS_ftop_fToP_normalizer_fifo_stage0_reg__ETC___d2739 -
	       5'd2 ;
  assign IF_30_MINUS_ftop_fToP_normalizer_fifo_stage0_r_ETC___d2796 =
	     { IF_30_MINUS_ftop_fToP_normalizer_fifo_stage0_r_ETC___d2754,
	       x__h172950,
	       (shift_new0__h170618 == 3'd0) ?
		 ftop_fToP_normalizer_fifo_stage0_reg$D_OUT[1:0] :
		 ftop_fToP_normalizer_fifo_stage0_reg_first__73_ETC___d2794 } ;
  assign IF_30_MINUS_qtop_quireToPosit1_normalizer_fifo_ETC___d1447 =
	     _30_MINUS_qtop_quireToPosit1_normalizer_fifo_st_ETC___d1433 ?
	       5'd0 :
	       _30_MINUS_qtop_quireToPosit1_normalizer_fifo_st_ETC___d1432 -
	       5'd2 ;
  assign IF_30_MINUS_qtop_quireToPosit1_normalizer_fifo_ETC___d1489 =
	     { IF_30_MINUS_qtop_quireToPosit1_normalizer_fifo_ETC___d1447,
	       x__h89645,
	       (shift_new0__h87305 == 3'd0) ?
		 qtop_quireToPosit1_normalizer_fifo_stage0_reg$D_OUT[1:0] :
		 qtop_quireToPosit1_normalizer_fifo_stage0_reg__ETC___d1487 } ;
  assign IF_INV_NOT_IF_NOT_fdp_adder_fifo_stage0_reg_fi_ETC___d931 =
	     (all_bits_0__h44776 & y__h70307 &&
	      fdp_adder_fifo_stage0_reg$D_OUT[4:3] == 2'd0 &&
	      fdp_adder_fifo_stage0_reg$D_OUT[2:1] == 2'd0) ?
	       2'd2 :
	       2'd0 ;
  assign IF_fdp_extracter1_fifo_stage0_reg_first__9_BIT_ETC___d277 =
	     fdp_extracter1_fifo_stage0_reg$D_OUT[30] ?
	       ((!INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[30] &&
		 !INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[29] &&
		 !INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[28] &&
		 !INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[27] &&
		 !INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[26] &&
		 !INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[25] &&
		 !INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[24] &&
		 !INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[23] &&
		 !INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[22] &&
		 !INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[21] &&
		 !INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[20] &&
		 !INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[19] &&
		 !INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[18] &&
		 !INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[17] &&
		 !INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[16] &&
		 !INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[15] &&
		 !INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[14] &&
		 !INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[13] &&
		 !INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[12] &&
		 !INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[11] &&
		 !INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[10] &&
		 !INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[9] &&
		 !INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[8] &&
		 !INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[7] &&
		 !INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[6] &&
		 !INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[5] &&
		 !INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[4] &&
		 !INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[3] &&
		 !INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[2] &&
		 !INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[1] &&
		 !INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[0]) ?
		  5'd31 :
		  5'd30) -
	       x__h1113 :
	       ((!fdp_extracter1_fifo_stage0_reg$D_OUT[29] &&
		 !fdp_extracter1_fifo_stage0_reg$D_OUT[28] &&
		 !fdp_extracter1_fifo_stage0_reg$D_OUT[27] &&
		 !fdp_extracter1_fifo_stage0_reg$D_OUT[26] &&
		 !fdp_extracter1_fifo_stage0_reg$D_OUT[25] &&
		 !fdp_extracter1_fifo_stage0_reg$D_OUT[24] &&
		 !fdp_extracter1_fifo_stage0_reg$D_OUT[23] &&
		 !fdp_extracter1_fifo_stage0_reg$D_OUT[22] &&
		 !fdp_extracter1_fifo_stage0_reg$D_OUT[21] &&
		 !fdp_extracter1_fifo_stage0_reg$D_OUT[20] &&
		 !fdp_extracter1_fifo_stage0_reg$D_OUT[19] &&
		 !fdp_extracter1_fifo_stage0_reg$D_OUT[18] &&
		 !fdp_extracter1_fifo_stage0_reg$D_OUT[17] &&
		 !fdp_extracter1_fifo_stage0_reg$D_OUT[16] &&
		 !fdp_extracter1_fifo_stage0_reg$D_OUT[15] &&
		 !fdp_extracter1_fifo_stage0_reg$D_OUT[14] &&
		 !fdp_extracter1_fifo_stage0_reg$D_OUT[13] &&
		 !fdp_extracter1_fifo_stage0_reg$D_OUT[12] &&
		 !fdp_extracter1_fifo_stage0_reg$D_OUT[11] &&
		 !fdp_extracter1_fifo_stage0_reg$D_OUT[10] &&
		 !fdp_extracter1_fifo_stage0_reg$D_OUT[9] &&
		 !fdp_extracter1_fifo_stage0_reg$D_OUT[8] &&
		 !fdp_extracter1_fifo_stage0_reg$D_OUT[7] &&
		 !fdp_extracter1_fifo_stage0_reg$D_OUT[6] &&
		 !fdp_extracter1_fifo_stage0_reg$D_OUT[5] &&
		 !fdp_extracter1_fifo_stage0_reg$D_OUT[4] &&
		 !fdp_extracter1_fifo_stage0_reg$D_OUT[3] &&
		 !fdp_extracter1_fifo_stage0_reg$D_OUT[2] &&
		 !fdp_extracter1_fifo_stage0_reg$D_OUT[1] &&
		 !fdp_extracter1_fifo_stage0_reg$D_OUT[0]) ?
		  5'd31 :
		  5'd30) -
	       x__h5492 ;
  assign IF_fdp_extracter2_fifo_stage0_reg_first__94_BI_ETC___d652 =
	     fdp_extracter2_fifo_stage0_reg$D_OUT[30] ?
	       ((!INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[30] &&
		 !INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[29] &&
		 !INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[28] &&
		 !INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[27] &&
		 !INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[26] &&
		 !INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[25] &&
		 !INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[24] &&
		 !INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[23] &&
		 !INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[22] &&
		 !INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[21] &&
		 !INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[20] &&
		 !INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[19] &&
		 !INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[18] &&
		 !INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[17] &&
		 !INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[16] &&
		 !INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[15] &&
		 !INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[14] &&
		 !INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[13] &&
		 !INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[12] &&
		 !INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[11] &&
		 !INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[10] &&
		 !INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[9] &&
		 !INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[8] &&
		 !INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[7] &&
		 !INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[6] &&
		 !INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[5] &&
		 !INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[4] &&
		 !INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[3] &&
		 !INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[2] &&
		 !INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[1] &&
		 !INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[0]) ?
		  5'd31 :
		  5'd30) -
	       x__h11398 :
	       ((!fdp_extracter2_fifo_stage0_reg$D_OUT[29] &&
		 !fdp_extracter2_fifo_stage0_reg$D_OUT[28] &&
		 !fdp_extracter2_fifo_stage0_reg$D_OUT[27] &&
		 !fdp_extracter2_fifo_stage0_reg$D_OUT[26] &&
		 !fdp_extracter2_fifo_stage0_reg$D_OUT[25] &&
		 !fdp_extracter2_fifo_stage0_reg$D_OUT[24] &&
		 !fdp_extracter2_fifo_stage0_reg$D_OUT[23] &&
		 !fdp_extracter2_fifo_stage0_reg$D_OUT[22] &&
		 !fdp_extracter2_fifo_stage0_reg$D_OUT[21] &&
		 !fdp_extracter2_fifo_stage0_reg$D_OUT[20] &&
		 !fdp_extracter2_fifo_stage0_reg$D_OUT[19] &&
		 !fdp_extracter2_fifo_stage0_reg$D_OUT[18] &&
		 !fdp_extracter2_fifo_stage0_reg$D_OUT[17] &&
		 !fdp_extracter2_fifo_stage0_reg$D_OUT[16] &&
		 !fdp_extracter2_fifo_stage0_reg$D_OUT[15] &&
		 !fdp_extracter2_fifo_stage0_reg$D_OUT[14] &&
		 !fdp_extracter2_fifo_stage0_reg$D_OUT[13] &&
		 !fdp_extracter2_fifo_stage0_reg$D_OUT[12] &&
		 !fdp_extracter2_fifo_stage0_reg$D_OUT[11] &&
		 !fdp_extracter2_fifo_stage0_reg$D_OUT[10] &&
		 !fdp_extracter2_fifo_stage0_reg$D_OUT[9] &&
		 !fdp_extracter2_fifo_stage0_reg$D_OUT[8] &&
		 !fdp_extracter2_fifo_stage0_reg$D_OUT[7] &&
		 !fdp_extracter2_fifo_stage0_reg$D_OUT[6] &&
		 !fdp_extracter2_fifo_stage0_reg$D_OUT[5] &&
		 !fdp_extracter2_fifo_stage0_reg$D_OUT[4] &&
		 !fdp_extracter2_fifo_stage0_reg$D_OUT[3] &&
		 !fdp_extracter2_fifo_stage0_reg$D_OUT[2] &&
		 !fdp_extracter2_fifo_stage0_reg$D_OUT[1] &&
		 !fdp_extracter2_fifo_stage0_reg$D_OUT[0]) ?
		  5'd31 :
		  5'd30) -
	       x__h15777 ;
  assign IF_fdp_multiplier_fifo_input_reg_first__54_BIT_ETC___d776 =
	     (fdp_multiplier_fifo_input_reg$D_OUT[75:74] == 2'd2) ?
	       2'b01 :
	       ((fdp_multiplier_fifo_input_reg$D_OUT[36:35] == 2'd2) ?
		  fdp_multiplier_fifo_input_reg$D_OUT[36:35] :
		  2'b11) ;
  assign IF_fdp_multiplier_fifo_stage0_reg_first__99_BI_ETC___d805 =
	     (fdp_multiplier_fifo_stage0_reg$D_OUT[64] ?
		-fdp_multiplier_fifo_stage0_reg$D_OUT[64:56] :
		fdp_multiplier_fifo_stage0_reg$D_OUT[64:56]) -
	     9'd240 ;
  assign IF_fdp_multiplier_fifo_stage0_reg_first__99_BI_ETC___d806 =
	     IF_fdp_multiplier_fifo_stage0_reg_first__99_BI_ETC___d805 +
	     9'd54 ;
  assign IF_fdp_multiplier_fifo_stage0_reg_first__99_BI_ETC___d807 =
	     (IF_fdp_multiplier_fifo_stage0_reg_first__99_BI_ETC___d806 ^
	      9'h100) <=
	     9'd256 ;
  assign IF_fdp_multiplier_fifo_stage0_reg_first__99_BI_ETC___d832 =
	     fdp_multiplier_fifo_stage0_reg$D_OUT[65] ?
	       511'd0 - { carry__h21923, int_frac0__h21920 } :
	       { carry__h21923, int_frac0__h21920 } ;
  assign IF_ftop_fToP_fifo_stage0_reg_first__950_BIT_7__ETC___d2957 =
	     ftop_fToP_fifo_stage0_reg$D_OUT[7] ?
	       -ftop_fToP_fifo_stage0_reg$D_OUT[7:2] :
	       ftop_fToP_fifo_stage0_reg$D_OUT[7:2] ;
  assign IF_ftop_fToP_normalizer_fifo_input_reg_first___ETC___d2722 =
	     (ftop_fToP_normalizer_fifo_input_reg$D_OUT[35] &&
	      !ftop_fToP_normalizer_fifo_input_reg_first__708_ETC___d2718[4]) ?
	       5'd31 :
	       ftop_fToP_normalizer_fifo_input_reg_first__708_ETC___d2718 ;
  assign IF_ftop_fToP_normalizer_fifo_stage1_reg_first__ETC___d2856 =
	     (b__h173413[30] &&
	      !ftop_fToP_normalizer_fifo_stage1_reg_first__80_ETC___d2852[30]) ?
	       31'h7FFFFFFF :
	       ftop_fToP_normalizer_fifo_stage1_reg_first__80_ETC___d2852 ;
  assign IF_ftop_fToP_normalizer_fifo_stage1_reg_first__ETC___d2884 =
	     IF_ftop_fToP_normalizer_fifo_stage1_reg_first__ETC___d2856 ==
	     31'd0 &&
	     (ftop_fToP_normalizer_fifo_stage1_reg_first__80_ETC___d2860 ||
	      !ftop_fToP_normalizer_fifo_stage1_reg$D_OUT[0] ||
	      ftop_fToP_normalizer_fifo_stage1_reg$D_OUT[7:3] == 5'd0 &&
	      !(~ftop_fToP_normalizer_fifo_stage1_reg$D_OUT[40]) ||
	      NOT_27_MINUS_ftop_fToP_normalizer_fifo_stage1__ETC___d2882) ;
  assign IF_ftop_fToP_normalizer_fifo_stage1_reg_first__ETC___d2889 =
	     stage2_regf_k_expo_frac__h173104 == 31'd0 &&
	     (ftop_fToP_normalizer_fifo_stage1_reg_first__80_ETC___d2860 ||
	      !ftop_fToP_normalizer_fifo_stage1_reg$D_OUT[0] ||
	      ftop_fToP_normalizer_fifo_stage1_reg$D_OUT[7:3] == 5'd0 &&
	      !(~ftop_fToP_normalizer_fifo_stage1_reg$D_OUT[40]) ||
	      NOT_27_MINUS_ftop_fToP_normalizer_fifo_stage1__ETC___d2882) ;
  assign IF_opcode_first__503_EQ_1_514_THEN_ftop_ffO_fi_ETC___d3558 =
	     (opcode$D_OUT == 3'd1) ?
	       { ftop_ffO$D_OUT[2:1] == 2'd1,
		 ftop_ffO$D_OUT[2:1] == 2'd2 && ftop_ffO$D_OUT[0],
		 ftop_ffO$D_OUT[0] } :
	       { qtop_ffO$D_OUT[2:1] == 2'd1,
		 qtop_ffO$D_OUT[2:1] == 2'd2 && qtop_ffO$D_OUT[0],
		 qtop_ffO$D_OUT[0] } ;
  assign IF_ptof_ptoF_extracter_fifo_output_reg_first___ETC___d3383 =
	     ptof_ptoF_extracter_fifo_output_reg_first__376_ETC___d3380 ?
	       8'd129 :
	       (ptof_ptoF_extracter_fifo_output_reg_first__376_ETC___d3381 ?
		  ptof_ptoF_extracter_fifo_output_reg$D_OUT[34:27] :
		  8'd127) ;
  assign IF_ptof_ptoF_extracter_fifo_output_reg_first___ETC___d3394 =
	     ptof_ptoF_extracter_fifo_output_reg_first__376_ETC___d3380 ?
	       IF_ptof_ptoF_extracter_fifo_output_reg_first___ETC__q21[5:0] :
	       (ptof_ptoF_extracter_fifo_output_reg_first__376_ETC___d3381 ?
		  6'd0 :
		  IF_ptof_ptoF_extracter_fifo_output_reg_first___ETC__q22[5:0]) ;
  assign IF_ptof_ptoF_extracter_fifo_output_reg_first___ETC__q21 =
	     ((ptof_ptoF_extracter_fifo_output_reg_first__376_ETC___d3385 ^
	       8'h80) <=
	      8'd97) ?
	       8'd225 :
	       ptof_ptoF_extracter_fifo_output_reg_first__376_ETC___d3385 ;
  assign IF_ptof_ptoF_extracter_fifo_output_reg_first___ETC__q22 =
	     ((ptof_ptoF_extracter_fifo_output_reg_first__376_ETC___d3389 ^
	       8'h80) <=
	      8'd159) ?
	       ptof_ptoF_extracter_fifo_output_reg_first__376_ETC___d3389 :
	       8'd31 ;
  assign IF_ptof_ptoF_extracter_fifo_stage0_reg_first___ETC___d3270 =
	     ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[30] ?
	       ((!INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[30] &&
		 !INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[29] &&
		 !INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[28] &&
		 !INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[27] &&
		 !INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[26] &&
		 !INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[25] &&
		 !INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[24] &&
		 !INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[23] &&
		 !INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[22] &&
		 !INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[21] &&
		 !INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[20] &&
		 !INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[19] &&
		 !INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[18] &&
		 !INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[17] &&
		 !INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[16] &&
		 !INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[15] &&
		 !INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[14] &&
		 !INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[13] &&
		 !INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[12] &&
		 !INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[11] &&
		 !INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[10] &&
		 !INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[9] &&
		 !INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[8] &&
		 !INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[7] &&
		 !INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[6] &&
		 !INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[5] &&
		 !INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[4] &&
		 !INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[3] &&
		 !INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[2] &&
		 !INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[1] &&
		 !INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[0]) ?
		  5'd31 :
		  5'd30) -
	       x__h177791 :
	       ((!ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[29] &&
		 !ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[28] &&
		 !ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[27] &&
		 !ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[26] &&
		 !ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[25] &&
		 !ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[24] &&
		 !ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[23] &&
		 !ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[22] &&
		 !ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[21] &&
		 !ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[20] &&
		 !ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[19] &&
		 !ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[18] &&
		 !ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[17] &&
		 !ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[16] &&
		 !ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[15] &&
		 !ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[14] &&
		 !ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[13] &&
		 !ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[12] &&
		 !ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[11] &&
		 !ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[10] &&
		 !ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[9] &&
		 !ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[8] &&
		 !ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[7] &&
		 !ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[6] &&
		 !ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[5] &&
		 !ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[4] &&
		 !ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[3] &&
		 !ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[2] &&
		 !ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[1] &&
		 !ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[0]) ?
		  5'd31 :
		  5'd30) -
	       x__h182170 ;
  assign IF_ptof_ptoF_fifo_stage0_reg_first__404_BIT_7__ETC___d3418 =
	     ptof_ptoF_fifo_stage0_reg$D_OUT[7] ?
	       -ptof_ptoF_fifo_stage0_reg$D_OUT[7:2] :
	       ptof_ptoF_fifo_stage0_reg$D_OUT[7:2] ;
  assign IF_ptoq_positToquire_extracter_fifo_stage0_reg_ETC___d1259 =
	     ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[30] ?
	       ((!INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[30] &&
		 !INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[29] &&
		 !INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[28] &&
		 !INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[27] &&
		 !INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[26] &&
		 !INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[25] &&
		 !INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[24] &&
		 !INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[23] &&
		 !INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[22] &&
		 !INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[21] &&
		 !INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[20] &&
		 !INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[19] &&
		 !INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[18] &&
		 !INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[17] &&
		 !INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[16] &&
		 !INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[15] &&
		 !INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[14] &&
		 !INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[13] &&
		 !INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[12] &&
		 !INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[11] &&
		 !INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[10] &&
		 !INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[9] &&
		 !INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[8] &&
		 !INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[7] &&
		 !INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[6] &&
		 !INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[5] &&
		 !INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[4] &&
		 !INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[3] &&
		 !INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[2] &&
		 !INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[1] &&
		 !INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[0]) ?
		  5'd31 :
		  5'd30) -
	       x__h75553 :
	       ((!ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[29] &&
		 !ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[28] &&
		 !ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[27] &&
		 !ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[26] &&
		 !ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[25] &&
		 !ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[24] &&
		 !ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[23] &&
		 !ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[22] &&
		 !ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[21] &&
		 !ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[20] &&
		 !ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[19] &&
		 !ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[18] &&
		 !ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[17] &&
		 !ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[16] &&
		 !ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[15] &&
		 !ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[14] &&
		 !ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[13] &&
		 !ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[12] &&
		 !ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[11] &&
		 !ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[10] &&
		 !ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[9] &&
		 !ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[8] &&
		 !ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[7] &&
		 !ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[6] &&
		 !ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[5] &&
		 !ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[4] &&
		 !ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[3] &&
		 !ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[2] &&
		 !ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[1] &&
		 !ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[0]) ?
		  5'd31 :
		  5'd30) -
	       x__h79932 ;
  assign IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618 =
	     qtop_quireToPosit1_fifo_input_reg$D_OUT[514] ?
	       511'd0 - qtop_quireToPosit1_fifo_input_reg$D_OUT[510:0] :
	       qtop_quireToPosit1_fifo_input_reg$D_OUT[510:0] ;
  assign IF_qtop_quireToPosit1_fifo_stage0_reg_first__6_ETC___d2668 =
	     qtop_quireToPosit1_fifo_stage0_reg_first__658__ETC___d2661 ?
	       carry_int_frac_shifted__h164999[510:483] :
	       28'd268435455 ;
  assign IF_qtop_quireToPosit1_normalizer_fifo_input_re_ETC___d1415 =
	     (qtop_quireToPosit1_normalizer_fifo_input_reg$D_OUT[35] &&
	      !qtop_quireToPosit1_normalizer_fifo_input_reg_f_ETC___d1411[4]) ?
	       5'd31 :
	       qtop_quireToPosit1_normalizer_fifo_input_reg_f_ETC___d1411 ;
  assign IF_qtop_quireToPosit1_normalizer_fifo_stage1_r_ETC___d1549 =
	     (b__h90113[30] &&
	      !qtop_quireToPosit1_normalizer_fifo_stage1_reg__ETC___d1545[30]) ?
	       31'h7FFFFFFF :
	       qtop_quireToPosit1_normalizer_fifo_stage1_reg__ETC___d1545 ;
  assign IF_qtop_quireToPosit1_normalizer_fifo_stage1_r_ETC___d1577 =
	     IF_qtop_quireToPosit1_normalizer_fifo_stage1_r_ETC___d1549 ==
	     31'd0 &&
	     (qtop_quireToPosit1_normalizer_fifo_stage1_reg__ETC___d1553 ||
	      !qtop_quireToPosit1_normalizer_fifo_stage1_reg$D_OUT[0] ||
	      qtop_quireToPosit1_normalizer_fifo_stage1_reg$D_OUT[7:3] ==
	      5'd0 &&
	      !(~qtop_quireToPosit1_normalizer_fifo_stage1_reg$D_OUT[40]) ||
	      NOT_27_MINUS_qtop_quireToPosit1_normalizer_fif_ETC___d1575) ;
  assign IF_qtop_quireToPosit1_normalizer_fifo_stage1_r_ETC___d1582 =
	     stage2_regf_k_expo_frac__h89804 == 31'd0 &&
	     (qtop_quireToPosit1_normalizer_fifo_stage1_reg__ETC___d1553 ||
	      !qtop_quireToPosit1_normalizer_fifo_stage1_reg$D_OUT[0] ||
	      qtop_quireToPosit1_normalizer_fifo_stage1_reg$D_OUT[7:3] ==
	      5'd0 &&
	      !(~qtop_quireToPosit1_normalizer_fifo_stage1_reg$D_OUT[40]) ||
	      NOT_27_MINUS_qtop_quireToPosit1_normalizer_fif_ETC___d1575) ;
  assign INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2 =
	     ~fdp_extracter1_fifo_stage0_reg$D_OUT[30:0] ;
  assign INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3 =
	     ~fdp_extracter2_fifo_stage0_reg$D_OUT[30:0] ;
  assign INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5 =
	     ~ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[30:0] ;
  assign INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4 =
	     ~ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[30:0] ;
  assign NOT_27_MINUS_ftop_fToP_normalizer_fifo_stage1__ETC___d2882 =
	     _27_MINUS_ftop_fToP_normalizer_fifo_stage1_reg__ETC___d2808 !=
	     5'd0 &&
	     (_27_MINUS_ftop_fToP_normalizer_fifo_stage1_reg__ETC___d2808 !=
	      5'd1 ||
	      ftop_fToP_normalizer_fifo_stage1_reg$D_OUT[1]) &&
	     (_27_MINUS_ftop_fToP_normalizer_fifo_stage1_reg__ETC___d2830 ||
	      { 5'd0,
		(ftop_fToP_normalizer_fifo_stage1_reg$D_OUT[39:13] &
		 ~(27'h7FFFFFE << x__h173667)) >>
		0 } !=
	      32'd0 ||
	      ftop_fToP_normalizer_fifo_stage1_reg$D_OUT[1]) &&
	     (!ftop_fToP_normalizer_fifo_stage1_reg$D_OUT[2] ||
	      !ftop_fToP_normalizer_fifo_stage1_reg_first__80_ETC___d2816) &&
	     (ftop_fToP_normalizer_fifo_stage1_reg$D_OUT[70:40] !=
	      31'h7FFFFFFF ||
	      ftop_fToP_normalizer_fifo_stage1_reg$D_OUT[7:3] != 5'd0 ||
	      ftop_fToP_normalizer_fifo_stage1_reg$D_OUT[39:13] != 27'd0 ||
	      ftop_fToP_normalizer_fifo_stage1_reg$D_OUT[1]) ;
  assign NOT_27_MINUS_qtop_quireToPosit1_normalizer_fif_ETC___d1575 =
	     _27_MINUS_qtop_quireToPosit1_normalizer_fifo_st_ETC___d1501 !=
	     5'd0 &&
	     (_27_MINUS_qtop_quireToPosit1_normalizer_fifo_st_ETC___d1501 !=
	      5'd1 ||
	      qtop_quireToPosit1_normalizer_fifo_stage1_reg$D_OUT[1]) &&
	     (_27_MINUS_qtop_quireToPosit1_normalizer_fifo_st_ETC___d1523 ||
	      { 5'd0,
		(qtop_quireToPosit1_normalizer_fifo_stage1_reg$D_OUT[39:13] &
		 ~(27'h7FFFFFE << x__h90367)) >>
		0 } !=
	      32'd0 ||
	      qtop_quireToPosit1_normalizer_fifo_stage1_reg$D_OUT[1]) &&
	     (!qtop_quireToPosit1_normalizer_fifo_stage1_reg$D_OUT[2] ||
	      !qtop_quireToPosit1_normalizer_fifo_stage1_reg__ETC___d1509) &&
	     (qtop_quireToPosit1_normalizer_fifo_stage1_reg$D_OUT[70:40] !=
	      31'h7FFFFFFF ||
	      qtop_quireToPosit1_normalizer_fifo_stage1_reg$D_OUT[7:3] !=
	      5'd0 ||
	      qtop_quireToPosit1_normalizer_fifo_stage1_reg$D_OUT[39:13] !=
	      27'd0 ||
	      qtop_quireToPosit1_normalizer_fifo_stage1_reg$D_OUT[1]) ;
  assign NOT_ftop_fToP_normalizer_fifo_stage0_reg_first_ETC___d2767 =
	     (!ftop_fToP_normalizer_fifo_stage0_reg$D_OUT[66] &&
	      b__h171194[30] ||
	      ftop_fToP_normalizer_fifo_stage0_reg$D_OUT[66] &&
	      !b__h171194[30]) &&
	     !ftop_fToP_normalizer_fifo_stage0_reg_first__73_ETC___d2762[30] ||
	     ftop_fToP_normalizer_fifo_stage0_reg$D_OUT[66] &&
	     b__h171194[30] ;
  assign NOT_qtop_quireToPosit1_normalizer_fifo_stage0__ETC___d1460 =
	     (!qtop_quireToPosit1_normalizer_fifo_stage0_reg$D_OUT[66] &&
	      b__h87887[30] ||
	      qtop_quireToPosit1_normalizer_fifo_stage0_reg$D_OUT[66] &&
	      !b__h87887[30]) &&
	     !qtop_quireToPosit1_normalizer_fifo_stage0_reg__ETC___d1455[30] ||
	     qtop_quireToPosit1_normalizer_fifo_stage0_reg$D_OUT[66] &&
	     b__h87887[30] ;
  assign NOT_verbosity_ULE_1_470___d3471 = verbosity > 4'd1 ;
  assign SEXT_IF_fdp_adder_fifo_stage0_reg_first__89_BI_ETC___d899 =
	     { {510{truncated_frac__h44773[1]}}, truncated_frac__h44773 } ;
  assign SEXT_fdp_extracter1_fifo_stage1_regD_OUT_BITS__ETC__q26 =
	     { {2{fdp_extracter1_fifo_stage1_regD_OUT_BITS_39_T_ETC__q25[5]}},
	       fdp_extracter1_fifo_stage1_regD_OUT_BITS_39_T_ETC__q25 } ;
  assign SEXT_fdp_extracter2_fifo_stage1_regD_OUT_BITS__ETC__q28 =
	     { {2{fdp_extracter2_fifo_stage1_regD_OUT_BITS_39_T_ETC__q27[5]}},
	       fdp_extracter2_fifo_stage1_regD_OUT_BITS_39_T_ETC__q27 } ;
  assign SEXT_ptof_ptoF_extracter_fifo_stage1_regD_OUT__ETC__q34 =
	     { {2{ptof_ptoF_extracter_fifo_stage1_regD_OUT_BITS_ETC__q33[5]}},
	       ptof_ptoF_extracter_fifo_stage1_regD_OUT_BITS_ETC__q33 } ;
  assign SEXT_ptoq_positToquire_extracter_fifo_stage1_r_ETC__q36 =
	     { {2{ptoq_positToquire_extracter_fifo_stage1_regD__ETC__q35[5]}},
	       ptoq_positToquire_extracter_fifo_stage1_regD__ETC__q35 } ;
  assign _0_CONCAT_IF_IF_qtop_quireToPosit1_fifo_input_r_ETC___d2642 =
	     { 1'd0, msbZeros__h92517 } + 10'd1 ;
  assign _0_CONCAT_IF_fdp_multiplier_fifo_input_reg_firs_ETC___d792 =
	     { 28'd0, f1__h21312 } * { 28'd0, f2__h21313 } ;
  assign _0_CONCAT_ftop_fToP_fifo_input_regD_OUT_BITS_3_ETC__q18 =
	     { 1'd0, ftop_fToP_fifo_input_reg$D_OUT[30:23] } - 9'd127 ;
  assign _0_CONCAT_ftop_fToP_fifo_input_reg_first__913_B_ETC___d2929 =
	     (_0_CONCAT_ftop_fToP_fifo_input_regD_OUT_BITS_3_ETC__q18[7:0] ^
	      8'h80) <
	     8'd8 ;
  assign _0_CONCAT_ftop_fToP_fifo_input_reg_first__913_B_ETC___d2930 =
	     (_0_CONCAT_ftop_fToP_fifo_input_regD_OUT_BITS_3_ETC__q18[7:0] ^
	      8'h80) <=
	     8'd248 ;
  assign _0_CONCAT_ftop_fToP_fifo_input_reg_first__913_B_ETC___d2934 =
	     _0_CONCAT_ftop_fToP_fifo_input_regD_OUT_BITS_3_ETC__q18[7:0] -
	     8'd136 ;
  assign _0_CONCAT_ftop_fToP_fifo_input_reg_first__913_B_ETC___d2938 =
	     _0_CONCAT_ftop_fToP_fifo_input_regD_OUT_BITS_3_ETC__q18[7:0] -
	     8'd120 ;
  assign _0_MINUS_ftop_fToP_normalizer_fifo_input_regD__ETC__q9 =
	     6'd0 - ftop_fToP_normalizer_fifo_input_reg$D_OUT[36:31] ;
  assign _0_MINUS_qtop_quireToPosit1_normalizer_fifo_inp_ETC__q8 =
	     6'd0 -
	     qtop_quireToPosit1_normalizer_fifo_input_reg$D_OUT[36:31] ;
  assign _271_MINUS_0_CONCAT_IF_IF_qtop_quireToPosit1_fi_ETC___d2644 =
	     10'd271 -
	     _0_CONCAT_IF_IF_qtop_quireToPosit1_fifo_input_r_ETC___d2642 ;
  assign _27_MINUS_ftop_fToP_normalizer_fifo_stage1_reg__ETC___d2808 =
	     5'd27 - ftop_fToP_normalizer_fifo_stage1_reg$D_OUT[7:3] ;
  assign _27_MINUS_ftop_fToP_normalizer_fifo_stage1_reg__ETC___d2830 =
	     _27_MINUS_ftop_fToP_normalizer_fifo_stage1_reg__ETC___d2808 <
	     5'd2 ;
  assign _27_MINUS_ftop_fToP_normalizer_fifo_stage1_reg__ETC___d2846 =
	     _27_MINUS_ftop_fToP_normalizer_fifo_stage1_reg__ETC___d2808 ==
	     5'd0 ||
	     _27_MINUS_ftop_fToP_normalizer_fifo_stage1_reg__ETC___d2808 ==
	     5'd1 &&
	     !ftop_fToP_normalizer_fifo_stage1_reg$D_OUT[1] ||
	     !_27_MINUS_ftop_fToP_normalizer_fifo_stage1_reg__ETC___d2830 &&
	     { 5'd0,
	       (ftop_fToP_normalizer_fifo_stage1_reg$D_OUT[39:13] &
		~(27'h7FFFFFE << x__h173667)) >>
	       0 } ==
	     32'd0 &&
	     !ftop_fToP_normalizer_fifo_stage1_reg$D_OUT[1] ||
	     ftop_fToP_normalizer_fifo_stage1_reg$D_OUT[2] ||
	     ftop_fToP_normalizer_fifo_stage1_reg$D_OUT[70:40] ==
	     31'h7FFFFFFF &&
	     ftop_fToP_normalizer_fifo_stage1_reg$D_OUT[7:3] == 5'd0 &&
	     ftop_fToP_normalizer_fifo_stage1_reg$D_OUT[39:13] == 27'd0 &&
	     !ftop_fToP_normalizer_fifo_stage1_reg$D_OUT[1] ;
  assign _27_MINUS_qtop_quireToPosit1_normalizer_fifo_st_ETC___d1501 =
	     5'd27 -
	     qtop_quireToPosit1_normalizer_fifo_stage1_reg$D_OUT[7:3] ;
  assign _27_MINUS_qtop_quireToPosit1_normalizer_fifo_st_ETC___d1523 =
	     _27_MINUS_qtop_quireToPosit1_normalizer_fifo_st_ETC___d1501 <
	     5'd2 ;
  assign _27_MINUS_qtop_quireToPosit1_normalizer_fifo_st_ETC___d1539 =
	     _27_MINUS_qtop_quireToPosit1_normalizer_fifo_st_ETC___d1501 ==
	     5'd0 ||
	     _27_MINUS_qtop_quireToPosit1_normalizer_fifo_st_ETC___d1501 ==
	     5'd1 &&
	     !qtop_quireToPosit1_normalizer_fifo_stage1_reg$D_OUT[1] ||
	     !_27_MINUS_qtop_quireToPosit1_normalizer_fifo_st_ETC___d1523 &&
	     { 5'd0,
	       (qtop_quireToPosit1_normalizer_fifo_stage1_reg$D_OUT[39:13] &
		~(27'h7FFFFFE << x__h90367)) >>
	       0 } ==
	     32'd0 &&
	     !qtop_quireToPosit1_normalizer_fifo_stage1_reg$D_OUT[1] ||
	     qtop_quireToPosit1_normalizer_fifo_stage1_reg$D_OUT[2] ||
	     qtop_quireToPosit1_normalizer_fifo_stage1_reg$D_OUT[70:40] ==
	     31'h7FFFFFFF &&
	     qtop_quireToPosit1_normalizer_fifo_stage1_reg$D_OUT[7:3] ==
	     5'd0 &&
	     qtop_quireToPosit1_normalizer_fifo_stage1_reg$D_OUT[39:13] ==
	     27'd0 &&
	     !qtop_quireToPosit1_normalizer_fifo_stage1_reg$D_OUT[1] ;
  assign _2_CONCAT_DONTCARE_CONCAT_IF_opcode_first__503__ETC___d3560 =
	     { 33'h12AAAAAAA,
	       (opcode$D_OUT == 3'd1) ?
		 ftop_ffO$D_OUT[35:3] :
		 qtop_ffO$D_OUT[35:3],
	       (opcode$D_OUT == 3'd1) ?
		 ftop_ffO$D_OUT[35] :
		 qtop_ffO$D_OUT[35],
	       1'd0,
	       IF_opcode_first__503_EQ_1_514_THEN_ftop_ffO_fi_ETC___d3558 } ;
  assign _30_MINUS_ftop_fToP_normalizer_fifo_stage0_reg__ETC___d2739 =
	     5'd30 - ftop_fToP_normalizer_fifo_stage0_reg$D_OUT[6:2] ;
  assign _30_MINUS_ftop_fToP_normalizer_fifo_stage0_reg__ETC___d2740 =
	     _30_MINUS_ftop_fToP_normalizer_fifo_stage0_reg__ETC___d2739 <
	     5'd2 ;
  assign _30_MINUS_qtop_quireToPosit1_normalizer_fifo_st_ETC___d1432 =
	     5'd30 -
	     qtop_quireToPosit1_normalizer_fifo_stage0_reg$D_OUT[6:2] ;
  assign _30_MINUS_qtop_quireToPosit1_normalizer_fifo_st_ETC___d1433 =
	     _30_MINUS_qtop_quireToPosit1_normalizer_fifo_st_ETC___d1432 <
	     5'd2 ;
  assign _theResult____h173089 =
	     !ftop_fToP_normalizer_fifo_stage1_reg_first__80_ETC___d2811 &&
	     IF_27_MINUS_ftop_fToP_normalizer_fifo_stage1_r_ETC___d2817 &&
	     ftop_fToP_normalizer_fifo_stage1_reg$D_OUT[0] &&
	     (ftop_fToP_normalizer_fifo_stage1_reg$D_OUT[7:3] != 5'd0 ||
	      ~ftop_fToP_normalizer_fifo_stage1_reg$D_OUT[40]) &&
	     _27_MINUS_ftop_fToP_normalizer_fifo_stage1_reg__ETC___d2846 ;
  assign _theResult____h89784 =
	     !qtop_quireToPosit1_normalizer_fifo_stage1_reg__ETC___d1504 &&
	     IF_27_MINUS_qtop_quireToPosit1_normalizer_fifo_ETC___d1510 &&
	     qtop_quireToPosit1_normalizer_fifo_stage1_reg$D_OUT[0] &&
	     (qtop_quireToPosit1_normalizer_fifo_stage1_reg$D_OUT[7:3] !=
	      5'd0 ||
	      ~qtop_quireToPosit1_normalizer_fifo_stage1_reg$D_OUT[40]) &&
	     _27_MINUS_qtop_quireToPosit1_normalizer_fifo_st_ETC___d1539 ;
  assign _theResult___fst__h171235 =
	     ((ftop_fToP_normalizer_fifo_stage0_reg$D_OUT[35:34] &
	       mask_e__h171233) ==
	      2'd0) ?
	       expo_new__h171279 :
	       expo_new__h171308 ;
  assign _theResult___fst__h87928 =
	     ((qtop_quireToPosit1_normalizer_fifo_stage0_reg$D_OUT[35:34] &
	       mask_e__h87926) ==
	      2'd0) ?
	       expo_new__h87972 :
	       expo_new__h88001 ;
  assign _theResult___snd_snd__h171360 =
	     ((ftop_fToP_normalizer_fifo_stage0_reg$D_OUT[35:34] &
	       mask_e__h171233) ==
	      2'd0) ?
	       3'd0 :
	       shift_new__h171307 ;
  assign _theResult___snd_snd__h88053 =
	     ((qtop_quireToPosit1_normalizer_fifo_stage0_reg$D_OUT[35:34] &
	       mask_e__h87926) ==
	      2'd0) ?
	       3'd0 :
	       shift_new__h88000 ;
  assign add_round__h187894 = x__h188056 & truncated_frac_msb__h187888 ;
  assign all_bits_0__h44776 = ~(x__h48435[510:0] != 511'd0) ;
  assign b__h1103 = { 1'd0, x__h1113 } - 6'd1 ;
  assign b__h1105 = 6'd0 - x__h5485 ;
  assign b__h11388 = { 1'd0, x__h11398 } - 6'd1 ;
  assign b__h11390 = 6'd0 - x__h15770 ;
  assign b__h171194 =
	     { 29'd0, x__h171197 } <<
	     IF_30_MINUS_ftop_fToP_normalizer_fifo_stage0_r_ETC___d2754 ;
  assign b__h173413 = x__h173429 - y__h173430 ;
  assign b__h173981 =
	     { 30'd0,
	       IF_27_MINUS_ftop_fToP_normalizer_fifo_stage1_r_ETC___d2817 } ;
  assign b__h177781 = { 1'd0, x__h177791 } - 6'd1 ;
  assign b__h177783 = 6'd0 - x__h182163 ;
  assign b__h75543 = { 1'd0, x__h75553 } - 6'd1 ;
  assign b__h75545 = 6'd0 - x__h79925 ;
  assign b__h87887 =
	     { 29'd0, x__h87890 } <<
	     IF_30_MINUS_qtop_quireToPosit1_normalizer_fifo_ETC___d1447 ;
  assign b__h90113 = x__h90129 - y__h90130 ;
  assign b__h90681 =
	     { 30'd0,
	       IF_27_MINUS_qtop_quireToPosit1_normalizer_fifo_ETC___d1510 } ;
  assign carry__h21923 = { 29'd0, x__h21979 } ;
  assign carry_int_frac_shifted__h164999 =
	     qtop_quireToPosit1_fifo_stage0_reg$D_OUT[510:0] << x__h165087 ;
  assign expo_new__h171279 =
	     ftop_fToP_normalizer_fifo_stage0_reg$D_OUT[35:34] >>
	     _30_MINUS_ftop_fToP_normalizer_fifo_stage0_reg__ETC___d2739 ;
  assign expo_new__h171308 =
	     x__h171311[1:0] &
	     ftop_fToP_normalizer_fifo_stage0_reg$D_OUT[35:34] ;
  assign expo_new__h87972 =
	     qtop_quireToPosit1_normalizer_fifo_stage0_reg$D_OUT[35:34] >>
	     _30_MINUS_qtop_quireToPosit1_normalizer_fifo_st_ETC___d1432 ;
  assign expo_new__h88001 =
	     x__h88004[1:0] &
	     qtop_quireToPosit1_normalizer_fifo_stage0_reg$D_OUT[35:34] ;
  assign f1__h21312 =
	     { IF_fdp_multiplier_fifo_input_reg_first__54_BIT_ETC___d776[1],
	       fdp_multiplier_fifo_input_reg$D_OUT[65:39] } ;
  assign f2__h21313 =
	     { IF_fdp_multiplier_fifo_input_reg_first__54_BIT_ETC___d776[0],
	       fdp_multiplier_fifo_input_reg$D_OUT[26:0] } ;
  assign f_new___1__h22172 =
	     f_new__h21964 >>
	     IF_fdp_multiplier_fifo_stage0_reg_first__99_BI_ETC___d806 ;
  assign f_new__h21964 =
	     { 424'd0, fdp_multiplier_fifo_stage0_reg$D_OUT[55:0] } ;
  assign f_new__h22118 = f_new__h21964 << x__h22251 ;
  assign f_new__h85505 =
	     { 453'd1,
	       ptoq_positToquire_extracter_fifo_output_reg$D_OUT[26:0] } ;
  assign fdp_adder_fifo_input_reg_first__60_BIT_1031_61_ETC___d869 =
	     { fdp_adder_fifo_input_reg$D_OUT[1031],
	       fdp_adder_fifo_input_reg$D_OUT[1027:517] } +
	     fdp_adder_fifo_input_reg$D_OUT[513:2] ;
  assign fdp_adder_fifo_stage0_reg_first__89_BITS_518_T_ETC___d904 =
	     fdp_adder_fifo_stage0_reg$D_OUT[518:7] +
	     SEXT_IF_fdp_adder_fifo_stage0_reg_first__89_BI_ETC___d899 ;
  assign fdp_extracter1_fifo_stage1_regD_OUT_BITS_33_T_ETC__q10 =
	     (fdp_extracter1_fifo_stage1_reg$D_OUT[33:5] &
	      ~(29'h1FFFFFFE << x__h10059)) >>
	     x__h10061 ;
  assign fdp_extracter1_fifo_stage1_regD_OUT_BITS_39_T_ETC__q25 =
	     fdp_extracter1_fifo_stage1_reg$D_OUT[39:34] ;
  assign fdp_extracter2_fifo_stage1_regD_OUT_BITS_33_T_ETC__q11 =
	     (fdp_extracter2_fifo_stage1_reg$D_OUT[33:5] &
	      ~(29'h1FFFFFFE << x__h20340)) >>
	     x__h20342 ;
  assign fdp_extracter2_fifo_stage1_regD_OUT_BITS_39_T_ETC__q27 =
	     fdp_extracter2_fifo_stage1_reg$D_OUT[39:34] ;
  assign fdp_multiplier_fifo_input_regD_OUT_BITS_34_TO_27__q30 =
	     fdp_multiplier_fifo_input_reg$D_OUT[34:27] ;
  assign fdp_multiplier_fifo_input_regD_OUT_BITS_73_TO_66__q29 =
	     fdp_multiplier_fifo_input_reg$D_OUT[73:66] ;
  assign fdp_multiplier_fifo_stage0_regD_OUT_BITS_55_TO_0__q15 =
	     fdp_multiplier_fifo_stage0_reg$D_OUT[55:0] ;
  assign flag_truncated_frac__h44771 =
	     x__h55712 | fdp_adder_fifo_stage0_reg$D_OUT[5] ;
  assign float_no__h187893 =
	     { ptof_ptoF_fifo_stage0_reg$D_OUT[41],
	       x__h187939[7:0],
	       frac_f__h187892 } ;
  assign frac__h176224 = { 1'd1, ftop_fToP_fifo_stage0_reg$D_OUT[34:8] } ;
  assign frac__h187886 = { 1'd1, ptof_ptoF_fifo_stage0_reg$D_OUT[30:8] } ;
  assign frac_f__h187892 =
	     ptof_ptoF_fifo_stage0_reg$D_OUT[7] ?
	       x__h187969[22:0] :
	       ((ptof_ptoF_fifo_stage0_reg$D_OUT[7:2] == 6'd0) ?
		  ptof_ptoF_fifo_stage0_reg$D_OUT[30:8] :
		  23'd8388607) ;
  assign ftop_fToP_normalizer_fifo_input_reg_first__708_ETC___d2718 =
	     ftop_fToP_normalizer_fifo_input_reg$D_OUT[35:31] + 5'd1 ;
  assign ftop_fToP_normalizer_fifo_stage0_regD_OUT_BIT_ETC__q20 =
	     ftop_fToP_normalizer_fifo_stage0_reg$D_OUT[33:7] ;
  assign ftop_fToP_normalizer_fifo_stage0_reg_first__73_ETC___d2762 =
	     ftop_fToP_normalizer_fifo_stage0_reg$D_OUT[66:36] + b__h171194 ;
  assign ftop_fToP_normalizer_fifo_stage0_reg_first__73_ETC___d2788 =
	     ftop_fToP_normalizer_fifo_stage0_reg$D_OUT[0] & y__h173010 ;
  assign ftop_fToP_normalizer_fifo_stage0_reg_first__73_ETC___d2794 =
	     { ftop_fToP_normalizer_fifo_stage0_regD_OUT_BIT_ETC__q20[i__h172964],
	       (shift_new0__h170618 == 3'd1) ?
		 ftop_fToP_normalizer_fifo_stage0_reg_first__73_ETC___d2788 :
		 ftop_fToP_normalizer_fifo_stage0_reg_first__73_ETC___d2788 &
		 y__h173014 } ;
  assign ftop_fToP_normalizer_fifo_stage1_regD_OUT_BIT_ETC__q17 =
	     ftop_fToP_normalizer_fifo_stage1_reg$D_OUT[39:13] ;
  assign ftop_fToP_normalizer_fifo_stage1_reg_first__80_ETC___d2811 =
	     ftop_fToP_normalizer_fifo_stage1_regD_OUT_BIT_ETC__q17[_27_MINUS_ftop_fToP_normalizer_fifo_stage1_reg__ETC___d2808] ;
  assign ftop_fToP_normalizer_fifo_stage1_reg_first__80_ETC___d2816 =
	     ftop_fToP_normalizer_fifo_stage1_regD_OUT_BIT_ETC__q17[x__h173567] ;
  assign ftop_fToP_normalizer_fifo_stage1_reg_first__80_ETC___d2852 =
	     b__h173413 + b__h173981 ;
  assign ftop_fToP_normalizer_fifo_stage1_reg_first__80_ETC___d2860 =
	     ftop_fToP_normalizer_fifo_stage1_reg_first__80_ETC___d2811 ||
	     ((_27_MINUS_ftop_fToP_normalizer_fifo_stage1_reg__ETC___d2808 ==
	       5'd0) ?
		!ftop_fToP_normalizer_fifo_stage1_reg$D_OUT[1] :
		!ftop_fToP_normalizer_fifo_stage1_reg_first__80_ETC___d2816) ;
  assign i1__h173020 = shift_new0__h170618 - 3'd2 ;
  assign i1__h89715 = shift_new0__h87305 - 3'd2 ;
  assign i__h172964 = shift_new0__h170618 - 3'd1 ;
  assign i__h89659 = shift_new0__h87305 - 3'd1 ;
  assign int_frac0__h21920 =
	     (fdp_multiplier_fifo_stage0_reg$D_OUT[64] &&
	      !IF_fdp_multiplier_fifo_stage0_reg_first__99_BI_ETC___d807) ?
	       f_new___1__h22172 :
	       f_new__h22118 ;
  assign int_frac__h85489 = f_new__h85505 << x__h85552 ;
  assign k__h169944 = 31'd1 << x__h169987 ;
  assign k__h169989 = ~x__h170001 ;
  assign k__h86631 = 31'd1 << x__h86674 ;
  assign k__h86676 = ~x__h86688 ;
  assign mask1__h22174 = ~x__h22348 ;
  assign mask_e__h171233 = 2'd3 >> x__h171269 ;
  assign mask_e__h87926 = 2'd3 >> x__h87962 ;
  assign msbZeros__h92517 =
	     IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[510] ?
	       9'd0 :
	       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[509] ?
		  9'd1 :
		  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[508] ?
		     9'd2 :
		     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[507] ?
			9'd3 :
			(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[506] ?
			   9'd4 :
			   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[505] ?
			      9'd5 :
			      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[504] ?
				 9'd6 :
				 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[503] ?
				    9'd7 :
				    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[502] ?
				       9'd8 :
				       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[501] ?
					  9'd9 :
					  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[500] ?
					     9'd10 :
					     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[499] ?
						9'd11 :
						(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[498] ?
						   9'd12 :
						   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[497] ?
						      9'd13 :
						      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[496] ?
							 9'd14 :
							 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[495] ?
							    9'd15 :
							    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[494] ?
							       9'd16 :
							       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[493] ?
								  9'd17 :
								  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[492] ?
								     9'd18 :
								     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[491] ?
									9'd19 :
									(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[490] ?
									   9'd20 :
									   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[489] ?
									      9'd21 :
									      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[488] ?
										 9'd22 :
										 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[487] ?
										    9'd23 :
										    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[486] ?
										       9'd24 :
										       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[485] ?
											  9'd25 :
											  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[484] ?
											     9'd26 :
											     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[483] ?
												9'd27 :
												(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[482] ?
												   9'd28 :
												   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[481] ?
												      9'd29 :
												      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[480] ?
													 9'd30 :
													 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[479] ?
													    9'd31 :
													    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[478] ?
													       9'd32 :
													       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[477] ?
														  9'd33 :
														  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[476] ?
														     9'd34 :
														     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[475] ?
															9'd35 :
															(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[474] ?
															   9'd36 :
															   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[473] ?
															      9'd37 :
															      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[472] ?
																 9'd38 :
																 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[471] ?
																    9'd39 :
																    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[470] ?
																       9'd40 :
																       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[469] ?
																	  9'd41 :
																	  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[468] ?
																	     9'd42 :
																	     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[467] ?
																		9'd43 :
																		(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[466] ?
																		   9'd44 :
																		   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[465] ?
																		      9'd45 :
																		      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[464] ?
																			 9'd46 :
																			 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[463] ?
																			    9'd47 :
																			    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[462] ?
																			       9'd48 :
																			       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[461] ?
																				  9'd49 :
																				  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[460] ?
																				     9'd50 :
																				     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[459] ?
																					9'd51 :
																					(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[458] ?
																					   9'd52 :
																					   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[457] ?
																					      9'd53 :
																					      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[456] ?
																						 9'd54 :
																						 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[455] ?
																						    9'd55 :
																						    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[454] ?
																						       9'd56 :
																						       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[453] ?
																							  9'd57 :
																							  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[452] ?
																							     9'd58 :
																							     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[451] ?
																								9'd59 :
																								(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[450] ?
																								   9'd60 :
																								   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[449] ?
																								      9'd61 :
																								      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[448] ?
																									 9'd62 :
																									 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[447] ?
																									    9'd63 :
																									    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[446] ?
																									       9'd64 :
																									       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[445] ?
																										  9'd65 :
																										  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[444] ?
																										     9'd66 :
																										     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[443] ?
																											9'd67 :
																											(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[442] ?
																											   9'd68 :
																											   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[441] ?
																											      9'd69 :
																											      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[440] ?
																												 9'd70 :
																												 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[439] ?
																												    9'd71 :
																												    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[438] ?
																												       9'd72 :
																												       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[437] ?
																													  9'd73 :
																													  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[436] ?
																													     9'd74 :
																													     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[435] ?
																														9'd75 :
																														(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[434] ?
																														   9'd76 :
																														   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[433] ?
																														      9'd77 :
																														      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[432] ?
																															 9'd78 :
																															 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[431] ?
																															    9'd79 :
																															    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[430] ?
																															       9'd80 :
																															       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[429] ?
																																  9'd81 :
																																  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[428] ?
																																     9'd82 :
																																     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[427] ?
																																	9'd83 :
																																	(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[426] ?
																																	   9'd84 :
																																	   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[425] ?
																																	      9'd85 :
																																	      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[424] ?
																																		 9'd86 :
																																		 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[423] ?
																																		    9'd87 :
																																		    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[422] ?
																																		       9'd88 :
																																		       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[421] ?
																																			  9'd89 :
																																			  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[420] ?
																																			     9'd90 :
																																			     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[419] ?
																																				9'd91 :
																																				(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[418] ?
																																				   9'd92 :
																																				   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[417] ?
																																				      9'd93 :
																																				      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[416] ?
																																					 9'd94 :
																																					 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[415] ?
																																					    9'd95 :
																																					    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[414] ?
																																					       9'd96 :
																																					       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[413] ?
																																						  9'd97 :
																																						  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[412] ?
																																						     9'd98 :
																																						     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[411] ?
																																							9'd99 :
																																							(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[410] ?
																																							   9'd100 :
																																							   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[409] ?
																																							      9'd101 :
																																							      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[408] ?
																																								 9'd102 :
																																								 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[407] ?
																																								    9'd103 :
																																								    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[406] ?
																																								       9'd104 :
																																								       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[405] ?
																																									  9'd105 :
																																									  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[404] ?
																																									     9'd106 :
																																									     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[403] ?
																																										9'd107 :
																																										(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[402] ?
																																										   9'd108 :
																																										   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[401] ?
																																										      9'd109 :
																																										      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[400] ?
																																											 9'd110 :
																																											 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[399] ?
																																											    9'd111 :
																																											    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[398] ?
																																											       9'd112 :
																																											       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[397] ?
																																												  9'd113 :
																																												  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[396] ?
																																												     9'd114 :
																																												     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[395] ?
																																													9'd115 :
																																													(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[394] ?
																																													   9'd116 :
																																													   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[393] ?
																																													      9'd117 :
																																													      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[392] ?
																																														 9'd118 :
																																														 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[391] ?
																																														    9'd119 :
																																														    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[390] ?
																																														       9'd120 :
																																														       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[389] ?
																																															  9'd121 :
																																															  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[388] ?
																																															     9'd122 :
																																															     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[387] ?
																																																9'd123 :
																																																(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[386] ?
																																																   9'd124 :
																																																   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[385] ?
																																																      9'd125 :
																																																      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[384] ?
																																																	 9'd126 :
																																																	 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[383] ?
																																																	    9'd127 :
																																																	    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[382] ?
																																																	       9'd128 :
																																																	       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[381] ?
																																																		  9'd129 :
																																																		  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[380] ?
																																																		     9'd130 :
																																																		     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[379] ?
																																																			9'd131 :
																																																			(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[378] ?
																																																			   9'd132 :
																																																			   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[377] ?
																																																			      9'd133 :
																																																			      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[376] ?
																																																				 9'd134 :
																																																				 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[375] ?
																																																				    9'd135 :
																																																				    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[374] ?
																																																				       9'd136 :
																																																				       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[373] ?
																																																					  9'd137 :
																																																					  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[372] ?
																																																					     9'd138 :
																																																					     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[371] ?
																																																						9'd139 :
																																																						(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[370] ?
																																																						   9'd140 :
																																																						   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[369] ?
																																																						      9'd141 :
																																																						      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[368] ?
																																																							 9'd142 :
																																																							 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[367] ?
																																																							    9'd143 :
																																																							    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[366] ?
																																																							       9'd144 :
																																																							       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[365] ?
																																																								  9'd145 :
																																																								  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[364] ?
																																																								     9'd146 :
																																																								     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[363] ?
																																																									9'd147 :
																																																									(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[362] ?
																																																									   9'd148 :
																																																									   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[361] ?
																																																									      9'd149 :
																																																									      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[360] ?
																																																										 9'd150 :
																																																										 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[359] ?
																																																										    9'd151 :
																																																										    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[358] ?
																																																										       9'd152 :
																																																										       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[357] ?
																																																											  9'd153 :
																																																											  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[356] ?
																																																											     9'd154 :
																																																											     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[355] ?
																																																												9'd155 :
																																																												(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[354] ?
																																																												   9'd156 :
																																																												   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[353] ?
																																																												      9'd157 :
																																																												      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[352] ?
																																																													 9'd158 :
																																																													 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[351] ?
																																																													    9'd159 :
																																																													    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[350] ?
																																																													       9'd160 :
																																																													       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[349] ?
																																																														  9'd161 :
																																																														  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[348] ?
																																																														     9'd162 :
																																																														     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[347] ?
																																																															9'd163 :
																																																															(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[346] ?
																																																															   9'd164 :
																																																															   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[345] ?
																																																															      9'd165 :
																																																															      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[344] ?
																																																																 9'd166 :
																																																																 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[343] ?
																																																																    9'd167 :
																																																																    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[342] ?
																																																																       9'd168 :
																																																																       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[341] ?
																																																																	  9'd169 :
																																																																	  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[340] ?
																																																																	     9'd170 :
																																																																	     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[339] ?
																																																																		9'd171 :
																																																																		(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[338] ?
																																																																		   9'd172 :
																																																																		   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[337] ?
																																																																		      9'd173 :
																																																																		      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[336] ?
																																																																			 9'd174 :
																																																																			 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[335] ?
																																																																			    9'd175 :
																																																																			    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[334] ?
																																																																			       9'd176 :
																																																																			       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[333] ?
																																																																				  9'd177 :
																																																																				  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[332] ?
																																																																				     9'd178 :
																																																																				     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[331] ?
																																																																					9'd179 :
																																																																					(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[330] ?
																																																																					   9'd180 :
																																																																					   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[329] ?
																																																																					      9'd181 :
																																																																					      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[328] ?
																																																																						 9'd182 :
																																																																						 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[327] ?
																																																																						    9'd183 :
																																																																						    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[326] ?
																																																																						       9'd184 :
																																																																						       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[325] ?
																																																																							  9'd185 :
																																																																							  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[324] ?
																																																																							     9'd186 :
																																																																							     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[323] ?
																																																																								9'd187 :
																																																																								(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[322] ?
																																																																								   9'd188 :
																																																																								   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[321] ?
																																																																								      9'd189 :
																																																																								      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[320] ?
																																																																									 9'd190 :
																																																																									 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[319] ?
																																																																									    9'd191 :
																																																																									    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[318] ?
																																																																									       9'd192 :
																																																																									       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[317] ?
																																																																										  9'd193 :
																																																																										  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[316] ?
																																																																										     9'd194 :
																																																																										     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[315] ?
																																																																											9'd195 :
																																																																											(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[314] ?
																																																																											   9'd196 :
																																																																											   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[313] ?
																																																																											      9'd197 :
																																																																											      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[312] ?
																																																																												 9'd198 :
																																																																												 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[311] ?
																																																																												    9'd199 :
																																																																												    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[310] ?
																																																																												       9'd200 :
																																																																												       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[309] ?
																																																																													  9'd201 :
																																																																													  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[308] ?
																																																																													     9'd202 :
																																																																													     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[307] ?
																																																																														9'd203 :
																																																																														(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[306] ?
																																																																														   9'd204 :
																																																																														   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[305] ?
																																																																														      9'd205 :
																																																																														      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[304] ?
																																																																															 9'd206 :
																																																																															 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[303] ?
																																																																															    9'd207 :
																																																																															    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[302] ?
																																																																															       9'd208 :
																																																																															       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[301] ?
																																																																																  9'd209 :
																																																																																  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[300] ?
																																																																																     9'd210 :
																																																																																     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[299] ?
																																																																																	9'd211 :
																																																																																	(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[298] ?
																																																																																	   9'd212 :
																																																																																	   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[297] ?
																																																																																	      9'd213 :
																																																																																	      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[296] ?
																																																																																		 9'd214 :
																																																																																		 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[295] ?
																																																																																		    9'd215 :
																																																																																		    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[294] ?
																																																																																		       9'd216 :
																																																																																		       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[293] ?
																																																																																			  9'd217 :
																																																																																			  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[292] ?
																																																																																			     9'd218 :
																																																																																			     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[291] ?
																																																																																				9'd219 :
																																																																																				(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[290] ?
																																																																																				   9'd220 :
																																																																																				   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[289] ?
																																																																																				      9'd221 :
																																																																																				      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[288] ?
																																																																																					 9'd222 :
																																																																																					 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[287] ?
																																																																																					    9'd223 :
																																																																																					    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[286] ?
																																																																																					       9'd224 :
																																																																																					       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[285] ?
																																																																																						  9'd225 :
																																																																																						  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[284] ?
																																																																																						     9'd226 :
																																																																																						     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[283] ?
																																																																																							9'd227 :
																																																																																							(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[282] ?
																																																																																							   9'd228 :
																																																																																							   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[281] ?
																																																																																							      9'd229 :
																																																																																							      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[280] ?
																																																																																								 9'd230 :
																																																																																								 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[279] ?
																																																																																								    9'd231 :
																																																																																								    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[278] ?
																																																																																								       9'd232 :
																																																																																								       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[277] ?
																																																																																									  9'd233 :
																																																																																									  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[276] ?
																																																																																									     9'd234 :
																																																																																									     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[275] ?
																																																																																										9'd235 :
																																																																																										(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[274] ?
																																																																																										   9'd236 :
																																																																																										   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[273] ?
																																																																																										      9'd237 :
																																																																																										      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[272] ?
																																																																																											 9'd238 :
																																																																																											 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[271] ?
																																																																																											    9'd239 :
																																																																																											    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[270] ?
																																																																																											       9'd240 :
																																																																																											       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[269] ?
																																																																																												  9'd241 :
																																																																																												  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[268] ?
																																																																																												     9'd242 :
																																																																																												     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[267] ?
																																																																																													9'd243 :
																																																																																													(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[266] ?
																																																																																													   9'd244 :
																																																																																													   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[265] ?
																																																																																													      9'd245 :
																																																																																													      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[264] ?
																																																																																														 9'd246 :
																																																																																														 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[263] ?
																																																																																														    9'd247 :
																																																																																														    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[262] ?
																																																																																														       9'd248 :
																																																																																														       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[261] ?
																																																																																															  9'd249 :
																																																																																															  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[260] ?
																																																																																															     9'd250 :
																																																																																															     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[259] ?
																																																																																																9'd251 :
																																																																																																(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[258] ?
																																																																																																   9'd252 :
																																																																																																   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[257] ?
																																																																																																      9'd253 :
																																																																																																      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[256] ?
																																																																																																	 9'd254 :
																																																																																																	 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[255] ?
																																																																																																	    9'd255 :
																																																																																																	    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[254] ?
																																																																																																	       9'd256 :
																																																																																																	       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[253] ?
																																																																																																		  9'd257 :
																																																																																																		  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[252] ?
																																																																																																		     9'd258 :
																																																																																																		     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[251] ?
																																																																																																			9'd259 :
																																																																																																			(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[250] ?
																																																																																																			   9'd260 :
																																																																																																			   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[249] ?
																																																																																																			      9'd261 :
																																																																																																			      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[248] ?
																																																																																																				 9'd262 :
																																																																																																				 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[247] ?
																																																																																																				    9'd263 :
																																																																																																				    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[246] ?
																																																																																																				       9'd264 :
																																																																																																				       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[245] ?
																																																																																																					  9'd265 :
																																																																																																					  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[244] ?
																																																																																																					     9'd266 :
																																																																																																					     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[243] ?
																																																																																																						9'd267 :
																																																																																																						(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[242] ?
																																																																																																						   9'd268 :
																																																																																																						   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[241] ?
																																																																																																						      9'd269 :
																																																																																																						      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[240] ?
																																																																																																							 9'd270 :
																																																																																																							 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[239] ?
																																																																																																							    9'd271 :
																																																																																																							    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[238] ?
																																																																																																							       9'd272 :
																																																																																																							       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[237] ?
																																																																																																								  9'd273 :
																																																																																																								  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[236] ?
																																																																																																								     9'd274 :
																																																																																																								     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[235] ?
																																																																																																									9'd275 :
																																																																																																									(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[234] ?
																																																																																																									   9'd276 :
																																																																																																									   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[233] ?
																																																																																																									      9'd277 :
																																																																																																									      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[232] ?
																																																																																																										 9'd278 :
																																																																																																										 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[231] ?
																																																																																																										    9'd279 :
																																																																																																										    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[230] ?
																																																																																																										       9'd280 :
																																																																																																										       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[229] ?
																																																																																																											  9'd281 :
																																																																																																											  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[228] ?
																																																																																																											     9'd282 :
																																																																																																											     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[227] ?
																																																																																																												9'd283 :
																																																																																																												(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[226] ?
																																																																																																												   9'd284 :
																																																																																																												   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[225] ?
																																																																																																												      9'd285 :
																																																																																																												      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[224] ?
																																																																																																													 9'd286 :
																																																																																																													 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[223] ?
																																																																																																													    9'd287 :
																																																																																																													    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[222] ?
																																																																																																													       9'd288 :
																																																																																																													       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[221] ?
																																																																																																														  9'd289 :
																																																																																																														  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[220] ?
																																																																																																														     9'd290 :
																																																																																																														     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[219] ?
																																																																																																															9'd291 :
																																																																																																															(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[218] ?
																																																																																																															   9'd292 :
																																																																																																															   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[217] ?
																																																																																																															      9'd293 :
																																																																																																															      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[216] ?
																																																																																																																 9'd294 :
																																																																																																																 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[215] ?
																																																																																																																    9'd295 :
																																																																																																																    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[214] ?
																																																																																																																       9'd296 :
																																																																																																																       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[213] ?
																																																																																																																	  9'd297 :
																																																																																																																	  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[212] ?
																																																																																																																	     9'd298 :
																																																																																																																	     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[211] ?
																																																																																																																		9'd299 :
																																																																																																																		(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[210] ?
																																																																																																																		   9'd300 :
																																																																																																																		   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[209] ?
																																																																																																																		      9'd301 :
																																																																																																																		      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[208] ?
																																																																																																																			 9'd302 :
																																																																																																																			 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[207] ?
																																																																																																																			    9'd303 :
																																																																																																																			    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[206] ?
																																																																																																																			       9'd304 :
																																																																																																																			       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[205] ?
																																																																																																																				  9'd305 :
																																																																																																																				  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[204] ?
																																																																																																																				     9'd306 :
																																																																																																																				     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[203] ?
																																																																																																																					9'd307 :
																																																																																																																					(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[202] ?
																																																																																																																					   9'd308 :
																																																																																																																					   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[201] ?
																																																																																																																					      9'd309 :
																																																																																																																					      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[200] ?
																																																																																																																						 9'd310 :
																																																																																																																						 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[199] ?
																																																																																																																						    9'd311 :
																																																																																																																						    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[198] ?
																																																																																																																						       9'd312 :
																																																																																																																						       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[197] ?
																																																																																																																							  9'd313 :
																																																																																																																							  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[196] ?
																																																																																																																							     9'd314 :
																																																																																																																							     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[195] ?
																																																																																																																								9'd315 :
																																																																																																																								(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[194] ?
																																																																																																																								   9'd316 :
																																																																																																																								   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[193] ?
																																																																																																																								      9'd317 :
																																																																																																																								      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[192] ?
																																																																																																																									 9'd318 :
																																																																																																																									 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[191] ?
																																																																																																																									    9'd319 :
																																																																																																																									    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[190] ?
																																																																																																																									       9'd320 :
																																																																																																																									       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[189] ?
																																																																																																																										  9'd321 :
																																																																																																																										  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[188] ?
																																																																																																																										     9'd322 :
																																																																																																																										     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[187] ?
																																																																																																																											9'd323 :
																																																																																																																											(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[186] ?
																																																																																																																											   9'd324 :
																																																																																																																											   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[185] ?
																																																																																																																											      9'd325 :
																																																																																																																											      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[184] ?
																																																																																																																												 9'd326 :
																																																																																																																												 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[183] ?
																																																																																																																												    9'd327 :
																																																																																																																												    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[182] ?
																																																																																																																												       9'd328 :
																																																																																																																												       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[181] ?
																																																																																																																													  9'd329 :
																																																																																																																													  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[180] ?
																																																																																																																													     9'd330 :
																																																																																																																													     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[179] ?
																																																																																																																														9'd331 :
																																																																																																																														(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[178] ?
																																																																																																																														   9'd332 :
																																																																																																																														   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[177] ?
																																																																																																																														      9'd333 :
																																																																																																																														      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[176] ?
																																																																																																																															 9'd334 :
																																																																																																																															 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[175] ?
																																																																																																																															    9'd335 :
																																																																																																																															    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[174] ?
																																																																																																																															       9'd336 :
																																																																																																																															       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[173] ?
																																																																																																																																  9'd337 :
																																																																																																																																  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[172] ?
																																																																																																																																     9'd338 :
																																																																																																																																     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[171] ?
																																																																																																																																	9'd339 :
																																																																																																																																	(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[170] ?
																																																																																																																																	   9'd340 :
																																																																																																																																	   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[169] ?
																																																																																																																																	      9'd341 :
																																																																																																																																	      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[168] ?
																																																																																																																																		 9'd342 :
																																																																																																																																		 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[167] ?
																																																																																																																																		    9'd343 :
																																																																																																																																		    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[166] ?
																																																																																																																																		       9'd344 :
																																																																																																																																		       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[165] ?
																																																																																																																																			  9'd345 :
																																																																																																																																			  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[164] ?
																																																																																																																																			     9'd346 :
																																																																																																																																			     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[163] ?
																																																																																																																																				9'd347 :
																																																																																																																																				(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[162] ?
																																																																																																																																				   9'd348 :
																																																																																																																																				   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[161] ?
																																																																																																																																				      9'd349 :
																																																																																																																																				      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[160] ?
																																																																																																																																					 9'd350 :
																																																																																																																																					 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[159] ?
																																																																																																																																					    9'd351 :
																																																																																																																																					    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[158] ?
																																																																																																																																					       9'd352 :
																																																																																																																																					       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[157] ?
																																																																																																																																						  9'd353 :
																																																																																																																																						  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[156] ?
																																																																																																																																						     9'd354 :
																																																																																																																																						     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[155] ?
																																																																																																																																							9'd355 :
																																																																																																																																							(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[154] ?
																																																																																																																																							   9'd356 :
																																																																																																																																							   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[153] ?
																																																																																																																																							      9'd357 :
																																																																																																																																							      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[152] ?
																																																																																																																																								 9'd358 :
																																																																																																																																								 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[151] ?
																																																																																																																																								    9'd359 :
																																																																																																																																								    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[150] ?
																																																																																																																																								       9'd360 :
																																																																																																																																								       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[149] ?
																																																																																																																																									  9'd361 :
																																																																																																																																									  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[148] ?
																																																																																																																																									     9'd362 :
																																																																																																																																									     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[147] ?
																																																																																																																																										9'd363 :
																																																																																																																																										(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[146] ?
																																																																																																																																										   9'd364 :
																																																																																																																																										   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[145] ?
																																																																																																																																										      9'd365 :
																																																																																																																																										      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[144] ?
																																																																																																																																											 9'd366 :
																																																																																																																																											 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[143] ?
																																																																																																																																											    9'd367 :
																																																																																																																																											    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[142] ?
																																																																																																																																											       9'd368 :
																																																																																																																																											       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[141] ?
																																																																																																																																												  9'd369 :
																																																																																																																																												  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[140] ?
																																																																																																																																												     9'd370 :
																																																																																																																																												     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[139] ?
																																																																																																																																													9'd371 :
																																																																																																																																													(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[138] ?
																																																																																																																																													   9'd372 :
																																																																																																																																													   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[137] ?
																																																																																																																																													      9'd373 :
																																																																																																																																													      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[136] ?
																																																																																																																																														 9'd374 :
																																																																																																																																														 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[135] ?
																																																																																																																																														    9'd375 :
																																																																																																																																														    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[134] ?
																																																																																																																																														       9'd376 :
																																																																																																																																														       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[133] ?
																																																																																																																																															  9'd377 :
																																																																																																																																															  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[132] ?
																																																																																																																																															     9'd378 :
																																																																																																																																															     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[131] ?
																																																																																																																																																9'd379 :
																																																																																																																																																(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[130] ?
																																																																																																																																																   9'd380 :
																																																																																																																																																   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[129] ?
																																																																																																																																																      9'd381 :
																																																																																																																																																      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[128] ?
																																																																																																																																																	 9'd382 :
																																																																																																																																																	 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[127] ?
																																																																																																																																																	    9'd383 :
																																																																																																																																																	    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[126] ?
																																																																																																																																																	       9'd384 :
																																																																																																																																																	       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[125] ?
																																																																																																																																																		  9'd385 :
																																																																																																																																																		  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[124] ?
																																																																																																																																																		     9'd386 :
																																																																																																																																																		     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[123] ?
																																																																																																																																																			9'd387 :
																																																																																																																																																			(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[122] ?
																																																																																																																																																			   9'd388 :
																																																																																																																																																			   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[121] ?
																																																																																																																																																			      9'd389 :
																																																																																																																																																			      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[120] ?
																																																																																																																																																				 9'd390 :
																																																																																																																																																				 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[119] ?
																																																																																																																																																				    9'd391 :
																																																																																																																																																				    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[118] ?
																																																																																																																																																				       9'd392 :
																																																																																																																																																				       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[117] ?
																																																																																																																																																					  9'd393 :
																																																																																																																																																					  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[116] ?
																																																																																																																																																					     9'd394 :
																																																																																																																																																					     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[115] ?
																																																																																																																																																						9'd395 :
																																																																																																																																																						(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[114] ?
																																																																																																																																																						   9'd396 :
																																																																																																																																																						   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[113] ?
																																																																																																																																																						      9'd397 :
																																																																																																																																																						      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[112] ?
																																																																																																																																																							 9'd398 :
																																																																																																																																																							 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[111] ?
																																																																																																																																																							    9'd399 :
																																																																																																																																																							    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[110] ?
																																																																																																																																																							       9'd400 :
																																																																																																																																																							       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[109] ?
																																																																																																																																																								  9'd401 :
																																																																																																																																																								  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[108] ?
																																																																																																																																																								     9'd402 :
																																																																																																																																																								     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[107] ?
																																																																																																																																																									9'd403 :
																																																																																																																																																									(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[106] ?
																																																																																																																																																									   9'd404 :
																																																																																																																																																									   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[105] ?
																																																																																																																																																									      9'd405 :
																																																																																																																																																									      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[104] ?
																																																																																																																																																										 9'd406 :
																																																																																																																																																										 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[103] ?
																																																																																																																																																										    9'd407 :
																																																																																																																																																										    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[102] ?
																																																																																																																																																										       9'd408 :
																																																																																																																																																										       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[101] ?
																																																																																																																																																											  9'd409 :
																																																																																																																																																											  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[100] ?
																																																																																																																																																											     9'd410 :
																																																																																																																																																											     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[99] ?
																																																																																																																																																												9'd411 :
																																																																																																																																																												(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[98] ?
																																																																																																																																																												   9'd412 :
																																																																																																																																																												   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[97] ?
																																																																																																																																																												      9'd413 :
																																																																																																																																																												      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[96] ?
																																																																																																																																																													 9'd414 :
																																																																																																																																																													 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[95] ?
																																																																																																																																																													    9'd415 :
																																																																																																																																																													    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[94] ?
																																																																																																																																																													       9'd416 :
																																																																																																																																																													       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[93] ?
																																																																																																																																																														  9'd417 :
																																																																																																																																																														  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[92] ?
																																																																																																																																																														     9'd418 :
																																																																																																																																																														     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[91] ?
																																																																																																																																																															9'd419 :
																																																																																																																																																															(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[90] ?
																																																																																																																																																															   9'd420 :
																																																																																																																																																															   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[89] ?
																																																																																																																																																															      9'd421 :
																																																																																																																																																															      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[88] ?
																																																																																																																																																																 9'd422 :
																																																																																																																																																																 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[87] ?
																																																																																																																																																																    9'd423 :
																																																																																																																																																																    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[86] ?
																																																																																																																																																																       9'd424 :
																																																																																																																																																																       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[85] ?
																																																																																																																																																																	  9'd425 :
																																																																																																																																																																	  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[84] ?
																																																																																																																																																																	     9'd426 :
																																																																																																																																																																	     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[83] ?
																																																																																																																																																																		9'd427 :
																																																																																																																																																																		(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[82] ?
																																																																																																																																																																		   9'd428 :
																																																																																																																																																																		   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[81] ?
																																																																																																																																																																		      9'd429 :
																																																																																																																																																																		      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[80] ?
																																																																																																																																																																			 9'd430 :
																																																																																																																																																																			 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[79] ?
																																																																																																																																																																			    9'd431 :
																																																																																																																																																																			    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[78] ?
																																																																																																																																																																			       9'd432 :
																																																																																																																																																																			       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[77] ?
																																																																																																																																																																				  9'd433 :
																																																																																																																																																																				  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[76] ?
																																																																																																																																																																				     9'd434 :
																																																																																																																																																																				     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[75] ?
																																																																																																																																																																					9'd435 :
																																																																																																																																																																					(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[74] ?
																																																																																																																																																																					   9'd436 :
																																																																																																																																																																					   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[73] ?
																																																																																																																																																																					      9'd437 :
																																																																																																																																																																					      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[72] ?
																																																																																																																																																																						 9'd438 :
																																																																																																																																																																						 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[71] ?
																																																																																																																																																																						    9'd439 :
																																																																																																																																																																						    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[70] ?
																																																																																																																																																																						       9'd440 :
																																																																																																																																																																						       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[69] ?
																																																																																																																																																																							  9'd441 :
																																																																																																																																																																							  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[68] ?
																																																																																																																																																																							     9'd442 :
																																																																																																																																																																							     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[67] ?
																																																																																																																																																																								9'd443 :
																																																																																																																																																																								(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[66] ?
																																																																																																																																																																								   9'd444 :
																																																																																																																																																																								   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[65] ?
																																																																																																																																																																								      9'd445 :
																																																																																																																																																																								      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[64] ?
																																																																																																																																																																									 9'd446 :
																																																																																																																																																																									 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[63] ?
																																																																																																																																																																									    9'd447 :
																																																																																																																																																																									    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[62] ?
																																																																																																																																																																									       9'd448 :
																																																																																																																																																																									       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[61] ?
																																																																																																																																																																										  9'd449 :
																																																																																																																																																																										  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[60] ?
																																																																																																																																																																										     9'd450 :
																																																																																																																																																																										     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[59] ?
																																																																																																																																																																											9'd451 :
																																																																																																																																																																											(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[58] ?
																																																																																																																																																																											   9'd452 :
																																																																																																																																																																											   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[57] ?
																																																																																																																																																																											      9'd453 :
																																																																																																																																																																											      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[56] ?
																																																																																																																																																																												 9'd454 :
																																																																																																																																																																												 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[55] ?
																																																																																																																																																																												    9'd455 :
																																																																																																																																																																												    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[54] ?
																																																																																																																																																																												       9'd456 :
																																																																																																																																																																												       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[53] ?
																																																																																																																																																																													  9'd457 :
																																																																																																																																																																													  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[52] ?
																																																																																																																																																																													     9'd458 :
																																																																																																																																																																													     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[51] ?
																																																																																																																																																																														9'd459 :
																																																																																																																																																																														(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[50] ?
																																																																																																																																																																														   9'd460 :
																																																																																																																																																																														   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[49] ?
																																																																																																																																																																														      9'd461 :
																																																																																																																																																																														      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[48] ?
																																																																																																																																																																															 9'd462 :
																																																																																																																																																																															 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[47] ?
																																																																																																																																																																															    9'd463 :
																																																																																																																																																																															    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[46] ?
																																																																																																																																																																															       9'd464 :
																																																																																																																																																																															       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[45] ?
																																																																																																																																																																																  9'd465 :
																																																																																																																																																																																  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[44] ?
																																																																																																																																																																																     9'd466 :
																																																																																																																																																																																     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[43] ?
																																																																																																																																																																																	9'd467 :
																																																																																																																																																																																	(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[42] ?
																																																																																																																																																																																	   9'd468 :
																																																																																																																																																																																	   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[41] ?
																																																																																																																																																																																	      9'd469 :
																																																																																																																																																																																	      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[40] ?
																																																																																																																																																																																		 9'd470 :
																																																																																																																																																																																		 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[39] ?
																																																																																																																																																																																		    9'd471 :
																																																																																																																																																																																		    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[38] ?
																																																																																																																																																																																		       9'd472 :
																																																																																																																																																																																		       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[37] ?
																																																																																																																																																																																			  9'd473 :
																																																																																																																																																																																			  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[36] ?
																																																																																																																																																																																			     9'd474 :
																																																																																																																																																																																			     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[35] ?
																																																																																																																																																																																				9'd475 :
																																																																																																																																																																																				(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[34] ?
																																																																																																																																																																																				   9'd476 :
																																																																																																																																																																																				   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[33] ?
																																																																																																																																																																																				      9'd477 :
																																																																																																																																																																																				      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[32] ?
																																																																																																																																																																																					 9'd478 :
																																																																																																																																																																																					 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[31] ?
																																																																																																																																																																																					    9'd479 :
																																																																																																																																																																																					    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[30] ?
																																																																																																																																																																																					       9'd480 :
																																																																																																																																																																																					       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[29] ?
																																																																																																																																																																																						  9'd481 :
																																																																																																																																																																																						  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[28] ?
																																																																																																																																																																																						     9'd482 :
																																																																																																																																																																																						     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[27] ?
																																																																																																																																																																																							9'd483 :
																																																																																																																																																																																							(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[26] ?
																																																																																																																																																																																							   9'd484 :
																																																																																																																																																																																							   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[25] ?
																																																																																																																																																																																							      9'd485 :
																																																																																																																																																																																							      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[24] ?
																																																																																																																																																																																								 9'd486 :
																																																																																																																																																																																								 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[23] ?
																																																																																																																																																																																								    9'd487 :
																																																																																																																																																																																								    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[22] ?
																																																																																																																																																																																								       9'd488 :
																																																																																																																																																																																								       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[21] ?
																																																																																																																																																																																									  9'd489 :
																																																																																																																																																																																									  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[20] ?
																																																																																																																																																																																									     9'd490 :
																																																																																																																																																																																									     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[19] ?
																																																																																																																																																																																										9'd491 :
																																																																																																																																																																																										(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[18] ?
																																																																																																																																																																																										   9'd492 :
																																																																																																																																																																																										   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[17] ?
																																																																																																																																																																																										      9'd493 :
																																																																																																																																																																																										      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[16] ?
																																																																																																																																																																																											 9'd494 :
																																																																																																																																																																																											 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[15] ?
																																																																																																																																																																																											    9'd495 :
																																																																																																																																																																																											    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[14] ?
																																																																																																																																																																																											       9'd496 :
																																																																																																																																																																																											       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[13] ?
																																																																																																																																																																																												  9'd497 :
																																																																																																																																																																																												  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[12] ?
																																																																																																																																																																																												     9'd498 :
																																																																																																																																																																																												     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[11] ?
																																																																																																																																																																																													9'd499 :
																																																																																																																																																																																													(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[10] ?
																																																																																																																																																																																													   9'd500 :
																																																																																																																																																																																													   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[9] ?
																																																																																																																																																																																													      9'd501 :
																																																																																																																																																																																													      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[8] ?
																																																																																																																																																																																														 9'd502 :
																																																																																																																																																																																														 (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[7] ?
																																																																																																																																																																																														    9'd503 :
																																																																																																																																																																																														    (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[6] ?
																																																																																																																																																																																														       9'd504 :
																																																																																																																																																																																														       (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[5] ?
																																																																																																																																																																																															  9'd505 :
																																																																																																																																																																																															  (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[4] ?
																																																																																																																																																																																															     9'd506 :
																																																																																																																																																																																															     (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[3] ?
																																																																																																																																																																																																9'd507 :
																																																																																																																																																																																																(IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[2] ?
																																																																																																																																																																																																   9'd508 :
																																																																																																																																																																																																   (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[1] ?
																																																																																																																																																																																																      9'd509 :
																																																																																																																																																																																																      (IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618[0] ?
																																																																																																																																																																																																	 9'd510 :
																																																																																																																																																																																																	 9'd511)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) ;
  assign ptof_ptoF_extracter_fifo_output_reg_first__376_ETC___d3380 =
	     (ptof_ptoF_extracter_fifo_output_reg$D_OUT[34:27] ^ 8'h80) <
	     8'd1 ;
  assign ptof_ptoF_extracter_fifo_output_reg_first__376_ETC___d3381 =
	     (ptof_ptoF_extracter_fifo_output_reg$D_OUT[34:27] ^ 8'h80) <=
	     8'd255 ;
  assign ptof_ptoF_extracter_fifo_output_reg_first__376_ETC___d3385 =
	     ptof_ptoF_extracter_fifo_output_reg$D_OUT[34:27] - 8'd129 ;
  assign ptof_ptoF_extracter_fifo_output_reg_first__376_ETC___d3389 =
	     ptof_ptoF_extracter_fifo_output_reg$D_OUT[34:27] - 8'd127 ;
  assign ptof_ptoF_extracter_fifo_stage1_regD_OUT_BITS_ETC__q14 =
	     (ptof_ptoF_extracter_fifo_stage1_reg$D_OUT[33:5] &
	      ~(29'h1FFFFFFE << x__h186733)) >>
	     x__h186735 ;
  assign ptof_ptoF_extracter_fifo_stage1_regD_OUT_BITS_ETC__q33 =
	     ptof_ptoF_extracter_fifo_stage1_reg$D_OUT[39:34] ;
  assign ptof_ptoF_fifo_stage0_regD_OUT_BITS_38_TO_31__q7 =
	     ptof_ptoF_fifo_stage0_reg$D_OUT[38:31] ;
  assign ptoq_positToquire_extracter_fifo_output_regD__ETC__q6 =
	     ptoq_positToquire_extracter_fifo_output_reg$D_OUT[34:27] ;
  assign ptoq_positToquire_extracter_fifo_stage1_regD__ETC__q12 =
	     (ptoq_positToquire_extracter_fifo_stage1_reg$D_OUT[33:5] &
	      ~(29'h1FFFFFFE << x__h84495)) >>
	     x__h84497 ;
  assign ptoq_positToquire_extracter_fifo_stage1_regD__ETC__q35 =
	     ptoq_positToquire_extracter_fifo_stage1_reg$D_OUT[39:34] ;
  assign qtop_quireToPosit1_fifo_input_reg_first__606_B_ETC___d2653 =
	     { x__h92576,
	       ((IF_0_CONCAT_IF_IF_qtop_quireToPosit1_fifo_inpu_ETC___d2647 ^
		 10'h200) <
		10'd392) ?
		 8'd136 :
		 (((IF_0_CONCAT_IF_IF_qtop_quireToPosit1_fifo_inpu_ETC___d2647 ^
		    10'h200) <=
		   10'd632) ?
		    IF_0_CONCAT_IF_IF_qtop_quireToPosit1_fifo_inpu_ETC___d2647[7:0] :
		    8'd120),
	       IF_qtop_quireToPosit1_fifo_input_reg_first__60_ETC___d1618 } ;
  assign qtop_quireToPosit1_fifo_stage0_regD_OUT_BITS__ETC__q13 =
	     qtop_quireToPosit1_fifo_stage0_reg$D_OUT[518:511] ;
  assign qtop_quireToPosit1_fifo_stage0_reg_first__658__ETC___d2661 =
	     (qtop_quireToPosit1_fifo_stage0_reg$D_OUT[518:511] ^ 8'h80) <
	     8'd248 ;
  assign qtop_quireToPosit1_normalizer_fifo_input_reg_f_ETC___d1411 =
	     qtop_quireToPosit1_normalizer_fifo_input_reg$D_OUT[35:31] +
	     5'd1 ;
  assign qtop_quireToPosit1_normalizer_fifo_stage0_reg_ETC__q19 =
	     qtop_quireToPosit1_normalizer_fifo_stage0_reg$D_OUT[33:7] ;
  assign qtop_quireToPosit1_normalizer_fifo_stage0_reg__ETC___d1455 =
	     qtop_quireToPosit1_normalizer_fifo_stage0_reg$D_OUT[66:36] +
	     b__h87887 ;
  assign qtop_quireToPosit1_normalizer_fifo_stage0_reg__ETC___d1481 =
	     qtop_quireToPosit1_normalizer_fifo_stage0_reg$D_OUT[0] &
	     y__h89705 ;
  assign qtop_quireToPosit1_normalizer_fifo_stage0_reg__ETC___d1487 =
	     { qtop_quireToPosit1_normalizer_fifo_stage0_reg_ETC__q19[i__h89659],
	       (shift_new0__h87305 == 3'd1) ?
		 qtop_quireToPosit1_normalizer_fifo_stage0_reg__ETC___d1481 :
		 qtop_quireToPosit1_normalizer_fifo_stage0_reg__ETC___d1481 &
		 y__h89709 } ;
  assign qtop_quireToPosit1_normalizer_fifo_stage1_reg_ETC__q16 =
	     qtop_quireToPosit1_normalizer_fifo_stage1_reg$D_OUT[39:13] ;
  assign qtop_quireToPosit1_normalizer_fifo_stage1_reg__ETC___d1504 =
	     qtop_quireToPosit1_normalizer_fifo_stage1_reg_ETC__q16[_27_MINUS_qtop_quireToPosit1_normalizer_fifo_st_ETC___d1501] ;
  assign qtop_quireToPosit1_normalizer_fifo_stage1_reg__ETC___d1509 =
	     qtop_quireToPosit1_normalizer_fifo_stage1_reg_ETC__q16[x__h90267] ;
  assign qtop_quireToPosit1_normalizer_fifo_stage1_reg__ETC___d1545 =
	     b__h90113 + b__h90681 ;
  assign qtop_quireToPosit1_normalizer_fifo_stage1_reg__ETC___d1553 =
	     qtop_quireToPosit1_normalizer_fifo_stage1_reg__ETC___d1504 ||
	     ((_27_MINUS_qtop_quireToPosit1_normalizer_fifo_st_ETC___d1501 ==
	       5'd0) ?
		!qtop_quireToPosit1_normalizer_fifo_stage1_reg$D_OUT[1] :
		!qtop_quireToPosit1_normalizer_fifo_stage1_reg__ETC___d1509) ;
  assign shift_new0__h170618 =
	     _30_MINUS_ftop_fToP_normalizer_fifo_stage0_reg__ETC___d2740 ?
	       _theResult___snd_snd__h171360 :
	       3'd0 ;
  assign shift_new0__h87305 =
	     _30_MINUS_qtop_quireToPosit1_normalizer_fifo_st_ETC___d1433 ?
	       _theResult___snd_snd__h88053 :
	       3'd0 ;
  assign shift_new__h171307 = { 1'd0, x__h172928 } ;
  assign shift_new__h88000 = { 1'd0, x__h89621 } ;
  assign stage0_regf_frac__h175742 =
	     { ftop_fToP_fifo_input_reg$D_OUT[22:0], 4'd0 } ;
  assign stage0_regf_k__h169856 =
	     ftop_fToP_normalizer_fifo_input_reg$D_OUT[36] ?
	       k__h169944 :
	       k__h169989 ;
  assign stage0_regf_k__h86541 =
	     qtop_quireToPosit1_normalizer_fifo_input_reg$D_OUT[36] ?
	       k__h86631 :
	       k__h86676 ;
  assign stage0_regf_new_inp0__h11094 =
	     fdp_extracter2_fifo_input_reg$D_OUT[31] ?
	       31'd0 - fdp_extracter2_fifo_input_reg$D_OUT[30:0] :
	       fdp_extracter2_fifo_input_reg$D_OUT[30:0] ;
  assign stage0_regf_new_inp0__h177487 =
	     ptof_ptoF_extracter_fifo_input_reg$D_OUT[31] ?
	       31'd0 - ptof_ptoF_extracter_fifo_input_reg$D_OUT[30:0] :
	       ptof_ptoF_extracter_fifo_input_reg$D_OUT[30:0] ;
  assign stage0_regf_new_inp0__h75249 =
	     ptoq_positToquire_extracter_fifo_input_reg$D_OUT[31] ?
	       31'd0 -
	       ptoq_positToquire_extracter_fifo_input_reg$D_OUT[30:0] :
	       ptoq_positToquire_extracter_fifo_input_reg$D_OUT[30:0] ;
  assign stage0_regf_new_inp0__h790 =
	     fdp_extracter1_fifo_input_reg$D_OUT[31] ?
	       31'd0 - fdp_extracter1_fifo_input_reg$D_OUT[30:0] :
	       fdp_extracter1_fifo_input_reg$D_OUT[30:0] ;
  assign stage1_regf_frac__h164730 =
	     IF_qtop_quireToPosit1_fifo_stage0_reg_first__6_ETC___d2668[27] ?
	       IF_qtop_quireToPosit1_fifo_stage0_reg_first__6_ETC___d2668[26:0] :
	       IF_qtop_quireToPosit1_fifo_stage0_reg_first__6_ETC___d2668[27:1] ;
  assign stage1_regf_k_expo__h170631 =
	     NOT_ftop_fToP_normalizer_fifo_stage0_reg_first_ETC___d2767 ?
	       31'h7FFFFFFF :
	       ftop_fToP_normalizer_fifo_stage0_reg_first__73_ETC___d2762 ;
  assign stage1_regf_k_expo__h87324 =
	     NOT_qtop_quireToPosit1_normalizer_fifo_stage0__ETC___d1460 ?
	       31'h7FFFFFFF :
	       qtop_quireToPosit1_normalizer_fifo_stage0_reg__ETC___d1455 ;
  assign stage2_regf_expo__h186635 =
	     (ptof_ptoF_extracter_fifo_stage1_reg$D_OUT[4:0] < 5'd2) ?
	       ptof_ptoF_extracter_fifo_stage1_reg$D_OUT[6:5] << x__h186773 :
	       ptof_ptoF_extracter_fifo_stage1_regD_OUT_BITS_ETC__q14[1:0] ;
  assign stage2_regf_expo__h20242 =
	     (fdp_extracter2_fifo_stage1_reg$D_OUT[4:0] < 5'd2) ?
	       fdp_extracter2_fifo_stage1_reg$D_OUT[6:5] << x__h20380 :
	       fdp_extracter2_fifo_stage1_regD_OUT_BITS_33_T_ETC__q11[1:0] ;
  assign stage2_regf_expo__h84397 =
	     (ptoq_positToquire_extracter_fifo_stage1_reg$D_OUT[4:0] < 5'd2) ?
	       ptoq_positToquire_extracter_fifo_stage1_reg$D_OUT[6:5] <<
	       x__h84535 :
	       ptoq_positToquire_extracter_fifo_stage1_regD__ETC__q12[1:0] ;
  assign stage2_regf_expo__h9961 =
	     (fdp_extracter1_fifo_stage1_reg$D_OUT[4:0] < 5'd2) ?
	       fdp_extracter1_fifo_stage1_reg$D_OUT[6:5] << x__h10099 :
	       fdp_extracter1_fifo_stage1_regD_OUT_BITS_33_T_ETC__q10[1:0] ;
  assign stage2_regf_frac__h186636 =
	     ptof_ptoF_extracter_fifo_stage1_reg$D_OUT[31:5] << x__h186781 ;
  assign stage2_regf_frac__h20243 =
	     fdp_extracter2_fifo_stage1_reg$D_OUT[31:5] << x__h20388 ;
  assign stage2_regf_frac__h84398 =
	     ptoq_positToquire_extracter_fifo_stage1_reg$D_OUT[31:5] <<
	     x__h84543 ;
  assign stage2_regf_frac__h9962 =
	     fdp_extracter1_fifo_stage1_reg$D_OUT[31:5] << x__h10107 ;
  assign stage2_regf_k_expo_frac__h173104 =
	     IF_ftop_fToP_normalizer_fifo_stage1_reg_first__ETC___d2856 +
	     { 30'd0,
	       IF_ftop_fToP_normalizer_fifo_stage1_reg_first__ETC___d2884 } ;
  assign stage2_regf_k_expo_frac__h89804 =
	     IF_qtop_quireToPosit1_normalizer_fifo_stage1_r_ETC___d1549 +
	     { 30'd0,
	       IF_qtop_quireToPosit1_normalizer_fifo_stage1_r_ETC___d1577 } ;
  assign truncated_frac__h44773 =
	     flag_truncated_frac__h44771 ?
	       { fdp_adder_fifo_stage0_reg$D_OUT[518],
		 flag_truncated_frac__h44771 } :
	       2'b0 ;
  assign truncated_frac_msb__h187888 =
	     ptof_ptoF_fifo_stage0_reg$D_OUT[7] ?
	       frac__h187886[x__h188029[4:0]] :
	       ptof_ptoF_fifo_stage0_reg$D_OUT[7:2] != 6'd0 ||
	       ptof_ptoF_fifo_stage0_reg$D_OUT[1] ;
  assign truncated_frac_zero___1__h22175 =
	     (IF_fdp_multiplier_fifo_stage0_reg_first__99_BI_ETC___d806 ^
	      9'h100) <=
	     9'd257 ||
	     (f_new__h21964 & mask1__h22174) == 480'd0 ;
  assign truncated_frac_zero__h176225 =
	     ftop_fToP_fifo_stage0_reg$D_OUT[7] ?
	       { 4'd0,
		 (frac__h176224 &
		  ~(28'hFFFFFFE <<
		    IF_ftop_fToP_fifo_stage0_reg_first__950_BIT_7__ETC___d2957[4:0])) >>
		 0 } ==
	       32'd0 :
	       ftop_fToP_fifo_stage0_reg$D_OUT[7:2] == 6'd0 ;
  assign truncated_frac_zero__h187887 =
	     ptof_ptoF_fifo_stage0_reg$D_OUT[7] ?
	       x__h188077 & y__h188078 :
	       ptof_ptoF_fifo_stage0_reg$D_OUT[7:2] == 6'd0 &&
	       ptof_ptoF_fifo_stage0_reg$D_OUT[0] ;
  assign twos_complement_carry_int_frac__h21924 =
	     { fdp_multiplier_fifo_stage0_reg$D_OUT[65],
	       IF_fdp_multiplier_fifo_stage0_reg_first__99_BI_ETC___d832 } ;
  assign twos_complement_carry_int_frac__h85616 =
	     { ptoq_positToquire_fifo_stage1_reg$D_OUT[482],
	       ptoq_positToquire_fifo_stage1_reg$D_OUT[482] ?
		 511'd0 -
		 { 31'd0, ptoq_positToquire_fifo_stage1_reg$D_OUT[481:2] } :
		 { 31'd0, ptoq_positToquire_fifo_stage1_reg$D_OUT[481:2] } } ;
  assign x__h10059 = fdp_extracter1_fifo_stage1_reg$D_OUT[4:0] - 5'd1 ;
  assign x__h10061 = fdp_extracter1_fifo_stage1_reg$D_OUT[4:0] - 5'd2 ;
  assign x__h10099 = 5'd2 - fdp_extracter1_fifo_stage1_reg$D_OUT[4:0] ;
  assign x__h1113 =
	     INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[30] ?
	       5'd0 :
	       (INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[29] ?
		  5'd1 :
		  (INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[28] ?
		     5'd2 :
		     (INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[27] ?
			5'd3 :
			(INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[26] ?
			   5'd4 :
			   (INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[25] ?
			      5'd5 :
			      (INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[24] ?
				 5'd6 :
				 (INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[23] ?
				    5'd7 :
				    (INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[22] ?
				       5'd8 :
				       (INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[21] ?
					  5'd9 :
					  (INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[20] ?
					     5'd10 :
					     (INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[19] ?
						5'd11 :
						(INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[18] ?
						   5'd12 :
						   (INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[17] ?
						      5'd13 :
						      (INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[16] ?
							 5'd14 :
							 (INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[15] ?
							    5'd15 :
							    (INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[14] ?
							       5'd16 :
							       (INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[13] ?
								  5'd17 :
								  (INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[12] ?
								     5'd18 :
								     (INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[11] ?
									5'd19 :
									(INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[10] ?
									   5'd20 :
									   (INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[9] ?
									      5'd21 :
									      (INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[8] ?
										 5'd22 :
										 (INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[7] ?
										    5'd23 :
										    (INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[6] ?
										       5'd24 :
										       (INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[5] ?
											  5'd25 :
											  (INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[4] ?
											     5'd26 :
											     (INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[3] ?
												5'd27 :
												(INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[2] ?
												   5'd28 :
												   (INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[1] ?
												      5'd29 :
												      (INV_fdp_extracter1_fifo_stage0_regD_OUT_BITS__ETC__q2[0] ?
													 5'd30 :
													 5'd31)))))))))))))))))))))))))))))) ;
  assign x__h11398 =
	     INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[30] ?
	       5'd0 :
	       (INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[29] ?
		  5'd1 :
		  (INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[28] ?
		     5'd2 :
		     (INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[27] ?
			5'd3 :
			(INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[26] ?
			   5'd4 :
			   (INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[25] ?
			      5'd5 :
			      (INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[24] ?
				 5'd6 :
				 (INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[23] ?
				    5'd7 :
				    (INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[22] ?
				       5'd8 :
				       (INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[21] ?
					  5'd9 :
					  (INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[20] ?
					     5'd10 :
					     (INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[19] ?
						5'd11 :
						(INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[18] ?
						   5'd12 :
						   (INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[17] ?
						      5'd13 :
						      (INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[16] ?
							 5'd14 :
							 (INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[15] ?
							    5'd15 :
							    (INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[14] ?
							       5'd16 :
							       (INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[13] ?
								  5'd17 :
								  (INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[12] ?
								     5'd18 :
								     (INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[11] ?
									5'd19 :
									(INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[10] ?
									   5'd20 :
									   (INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[9] ?
									      5'd21 :
									      (INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[8] ?
										 5'd22 :
										 (INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[7] ?
										    5'd23 :
										    (INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[6] ?
										       5'd24 :
										       (INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[5] ?
											  5'd25 :
											  (INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[4] ?
											     5'd26 :
											     (INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[3] ?
												5'd27 :
												(INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[2] ?
												   5'd28 :
												   (INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[1] ?
												      5'd29 :
												      (INV_fdp_extracter2_fifo_stage0_regD_OUT_BITS__ETC__q3[0] ?
													 5'd30 :
													 5'd31)))))))))))))))))))))))))))))) ;
  assign x__h15770 = { 1'd0, x__h15777 } ;
  assign x__h15777 =
	     fdp_extracter2_fifo_stage0_reg$D_OUT[30] ?
	       5'd0 :
	       (fdp_extracter2_fifo_stage0_reg$D_OUT[29] ?
		  5'd1 :
		  (fdp_extracter2_fifo_stage0_reg$D_OUT[28] ?
		     5'd2 :
		     (fdp_extracter2_fifo_stage0_reg$D_OUT[27] ?
			5'd3 :
			(fdp_extracter2_fifo_stage0_reg$D_OUT[26] ?
			   5'd4 :
			   (fdp_extracter2_fifo_stage0_reg$D_OUT[25] ?
			      5'd5 :
			      (fdp_extracter2_fifo_stage0_reg$D_OUT[24] ?
				 5'd6 :
				 (fdp_extracter2_fifo_stage0_reg$D_OUT[23] ?
				    5'd7 :
				    (fdp_extracter2_fifo_stage0_reg$D_OUT[22] ?
				       5'd8 :
				       (fdp_extracter2_fifo_stage0_reg$D_OUT[21] ?
					  5'd9 :
					  (fdp_extracter2_fifo_stage0_reg$D_OUT[20] ?
					     5'd10 :
					     (fdp_extracter2_fifo_stage0_reg$D_OUT[19] ?
						5'd11 :
						(fdp_extracter2_fifo_stage0_reg$D_OUT[18] ?
						   5'd12 :
						   (fdp_extracter2_fifo_stage0_reg$D_OUT[17] ?
						      5'd13 :
						      (fdp_extracter2_fifo_stage0_reg$D_OUT[16] ?
							 5'd14 :
							 (fdp_extracter2_fifo_stage0_reg$D_OUT[15] ?
							    5'd15 :
							    (fdp_extracter2_fifo_stage0_reg$D_OUT[14] ?
							       5'd16 :
							       (fdp_extracter2_fifo_stage0_reg$D_OUT[13] ?
								  5'd17 :
								  (fdp_extracter2_fifo_stage0_reg$D_OUT[12] ?
								     5'd18 :
								     (fdp_extracter2_fifo_stage0_reg$D_OUT[11] ?
									5'd19 :
									(fdp_extracter2_fifo_stage0_reg$D_OUT[10] ?
									   5'd20 :
									   (fdp_extracter2_fifo_stage0_reg$D_OUT[9] ?
									      5'd21 :
									      (fdp_extracter2_fifo_stage0_reg$D_OUT[8] ?
										 5'd22 :
										 (fdp_extracter2_fifo_stage0_reg$D_OUT[7] ?
										    5'd23 :
										    (fdp_extracter2_fifo_stage0_reg$D_OUT[6] ?
										       5'd24 :
										       (fdp_extracter2_fifo_stage0_reg$D_OUT[5] ?
											  5'd25 :
											  (fdp_extracter2_fifo_stage0_reg$D_OUT[4] ?
											     5'd26 :
											     (fdp_extracter2_fifo_stage0_reg$D_OUT[3] ?
												5'd27 :
												(fdp_extracter2_fifo_stage0_reg$D_OUT[2] ?
												   5'd28 :
												   (fdp_extracter2_fifo_stage0_reg$D_OUT[1] ?
												      5'd29 :
												      (fdp_extracter2_fifo_stage0_reg$D_OUT[0] ?
													 5'd30 :
													 5'd31)))))))))))))))))))))))))))))) ;
  assign x__h165087 =
	     (10'd271 -
	      { {2{qtop_quireToPosit1_fifo_stage0_regD_OUT_BITS__ETC__q13[7]}},
		qtop_quireToPosit1_fifo_stage0_regD_OUT_BITS__ETC__q13 }) -
	     10'd1 ;
  assign x__h165103 =
	     ((qtop_quireToPosit1_fifo_stage0_reg$D_OUT[510:0] == 511'd0 &&
	       qtop_quireToPosit1_fifo_stage0_reg$D_OUT[521:520] == 2'd0) ?
		2'd2 :
		qtop_quireToPosit1_fifo_stage0_reg$D_OUT[521:520]) !=
	     2'd2 &&
	     (!qtop_quireToPosit1_fifo_stage0_reg_first__658__ETC___d2661 ||
	      carry_int_frac_shifted__h164999[482]) ;
  assign x__h165148 =
	     ((qtop_quireToPosit1_fifo_stage0_reg$D_OUT[510:0] == 511'd0 &&
	       qtop_quireToPosit1_fifo_stage0_reg$D_OUT[521:520] == 2'd0) ?
		2'd2 :
		qtop_quireToPosit1_fifo_stage0_reg$D_OUT[521:520]) ==
	     2'd2 ||
	     qtop_quireToPosit1_fifo_stage0_reg_first__658__ETC___d2661 &&
	     carry_int_frac_shifted__h164999[481:0] == 482'd0 ;
  assign x__h169987 =
	     5'd30 -
	     _0_MINUS_ftop_fToP_normalizer_fifo_input_regD__ETC__q9[4:0] ;
  assign x__h170001 =
	     31'h7FFFFFFF >>
	     IF_ftop_fToP_normalizer_fifo_input_reg_first___ETC___d2722 ;
  assign x__h171197 =
	     _30_MINUS_ftop_fToP_normalizer_fifo_stage0_reg__ETC___d2740 ?
	       _theResult___fst__h171235 :
	       ftop_fToP_normalizer_fifo_stage0_reg$D_OUT[35:34] ;
  assign x__h171269 =
	     5'd2 -
	     _30_MINUS_ftop_fToP_normalizer_fifo_stage0_reg__ETC___d2739 ;
  assign x__h171311 =
	     3'd1 <<
	     _30_MINUS_ftop_fToP_normalizer_fifo_stage0_reg__ETC___d2739 ;
  assign x__h172910 =
	     { _30_MINUS_ftop_fToP_normalizer_fifo_stage0_reg__ETC___d2739 !=
	       5'd0,
	       ftop_fToP_normalizer_fifo_stage0_reg$D_OUT[33:7] } >>
	     shift_new0__h170618 ;
  assign x__h172928 =
	     2'd0 - ftop_fToP_normalizer_fifo_stage0_reg$D_OUT[35:34] ;
  assign x__h172950 =
	     _30_MINUS_ftop_fToP_normalizer_fifo_stage0_reg__ETC___d2739 ==
	     5'd0 &&
	     shift_new0__h170618 == 3'd0 ;
  assign x__h173429 =
	     ftop_fToP_normalizer_fifo_stage1_reg$D_OUT[70:40] + y__h173432 ;
  assign x__h173567 =
	     _27_MINUS_ftop_fToP_normalizer_fifo_stage1_reg__ETC___d2808 -
	     5'd1 ;
  assign x__h173667 =
	     _27_MINUS_ftop_fToP_normalizer_fifo_stage1_reg__ETC___d2808 -
	     5'd2 ;
  assign x__h176053 =
	     ftop_fToP_fifo_input_reg$D_OUT[30:23] == 8'd255 &&
	     ftop_fToP_fifo_input_reg$D_OUT[22:0] != 23'd0 ;
  assign x__h176295 = frac__h176224 >> x__h176355 ;
  assign x__h176355 =
	     IF_ftop_fToP_fifo_stage0_reg_first__950_BIT_7__ETC___d2957 +
	     6'd1 ;
  assign x__h176368 =
	     ftop_fToP_fifo_stage0_reg$D_OUT[7] ?
	       frac__h176224[x__h176355[4:0]] :
	       ftop_fToP_fifo_stage0_reg$D_OUT[7:2] != 6'd0 ||
	       ftop_fToP_fifo_stage0_reg$D_OUT[1] ;
  assign x__h176445 = x__h176457 & truncated_frac_zero__h176225 ;
  assign x__h176457 = x__h176458 & ftop_fToP_fifo_stage0_reg$D_OUT[0] ;
  assign x__h176458 = ~ftop_fToP_fifo_stage0_reg$D_OUT[1] ;
  assign x__h177791 =
	     INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[30] ?
	       5'd0 :
	       (INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[29] ?
		  5'd1 :
		  (INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[28] ?
		     5'd2 :
		     (INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[27] ?
			5'd3 :
			(INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[26] ?
			   5'd4 :
			   (INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[25] ?
			      5'd5 :
			      (INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[24] ?
				 5'd6 :
				 (INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[23] ?
				    5'd7 :
				    (INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[22] ?
				       5'd8 :
				       (INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[21] ?
					  5'd9 :
					  (INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[20] ?
					     5'd10 :
					     (INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[19] ?
						5'd11 :
						(INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[18] ?
						   5'd12 :
						   (INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[17] ?
						      5'd13 :
						      (INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[16] ?
							 5'd14 :
							 (INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[15] ?
							    5'd15 :
							    (INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[14] ?
							       5'd16 :
							       (INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[13] ?
								  5'd17 :
								  (INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[12] ?
								     5'd18 :
								     (INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[11] ?
									5'd19 :
									(INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[10] ?
									   5'd20 :
									   (INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[9] ?
									      5'd21 :
									      (INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[8] ?
										 5'd22 :
										 (INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[7] ?
										    5'd23 :
										    (INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[6] ?
										       5'd24 :
										       (INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[5] ?
											  5'd25 :
											  (INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[4] ?
											     5'd26 :
											     (INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[3] ?
												5'd27 :
												(INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[2] ?
												   5'd28 :
												   (INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[1] ?
												      5'd29 :
												      (INV_ptof_ptoF_extracter_fifo_stage0_regD_OUT__ETC__q5[0] ?
													 5'd30 :
													 5'd31)))))))))))))))))))))))))))))) ;
  assign x__h182163 = { 1'd0, x__h182170 } ;
  assign x__h182170 =
	     ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[30] ?
	       5'd0 :
	       (ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[29] ?
		  5'd1 :
		  (ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[28] ?
		     5'd2 :
		     (ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[27] ?
			5'd3 :
			(ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[26] ?
			   5'd4 :
			   (ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[25] ?
			      5'd5 :
			      (ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[24] ?
				 5'd6 :
				 (ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[23] ?
				    5'd7 :
				    (ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[22] ?
				       5'd8 :
				       (ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[21] ?
					  5'd9 :
					  (ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[20] ?
					     5'd10 :
					     (ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[19] ?
						5'd11 :
						(ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[18] ?
						   5'd12 :
						   (ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[17] ?
						      5'd13 :
						      (ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[16] ?
							 5'd14 :
							 (ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[15] ?
							    5'd15 :
							    (ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[14] ?
							       5'd16 :
							       (ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[13] ?
								  5'd17 :
								  (ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[12] ?
								     5'd18 :
								     (ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[11] ?
									5'd19 :
									(ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[10] ?
									   5'd20 :
									   (ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[9] ?
									      5'd21 :
									      (ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[8] ?
										 5'd22 :
										 (ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[7] ?
										    5'd23 :
										    (ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[6] ?
										       5'd24 :
										       (ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[5] ?
											  5'd25 :
											  (ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[4] ?
											     5'd26 :
											     (ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[3] ?
												5'd27 :
												(ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[2] ?
												   5'd28 :
												   (ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[1] ?
												      5'd29 :
												      (ptof_ptoF_extracter_fifo_stage0_reg$D_OUT[0] ?
													 5'd30 :
													 5'd31)))))))))))))))))))))))))))))) ;
  assign x__h186733 = ptof_ptoF_extracter_fifo_stage1_reg$D_OUT[4:0] - 5'd1 ;
  assign x__h186735 = ptof_ptoF_extracter_fifo_stage1_reg$D_OUT[4:0] - 5'd2 ;
  assign x__h186773 = 5'd2 - ptof_ptoF_extracter_fifo_stage1_reg$D_OUT[4:0] ;
  assign x__h187822 = ptof_ptoF_extracter_fifo_output_reg$D_OUT[2:0] == 3'd0 ;
  assign x__h187939 =
	     { ptof_ptoF_fifo_stage0_regD_OUT_BITS_38_TO_31__q7[7],
	       ptof_ptoF_fifo_stage0_regD_OUT_BITS_38_TO_31__q7 } +
	     9'd127 ;
  assign x__h187969 = frac__h187886 >> x__h188029 ;
  assign x__h188029 =
	     IF_ptof_ptoF_fifo_stage0_reg_first__404_BIT_7__ETC___d3418 +
	     6'd1 ;
  assign x__h188056 = x__h188057 | frac_f__h187892[0] ;
  assign x__h188057 = ~truncated_frac_zero__h187887 ;
  assign x__h188077 = ~ptof_ptoF_fifo_stage0_reg$D_OUT[1] ;
  assign x__h20340 = fdp_extracter2_fifo_stage1_reg$D_OUT[4:0] - 5'd1 ;
  assign x__h20342 = fdp_extracter2_fifo_stage1_reg$D_OUT[4:0] - 5'd2 ;
  assign x__h20380 = 5'd2 - fdp_extracter2_fifo_stage1_reg$D_OUT[4:0] ;
  assign x__h21190 =
	     fdp_multiplier_fifo_input_reg$D_OUT[75:74] == 2'd1 &&
	     fdp_multiplier_fifo_input_reg$D_OUT[36:35] == 2'd2 ||
	     fdp_multiplier_fifo_input_reg$D_OUT[36:35] == 2'd1 &&
	     fdp_multiplier_fifo_input_reg$D_OUT[75:74] == 2'd2 ||
	     fdp_multiplier_fifo_input_reg$D_OUT[76] ||
	     fdp_multiplier_fifo_input_reg$D_OUT[37] ;
  assign x__h21305 =
	     x__h21327 &
	     IF_fdp_multiplier_fifo_input_reg_first__54_BIT_ETC___d776[0] ;
  assign x__h21327 =
	     x__h21329 &
	     IF_fdp_multiplier_fifo_input_reg_first__54_BIT_ETC___d776[1] ;
  assign x__h21329 =
	     fdp_multiplier_fifo_input_reg$D_OUT[77] ^
	     fdp_multiplier_fifo_input_reg$D_OUT[38] ;
  assign x__h21979 =
	     (fdp_multiplier_fifo_stage0_reg$D_OUT[64] &&
	      !IF_fdp_multiplier_fifo_stage0_reg_first__99_BI_ETC___d807 ||
	      (IF_fdp_multiplier_fifo_stage0_reg_first__99_BI_ETC___d805 +
	       9'd2 ^
	       9'h100) <=
	      9'd256) ?
	       2'b0 :
	       x__h22132[1:0] ;
  assign x__h22132 = fdp_multiplier_fifo_stage0_reg$D_OUT[55:0] >> x__h22165 ;
  assign x__h22165 =
	     9'd54 -
	     IF_fdp_multiplier_fifo_stage0_reg_first__99_BI_ETC___d805 ;
  assign x__h22251 = fdp_multiplier_fifo_stage0_reg$D_OUT[64:56] + 9'd186 ;
  assign x__h22286 =
	     fdp_multiplier_fifo_stage0_reg$D_OUT[64] &&
	     !IF_fdp_multiplier_fifo_stage0_reg_first__99_BI_ETC___d807 &&
	     fdp_multiplier_fifo_stage0_regD_OUT_BITS_55_TO_0__q15[x__h22323[5:0]] ;
  assign x__h22323 =
	     IF_fdp_multiplier_fifo_stage0_reg_first__99_BI_ETC___d806 -
	     9'd1 ;
  assign x__h22328 =
	     !fdp_multiplier_fifo_stage0_reg$D_OUT[64] ||
	     IF_fdp_multiplier_fifo_stage0_reg_first__99_BI_ETC___d807 ||
	     truncated_frac_zero___1__h22175 ;
  assign x__h22348 =
	     480'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF >>
	     x__h22323 ;
  assign x__h44700 =
	     fdp_adder_fifo_input_reg$D_OUT[1] &
	     fdp_adder_fifo_input_reg$D_OUT[0] ;
  assign x__h44707 = fdp_adder_fifo_input_reg$D_OUT[1] & y__h44720 ;
  assign x__h48416 = x__h48428 | y__h48429 ;
  assign x__h48428 = x__h48430 | fdp_adder_fifo_stage0_reg$D_OUT[0] ;
  assign x__h48430 =
	     all_bits_0__h44776 & fdp_adder_fifo_stage0_reg$D_OUT[518] ;
  assign x__h48435 =
	     (!fdp_adder_fifo_stage0_reg$D_OUT[518] &&
	      !SEXT_IF_fdp_adder_fifo_stage0_reg_first__89_BI_ETC___d899[511] &&
	      fdp_adder_fifo_stage0_reg_first__89_BITS_518_T_ETC___d904[511]) ?
	       512'h7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF :
	       ((fdp_adder_fifo_stage0_reg$D_OUT[518] &&
		 SEXT_IF_fdp_adder_fifo_stage0_reg_first__89_BI_ETC___d899[511] &&
		 !fdp_adder_fifo_stage0_reg_first__89_BITS_518_T_ETC___d904[511]) ?
		  512'h80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 :
		  fdp_adder_fifo_stage0_reg_first__89_BITS_518_T_ETC___d904) ;
  assign x__h5485 = { 1'd0, x__h5492 } ;
  assign x__h5492 =
	     fdp_extracter1_fifo_stage0_reg$D_OUT[30] ?
	       5'd0 :
	       (fdp_extracter1_fifo_stage0_reg$D_OUT[29] ?
		  5'd1 :
		  (fdp_extracter1_fifo_stage0_reg$D_OUT[28] ?
		     5'd2 :
		     (fdp_extracter1_fifo_stage0_reg$D_OUT[27] ?
			5'd3 :
			(fdp_extracter1_fifo_stage0_reg$D_OUT[26] ?
			   5'd4 :
			   (fdp_extracter1_fifo_stage0_reg$D_OUT[25] ?
			      5'd5 :
			      (fdp_extracter1_fifo_stage0_reg$D_OUT[24] ?
				 5'd6 :
				 (fdp_extracter1_fifo_stage0_reg$D_OUT[23] ?
				    5'd7 :
				    (fdp_extracter1_fifo_stage0_reg$D_OUT[22] ?
				       5'd8 :
				       (fdp_extracter1_fifo_stage0_reg$D_OUT[21] ?
					  5'd9 :
					  (fdp_extracter1_fifo_stage0_reg$D_OUT[20] ?
					     5'd10 :
					     (fdp_extracter1_fifo_stage0_reg$D_OUT[19] ?
						5'd11 :
						(fdp_extracter1_fifo_stage0_reg$D_OUT[18] ?
						   5'd12 :
						   (fdp_extracter1_fifo_stage0_reg$D_OUT[17] ?
						      5'd13 :
						      (fdp_extracter1_fifo_stage0_reg$D_OUT[16] ?
							 5'd14 :
							 (fdp_extracter1_fifo_stage0_reg$D_OUT[15] ?
							    5'd15 :
							    (fdp_extracter1_fifo_stage0_reg$D_OUT[14] ?
							       5'd16 :
							       (fdp_extracter1_fifo_stage0_reg$D_OUT[13] ?
								  5'd17 :
								  (fdp_extracter1_fifo_stage0_reg$D_OUT[12] ?
								     5'd18 :
								     (fdp_extracter1_fifo_stage0_reg$D_OUT[11] ?
									5'd19 :
									(fdp_extracter1_fifo_stage0_reg$D_OUT[10] ?
									   5'd20 :
									   (fdp_extracter1_fifo_stage0_reg$D_OUT[9] ?
									      5'd21 :
									      (fdp_extracter1_fifo_stage0_reg$D_OUT[8] ?
										 5'd22 :
										 (fdp_extracter1_fifo_stage0_reg$D_OUT[7] ?
										    5'd23 :
										    (fdp_extracter1_fifo_stage0_reg$D_OUT[6] ?
										       5'd24 :
										       (fdp_extracter1_fifo_stage0_reg$D_OUT[5] ?
											  5'd25 :
											  (fdp_extracter1_fifo_stage0_reg$D_OUT[4] ?
											     5'd26 :
											     (fdp_extracter1_fifo_stage0_reg$D_OUT[3] ?
												5'd27 :
												(fdp_extracter1_fifo_stage0_reg$D_OUT[2] ?
												   5'd28 :
												   (fdp_extracter1_fifo_stage0_reg$D_OUT[1] ?
												      5'd29 :
												      (fdp_extracter1_fifo_stage0_reg$D_OUT[0] ?
													 5'd30 :
													 5'd31)))))))))))))))))))))))))))))) ;
  assign x__h55712 =
	     fdp_adder_fifo_stage0_reg$D_OUT[7] &
	     fdp_adder_fifo_stage0_reg$D_OUT[6] ;
  assign x__h70393 =
	     { fdp_adder_fifo_stage1_reg$D_OUT[514],
	       fdp_adder_fifo_stage1_reg$D_OUT[510:0] } ;
  assign x__h75553 =
	     INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[30] ?
	       5'd0 :
	       (INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[29] ?
		  5'd1 :
		  (INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[28] ?
		     5'd2 :
		     (INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[27] ?
			5'd3 :
			(INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[26] ?
			   5'd4 :
			   (INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[25] ?
			      5'd5 :
			      (INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[24] ?
				 5'd6 :
				 (INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[23] ?
				    5'd7 :
				    (INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[22] ?
				       5'd8 :
				       (INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[21] ?
					  5'd9 :
					  (INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[20] ?
					     5'd10 :
					     (INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[19] ?
						5'd11 :
						(INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[18] ?
						   5'd12 :
						   (INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[17] ?
						      5'd13 :
						      (INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[16] ?
							 5'd14 :
							 (INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[15] ?
							    5'd15 :
							    (INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[14] ?
							       5'd16 :
							       (INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[13] ?
								  5'd17 :
								  (INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[12] ?
								     5'd18 :
								     (INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[11] ?
									5'd19 :
									(INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[10] ?
									   5'd20 :
									   (INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[9] ?
									      5'd21 :
									      (INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[8] ?
										 5'd22 :
										 (INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[7] ?
										    5'd23 :
										    (INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[6] ?
										       5'd24 :
										       (INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[5] ?
											  5'd25 :
											  (INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[4] ?
											     5'd26 :
											     (INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[3] ?
												5'd27 :
												(INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[2] ?
												   5'd28 :
												   (INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[1] ?
												      5'd29 :
												      (INV_ptoq_positToquire_extracter_fifo_stage0_re_ETC__q4[0] ?
													 5'd30 :
													 5'd31)))))))))))))))))))))))))))))) ;
  assign x__h79925 = { 1'd0, x__h79932 } ;
  assign x__h79932 =
	     ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[30] ?
	       5'd0 :
	       (ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[29] ?
		  5'd1 :
		  (ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[28] ?
		     5'd2 :
		     (ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[27] ?
			5'd3 :
			(ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[26] ?
			   5'd4 :
			   (ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[25] ?
			      5'd5 :
			      (ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[24] ?
				 5'd6 :
				 (ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[23] ?
				    5'd7 :
				    (ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[22] ?
				       5'd8 :
				       (ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[21] ?
					  5'd9 :
					  (ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[20] ?
					     5'd10 :
					     (ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[19] ?
						5'd11 :
						(ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[18] ?
						   5'd12 :
						   (ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[17] ?
						      5'd13 :
						      (ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[16] ?
							 5'd14 :
							 (ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[15] ?
							    5'd15 :
							    (ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[14] ?
							       5'd16 :
							       (ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[13] ?
								  5'd17 :
								  (ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[12] ?
								     5'd18 :
								     (ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[11] ?
									5'd19 :
									(ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[10] ?
									   5'd20 :
									   (ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[9] ?
									      5'd21 :
									      (ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[8] ?
										 5'd22 :
										 (ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[7] ?
										    5'd23 :
										    (ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[6] ?
										       5'd24 :
										       (ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[5] ?
											  5'd25 :
											  (ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[4] ?
											     5'd26 :
											     (ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[3] ?
												5'd27 :
												(ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[2] ?
												   5'd28 :
												   (ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[1] ?
												      5'd29 :
												      (ptoq_positToquire_extracter_fifo_stage0_reg$D_OUT[0] ?
													 5'd30 :
													 5'd31)))))))))))))))))))))))))))))) ;
  assign x__h84495 =
	     ptoq_positToquire_extracter_fifo_stage1_reg$D_OUT[4:0] - 5'd1 ;
  assign x__h84497 =
	     ptoq_positToquire_extracter_fifo_stage1_reg$D_OUT[4:0] - 5'd2 ;
  assign x__h84535 =
	     5'd2 - ptoq_positToquire_extracter_fifo_stage1_reg$D_OUT[4:0] ;
  assign x__h85552 =
	     { ptoq_positToquire_extracter_fifo_output_regD__ETC__q6[7],
	       ptoq_positToquire_extracter_fifo_output_regD__ETC__q6 } +
	     9'd213 ;
  assign x__h86674 =
	     5'd30 -
	     _0_MINUS_qtop_quireToPosit1_normalizer_fifo_inp_ETC__q8[4:0] ;
  assign x__h86688 =
	     31'h7FFFFFFF >>
	     IF_qtop_quireToPosit1_normalizer_fifo_input_re_ETC___d1415 ;
  assign x__h87890 =
	     _30_MINUS_qtop_quireToPosit1_normalizer_fifo_st_ETC___d1433 ?
	       _theResult___fst__h87928 :
	       qtop_quireToPosit1_normalizer_fifo_stage0_reg$D_OUT[35:34] ;
  assign x__h87962 =
	     5'd2 -
	     _30_MINUS_qtop_quireToPosit1_normalizer_fifo_st_ETC___d1432 ;
  assign x__h88004 =
	     3'd1 <<
	     _30_MINUS_qtop_quireToPosit1_normalizer_fifo_st_ETC___d1432 ;
  assign x__h89603 =
	     { _30_MINUS_qtop_quireToPosit1_normalizer_fifo_st_ETC___d1432 !=
	       5'd0,
	       qtop_quireToPosit1_normalizer_fifo_stage0_reg$D_OUT[33:7] } >>
	     shift_new0__h87305 ;
  assign x__h89621 =
	     2'd0 -
	     qtop_quireToPosit1_normalizer_fifo_stage0_reg$D_OUT[35:34] ;
  assign x__h89645 =
	     _30_MINUS_qtop_quireToPosit1_normalizer_fifo_st_ETC___d1432 ==
	     5'd0 &&
	     shift_new0__h87305 == 3'd0 ;
  assign x__h90129 =
	     qtop_quireToPosit1_normalizer_fifo_stage1_reg$D_OUT[70:40] +
	     y__h90132 ;
  assign x__h90267 =
	     _27_MINUS_qtop_quireToPosit1_normalizer_fifo_st_ETC___d1501 -
	     5'd1 ;
  assign x__h90367 =
	     _27_MINUS_qtop_quireToPosit1_normalizer_fifo_st_ETC___d1501 -
	     5'd2 ;
  assign x__h92576 =
	     qtop_quireToPosit1_fifo_input_reg$D_OUT[514] &&
	     qtop_quireToPosit1_fifo_input_reg$D_OUT[510:0] == 511'd0 ||
	     qtop_quireToPosit1_fifo_input_reg$D_OUT[513] ;
  assign x_frac__h176244 =
	     ftop_fToP_fifo_stage0_reg$D_OUT[7] ?
	       x__h176295[26:0] :
	       ((ftop_fToP_fifo_stage0_reg$D_OUT[7:2] == 6'd0) ?
		  ftop_fToP_fifo_stage0_reg$D_OUT[34:8] :
		  27'd134217727) ;
  assign y__h173010 = ~ftop_fToP_normalizer_fifo_stage0_reg$D_OUT[1] ;
  assign y__h173014 =
	     { 5'd0,
	       (ftop_fToP_normalizer_fifo_stage0_reg$D_OUT[33:7] &
		~(27'h7FFFFFE << i1__h173020)) >>
	       0 } ==
	     32'd0 ;
  assign y__h173430 = { 30'd0, _theResult____h173089 } ;
  assign y__h173432 =
	     { 4'd0, ftop_fToP_normalizer_fifo_stage1_reg$D_OUT[39:13] } >>
	     _27_MINUS_ftop_fToP_normalizer_fifo_stage1_reg__ETC___d2808 ;
  assign y__h188078 =
	     { 8'd0,
	       (frac__h187886 &
		~(24'hFFFFFE <<
		  IF_ptof_ptoF_fifo_stage0_reg_first__404_BIT_7__ETC___d3418[4:0])) >>
	       0 } ==
	     32'd0 ;
  assign y__h44720 = ~fdp_adder_fifo_input_reg$D_OUT[0] ;
  assign y__h48429 =
	     fdp_adder_fifo_stage0_reg$D_OUT[4:3] == 2'd1 ||
	     fdp_adder_fifo_stage0_reg$D_OUT[2:1] == 2'd1 ;
  assign y__h70307 = ~fdp_adder_fifo_stage0_reg$D_OUT[518] ;
  assign y__h89705 = ~qtop_quireToPosit1_normalizer_fifo_stage0_reg$D_OUT[1] ;
  assign y__h89709 =
	     { 5'd0,
	       (qtop_quireToPosit1_normalizer_fifo_stage0_reg$D_OUT[33:7] &
		~(27'h7FFFFFE << i1__h89715)) >>
	       0 } ==
	     32'd0 ;
  assign y__h90130 = { 30'd0, _theResult____h89784 } ;
  assign y__h90132 =
	     { 4'd0,
	       qtop_quireToPosit1_normalizer_fifo_stage1_reg$D_OUT[39:13] } >>
	     _27_MINUS_qtop_quireToPosit1_normalizer_fifo_st_ETC___d1501 ;
  always@(ffO$D_OUT)
  begin
    case (ffO$D_OUT[70:69])
      2'd0, 2'd1:
	  CASE_ffOD_OUT_BITS_70_TO_69_0_ffOD_OUT_BITS__ETC__q1 =
	      ffO$D_OUT[70:69];
      default: CASE_ffOD_OUT_BITS_70_TO_69_0_ffOD_OUT_BITS__ETC__q1 = 2'd2;
    endcase
  end
  always@(fdp_extracter1_fifo_stage1_reg$D_OUT)
  begin
    case (fdp_extracter1_fifo_stage1_reg$D_OUT[4:0])
      5'd3: x__h10107 = 27'd26;
      5'd4: x__h10107 = 27'd25;
      5'd5: x__h10107 = 27'd24;
      5'd6: x__h10107 = 27'd23;
      5'd7: x__h10107 = 27'd22;
      5'd8: x__h10107 = 27'd21;
      5'd9: x__h10107 = 27'd20;
      5'd10: x__h10107 = 27'd19;
      5'd11: x__h10107 = 27'd18;
      5'd12: x__h10107 = 27'd17;
      5'd13: x__h10107 = 27'd16;
      5'd14: x__h10107 = 27'd15;
      5'd15: x__h10107 = 27'd14;
      5'd16: x__h10107 = 27'd13;
      5'd17: x__h10107 = 27'd12;
      5'd18: x__h10107 = 27'd11;
      5'd19: x__h10107 = 27'd10;
      5'd20: x__h10107 = 27'd9;
      5'd21: x__h10107 = 27'd8;
      5'd22: x__h10107 = 27'd7;
      5'd23: x__h10107 = 27'd6;
      5'd24: x__h10107 = 27'd5;
      5'd25: x__h10107 = 27'd4;
      5'd26: x__h10107 = 27'd3;
      5'd27: x__h10107 = 27'd2;
      5'd28: x__h10107 = 27'd1;
      5'd29: x__h10107 = 27'd0;
      default: x__h10107 =
		   (fdp_extracter1_fifo_stage1_reg$D_OUT[4:0] <= 5'd2) ?
		     27'd27 :
		     27'd0;
    endcase
  end
  always@(fdp_extracter2_fifo_stage1_reg$D_OUT)
  begin
    case (fdp_extracter2_fifo_stage1_reg$D_OUT[4:0])
      5'd3: x__h20388 = 27'd26;
      5'd4: x__h20388 = 27'd25;
      5'd5: x__h20388 = 27'd24;
      5'd6: x__h20388 = 27'd23;
      5'd7: x__h20388 = 27'd22;
      5'd8: x__h20388 = 27'd21;
      5'd9: x__h20388 = 27'd20;
      5'd10: x__h20388 = 27'd19;
      5'd11: x__h20388 = 27'd18;
      5'd12: x__h20388 = 27'd17;
      5'd13: x__h20388 = 27'd16;
      5'd14: x__h20388 = 27'd15;
      5'd15: x__h20388 = 27'd14;
      5'd16: x__h20388 = 27'd13;
      5'd17: x__h20388 = 27'd12;
      5'd18: x__h20388 = 27'd11;
      5'd19: x__h20388 = 27'd10;
      5'd20: x__h20388 = 27'd9;
      5'd21: x__h20388 = 27'd8;
      5'd22: x__h20388 = 27'd7;
      5'd23: x__h20388 = 27'd6;
      5'd24: x__h20388 = 27'd5;
      5'd25: x__h20388 = 27'd4;
      5'd26: x__h20388 = 27'd3;
      5'd27: x__h20388 = 27'd2;
      5'd28: x__h20388 = 27'd1;
      5'd29: x__h20388 = 27'd0;
      default: x__h20388 =
		   (fdp_extracter2_fifo_stage1_reg$D_OUT[4:0] <= 5'd2) ?
		     27'd27 :
		     27'd0;
    endcase
  end
  always@(ptoq_positToquire_extracter_fifo_stage1_reg$D_OUT)
  begin
    case (ptoq_positToquire_extracter_fifo_stage1_reg$D_OUT[4:0])
      5'd3: x__h84543 = 27'd26;
      5'd4: x__h84543 = 27'd25;
      5'd5: x__h84543 = 27'd24;
      5'd6: x__h84543 = 27'd23;
      5'd7: x__h84543 = 27'd22;
      5'd8: x__h84543 = 27'd21;
      5'd9: x__h84543 = 27'd20;
      5'd10: x__h84543 = 27'd19;
      5'd11: x__h84543 = 27'd18;
      5'd12: x__h84543 = 27'd17;
      5'd13: x__h84543 = 27'd16;
      5'd14: x__h84543 = 27'd15;
      5'd15: x__h84543 = 27'd14;
      5'd16: x__h84543 = 27'd13;
      5'd17: x__h84543 = 27'd12;
      5'd18: x__h84543 = 27'd11;
      5'd19: x__h84543 = 27'd10;
      5'd20: x__h84543 = 27'd9;
      5'd21: x__h84543 = 27'd8;
      5'd22: x__h84543 = 27'd7;
      5'd23: x__h84543 = 27'd6;
      5'd24: x__h84543 = 27'd5;
      5'd25: x__h84543 = 27'd4;
      5'd26: x__h84543 = 27'd3;
      5'd27: x__h84543 = 27'd2;
      5'd28: x__h84543 = 27'd1;
      5'd29: x__h84543 = 27'd0;
      default: x__h84543 =
		   (ptoq_positToquire_extracter_fifo_stage1_reg$D_OUT[4:0] <=
		    5'd2) ?
		     27'd27 :
		     27'd0;
    endcase
  end
  always@(ptof_ptoF_extracter_fifo_stage1_reg$D_OUT)
  begin
    case (ptof_ptoF_extracter_fifo_stage1_reg$D_OUT[4:0])
      5'd3: x__h186781 = 27'd26;
      5'd4: x__h186781 = 27'd25;
      5'd5: x__h186781 = 27'd24;
      5'd6: x__h186781 = 27'd23;
      5'd7: x__h186781 = 27'd22;
      5'd8: x__h186781 = 27'd21;
      5'd9: x__h186781 = 27'd20;
      5'd10: x__h186781 = 27'd19;
      5'd11: x__h186781 = 27'd18;
      5'd12: x__h186781 = 27'd17;
      5'd13: x__h186781 = 27'd16;
      5'd14: x__h186781 = 27'd15;
      5'd15: x__h186781 = 27'd14;
      5'd16: x__h186781 = 27'd13;
      5'd17: x__h186781 = 27'd12;
      5'd18: x__h186781 = 27'd11;
      5'd19: x__h186781 = 27'd10;
      5'd20: x__h186781 = 27'd9;
      5'd21: x__h186781 = 27'd8;
      5'd22: x__h186781 = 27'd7;
      5'd23: x__h186781 = 27'd6;
      5'd24: x__h186781 = 27'd5;
      5'd25: x__h186781 = 27'd4;
      5'd26: x__h186781 = 27'd3;
      5'd27: x__h186781 = 27'd2;
      5'd28: x__h186781 = 27'd1;
      5'd29: x__h186781 = 27'd0;
      default: x__h186781 =
		   (ptof_ptoF_extracter_fifo_stage1_reg$D_OUT[4:0] <= 5'd2) ?
		     27'd27 :
		     27'd0;
    endcase
  end
  always@(qtop_quireToPosit1_normalizer_fifo_stage2_reg$D_OUT)
  begin
    case (qtop_quireToPosit1_normalizer_fifo_stage2_reg$D_OUT[34:33])
      2'd0:
	  output_regf_out_posit__h92019 =
	      { qtop_quireToPosit1_normalizer_fifo_stage2_reg$D_OUT[35],
		qtop_quireToPosit1_normalizer_fifo_stage2_reg$D_OUT[35] ?
		  31'd0 -
		  qtop_quireToPosit1_normalizer_fifo_stage2_reg$D_OUT[31:1] :
		  qtop_quireToPosit1_normalizer_fifo_stage2_reg$D_OUT[31:1] };
      2'd1: output_regf_out_posit__h92019 = 32'h80000000;
      default: output_regf_out_posit__h92019 = 32'd0;
    endcase
  end
  always@(ftop_fToP_normalizer_fifo_stage2_reg$D_OUT)
  begin
    case (ftop_fToP_normalizer_fifo_stage2_reg$D_OUT[34:33])
      2'd0:
	  output_regf_out_posit__h175317 =
	      { ftop_fToP_normalizer_fifo_stage2_reg$D_OUT[35],
		ftop_fToP_normalizer_fifo_stage2_reg$D_OUT[35] ?
		  31'd0 - ftop_fToP_normalizer_fifo_stage2_reg$D_OUT[31:1] :
		  ftop_fToP_normalizer_fifo_stage2_reg$D_OUT[31:1] };
      2'd1: output_regf_out_posit__h175317 = 32'h80000000;
      default: output_regf_out_posit__h175317 = 32'd0;
    endcase
  end
  always@(opcode$D_OUT or
	  ffO$FULL_N or
	  qtop_ffO$EMPTY_N or
	  fdp_ffO$EMPTY_N or
	  ftop_ffO$EMPTY_N or ptof_ffO$EMPTY_N or ptoq_ffO$EMPTY_N)
  begin
    case (opcode$D_OUT)
      3'd0:
	  IF_opcode_first__503_EQ_0_504_THEN_fdp_ffO_i_n_ETC___d3525 =
	      fdp_ffO$EMPTY_N && ffO$FULL_N;
      3'd1:
	  IF_opcode_first__503_EQ_0_504_THEN_fdp_ffO_i_n_ETC___d3525 =
	      ffO$FULL_N && ftop_ffO$EMPTY_N;
      3'd2:
	  IF_opcode_first__503_EQ_0_504_THEN_fdp_ffO_i_n_ETC___d3525 =
	      ffO$FULL_N && ptof_ffO$EMPTY_N;
      3'd4:
	  IF_opcode_first__503_EQ_0_504_THEN_fdp_ffO_i_n_ETC___d3525 =
	      ffO$FULL_N && ptoq_ffO$EMPTY_N;
      default: IF_opcode_first__503_EQ_0_504_THEN_fdp_ffO_i_n_ETC___d3525 =
		   opcode$D_OUT != 3'd3 || ffO$FULL_N && qtop_ffO$EMPTY_N;
    endcase
  end
  always@(server_core_request_put)
  begin
    case (server_core_request_put[137:136])
      2'd0, 2'd1:
	  CASE_server_core_request_put_BITS_137_TO_136_0_ETC__q31 =
	      server_core_request_put[137:136];
      default: CASE_server_core_request_put_BITS_137_TO_136_0_ETC__q31 = 2'd2;
    endcase
  end
  always@(server_core_request_put)
  begin
    case (server_core_request_put[71:70])
      2'd0, 2'd1:
	  CASE_server_core_request_put_BITS_71_TO_70_0_s_ETC__q32 =
	      server_core_request_put[71:70];
      default: CASE_server_core_request_put_BITS_71_TO_70_0_s_ETC__q32 = 2'd2;
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        rg_quire <= `BSV_ASSIGNMENT_DELAY 512'd0;
      end
    else
      begin
        if (rg_quire$EN) rg_quire <= `BSV_ASSIGNMENT_DELAY rg_quire$D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    rg_quire =
	512'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fdp && NOT_verbosity_ULE_1_470___d3471)
	begin
	  v__h188921 = $stime;
	  #0;
	end
    v__h188915 = v__h188921 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fdp && NOT_verbosity_ULE_1_470___d3471)
	$write("%0d: %m: rl_fdp: ", v__h188915);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fdp && NOT_verbosity_ULE_1_470___d3471)
	$write("FMA_P");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fdp && NOT_verbosity_ULE_1_470___d3471)
	$write("'h%h", ffI$D_OUT[103:72]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fdp && NOT_verbosity_ULE_1_470___d3471)
	$write("'h%h", ffI$D_OUT[37:6]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_fdp && NOT_verbosity_ULE_1_470___d3471)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptof && NOT_verbosity_ULE_1_470___d3471)
	begin
	  v__h189122 = $stime;
	  #0;
	end
    v__h189116 = v__h189122 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptof && NOT_verbosity_ULE_1_470___d3471)
	$write("%0d: %m: rl_ptof: ", v__h189116);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptof && NOT_verbosity_ULE_1_470___d3471)
	$write("FCVT_S_P");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptof && NOT_verbosity_ULE_1_470___d3471)
	$write("'h%h", ffI$D_OUT[103:72]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptof && NOT_verbosity_ULE_1_470___d3471)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ftop && NOT_verbosity_ULE_1_470___d3471)
	begin
	  v__h189337 = $stime;
	  #0;
	end
    v__h189331 = v__h189337 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ftop && NOT_verbosity_ULE_1_470___d3471)
	$write("%0d: %m: rl_ftop: ", v__h189331);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ftop && NOT_verbosity_ULE_1_470___d3471)
	$write("FCVT_P_S");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ftop && NOT_verbosity_ULE_1_470___d3471)
	$write("'h%h", ffI$D_OUT[103:72]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ftop && NOT_verbosity_ULE_1_470___d3471)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptoq && NOT_verbosity_ULE_1_470___d3471)
	begin
	  v__h189515 = $stime;
	  #0;
	end
    v__h189509 = v__h189515 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptoq && NOT_verbosity_ULE_1_470___d3471)
	$write("%0d: %m: rl_ptoq: ", v__h189509);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptoq && NOT_verbosity_ULE_1_470___d3471)
	$write("FCVT_R_P");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptoq && NOT_verbosity_ULE_1_470___d3471)
	$write("'h%h", ffI$D_OUT[103:72]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_ptoq && NOT_verbosity_ULE_1_470___d3471)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_qtop && NOT_verbosity_ULE_1_470___d3471)
	begin
	  v__h189694 = $stime;
	  #0;
	end
    v__h189688 = v__h189694 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_qtop && NOT_verbosity_ULE_1_470___d3471)
	$write("%0d: %m: rl_qtop: ", v__h189688);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_qtop && NOT_verbosity_ULE_1_470___d3471)
	$write("FCVT_P_R");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_qtop && NOT_verbosity_ULE_1_470___d3471)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_out && opcode$D_OUT != 3'd0 &&
	  opcode$D_OUT != 3'd4 &&
	  opcode$D_OUT != 3'd2 &&
	  opcode$D_OUT != 3'd1 &&
	  opcode$D_OUT != 3'd3)
	begin
	  v__h190757 = $stime;
	  #0;
	end
    v__h190751 = v__h190757 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_out && opcode$D_OUT != 3'd0 &&
	  opcode$D_OUT != 3'd4 &&
	  opcode$D_OUT != 3'd2 &&
	  opcode$D_OUT != 3'd1 &&
	  opcode$D_OUT != 3'd3)
	$write("%0d: %m: rl_out: Error Illegal Opcode", v__h190751);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_out && opcode$D_OUT != 3'd0 &&
	  opcode$D_OUT != 3'd4 &&
	  opcode$D_OUT != 3'd2 &&
	  opcode$D_OUT != 3'd1 &&
	  opcode$D_OUT != 3'd3)
	$write("FCVT_R_P");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_out && opcode$D_OUT != 3'd0 &&
	  opcode$D_OUT != 3'd4 &&
	  opcode$D_OUT != 3'd2 &&
	  opcode$D_OUT != 3'd1 &&
	  opcode$D_OUT != 3'd3)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_out && NOT_verbosity_ULE_1_470___d3471)
	begin
	  v__h190894 = $stime;
	  #0;
	end
    v__h190888 = v__h190894 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_out && NOT_verbosity_ULE_1_470___d3471)
	$write("%0d: %m: rl_out: ", v__h190888);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_out && NOT_verbosity_ULE_1_470___d3471 &&
	  opcode$D_OUT == 3'd0)
	$write("FMA_P");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_out && NOT_verbosity_ULE_1_470___d3471 &&
	  opcode$D_OUT == 3'd1)
	$write("FCVT_P_S");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_out && NOT_verbosity_ULE_1_470___d3471 &&
	  opcode$D_OUT == 3'd2)
	$write("FCVT_S_P");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_out && NOT_verbosity_ULE_1_470___d3471 &&
	  opcode$D_OUT == 3'd3)
	$write("FCVT_P_R");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_out && NOT_verbosity_ULE_1_470___d3471 &&
	  opcode$D_OUT != 3'd0 &&
	  opcode$D_OUT != 3'd1 &&
	  opcode$D_OUT != 3'd2 &&
	  opcode$D_OUT != 3'd3)
	$write("FCVT_R_P");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_out && NOT_verbosity_ULE_1_470___d3471)
	$write("\n");
  end
  // synopsys translate_on
endmodule  // mkPositCore

