/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.12
Build    : 0.9.8
Hash     : 3fa5f90
Date     : Dec 11 2023
Type     : Engineering
Log Time   : Mon Dec 11 10:16:22 2023 GMT

Top-level Name:
	ram_simple_dp_dc_512x32

Clocks: 0

I/Os: 6
	32 din Input SDR Unknown
	9 read_addr Input SDR Unknown
	1 read_clock Input SDR Unknown
	1 we Input SDR Unknown
	9 write_addr Input SDR Unknown
	1 write_clock Input SDR Unknown

LUTs: 0

FFs: 0

BRAMs: 1
	36k SDP : read_clock write_clock : 36 36 : 1 0 : 0 .5 : 1

INFO: PWR: Created /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1670/ram_simple_dp_dc_512x32/run_1/synth_1_1/impl_1_1_1/power_analysis/power.csv

