#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu May 29 11:44:41 2025
# Process ID         : 23872
# Current directory  : C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.runs/design_1_order_book_0_0_synth_1
# Command line       : vivado.exe -log design_1_order_book_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_order_book_0_0.tcl
# Log file           : C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.runs/design_1_order_book_0_0_synth_1/design_1_order_book_0_0.vds
# Journal file       : C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.runs/design_1_order_book_0_0_synth_1\vivado.jou
# Running On         : RudyAsus
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) Ultra 9 185H
# CPU Frequency      : 3072 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 22
# Host memory        : 33736 MB
# Swap memory        : 24224 MB
# Total Virtual      : 57960 MB
# Available Virtual  : 6900 MB
#-----------------------------------------------------------
source design_1_order_book_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 619.031 ; gain = 189.152
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/order_book_hls'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/threshold_hls'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/microblaze_to_switch_hls'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/udp_hls'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_order_book_0_0
Command: synth_design -top design_1_order_book_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27680
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1331.766 ; gain = 466.715
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_order_book_0_0' [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ip/design_1_order_book_0_0/synth/design_1_order_book_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'order_book' [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book.v:9]
INFO: [Synth 8-6157] synthesizing module 'order_book_hole_lvl_bid_RAM_AUTO_1R1W' [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_hole_lvl_bid_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './order_book_hole_lvl_bid_RAM_AUTO_1R1W.dat' is read successfully [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_hole_lvl_bid_RAM_AUTO_1R1W.v:31]
INFO: [Synth 8-6155] done synthesizing module 'order_book_hole_lvl_bid_RAM_AUTO_1R1W' (0#1) [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_hole_lvl_bid_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'order_book_hole_idx_bid_RAM_AUTO_1R1W' [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_hole_idx_bid_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './order_book_hole_idx_bid_RAM_AUTO_1R1W.dat' is read successfully [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_hole_idx_bid_RAM_AUTO_1R1W.v:31]
INFO: [Synth 8-6155] done synthesizing module 'order_book_hole_idx_bid_RAM_AUTO_1R1W' (0#1) [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_hole_idx_bid_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'order_book_log_rom_ROM_AUTO_1R' [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_log_rom_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './order_book_log_rom_ROM_AUTO_1R.dat' is read successfully [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_log_rom_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'order_book_log_rom_ROM_AUTO_1R' (0#1) [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_log_rom_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1247bkb' [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1247bkb.v:7]
INFO: [Synth 8-3876] $readmem data file './order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1247bkb.dat' is read successfully [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1247bkb.v:40]
INFO: [Synth 8-6155] done synthesizing module 'order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1247bkb' (0#1) [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1247bkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1295cud' [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1295cud.v:7]
INFO: [Synth 8-3876] $readmem data file './order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1295cud.dat' is read successfully [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1295cud.v:40]
INFO: [Synth 8-6155] done synthesizing module 'order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1295cud' (0#1) [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1295cud.v:7]
INFO: [Synth 8-6157] synthesizing module 'order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1199dEe' [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1199dEe.v:7]
INFO: [Synth 8-3876] $readmem data file './order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1199dEe.dat' is read successfully [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1199dEe.v:40]
INFO: [Synth 8-6155] done synthesizing module 'order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1199dEe' (0#1) [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1199dEe.v:7]
INFO: [Synth 8-6157] synthesizing module 'order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1151eOg' [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1151eOg.v:7]
INFO: [Synth 8-3876] $readmem data file './order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1151eOg.dat' is read successfully [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1151eOg.v:40]
INFO: [Synth 8-6155] done synthesizing module 'order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1151eOg' (0#1) [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1151eOg.v:7]
INFO: [Synth 8-6157] synthesizing module 'order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1296fYi' [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1296fYi.v:7]
INFO: [Synth 8-3876] $readmem data file './order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1296fYi.dat' is read successfully [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1296fYi.v:40]
INFO: [Synth 8-6155] done synthesizing module 'order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1296fYi' (0#1) [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1296fYi.v:7]
INFO: [Synth 8-6157] synthesizing module 'order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1200WhU' [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1200WhU.v:7]
INFO: [Synth 8-3876] $readmem data file './order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1200WhU.dat' is read successfully [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1200WhU.v:40]
INFO: [Synth 8-6155] done synthesizing module 'order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1200WhU' (0#1) [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1200WhU.v:7]
INFO: [Synth 8-6157] synthesizing module 'order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1152bDo' [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1152bDo.v:7]
INFO: [Synth 8-3876] $readmem data file './order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1152bDo.dat' is read successfully [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1152bDo.v:40]
INFO: [Synth 8-6155] done synthesizing module 'order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1152bDo' (0#1) [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1152bDo.v:7]
INFO: [Synth 8-6157] synthesizing module 'order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1248ckv' [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1248ckv.v:7]
INFO: [Synth 8-3876] $readmem data file './order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1248ckv.dat' is read successfully [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1248ckv.v:40]
INFO: [Synth 8-6155] done synthesizing module 'order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1248ckv' (0#1) [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1248ckv.v:7]
INFO: [Synth 8-6157] synthesizing module 'order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1255c1C' [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1255c1C.v:7]
INFO: [Synth 8-3876] $readmem data file './order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1255c1C.dat' is read successfully [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1255c1C.v:31]
INFO: [Synth 8-6155] done synthesizing module 'order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1255c1C' (0#1) [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1255c1C.v:7]
INFO: [Synth 8-6157] synthesizing module 'order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1303c2C' [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1303c2C.v:7]
INFO: [Synth 8-3876] $readmem data file './order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1303c2C.dat' is read successfully [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1303c2C.v:31]
INFO: [Synth 8-6155] done synthesizing module 'order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1303c2C' (0#1) [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1303c2C.v:7]
INFO: [Synth 8-6157] synthesizing module 'order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1207c3C' [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1207c3C.v:7]
INFO: [Synth 8-3876] $readmem data file './order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1207c3C.dat' is read successfully [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1207c3C.v:31]
INFO: [Synth 8-6155] done synthesizing module 'order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1207c3C' (0#1) [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1207c3C.v:7]
INFO: [Synth 8-6157] synthesizing module 'order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1159c4D' [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1159c4D.v:7]
INFO: [Synth 8-3876] $readmem data file './order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1159c4D.dat' is read successfully [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1159c4D.v:31]
INFO: [Synth 8-6155] done synthesizing module 'order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1159c4D' (0#1) [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1159c4D.v:7]
INFO: [Synth 8-6157] synthesizing module 'order_book_order_book_Pipeline_ASK_PUSH_LOOP2' [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:9]
INFO: [Synth 8-6157] synthesizing module 'order_book_sparsemux_9_2_8_1_1' [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_sparsemux_9_2_8_1_1.v:9]
INFO: [Synth 8-226] default block is never used [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_sparsemux_9_2_8_1_1.v:55]
INFO: [Synth 8-6155] done synthesizing module 'order_book_sparsemux_9_2_8_1_1' (0#1) [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_sparsemux_9_2_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'order_book_sparsemux_9_2_3_1_1' [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_sparsemux_9_2_3_1_1.v:9]
INFO: [Synth 8-226] default block is never used [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_sparsemux_9_2_3_1_1.v:55]
INFO: [Synth 8-6155] done synthesizing module 'order_book_sparsemux_9_2_3_1_1' (0#1) [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_sparsemux_9_2_3_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'order_book_sparsemux_23_4_8_1_1' [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_sparsemux_23_4_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'order_book_sparsemux_23_4_8_1_1' (0#1) [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_sparsemux_23_4_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'order_book_sparsemux_23_4_3_1_1' [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_sparsemux_23_4_3_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'order_book_sparsemux_23_4_3_1_1' (0#1) [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_sparsemux_23_4_3_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'order_book_bitselect_1ns_32ns_32s_1_1_1' [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_bitselect_1ns_32ns_32s_1_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'order_book_bitselect_1ns_32ns_32s_1_1_1' (0#1) [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_bitselect_1ns_32ns_32s_1_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'order_book_sparsemux_9_2_16_1_1' [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_sparsemux_9_2_16_1_1.v:9]
INFO: [Synth 8-226] default block is never used [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_sparsemux_9_2_16_1_1.v:55]
INFO: [Synth 8-6155] done synthesizing module 'order_book_sparsemux_9_2_16_1_1' (0#1) [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_sparsemux_9_2_16_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'order_book_sparsemux_9_2_32_1_1' [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_sparsemux_9_2_32_1_1.v:9]
INFO: [Synth 8-226] default block is never used [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_sparsemux_9_2_32_1_1.v:55]
INFO: [Synth 8-6155] done synthesizing module 'order_book_sparsemux_9_2_32_1_1' (0#1) [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_sparsemux_9_2_32_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'order_book_sparsemux_23_4_16_1_1' [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_sparsemux_23_4_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'order_book_sparsemux_23_4_16_1_1' (0#1) [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_sparsemux_23_4_16_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'order_book_sparsemux_23_4_32_1_1' [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_sparsemux_23_4_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'order_book_sparsemux_23_4_32_1_1' (0#1) [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_sparsemux_23_4_32_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'order_book_flow_control_loop_pipe_sequential_init' [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'order_book_flow_control_loop_pipe_sequential_init' (0#1) [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'order_book_order_book_Pipeline_ASK_PUSH_LOOP2' (0#1) [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:9]
INFO: [Synth 8-6157] synthesizing module 'order_book_order_book_Pipeline_ASK_PUSH_LOOP' [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP.v:9]
INFO: [Synth 8-6155] done synthesizing module 'order_book_order_book_Pipeline_ASK_PUSH_LOOP' (0#1) [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP.v:9]
INFO: [Synth 8-6157] synthesizing module 'order_book_order_book_Pipeline_BID_PUSH_LOOP1' [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_BID_PUSH_LOOP1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'order_book_order_book_Pipeline_BID_PUSH_LOOP1' (0#1) [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_BID_PUSH_LOOP1.v:9]
INFO: [Synth 8-6157] synthesizing module 'order_book_order_book_Pipeline_BID_PUSH_LOOP' [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_BID_PUSH_LOOP.v:9]
INFO: [Synth 8-6155] done synthesizing module 'order_book_order_book_Pipeline_BID_PUSH_LOOP' (0#1) [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_BID_PUSH_LOOP.v:9]
INFO: [Synth 8-6157] synthesizing module 'order_book_control_s_axi' [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_control_s_axi.v:181]
INFO: [Synth 8-6155] done synthesizing module 'order_book_control_s_axi' (0#1) [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'order_book_regslice_both' [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'order_book_regslice_both' (0#1) [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'order_book_regslice_both__parameterized0' [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'order_book_regslice_both__parameterized0' (0#1) [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'order_book_regslice_both__parameterized1' [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'order_book_regslice_both__parameterized1' (0#1) [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'order_book' (0#1) [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_order_book_0_0' (0#1) [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ip/design_1_order_book_0_0/synth/design_1_order_book_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element trunc_ln206_reg_6853_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:8378]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2668_reg_7556_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7827]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2668_reg_7556_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7828]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2669_reg_7562_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7829]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2669_reg_7562_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7830]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2670_reg_7568_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7831]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2670_reg_7568_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7832]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2671_reg_7574_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7833]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2671_reg_7574_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7834]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2672_reg_7580_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7835]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2672_reg_7580_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7836]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2673_reg_7586_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7837]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2673_reg_7586_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7838]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2674_reg_7592_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7839]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2674_reg_7592_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7840]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2675_reg_7598_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7841]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2675_reg_7598_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7842]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2676_reg_7604_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7843]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2676_reg_7604_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7844]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2677_reg_7610_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7845]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2677_reg_7610_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7846]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2678_reg_7616_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7847]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2678_reg_7616_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7848]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2679_reg_7622_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7849]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2679_reg_7622_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7850]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2680_reg_7628_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7851]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2680_reg_7628_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7852]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2681_reg_7634_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7853]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2681_reg_7634_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7854]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2682_reg_7640_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7855]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2682_reg_7640_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7856]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2683_reg_7646_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7857]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2683_reg_7646_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7858]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2684_reg_7652_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7859]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2684_reg_7652_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7860]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2685_reg_7658_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7861]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2685_reg_7658_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7862]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2686_reg_7664_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7863]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2686_reg_7664_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7864]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2687_reg_7670_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7865]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2687_reg_7670_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7866]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2688_reg_7676_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7867]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2688_reg_7676_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7868]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2689_reg_7682_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7869]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2689_reg_7682_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7870]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2690_reg_7688_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7871]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2690_reg_7688_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7872]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2691_reg_7694_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7873]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2691_reg_7694_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7874]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2692_reg_7700_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7875]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2692_reg_7700_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7876]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2693_reg_7706_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7877]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2693_reg_7706_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7878]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2694_reg_7712_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7879]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2694_reg_7712_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7880]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2695_reg_7718_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7881]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2695_reg_7718_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7882]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2696_reg_7724_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7883]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2696_reg_7724_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7884]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2697_reg_7730_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7885]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2697_reg_7730_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7886]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2698_reg_7736_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7887]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2698_reg_7736_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7888]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2699_reg_7742_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7889]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2699_reg_7742_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7890]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2700_reg_7748_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7891]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2700_reg_7748_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7892]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2701_reg_7754_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7893]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2701_reg_7754_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7894]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2702_reg_7760_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7895]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2702_reg_7760_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7896]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2703_reg_7766_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7897]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2703_reg_7766_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7898]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2704_reg_7772_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7899]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2704_reg_7772_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7900]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2705_reg_7778_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7901]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2705_reg_7778_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7902]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2706_reg_7784_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7903]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2706_reg_7784_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7904]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2707_reg_7790_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7905]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2707_reg_7790_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7906]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2708_reg_7796_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7907]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2708_reg_7796_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7908]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2709_reg_7802_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7909]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2709_reg_7802_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7910]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2710_reg_7808_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7911]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2710_reg_7808_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7912]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2711_reg_7814_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7913]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2711_reg_7814_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7914]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2712_reg_7820_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7915]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2712_reg_7820_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7916]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2713_reg_7826_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7917]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2713_reg_7826_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7918]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2714_reg_7832_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7919]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2714_reg_7832_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7920]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2715_reg_7838_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7921]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2715_reg_7838_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7922]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2716_reg_7844_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7923]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2716_reg_7844_pp0_iter5_reg_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7924]
WARNING: [Synth 8-6014] Unused sequential element order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2717_reg_7850_reg was removed.  [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/9dca/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:7925]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port AWADDR[5] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[4] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[3] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[2] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[1] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[7] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[6] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[5] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[4] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[3] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[2] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[1] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[0] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[3] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[2] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[1] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[0] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1159c4D is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1207c3C is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1303c2C is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1255c1C is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1199dEe is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1200WhU is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1247bkb is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1248ckv is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1151eOg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1152bDo is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1295cud is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1296fYi is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module order_book_hole_idx_bid_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module order_book_hole_lvl_bid_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module order_book_log_rom_ROM_AUTO_1R is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 2749.164 ; gain = 1884.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 2749.164 ; gain = 1884.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 2749.164 ; gain = 1884.113
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2749.164 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ip/design_1_order_book_0_0/constraints/order_book_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ip/design_1_order_book_0_0/constraints/order_book_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.runs/design_1_order_book_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.runs/design_1_order_book_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2860.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2887.035 ; gain = 26.242
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:25 ; elapsed = 00:01:26 . Memory (MB): peak = 2887.035 ; gain = 2021.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:25 ; elapsed = 00:01:26 . Memory (MB): peak = 2887.035 ; gain = 2021.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.runs/design_1_order_book_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:25 ; elapsed = 00:01:26 . Memory (MB): peak = 2887.035 ; gain = 2021.984
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'order_book_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'order_book_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'order_book_regslice_both'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'order_book_regslice_both__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'order_book_regslice_both__parameterized1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'order_book_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'order_book_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'order_book_regslice_both'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'order_book_regslice_both__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'order_book_regslice_both__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:05 ; elapsed = 00:02:07 . Memory (MB): peak = 2887.035 ; gain = 2021.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 30    
	   2 Input   31 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	              128 Bit    Registers := 5     
	               96 Bit    Registers := 7     
	               64 Bit    Registers := 5     
	               32 Bit    Registers := 760   
	               31 Bit    Registers := 2     
	               16 Bit    Registers := 659   
	               11 Bit    Registers := 30    
	                9 Bit    Registers := 56    
	                8 Bit    Registers := 668   
	                7 Bit    Registers := 13    
	                6 Bit    Registers := 13    
	                5 Bit    Registers := 17    
	                4 Bit    Registers := 55    
	                3 Bit    Registers := 661   
	                2 Bit    Registers := 38    
	                1 Bit    Registers := 882   
+---RAMs : 
	              44K Bit	(4096 X 11 bit)          RAMs := 4     
	              16K Bit	(512 X 32 bit)          RAMs := 192   
	              16K Bit	(4096 X 4 bit)          RAMs := 4     
	               8K Bit	(512 X 16 bit)          RAMs := 192   
	               4K Bit	(512 X 8 bit)          RAMs := 192   
	               1K Bit	(512 X 3 bit)          RAMs := 192   
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input  327 Bit        Muxes := 7     
	   2 Input  325 Bit        Muxes := 1     
	   2 Input  323 Bit        Muxes := 1     
	   2 Input  322 Bit        Muxes := 1     
	   2 Input  321 Bit        Muxes := 2     
	   2 Input  320 Bit        Muxes := 1     
	   2 Input  319 Bit        Muxes := 1     
	   2 Input  318 Bit        Muxes := 1     
	   2 Input  316 Bit        Muxes := 1     
	   2 Input  272 Bit        Muxes := 1     
	   2 Input  269 Bit        Muxes := 1     
	   2 Input  245 Bit        Muxes := 1     
	   2 Input  200 Bit        Muxes := 2     
	   2 Input  176 Bit        Muxes := 1     
	   2 Input  174 Bit        Muxes := 1     
	   2 Input  170 Bit        Muxes := 1     
	   2 Input  164 Bit        Muxes := 1     
	   2 Input  163 Bit        Muxes := 1     
	   2 Input  162 Bit        Muxes := 2     
	   2 Input  161 Bit        Muxes := 1     
	   2 Input  160 Bit        Muxes := 1     
	   2 Input  159 Bit        Muxes := 1     
	   2 Input  157 Bit        Muxes := 3     
	   2 Input  156 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 2     
	   2 Input  109 Bit        Muxes := 1     
	   2 Input   96 Bit        Muxes := 9     
	   2 Input   64 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 330   
	   4 Input   32 Bit        Muxes := 44    
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 279   
	   4 Input   16 Bit        Muxes := 44    
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 21    
	   4 Input   11 Bit        Muxes := 4     
	   2 Input   11 Bit        Muxes := 8     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 922   
	   2 Input    8 Bit        Muxes := 288   
	   4 Input    8 Bit        Muxes := 44    
	   2 Input    5 Bit        Muxes := 8     
	   2 Input    4 Bit        Muxes := 7     
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 44    
	   2 Input    3 Bit        Muxes := 277   
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 70    
	   4 Input    2 Bit        Muxes := 28    
	   2 Input    1 Bit        Muxes := 1526  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7129] Port sel[31] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[30] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[29] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[28] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[27] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[26] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[25] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[24] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[23] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[22] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[21] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[20] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[19] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[18] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[17] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[16] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[15] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[14] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[13] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[12] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[11] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[10] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[9] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[8] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[7] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[6] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[5] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_order_book_Pipeline_BID_PUSH_LOOP_fu_30191/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_order_book_Pipeline_BID_PUSH_LOOP_fu_30191/ap_done_reg_reg)
WARNING: [Synth 8-7129] Port sel[31] in module order_book_bitselect_1ns_32ns_32s_1_1_1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[30] in module order_book_bitselect_1ns_32ns_32s_1_1_1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[29] in module order_book_bitselect_1ns_32ns_32s_1_1_1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[28] in module order_book_bitselect_1ns_32ns_32s_1_1_1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[27] in module order_book_bitselect_1ns_32ns_32s_1_1_1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[26] in module order_book_bitselect_1ns_32ns_32s_1_1_1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[25] in module order_book_bitselect_1ns_32ns_32s_1_1_1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[24] in module order_book_bitselect_1ns_32ns_32s_1_1_1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[23] in module order_book_bitselect_1ns_32ns_32s_1_1_1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[22] in module order_book_bitselect_1ns_32ns_32s_1_1_1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[21] in module order_book_bitselect_1ns_32ns_32s_1_1_1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[20] in module order_book_bitselect_1ns_32ns_32s_1_1_1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[19] in module order_book_bitselect_1ns_32ns_32s_1_1_1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[18] in module order_book_bitselect_1ns_32ns_32s_1_1_1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[17] in module order_book_bitselect_1ns_32ns_32s_1_1_1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[16] in module order_book_bitselect_1ns_32ns_32s_1_1_1__2 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/new_idx_reg_6139_pp0_iter2_reg_reg[0]' (FD) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/trunc_ln206_reg_6853_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/new_idx_reg_6139_pp0_iter3_reg_reg[0]' (FD) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/trunc_ln206_reg_6853_pp0_iter3_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/new_idx_reg_6139_pp0_iter2_reg_reg[1]' (FD) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/trunc_ln206_reg_6853_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3371_reg_6325_reg[0]' (FDE) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/zext_ln366_reg_6145_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/new_idx_reg_6139_pp0_iter4_reg_reg[0]' (FD) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/trunc_ln206_reg_6853_pp0_iter4_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/new_idx_reg_6139_pp0_iter3_reg_reg[1]' (FD) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/trunc_ln206_reg_6853_pp0_iter3_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3371_reg_6325_pp0_iter2_reg_reg[0]' (FD) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/zext_ln366_reg_6145_pp0_iter2_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3371_reg_6325_reg[1]' (FDE) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/zext_ln366_reg_6145_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/new_idx_reg_6139_pp0_iter4_reg_reg[1]' (FD) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/trunc_ln206_reg_6853_pp0_iter4_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3371_reg_6325_pp0_iter3_reg_reg[0]' (FD) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/zext_ln366_reg_6145_pp0_iter3_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3371_reg_6325_pp0_iter2_reg_reg[1]' (FD) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/zext_ln366_reg_6145_pp0_iter2_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3371_reg_6325_reg[2]' (FDE) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/zext_ln366_reg_6145_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3371_reg_6325_pp0_iter3_reg_reg[1]' (FD) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/zext_ln366_reg_6145_pp0_iter3_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3371_reg_6325_pp0_iter2_reg_reg[2]' (FD) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/zext_ln366_reg_6145_pp0_iter2_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3371_reg_6325_reg[3]' (FDE) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/zext_ln366_reg_6145_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3371_reg_6325_pp0_iter3_reg_reg[2]' (FD) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/zext_ln366_reg_6145_pp0_iter3_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3371_reg_6325_pp0_iter2_reg_reg[3]' (FD) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/zext_ln366_reg_6145_pp0_iter2_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3371_reg_6325_reg[4]' (FDE) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/zext_ln366_reg_6145_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3371_reg_6325_pp0_iter3_reg_reg[3]' (FD) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/zext_ln366_reg_6145_pp0_iter3_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3371_reg_6325_pp0_iter2_reg_reg[4]' (FD) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/zext_ln366_reg_6145_pp0_iter2_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3371_reg_6325_reg[5]' (FDE) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/zext_ln366_reg_6145_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3371_reg_6325_pp0_iter3_reg_reg[4]' (FD) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/zext_ln366_reg_6145_pp0_iter3_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3371_reg_6325_pp0_iter2_reg_reg[5]' (FD) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/zext_ln366_reg_6145_pp0_iter2_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3371_reg_6325_reg[6]' (FDE) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/zext_ln366_reg_6145_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3371_reg_6325_pp0_iter3_reg_reg[5]' (FD) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/zext_ln366_reg_6145_pp0_iter3_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3371_reg_6325_pp0_iter2_reg_reg[6]' (FD) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/zext_ln366_reg_6145_pp0_iter2_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3371_reg_6325_reg[7]' (FDE) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/zext_ln366_reg_6145_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3371_reg_6325_pp0_iter3_reg_reg[6]' (FD) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/zext_ln366_reg_6145_pp0_iter3_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3371_reg_6325_pp0_iter2_reg_reg[7]' (FD) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/zext_ln366_reg_6145_pp0_iter2_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3371_reg_6325_reg[8]' (FDE) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/zext_ln366_reg_6145_reg[8]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1699_reg_6703_reg[0]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter2_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter2_reg_reg[2]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/zext_ln366_reg_6435_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1699_reg_6703_pp0_iter3_reg_reg[0]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter3_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter3_reg_reg[2]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/zext_ln366_reg_6435_pp0_iter3_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1699_reg_6703_reg[1]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter2_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter2_reg_reg[3]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/zext_ln366_reg_6435_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1699_reg_6703_pp0_iter4_reg_reg[0]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter4_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter4_reg_reg[2]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/zext_ln366_reg_6435_pp0_iter4_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/zext_ln366_reg_6435_pp0_iter4_reg_reg[0]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1479_reg_7343_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1699_reg_6703_pp0_iter3_reg_reg[1]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter3_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter3_reg_reg[3]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/zext_ln366_reg_6435_pp0_iter3_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1699_reg_6703_reg[2]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter2_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter2_reg_reg[4]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/zext_ln366_reg_6435_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1699_reg_6703_pp0_iter5_reg_reg[0]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/zext_ln366_reg_6435_pp0_iter5_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter5_reg_reg[2]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/zext_ln366_reg_6435_pp0_iter5_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/zext_ln366_reg_6435_pp0_iter5_reg_reg[0]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1479_reg_7343_pp0_iter5_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1699_reg_6703_pp0_iter4_reg_reg[1]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter4_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter4_reg_reg[3]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/zext_ln366_reg_6435_pp0_iter4_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/zext_ln366_reg_6435_pp0_iter4_reg_reg[1]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1479_reg_7343_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1699_reg_6703_pp0_iter3_reg_reg[2]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter3_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter3_reg_reg[4]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/zext_ln366_reg_6435_pp0_iter3_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1699_reg_6703_reg[3]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter2_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter2_reg_reg[5]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/zext_ln366_reg_6435_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1699_reg_6703_pp0_iter6_reg_reg[0]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1435_reg_8188_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter6_reg_reg[2]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1435_reg_8188_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1435_reg_8188_reg[0]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1479_reg_7343_pp0_iter6_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1699_reg_6703_pp0_iter5_reg_reg[1]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/zext_ln366_reg_6435_pp0_iter5_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter5_reg_reg[3]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/zext_ln366_reg_6435_pp0_iter5_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/zext_ln366_reg_6435_pp0_iter5_reg_reg[1]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1479_reg_7343_pp0_iter5_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1699_reg_6703_pp0_iter4_reg_reg[2]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter4_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter4_reg_reg[4]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/zext_ln366_reg_6435_pp0_iter4_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/zext_ln366_reg_6435_pp0_iter4_reg_reg[2]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1479_reg_7343_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1699_reg_6703_pp0_iter3_reg_reg[3]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter3_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter3_reg_reg[5]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/zext_ln366_reg_6435_pp0_iter3_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1699_reg_6703_reg[4]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter2_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter2_reg_reg[6]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/zext_ln366_reg_6435_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1699_reg_6703_pp0_iter6_reg_reg[1]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1435_reg_8188_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter6_reg_reg[3]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1435_reg_8188_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1435_reg_8188_reg[1]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1479_reg_7343_pp0_iter6_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1699_reg_6703_pp0_iter5_reg_reg[2]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/zext_ln366_reg_6435_pp0_iter5_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter5_reg_reg[4]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/zext_ln366_reg_6435_pp0_iter5_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/zext_ln366_reg_6435_pp0_iter5_reg_reg[2]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1479_reg_7343_pp0_iter5_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1699_reg_6703_pp0_iter4_reg_reg[3]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter4_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter4_reg_reg[5]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/zext_ln366_reg_6435_pp0_iter4_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/zext_ln366_reg_6435_pp0_iter4_reg_reg[3]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1479_reg_7343_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1699_reg_6703_pp0_iter3_reg_reg[4]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter3_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter3_reg_reg[6]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/zext_ln366_reg_6435_pp0_iter3_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1699_reg_6703_reg[5]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter2_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter2_reg_reg[7]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/zext_ln366_reg_6435_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1699_reg_6703_pp0_iter6_reg_reg[2]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1435_reg_8188_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter6_reg_reg[4]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1435_reg_8188_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1435_reg_8188_reg[2]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1479_reg_7343_pp0_iter6_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1699_reg_6703_pp0_iter5_reg_reg[3]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/zext_ln366_reg_6435_pp0_iter5_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter5_reg_reg[5]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/zext_ln366_reg_6435_pp0_iter5_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/zext_ln366_reg_6435_pp0_iter5_reg_reg[3]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1479_reg_7343_pp0_iter5_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1699_reg_6703_pp0_iter4_reg_reg[4]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter4_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter4_reg_reg[6]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/zext_ln366_reg_6435_pp0_iter4_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/zext_ln366_reg_6435_pp0_iter4_reg_reg[4]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1479_reg_7343_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1699_reg_6703_pp0_iter3_reg_reg[5]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter3_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter3_reg_reg[7]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/zext_ln366_reg_6435_pp0_iter3_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1699_reg_6703_reg[6]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter2_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter2_reg_reg[8]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/zext_ln366_reg_6435_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1699_reg_6703_pp0_iter6_reg_reg[3]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1435_reg_8188_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter6_reg_reg[5]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1435_reg_8188_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1435_reg_8188_reg[3]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1479_reg_7343_pp0_iter6_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1699_reg_6703_pp0_iter5_reg_reg[4]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/zext_ln366_reg_6435_pp0_iter5_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter5_reg_reg[6]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/zext_ln366_reg_6435_pp0_iter5_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/zext_ln366_reg_6435_pp0_iter5_reg_reg[4]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1479_reg_7343_pp0_iter5_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1699_reg_6703_pp0_iter4_reg_reg[5]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter4_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter4_reg_reg[7]' (FD) to 'grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/zext_ln366_reg_6435_pp0_iter4_reg_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_order_book_Pipeline_ASK_PUSH_LOOP2_fu_29084/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_order_book_Pipeline_ASK_PUSH_LOOP2_fu_29084/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_7876_reg_50843_reg[8] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module order_book_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module order_book_control_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:43 ; elapsed = 00:03:47 . Memory (MB): peak = 2887.035 ; gain = 2021.984
---------------------------------------------------------------------------------
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 845, Available = 280. Will try to implement using LUT-RAM. 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|order_book  | p_0_out    | 4096x4        | LUT            | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+-----------------+-----------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object                                                                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+-----------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|order_book__GB0  | hole_idx_bid_remove_U/ram_reg                                                           | 4 K x 11(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 1      | 
|order_book__GB4  | hole_idx_ask_U/ram_reg                                                                  | 4 K x 11(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 1      | 
|order_book__GB4  | hole_idx_bid_U/ram_reg                                                                  | 4 K x 11(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 1      | 
|order_book__GB6  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1203_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB6  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1246_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB6  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1234_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB6  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1233_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB6  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1232_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB6  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1231_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB6  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1228_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB6  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1227_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB7  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_835_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB7  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_836_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB7  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_837_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB7  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_838_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB7  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_839_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB7  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_840_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB7  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_841_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB7  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_842_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB7  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_847_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB7  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_852_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB7  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_853_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB7  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_854_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB7  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_857_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB7  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_858_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB8  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_846_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB8  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_845_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB8  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_844_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB8  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_843_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB8  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_834_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB8  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_833_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB8  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_832_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB8  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_831_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB9  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1222_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB9  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1223_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB9  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1224_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB9  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1225_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB9  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1226_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB9  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1229_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB9  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1230_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB9  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1235_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB9  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1236_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB9  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1237_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB9  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1238_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB9  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1239_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB9  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1240_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB9  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1241_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB9  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1242_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB9  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1243_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB9  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1244_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB9  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1245_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB10 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1221_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB10 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1220_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB10 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1219_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB10 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1218_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB10 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1217_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB10 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1216_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB10 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1215_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB11 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1391_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB11 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1398_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB11 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1397_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB11 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1396_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB11 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1395_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB11 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_97_U/ram_reg   | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB11 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_99_U/ram_reg   | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB11 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1434_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB11 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1432_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB11 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1430_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB11 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1428_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB11 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1418_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB11 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1417_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB11 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1416_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB11 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1415_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB11 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1414_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB11 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1409_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB11 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1407_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB11 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1404_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB11 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1403_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB12 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1408_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB12 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1410_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB12 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1411_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB12 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1412_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB12 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1413_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB12 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1429_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB12 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_98_U/ram_reg   | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB12 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_96_U/ram_reg   | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB13 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1419_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB13 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1420_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB13 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1421_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB13 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1422_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB13 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1423_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB13 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1424_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB13 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1425_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB13 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1426_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB13 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1427_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB13 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1431_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB13 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1433_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB15 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1007_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB15 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1023_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB15 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1024_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB15 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1025_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB15 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1026_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB15 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1027_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB15 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1029_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB15 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1035_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB15 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1036_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB15 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1037_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB15 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1038_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB15 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1040_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB15 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1042_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB15 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1043_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB15 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1044_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB15 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1045_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB15 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1046_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB15 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1047_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB15 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1048_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB15 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1049_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB15 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1050_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB16 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1034_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB16 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1033_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB16 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1032_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB16 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1031_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB17 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1041_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB17 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1039_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB17 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1020_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB17 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1019_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB17 | hole_idx_ask_remove_U/ram_reg                                                           | 4 K x 11(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 1      | 
|order_book__GB18 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1014_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB18 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1013_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB18 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1012_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB18 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1011_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB18 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1054_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB18 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1053_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB18 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1052_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB18 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1051_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB19 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1028_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB19 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1030_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB19 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_851_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+-----------------+-----------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-----------------------------------------------------------------------------------------+-----------+----------------------+------------------+
|Module Name | RTL Object                                                                              | Inference | Size (Depth x Width) | Primitives       | 
+------------+-----------------------------------------------------------------------------------------+-----------+----------------------+------------------+
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1247_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1295_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1199_U/ram_reg | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1151_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1296_U/ram_reg | Implied   | 512 x 8              | RAM64M x 24      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1297_U/ram_reg | Implied   | 512 x 8              | RAM64M x 24      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1298_U/ram_reg | Implied   | 512 x 8              | RAM64M x 24      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1307_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1308_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1309_U/ram_reg | Implied   | 512 x 8              | RAM64M x 24      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1310_U/ram_reg | Implied   | 512 x 8              | RAM64M x 24      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1311_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1312_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1313_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1314_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1315_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1316_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1317_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1318_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1319_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1320_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1321_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1322_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1323_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1324_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1325_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1326_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1327_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1328_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1329_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1330_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1331_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1332_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1333_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1334_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1335_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1336_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1337_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1338_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1339_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1340_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1341_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1342_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1299_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1300_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1301_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1302_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1200_U/ram_reg | Implied   | 512 x 32             | RAM64M x 88      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1201_U/ram_reg | Implied   | 512 x 32             | RAM64M x 88      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1202_U/ram_reg | Implied   | 512 x 32             | RAM64M x 88      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1211_U/ram_reg | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1212_U/ram_reg | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1213_U/ram_reg | Implied   | 512 x 32             | RAM64M x 88      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1214_U/ram_reg | Implied   | 512 x 32             | RAM64M x 88      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1152_U/ram_reg | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1153_U/ram_reg | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1154_U/ram_reg | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1163_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1164_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1165_U/ram_reg | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1166_U/ram_reg | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1167_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1168_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1169_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1170_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1171_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1172_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1173_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1174_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1175_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1176_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1177_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1178_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1179_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1180_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1181_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1182_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1183_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1184_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1185_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1186_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1187_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1188_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1189_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1190_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1191_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1192_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1193_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1194_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1195_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1196_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1197_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1198_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1155_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1156_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1157_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1158_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1248_U/ram_reg | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1249_U/ram_reg | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1250_U/ram_reg | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1259_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1260_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1261_U/ram_reg | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1262_U/ram_reg | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1263_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1264_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1265_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1266_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1267_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1268_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1269_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1270_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1271_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1272_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1273_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1274_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1275_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1276_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1277_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1278_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1279_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1280_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1281_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1282_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1283_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1284_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1285_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1286_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1287_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1288_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1289_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1290_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1291_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1292_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1293_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1294_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1251_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1252_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1253_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1254_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | hole_lvl_bid_remove_U/ram_reg                                                           | Implied   | 4 K x 4              | RAM256X1S x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_830_U/ram_reg  | Implied   | 512 x 32             | RAM64M x 88      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_829_U/ram_reg  | Implied   | 512 x 32             | RAM64M x 88      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_818_U/ram_reg  | Implied   | 512 x 32             | RAM64M x 88      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_817_U/ram_reg  | Implied   | 512 x 32             | RAM64M x 88      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_816_U/ram_reg  | Implied   | 512 x 32             | RAM64M x 88      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_870_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_869_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_868_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_867_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_910_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_909_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_908_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_907_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_906_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_905_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_904_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_903_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_902_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_901_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_900_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_899_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_898_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_897_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_896_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_895_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_894_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_893_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_892_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_891_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_890_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_889_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_888_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_887_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_886_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_885_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_884_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_883_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_882_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_881_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_880_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_879_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_878_U/ram_reg  | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_877_U/ram_reg  | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_876_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_875_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_866_U/ram_reg  | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_865_U/ram_reg  | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_864_U/ram_reg  | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_774_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_773_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_772_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_771_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_814_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_813_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_812_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_811_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_810_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_809_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_808_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_807_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_806_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_805_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_804_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_803_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_802_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_801_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_800_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_799_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_798_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_797_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_796_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_795_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_794_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_793_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_792_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_791_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_790_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_789_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_788_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_787_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_786_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_785_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_784_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_783_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_782_U/ram_reg  | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_781_U/ram_reg  | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_780_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_779_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_770_U/ram_reg  | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_769_U/ram_reg  | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_768_U/ram_reg  | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_918_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_917_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_916_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_915_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_958_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_957_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_956_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_955_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_954_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_953_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_952_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_951_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_950_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_949_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_948_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_947_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_946_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_945_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_944_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_943_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_942_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_941_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_940_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_939_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_938_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_937_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_936_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_935_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_934_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_933_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_932_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_931_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_930_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_929_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_928_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_927_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_926_U/ram_reg  | Implied   | 512 x 8              | RAM64M x 24      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_925_U/ram_reg  | Implied   | 512 x 8              | RAM64M x 24      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_924_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_923_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_914_U/ram_reg  | Implied   | 512 x 8              | RAM64M x 24      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_913_U/ram_reg  | Implied   | 512 x 8              | RAM64M x 24      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_912_U/ram_reg  | Implied   | 512 x 8              | RAM64M x 24      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_863_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_911_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_815_U/ram_reg  | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_767_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_827_U/ram_reg  | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_828_U/ram_reg  | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_778_U/ram_reg  | Implied   | 512 x 3              | RAM256X1S x 6    | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_922_U/ram_reg  | Implied   | 512 x 8              | RAM256X1S x 16   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_777_U/ram_reg  | Implied   | 512 x 3              | RAM256X1S x 6    | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_921_U/ram_reg  | Implied   | 512 x 8              | RAM256X1S x 16   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_776_U/ram_reg  | Implied   | 512 x 3              | RAM256X1S x 6    | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_920_U/ram_reg  | Implied   | 512 x 8              | RAM256X1S x 16   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_775_U/ram_reg  | Implied   | 512 x 3              | RAM256X1S x 6    | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_919_U/ram_reg  | Implied   | 512 x 8              | RAM256X1S x 16   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_819_U/ram_reg  | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1162_U/ram_reg | Implied   | 512 x 3              | RAM256X1S x 6    | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1306_U/ram_reg | Implied   | 512 x 8              | RAM256X1S x 16   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1161_U/ram_reg | Implied   | 512 x 3              | RAM256X1S x 6    | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1305_U/ram_reg | Implied   | 512 x 8              | RAM256X1S x 16   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1160_U/ram_reg | Implied   | 512 x 3              | RAM256X1S x 6    | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1304_U/ram_reg | Implied   | 512 x 8              | RAM256X1S x 16   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1159_U/ram_reg | Implied   | 512 x 3              | RAM256X1S x 6    | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1303_U/ram_reg | Implied   | 512 x 8              | RAM256X1S x 16   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_822_U/ram_reg  | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_821_U/ram_reg  | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_820_U/ram_reg  | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_862_U/ram_reg  | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_861_U/ram_reg  | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_860_U/ram_reg  | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_859_U/ram_reg  | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_856_U/ram_reg  | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_855_U/ram_reg  | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | hole_lvl_ask_U/ram_reg                                                                  | Implied   | 4 K x 4              | RAM256X1S x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_850_U/ram_reg  | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_849_U/ram_reg  | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_848_U/ram_reg  | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1210_U/ram_reg | Implied   | 512 x 32             | RAM256X1S x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1258_U/ram_reg | Implied   | 512 x 16             | RAM256X1S x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1209_U/ram_reg | Implied   | 512 x 32             | RAM256X1S x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1257_U/ram_reg | Implied   | 512 x 16             | RAM256X1S x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1208_U/ram_reg | Implied   | 512 x 32             | RAM256X1S x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1256_U/ram_reg | Implied   | 512 x 16             | RAM256X1S x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1207_U/ram_reg | Implied   | 512 x 32             | RAM256X1S x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1255_U/ram_reg | Implied   | 512 x 16             | RAM256X1S x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1206_U/ram_reg | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1205_U/ram_reg | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1204_U/ram_reg | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | hole_lvl_bid_U/ram_reg                                                                  | Implied   | 4 K x 4              | RAM256X1S x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_95_U/ram_reg   | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1354_U/ram_reg | Implied   | 512 x 3              | RAM256X1S x 6    | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_84_U/ram_reg   | Implied   | 512 x 16             | RAM256X1S x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1353_U/ram_reg | Implied   | 512 x 3              | RAM256X1S x 6    | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_85_U/ram_reg   | Implied   | 512 x 16             | RAM256X1S x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1352_U/ram_reg | Implied   | 512 x 3              | RAM256X1S x 6    | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1343_U/ram_reg | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_86_U/ram_reg   | Implied   | 512 x 16             | RAM256X1S x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1351_U/ram_reg | Implied   | 512 x 3              | RAM256X1S x 6    | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_87_U/ram_reg   | Implied   | 512 x 16             | RAM256X1S x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_88_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_89_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_90_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_91_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_48_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_49_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_50_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_51_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_52_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_53_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_54_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_55_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_56_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_57_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_58_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_59_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_60_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_61_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_62_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_63_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_64_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_65_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_66_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_67_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_68_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_69_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_70_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_71_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_72_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_73_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_74_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_75_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_76_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_77_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_78_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_79_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_80_U/ram_reg   | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_81_U/ram_reg   | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_82_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_83_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_92_U/ram_reg   | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_93_U/ram_reg   | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_94_U/ram_reg   | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1350_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1349_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1348_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1347_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1390_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1389_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1388_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1387_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1386_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1385_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1384_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1383_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1382_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1381_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1380_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1379_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1378_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1377_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1376_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1375_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1374_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1373_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1372_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1371_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1370_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1369_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1368_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1367_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1366_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1365_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1364_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1363_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1362_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1361_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1360_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1359_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1358_U/ram_reg | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1357_U/ram_reg | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1356_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1355_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1346_U/ram_reg | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1345_U/ram_reg | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1344_U/ram_reg | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1406_U/ram_reg | Implied   | 512 x 32             | RAM64M x 88      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1405_U/ram_reg | Implied   | 512 x 32             | RAM64M x 88      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1394_U/ram_reg | Implied   | 512 x 32             | RAM64M x 88      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1393_U/ram_reg | Implied   | 512 x 32             | RAM64M x 88      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1392_U/ram_reg | Implied   | 512 x 32             | RAM64M x 88      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1399_U/ram_reg | Implied   | 512 x 32             | RAM256X1S x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1400_U/ram_reg | Implied   | 512 x 32             | RAM256X1S x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1401_U/ram_reg | Implied   | 512 x 32             | RAM256X1S x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1402_U/ram_reg | Implied   | 512 x 32             | RAM256X1S x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_871_U/ram_reg  | Implied   | 512 x 16             | RAM256X1S x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_823_U/ram_reg  | Implied   | 512 x 32             | RAM256X1S x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_872_U/ram_reg  | Implied   | 512 x 16             | RAM256X1S x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_824_U/ram_reg  | Implied   | 512 x 32             | RAM256X1S x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_873_U/ram_reg  | Implied   | 512 x 16             | RAM256X1S x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_825_U/ram_reg  | Implied   | 512 x 32             | RAM256X1S x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_874_U/ram_reg  | Implied   | 512 x 16             | RAM256X1S x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_826_U/ram_reg  | Implied   | 512 x 32             | RAM256X1S x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1091_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1090_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1055_U/ram_reg | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_959_U/ram_reg  | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1088_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1087_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1086_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1085_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1084_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1083_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1089_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1010_U/ram_reg | Implied   | 512 x 32             | RAM64M x 88      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1021_U/ram_reg | Implied   | 512 x 32             | RAM64M x 88      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1082_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1081_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1022_U/ram_reg | Implied   | 512 x 32             | RAM64M x 88      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1009_U/ram_reg | Implied   | 512 x 32             | RAM64M x 88      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1008_U/ram_reg | Implied   | 512 x 32             | RAM64M x 88      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1080_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1079_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1078_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1077_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1063_U/ram_reg | Implied   | 512 x 16             | RAM256X1S x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_967_U/ram_reg  | Implied   | 512 x 3              | RAM256X1S x 6    | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1064_U/ram_reg | Implied   | 512 x 16             | RAM256X1S x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_968_U/ram_reg  | Implied   | 512 x 3              | RAM256X1S x 6    | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1065_U/ram_reg | Implied   | 512 x 16             | RAM256X1S x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_969_U/ram_reg  | Implied   | 512 x 3              | RAM256X1S x 6    | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1066_U/ram_reg | Implied   | 512 x 16             | RAM256X1S x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_970_U/ram_reg  | Implied   | 512 x 3              | RAM256X1S x 6    | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1076_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1062_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1061_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1060_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1059_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1102_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1075_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1074_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1073_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1072_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1071_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1070_U/ram_reg | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1069_U/ram_reg | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1068_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1067_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1058_U/ram_reg | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1057_U/ram_reg | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1056_U/ram_reg | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_966_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_965_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_964_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_963_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1101_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1100_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1099_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1098_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1097_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1096_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1095_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1094_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1093_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1092_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1006_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1005_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1004_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1003_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1002_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1001_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1000_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_999_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_998_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_997_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_996_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_995_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_994_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_993_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_992_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_991_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_960_U/ram_reg  | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_961_U/ram_reg  | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_962_U/ram_reg  | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_971_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_972_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_973_U/ram_reg  | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_974_U/ram_reg  | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_975_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_976_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_977_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_978_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_979_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_980_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_981_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_982_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_983_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_984_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_985_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_986_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_987_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_988_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_989_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_990_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | hole_lvl_ask_remove_U/ram_reg                                                           | Implied   | 4 K x 4              | RAM256X1S x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1018_U/ram_reg | Implied   | 512 x 32             | RAM256X1S x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1017_U/ram_reg | Implied   | 512 x 32             | RAM256X1S x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1016_U/ram_reg | Implied   | 512 x 32             | RAM256X1S x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1015_U/ram_reg | Implied   | 512 x 32             | RAM256X1S x 64   | 
+------------+-----------------------------------------------------------------------------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:57 ; elapsed = 00:04:00 . Memory (MB): peak = 2887.035 ; gain = 2021.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:53 ; elapsed = 00:08:02 . Memory (MB): peak = 3075.051 ; gain = 2210.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------+-----------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object                                                                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+-----------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|order_book__GB8  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_846_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB8  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_845_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB8  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_844_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB8  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_843_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB8  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_834_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB8  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_833_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB8  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_832_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB8  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_831_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB9  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1222_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB9  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1223_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB9  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1224_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB9  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1225_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB9  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1226_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB9  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1229_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB9  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1230_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB9  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1235_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB9  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1236_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB9  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1237_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB9  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1238_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB9  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1239_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB9  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1240_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB9  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1241_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB9  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1242_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB9  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1243_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB9  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1244_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB9  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1245_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB10 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1221_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB10 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1220_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB10 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1219_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB10 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1218_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB10 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1217_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB10 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1216_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB10 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1215_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB11 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1391_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB11 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1398_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB11 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1397_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB11 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1396_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB11 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1395_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB11 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_97_U/ram_reg   | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB11 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_99_U/ram_reg   | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB11 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1434_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB11 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1432_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB11 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1430_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB11 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1428_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB11 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1418_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB11 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1417_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB11 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1416_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB11 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1415_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB11 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1414_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB11 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1409_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB11 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1407_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB11 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1404_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB11 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1403_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB12 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1408_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB12 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1410_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB12 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1411_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB12 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1412_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB12 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1413_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB12 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1429_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB12 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_98_U/ram_reg   | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB12 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_96_U/ram_reg   | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB13 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1419_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB13 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1420_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB13 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1421_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB13 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1422_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB13 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1423_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB13 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1424_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB13 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1425_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB13 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1426_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB13 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1427_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB13 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1431_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB13 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1433_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB17 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1041_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB17 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1039_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB17 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1020_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB17 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1019_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB17 | hole_idx_ask_remove_U/ram_reg                                                           | 4 K x 11(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 1      | 
|order_book__GB18 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1014_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB18 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1013_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB18 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1012_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB18 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1011_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB18 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1054_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB18 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1053_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB18 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1052_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB18 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1051_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB15 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1007_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB15 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1023_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB15 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1024_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB15 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1025_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB15 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1026_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB15 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1027_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB15 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1029_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB15 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1035_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB15 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1036_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB15 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1037_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB15 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1038_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB15 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1040_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB15 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1042_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB15 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1043_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB15 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1044_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB15 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1045_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB15 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1046_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB15 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1047_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB15 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1048_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB15 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1049_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB15 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1050_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB19 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1028_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB19 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1030_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB16 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1034_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB16 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1033_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB16 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1032_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB16 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1031_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB0  | hole_idx_bid_remove_U/ram_reg                                                           | 4 K x 11(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 1      | 
|order_book__GB6  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1246_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB6  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1203_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB6  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1234_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB6  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1233_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB6  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1232_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB6  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1231_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB6  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1228_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB6  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1227_U/ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB4  | hole_idx_ask_U/ram_reg                                                                  | 4 K x 11(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 1      | 
|order_book__GB4  | hole_idx_bid_U/ram_reg                                                                  | 4 K x 11(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 1      | 
|order_book__GB7  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_847_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB7  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_857_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB7  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_858_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB7  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_835_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB7  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_836_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB7  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_837_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB7  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_838_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB7  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_839_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB7  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_840_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB7  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_841_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB7  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_842_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB7  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_852_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB7  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_853_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB7  | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_854_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|order_book__GB19 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_851_U/ram_reg  | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+-----------------+-----------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------+-----------------------------------------------------------------------------------------+-----------+----------------------+------------------+
|Module Name | RTL Object                                                                              | Inference | Size (Depth x Width) | Primitives       | 
+------------+-----------------------------------------------------------------------------------------+-----------+----------------------+------------------+
|inst        | hole_lvl_bid_U/ram_reg                                                                  | Implied   | 4 K x 4              | RAM256X1S x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_95_U/ram_reg   | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1354_U/ram_reg | Implied   | 512 x 3              | RAM256X1S x 6    | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_84_U/ram_reg   | Implied   | 512 x 16             | RAM256X1S x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1353_U/ram_reg | Implied   | 512 x 3              | RAM256X1S x 6    | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_85_U/ram_reg   | Implied   | 512 x 16             | RAM256X1S x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1352_U/ram_reg | Implied   | 512 x 3              | RAM256X1S x 6    | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1343_U/ram_reg | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_86_U/ram_reg   | Implied   | 512 x 16             | RAM256X1S x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1351_U/ram_reg | Implied   | 512 x 3              | RAM256X1S x 6    | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_87_U/ram_reg   | Implied   | 512 x 16             | RAM256X1S x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_88_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_89_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_90_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_91_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_48_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_49_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_50_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_51_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_52_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_53_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_54_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_55_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_56_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_57_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_58_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_59_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_60_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_61_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_62_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_63_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_64_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_65_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_66_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_67_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_68_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_69_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_70_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_71_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_72_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_73_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_74_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_75_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_76_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_77_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_78_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_79_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_80_U/ram_reg   | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_81_U/ram_reg   | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_82_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_83_U/ram_reg   | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_92_U/ram_reg   | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_93_U/ram_reg   | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_94_U/ram_reg   | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1350_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1349_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1348_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1347_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1390_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1389_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1388_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1387_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1386_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1385_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1384_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1383_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1382_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1381_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1380_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1379_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1378_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1377_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1376_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1375_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1374_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1373_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1372_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1371_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1370_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1369_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1368_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1367_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1366_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1365_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1364_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1363_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1362_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1361_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1360_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1359_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1358_U/ram_reg | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1357_U/ram_reg | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1356_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1355_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1346_U/ram_reg | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1345_U/ram_reg | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1344_U/ram_reg | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1406_U/ram_reg | Implied   | 512 x 32             | RAM64M x 88      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1405_U/ram_reg | Implied   | 512 x 32             | RAM64M x 88      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1394_U/ram_reg | Implied   | 512 x 32             | RAM64M x 88      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1393_U/ram_reg | Implied   | 512 x 32             | RAM64M x 88      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1392_U/ram_reg | Implied   | 512 x 32             | RAM64M x 88      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1399_U/ram_reg | Implied   | 512 x 32             | RAM256X1S x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1400_U/ram_reg | Implied   | 512 x 32             | RAM256X1S x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1401_U/ram_reg | Implied   | 512 x 32             | RAM256X1S x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1402_U/ram_reg | Implied   | 512 x 32             | RAM256X1S x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_871_U/ram_reg  | Implied   | 512 x 16             | RAM256X1S x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_823_U/ram_reg  | Implied   | 512 x 32             | RAM256X1S x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_872_U/ram_reg  | Implied   | 512 x 16             | RAM256X1S x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_824_U/ram_reg  | Implied   | 512 x 32             | RAM256X1S x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_873_U/ram_reg  | Implied   | 512 x 16             | RAM256X1S x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_825_U/ram_reg  | Implied   | 512 x 32             | RAM256X1S x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_874_U/ram_reg  | Implied   | 512 x 16             | RAM256X1S x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_826_U/ram_reg  | Implied   | 512 x 32             | RAM256X1S x 64   | 
|inst        | hole_lvl_ask_remove_U/ram_reg                                                           | Implied   | 4 K x 4              | RAM256X1S x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1018_U/ram_reg | Implied   | 512 x 32             | RAM256X1S x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1017_U/ram_reg | Implied   | 512 x 32             | RAM256X1S x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1016_U/ram_reg | Implied   | 512 x 32             | RAM256X1S x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1015_U/ram_reg | Implied   | 512 x 32             | RAM256X1S x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1078_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1076_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_980_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_982_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_959_U/ram_reg  | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1083_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1010_U/ram_reg | Implied   | 512 x 32             | RAM64M x 88      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1022_U/ram_reg | Implied   | 512 x 32             | RAM64M x 88      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1009_U/ram_reg | Implied   | 512 x 32             | RAM64M x 88      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_966_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_965_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_964_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_963_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1093_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1006_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1005_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1004_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1003_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1002_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1001_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1000_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_999_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_998_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_997_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_996_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_995_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_994_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_993_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_992_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_991_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_971_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_972_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_974_U/ram_reg  | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_975_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_976_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_977_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_978_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_979_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_981_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_983_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_984_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_985_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_986_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_987_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_988_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_989_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_990_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1091_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1090_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1055_U/ram_reg | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1088_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1087_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1086_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1085_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1084_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1089_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1082_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1081_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1080_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1079_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1077_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1063_U/ram_reg | Implied   | 512 x 16             | RAM256X1S x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_967_U/ram_reg  | Implied   | 512 x 3              | RAM256X1S x 6    | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1064_U/ram_reg | Implied   | 512 x 16             | RAM256X1S x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_968_U/ram_reg  | Implied   | 512 x 3              | RAM256X1S x 6    | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1065_U/ram_reg | Implied   | 512 x 16             | RAM256X1S x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_969_U/ram_reg  | Implied   | 512 x 3              | RAM256X1S x 6    | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1066_U/ram_reg | Implied   | 512 x 16             | RAM256X1S x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_970_U/ram_reg  | Implied   | 512 x 3              | RAM256X1S x 6    | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1062_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1061_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1060_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1059_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1102_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1075_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1074_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1073_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1072_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1071_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1068_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1067_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1101_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1100_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1099_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1098_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1097_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1096_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1095_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1094_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1092_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_960_U/ram_reg  | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_961_U/ram_reg  | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_962_U/ram_reg  | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_973_U/ram_reg  | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1296_U/ram_reg | Implied   | 512 x 8              | RAM64M x 24      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1297_U/ram_reg | Implied   | 512 x 8              | RAM64M x 24      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1298_U/ram_reg | Implied   | 512 x 8              | RAM64M x 24      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1309_U/ram_reg | Implied   | 512 x 8              | RAM64M x 24      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1310_U/ram_reg | Implied   | 512 x 8              | RAM64M x 24      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1200_U/ram_reg | Implied   | 512 x 32             | RAM64M x 88      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1201_U/ram_reg | Implied   | 512 x 32             | RAM64M x 88      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1202_U/ram_reg | Implied   | 512 x 32             | RAM64M x 88      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1211_U/ram_reg | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1212_U/ram_reg | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1213_U/ram_reg | Implied   | 512 x 32             | RAM64M x 88      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1214_U/ram_reg | Implied   | 512 x 32             | RAM64M x 88      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1152_U/ram_reg | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1153_U/ram_reg | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1154_U/ram_reg | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1165_U/ram_reg | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1166_U/ram_reg | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1248_U/ram_reg | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1249_U/ram_reg | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1250_U/ram_reg | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1261_U/ram_reg | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1262_U/ram_reg | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1263_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1267_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1268_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1269_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1270_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1272_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1273_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1274_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1284_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1285_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1287_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1288_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1289_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1291_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1293_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1294_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_850_U/ram_reg  | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_849_U/ram_reg  | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_848_U/ram_reg  | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1210_U/ram_reg | Implied   | 512 x 32             | RAM256X1S x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1258_U/ram_reg | Implied   | 512 x 16             | RAM256X1S x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1209_U/ram_reg | Implied   | 512 x 32             | RAM256X1S x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1257_U/ram_reg | Implied   | 512 x 16             | RAM256X1S x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1208_U/ram_reg | Implied   | 512 x 32             | RAM256X1S x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1256_U/ram_reg | Implied   | 512 x 16             | RAM256X1S x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1207_U/ram_reg | Implied   | 512 x 32             | RAM256X1S x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1255_U/ram_reg | Implied   | 512 x 16             | RAM256X1S x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1021_U/ram_reg | Implied   | 512 x 32             | RAM64M x 88      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1008_U/ram_reg | Implied   | 512 x 32             | RAM64M x 88      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1070_U/ram_reg | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1069_U/ram_reg | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1058_U/ram_reg | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1057_U/ram_reg | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1056_U/ram_reg | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1247_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1295_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1199_U/ram_reg | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1151_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1307_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1308_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1311_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1312_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1313_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1314_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1315_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1316_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1317_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1318_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1319_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1320_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1321_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1322_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1323_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1324_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1325_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1326_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1327_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1328_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1329_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1330_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1331_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1332_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1333_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1334_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1335_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1336_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1337_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1338_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1339_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1340_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1341_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1342_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1299_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1300_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1301_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1302_U/ram_reg | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1163_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1164_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1167_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1168_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1169_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1170_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1171_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1172_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1173_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1174_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1175_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1176_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1177_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1178_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1179_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1180_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1181_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1182_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1183_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1184_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1185_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1186_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1187_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1188_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1189_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1190_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1191_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1192_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1193_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1194_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1195_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1196_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1197_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1198_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1155_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1156_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1157_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1158_U/ram_reg | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1259_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1260_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1264_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1265_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1266_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1271_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1275_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1276_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1277_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1278_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1279_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1280_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1281_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1282_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1283_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1286_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1290_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1292_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1251_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1252_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1253_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1254_U/ram_reg | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | hole_lvl_bid_remove_U/ram_reg                                                           | Implied   | 4 K x 4              | RAM256X1S x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_830_U/ram_reg  | Implied   | 512 x 32             | RAM64M x 88      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_829_U/ram_reg  | Implied   | 512 x 32             | RAM64M x 88      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_818_U/ram_reg  | Implied   | 512 x 32             | RAM64M x 88      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_817_U/ram_reg  | Implied   | 512 x 32             | RAM64M x 88      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_816_U/ram_reg  | Implied   | 512 x 32             | RAM64M x 88      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_870_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_868_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_910_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_909_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_908_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_907_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_906_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_905_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_904_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_903_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_898_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_897_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_896_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_895_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_892_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_891_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_890_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_889_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_887_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_878_U/ram_reg  | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_877_U/ram_reg  | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_876_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_866_U/ram_reg  | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_865_U/ram_reg  | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_864_U/ram_reg  | Implied   | 512 x 16             | RAM64M x 48      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_774_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_773_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_772_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_814_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_813_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_812_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_809_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_808_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_799_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_794_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_918_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_917_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_916_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_958_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_957_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_956_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_953_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_952_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_943_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_938_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_911_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_767_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_856_U/ram_reg  | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_855_U/ram_reg  | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | hole_lvl_ask_U/ram_reg                                                                  | Implied   | 4 K x 4              | RAM256X1S x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_869_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_867_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_886_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_885_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_884_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_883_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_811_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_810_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_807_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_800_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_798_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_797_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_796_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_795_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_793_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_791_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_790_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_789_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_782_U/ram_reg  | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_781_U/ram_reg  | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_770_U/ram_reg  | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_769_U/ram_reg  | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_768_U/ram_reg  | Implied   | 512 x 3              | RAM64M x 8       | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_955_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_954_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_951_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_944_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_942_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_941_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_940_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_939_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_937_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_935_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_934_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_933_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_931_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_926_U/ram_reg  | Implied   | 512 x 8              | RAM64M x 24      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_925_U/ram_reg  | Implied   | 512 x 8              | RAM64M x 24      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_914_U/ram_reg  | Implied   | 512 x 8              | RAM64M x 24      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_913_U/ram_reg  | Implied   | 512 x 8              | RAM64M x 24      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_912_U/ram_reg  | Implied   | 512 x 8              | RAM64M x 24      | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_822_U/ram_reg  | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_821_U/ram_reg  | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_820_U/ram_reg  | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_862_U/ram_reg  | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_861_U/ram_reg  | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_860_U/ram_reg  | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_859_U/ram_reg  | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1206_U/ram_reg | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1205_U/ram_reg | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1204_U/ram_reg | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_819_U/ram_reg  | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_882_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_771_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_802_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_801_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_792_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_788_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_946_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_945_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_936_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_932_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_863_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_778_U/ram_reg  | Implied   | 512 x 3              | RAM256X1S x 6    | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_777_U/ram_reg  | Implied   | 512 x 3              | RAM256X1S x 6    | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_776_U/ram_reg  | Implied   | 512 x 3              | RAM256X1S x 6    | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_775_U/ram_reg  | Implied   | 512 x 3              | RAM256X1S x 6    | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1162_U/ram_reg | Implied   | 512 x 3              | RAM256X1S x 6    | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1306_U/ram_reg | Implied   | 512 x 8              | RAM256X1S x 16   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1161_U/ram_reg | Implied   | 512 x 3              | RAM256X1S x 6    | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1305_U/ram_reg | Implied   | 512 x 8              | RAM256X1S x 16   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1160_U/ram_reg | Implied   | 512 x 3              | RAM256X1S x 6    | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1304_U/ram_reg | Implied   | 512 x 8              | RAM256X1S x 16   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1159_U/ram_reg | Implied   | 512 x 3              | RAM256X1S x 6    | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1303_U/ram_reg | Implied   | 512 x 8              | RAM256X1S x 16   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_902_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_806_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_805_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_804_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_803_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_950_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_949_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_948_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_947_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_787_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_786_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_785_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_784_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_783_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_780_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_779_U/ram_reg  | Implied   | 512 x 3              | RAM128X1D x 12   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_915_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_930_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_929_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_928_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_927_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_924_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_923_U/ram_reg  | Implied   | 512 x 8              | RAM128X1D x 32   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_893_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_815_U/ram_reg  | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_922_U/ram_reg  | Implied   | 512 x 8              | RAM256X1S x 16   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_921_U/ram_reg  | Implied   | 512 x 8              | RAM256X1S x 16   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_920_U/ram_reg  | Implied   | 512 x 8              | RAM256X1S x 16   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_919_U/ram_reg  | Implied   | 512 x 8              | RAM256X1S x 16   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_880_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_901_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_900_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_899_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_888_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_879_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_875_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_827_U/ram_reg  | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_828_U/ram_reg  | Implied   | 512 x 32             | RAM128X1D x 128  | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_881_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
|inst        | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_894_U/ram_reg  | Implied   | 512 x 16             | RAM128X1D x 64   | 
+------------+-----------------------------------------------------------------------------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_7_8/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_846_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_8/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_846_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_8/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_845_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_8/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_845_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_8/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_844_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_8/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_844_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_8/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_843_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_8/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_843_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_8/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_834_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_8/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_834_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_8/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_833_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_8/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_833_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_8/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_832_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_8/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_832_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_8/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_831_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_8/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_831_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_10/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1221_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_10/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1221_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_10/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1220_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_10/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1220_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_10/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1219_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_10/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1219_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_10/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1218_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_10/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1218_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_10/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1217_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_10/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1217_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_10/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1216_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_10/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1216_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_10/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1215_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_10/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1215_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_12/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1408_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_12/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1408_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_12/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1410_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_12/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1410_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_12/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1411_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_12/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1411_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_12/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1412_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_12/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1412_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_12/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1413_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_12/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1413_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_12/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1429_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_12/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1429_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_12/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_98_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_12/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_98_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_12/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_96_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_12/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_96_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_13/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1419_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_13/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1419_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_13/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1420_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_13/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1420_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_13/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1421_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_13/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1421_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_13/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1422_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_13/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1422_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_13/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1423_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_13/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1423_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_13/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1424_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_13/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1424_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_13/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1425_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_13/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1425_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_13/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1426_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_13/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1426_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_13/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1427_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_13/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1427_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_13/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1431_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_13/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1431_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_13/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1433_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_13/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1433_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_17/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1041_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_17/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1041_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_17/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1039_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_17/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1039_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_17/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1020_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_17/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1019_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_18/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1014_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_18/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1014_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_18/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1013_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_18/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1013_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_18/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1012_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_18/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1012_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_18/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1011_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_18/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1011_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_18/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1054_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_18/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1054_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_18/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1053_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_18/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1053_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_18/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1052_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_18/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1052_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_18/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1051_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_18/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1051_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1222_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1222_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1223_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1223_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1224_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1224_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1225_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1225_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1226_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_9/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1226_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:46 ; elapsed = 00:09:11 . Memory (MB): peak = 3075.051 ; gain = 2210.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:22 ; elapsed = 00:09:47 . Memory (MB): peak = 3225.562 ; gain = 2360.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:23 ; elapsed = 00:09:48 . Memory (MB): peak = 3225.562 ; gain = 2360.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:10:02 ; elapsed = 00:10:28 . Memory (MB): peak = 3225.562 ; gain = 2360.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:10:05 ; elapsed = 00:10:31 . Memory (MB): peak = 3225.562 ; gain = 2360.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:10:08 ; elapsed = 00:10:35 . Memory (MB): peak = 3225.562 ; gain = 2360.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:10:09 ; elapsed = 00:10:35 . Memory (MB): peak = 3225.562 ; gain = 2360.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|order_book  | grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/icmp_ln89_reg_6372_pp0_iter3_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|order_book  | grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/new_idx_1_reg_6381_pp0_iter6_reg_reg[1]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|order_book  | grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/ap_loop_exit_ready_pp0_iter7_reg_reg     | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|order_book  | grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_29821/level_1_reg_6364_pp0_iter3_reg_reg[3]    | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|order_book  | grp_order_book_Pipeline_ASK_PUSH_LOOP2_fu_29084/icmp_ln206_reg_6130_pp0_iter3_reg_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|order_book  | grp_order_book_Pipeline_ASK_PUSH_LOOP2_fu_29084/new_idx_reg_6139_pp0_iter4_reg_reg[10]   | 3      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|order_book  | grp_order_book_Pipeline_ASK_PUSH_LOOP2_fu_29084/ap_loop_exit_ready_pp0_iter5_reg_reg     | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|order_book  | grp_order_book_Pipeline_ASK_PUSH_LOOP2_fu_29084/level_3_reg_6122_pp0_iter2_reg_reg[3]    | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|order_book  | grp_order_book_Pipeline_ASK_PUSH_LOOP2_fu_29084/zext_ln366_reg_6145_pp0_iter3_reg_reg[0] | 3      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|order_book  | grp_order_book_Pipeline_BID_PUSH_LOOP_fu_30191/icmp_ln89_reg_6372_pp0_iter3_reg_reg[0]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|order_book  | grp_order_book_Pipeline_BID_PUSH_LOOP_fu_30191/new_idx_reg_6381_pp0_iter6_reg_reg[1]     | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|order_book  | grp_order_book_Pipeline_BID_PUSH_LOOP_fu_30191/ap_loop_exit_ready_pp0_iter7_reg_reg      | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|order_book  | grp_order_book_Pipeline_BID_PUSH_LOOP_fu_30191/level_2_reg_6364_pp0_iter3_reg_reg[3]     | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|order_book  | grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/icmp_ln206_reg_6130_pp0_iter3_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|order_book  | grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/new_idx_reg_6139_pp0_iter4_reg_reg[10]    | 3      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|order_book  | grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/ap_loop_exit_ready_pp0_iter5_reg_reg      | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|order_book  | grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/level_reg_6122_pp0_iter2_reg_reg[3]       | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|order_book  | grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_29454/zext_ln366_reg_6145_pp0_iter3_reg_reg[0]  | 3      | 9     | NO           | NO                 | YES               | 9      | 0       | 
+------------+------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |  1396|
|2     |LUT1      |   561|
|3     |LUT2      |  2244|
|4     |LUT3      | 20657|
|5     |LUT4      | 11472|
|6     |LUT5      | 12598|
|7     |LUT6      | 41540|
|8     |MUXF7     |  1882|
|9     |MUXF8     |    16|
|10    |RAM128X1D | 17016|
|11    |RAM256X1S |  2016|
|12    |RAM64M    |  3056|
|13    |RAM64X1D  |   120|
|14    |RAMB18E1  |     4|
|16    |RAMB36E1  |   138|
|20    |SRL16E    |    64|
|21    |FDRE      | 36092|
|22    |FDSE      |    15|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:10:09 ; elapsed = 00:10:35 . Memory (MB): peak = 3225.562 ; gain = 2360.512
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 153 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:08:56 ; elapsed = 00:10:13 . Memory (MB): peak = 3225.562 ; gain = 2222.641
Synthesis Optimization Complete : Time (s): cpu = 00:10:10 ; elapsed = 00:10:36 . Memory (MB): peak = 3225.562 ; gain = 2360.512
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3225.562 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 25644 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 14 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 3420.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22208 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 17016 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 2016 instances
  RAM64M => RAM64M (RAMD64E(x4)): 3056 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 120 instances

Synth Design complete | Checksum: 63b715e7
INFO: [Common 17-83] Releasing license: Synthesis
342 Infos, 204 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:11:00 ; elapsed = 00:11:29 . Memory (MB): peak = 3420.293 ; gain = 2779.145
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.499 . Memory (MB): peak = 3420.293 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.runs/design_1_order_book_0_0_synth_1/design_1_order_book_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3420.293 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3420.293 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3420.293 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_order_book_0_0, cache-ID = da654f606b8c918f
INFO: [Coretcl 2-1174] Renamed 702 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.572 . Memory (MB): peak = 3420.293 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.runs/design_1_order_book_0_0_synth_1/design_1_order_book_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3420.293 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_order_book_0_0_utilization_synth.rpt -pb design_1_order_book_0_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3420.293 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3420.293 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 29 11:57:44 2025...
