{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 4201, "design__instance__area": 27656.5, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 7, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 45, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.00293830712325871, "power__switching__total": 0.003018635790795088, "power__leakage__total": 2.4917156338233326e-08, "power__total": 0.005956968292593956, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.202244, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.202244, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.350452, "timing__setup__ws__corner:nom_tt_025C_1v80": 10.671235, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.350452, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 13.40105, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 70, "design__max_fanout_violation__count": 45, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.134216, "clock__skew__worst_setup": -0.360998, "timing__hold__ws": 0.126343, "timing__setup__ws": 2.774447, "timing__hold__tns": 0.0, "timing__setup__tns": 0.0, "timing__hold__wns": 0.0, "timing__setup__wns": 0.0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.126343, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 2.774447, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 270.275 280.995", "design__core__bbox": "5.52 10.88 264.5 269.28", "design__io": 106, "design__die__area": 75945.9, "design__core__area": 66920.4, "design__instance__count__stdcell": 4201, "design__instance__area__stdcell": 27656.5, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.413275, "design__instance__utilization__stdcell": 0.413275, "floorplan__design__io": 104, "design__io__hpwl": 11280422, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 98039.3, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 193, "antenna__violating__nets": 6, "antenna__violating__pins": 8, "route__antenna_violation__count": 6, "route__net": 3341, "route__net__special": 2, "route__drc_errors__iter:1": 4161, "route__wirelength__iter:1": 112596, "route__drc_errors__iter:2": 3104, "route__wirelength__iter:2": 111509, "route__drc_errors__iter:3": 3147, "route__wirelength__iter:3": 111158, "route__drc_errors__iter:4": 1511, "route__wirelength__iter:4": 111268, "route__drc_errors__iter:5": 794, "route__wirelength__iter:5": 111176, "route__drc_errors__iter:6": 698, "route__wirelength__iter:6": 111185, "route__drc_errors__iter:7": 594, "route__wirelength__iter:7": 111225, "route__drc_errors__iter:8": 546, "route__wirelength__iter:8": 111226, "route__drc_errors__iter:9": 523, "route__wirelength__iter:9": 111228, "route__drc_errors__iter:10": 448, "route__wirelength__iter:10": 111162, "route__drc_errors__iter:11": 225, "route__wirelength__iter:11": 111219, "route__drc_errors__iter:12": 224, "route__wirelength__iter:12": 111290, "route__drc_errors__iter:13": 191, "route__wirelength__iter:13": 111261, "route__drc_errors__iter:14": 174, "route__wirelength__iter:14": 111304, "route__drc_errors__iter:15": 174, "route__wirelength__iter:15": 111304, "route__drc_errors__iter:16": 140, "route__wirelength__iter:16": 111302, "route__drc_errors__iter:17": 48, "route__wirelength__iter:17": 111308, "route__drc_errors__iter:18": 48, "route__wirelength__iter:18": 111308, "route__drc_errors__iter:19": 17, "route__wirelength__iter:19": 111306, "route__drc_errors__iter:20": 17, "route__wirelength__iter:20": 111306, "route__drc_errors__iter:21": 10, "route__wirelength__iter:21": 111305, "route__drc_errors__iter:22": 3, "route__wirelength__iter:22": 111305, "route__drc_errors__iter:23": 3, "route__wirelength__iter:23": 111305, "route__drc_errors__iter:24": 3, "route__wirelength__iter:24": 111305, "route__drc_errors__iter:25": 3, "route__wirelength__iter:25": 111305, "route__drc_errors__iter:26": 3, "route__wirelength__iter:26": 111305, "route__drc_errors__iter:27": 3, "route__wirelength__iter:27": 111305, "route__drc_errors__iter:28": 3, "route__wirelength__iter:28": 111321, "route__drc_errors__iter:29": 3, "route__wirelength__iter:29": 111322, "route__drc_errors__iter:30": 3, "route__wirelength__iter:30": 111322, "route__drc_errors__iter:31": 3, "route__wirelength__iter:31": 111322, "route__drc_errors__iter:32": 3, "route__wirelength__iter:32": 111322, "route__drc_errors__iter:33": 3, "route__wirelength__iter:33": 111322, "route__drc_errors__iter:34": 3, "route__wirelength__iter:34": 111322, "route__drc_errors__iter:35": 3, "route__wirelength__iter:35": 111322, "route__drc_errors__iter:36": 0, "route__wirelength__iter:36": 111397, "route__drc_errors": 0, "route__wirelength": 111397, "route__vias": 25733, "route__vias__singlecut": 25733, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 485.08, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 56, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 45, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.348767, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -0.348767, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.93154, "timing__setup__ws__corner:nom_ss_100C_1v60": 3.38369, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0.0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.93154, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 3.38369, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 45, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.139215, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.139215, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.131462, "timing__setup__ws__corner:nom_ff_n40C_1v95": 12.687123, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.131462, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 15.726642, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 45, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.195343, "clock__skew__worst_setup__corner:min_tt_025C_1v80": -0.195343, "timing__hold__ws__corner:min_tt_025C_1v80": 0.341572, "timing__setup__ws__corner:min_tt_025C_1v80": 10.908096, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.341572, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 13.654133, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 29, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 45, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.338136, "clock__skew__worst_setup__corner:min_ss_100C_1v60": -0.338136, "timing__hold__ws__corner:min_ss_100C_1v60": 0.916144, "timing__setup__ws__corner:min_ss_100C_1v60": 4.066148, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": 0.0, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.916144, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 4.066148, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 45, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.134216, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.134216, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.126343, "timing__setup__ws__corner:min_ff_n40C_1v95": 12.83604, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.126343, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 15.905983, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 7, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 45, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.210572, "clock__skew__worst_setup__corner:max_tt_025C_1v80": -0.210572, "timing__hold__ws__corner:max_tt_025C_1v80": 0.358688, "timing__setup__ws__corner:max_tt_025C_1v80": 10.45939, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.358688, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 12.879243, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 70, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 45, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.360998, "clock__skew__worst_setup__corner:max_ss_100C_1v60": -0.360998, "timing__hold__ws__corner:max_ss_100C_1v60": 0.948639, "timing__setup__ws__corner:max_ss_100C_1v60": 2.774447, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": 0.0, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.948639, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.774447, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 45, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.145318, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.145318, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.135169, "timing__setup__ws__corner:max_ff_n40C_1v95": 12.55664, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.135169, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 15.570553, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 0, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79853, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.00027321, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00146628, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00157872, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.00027144, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00157872, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000273, "ir__drop__worst": 0.00147, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}