
*** Running vivado
    with args -log system_system_ila_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_system_ila_0_1.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

Sourcing tcl script '/home/kimth/.Xilinx/Vivado/Vivado_init.tcl'
source system_system_ila_0_1.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_system_ila_0_1
Command: synth_design -top system_system_ila_0_1 -part xc7z045ffg900-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-86] Your Synthesis license expires in 26 day(s)
INFO: [Common 17-1540] The version limit for your license is '2024.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 51850
INFO: [Synth 8-11241] undeclared symbol 'rddata_rst_i', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/xsdbm_v3_0_vl_rfs.v:2188]
INFO: [Synth 8-11241] undeclared symbol 'datard_overflow', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/xsdbm_v3_0_vl_rfs.v:2235]
INFO: [Synth 8-11241] undeclared symbol 'datard_underflow', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/xsdbm_v3_0_vl_rfs.v:2236]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/xsdbm_v3_0_vl_rfs.v:6379]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/xsdbm_v3_0_vl_rfs.v:6381]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/xsdbm_v3_0_vl_rfs.v:6412]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/xsdbm_v3_0_vl_rfs.v:6414]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/xsdbm_v3_0_vl_rfs.v:6447]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/xsdbm_v3_0_vl_rfs.v:6449]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/xsdbm_v3_0_vl_rfs.v:6554]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/xsdbm_v3_0_vl_rfs.v:6556]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/xsdbm_v3_0_vl_rfs.v:6589]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/xsdbm_v3_0_vl_rfs.v:6591]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/xsdbm_v3_0_vl_rfs.v:10347]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/xsdbm_v3_0_vl_rfs.v:10349]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/xsdbm_v3_0_vl_rfs.v:10380]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/xsdbm_v3_0_vl_rfs.v:10382]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/xsdbm_v3_0_vl_rfs.v:10413]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/xsdbm_v3_0_vl_rfs.v:10415]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:275]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:277]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:310]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:312]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:345]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:347]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:380]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:382]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:415]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/affe/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:450]
INFO: [Common 17-14] Message 'Synth 8-11241' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/20d0/hdl/ila_v6_2_syn_rfs.v:4527]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/20d0/hdl/ila_v6_2_syn_rfs.v:4528]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/20d0/hdl/ila_v6_2_syn_rfs.v:4529]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/20d0/hdl/ila_v6_2_syn_rfs.v:4530]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/20d0/hdl/ila_v6_2_syn_rfs.v:4531]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/20d0/hdl/ila_v6_2_syn_rfs.v:4532]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/20d0/hdl/ila_v6_2_syn_rfs.v:4586]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/20d0/hdl/ila_v6_2_syn_rfs.v:4587]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/20d0/hdl/ila_v6_2_syn_rfs.v:4588]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ipshared/20d0/hdl/ila_v6_2_syn_rfs.v:5486]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3048.684 ; gain = 383.762 ; free physical = 66638 ; free virtual = 148179
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_system_ila_0_1' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_system_ila_0_1/synth/system_system_ila_0_1.v:53]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_system_ila_0_1/synth/system_system_ila_0_1.v:244]
INFO: [Synth 8-6157] synthesizing module 'bd_1579' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/synth/bd_1579.v:10]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/synth/bd_1579.v:58]
INFO: [Synth 8-6157] synthesizing module 'bd_1579_ila_lib_0' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_0/synth/bd_1579_ila_lib_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [/home/kimth/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1971]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (0#1) [/home/kimth/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1971]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/home/kimth/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1934]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/home/kimth/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1934]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/home/kimth/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132323]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [/home/kimth/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132323]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/home/kimth/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132173]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [/home/kimth/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132173]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [/home/kimth/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132262]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (0#1) [/home/kimth/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132262]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/home/kimth/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:39148]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [/home/kimth/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:39148]
WARNING: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_13_ila' is unconnected for instance 'inst' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_0/synth/bd_1579_ila_lib_0.v:3227]
WARNING: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_13_ila' is unconnected for instance 'inst' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_0/synth/bd_1579_ila_lib_0.v:3227]
WARNING: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_13_ila' is unconnected for instance 'inst' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_0/synth/bd_1579_ila_lib_0.v:3227]
WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_13_ila' is unconnected for instance 'inst' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_0/synth/bd_1579_ila_lib_0.v:3227]
WARNING: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_13_ila' is unconnected for instance 'inst' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_0/synth/bd_1579_ila_lib_0.v:3227]
WARNING: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_13_ila' is unconnected for instance 'inst' [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_0/synth/bd_1579_ila_lib_0.v:3227]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_13_ila' has 1033 connections declared, but only 1027 given [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_0/synth/bd_1579_ila_lib_0.v:3227]
INFO: [Synth 8-6155] done synthesizing module 'bd_1579_ila_lib_0' (0#1) [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_0/synth/bd_1579_ila_lib_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'bd_1579' (0#1) [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/synth/bd_1579.v:10]
INFO: [Synth 8-6155] done synthesizing module 'system_system_ila_0_1' (0#1) [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_system_ila_0_1/synth/system_system_ila_0_1.v:53]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity bd_1579_ila_lib_0 does not have driver. [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_0/synth/bd_1579_ila_lib_0.v:116]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_lib'. This will prevent further optimization [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/synth/bd_1579.v:58]
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[173] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[172] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[171] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[170] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[169] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[168] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[167] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[166] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[165] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[164] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[163] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[162] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[161] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[160] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[159] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[158] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[157] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[156] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[155] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[154] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[153] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[152] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[151] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[150] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[149] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[148] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[147] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[146] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[145] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[144] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[143] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[142] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[141] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[140] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[139] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[138] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[137] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[136] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[135] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[134] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[133] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[132] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[131] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[130] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[129] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[128] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[127] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[126] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[125] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[124] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[123] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[122] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[121] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[120] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[119] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[118] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[117] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[116] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[115] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[114] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[113] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[112] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[111] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[110] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[109] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[108] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[107] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[106] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[105] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[104] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[103] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[102] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[101] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[100] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[99] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[98] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[97] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[96] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[95] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[94] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[93] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[92] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[91] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[90] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[89] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[88] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[87] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[86] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[85] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[84] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[83] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[82] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[81] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[80] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[79] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[78] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[77] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[76] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[75] in module blk_mem_gen_v8_4_6_blk_mem_output_block__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 3547.484 ; gain = 882.562 ; free physical = 65868 ; free virtual = 147415
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 3547.484 ; gain = 882.562 ; free physical = 65870 ; free virtual = 147416
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 3547.484 ; gain = 882.562 ; free physical = 65870 ; free virtual = 147416
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3547.484 ; gain = 0.000 ; free physical = 65848 ; free virtual = 147396
INFO: [Netlist 29-17] Analyzing 1533 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_system_ila_0_1/system_system_ila_0_1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_system_ila_0_1/system_system_ila_0_1_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'inst/ila_lib/inst'
Finished Parsing XDC File [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.gen/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'inst/ila_lib/inst'
Parsing XDC File [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.runs/system_system_ila_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.runs/system_system_ila_0_1_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.runs/system_system_ila_0_1_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_system_ila_0_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_system_ila_0_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3611.512 ; gain = 0.000 ; free physical = 65871 ; free virtual = 147419
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1166 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 1152 instances
  CFGLUT5 => SRLC32E: 14 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3611.512 ; gain = 0.000 ; free physical = 65870 ; free virtual = 147420
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 3611.512 ; gain = 946.590 ; free physical = 65870 ; free virtual = 147420
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 3611.512 ; gain = 946.590 ; free physical = 65870 ; free virtual = 147420
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/ila_lib/inst. (constraint file  /home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.runs/system_system_ila_0_1_synth_1/dont_touch.xdc, line 14).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ila_lib. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 3611.512 ; gain = 946.590 ; free physical = 65870 ; free virtual = 147420
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ltlib_v1_0_0_generic_memrd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              RESET_ADDR |                          0000001 |                          0000001
            REQUEST_READ |                          0000010 |                          0000010
           WAIT_READ_ACK |                          0000100 |                          0000100
             OUTPUT_DATA |                          0001000 |                          0001000
                    IDLE |                          0010000 |                          0010000
         INCREMENT_BLOCK |                          0100000 |                          0100000
       INCREMENT_ADDRESS |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'ltlib_v1_0_0_generic_memrd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 3611.512 ; gain = 946.590 ; free physical = 65867 ; free virtual = 147419
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 3611.512 ; gain = 946.590 ; free physical = 66085 ; free virtual = 147652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 3611.512 ; gain = 946.590 ; free physical = 68572 ; free virtual = 150138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 3611.512 ; gain = 946.590 ; free physical = 68571 ; free virtual = 150137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 3611.512 ; gain = 946.590 ; free physical = 68571 ; free virtual = 150138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 3611.512 ; gain = 946.590 ; free physical = 68573 ; free virtual = 150139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 3611.512 ; gain = 946.590 ; free physical = 68573 ; free virtual = 150139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:21 ; elapsed = 00:01:24 . Memory (MB): peak = 3611.512 ; gain = 946.590 ; free physical = 68573 ; free virtual = 150139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:21 ; elapsed = 00:01:24 . Memory (MB): peak = 3611.512 ; gain = 946.590 ; free physical = 68573 ; free virtual = 150139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:21 ; elapsed = 00:01:25 . Memory (MB): peak = 3611.512 ; gain = 946.590 ; free physical = 68573 ; free virtual = 150139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:21 ; elapsed = 00:01:25 . Memory (MB): peak = 3611.512 ; gain = 946.590 ; free physical = 68573 ; free virtual = 150139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   302|
|2     |CFGLUT5  |  1166|
|3     |LUT1     |    36|
|4     |LUT2     |  2254|
|5     |LUT3     |   134|
|6     |LUT4     |   162|
|7     |LUT5     |   137|
|8     |LUT6     |  1173|
|9     |MUXF7    |   260|
|10    |MUXF8    |   128|
|11    |RAMB18E1 |     4|
|12    |RAMB36E1 |    61|
|13    |SRL16E   |  2225|
|14    |SRLC16E  |     2|
|15    |SRLC32E  |    17|
|16    |FDRE     | 10384|
|17    |FDSE     |    10|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:21 ; elapsed = 00:01:25 . Memory (MB): peak = 3611.512 ; gain = 946.590 ; free physical = 68573 ; free virtual = 150139
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4476 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:11 ; elapsed = 00:01:16 . Memory (MB): peak = 3611.512 ; gain = 882.562 ; free physical = 68573 ; free virtual = 150139
Synthesis Optimization Complete : Time (s): cpu = 00:01:21 ; elapsed = 00:01:25 . Memory (MB): peak = 3611.512 ; gain = 946.590 ; free physical = 68573 ; free virtual = 150139
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3611.512 ; gain = 0.000 ; free physical = 68859 ; free virtual = 150425
INFO: [Netlist 29-17] Analyzing 1921 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3611.512 ; gain = 0.000 ; free physical = 68859 ; free virtual = 150426
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1166 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 1152 instances
  CFGLUT5 => SRLC32E: 14 instances

Synth Design complete | Checksum: ef00961
INFO: [Common 17-83] Releasing license: Synthesis
208 Infos, 121 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:00 ; elapsed = 00:02:01 . Memory (MB): peak = 3611.512 ; gain = 1358.086 ; free physical = 68860 ; free virtual = 150426
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2983.707; main = 2671.832; forked = 343.536
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4865.797; main = 3611.512; forked = 1286.301
INFO: [Common 17-1381] The checkpoint '/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.runs/system_system_ila_0_1_synth_1/system_system_ila_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_system_ila_0_1, cache-ID = 2a70d3bf8c7f20af
INFO: [Coretcl 2-1174] Renamed 565 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/kimth/bloominho/vivado/DMA_32bits/DMA_32bits.runs/system_system_ila_0_1_synth_1/system_system_ila_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_system_ila_0_1_utilization_synth.rpt -pb system_system_ila_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug  1 11:21:48 2024...
