

================================================================
== Vitis HLS Report for 'pu_kernel_3'
================================================================
* Date:           Mon Sep  1 15:55:13 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- move_B_to_BRAM     |        ?|        ?|         ?|          -|          -|     4|        no|
        | + VITIS_LOOP_114_1  |        ?|        ?|         3|          -|          -|     ?|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 21 
6 --> 7 18 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 5 
19 --> 20 
20 --> 18 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.93>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 22 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%Dlen = alloca i32 1"   --->   Operation 23 'alloca' 'Dlen' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%Dbuf = alloca i64 1" [src/spmm_device_fpga.cpp:143->src/spmm_device_fpga.cpp:225]   --->   Operation 24 'alloca' 'Dbuf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tile_value = alloca i64 1" [src/spmm_device_fpga.cpp:148->src/spmm_device_fpga.cpp:225]   --->   Operation 25 'alloca' 'tile_value' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tile_y = alloca i64 1" [src/spmm_device_fpga.cpp:148->src/spmm_device_fpga.cpp:225]   --->   Operation 26 'alloca' 'tile_y' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tile_ref = alloca i64 1" [src/spmm_device_fpga.cpp:149->src/spmm_device_fpga.cpp:225]   --->   Operation 27 'alloca' 'tile_ref' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_v_value = alloca i64 1" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 28 'alloca' 'p_v_value' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_v_y = alloca i64 1" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 29 'alloca' 'p_v_y' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_ref = alloca i64 1" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 30 'alloca' 'p_ref' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_1 : Operation 31 [1/1] (1.23ns)   --->   "%s_34_read = read i388 @_ssdm_op_Read.ap_fifo.volatile.i388P0A, i388 %s_34" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 31 'read' 's_34_read' <Predicate = true> <Delay = 1.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 388> <Depth = 16> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln151 = trunc i388 %s_34_read" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 32 'trunc' 'trunc_ln151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln151_1 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_34_read, i32 64, i32 95" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 33 'partselect' 'trunc_ln151_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln151_2 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_34_read, i32 160, i32 191" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 34 'partselect' 'trunc_ln151_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln151_3 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_34_read, i32 192, i32 223" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 35 'partselect' 'trunc_ln151_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln151_4 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_34_read, i32 256, i32 287" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 36 'partselect' 'trunc_ln151_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln151_5 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_34_read, i32 288, i32 319" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 37 'partselect' 'trunc_ln151_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln151_6 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_34_read, i32 352, i32 383" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 38 'partselect' 'trunc_ln151_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_34_read, i32 384" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 39 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_34_read, i32 385" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 40 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_34_read, i32 386" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 41 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_34_read, i32 387" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 42 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%bitcast_ln151 = bitcast i32 %trunc_ln151" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 43 'bitcast' 'bitcast_ln151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_v_value_addr = getelementptr i32 %p_v_value, i64 0, i64 0" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 44 'getelementptr' 'p_v_value_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.69ns)   --->   "%store_ln151 = store i32 %bitcast_ln151, i2 %p_v_value_addr" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 45 'store' 'store_ln151' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_v_y_addr = getelementptr i32 %p_v_y, i64 0, i64 0" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 46 'getelementptr' 'p_v_y_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.69ns)   --->   "%store_ln151 = store i32 %trunc_ln151_1, i2 %p_v_y_addr" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 47 'store' 'store_ln151' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_1_i = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_34_read, i32 96, i32 127" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 48 'partselect' 'tmp_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%bitcast_ln151_1 = bitcast i32 %tmp_1_i" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 49 'bitcast' 'bitcast_ln151_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_v_value_addr_1 = getelementptr i32 %p_v_value, i64 0, i64 1" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 50 'getelementptr' 'p_v_value_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.69ns)   --->   "%store_ln151 = store i32 %bitcast_ln151_1, i2 %p_v_value_addr_1" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 51 'store' 'store_ln151' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_v_y_addr_1 = getelementptr i32 %p_v_y, i64 0, i64 1" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 52 'getelementptr' 'p_v_y_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.69ns)   --->   "%store_ln151 = store i32 %trunc_ln151_2, i2 %p_v_y_addr_1" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 53 'store' 'store_ln151' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_ref_addr = getelementptr i1 %p_ref, i64 0, i64 0" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 54 'getelementptr' 'p_ref_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.63ns)   --->   "%store_ln151 = store i1 %tmp, i2 %p_ref_addr" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 55 'store' 'store_ln151' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_ref_addr_1 = getelementptr i1 %p_ref, i64 0, i64 1" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 56 'getelementptr' 'p_ref_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.63ns)   --->   "%store_ln151 = store i1 %tmp_1, i2 %p_ref_addr_1" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 57 'store' 'store_ln151' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_1 : Operation 58 [1/1] (0.38ns)   --->   "%store_ln111 = store i32 0, i32 %Dlen" [src/spmm_device_fpga.cpp:111]   --->   Operation 58 'store' 'store_ln111' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 59 [1/1] (0.38ns)   --->   "%store_ln111 = store i3 0, i3 %i" [src/spmm_device_fpga.cpp:111]   --->   Operation 59 'store' 'store_ln111' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln151_2 = bitcast i32 %trunc_ln151_3" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 60 'bitcast' 'bitcast_ln151_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%p_v_value_addr_2 = getelementptr i32 %p_v_value, i64 0, i64 2" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 61 'getelementptr' 'p_v_value_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.69ns)   --->   "%store_ln151 = store i32 %bitcast_ln151_2, i2 %p_v_value_addr_2" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 62 'store' 'store_ln151' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%p_v_y_addr_2 = getelementptr i32 %p_v_y, i64 0, i64 2" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 63 'getelementptr' 'p_v_y_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.69ns)   --->   "%store_ln151 = store i32 %trunc_ln151_4, i2 %p_v_y_addr_2" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 64 'store' 'store_ln151' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%bitcast_ln151_3 = bitcast i32 %trunc_ln151_5" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 65 'bitcast' 'bitcast_ln151_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%p_v_value_addr_3 = getelementptr i32 %p_v_value, i64 0, i64 3" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 66 'getelementptr' 'p_v_value_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.69ns)   --->   "%store_ln151 = store i32 %bitcast_ln151_3, i2 %p_v_value_addr_3" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 67 'store' 'store_ln151' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%p_v_y_addr_3 = getelementptr i32 %p_v_y, i64 0, i64 3" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 68 'getelementptr' 'p_v_y_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.69ns)   --->   "%store_ln151 = store i32 %trunc_ln151_6, i2 %p_v_y_addr_3" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 69 'store' 'store_ln151' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%p_ref_addr_2 = getelementptr i1 %p_ref, i64 0, i64 2" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 70 'getelementptr' 'p_ref_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.63ns)   --->   "%store_ln151 = store i1 %tmp_2, i2 %p_ref_addr_2" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 71 'store' 'store_ln151' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%p_ref_addr_3 = getelementptr i1 %p_ref, i64 0, i64 3" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 72 'getelementptr' 'p_ref_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.63ns)   --->   "%store_ln151 = store i1 %tmp_3, i2 %p_ref_addr_3" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225]   --->   Operation 73 'store' 'store_ln151' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 74 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pu_kernel.3_Pipeline_pu_save_stream_into_pu, i32 %p_v_value, i32 %p_v_y, i32 %tile_value, i32 %tile_y, i1 %p_ref, i1 %tile_ref"   --->   Operation 74 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%K_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %K"   --->   Operation 75 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%B4_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B4"   --->   Operation 76 'read' 'B4_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %K_read, i32 2, i32 31" [src/spmm_device_fpga.cpp:219]   --->   Operation 77 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%K_cast10_i = zext i30 %trunc_ln" [src/spmm_device_fpga.cpp:219]   --->   Operation 78 'zext' 'K_cast10_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i388 %s_34, void @empty_23, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem6, void @empty_34, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_3, void @empty_13, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%specmemcore_ln145 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dbuf, i64 666, i64 22, i64 18446744073709551615" [src/spmm_device_fpga.cpp:145->src/spmm_device_fpga.cpp:225]   --->   Operation 81 'specmemcore' 'specmemcore_ln145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pu_kernel.3_Pipeline_pu_save_stream_into_pu, i32 %p_v_value, i32 %p_v_y, i32 %tile_value, i32 %tile_y, i1 %p_ref, i1 %tile_ref"   --->   Operation 82 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln111 = br void %for.body.i.i" [src/spmm_device_fpga.cpp:111]   --->   Operation 83 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.63>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%i_6 = load i3 %i" [src/spmm_device_fpga.cpp:111]   --->   Operation 84 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.49ns)   --->   "%icmp_ln111 = icmp_eq  i3 %i_6, i3 4" [src/spmm_device_fpga.cpp:111]   --->   Operation 85 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 86 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.57ns)   --->   "%add_ln111 = add i3 %i_6, i3 1" [src/spmm_device_fpga.cpp:111]   --->   Operation 87 'add' 'add_ln111' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %icmp_ln111, void %for.body.i.split.i, void %for.inc22.i.preheader" [src/spmm_device_fpga.cpp:111]   --->   Operation 88 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i3 %i_6" [src/spmm_device_fpga.cpp:111]   --->   Operation 89 'zext' 'zext_ln111' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%tile_ref_addr = getelementptr i1 %tile_ref, i64 0, i64 %zext_ln111" [src/spmm_device_fpga.cpp:113]   --->   Operation 90 'getelementptr' 'tile_ref_addr' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_5 : Operation 91 [2/2] (0.63ns)   --->   "%tile_ref_load = load i2 %tile_ref_addr" [src/spmm_device_fpga.cpp:113]   --->   Operation 91 'load' 'tile_ref_load' <Predicate = (!icmp_ln111)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_5 : Operation 92 [2/2] (0.00ns)   --->   "%call_ln219 = call void @pu_kernel.3_Pipeline_VITIS_LOOP_164_1, i32 %tile_value, i32 %tile_y, i32 %Dbuf, i30 %trunc_ln" [src/spmm_device_fpga.cpp:219]   --->   Operation 92 'call' 'call_ln219' <Predicate = (icmp_ln111)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.69>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%Dlen_load = load i32 %Dlen" [src/spmm_device_fpga.cpp:111]   --->   Operation 93 'load' 'Dlen_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln111 = trunc i32 %Dlen_load" [src/spmm_device_fpga.cpp:111]   --->   Operation 94 'trunc' 'trunc_ln111' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%specpipeline_ln112 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14" [src/spmm_device_fpga.cpp:112]   --->   Operation 95 'specpipeline' 'specpipeline_ln112' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln146 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [src/spmm_device_fpga.cpp:146->src/spmm_device_fpga.cpp:225]   --->   Operation 96 'specloopname' 'specloopname_ln146' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/2] (0.63ns)   --->   "%tile_ref_load = load i2 %tile_ref_addr" [src/spmm_device_fpga.cpp:113]   --->   Operation 97 'load' 'tile_ref_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %tile_ref_load, void %VITIS_LOOP_114_1.i.i, void %for.inc14.i.i" [src/spmm_device_fpga.cpp:113]   --->   Operation 98 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%tile_y_addr = getelementptr i32 %tile_y, i64 0, i64 %zext_ln111" [src/spmm_device_fpga.cpp:111]   --->   Operation 99 'getelementptr' 'tile_y_addr' <Predicate = (!tile_ref_load)> <Delay = 0.00>
ST_6 : Operation 100 [2/2] (0.69ns)   --->   "%tile_y_load = load i2 %tile_y_addr" [src/spmm_device_fpga.cpp:111]   --->   Operation 100 'load' 'tile_y_load' <Predicate = (!tile_ref_load)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 7 <SV = 6> <Delay = 0.69>
ST_7 : Operation 101 [1/2] (0.69ns)   --->   "%tile_y_load = load i2 %tile_y_addr" [src/spmm_device_fpga.cpp:111]   --->   Operation 101 'load' 'tile_y_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 8 <SV = 7> <Delay = 2.29>
ST_8 : Operation 102 [2/2] (2.29ns)   --->   "%mul_i_i = mul i32 %tile_y_load, i32 %K_cast10_i" [src/spmm_device_fpga.cpp:111]   --->   Operation 102 'mul' 'mul_i_i' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.29>
ST_9 : Operation 103 [1/2] (2.29ns)   --->   "%mul_i_i = mul i32 %tile_y_load, i32 %K_cast10_i" [src/spmm_device_fpga.cpp:111]   --->   Operation 103 'mul' 'mul_i_i' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.14>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %mul_i_i, i2 0" [src/spmm_device_fpga.cpp:114]   --->   Operation 104 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i34 %shl_ln" [src/spmm_device_fpga.cpp:114]   --->   Operation 105 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (1.14ns)   --->   "%add_ln114 = add i64 %zext_ln114, i64 %B4_read" [src/spmm_device_fpga.cpp:114]   --->   Operation 106 'add' 'add_ln114' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln114, i32 2, i32 63" [src/spmm_device_fpga.cpp:114]   --->   Operation 107 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln114 = sext i62 %trunc_ln6" [src/spmm_device_fpga.cpp:114]   --->   Operation 108 'sext' 'sext_ln114' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%gmem6_addr = getelementptr i32 %gmem6, i64 %sext_ln114" [src/spmm_device_fpga.cpp:114]   --->   Operation 109 'getelementptr' 'gmem6_addr' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 110 [7/7] (2.92ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem6_addr, i32 %K_cast10_i" [src/spmm_device_fpga.cpp:114]   --->   Operation 110 'readreq' 'empty_48' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 111 [6/7] (2.92ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem6_addr, i32 %K_cast10_i" [src/spmm_device_fpga.cpp:114]   --->   Operation 111 'readreq' 'empty_48' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.92>
ST_13 : Operation 112 [5/7] (2.92ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem6_addr, i32 %K_cast10_i" [src/spmm_device_fpga.cpp:114]   --->   Operation 112 'readreq' 'empty_48' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.92>
ST_14 : Operation 113 [4/7] (2.92ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem6_addr, i32 %K_cast10_i" [src/spmm_device_fpga.cpp:114]   --->   Operation 113 'readreq' 'empty_48' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.92>
ST_15 : Operation 114 [3/7] (2.92ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem6_addr, i32 %K_cast10_i" [src/spmm_device_fpga.cpp:114]   --->   Operation 114 'readreq' 'empty_48' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.92>
ST_16 : Operation 115 [2/7] (2.92ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem6_addr, i32 %K_cast10_i" [src/spmm_device_fpga.cpp:114]   --->   Operation 115 'readreq' 'empty_48' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.92>
ST_17 : Operation 116 [1/7] (2.92ns)   --->   "%empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem6_addr, i32 %K_cast10_i" [src/spmm_device_fpga.cpp:114]   --->   Operation 116 'readreq' 'empty_48' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 117 [1/1] (0.38ns)   --->   "%br_ln114 = br void %for.inc.i.i" [src/spmm_device_fpga.cpp:114]   --->   Operation 117 'br' 'br_ln114' <Predicate = true> <Delay = 0.38>

State 18 <SV = 17> <Delay = 1.26>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "%j = phi i30 %add_ln114_1, void %for.inc.i.split.i, i30 0, void %VITIS_LOOP_114_1.i.i" [src/spmm_device_fpga.cpp:114]   --->   Operation 118 'phi' 'j' <Predicate = (!tile_ref_load)> <Delay = 0.00>
ST_18 : Operation 119 [1/1] (0.83ns)   --->   "%icmp_ln114 = icmp_eq  i30 %j, i30 %trunc_ln" [src/spmm_device_fpga.cpp:114]   --->   Operation 119 'icmp' 'icmp_ln114' <Predicate = (!tile_ref_load)> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 120 [1/1] (0.86ns)   --->   "%add_ln114_1 = add i30 %j, i30 1" [src/spmm_device_fpga.cpp:114]   --->   Operation 120 'add' 'add_ln114_1' <Predicate = (!tile_ref_load)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %for.inc.i.split.i, void %for.end.i.loopexit.i" [src/spmm_device_fpga.cpp:114]   --->   Operation 121 'br' 'br_ln114' <Predicate = (!tile_ref_load)> <Delay = 0.00>
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i30 %j" [src/spmm_device_fpga.cpp:116]   --->   Operation 122 'trunc' 'trunc_ln116' <Predicate = (!tile_ref_load & !icmp_ln114)> <Delay = 0.00>
ST_18 : Operation 123 [1/1] (0.78ns)   --->   "%add_ln116 = add i16 %trunc_ln116, i16 %trunc_ln111" [src/spmm_device_fpga.cpp:116]   --->   Operation 123 'add' 'add_ln116' <Predicate = (!tile_ref_load & !icmp_ln114)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 124 [1/1] (0.00ns)   --->   "%Dlen_load_1 = load i32 %Dlen" [src/spmm_device_fpga.cpp:118]   --->   Operation 124 'load' 'Dlen_load_1' <Predicate = (!tile_ref_load & icmp_ln114)> <Delay = 0.00>
ST_18 : Operation 125 [1/1] (0.88ns)   --->   "%Dlen_1 = add i32 %Dlen_load_1, i32 %K_cast10_i" [src/spmm_device_fpga.cpp:118]   --->   Operation 125 'add' 'Dlen_1' <Predicate = (!tile_ref_load & icmp_ln114)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 126 [1/1] (0.38ns)   --->   "%store_ln119 = store i32 %Dlen_1, i32 %Dlen" [src/spmm_device_fpga.cpp:119]   --->   Operation 126 'store' 'store_ln119' <Predicate = (!tile_ref_load & icmp_ln114)> <Delay = 0.38>
ST_18 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln119 = br void %for.inc14.i.i" [src/spmm_device_fpga.cpp:119]   --->   Operation 127 'br' 'br_ln119' <Predicate = (!tile_ref_load & icmp_ln114)> <Delay = 0.00>
ST_18 : Operation 128 [1/1] (0.38ns)   --->   "%store_ln111 = store i3 %add_ln111, i3 %i" [src/spmm_device_fpga.cpp:111]   --->   Operation 128 'store' 'store_ln111' <Predicate = (icmp_ln114) | (tile_ref_load)> <Delay = 0.38>
ST_18 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln111 = br void %for.body.i.i" [src/spmm_device_fpga.cpp:111]   --->   Operation 129 'br' 'br_ln111' <Predicate = (icmp_ln114) | (tile_ref_load)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 2.92>
ST_19 : Operation 130 [1/1] (2.92ns)   --->   "%gmem6_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem6_addr" [src/spmm_device_fpga.cpp:116]   --->   Operation 130 'read' 'gmem6_addr_read' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 1.24>
ST_20 : Operation 131 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [src/spmm_device_fpga.cpp:114]   --->   Operation 131 'specloopname' 'specloopname_ln114' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 132 [1/1] (0.00ns)   --->   "%bitcast_ln116 = bitcast i32 %gmem6_addr_read" [src/spmm_device_fpga.cpp:116]   --->   Operation 132 'bitcast' 'bitcast_ln116' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i16 %add_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 133 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 134 [1/1] (0.00ns)   --->   "%Dbuf_addr = getelementptr i32 %Dbuf, i64 0, i64 %zext_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 134 'getelementptr' 'Dbuf_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 135 [1/1] (1.24ns)   --->   "%store_ln116 = store i32 %bitcast_ln116, i16 %Dbuf_addr" [src/spmm_device_fpga.cpp:116]   --->   Operation 135 'store' 'store_ln116' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_20 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln114 = br void %for.inc.i.i" [src/spmm_device_fpga.cpp:114]   --->   Operation 136 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>

State 21 <SV = 5> <Delay = 0.00>
ST_21 : Operation 137 [1/2] (0.00ns)   --->   "%call_ln219 = call void @pu_kernel.3_Pipeline_VITIS_LOOP_164_1, i32 %tile_value, i32 %tile_y, i32 %Dbuf, i30 %trunc_ln" [src/spmm_device_fpga.cpp:219]   --->   Operation 137 'call' 'call_ln219' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 138 [1/1] (0.00ns)   --->   "%ret_ln225 = ret" [src/spmm_device_fpga.cpp:225]   --->   Operation 138 'ret' 'ret_ln225' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.93ns
The critical path consists of the following:
	fifo read operation ('s_34_read', src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225) on port 's_34' (src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225) [21]  (1.23 ns)
	'store' operation ('store_ln151', src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225) of variable 'bitcast_ln151', src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225 on array 'p.v.value', src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225 [35]  (0.699 ns)

 <State 2>: 0.699ns
The critical path consists of the following:
	'store' operation ('store_ln151', src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225) of variable 'bitcast_ln151_2', src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225 on array 'p.v.value', src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:225 [46]  (0.699 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0.639ns
The critical path consists of the following:
	'load' operation ('i', src/spmm_device_fpga.cpp:111) on local variable 'i' [67]  (0 ns)
	'getelementptr' operation ('tile_ref_addr', src/spmm_device_fpga.cpp:113) [78]  (0 ns)
	'load' operation ('tile_ref_load', src/spmm_device_fpga.cpp:113) on array 'tile_ref', src/spmm_device_fpga.cpp:149->src/spmm_device_fpga.cpp:225 [79]  (0.639 ns)

 <State 6>: 0.699ns
The critical path consists of the following:
	'getelementptr' operation ('tile_y_addr', src/spmm_device_fpga.cpp:111) [82]  (0 ns)
	'load' operation ('tile_y_load', src/spmm_device_fpga.cpp:111) on array 'tile.y', src/spmm_device_fpga.cpp:148->src/spmm_device_fpga.cpp:225 [83]  (0.699 ns)

 <State 7>: 0.699ns
The critical path consists of the following:
	'load' operation ('tile_y_load', src/spmm_device_fpga.cpp:111) on array 'tile.y', src/spmm_device_fpga.cpp:148->src/spmm_device_fpga.cpp:225 [83]  (0.699 ns)

 <State 8>: 2.29ns
The critical path consists of the following:
	'mul' operation ('mul_i_i', src/spmm_device_fpga.cpp:111) [84]  (2.29 ns)

 <State 9>: 2.29ns
The critical path consists of the following:
	'mul' operation ('mul_i_i', src/spmm_device_fpga.cpp:111) [84]  (2.29 ns)

 <State 10>: 1.15ns
The critical path consists of the following:
	'add' operation ('add_ln114', src/spmm_device_fpga.cpp:114) [87]  (1.15 ns)

 <State 11>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_48', src/spmm_device_fpga.cpp:114) on port 'gmem6' (src/spmm_device_fpga.cpp:114) [91]  (2.92 ns)

 <State 12>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_48', src/spmm_device_fpga.cpp:114) on port 'gmem6' (src/spmm_device_fpga.cpp:114) [91]  (2.92 ns)

 <State 13>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_48', src/spmm_device_fpga.cpp:114) on port 'gmem6' (src/spmm_device_fpga.cpp:114) [91]  (2.92 ns)

 <State 14>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_48', src/spmm_device_fpga.cpp:114) on port 'gmem6' (src/spmm_device_fpga.cpp:114) [91]  (2.92 ns)

 <State 15>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_48', src/spmm_device_fpga.cpp:114) on port 'gmem6' (src/spmm_device_fpga.cpp:114) [91]  (2.92 ns)

 <State 16>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_48', src/spmm_device_fpga.cpp:114) on port 'gmem6' (src/spmm_device_fpga.cpp:114) [91]  (2.92 ns)

 <State 17>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_48', src/spmm_device_fpga.cpp:114) on port 'gmem6' (src/spmm_device_fpga.cpp:114) [91]  (2.92 ns)

 <State 18>: 1.27ns
The critical path consists of the following:
	'load' operation ('Dlen_load_1', src/spmm_device_fpga.cpp:118) on local variable 'Dlen' [109]  (0 ns)
	'add' operation ('Dlen', src/spmm_device_fpga.cpp:118) [110]  (0.88 ns)
	'store' operation ('store_ln119', src/spmm_device_fpga.cpp:119) of variable 'Dlen', src/spmm_device_fpga.cpp:118 on local variable 'Dlen' [111]  (0.387 ns)

 <State 19>: 2.92ns
The critical path consists of the following:
	bus read operation ('gmem6_addr_read', src/spmm_device_fpga.cpp:116) on port 'gmem6' (src/spmm_device_fpga.cpp:116) [101]  (2.92 ns)

 <State 20>: 1.25ns
The critical path consists of the following:
	'store' operation ('store_ln116', src/spmm_device_fpga.cpp:116) of variable 'bitcast_ln116', src/spmm_device_fpga.cpp:116 on array 'Dbuf', src/spmm_device_fpga.cpp:143->src/spmm_device_fpga.cpp:225 [106]  (1.25 ns)

 <State 21>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
