$date
	Tue Jan 16 10:06:30 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module PPU $end
$var wire 1 ! CU_MUX_JALR_JR_INSTR_UTA_MUX_AND_CTA_MUX $end
$var wire 32 " DataIn [31:0] $end
$var wire 32 # EX_CTA_CTA_MUX [31:0] $end
$var wire 32 $ EX_PWDS_MX1_AND_MX2 [31:0] $end
$var wire 1 % MEM_HI_ENABLE_WB $end
$var wire 1 & MEM_LO_ENABLE_WB $end
$var wire 32 ' MEM_PWDS_MX1_AND_MX2 [31:0] $end
$var wire 1 ( WB_HIENABLE_HI $end
$var wire 1 ) WB_LOENABLE_LO $end
$var wire 1 * WB_REG_FILE_ENABLE_REGISTER_FILE $end
$var wire 1 + stall_PC $end
$var wire 1 , stall_NPC $end
$var wire 1 - stall_IFID $end
$var wire 32 . nPC_PLUS_4 [31:0] $end
$var wire 32 / nPC_MUX [31:0] $end
$var wire 32 0 nPC [31:0] $end
$var wire 5 1 WB_REGWB_HAZARD_AND_REGISTER_FILE [4:0] $end
$var wire 32 2 WB_PWDS_HI_AND_LOW_AND_REGISTER_FILE_AND_MX1_AND_MX2 [31:0] $end
$var wire 1 3 WB_ENABLEWB_HAZARD $end
$var wire 32 4 UTA_MUX_UTA_MUX_RESULT_CTA_MUX [31:0] $end
$var wire 1 5 UB_MUX_SELECTION_NPC_SELECTOR $end
$var wire 32 6 TIMES_4_IMM16_ID_ALU [31:0] $end
$var wire 32 7 TIMES_4_ADDRESS26_EX [31:0] $end
$var wire 32 8 SUSSY_MUX_RES_PLUS_8_MUX [31:0] $end
$var wire 32 9 REGISTER_FILE_PB_MX2 [31:0] $end
$var wire 32 : REGISTER_FILE_PA_MX1 [31:0] $end
$var wire 32 ; PLUS_8_PC_8_EX [31:0] $end
$var wire 32 < PLUS_8_MUX_RES_SUSSY_WB_AND_MX1_AND_MX2 [31:0] $end
$var wire 32 = PLUS_4_BOX_P4_EX [31:0] $end
$var wire 32 > PC_SELECTOR_MUX_PC_MX1_AND_MX2 [31:0] $end
$var wire 32 ? PC [31:0] $end
$var wire 32 @ MX2_MX2_RESULT_EX [31:0] $end
$var wire 32 A MX1_MX1RESULT_UTAMUX_AND_EX [31:0] $end
$var wire 5 B MUX_DESTINATION_REG_EX [4:0] $end
$var wire 5 C MEM_REGMEM_HAZARD [4:0] $end
$var wire 32 D MEM_PLUS8_PLUS_8_MUX [31:0] $end
$var wire 1 E MEM_PC_PLUS8_INSTR_PLUS_8_MUX $end
$var wire 2 F MEM_MEM_SIZE_DATA_MEMORY [1:0] $end
$var wire 1 G MEM_MEM_SIGNE_DATA_MEMORY $end
$var wire 1 H MEM_MEM_RF_ $end
$var wire 1 I MEM_MEM_READWRITE_DATA_MEMORY $end
$var wire 1 J MEM_MEM_ENABLE_DATA_MEMORY $end
$var wire 1 K MEM_LOAD_INSTR_MEMORY_MUX_CASE_ONE $end
$var wire 1 L MEM_ENABLEMEM_HAZARD $end
$var wire 32 M MEM_ADDRESS_DATA_MEMORY_AND_SUSSY_MUX [31:0] $end
$var wire 32 N LO_LOSIGNAL_EX [31:0] $end
$var wire 32 O IF_PC_ID [31:0] $end
$var wire 32 P ID_PC_EX [31:0] $end
$var wire 5 Q ID_OPERAND_B_REGISTER_FILE_AND_HAZARD [4:0] $end
$var wire 5 R ID_OPERAND_A_REGISTER_FILE_AND_HAZARD [4:0] $end
$var wire 32 S ID_INSTRUCTION_CU [31:0] $end
$var wire 16 T ID_IMM16_EX_AND_TIMES_4 [15:0] $end
$var wire 32 U HI_HISIGNAL_EX [31:0] $end
$var wire 2 V HAZARD_FWDB_MX2 [1:0] $end
$var wire 2 W HAZARD_FWDB_MX1 [1:0] $end
$var wire 1 X HAZARD_CONTROL_CU_MUX $end
$var wire 32 Y HANDLER_N_ALU [31:0] $end
$var wire 1 Z EX_RF_ENABLE_MEM $end
$var wire 5 [ EX_REGEX_HAZARD [4:0] $end
$var wire 1 \ EX_PC_PLUS8_INSTR_MEM_AND_PC_SELECTOR_MUX $end
$var wire 32 ] EX_PC_8_MEM_AND_PC_SELECTOR_MUX [31:0] $end
$var wire 3 ^ EX_OP_H_S_OPERAND [2:0] $end
$var wire 32 _ EX_MX2_OPERAND [31:0] $end
$var wire 32 ` EX_MX1_ALU [31:0] $end
$var wire 2 a EX_MEM_SIZE_MEM [1:0] $end
$var wire 1 b EX_MEM_SIGNE_MEM $end
$var wire 1 c EX_MEM_READWRITE_MEM $end
$var wire 1 d EX_MEM_ENABLE_MEM $end
$var wire 1 e EX_LO_ENABLE_MEM $end
$var wire 32 f EX_LOSIGNAL_OPERAND [31:0] $end
$var wire 1 g EX_LOADEX_HAZARD $end
$var wire 16 h EX_IMM16_OPERAND [15:0] $end
$var wire 1 i EX_HI_ENABLE_MEM $end
$var wire 32 j EX_HISIGNAL_OPERAND [31:0] $end
$var wire 1 k EX_ENABLEEX_HAZARD $end
$var wire 4 l EX_ALU_OP_ALU [3:0] $end
$var wire 32 m DataOut_InstructionMemory [31:0] $end
$var wire 32 n DATA_MEMORY_RES_SUSSY_MUX [31:0] $end
$var wire 1 o CU_UB_INSTR_CU_MUX $end
$var wire 1 p CU_RF_ENABLE_CU_MUX $end
$var wire 1 q CU_PC_PLUS8_INSTR_CU_MUX $end
$var wire 3 r CU_OP_H_S_CU_MUX [2:0] $end
$var wire 1 s CU_MUX_UB_INSTR_UB_MUX $end
$var wire 1 t CU_MUX_RF_ENABLE_EX $end
$var wire 1 u CU_MUX_PC_PLUS8_INSTR_ID $end
$var wire 2 v CU_MUX_MEM_SIZE_EX [1:0] $end
$var wire 1 w CU_MUX_MEM_SIGNE_EX $end
$var wire 1 x CU_MUX_MEM_READWRITE_EX $end
$var wire 1 y CU_MUX_MEM_ENABLE_EX $end
$var wire 1 z CU_MUX_LO_ENABLE_EX $end
$var wire 1 { CU_MUX_LOAD_INSTR_EX $end
$var wire 1 | CU_MUX_JALR_JR_INSTR_ID $end
$var wire 3 } CU_MUX_ID_OP_H_S_EX [2:0] $end
$var wire 2 ~ CU_MUX_ID_DESTINATION_REGISTER_MUX_DESTINATION [1:0] $end
$var wire 1 !" CU_MUX_HI_ENABLE_EX $end
$var wire 4 "" CU_MUX_ALU_OP_EX [3:0] $end
$var wire 2 #" CU_MEM_SIZE_CU_MUX [1:0] $end
$var wire 1 $" CU_MEM_SIGNE_CU_MUX $end
$var wire 1 %" CU_MEM_READWRITE_CU_MUX $end
$var wire 1 &" CU_MEM_ENABLE_CU_MUX $end
$var wire 1 '" CU_LO_ENABLE_CU_MUX $end
$var wire 1 (" CU_LOAD_INSTR_CU_MUX $end
$var wire 1 )" CU_JALR_JR_INSTR_CU_MUX $end
$var wire 1 *" CU_HI_ENABLE_CU_MUX $end
$var wire 2 +" CU_DESTINATION_REGISTER_CU_MUX [1:0] $end
$var wire 4 ," CU_ALU_OP_CU_MUX [3:0] $end
$var wire 32 -" CTA_MUX_TA_nPC_SELECTOR [31:0] $end
$var wire 1 ." COND_HANDLER_UB_UB_MUX $end
$var wire 1 /" CONDITION_HANDLER_IFRESET_IF $end
$var wire 32 0" BITWISE_OR_UTA_UTAMUX [31:0] $end
$var wire 32 1" BITWISE_AND_RESULT_BITWISE_OR [31:0] $end
$var wire 1 2" ALU_Z_FLAG_MEM_AND_CONDITION_HANDLER $end
$var wire 1 3" ALU_N_FLAG_MEM_AND_CONDITION_HANDLER $end
$var wire 32 4" ALU_ALU_Result_MEM_AND_PC_SELECTOR_MUX [31:0] $end
$var reg 8 5" Addr [7:0] $end
$var reg 1 6" Clk $end
$var reg 1 7" Reset $end
$var reg 8 8" data [7:0] $end
$var integer 32 9" code [31:0] $end
$var integer 32 :" fi [31:0] $end
$scope module ALU $end
$var wire 1 2" z_flag $end
$var wire 32 ;" operand_B [31:0] $end
$var wire 32 <" operand_A [31:0] $end
$var wire 1 3" n_flag $end
$var wire 4 =" alu_control [3:0] $end
$var reg 32 >" result [31:0] $end
$upscope $end
$scope module AddPlusFour $end
$var wire 32 ?" nPC [31:0] $end
$var reg 32 @" result [31:0] $end
$upscope $end
$scope module Bitwise_AND_Logic $end
$var wire 32 A" Second_Value [31:0] $end
$var wire 32 B" PC [31:0] $end
$var reg 32 C" Result [31:0] $end
$upscope $end
$scope module Bitwise_OR_Logic $end
$var wire 32 D" AND_Output [31:0] $end
$var wire 32 E" Address26_x4_Output [31:0] $end
$var reg 32 F" Result [31:0] $end
$upscope $end
$scope module CTA_MUX $end
$var wire 32 G" Input_Two [31:0] $end
$var wire 1 ! S $end
$var wire 32 H" Input_One [31:0] $end
$var reg 32 I" Out [31:0] $end
$upscope $end
$scope module CU $end
$var wire 32 J" instruction [31:0] $end
$var parameter 6 K" FUNC_ADD $end
$var parameter 6 L" FUNC_ADDU $end
$var parameter 6 M" FUNC_AND $end
$var parameter 6 N" FUNC_JALR $end
$var parameter 6 O" FUNC_JR $end
$var parameter 6 P" FUNC_MFHI $end
$var parameter 6 Q" FUNC_MFLO $end
$var parameter 6 R" FUNC_MOVN $end
$var parameter 6 S" FUNC_MOVZ $end
$var parameter 6 T" FUNC_MTHI $end
$var parameter 6 U" FUNC_MTLO $end
$var parameter 6 V" FUNC_NOR $end
$var parameter 6 W" FUNC_OR $end
$var parameter 6 X" FUNC_SLL $end
$var parameter 6 Y" FUNC_SLLV $end
$var parameter 6 Z" FUNC_SLT $end
$var parameter 6 [" FUNC_SLTU $end
$var parameter 6 \" FUNC_SRA $end
$var parameter 6 ]" FUNC_SRAV $end
$var parameter 6 ^" FUNC_SRL $end
$var parameter 6 _" FUNC_SRLV $end
$var parameter 6 `" FUNC_SUB $end
$var parameter 6 a" FUNC_SUBU $end
$var parameter 6 b" FUNC_XOR $end
$var parameter 6 c" OPCODE_ADDI $end
$var parameter 6 d" OPCODE_ADDIU $end
$var parameter 6 e" OPCODE_ANDI $end
$var parameter 6 f" OPCODE_BEQ $end
$var parameter 6 g" OPCODE_BGTZ $end
$var parameter 6 h" OPCODE_BLEZ $end
$var parameter 6 i" OPCODE_BNE $end
$var parameter 6 j" OPCODE_J $end
$var parameter 6 k" OPCODE_JAL $end
$var parameter 6 l" OPCODE_LB $end
$var parameter 6 m" OPCODE_LBU $end
$var parameter 6 n" OPCODE_LH $end
$var parameter 6 o" OPCODE_LHU $end
$var parameter 6 p" OPCODE_LUI $end
$var parameter 6 q" OPCODE_LW $end
$var parameter 6 r" OPCODE_ORI $end
$var parameter 6 s" OPCODE_REGIMM $end
$var parameter 6 t" OPCODE_RTYPE $end
$var parameter 6 u" OPCODE_SB $end
$var parameter 6 v" OPCODE_SH $end
$var parameter 6 w" OPCODE_SLTI $end
$var parameter 6 x" OPCODE_SLTIU $end
$var parameter 6 y" OPCODE_SPECIAL $end
$var parameter 6 z" OPCODE_SW $end
$var parameter 6 {" OPCODE_XORI $end
$var parameter 5 |" RT_BAL $end
$var parameter 5 }" RT_BGEZ $end
$var parameter 5 ~" RT_BGEZAL $end
$var parameter 5 !# RT_BLTZ $end
$var parameter 5 "# RT_BLTZAL $end
$var reg 4 ## ID_ALU_OP [3:0] $end
$var reg 2 $# ID_DESTINATION_REGISTER [1:0] $end
$var reg 1 *" ID_HI_ENABLE $end
$var reg 1 )" ID_JALR_JR_INSTR $end
$var reg 1 (" ID_LOAD_INSTR $end
$var reg 1 '" ID_LO_ENABLE $end
$var reg 1 &" ID_MEM_ENABLE $end
$var reg 1 %" ID_MEM_READWRITE $end
$var reg 1 $" ID_MEM_SIGNE $end
$var reg 2 %# ID_MEM_SIZE [1:0] $end
$var reg 3 &# ID_OP_H_S [2:0] $end
$var reg 1 q ID_PC_PLUS8_INSTR $end
$var reg 1 p ID_RF_ENABLE $end
$var reg 1 o ID_UB_INSTR $end
$upscope $end
$scope module CU_MUX $end
$var wire 4 '# ID_ALU_OP [3:0] $end
$var wire 2 (# ID_DESTINATION_REGISTER [1:0] $end
$var wire 1 *" ID_HI_ENABLE $end
$var wire 1 )" ID_JALR_JR_INSTR $end
$var wire 1 (" ID_LOAD_INSTR $end
$var wire 1 '" ID_LO_ENABLE $end
$var wire 1 &" ID_MEM_ENABLE $end
$var wire 1 %" ID_MEM_READWRITE $end
$var wire 1 $" ID_MEM_SIGNE $end
$var wire 2 )# ID_MEM_SIZE [1:0] $end
$var wire 3 *# ID_OP_H_S [2:0] $end
$var wire 1 q ID_PC_PLUS8_INSTR $end
$var wire 1 p ID_RF_ENABLE $end
$var wire 1 o ID_UB_INSTR $end
$var wire 4 +# ZERO_ID_ALU_OP [3:0] $end
$var wire 2 ,# ZERO_ID_DESTINATION_REGISTER [1:0] $end
$var wire 1 -# ZERO_ID_HI_ENABLE $end
$var wire 1 .# ZERO_ID_JALR_JR_INSTR $end
$var wire 1 /# ZERO_ID_LOAD_INSTR $end
$var wire 1 0# ZERO_ID_LO_ENABLE $end
$var wire 1 1# ZERO_ID_MEM_ENABLE $end
$var wire 1 2# ZERO_ID_MEM_READWRITE $end
$var wire 1 3# ZERO_ID_MEM_SIGNE $end
$var wire 2 4# ZERO_ID_MEM_SIZE [1:0] $end
$var wire 3 5# ZERO_ID_OP_H_S [2:0] $end
$var wire 1 6# ZERO_ID_PC_PLUS8_INSTR $end
$var wire 1 7# ZERO_ID_RF_ENABLE $end
$var wire 1 8# ZERO_ID_UB_INSTR $end
$var wire 1 X controlMux $end
$var reg 4 9# OUT_ID_ALU_OP [3:0] $end
$var reg 2 :# OUT_ID_DESTINATION_REGISTER [1:0] $end
$var reg 1 !" OUT_ID_HI_ENABLE $end
$var reg 1 | OUT_ID_JALR_JR_INSTR $end
$var reg 1 { OUT_ID_LOAD_INSTR $end
$var reg 1 z OUT_ID_LO_ENABLE $end
$var reg 1 y OUT_ID_MEM_ENABLE $end
$var reg 1 x OUT_ID_MEM_READWRITE $end
$var reg 1 w OUT_ID_MEM_SIGNE $end
$var reg 2 ;# OUT_ID_MEM_SIZE [1:0] $end
$var reg 3 <# OUT_ID_OP_H_S [2:0] $end
$var reg 1 u OUT_ID_PC_PLUS8_INSTR $end
$var reg 1 t OUT_ID_RF_ENABLE $end
$var reg 1 s OUT_ID_UB_INSTR $end
$upscope $end
$scope module Condition_Handler $end
$var wire 6 =# CH_opcode [5:0] $end
$var wire 1 3" N_FLAG $end
$var wire 5 ># RT [4:0] $end
$var wire 1 2" Z_FLAG $end
$var reg 1 ." CH_Out $end
$var reg 1 /" if_id_reset $end
$upscope $end
$scope module Data_Memory $end
$var wire 9 ?# Address [8:0] $end
$var wire 32 @# DataIn [31:0] $end
$var wire 2 A# Size [1:0] $end
$var wire 1 G SignExtend $end
$var wire 1 I ReadWrite $end
$var wire 1 J Enable $end
$var reg 32 B# DataOut [31:0] $end
$upscope $end
$scope module EX_MEM $end
$var wire 1 6" Clk $end
$var wire 32 C# EX_ADDRESS [31:0] $end
$var wire 1 D# EX_ENABLE_MEM $end
$var wire 1 7" Reset $end
$var wire 1 Z EX_RF_ENABLE $end
$var wire 32 E# EX_PC_PLUS_8 [31:0] $end
$var wire 1 \ EX_PC_PLUS8_INSTR $end
$var wire 2 F# EX_MEM_SIZE [1:0] $end
$var wire 1 b EX_MEM_SIGNE $end
$var wire 1 c EX_MEM_READWRITE $end
$var wire 1 d EX_MEM_ENABLE $end
$var wire 1 e EX_LO_ENABLE $end
$var wire 1 g EX_LOAD_INSTR $end
$var wire 1 i EX_HI_ENABLE $end
$var reg 32 G# OUT_EX_ADDRESS [31:0] $end
$var reg 1 H# OUT_EX_HI_ENABLE $end
$var reg 1 K OUT_EX_LOAD_INSTR $end
$var reg 1 I# OUT_EX_LO_ENABLE $end
$var reg 1 J OUT_EX_MEM_ENABLE $end
$var reg 1 I OUT_EX_MEM_READWRITE $end
$var reg 1 G OUT_EX_MEM_SIGNE $end
$var reg 2 J# OUT_EX_MEM_SIZE [1:0] $end
$var reg 1 E OUT_EX_PC_PLUS8_INSTR $end
$var reg 32 K# OUT_EX_PC_PLUS_8 [31:0] $end
$var reg 1 H OUT_EX_RF_ENABLE $end
$var reg 1 L OUT_EnableMEM $end
$upscope $end
$scope module Hazard $end
$var wire 1 L enableMEM $end
$var wire 5 L# regWB [4:0] $end
$var wire 5 M# regMEM [4:0] $end
$var wire 5 N# regEX [4:0] $end
$var wire 5 O# operandB [4:0] $end
$var wire 5 P# operandA [4:0] $end
$var wire 1 g loadEX $end
$var wire 1 3 enableWB $end
$var wire 1 k enableEX $end
$var reg 1 X controlMux $end
$var reg 2 Q# fwdA [1:0] $end
$var reg 2 R# fwdB [1:0] $end
$var reg 1 - stallIFID $end
$var reg 1 , stallNPC $end
$var reg 1 + stallPC $end
$upscope $end
$scope module Hi $end
$var wire 1 ( HiEnable $end
$var wire 1 6" clk $end
$var wire 32 S# PW [31:0] $end
$var reg 32 T# HiSignal [31:0] $end
$upscope $end
$scope module ID_EX $end
$var wire 1 6" Clk $end
$var wire 4 U# ID_ALU_OP [3:0] $end
$var wire 1 !" ID_HI_ENABLE $end
$var wire 32 V# ID_HI_QS [31:0] $end
$var wire 1 { ID_LOAD_INSTR $end
$var wire 1 z ID_LO_ENABLE $end
$var wire 1 y ID_MEM_ENABLE $end
$var wire 1 x ID_MEM_READWRITE $end
$var wire 1 w ID_MEM_SIGNE $end
$var wire 2 W# ID_MEM_SIZE [1:0] $end
$var wire 3 X# ID_OP_H_S [2:0] $end
$var wire 1 u ID_PC_PLUS8_INSTR $end
$var wire 1 t ID_RF_ENABLE $end
$var wire 1 7" Reset $end
$var wire 32 Y# MX2_RESULT [31:0] $end
$var wire 32 Z# MX1_RESULT [31:0] $end
$var wire 5 [# ID_RT [4:0] $end
$var wire 5 \# ID_REG [4:0] $end
$var wire 32 ]# ID_PC_PLUS8_RESULT [31:0] $end
$var wire 32 ^# ID_PC [31:0] $end
$var wire 32 _# ID_LO_QS [31:0] $end
$var wire 16 `# ID_IMM16 [15:0] $end
$var reg 1 k OUT_EnableEX $end
$var reg 4 a# OUT_ID_ALU_OP [3:0] $end
$var reg 1 i OUT_ID_HI_ENABLE $end
$var reg 32 b# OUT_ID_HI_QS [31:0] $end
$var reg 16 c# OUT_ID_IMM16 [15:0] $end
$var reg 1 g OUT_ID_LOAD_INSTR $end
$var reg 1 e OUT_ID_LO_ENABLE $end
$var reg 32 d# OUT_ID_LO_QS [31:0] $end
$var reg 1 d OUT_ID_MEM_ENABLE $end
$var reg 1 c OUT_ID_MEM_READWRITE $end
$var reg 1 b OUT_ID_MEM_SIGNE $end
$var reg 2 e# OUT_ID_MEM_SIZE [1:0] $end
$var reg 32 f# OUT_ID_MX1_RESULT [31:0] $end
$var reg 32 g# OUT_ID_MX2_RESULT [31:0] $end
$var reg 3 h# OUT_ID_OP_H_S [2:0] $end
$var reg 32 i# OUT_ID_PC [31:0] $end
$var reg 1 \ OUT_ID_PC_PLUS8_INSTR $end
$var reg 32 j# OUT_ID_PC_PLUS8_RESULT [31:0] $end
$var reg 1 Z OUT_ID_RF_ENABLE $end
$var reg 5 k# OUT_ID_RT [4:0] $end
$var reg 5 l# OUT_regEX [4:0] $end
$var reg 5 m# OUT_regMEM [4:0] $end
$var reg 5 n# OUT_regWB [4:0] $end
$upscope $end
$scope module ID_MUX_Destination $end
$var wire 5 o# R31 [4:0] $end
$var wire 5 p# RD [4:0] $end
$var wire 5 q# RT [4:0] $end
$var wire 2 r# S [1:0] $end
$var reg 5 s# Out [4:0] $end
$upscope $end
$scope module IF_ID $end
$var wire 1 6" Clk $end
$var wire 1 - LE $end
$var wire 1 /" Reset $end
$var wire 32 t# PC [31:0] $end
$var wire 32 u# DS [31:0] $end
$var reg 16 v# OUT_IF_IMM16 [15:0] $end
$var reg 5 w# OUT_IF_OPERAND_A [4:0] $end
$var reg 5 x# OUT_IF_OPERAND_B [4:0] $end
$var reg 32 y# PC_out [31:0] $end
$var reg 32 z# Qs [31:0] $end
$upscope $end
$scope module Instruction_Memory $end
$var wire 9 {# Address [8:0] $end
$var reg 32 |# DataOut [31:0] $end
$upscope $end
$scope module Low $end
$var wire 1 ) LoEnable $end
$var wire 1 6" clk $end
$var wire 32 }# PW [31:0] $end
$var reg 32 ~# LoSignal [31:0] $end
$upscope $end
$scope module MEM_WB $end
$var wire 1 6" Clk $end
$var wire 32 !$ EX_REGEX [31:0] $end
$var wire 1 ( MEM_HI_ENABLE $end
$var wire 1 ) MEM_LO_ENABLE $end
$var wire 1 * MEM_RF_ENABLE $end
$var wire 32 "$ MEM_TO_REG_MUX_RESULT [31:0] $end
$var wire 1 7" Reset $end
$var reg 1 3 OUT_EnableMEM $end
$var reg 1 #$ OUT_MEM_HI_ENABLE $end
$var reg 1 $$ OUT_MEM_LO_ENABLE $end
$var reg 1 %$ OUT_MEM_RF_ENABLE $end
$var reg 32 &$ OUT_PW_MEM_TO_REG_MUX [31:0] $end
$var reg 32 '$ OUT_RW_REGISTER_FILE [31:0] $end
$upscope $end
$scope module MX1 $end
$var wire 32 ($ EX_Result [31:0] $end
$var wire 32 )$ MEM_Result [31:0] $end
$var wire 2 *$ S [1:0] $end
$var wire 32 +$ WB_Result [31:0] $end
$var wire 32 ,$ ID_Result [31:0] $end
$var reg 32 -$ Out [31:0] $end
$upscope $end
$scope module MX2 $end
$var wire 32 .$ EX_Result [31:0] $end
$var wire 32 /$ MEM_Result [31:0] $end
$var wire 2 0$ S [1:0] $end
$var wire 32 1$ WB_Result [31:0] $end
$var wire 32 2$ ID_Result [31:0] $end
$var reg 32 3$ Out [31:0] $end
$upscope $end
$scope module NPC_SELECTOR_MUX $end
$var wire 32 4$ Input_One [31:0] $end
$var wire 1 5$ S $end
$var wire 32 6$ Input_Two [31:0] $end
$var reg 32 7$ Out [31:0] $end
$upscope $end
$scope module Operand_Handler $end
$var wire 32 8$ HI [31:0] $end
$var wire 32 9$ LO [31:0] $end
$var wire 32 :$ PB [31:0] $end
$var wire 32 ;$ PC [31:0] $end
$var wire 3 <$ Si [2:0] $end
$var wire 16 =$ imm16 [15:0] $end
$var wire 32 >$ imm16_extended [31:0] $end
$var wire 32 ?$ imm16_concat [31:0] $end
$var reg 32 @$ N [31:0] $end
$upscope $end
$scope module PC_Selector_MUX $end
$var wire 32 A$ Input_One [31:0] $end
$var wire 32 B$ Input_Two [31:0] $end
$var wire 1 \ S $end
$var reg 32 C$ Out [31:0] $end
$upscope $end
$scope module PC_reg $end
$var wire 1 6" Clk $end
$var wire 32 D$ DS [31:0] $end
$var wire 1 7" Reset $end
$var wire 1 + stallPC $end
$var reg 32 E$ QS [31:0] $end
$upscope $end
$scope module PLUS_4_BOX_ID $end
$var wire 32 F$ First_Value [31:0] $end
$var wire 32 G$ Second_Value [31:0] $end
$var reg 32 H$ Result [31:0] $end
$upscope $end
$scope module PLUS_8_MUX $end
$var wire 32 I$ Input_One [31:0] $end
$var wire 1 E S $end
$var wire 32 J$ Input_Two [31:0] $end
$var reg 32 K$ Out [31:0] $end
$upscope $end
$scope module Plus_8 $end
$var wire 32 L$ PC [31:0] $end
$var reg 32 M$ Result [31:0] $end
$upscope $end
$scope module Reg_File $end
$var wire 1 6" Clk $end
$var wire 1 * E $end
$var wire 32 N$ PW_DS [31:0] $end
$var wire 5 O$ RA [4:0] $end
$var wire 5 P$ RB [4:0] $end
$var wire 5 Q$ RW [4:0] $end
$var wire 32 R$ Qs_register_inputs_zero [31:0] $end
$var wire 32 S$ Qs_register_inputs_two [31:0] $end
$var wire 32 T$ Qs_register_inputs_twentytwo [31:0] $end
$var wire 32 U$ Qs_register_inputs_twentythree [31:0] $end
$var wire 32 V$ Qs_register_inputs_twentysix [31:0] $end
$var wire 32 W$ Qs_register_inputs_twentyseven [31:0] $end
$var wire 32 X$ Qs_register_inputs_twentyone [31:0] $end
$var wire 32 Y$ Qs_register_inputs_twentynine [31:0] $end
$var wire 32 Z$ Qs_register_inputs_twentyfour [31:0] $end
$var wire 32 [$ Qs_register_inputs_twentyfive [31:0] $end
$var wire 32 \$ Qs_register_inputs_twentyeight [31:0] $end
$var wire 32 ]$ Qs_register_inputs_twenty [31:0] $end
$var wire 32 ^$ Qs_register_inputs_twelve [31:0] $end
$var wire 32 _$ Qs_register_inputs_three [31:0] $end
$var wire 32 `$ Qs_register_inputs_thirtyone [31:0] $end
$var wire 32 a$ Qs_register_inputs_thirty [31:0] $end
$var wire 32 b$ Qs_register_inputs_thirteen [31:0] $end
$var wire 32 c$ Qs_register_inputs_ten [31:0] $end
$var wire 32 d$ Qs_register_inputs_sixteen [31:0] $end
$var wire 32 e$ Qs_register_inputs_six [31:0] $end
$var wire 32 f$ Qs_register_inputs_seventeen [31:0] $end
$var wire 32 g$ Qs_register_inputs_seven [31:0] $end
$var wire 32 h$ Qs_register_inputs_one [31:0] $end
$var wire 32 i$ Qs_register_inputs_nineteen [31:0] $end
$var wire 32 j$ Qs_register_inputs_nine [31:0] $end
$var wire 32 k$ Qs_register_inputs_fourteen [31:0] $end
$var wire 32 l$ Qs_register_inputs_four [31:0] $end
$var wire 32 m$ Qs_register_inputs_five [31:0] $end
$var wire 32 n$ Qs_register_inputs_fifteen [31:0] $end
$var wire 32 o$ Qs_register_inputs_eleven [31:0] $end
$var wire 32 p$ Qs_register_inputs_eighteen [31:0] $end
$var wire 32 q$ Qs_register_inputs_eight [31:0] $end
$var wire 32 r$ PB [31:0] $end
$var wire 32 s$ PA [31:0] $end
$var wire 1 t$ O_Ldzero $end
$var wire 1 u$ O_Ldtwo $end
$var wire 1 v$ O_Ldtwentytwo $end
$var wire 1 w$ O_Ldtwentythree $end
$var wire 1 x$ O_Ldtwentysix $end
$var wire 1 y$ O_Ldtwentyseven $end
$var wire 1 z$ O_Ldtwentyone $end
$var wire 1 {$ O_Ldtwentynine $end
$var wire 1 |$ O_Ldtwentyfour $end
$var wire 1 }$ O_Ldtwentyfive $end
$var wire 1 ~$ O_Ldtwentyeight $end
$var wire 1 !% O_Ldtwenty $end
$var wire 1 "% O_Ldtwelve $end
$var wire 1 #% O_Ldthree $end
$var wire 1 $% O_Ldthirtyone $end
$var wire 1 %% O_Ldthirty $end
$var wire 1 &% O_Ldthirteen $end
$var wire 1 '% O_Ldten $end
$var wire 1 (% O_Ldsixteen $end
$var wire 1 )% O_Ldsix $end
$var wire 1 *% O_Ldseventeen $end
$var wire 1 +% O_Ldseven $end
$var wire 1 ,% O_Ldone $end
$var wire 1 -% O_Ldnineteen $end
$var wire 1 .% O_Ldnine $end
$var wire 1 /% O_Ldfourteen $end
$var wire 1 0% O_Ldfour $end
$var wire 1 1% O_Ldfive $end
$var wire 1 2% O_Ldfifteen $end
$var wire 1 3% O_Ldeleven $end
$var wire 1 4% O_Ldeighteen $end
$var wire 1 5% O_Ldeight $end
$scope module Decoder $end
$var wire 1 * E $end
$var wire 5 6% RW [4:0] $end
$var reg 1 5% Oeight $end
$var reg 1 4% Oeighteen $end
$var reg 1 3% Oeleven $end
$var reg 1 2% Ofifteen $end
$var reg 1 1% Ofive $end
$var reg 1 0% Ofour $end
$var reg 1 /% Ofourteen $end
$var reg 1 .% Onine $end
$var reg 1 -% Onineteen $end
$var reg 1 ,% Oone $end
$var reg 1 +% Oseven $end
$var reg 1 *% Oseventeen $end
$var reg 1 )% Osix $end
$var reg 1 (% Osixteen $end
$var reg 1 '% Oten $end
$var reg 1 &% Othirteen $end
$var reg 1 %% Othirty $end
$var reg 1 $% Othirtyone $end
$var reg 1 #% Othree $end
$var reg 1 "% Otwelve $end
$var reg 1 !% Otwenty $end
$var reg 1 ~$ Otwentyeight $end
$var reg 1 }$ Otwentyfive $end
$var reg 1 |$ Otwentyfour $end
$var reg 1 {$ Otwentynine $end
$var reg 1 z$ Otwentyone $end
$var reg 1 y$ Otwentyseven $end
$var reg 1 x$ Otwentysix $end
$var reg 1 w$ Otwentythree $end
$var reg 1 v$ Otwentytwo $end
$var reg 1 u$ Otwo $end
$var reg 1 t$ Ozero $end
$upscope $end
$scope module MultiplexerOne $end
$var wire 5 7% R [4:0] $end
$var wire 32 8% Rzero [31:0] $end
$var wire 32 9% Rtwo [31:0] $end
$var wire 32 :% Rtwentytwo [31:0] $end
$var wire 32 ;% Rtwentythree [31:0] $end
$var wire 32 <% Rtwentysix [31:0] $end
$var wire 32 =% Rtwentyseven [31:0] $end
$var wire 32 >% Rtwentyone [31:0] $end
$var wire 32 ?% Rtwentynine [31:0] $end
$var wire 32 @% Rtwentyfour [31:0] $end
$var wire 32 A% Rtwentyfive [31:0] $end
$var wire 32 B% Rtwentyeight [31:0] $end
$var wire 32 C% Rtwenty [31:0] $end
$var wire 32 D% Rtwelve [31:0] $end
$var wire 32 E% Rthree [31:0] $end
$var wire 32 F% Rthirtyone [31:0] $end
$var wire 32 G% Rthirty [31:0] $end
$var wire 32 H% Rthirteen [31:0] $end
$var wire 32 I% Rten [31:0] $end
$var wire 32 J% Rsixteen [31:0] $end
$var wire 32 K% Rsix [31:0] $end
$var wire 32 L% Rseventeen [31:0] $end
$var wire 32 M% Rseven [31:0] $end
$var wire 32 N% Rone [31:0] $end
$var wire 32 O% Rnineteen [31:0] $end
$var wire 32 P% Rnine [31:0] $end
$var wire 32 Q% Rfourteen [31:0] $end
$var wire 32 R% Rfour [31:0] $end
$var wire 32 S% Rfive [31:0] $end
$var wire 32 T% Rfifteen [31:0] $end
$var wire 32 U% Releven [31:0] $end
$var wire 32 V% Reighteen [31:0] $end
$var wire 32 W% Reight [31:0] $end
$var reg 32 X% P [31:0] $end
$upscope $end
$scope module MultiplexerTwo $end
$var wire 5 Y% R [4:0] $end
$var wire 32 Z% Rzero [31:0] $end
$var wire 32 [% Rtwo [31:0] $end
$var wire 32 \% Rtwentytwo [31:0] $end
$var wire 32 ]% Rtwentythree [31:0] $end
$var wire 32 ^% Rtwentysix [31:0] $end
$var wire 32 _% Rtwentyseven [31:0] $end
$var wire 32 `% Rtwentyone [31:0] $end
$var wire 32 a% Rtwentynine [31:0] $end
$var wire 32 b% Rtwentyfour [31:0] $end
$var wire 32 c% Rtwentyfive [31:0] $end
$var wire 32 d% Rtwentyeight [31:0] $end
$var wire 32 e% Rtwenty [31:0] $end
$var wire 32 f% Rtwelve [31:0] $end
$var wire 32 g% Rthree [31:0] $end
$var wire 32 h% Rthirtyone [31:0] $end
$var wire 32 i% Rthirty [31:0] $end
$var wire 32 j% Rthirteen [31:0] $end
$var wire 32 k% Rten [31:0] $end
$var wire 32 l% Rsixteen [31:0] $end
$var wire 32 m% Rsix [31:0] $end
$var wire 32 n% Rseventeen [31:0] $end
$var wire 32 o% Rseven [31:0] $end
$var wire 32 p% Rone [31:0] $end
$var wire 32 q% Rnineteen [31:0] $end
$var wire 32 r% Rnine [31:0] $end
$var wire 32 s% Rfourteen [31:0] $end
$var wire 32 t% Rfour [31:0] $end
$var wire 32 u% Rfive [31:0] $end
$var wire 32 v% Rfifteen [31:0] $end
$var wire 32 w% Releven [31:0] $end
$var wire 32 x% Reighteen [31:0] $end
$var wire 32 y% Reight [31:0] $end
$var reg 32 z% P [31:0] $end
$upscope $end
$scope module RegisterEight $end
$var wire 1 6" Clk $end
$var wire 32 {% DS [31:0] $end
$var wire 1 5% Ld $end
$var reg 32 |% Qs [31:0] $end
$upscope $end
$scope module RegisterEighteen $end
$var wire 1 6" Clk $end
$var wire 32 }% DS [31:0] $end
$var wire 1 4% Ld $end
$var reg 32 ~% Qs [31:0] $end
$upscope $end
$scope module RegisterEleven $end
$var wire 1 6" Clk $end
$var wire 32 !& DS [31:0] $end
$var wire 1 3% Ld $end
$var reg 32 "& Qs [31:0] $end
$upscope $end
$scope module RegisterFifteen $end
$var wire 1 6" Clk $end
$var wire 32 #& DS [31:0] $end
$var wire 1 2% Ld $end
$var reg 32 $& Qs [31:0] $end
$upscope $end
$scope module RegisterFive $end
$var wire 1 6" Clk $end
$var wire 32 %& DS [31:0] $end
$var wire 1 1% Ld $end
$var reg 32 && Qs [31:0] $end
$upscope $end
$scope module RegisterFour $end
$var wire 1 6" Clk $end
$var wire 32 '& DS [31:0] $end
$var wire 1 0% Ld $end
$var reg 32 (& Qs [31:0] $end
$upscope $end
$scope module RegisterFourteen $end
$var wire 1 6" Clk $end
$var wire 32 )& DS [31:0] $end
$var wire 1 /% Ld $end
$var reg 32 *& Qs [31:0] $end
$upscope $end
$scope module RegisterNine $end
$var wire 1 6" Clk $end
$var wire 32 +& DS [31:0] $end
$var wire 1 .% Ld $end
$var reg 32 ,& Qs [31:0] $end
$upscope $end
$scope module RegisterNineteen $end
$var wire 1 6" Clk $end
$var wire 32 -& DS [31:0] $end
$var wire 1 -% Ld $end
$var reg 32 .& Qs [31:0] $end
$upscope $end
$scope module RegisterOne $end
$var wire 1 6" Clk $end
$var wire 32 /& DS [31:0] $end
$var wire 1 ,% Ld $end
$var reg 32 0& Qs [31:0] $end
$upscope $end
$scope module RegisterSeven $end
$var wire 1 6" Clk $end
$var wire 32 1& DS [31:0] $end
$var wire 1 +% Ld $end
$var reg 32 2& Qs [31:0] $end
$upscope $end
$scope module RegisterSeventeen $end
$var wire 1 6" Clk $end
$var wire 32 3& DS [31:0] $end
$var wire 1 *% Ld $end
$var reg 32 4& Qs [31:0] $end
$upscope $end
$scope module RegisterSix $end
$var wire 1 6" Clk $end
$var wire 32 5& DS [31:0] $end
$var wire 1 )% Ld $end
$var reg 32 6& Qs [31:0] $end
$upscope $end
$scope module RegisterSixteen $end
$var wire 1 6" Clk $end
$var wire 32 7& DS [31:0] $end
$var wire 1 (% Ld $end
$var reg 32 8& Qs [31:0] $end
$upscope $end
$scope module RegisterTen $end
$var wire 1 6" Clk $end
$var wire 32 9& DS [31:0] $end
$var wire 1 '% Ld $end
$var reg 32 :& Qs [31:0] $end
$upscope $end
$scope module RegisterThirteen $end
$var wire 1 6" Clk $end
$var wire 32 ;& DS [31:0] $end
$var wire 1 &% Ld $end
$var reg 32 <& Qs [31:0] $end
$upscope $end
$scope module RegisterThirty $end
$var wire 1 6" Clk $end
$var wire 32 =& DS [31:0] $end
$var wire 1 %% Ld $end
$var reg 32 >& Qs [31:0] $end
$upscope $end
$scope module RegisterThirtyone $end
$var wire 1 6" Clk $end
$var wire 32 ?& DS [31:0] $end
$var wire 1 $% Ld $end
$var reg 32 @& Qs [31:0] $end
$upscope $end
$scope module RegisterThree $end
$var wire 1 6" Clk $end
$var wire 32 A& DS [31:0] $end
$var wire 1 #% Ld $end
$var reg 32 B& Qs [31:0] $end
$upscope $end
$scope module RegisterTwelve $end
$var wire 1 6" Clk $end
$var wire 32 C& DS [31:0] $end
$var wire 1 "% Ld $end
$var reg 32 D& Qs [31:0] $end
$upscope $end
$scope module RegisterTwenty $end
$var wire 1 6" Clk $end
$var wire 32 E& DS [31:0] $end
$var wire 1 !% Ld $end
$var reg 32 F& Qs [31:0] $end
$upscope $end
$scope module RegisterTwentyeight $end
$var wire 1 6" Clk $end
$var wire 32 G& DS [31:0] $end
$var wire 1 ~$ Ld $end
$var reg 32 H& Qs [31:0] $end
$upscope $end
$scope module RegisterTwentyfive $end
$var wire 1 6" Clk $end
$var wire 32 I& DS [31:0] $end
$var wire 1 }$ Ld $end
$var reg 32 J& Qs [31:0] $end
$upscope $end
$scope module RegisterTwentyfour $end
$var wire 1 6" Clk $end
$var wire 32 K& DS [31:0] $end
$var wire 1 |$ Ld $end
$var reg 32 L& Qs [31:0] $end
$upscope $end
$scope module RegisterTwentynine $end
$var wire 1 6" Clk $end
$var wire 32 M& DS [31:0] $end
$var wire 1 {$ Ld $end
$var reg 32 N& Qs [31:0] $end
$upscope $end
$scope module RegisterTwentyone $end
$var wire 1 6" Clk $end
$var wire 32 O& DS [31:0] $end
$var wire 1 z$ Ld $end
$var reg 32 P& Qs [31:0] $end
$upscope $end
$scope module RegisterTwentyseven $end
$var wire 1 6" Clk $end
$var wire 32 Q& DS [31:0] $end
$var wire 1 y$ Ld $end
$var reg 32 R& Qs [31:0] $end
$upscope $end
$scope module RegisterTwentysix $end
$var wire 1 6" Clk $end
$var wire 32 S& DS [31:0] $end
$var wire 1 x$ Ld $end
$var reg 32 T& Qs [31:0] $end
$upscope $end
$scope module RegisterTwentythree $end
$var wire 1 6" Clk $end
$var wire 32 U& DS [31:0] $end
$var wire 1 w$ Ld $end
$var reg 32 V& Qs [31:0] $end
$upscope $end
$scope module RegisterTwentytwo $end
$var wire 1 6" Clk $end
$var wire 32 W& DS [31:0] $end
$var wire 1 v$ Ld $end
$var reg 32 X& Qs [31:0] $end
$upscope $end
$scope module RegisterTwo $end
$var wire 1 6" Clk $end
$var wire 32 Y& DS [31:0] $end
$var wire 1 u$ Ld $end
$var reg 32 Z& Qs [31:0] $end
$upscope $end
$scope module RegisterZero $end
$var wire 1 6" Clk $end
$var wire 32 [& DS [31:0] $end
$var wire 1 t$ Ld $end
$var reg 32 \& Qs [31:0] $end
$upscope $end
$upscope $end
$scope module SUSSY_MUX $end
$var wire 32 ]& Input_One [31:0] $end
$var wire 32 ^& Input_Two [31:0] $end
$var wire 1 K S $end
$var reg 32 _& Out [31:0] $end
$upscope $end
$scope module UB_MUX $end
$var wire 1 ." INPUT_ONE $end
$var wire 1 `& INPUT_TWO $end
$var wire 1 s S $end
$var reg 1 5 OUT $end
$upscope $end
$scope module UTA_MUX $end
$var wire 32 a& Input_One [31:0] $end
$var wire 32 b& Input_Two [31:0] $end
$var wire 1 ! S $end
$var reg 32 c& Out [31:0] $end
$upscope $end
$scope module X4_SE_Case_One $end
$var wire 16 d& Imm16 [15:0] $end
$var wire 32 e& Imm16_extended [31:0] $end
$var reg 32 f& Result [31:0] $end
$upscope $end
$scope module X4_SE_Case_Two $end
$var wire 26 g& Address26 [25:0] $end
$var wire 32 h& Address26_extended [31:0] $end
$var reg 32 i& Result [31:0] $end
$upscope $end
$scope module nPC_reg $end
$var wire 1 6" Clk $end
$var wire 32 j& DS [31:0] $end
$var wire 1 7" Reset $end
$var wire 1 , stallnPC $end
$var reg 32 k& QS [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000 "#
b0 !#
b10001 ~"
b1 }"
b10001 |"
b1110 {"
b101011 z"
b11100 y"
b1011 x"
b1010 w"
b101001 v"
b101000 u"
b0 t"
b1 s"
b1101 r"
b100011 q"
b1111 p"
b100101 o"
b100001 n"
b100100 m"
b100000 l"
b11 k"
b10 j"
b101 i"
b110 h"
b111 g"
b100 f"
b1100 e"
b1001 d"
b1000 c"
b100110 b"
b100011 a"
b100010 `"
b110 _"
b10 ^"
b111 ]"
b11 \"
b101011 ["
b101010 Z"
b100 Y"
b0 X"
b100101 W"
b100111 V"
b10011 U"
b10001 T"
b1010 S"
b1011 R"
b10010 Q"
b10000 P"
b1000 O"
b1001 N"
b100100 M"
b100001 L"
b100000 K"
$end
#0
$dumpvars
bx k&
bx j&
bx i&
bx h&
bx g&
bx f&
bx e&
bx d&
bx c&
bx b&
bx a&
1`&
bx _&
bx ^&
bx ]&
bx \&
bx [&
bx Z&
bx Y&
bx X&
bx W&
bx V&
bx U&
bx T&
bx S&
bx R&
bx Q&
bx P&
bx O&
bx N&
bx M&
bx L&
bx K&
bx J&
bx I&
bx H&
bx G&
bx F&
bx E&
bx D&
bx C&
bx B&
bx A&
bx @&
bx ?&
bx >&
bx =&
bx <&
bx ;&
bx :&
bx 9&
bx 8&
bx 7&
bx 6&
bx 5&
bx 4&
bx 3&
bx 2&
bx 1&
bx 0&
bx /&
bx .&
bx -&
bx ,&
bx +&
bx *&
bx )&
bx (&
bx '&
bx &&
bx %&
bx $&
bx #&
bx "&
bx !&
bx ~%
bx }%
bx |%
bx {%
bx z%
bx y%
bx x%
bx w%
bx v%
bx u%
bx t%
bx s%
bx r%
bx q%
bx p%
bx o%
bx n%
bx m%
bx l%
bx k%
bx j%
bx i%
bx h%
bx g%
bx f%
bx e%
bx d%
bx c%
bx b%
bx a%
bx `%
bx _%
bx ^%
bx ]%
bx \%
bx [%
bx Z%
bx Y%
bx X%
bx W%
bx V%
bx U%
bx T%
bx S%
bx R%
bx Q%
bx P%
bx O%
bx N%
bx M%
bx L%
bx K%
bx J%
bx I%
bx H%
bx G%
bx F%
bx E%
bx D%
bx C%
bx B%
bx A%
bx @%
bx ?%
bx >%
bx =%
bx <%
bx ;%
bx :%
bx 9%
bx 8%
bx 7%
bx 6%
z5%
z4%
z3%
z2%
z1%
z0%
z/%
z.%
z-%
z,%
z+%
z*%
z)%
z(%
z'%
z&%
z%%
z$%
z#%
z"%
z!%
z~$
z}$
z|$
z{$
zz$
zy$
zx$
zw$
zv$
zu$
zt$
bx s$
bx r$
bx q$
bx p$
bx o$
bx n$
bx m$
bx l$
bx k$
bx j$
bx i$
bx h$
bx g$
bx f$
bx e$
bx d$
bx c$
bx b$
bx a$
bx `$
bx _$
bx ^$
bx ]$
bx \$
bx [$
bx Z$
bx Y$
bx X$
bx W$
bx V$
bx U$
bx T$
bx S$
bx R$
bx Q$
bx P$
bx O$
bx N$
bx M$
bx L$
bx K$
bx J$
bx I$
bx H$
bx G$
bx F$
bx E$
bx D$
bx C$
bx B$
bx A$
bz @$
bx0000000000000000 ?$
bx >$
bx =$
bx <$
bx ;$
bx :$
bx 9$
bx 8$
bx 7$
bx 6$
15$
bx 4$
bx 3$
bx 2$
bx 1$
bx 0$
bz /$
bz .$
bx -$
bx ,$
bx +$
bx *$
bz )$
bz ($
bx '$
bx &$
x%$
x$$
x#$
bz "$
bz !$
bx ~#
bx }#
bx |#
bx {#
bx z#
bx y#
bx x#
bx w#
bx v#
bx u#
bx t#
bx s#
bx r#
bx q#
bx p#
b11111 o#
bx n#
bx m#
bx l#
bx k#
bx j#
bx i#
bx h#
bx g#
bx f#
bx e#
bx d#
bx c#
bx b#
bx a#
bx `#
bx _#
bx ^#
bx ]#
bx \#
bx [#
bx Z#
bx Y#
bx X#
bx W#
bx V#
bx U#
bx T#
bx S#
bx R#
bx Q#
bx P#
bx O#
bx N#
bx M#
bx L#
bx K#
bx J#
xI#
xH#
bx G#
bx F#
bx E#
zD#
bx C#
bx B#
bx A#
bz @#
bx ?#
bz >#
bz =#
bx <#
bx ;#
bx :#
bx 9#
08#
07#
06#
b0 5#
b0 4#
03#
02#
01#
00#
0/#
0.#
0-#
b0 ,#
b0 +#
bx *#
bx )#
bx (#
bx '#
bx &#
bx %#
bx $#
bx ##
bx J"
bx I"
bx H"
bz G"
bx F"
bx E"
bx D"
bx C"
bx B"
b11110000000000000000000000000000 A"
bx @"
bx ?"
bx >"
bx ="
bx <"
bz ;"
b10000000000000000000000000000011 :"
b1 9"
b0 8"
17"
06"
b0 5"
bx 4"
x3"
x2"
bx 1"
bx 0"
x/"
x."
bx -"
bx ,"
bx +"
x*"
x)"
x("
x'"
x&"
x%"
x$"
bx #"
bx ""
x!"
bx ~
bx }
x|
x{
xz
xy
xx
xw
bx v
xu
xt
xs
bx r
xq
xp
xo
bx n
bx m
bx l
xk
bx j
xi
bx h
xg
bx f
xe
xd
xc
xb
bx a
bx `
bx _
bx ^
bx ]
x\
bx [
xZ
bz Y
xX
bx W
bx V
bx U
bx T
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
xL
xK
xJ
xI
xH
xG
bx F
xE
bx D
bx C
bx B
bx A
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
x5
bx 4
x3
bx 2
bx 1
bx 0
bx /
bx .
x-
x,
x+
z*
z)
z(
bz '
x&
x%
bz $
bz #
bz "
z!
$end
#4
b100100000001010000000000110100 m
b100100000001010000000000110100 u#
b100100000001010000000000110100 |#
b0 >
b0 C$
b0 <
b0 K$
b1000 .
b1000 @"
b1000 j&
b0 {#
z$%
z%%
z{$
z~$
zy$
zx$
z}$
z|$
zw$
zv$
zz$
z!%
z-%
z4%
z*%
z(%
z2%
z/%
z&%
z"%
z3%
z'%
z.%
z5%
z+%
z)%
z1%
z0%
z#%
zu$
z,%
zt$
bx Y
bx ;"
bx @$
0X
1-
1,
1+
b100 /
b100 ?"
b100 7$
b100 D$
b0 ?
b0 t#
b0 E$
b0 P
b0 i#
b0 ;$
b0 k#
b0 1
b0 L#
b0 n#
b0 Q$
b0 6%
b0 C
b0 M#
b0 m#
b0 [
b0 N#
b0 l#
0k
b0 f
b0 d#
b0 9$
b0 j
b0 b#
b0 8$
b0 ]
b0 E#
b0 j#
b0 A$
0b
b0 a
b0 F#
b0 e#
0c
0d
b0 ^
b0 h#
b0 <$
0\
0e
0i
0Z
0g
b0 l
b0 ="
b0 a#
0L
0G
b0 F
b0 A#
b0 J#
0I
0J
b0 D
b0 K#
b0 I$
0E
0&
0I#
0%
0H#
0H
0K
b0 &$
b0 2
b0 S#
b0 }#
b0 '$
b0 +$
b0 1$
b0 N$
b0 {%
b0 }%
b0 !&
b0 #&
b0 %&
b0 '&
b0 )&
b0 +&
b0 -&
b0 /&
b0 1&
b0 3&
b0 5&
b0 7&
b0 9&
b0 ;&
b0 =&
b0 ?&
b0 A&
b0 C&
b0 E&
b0 G&
b0 I&
b0 K&
b0 M&
b0 O&
b0 Q&
b0 S&
b0 U&
b0 W&
b0 Y&
b0 [&
0$$
0#$
0%$
b100 0
b100 6$
b100 k&
16"
#5
07"
#6
06"
#8
b101 B
b101 \#
b101 s#
0w
b0 v
b0 ;#
b0 W#
0x
0y
b101 }
b101 <#
b101 X#
b1 ~
b1 :#
b1 r#
0|
0s
0u
0z
0!"
1t
0{
b0 ""
b0 9#
b0 U#
b101000000000011010000 0"
b101000000000011010000 F"
b101000000000011010000 a&
b101000000000011010000 7
b101000000000011010000 E"
b101000000000011010000 i&
b11010000 6
b11010000 G$
b11010000 f&
b1100 .
b1100 @"
b1100 j&
z$%
z%%
z{$
z~$
zy$
zx$
z}$
z|$
zw$
zv$
zz$
z!%
z-%
z4%
z*%
z(%
z2%
z/%
z&%
z"%
z3%
z'%
z.%
z5%
z+%
z)%
z1%
z0%
z#%
zu$
z,%
zt$
bz Y
bz ;"
bz @$
b0 :
b0 ,$
b0 s$
b0 X%
b1100 ;
b1100 ]#
b1100 M$
b0 1"
b0 C"
b0 D"
b101 q#
b0 p#
b1010000000000110100 h&
b1010000000000110100 g&
0$"
b0 #"
b0 %#
b0 )#
0%"
0&"
b101 r
b101 &#
b101 *#
b1 +"
b1 $#
b1 (#
0)"
0o
0q
0'"
0*"
1p
0("
b0 ,"
b0 ##
b0 '#
b10000000101100000000000000000000 m
b10000000101100000000000000000000 u#
b10000000101100000000000000000000 |#
b1000 /
b1000 ?"
b1000 7$
b1000 D$
bz &$
bz 2
bz S#
bz }#
bz '$
bz +$
bz 1$
bz N$
bz {%
bz }%
bz !&
bz #&
bz %&
bz '&
bz )&
bz +&
bz -&
bz /&
bz 1&
bz 3&
bz 5&
bz 7&
bz 9&
bz ;&
bz =&
bz ?&
bz A&
bz C&
bz E&
bz G&
bz I&
bz K&
bz M&
bz O&
bz Q&
bz S&
bz U&
bz W&
bz Y&
bz [&
z$$
z#$
z%$
zL
bx P
bx i#
bx ;$
bx 1
bx L#
bx n#
bx Q$
bx 6%
bx C
bx M#
bx m#
bx [
bx N#
bx l#
xk
bx f
bx d#
bx 9$
bx j
bx b#
bx 8$
bx ]
bx E#
bx j#
bx A$
bx k#
xb
bx a
bx F#
bx e#
xc
xd
bx ^
bx h#
bx <$
x\
xe
xi
xZ
xg
bx l
bx ="
bx a#
b101 Q
b101 O#
b101 [#
b101 x#
b101 P$
b101 Y%
b0 R
b0 P#
b0 w#
b0 O$
b0 7%
b110100 e&
b110100 T
b110100 `#
b110100 v#
b110100 d&
b1000 F$
b100 O
b100 B"
b100 ^#
b100 y#
b100 L$
b100100000001010000000000110100 S
b100100000001010000000000110100 J"
b100100000001010000000000110100 z#
b100 {#
b100 ?
b100 t#
b100 E$
b1000 0
b1000 6$
b1000 k&
16"
#10
06"
#12
b10000 B
b10000 \#
b10000 s#
1w
1y
b100 }
b100 <#
b100 X#
0t
1{
b1100 >
b1100 C$
b10110000000000000000000000 7
b10110000000000000000000000 E"
b10110000000000000000000000 i&
b10000 .
b10000 @"
b10000 j&
bx :
bx ,$
bx s$
bx X%
b0 6
b0 G$
b0 f&
b10000 q#
b101100000000000000000000 h&
b101100000000000000000000 g&
1$"
1&"
1("
b100 r
b100 &#
b100 *#
b1 +"
b1 $#
b1 (#
0p
z$%
z%%
z{$
z~$
zy$
zx$
z}$
z|$
zw$
zv$
zz$
z!%
z-%
z4%
z*%
z(%
z2%
z/%
z&%
z"%
z3%
z'%
z.%
z5%
z+%
z)%
z1%
z0%
z#%
zu$
z,%
zt$
bx0000000000000000 Y
bx0000000000000000 ;"
bx0000000000000000 @$
b0x V
b0x R#
b0x 0$
b0x W
b0x Q#
b0x *$
b10010000101100010000000000000001 m
b10010000101100010000000000000001 u#
b10010000101100010000000000000001 |#
b1100 /
b1100 ?"
b1100 7$
b1100 D$
b10000 Q
b10000 O#
b10000 [#
b10000 x#
b10000 P$
b10000 Y%
b101 R
b101 P#
b101 w#
b101 O$
b101 7%
b0 e&
b0 T
b0 `#
b0 v#
b0 d&
b10000000101100000000000000000000 S
b10000000101100000000000000000000 J"
b10000000101100000000000000000000 z#
b100 P
b100 i#
b100 ;$
b10100 1
b10100 L#
b10100 n#
b10100 Q$
b10100 6%
b100 C
b100 M#
b100 m#
b1100 ]
b1100 E#
b1100 j#
b1100 A$
b101 k#
0b
b0 a
b0 F#
b0 e#
0c
0d
b101 ^
b101 h#
b101 <$
0\
0e
0i
1Z
0g
b0 l
b0 ="
b0 a#
xG
bx F
bx A#
bx J#
xI
xJ
bx D
bx K#
bx I$
xE
x&
xI#
x%
xH#
xH
xK
b1000 {#
b1100 0
b1100 6$
b1100 k&
b1000 ?
b1000 t#
b1000 E$
16"
#14
06"
#16
b10001 B
b10001 \#
b10001 s#
0w
b101 }
b101 <#
b101 X#
1t
b1100 <
b1100 K$
b10110001000000000000000100 7
b10110001000000000000000100 E"
b10110001000000000000000100 i&
b10100 .
b10100 @"
b10100 j&
z$%
z%%
z{$
z~$
zy$
zx$
z}$
z|$
zw$
zv$
zz$
z!%
z-%
z4%
z*%
z(%
z2%
z/%
z&%
z"%
z3%
z'%
z.%
z5%
z+%
z)%
z1%
z0%
z#%
zu$
z,%
zt$
bx Y
bx ;"
bx @$
b100 6
b100 G$
b100 f&
b10100 ;
b10100 ]#
b10100 M$
b10001 q#
b101100010000000000000001 h&
b101100010000000000000001 g&
1p
0$"
1&"
b101 r
b101 &#
b101 *#
b1 +"
b1 $#
b1 (#
1("
b10010000101100100000000000000010 m
b10010000101100100000000000000010 u#
b10010000101100100000000000000010 |#
b10000 /
b10000 ?"
b10000 7$
b10000 D$
0G
b0 F
b0 A#
b0 J#
0I
0J
b1100 D
b1100 K#
b1100 I$
0E
0&
0I#
0%
0H#
1H
0K
b0 1
b0 L#
b0 n#
b0 Q$
b0 6%
b10000 k#
1b
1d
b100 ^
b100 h#
b100 <$
0Z
1g
b10001 Q
b10001 O#
b10001 [#
b10001 x#
b10001 P$
b10001 Y%
b1 e&
b1 T
b1 `#
b1 v#
b1 d&
b10000 F$
b1100 O
b1100 B"
b1100 ^#
b1100 y#
b1100 L$
b10010000101100010000000000000001 S
b10010000101100010000000000000001 J"
b10010000101100010000000000000001 z#
b1100 {#
b1100 ?
b1100 t#
b1100 E$
b10000 0
b10000 6$
b10000 k&
16"
#18
06"
#20
b10010 B
b10010 \#
b10010 s#
b10100 >
b10100 C$
b10110010000000000000001000 7
b10110010000000000000001000 E"
b10110010000000000000001000 i&
b11000 .
b11000 @"
b11000 j&
b1000 6
b1000 G$
b1000 f&
b10010 q#
b101100100000000000000010 h&
b101100100000000000000010 g&
1&"
b101 r
b101 &#
b101 *#
b1 +"
b1 $#
b1 (#
1p
1("
z$%
z%%
z{$
z~$
zy$
zx$
z}$
z|$
zw$
zv$
zz$
z!%
z-%
z4%
z*%
z(%
z2%
z/%
z&%
z"%
z3%
z'%
z.%
z5%
z+%
z)%
z1%
z0%
z#%
zu$
z,%
zt$
bx0000000000000000 Y
bx0000000000000000 ;"
bx0000000000000000 @$
b110000000010000000000000100 m
b110000000010000000000000100 u#
b110000000010000000000000100 |#
b10100 /
b10100 ?"
b10100 7$
b10100 D$
b10010 Q
b10010 O#
b10010 [#
b10010 x#
b10010 P$
b10010 Y%
b10 e&
b10 T
b10 `#
b10 v#
b10 d&
b10010000101100100000000000000010 S
b10010000101100100000000000000010 J"
b10010000101100100000000000000010 z#
b1100 P
b1100 i#
b1100 ;$
b1 1
b1 L#
b1 n#
b1 Q$
b1 6%
b1100 C
b1100 M#
b1100 m#
b10100 ]
b10100 E#
b10100 j#
b10100 A$
b10001 k#
0b
b101 ^
b101 h#
b101 <$
1Z
1G
1J
0H
1K
b10000 {#
b10100 0
b10100 6$
b10100 k&
b10000 ?
b10000 t#
b10000 E$
16"
#22
06"
#24
b0xxxxxxxx 8
b0xxxxxxxx J$
b0xxxxxxxx _&
b0 B
b0 \#
b0 s#
0y
b0 ~
b0 :#
b0 r#
0t
0{
b10 ""
b10 9#
b10 U#
b0xxxxxxxx n
b0xxxxxxxx B#
b0xxxxxxxx ^&
b10100 <
b10100 K$
b11111000000001000000000000010000 7
b11111000000001000000000000010000 E"
b11111000000001000000000000010000 i&
b11100 .
b11100 @"
b11100 j&
z$%
z%%
z{$
z~$
zy$
zx$
z}$
z|$
zw$
zv$
zz$
z!%
z-%
z4%
z*%
z(%
z2%
z/%
z&%
z"%
z3%
z'%
z.%
z5%
z+%
z)%
z1%
z0%
z#%
zu$
z,%
zt$
b10000 6
b10000 G$
b10000 f&
b11100 ;
b11100 ]#
b11100 M$
b1 q#
b11111110000000010000000000000100 h&
b10000000010000000000000100 g&
b10 ,"
b10 ##
b10 '#
0&"
b101 r
b101 &#
b101 *#
b0 +"
b0 $#
b0 (#
0p
0("
b0 m
b0 u#
b0 |#
b11000 /
b11000 ?"
b11000 7$
b11000 D$
0G
b10100 D
b10100 K#
b10100 I$
1H
b10 1
b10 L#
b10 n#
b10 Q$
b10 6%
b10010 k#
b1 Q
b1 O#
b1 [#
b1 x#
b1 P$
b1 Y%
b10000 R
b10000 P#
b10000 w#
b10000 O$
b10000 7%
b100 e&
b100 T
b100 `#
b100 v#
b100 d&
b11000 F$
b10100 O
b10100 B"
b10100 ^#
b10100 y#
b10100 L$
b110000000010000000000000100 S
b110000000010000000000000100 J"
b110000000010000000000000100 z#
b10100 {#
b10100 ?
b10100 t#
b10100 E$
b11000 0
b11000 6$
b11000 k&
16"
#26
06"
#28
b0 }
b0 <#
b0 X#
b0 ""
b0 9#
b0 U#
b11100 >
b11100 C$
b0 0"
b0 F"
b0 a&
b0 7
b0 E"
b0 i&
b100000 .
b100000 @"
b100000 j&
b0 9
b0 2$
b0 r$
b0 z%
b0 :
b0 ,$
b0 s$
b0 X%
b0 6
b0 G$
b0 f&
b0 q#
b0 h&
b0 g&
b0 r
b0 &#
b0 *#
b0 ,"
b0 ##
b0 '#
z$%
z%%
z{$
z~$
zy$
zx$
z}$
z|$
zw$
zv$
zz$
z!%
z-%
z4%
z*%
z(%
z2%
z/%
z&%
z"%
z3%
z'%
z.%
z5%
z+%
z)%
z1%
z0%
z#%
zu$
z,%
zt$
bx0000000000000000 4"
bx0000000000000000 >"
bx0000000000000000 C#
bx0000000000000000 B$
b10010100010011000000100011 m
b10010100010011000000100011 u#
b10010100010011000000100011 |#
b11100 /
b11100 ?"
b11100 7$
b11100 D$
b0 Q
b0 O#
b0 [#
b0 x#
b0 P$
b0 Y%
b0 R
b0 P#
b0 w#
b0 O$
b0 7%
b0 e&
b0 T
b0 `#
b0 v#
b0 d&
b0 S
b0 J"
b0 z#
b10100 P
b10100 i#
b10100 ;$
b100 1
b100 L#
b100 n#
b100 Q$
b100 6%
b10100 C
b10100 M#
b10100 m#
b11100 ]
b11100 E#
b11100 j#
b11100 A$
b1 k#
0d
0Z
0g
b10 l
b10 ="
b10 a#
b11000 {#
b11100 0
b11100 6$
b11100 k&
b11000 ?
b11000 t#
b11000 E$
16"
#30
06"
#32
b110 B
b110 \#
b110 s#
1t
b1 ""
b1 9#
b1 U#
b11100 <
b11100 K$
bx0000000000000000 8
bx0000000000000000 J$
bx0000000000000000 _&
b11111001010001001100000010001100 0"
b11111001010001001100000010001100 F"
b11111001010001001100000010001100 a&
b11111001010001001100000010001100 7
b11111001010001001100000010001100 E"
b11111001010001001100000010001100 i&
b100100 .
b100100 @"
b100100 j&
b0 ?#
z$%
z%%
z{$
z~$
zy$
zx$
z}$
z|$
zw$
zv$
zz$
z!%
z-%
z4%
z*%
z(%
z2%
z/%
z&%
z"%
z3%
z'%
z.%
z5%
z+%
z)%
z1%
z0%
z#%
zu$
z,%
zt$
bx Y
bx ;"
bx @$
bx 4"
bx >"
bx C#
bx B$
bx 9
bx 2$
bx r$
bx z%
bx :
bx ,$
bx s$
bx X%
b1100000010001100 6
b1100000010001100 G$
b1100000010001100 f&
b100100 ;
b100100 ]#
b100100 M$
b10001 q#
b110 p#
b11111110010100010011000000100011 h&
b10010100010011000000100011 g&
b1 ,"
b1 ##
b1 '#
1p
b10000000000000000000000000010 m
b10000000000000000000000000010 u#
b10000000000000000000000000010 |#
b100000 /
b100000 ?"
b100000 7$
b100000 D$
bx0000000000000000 M
bx0000000000000000 G#
bx0000000000000000 ]&
0J
b11100 D
b11100 K#
b11100 I$
0H
0K
b0 1
b0 L#
b0 n#
b0 Q$
b0 6%
b0 k#
b0 ^
b0 h#
b0 <$
b0 l
b0 ="
b0 a#
b10001 Q
b10001 O#
b10001 [#
b10001 x#
b10001 P$
b10001 Y%
b10010 R
b10010 P#
b10010 w#
b10010 O$
b10010 7%
b11000000100011 e&
b11000000100011 T
b11000000100011 `#
b11000000100011 v#
b11000000100011 d&
b100000 F$
b11100 O
b11100 B"
b11100 ^#
b11100 y#
b11100 L$
b10010100010011000000100011 S
b10010100010011000000100011 J"
b10010100010011000000100011 z#
b11100 {#
b11100 ?
b11100 t#
b11100 E$
b100000 0
b100000 6$
b100000 k&
16"
#34
06"
#36
15
b0 B
b0 \#
b0 s#
b101 }
b101 <#
b101 X#
1s
0t
b0 ""
b0 9#
b0 U#
b100100 >
b100100 C$
bx 8
bx J$
bx _&
b1000 7
b1000 E"
b1000 i&
b101000 .
b101000 @"
b101000 j&
b0 9
b0 2$
b0 r$
b0 z%
b0 :
b0 ,$
b0 s$
b0 X%
b1000 6
b1000 G$
b1000 f&
b0 q#
b0 p#
b10 h&
b10 g&
b101 r
b101 &#
b101 *#
1o
0p
b0 ,"
b0 ##
b0 '#
z$%
z%%
z{$
z~$
zy$
zx$
z}$
z|$
zw$
zv$
zz$
z!%
z-%
z4%
z*%
z(%
z2%
z/%
z&%
z"%
z3%
z'%
z.%
z5%
z+%
z)%
z1%
z0%
z#%
zu$
z,%
zt$
bx ?#
b0 m
b0 u#
b0 |#
b100100 /
b100100 ?"
b100100 7$
b100100 D$
b0 Q
b0 O#
b0 [#
b0 x#
b0 P$
b0 Y%
b0 R
b0 P#
b0 w#
b0 O$
b0 7%
b10 e&
b10 T
b10 `#
b10 v#
b10 d&
b10000000000000000000000000010 S
b10000000000000000000000000010 J"
b10000000000000000000000000010 z#
b11100 P
b11100 i#
b11100 ;$
b11 1
b11 L#
b11 n#
b11 Q$
b11 6%
b11100 C
b11100 M#
b11100 m#
b100100 ]
b100100 E#
b100100 j#
b100100 A$
b10001 k#
1Z
b1 l
b1 ="
b1 a#
bx M
bx G#
bx ]&
b100000 {#
b100100 0
b100100 6$
b100100 k&
b100000 ?
b100000 t#
b100000 E$
16"
#38
06"
#40
x5
b0 }
b0 <#
b0 X#
0s
b100100 <
b100100 K$
b0 0"
b0 F"
b0 a&
b0 7
b0 E"
b0 i&
b101100 .
b101100 @"
b101100 j&
z$%
z%%
z{$
z~$
zy$
zx$
z}$
z|$
zw$
zv$
zz$
z!%
z-%
z4%
z*%
z(%
z2%
z/%
z&%
z"%
z3%
z'%
z.%
z5%
z+%
z)%
z1%
z0%
z#%
zu$
z,%
zt$
bx0000000000000000 Y
bx0000000000000000 ;"
bx0000000000000000 @$
b0 6
b0 G$
b0 f&
b101100 ;
b101100 ]#
b101100 M$
b0 h&
b0 g&
b0 r
b0 &#
b0 *#
0o
b10010100010011000000100001 m
b10010100010011000000100001 u#
b10010100010011000000100001 |#
b101000 /
b101000 ?"
b101000 7$
b101000 D$
b100100 D
b100100 K#
b100100 I$
1H
b10 1
b10 L#
b10 n#
b10 Q$
b10 6%
b0 k#
b101 ^
b101 h#
b101 <$
0Z
b0 l
b0 ="
b0 a#
b0 e&
b0 T
b0 `#
b0 v#
b0 d&
b101000 F$
b100100 O
b100100 B"
b100100 ^#
b100100 y#
b100100 L$
b0 S
b0 J"
b0 z#
b100100 {#
b100100 ?
b100100 t#
b100100 E$
b101000 0
b101000 6$
b101000 k&
16"
#42
06"
#44
b110 B
b110 \#
b110 s#
1t
b101100 >
b101100 C$
b11111001010001001100000010000100 0"
b11111001010001001100000010000100 F"
b11111001010001001100000010000100 a&
b11111001010001001100000010000100 7
b11111001010001001100000010000100 E"
b11111001010001001100000010000100 i&
b110000 .
b110000 @"
b110000 j&
bx 9
bx 2$
bx r$
bx z%
bx :
bx ,$
bx s$
bx X%
b1100000010000100 6
b1100000010000100 G$
b1100000010000100 f&
b10001 q#
b110 p#
b11111110010100010011000000100001 h&
b10010100010011000000100001 g&
1p
z$%
z%%
z{$
z~$
zy$
zx$
z}$
z|$
zw$
zv$
zz$
z!%
z-%
z4%
z*%
z(%
z2%
z/%
z&%
z"%
z3%
z'%
z.%
z5%
z+%
z)%
z1%
z0%
z#%
zu$
z,%
zt$
bx Y
bx ;"
bx @$
b10100000101001100000000000000011 m
b10100000101001100000000000000011 u#
b10100000101001100000000000000011 |#
b101100 /
b101100 ?"
b101100 7$
b101100 D$
b10001 Q
b10001 O#
b10001 [#
b10001 x#
b10001 P$
b10001 Y%
b10010 R
b10010 P#
b10010 w#
b10010 O$
b10010 7%
b11000000100001 e&
b11000000100001 T
b11000000100001 `#
b11000000100001 v#
b11000000100001 d&
b10010100010011000000100001 S
b10010100010011000000100001 J"
b10010100010011000000100001 z#
b100100 P
b100100 i#
b100100 ;$
b0 1
b0 L#
b0 n#
b0 Q$
b0 6%
b100 C
b100 M#
b100 m#
b101100 ]
b101100 E#
b101100 j#
b101100 A$
b0 ^
b0 h#
b0 <$
0H
b101000 {#
b101100 0
b101100 6$
b101100 k&
b101000 ?
b101000 t#
b101000 E$
16"
#46
06"
#48
b0 B
b0 \#
b0 s#
1x
1y
b101 }
b101 <#
b101 X#
b101100 <
b101100 K$
b10100110000000000000001100 7
b10100110000000000000001100 E"
b10100110000000000000001100 i&
b110100 .
b110100 @"
b110100 j&
z$%
z%%
z{$
z~$
zy$
zx$
z}$
z|$
zw$
zv$
zz$
z!%
z-%
z4%
z*%
z(%
z2%
z/%
z&%
z"%
z3%
z'%
z.%
z5%
z+%
z)%
z1%
z0%
z#%
zu$
z,%
zt$
b1100 6
b1100 G$
b1100 f&
b110100 ;
b110100 ]#
b110100 M$
b110 q#
b0 p#
b101001100000000000000011 h&
b101001100000000000000011 g&
b101 r
b101 &#
b101 *#
1%"
1&"
1p
b10000000000001111111111111111 m
b10000000000001111111111111111 u#
b10000000000001111111111111111 |#
b110000 /
b110000 ?"
b110000 7$
b110000 D$
b101100 D
b101100 K#
b101100 I$
b1 1
b1 L#
b1 n#
b1 Q$
b1 6%
b10001 k#
1Z
b110 Q
b110 O#
b110 [#
b110 x#
b110 P$
b110 Y%
b101 R
b101 P#
b101 w#
b101 O$
b101 7%
b11 e&
b11 T
b11 `#
b11 v#
b11 d&
b110000 F$
b101100 O
b101100 B"
b101100 ^#
b101100 y#
b101100 L$
b10100000101001100000000000000011 S
b10100000101001100000000000000011 J"
b10100000101001100000000000000011 z#
b101100 {#
b101100 ?
b101100 t#
b101100 E$
b110000 0
b110000 6$
b110000 k&
16"
#50
06"
#52
b11111 B
b11111 \#
b11111 s#
0x
0y
b0 }
b0 <#
b0 X#
0t
b110100 >
b110100 C$
b111111111111111100 7
b111111111111111100 E"
b111111111111111100 i&
b111000 .
b111000 @"
b111000 j&
b0 9
b0 2$
b0 r$
b0 z%
b0 :
b0 ,$
b0 s$
b0 X%
b11111111111111111111111111111100 6
b11111111111111111111111111111100 G$
b11111111111111111111111111111100 f&
b0 q#
b11111 p#
b1111111111111111 h&
b1111111111111111 g&
0%"
0&"
b0 r
b0 &#
b0 *#
0p
z$%
z%%
z{$
z~$
zy$
zx$
z}$
z|$
zw$
zv$
zz$
z!%
z-%
z4%
z*%
z(%
z2%
z/%
z&%
z"%
z3%
z'%
z.%
z5%
z+%
z)%
z1%
z0%
z#%
zu$
z,%
zt$
bx0000000000000000 Y
bx0000000000000000 ;"
bx0000000000000000 @$
b0 m
b0 u#
b0 |#
b110100 /
b110100 ?"
b110100 7$
b110100 D$
b0 Q
b0 O#
b0 [#
b0 x#
b0 P$
b0 Y%
b0 R
b0 P#
b0 w#
b0 O$
b0 7%
b11111111111111111111111111111111 e&
b1111111111111111 T
b1111111111111111 `#
b1111111111111111 v#
b1111111111111111 d&
b10000000000001111111111111111 S
b10000000000001111111111111111 J"
b10000000000001111111111111111 z#
b101100 P
b101100 i#
b101100 ;$
b11 1
b11 L#
b11 n#
b11 Q$
b11 6%
b1100 C
b1100 M#
b1100 m#
b110100 ]
b110100 E#
b110100 j#
b110100 A$
b110 k#
1c
1d
b101 ^
b101 h#
b101 <$
1H
b110000 {#
b110100 0
b110100 6$
b110100 k&
b110000 ?
b110000 t#
b110000 E$
16"
