--Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------
--Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
--Date        : Wed Dec 14 10:53:30 2022
--Host        : entropy running 64-bit Ubuntu 20.04.5 LTS
--Command     : generate_target bram_lutwave.bd
--Design      : bram_lutwave
--Purpose     : IP block netlist
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity accum_sync_imp_10T5441 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    accum_len : out STD_LOGIC_VECTOR ( 23 downto 0 );
    accum_rst : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_in : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
end accum_sync_imp_10T5441;

architecture STRUCTURE of accum_sync_imp_10T5441 is
  component bram_lutwave_accum_len_2 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  end component bram_lutwave_accum_len_2;
  component bram_lutwave_accum_rst_2 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_accum_rst_2;
  component bram_lutwave_sync_in_2 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_sync_in_2;
  signal i0_Dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal i1_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i2_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal usp_rf_data_converter_0_m02_axis_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  accum_len(23 downto 0) <= i0_Dout(23 downto 0);
  accum_rst(0) <= i1_Dout(0);
  sync_in(0) <= i2_Dout(0);
  usp_rf_data_converter_0_m02_axis_tdata(31 downto 0) <= Din(31 downto 0);
accum_len_RnM: component bram_lutwave_accum_len_2
     port map (
      Din(31 downto 0) => usp_rf_data_converter_0_m02_axis_tdata(31 downto 0),
      Dout(23 downto 0) => i0_Dout(23 downto 0)
    );
accum_rst_RnM: component bram_lutwave_accum_rst_2
     port map (
      Din(31 downto 0) => usp_rf_data_converter_0_m02_axis_tdata(31 downto 0),
      Dout(0) => i1_Dout(0)
    );
sync_in_RnM: component bram_lutwave_sync_in_2
     port map (
      Din(31 downto 0) => usp_rf_data_converter_0_m02_axis_tdata(31 downto 0),
      Dout(0) => i2_Dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity accum_sync_imp_1EEW7ZA is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    accum_len : out STD_LOGIC_VECTOR ( 23 downto 0 );
    accum_rst : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_in : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
end accum_sync_imp_1EEW7ZA;

architecture STRUCTURE of accum_sync_imp_1EEW7ZA is
  component bram_lutwave_accum_len_1 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  end component bram_lutwave_accum_len_1;
  component bram_lutwave_accum_rst_1 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_accum_rst_1;
  component bram_lutwave_sync_in_1 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_sync_in_1;
  signal i0_Dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal i1_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i2_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal usp_rf_data_converter_0_m02_axis_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  accum_len(23 downto 0) <= i0_Dout(23 downto 0);
  accum_rst(0) <= i1_Dout(0);
  sync_in(0) <= i2_Dout(0);
  usp_rf_data_converter_0_m02_axis_tdata(31 downto 0) <= Din(31 downto 0);
accum_len_RnM: component bram_lutwave_accum_len_1
     port map (
      Din(31 downto 0) => usp_rf_data_converter_0_m02_axis_tdata(31 downto 0),
      Dout(23 downto 0) => i0_Dout(23 downto 0)
    );
accum_rst_RnM: component bram_lutwave_accum_rst_1
     port map (
      Din(31 downto 0) => usp_rf_data_converter_0_m02_axis_tdata(31 downto 0),
      Dout(0) => i1_Dout(0)
    );
sync_in_RnM: component bram_lutwave_sync_in_1
     port map (
      Din(31 downto 0) => usp_rf_data_converter_0_m02_axis_tdata(31 downto 0),
      Dout(0) => i2_Dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity accum_sync_imp_EL7O75 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    accum_len : out STD_LOGIC_VECTOR ( 23 downto 0 );
    accum_rst : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_in : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
end accum_sync_imp_EL7O75;

architecture STRUCTURE of accum_sync_imp_EL7O75 is
  component bram_lutwave_accum_len_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  end component bram_lutwave_accum_len_0;
  component bram_lutwave_accum_rst_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_accum_rst_0;
  component bram_lutwave_sync_in_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_sync_in_0;
  signal i0_Dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal i1_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i2_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal usp_rf_data_converter_0_m02_axis_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  accum_len(23 downto 0) <= i0_Dout(23 downto 0);
  accum_rst(0) <= i1_Dout(0);
  sync_in(0) <= i2_Dout(0);
  usp_rf_data_converter_0_m02_axis_tdata(31 downto 0) <= Din(31 downto 0);
accum_len_RnM: component bram_lutwave_accum_len_0
     port map (
      Din(31 downto 0) => usp_rf_data_converter_0_m02_axis_tdata(31 downto 0),
      Dout(23 downto 0) => i0_Dout(23 downto 0)
    );
accum_rst_RnM: component bram_lutwave_accum_rst_0
     port map (
      Din(31 downto 0) => usp_rf_data_converter_0_m02_axis_tdata(31 downto 0),
      Dout(0) => i1_Dout(0)
    );
sync_in_RnM: component bram_lutwave_sync_in_0
     port map (
      Din(31 downto 0) => usp_rf_data_converter_0_m02_axis_tdata(31 downto 0),
      Dout(0) => i2_Dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity accum_sync_imp_U461RD is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    accum_len : out STD_LOGIC_VECTOR ( 23 downto 0 );
    accum_rst : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_in : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
end accum_sync_imp_U461RD;

architecture STRUCTURE of accum_sync_imp_U461RD is
  component bram_lutwave_i0_5 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  end component bram_lutwave_i0_5;
  component bram_lutwave_i1_5 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_i1_5;
  component bram_lutwave_i1_6 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_i1_6;
  signal i0_Dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal i1_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i2_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal usp_rf_data_converter_0_m02_axis_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  accum_len(23 downto 0) <= i0_Dout(23 downto 0);
  accum_rst(0) <= i1_Dout(0);
  sync_in(0) <= i2_Dout(0);
  usp_rf_data_converter_0_m02_axis_tdata(31 downto 0) <= Din(31 downto 0);
accum_len_RnM: component bram_lutwave_i0_5
     port map (
      Din(31 downto 0) => usp_rf_data_converter_0_m02_axis_tdata(31 downto 0),
      Dout(23 downto 0) => i0_Dout(23 downto 0)
    );
accum_rst_RnM: component bram_lutwave_i1_5
     port map (
      Din(31 downto 0) => usp_rf_data_converter_0_m02_axis_tdata(31 downto 0),
      Dout(0) => i1_Dout(0)
    );
sync_in_RnM: component bram_lutwave_i1_6
     port map (
      Din(31 downto 0) => usp_rf_data_converter_0_m02_axis_tdata(31 downto 0),
      Dout(0) => i2_Dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity chan1ts_imp_18EZ7L5 is
  port (
    CLK : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 127 downto 0 );
    z : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end chan1ts_imp_18EZ7L5;

architecture STRUCTURE of chan1ts_imp_18EZ7L5 is
  component bram_lutwave_slice_chan1_1 is
  port (
    Din : in STD_LOGIC_VECTOR ( 127 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  end component bram_lutwave_slice_chan1_1;
  component bram_lutwave_mux_0_0 is
  port (
    a_0 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    b_1 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    sel : in STD_LOGIC;
    z : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  end component bram_lutwave_mux_0_0;
  component bram_lutwave_c_counter_binary_0_5 is
  port (
    CLK : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_c_counter_binary_0_5;
  component bram_lutwave_bot64_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 127 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  end component bram_lutwave_bot64_0;
  signal bot65_Dout : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal c_counter_binary_0_Q : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clk_wiz_0_clk_out1 : STD_LOGIC;
  signal mux_0_z : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal slice_chan4_Dout : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal top64_Dout : STD_LOGIC_VECTOR ( 63 downto 0 );
begin
  clk_wiz_0_clk_out1 <= CLK;
  slice_chan4_Dout(127 downto 0) <= Din(127 downto 0);
  z(63 downto 0) <= mux_0_z(63 downto 0);
bot65: component bram_lutwave_bot64_0
     port map (
      Din(127 downto 0) => slice_chan4_Dout(127 downto 0),
      Dout(63 downto 0) => bot65_Dout(63 downto 0)
    );
c_counter_binary_0: component bram_lutwave_c_counter_binary_0_5
     port map (
      CLK => clk_wiz_0_clk_out1,
      Q(0) => c_counter_binary_0_Q(0)
    );
mux_0: component bram_lutwave_mux_0_0
     port map (
      a_0(63 downto 0) => bot65_Dout(63 downto 0),
      b_1(63 downto 0) => top64_Dout(63 downto 0),
      sel => c_counter_binary_0_Q(0),
      z(63 downto 0) => mux_0_z(63 downto 0)
    );
top64: component bram_lutwave_slice_chan1_1
     port map (
      Din(127 downto 0) => slice_chan4_Dout(127 downto 0),
      Dout(63 downto 0) => top64_Dout(63 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity chan2ts_imp_1D846DS is
  port (
    CLK : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 127 downto 0 );
    z : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end chan2ts_imp_1D846DS;

architecture STRUCTURE of chan2ts_imp_1D846DS is
  component bram_lutwave_top64_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 127 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  end component bram_lutwave_top64_0;
  component bram_lutwave_mux_0_1 is
  port (
    a_0 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    b_1 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    sel : in STD_LOGIC;
    z : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  end component bram_lutwave_mux_0_1;
  component bram_lutwave_c_counter_binary_0_7 is
  port (
    CLK : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_c_counter_binary_0_7;
  component bram_lutwave_bot65_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 127 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  end component bram_lutwave_bot65_0;
  signal bot65_Dout : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal c_counter_binary_0_Q : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clk_wiz_0_clk_out1 : STD_LOGIC;
  signal mux_0_z : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal slice_chan4_Dout : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal top64_Dout : STD_LOGIC_VECTOR ( 63 downto 0 );
begin
  clk_wiz_0_clk_out1 <= CLK;
  slice_chan4_Dout(127 downto 0) <= Din(127 downto 0);
  z(63 downto 0) <= mux_0_z(63 downto 0);
bot65: component bram_lutwave_bot65_0
     port map (
      Din(127 downto 0) => slice_chan4_Dout(127 downto 0),
      Dout(63 downto 0) => bot65_Dout(63 downto 0)
    );
c_counter_binary_0: component bram_lutwave_c_counter_binary_0_7
     port map (
      CLK => clk_wiz_0_clk_out1,
      Q(0) => c_counter_binary_0_Q(0)
    );
mux_0: component bram_lutwave_mux_0_1
     port map (
      a_0(63 downto 0) => bot65_Dout(63 downto 0),
      b_1(63 downto 0) => top64_Dout(63 downto 0),
      sel => c_counter_binary_0_Q(0),
      z(63 downto 0) => mux_0_z(63 downto 0)
    );
top64: component bram_lutwave_top64_0
     port map (
      Din(127 downto 0) => slice_chan4_Dout(127 downto 0),
      Dout(63 downto 0) => top64_Dout(63 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity chan3ts1_imp_1JFZPP7 is
  port (
    CLK : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 127 downto 0 );
    z : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end chan3ts1_imp_1JFZPP7;

architecture STRUCTURE of chan3ts1_imp_1JFZPP7 is
  component bram_lutwave_top64_2 is
  port (
    Din : in STD_LOGIC_VECTOR ( 127 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  end component bram_lutwave_top64_2;
  component bram_lutwave_mux_0_3 is
  port (
    a_0 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    b_1 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    sel : in STD_LOGIC;
    z : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  end component bram_lutwave_mux_0_3;
  component bram_lutwave_c_counter_binary_0_9 is
  port (
    CLK : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_c_counter_binary_0_9;
  component bram_lutwave_bot65_2 is
  port (
    Din : in STD_LOGIC_VECTOR ( 127 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  end component bram_lutwave_bot65_2;
  signal bot65_Dout : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal c_counter_binary_0_Q : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clk_wiz_0_clk_out1 : STD_LOGIC;
  signal mux_0_z : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal slice_chan4_Dout : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal top64_Dout : STD_LOGIC_VECTOR ( 63 downto 0 );
begin
  clk_wiz_0_clk_out1 <= CLK;
  slice_chan4_Dout(127 downto 0) <= Din(127 downto 0);
  z(63 downto 0) <= mux_0_z(63 downto 0);
bot65: component bram_lutwave_bot65_2
     port map (
      Din(127 downto 0) => slice_chan4_Dout(127 downto 0),
      Dout(63 downto 0) => bot65_Dout(63 downto 0)
    );
c_counter_binary_0: component bram_lutwave_c_counter_binary_0_9
     port map (
      CLK => clk_wiz_0_clk_out1,
      Q(0) => c_counter_binary_0_Q(0)
    );
mux_0: component bram_lutwave_mux_0_3
     port map (
      a_0(63 downto 0) => bot65_Dout(63 downto 0),
      b_1(63 downto 0) => top64_Dout(63 downto 0),
      sel => c_counter_binary_0_Q(0),
      z(63 downto 0) => mux_0_z(63 downto 0)
    );
top64: component bram_lutwave_top64_2
     port map (
      Din(127 downto 0) => slice_chan4_Dout(127 downto 0),
      Dout(63 downto 0) => top64_Dout(63 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity chan3ts_imp_2DMVNC is
  port (
    CLK : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 127 downto 0 );
    z : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end chan3ts_imp_2DMVNC;

architecture STRUCTURE of chan3ts_imp_2DMVNC is
  component bram_lutwave_top64_1 is
  port (
    Din : in STD_LOGIC_VECTOR ( 127 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  end component bram_lutwave_top64_1;
  component bram_lutwave_mux_0_2 is
  port (
    a_0 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    b_1 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    sel : in STD_LOGIC;
    z : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  end component bram_lutwave_mux_0_2;
  component bram_lutwave_c_counter_binary_0_8 is
  port (
    CLK : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_c_counter_binary_0_8;
  component bram_lutwave_bot65_1 is
  port (
    Din : in STD_LOGIC_VECTOR ( 127 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  end component bram_lutwave_bot65_1;
  signal bot65_Dout : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal c_counter_binary_0_Q : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clk_wiz_0_clk_out1 : STD_LOGIC;
  signal mux_0_z : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal slice_chan4_Dout : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal top64_Dout : STD_LOGIC_VECTOR ( 63 downto 0 );
begin
  clk_wiz_0_clk_out1 <= CLK;
  slice_chan4_Dout(127 downto 0) <= Din(127 downto 0);
  z(63 downto 0) <= mux_0_z(63 downto 0);
bot65: component bram_lutwave_bot65_1
     port map (
      Din(127 downto 0) => slice_chan4_Dout(127 downto 0),
      Dout(63 downto 0) => bot65_Dout(63 downto 0)
    );
c_counter_binary_0: component bram_lutwave_c_counter_binary_0_8
     port map (
      CLK => clk_wiz_0_clk_out1,
      Q(0) => c_counter_binary_0_Q(0)
    );
mux_0: component bram_lutwave_mux_0_2
     port map (
      a_0(63 downto 0) => bot65_Dout(63 downto 0),
      b_1(63 downto 0) => top64_Dout(63 downto 0),
      sel => c_counter_binary_0_Q(0),
      z(63 downto 0) => mux_0_z(63 downto 0)
    );
top64: component bram_lutwave_top64_1
     port map (
      Din(127 downto 0) => slice_chan4_Dout(127 downto 0),
      Dout(63 downto 0) => top64_Dout(63 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ethWrapPort0_imp_1T715BA is
  port (
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    clkb : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 127 downto 0 );
    eth_mdc_0 : out STD_LOGIC;
    eth_mdio_0 : inout STD_LOGIC;
    eth_rst_b_0 : out STD_LOGIC;
    eth_rxck_0 : in STD_LOGIC;
    eth_rxctl_0 : in STD_LOGIC;
    eth_rxd_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    eth_txclk_0 : out STD_LOGIC;
    eth_txctl_0 : out STD_LOGIC;
    eth_txd_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    start : in STD_LOGIC
  );
end ethWrapPort0_imp_1T715BA;

architecture STRUCTURE of ethWrapPort0_imp_1T715BA is
  component bram_lutwave_eth_buffer_0_0 is
  port (
    start : in STD_LOGIC;
    clk_fab : in STD_LOGIC;
    clk_eth : in STD_LOGIC;
    r_data : in STD_LOGIC_VECTOR ( 127 downto 0 );
    w_max_count : in STD_LOGIC_VECTOR ( 8 downto 0 );
    r_max_count : in STD_LOGIC_VECTOR ( 12 downto 0 );
    w_data_addr : out STD_LOGIC_VECTOR ( 8 downto 0 );
    w_data_en : out STD_LOGIC;
    r_data_en : out STD_LOGIC;
    eth_start_trig : out STD_LOGIC;
    r_data_addr : out STD_LOGIC_VECTOR ( 8 downto 0 );
    data_byte : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  end component bram_lutwave_eth_buffer_0_0;
  component bram_lutwave_xlconstant_1_18 is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  end component bram_lutwave_xlconstant_1_18;
  component bram_lutwave_blk_mem_gen_0_16 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 127 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component bram_lutwave_blk_mem_gen_0_16;
  component bram_lutwave_max_count_0 is
  port (
    dout : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  end component bram_lutwave_max_count_0;
  component bram_lutwave_eth_regs_0_0 is
  port (
    src_ip : out STD_LOGIC_VECTOR ( 31 downto 0 );
    src_mac : out STD_LOGIC_VECTOR ( 47 downto 0 );
    dst_ip : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dst_mac : out STD_LOGIC_VECTOR ( 47 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  end component bram_lutwave_eth_regs_0_0;
  component bram_lutwave_ethernet_top_2_0_0 is
  port (
    clk125MHz : in STD_LOGIC;
    switches : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leds : out STD_LOGIC_VECTOR ( 3 downto 0 );
    user_start_eth : in STD_LOGIC;
    i_raw_data_user : out STD_LOGIC;
    i_raw_data_valid : out STD_LOGIC;
    i_raw_data_enable : out STD_LOGIC;
    i_busy : out STD_LOGIC;
    eth_src_mac : in STD_LOGIC_VECTOR ( 47 downto 0 );
    eth_dst_mac : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ip_src_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ip_dst_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    eth_rst_b : out STD_LOGIC;
    eth_mdc : out STD_LOGIC;
    eth_mdio : inout STD_LOGIC;
    eth_rxck : in STD_LOGIC;
    eth_rxctl : in STD_LOGIC;
    eth_rxd : in STD_LOGIC_VECTOR ( 3 downto 0 );
    eth_txck : out STD_LOGIC;
    eth_txctl : out STD_LOGIC;
    eth_txd : out STD_LOGIC_VECTOR ( 3 downto 0 );
    data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    timing_data : in STD_LOGIC_VECTOR ( 119 downto 0 )
  );
  end component bram_lutwave_ethernet_top_2_0_0;
  component bram_lutwave_c_shift_ram_0_7 is
  port (
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    CLK : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  end component bram_lutwave_c_shift_ram_0_7;
  component bram_lutwave_c_accum_0_3 is
  port (
    B : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component bram_lutwave_c_accum_0_3;
  signal Net2 : STD_LOGIC;
  signal Net3 : STD_LOGIC;
  signal blk_mem_gen_0_doutb : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal c_accum_0_Q : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal c_shift_ram_0_Q : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal chan1_Q : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal chan1_accum_snap_sync : STD_LOGIC;
  signal clk_wiz_0_clk_out1 : STD_LOGIC;
  signal eth_buffer_0_data_byte : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal eth_buffer_0_eth_start_trig : STD_LOGIC;
  signal eth_buffer_0_r_data_addr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal eth_buffer_0_r_data_en : STD_LOGIC;
  signal eth_buffer_0_w_data_addr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal eth_buffer_0_w_data_en : STD_LOGIC;
  signal eth_regs_0_dst_ip : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal eth_regs_0_dst_mac : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal eth_regs_0_src_ip : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal eth_regs_0_src_mac : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal eth_rxck_0_1 : STD_LOGIC;
  signal eth_rxctl_0_1 : STD_LOGIC;
  signal eth_rxd_0_1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ethernet_top_2_0_eth_mdc : STD_LOGIC;
  signal ethernet_top_2_0_eth_rst_b : STD_LOGIC;
  signal ethernet_top_2_0_eth_txck : STD_LOGIC;
  signal ethernet_top_2_0_eth_txctl : STD_LOGIC;
  signal ethernet_top_2_0_eth_txd : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_WVALID : STD_LOGIC;
  signal r_max_count_dout : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal rst_ps8_0_99M1_peripheral_aresetn : STD_LOGIC;
  signal xlconstant_1_dout : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ethernet_top_2_0_i_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_ethernet_top_2_0_i_raw_data_enable_UNCONNECTED : STD_LOGIC;
  signal NLW_ethernet_top_2_0_i_raw_data_user_UNCONNECTED : STD_LOGIC;
  signal NLW_ethernet_top_2_0_i_raw_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_ethernet_top_2_0_leds_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  Net2 <= clkb;
  S00_AXI_arready <= ps8_0_axi_periph2_M03_AXI_ARREADY;
  S00_AXI_awready <= ps8_0_axi_periph2_M03_AXI_AWREADY;
  S00_AXI_bresp(1 downto 0) <= ps8_0_axi_periph2_M03_AXI_BRESP(1 downto 0);
  S00_AXI_bvalid <= ps8_0_axi_periph2_M03_AXI_BVALID;
  S00_AXI_rdata(31 downto 0) <= ps8_0_axi_periph2_M03_AXI_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= ps8_0_axi_periph2_M03_AXI_RRESP(1 downto 0);
  S00_AXI_rvalid <= ps8_0_axi_periph2_M03_AXI_RVALID;
  S00_AXI_wready <= ps8_0_axi_periph2_M03_AXI_WREADY;
  chan1_Q(127 downto 0) <= dina(127 downto 0);
  chan1_accum_snap_sync <= start;
  clk_wiz_0_clk_out1 <= s00_axi_aclk;
  eth_mdc_0 <= ethernet_top_2_0_eth_mdc;
  eth_rst_b_0 <= ethernet_top_2_0_eth_rst_b;
  eth_rxck_0_1 <= eth_rxck_0;
  eth_rxctl_0_1 <= eth_rxctl_0;
  eth_rxd_0_1(3 downto 0) <= eth_rxd_0(3 downto 0);
  eth_txclk_0 <= ethernet_top_2_0_eth_txck;
  eth_txctl_0 <= ethernet_top_2_0_eth_txctl;
  eth_txd_0(3 downto 0) <= ethernet_top_2_0_eth_txd(3 downto 0);
  ps8_0_axi_periph2_M03_AXI_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  ps8_0_axi_periph2_M03_AXI_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  ps8_0_axi_periph2_M03_AXI_ARVALID <= S00_AXI_arvalid;
  ps8_0_axi_periph2_M03_AXI_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  ps8_0_axi_periph2_M03_AXI_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  ps8_0_axi_periph2_M03_AXI_AWVALID <= S00_AXI_awvalid;
  ps8_0_axi_periph2_M03_AXI_BREADY <= S00_AXI_bready;
  ps8_0_axi_periph2_M03_AXI_RREADY <= S00_AXI_rready;
  ps8_0_axi_periph2_M03_AXI_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  ps8_0_axi_periph2_M03_AXI_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  ps8_0_axi_periph2_M03_AXI_WVALID <= S00_AXI_wvalid;
  rst_ps8_0_99M1_peripheral_aresetn <= s00_axi_aresetn;
blk_mem_gen_0: component bram_lutwave_blk_mem_gen_0_16
     port map (
      addra(8 downto 0) => eth_buffer_0_w_data_addr(8 downto 0),
      addrb(8 downto 0) => eth_buffer_0_r_data_addr(8 downto 0),
      clka => clk_wiz_0_clk_out1,
      clkb => Net2,
      dina(127 downto 0) => chan1_Q(127 downto 0),
      doutb(127 downto 0) => blk_mem_gen_0_doutb(127 downto 0),
      ena => eth_buffer_0_w_data_en,
      enb => eth_buffer_0_r_data_en,
      wea(0) => eth_buffer_0_w_data_en
    );
c_accum_0: component bram_lutwave_c_accum_0_3
     port map (
      B(0) => eth_buffer_0_eth_start_trig,
      CLK => Net2,
      Q(31 downto 0) => c_accum_0_Q(31 downto 0)
    );
c_shift_ram_0: component bram_lutwave_c_shift_ram_0_7
     port map (
      CLK => Net2,
      D(7 downto 0) => eth_buffer_0_data_byte(7 downto 0),
      Q(7 downto 0) => c_shift_ram_0_Q(7 downto 0)
    );
eth_buffer_0: component bram_lutwave_eth_buffer_0_0
     port map (
      clk_eth => Net2,
      clk_fab => clk_wiz_0_clk_out1,
      data_byte(7 downto 0) => eth_buffer_0_data_byte(7 downto 0),
      eth_start_trig => eth_buffer_0_eth_start_trig,
      r_data(127 downto 0) => blk_mem_gen_0_doutb(127 downto 0),
      r_data_addr(8 downto 0) => eth_buffer_0_r_data_addr(8 downto 0),
      r_data_en => eth_buffer_0_r_data_en,
      r_max_count(12 downto 0) => r_max_count_dout(12 downto 0),
      start => chan1_accum_snap_sync,
      w_data_addr(8 downto 0) => eth_buffer_0_w_data_addr(8 downto 0),
      w_data_en => eth_buffer_0_w_data_en,
      w_max_count(8 downto 0) => xlconstant_1_dout(8 downto 0)
    );
eth_regs_0: component bram_lutwave_eth_regs_0_0
     port map (
      dst_ip(31 downto 0) => eth_regs_0_dst_ip(31 downto 0),
      dst_mac(47 downto 0) => eth_regs_0_dst_mac(47 downto 0),
      s00_axi_aclk => clk_wiz_0_clk_out1,
      s00_axi_araddr(4 downto 0) => ps8_0_axi_periph2_M03_AXI_ARADDR(4 downto 0),
      s00_axi_aresetn => rst_ps8_0_99M1_peripheral_aresetn,
      s00_axi_arprot(2 downto 0) => ps8_0_axi_periph2_M03_AXI_ARPROT(2 downto 0),
      s00_axi_arready => ps8_0_axi_periph2_M03_AXI_ARREADY,
      s00_axi_arvalid => ps8_0_axi_periph2_M03_AXI_ARVALID,
      s00_axi_awaddr(4 downto 0) => ps8_0_axi_periph2_M03_AXI_AWADDR(4 downto 0),
      s00_axi_awprot(2 downto 0) => ps8_0_axi_periph2_M03_AXI_AWPROT(2 downto 0),
      s00_axi_awready => ps8_0_axi_periph2_M03_AXI_AWREADY,
      s00_axi_awvalid => ps8_0_axi_periph2_M03_AXI_AWVALID,
      s00_axi_bready => ps8_0_axi_periph2_M03_AXI_BREADY,
      s00_axi_bresp(1 downto 0) => ps8_0_axi_periph2_M03_AXI_BRESP(1 downto 0),
      s00_axi_bvalid => ps8_0_axi_periph2_M03_AXI_BVALID,
      s00_axi_rdata(31 downto 0) => ps8_0_axi_periph2_M03_AXI_RDATA(31 downto 0),
      s00_axi_rready => ps8_0_axi_periph2_M03_AXI_RREADY,
      s00_axi_rresp(1 downto 0) => ps8_0_axi_periph2_M03_AXI_RRESP(1 downto 0),
      s00_axi_rvalid => ps8_0_axi_periph2_M03_AXI_RVALID,
      s00_axi_wdata(31 downto 0) => ps8_0_axi_periph2_M03_AXI_WDATA(31 downto 0),
      s00_axi_wready => ps8_0_axi_periph2_M03_AXI_WREADY,
      s00_axi_wstrb(3 downto 0) => ps8_0_axi_periph2_M03_AXI_WSTRB(3 downto 0),
      s00_axi_wvalid => ps8_0_axi_periph2_M03_AXI_WVALID,
      src_ip(31 downto 0) => eth_regs_0_src_ip(31 downto 0),
      src_mac(47 downto 0) => eth_regs_0_src_mac(47 downto 0)
    );
ethernet_top_2_0: component bram_lutwave_ethernet_top_2_0_0
     port map (
      clk125MHz => Net2,
      data_0(7 downto 0) => c_shift_ram_0_Q(7 downto 0),
      eth_dst_mac(47 downto 0) => eth_regs_0_dst_mac(47 downto 0),
      eth_mdc => ethernet_top_2_0_eth_mdc,
      eth_mdio => eth_mdio_0,
      eth_rst_b => ethernet_top_2_0_eth_rst_b,
      eth_rxck => eth_rxck_0_1,
      eth_rxctl => eth_rxctl_0_1,
      eth_rxd(3 downto 0) => eth_rxd_0_1(3 downto 0),
      eth_src_mac(47 downto 0) => eth_regs_0_src_mac(47 downto 0),
      eth_txck => ethernet_top_2_0_eth_txck,
      eth_txctl => ethernet_top_2_0_eth_txctl,
      eth_txd(3 downto 0) => ethernet_top_2_0_eth_txd(3 downto 0),
      i_busy => NLW_ethernet_top_2_0_i_busy_UNCONNECTED,
      i_raw_data_enable => NLW_ethernet_top_2_0_i_raw_data_enable_UNCONNECTED,
      i_raw_data_user => NLW_ethernet_top_2_0_i_raw_data_user_UNCONNECTED,
      i_raw_data_valid => NLW_ethernet_top_2_0_i_raw_data_valid_UNCONNECTED,
      ip_dst_addr(31 downto 0) => eth_regs_0_dst_ip(31 downto 0),
      ip_src_addr(31 downto 0) => eth_regs_0_src_ip(31 downto 0),
      leds(3 downto 0) => NLW_ethernet_top_2_0_leds_UNCONNECTED(3 downto 0),
      switches(3 downto 0) => B"0000",
      timing_data(119 downto 32) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      timing_data(31 downto 0) => c_accum_0_Q(31 downto 0),
      user_start_eth => eth_buffer_0_eth_start_trig
    );
r_max_count: component bram_lutwave_max_count_0
     port map (
      dout(12 downto 0) => r_max_count_dout(12 downto 0)
    );
w_max_count: component bram_lutwave_xlconstant_1_18
     port map (
      dout(8 downto 0) => xlconstant_1_dout(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ethWrapPort1_imp_FD5Y8Z is
  port (
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    clkb : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 127 downto 0 );
    eth_mdc_0 : out STD_LOGIC;
    eth_mdio_0 : inout STD_LOGIC;
    eth_rst_b_0 : out STD_LOGIC;
    eth_rxck_0 : in STD_LOGIC;
    eth_rxctl_0 : in STD_LOGIC;
    eth_rxd_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    eth_txclk_0 : out STD_LOGIC;
    eth_txctl_0 : out STD_LOGIC;
    eth_txd_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    start : in STD_LOGIC
  );
end ethWrapPort1_imp_FD5Y8Z;

architecture STRUCTURE of ethWrapPort1_imp_FD5Y8Z is
  component bram_lutwave_eth_buffer_0_1 is
  port (
    start : in STD_LOGIC;
    clk_fab : in STD_LOGIC;
    clk_eth : in STD_LOGIC;
    r_data : in STD_LOGIC_VECTOR ( 127 downto 0 );
    w_max_count : in STD_LOGIC_VECTOR ( 8 downto 0 );
    r_max_count : in STD_LOGIC_VECTOR ( 12 downto 0 );
    w_data_addr : out STD_LOGIC_VECTOR ( 8 downto 0 );
    w_data_en : out STD_LOGIC;
    r_data_en : out STD_LOGIC;
    eth_start_trig : out STD_LOGIC;
    r_data_addr : out STD_LOGIC_VECTOR ( 8 downto 0 );
    data_byte : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  end component bram_lutwave_eth_buffer_0_1;
  component bram_lutwave_w_max_count_0 is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  end component bram_lutwave_w_max_count_0;
  component bram_lutwave_blk_mem_gen_0_17 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 127 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component bram_lutwave_blk_mem_gen_0_17;
  component bram_lutwave_r_max_count_0 is
  port (
    dout : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  end component bram_lutwave_r_max_count_0;
  component bram_lutwave_eth_regs_0_1 is
  port (
    src_ip : out STD_LOGIC_VECTOR ( 31 downto 0 );
    src_mac : out STD_LOGIC_VECTOR ( 47 downto 0 );
    dst_ip : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dst_mac : out STD_LOGIC_VECTOR ( 47 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  end component bram_lutwave_eth_regs_0_1;
  component bram_lutwave_ethernet_top_2_0_1 is
  port (
    clk125MHz : in STD_LOGIC;
    switches : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leds : out STD_LOGIC_VECTOR ( 3 downto 0 );
    user_start_eth : in STD_LOGIC;
    i_raw_data_user : out STD_LOGIC;
    i_raw_data_valid : out STD_LOGIC;
    i_raw_data_enable : out STD_LOGIC;
    i_busy : out STD_LOGIC;
    eth_src_mac : in STD_LOGIC_VECTOR ( 47 downto 0 );
    eth_dst_mac : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ip_src_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ip_dst_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    eth_rst_b : out STD_LOGIC;
    eth_mdc : out STD_LOGIC;
    eth_mdio : inout STD_LOGIC;
    eth_rxck : in STD_LOGIC;
    eth_rxctl : in STD_LOGIC;
    eth_rxd : in STD_LOGIC_VECTOR ( 3 downto 0 );
    eth_txck : out STD_LOGIC;
    eth_txctl : out STD_LOGIC;
    eth_txd : out STD_LOGIC_VECTOR ( 3 downto 0 );
    data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    timing_data : in STD_LOGIC_VECTOR ( 119 downto 0 )
  );
  end component bram_lutwave_ethernet_top_2_0_1;
  component bram_lutwave_c_shift_ram_0_6 is
  port (
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    CLK : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  end component bram_lutwave_c_shift_ram_0_6;
  component bram_lutwave_c_accum_0_2 is
  port (
    B : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component bram_lutwave_c_accum_0_2;
  signal Net2 : STD_LOGIC;
  signal Net3 : STD_LOGIC;
  signal blk_mem_gen_0_doutb : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal c_accum_0_Q : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal c_shift_ram_0_Q : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal chan1_Q : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal chan1_accum_snap_sync : STD_LOGIC;
  signal clk_wiz_0_clk_out1 : STD_LOGIC;
  signal eth_buffer_0_data_byte : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal eth_buffer_0_eth_start_trig : STD_LOGIC;
  signal eth_buffer_0_r_data_addr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal eth_buffer_0_r_data_en : STD_LOGIC;
  signal eth_buffer_0_w_data_addr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal eth_buffer_0_w_data_en : STD_LOGIC;
  signal eth_regs_0_dst_ip : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal eth_regs_0_dst_mac : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal eth_regs_0_src_ip : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal eth_regs_0_src_mac : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal eth_rxck_0_1 : STD_LOGIC;
  signal eth_rxctl_0_1 : STD_LOGIC;
  signal eth_rxd_0_1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ethernet_top_2_0_eth_mdc : STD_LOGIC;
  signal ethernet_top_2_0_eth_rst_b : STD_LOGIC;
  signal ethernet_top_2_0_eth_txck : STD_LOGIC;
  signal ethernet_top_2_0_eth_txctl : STD_LOGIC;
  signal ethernet_top_2_0_eth_txd : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_WVALID : STD_LOGIC;
  signal r_max_count_dout : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal rst_ps8_0_99M1_peripheral_aresetn : STD_LOGIC;
  signal xlconstant_1_dout : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ethernet_top_2_0_i_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_ethernet_top_2_0_i_raw_data_enable_UNCONNECTED : STD_LOGIC;
  signal NLW_ethernet_top_2_0_i_raw_data_user_UNCONNECTED : STD_LOGIC;
  signal NLW_ethernet_top_2_0_i_raw_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_ethernet_top_2_0_leds_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  Net2 <= clkb;
  S00_AXI_arready <= ps8_0_axi_periph2_M03_AXI_ARREADY;
  S00_AXI_awready <= ps8_0_axi_periph2_M03_AXI_AWREADY;
  S00_AXI_bresp(1 downto 0) <= ps8_0_axi_periph2_M03_AXI_BRESP(1 downto 0);
  S00_AXI_bvalid <= ps8_0_axi_periph2_M03_AXI_BVALID;
  S00_AXI_rdata(31 downto 0) <= ps8_0_axi_periph2_M03_AXI_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= ps8_0_axi_periph2_M03_AXI_RRESP(1 downto 0);
  S00_AXI_rvalid <= ps8_0_axi_periph2_M03_AXI_RVALID;
  S00_AXI_wready <= ps8_0_axi_periph2_M03_AXI_WREADY;
  chan1_Q(127 downto 0) <= dina(127 downto 0);
  chan1_accum_snap_sync <= start;
  clk_wiz_0_clk_out1 <= s00_axi_aclk;
  eth_mdc_0 <= ethernet_top_2_0_eth_mdc;
  eth_rst_b_0 <= ethernet_top_2_0_eth_rst_b;
  eth_rxck_0_1 <= eth_rxck_0;
  eth_rxctl_0_1 <= eth_rxctl_0;
  eth_rxd_0_1(3 downto 0) <= eth_rxd_0(3 downto 0);
  eth_txclk_0 <= ethernet_top_2_0_eth_txck;
  eth_txctl_0 <= ethernet_top_2_0_eth_txctl;
  eth_txd_0(3 downto 0) <= ethernet_top_2_0_eth_txd(3 downto 0);
  ps8_0_axi_periph2_M03_AXI_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  ps8_0_axi_periph2_M03_AXI_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  ps8_0_axi_periph2_M03_AXI_ARVALID <= S00_AXI_arvalid;
  ps8_0_axi_periph2_M03_AXI_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  ps8_0_axi_periph2_M03_AXI_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  ps8_0_axi_periph2_M03_AXI_AWVALID <= S00_AXI_awvalid;
  ps8_0_axi_periph2_M03_AXI_BREADY <= S00_AXI_bready;
  ps8_0_axi_periph2_M03_AXI_RREADY <= S00_AXI_rready;
  ps8_0_axi_periph2_M03_AXI_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  ps8_0_axi_periph2_M03_AXI_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  ps8_0_axi_periph2_M03_AXI_WVALID <= S00_AXI_wvalid;
  rst_ps8_0_99M1_peripheral_aresetn <= s00_axi_aresetn;
blk_mem_gen_0: component bram_lutwave_blk_mem_gen_0_17
     port map (
      addra(8 downto 0) => eth_buffer_0_w_data_addr(8 downto 0),
      addrb(8 downto 0) => eth_buffer_0_r_data_addr(8 downto 0),
      clka => clk_wiz_0_clk_out1,
      clkb => Net2,
      dina(127 downto 0) => chan1_Q(127 downto 0),
      doutb(127 downto 0) => blk_mem_gen_0_doutb(127 downto 0),
      ena => eth_buffer_0_w_data_en,
      enb => eth_buffer_0_r_data_en,
      wea(0) => eth_buffer_0_w_data_en
    );
c_accum_0: component bram_lutwave_c_accum_0_2
     port map (
      B(0) => eth_buffer_0_eth_start_trig,
      CLK => Net2,
      Q(31 downto 0) => c_accum_0_Q(31 downto 0)
    );
c_shift_ram_0: component bram_lutwave_c_shift_ram_0_6
     port map (
      CLK => Net2,
      D(7 downto 0) => eth_buffer_0_data_byte(7 downto 0),
      Q(7 downto 0) => c_shift_ram_0_Q(7 downto 0)
    );
eth_buffer_0: component bram_lutwave_eth_buffer_0_1
     port map (
      clk_eth => Net2,
      clk_fab => clk_wiz_0_clk_out1,
      data_byte(7 downto 0) => eth_buffer_0_data_byte(7 downto 0),
      eth_start_trig => eth_buffer_0_eth_start_trig,
      r_data(127 downto 0) => blk_mem_gen_0_doutb(127 downto 0),
      r_data_addr(8 downto 0) => eth_buffer_0_r_data_addr(8 downto 0),
      r_data_en => eth_buffer_0_r_data_en,
      r_max_count(12 downto 0) => r_max_count_dout(12 downto 0),
      start => chan1_accum_snap_sync,
      w_data_addr(8 downto 0) => eth_buffer_0_w_data_addr(8 downto 0),
      w_data_en => eth_buffer_0_w_data_en,
      w_max_count(8 downto 0) => xlconstant_1_dout(8 downto 0)
    );
eth_regs_0: component bram_lutwave_eth_regs_0_1
     port map (
      dst_ip(31 downto 0) => eth_regs_0_dst_ip(31 downto 0),
      dst_mac(47 downto 0) => eth_regs_0_dst_mac(47 downto 0),
      s00_axi_aclk => clk_wiz_0_clk_out1,
      s00_axi_araddr(4 downto 0) => ps8_0_axi_periph2_M03_AXI_ARADDR(4 downto 0),
      s00_axi_aresetn => rst_ps8_0_99M1_peripheral_aresetn,
      s00_axi_arprot(2 downto 0) => ps8_0_axi_periph2_M03_AXI_ARPROT(2 downto 0),
      s00_axi_arready => ps8_0_axi_periph2_M03_AXI_ARREADY,
      s00_axi_arvalid => ps8_0_axi_periph2_M03_AXI_ARVALID,
      s00_axi_awaddr(4 downto 0) => ps8_0_axi_periph2_M03_AXI_AWADDR(4 downto 0),
      s00_axi_awprot(2 downto 0) => ps8_0_axi_periph2_M03_AXI_AWPROT(2 downto 0),
      s00_axi_awready => ps8_0_axi_periph2_M03_AXI_AWREADY,
      s00_axi_awvalid => ps8_0_axi_periph2_M03_AXI_AWVALID,
      s00_axi_bready => ps8_0_axi_periph2_M03_AXI_BREADY,
      s00_axi_bresp(1 downto 0) => ps8_0_axi_periph2_M03_AXI_BRESP(1 downto 0),
      s00_axi_bvalid => ps8_0_axi_periph2_M03_AXI_BVALID,
      s00_axi_rdata(31 downto 0) => ps8_0_axi_periph2_M03_AXI_RDATA(31 downto 0),
      s00_axi_rready => ps8_0_axi_periph2_M03_AXI_RREADY,
      s00_axi_rresp(1 downto 0) => ps8_0_axi_periph2_M03_AXI_RRESP(1 downto 0),
      s00_axi_rvalid => ps8_0_axi_periph2_M03_AXI_RVALID,
      s00_axi_wdata(31 downto 0) => ps8_0_axi_periph2_M03_AXI_WDATA(31 downto 0),
      s00_axi_wready => ps8_0_axi_periph2_M03_AXI_WREADY,
      s00_axi_wstrb(3 downto 0) => ps8_0_axi_periph2_M03_AXI_WSTRB(3 downto 0),
      s00_axi_wvalid => ps8_0_axi_periph2_M03_AXI_WVALID,
      src_ip(31 downto 0) => eth_regs_0_src_ip(31 downto 0),
      src_mac(47 downto 0) => eth_regs_0_src_mac(47 downto 0)
    );
ethernet_top_2_0: component bram_lutwave_ethernet_top_2_0_1
     port map (
      clk125MHz => Net2,
      data_0(7 downto 0) => c_shift_ram_0_Q(7 downto 0),
      eth_dst_mac(47 downto 0) => eth_regs_0_dst_mac(47 downto 0),
      eth_mdc => ethernet_top_2_0_eth_mdc,
      eth_mdio => eth_mdio_0,
      eth_rst_b => ethernet_top_2_0_eth_rst_b,
      eth_rxck => eth_rxck_0_1,
      eth_rxctl => eth_rxctl_0_1,
      eth_rxd(3 downto 0) => eth_rxd_0_1(3 downto 0),
      eth_src_mac(47 downto 0) => eth_regs_0_src_mac(47 downto 0),
      eth_txck => ethernet_top_2_0_eth_txck,
      eth_txctl => ethernet_top_2_0_eth_txctl,
      eth_txd(3 downto 0) => ethernet_top_2_0_eth_txd(3 downto 0),
      i_busy => NLW_ethernet_top_2_0_i_busy_UNCONNECTED,
      i_raw_data_enable => NLW_ethernet_top_2_0_i_raw_data_enable_UNCONNECTED,
      i_raw_data_user => NLW_ethernet_top_2_0_i_raw_data_user_UNCONNECTED,
      i_raw_data_valid => NLW_ethernet_top_2_0_i_raw_data_valid_UNCONNECTED,
      ip_dst_addr(31 downto 0) => eth_regs_0_dst_ip(31 downto 0),
      ip_src_addr(31 downto 0) => eth_regs_0_src_ip(31 downto 0),
      leds(3 downto 0) => NLW_ethernet_top_2_0_leds_UNCONNECTED(3 downto 0),
      switches(3 downto 0) => B"0000",
      timing_data(119 downto 32) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      timing_data(31 downto 0) => c_accum_0_Q(31 downto 0),
      user_start_eth => eth_buffer_0_eth_start_trig
    );
r_max_count: component bram_lutwave_r_max_count_0
     port map (
      dout(12 downto 0) => r_max_count_dout(12 downto 0)
    );
w_max_count: component bram_lutwave_w_max_count_0
     port map (
      dout(8 downto 0) => xlconstant_1_dout(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ethWrapPort2_imp_12H4QR1 is
  port (
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    clkb : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 127 downto 0 );
    eth_mdc_0 : out STD_LOGIC;
    eth_mdio_0 : inout STD_LOGIC;
    eth_rst_b_0 : out STD_LOGIC;
    eth_rxck_0 : in STD_LOGIC;
    eth_rxctl_0 : in STD_LOGIC;
    eth_rxd_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    eth_txclk_0 : out STD_LOGIC;
    eth_txctl_0 : out STD_LOGIC;
    eth_txd_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    start : in STD_LOGIC
  );
end ethWrapPort2_imp_12H4QR1;

architecture STRUCTURE of ethWrapPort2_imp_12H4QR1 is
  component bram_lutwave_eth_buffer_0_2 is
  port (
    start : in STD_LOGIC;
    clk_fab : in STD_LOGIC;
    clk_eth : in STD_LOGIC;
    r_data : in STD_LOGIC_VECTOR ( 127 downto 0 );
    w_max_count : in STD_LOGIC_VECTOR ( 8 downto 0 );
    r_max_count : in STD_LOGIC_VECTOR ( 12 downto 0 );
    w_data_addr : out STD_LOGIC_VECTOR ( 8 downto 0 );
    w_data_en : out STD_LOGIC;
    r_data_en : out STD_LOGIC;
    eth_start_trig : out STD_LOGIC;
    r_data_addr : out STD_LOGIC_VECTOR ( 8 downto 0 );
    data_byte : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  end component bram_lutwave_eth_buffer_0_2;
  component bram_lutwave_w_max_count_1 is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  end component bram_lutwave_w_max_count_1;
  component bram_lutwave_blk_mem_gen_0_18 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 127 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component bram_lutwave_blk_mem_gen_0_18;
  component bram_lutwave_r_max_count_1 is
  port (
    dout : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  end component bram_lutwave_r_max_count_1;
  component bram_lutwave_eth_regs_0_2 is
  port (
    src_ip : out STD_LOGIC_VECTOR ( 31 downto 0 );
    src_mac : out STD_LOGIC_VECTOR ( 47 downto 0 );
    dst_ip : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dst_mac : out STD_LOGIC_VECTOR ( 47 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  end component bram_lutwave_eth_regs_0_2;
  component bram_lutwave_ethernet_top_2_0_2 is
  port (
    clk125MHz : in STD_LOGIC;
    switches : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leds : out STD_LOGIC_VECTOR ( 3 downto 0 );
    user_start_eth : in STD_LOGIC;
    i_raw_data_user : out STD_LOGIC;
    i_raw_data_valid : out STD_LOGIC;
    i_raw_data_enable : out STD_LOGIC;
    i_busy : out STD_LOGIC;
    eth_src_mac : in STD_LOGIC_VECTOR ( 47 downto 0 );
    eth_dst_mac : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ip_src_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ip_dst_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    eth_rst_b : out STD_LOGIC;
    eth_mdc : out STD_LOGIC;
    eth_mdio : inout STD_LOGIC;
    eth_rxck : in STD_LOGIC;
    eth_rxctl : in STD_LOGIC;
    eth_rxd : in STD_LOGIC_VECTOR ( 3 downto 0 );
    eth_txck : out STD_LOGIC;
    eth_txctl : out STD_LOGIC;
    eth_txd : out STD_LOGIC_VECTOR ( 3 downto 0 );
    data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    timing_data : in STD_LOGIC_VECTOR ( 119 downto 0 )
  );
  end component bram_lutwave_ethernet_top_2_0_2;
  component bram_lutwave_c_accum_0_1 is
  port (
    B : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component bram_lutwave_c_accum_0_1;
  component bram_lutwave_c_shift_ram_0_5 is
  port (
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    CLK : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  end component bram_lutwave_c_shift_ram_0_5;
  signal Net2 : STD_LOGIC;
  signal Net3 : STD_LOGIC;
  signal blk_mem_gen_0_doutb : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal c_accum_0_Q : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal c_shift_ram_0_Q : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal chan1_Q : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal chan1_accum_snap_sync : STD_LOGIC;
  signal clk_wiz_0_clk_out1 : STD_LOGIC;
  signal eth_buffer_0_data_byte : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal eth_buffer_0_eth_start_trig : STD_LOGIC;
  signal eth_buffer_0_r_data_addr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal eth_buffer_0_r_data_en : STD_LOGIC;
  signal eth_buffer_0_w_data_addr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal eth_buffer_0_w_data_en : STD_LOGIC;
  signal eth_regs_0_dst_ip : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal eth_regs_0_dst_mac : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal eth_regs_0_src_ip : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal eth_regs_0_src_mac : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal eth_rxck_0_1 : STD_LOGIC;
  signal eth_rxctl_0_1 : STD_LOGIC;
  signal eth_rxd_0_1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ethernet_top_2_0_eth_mdc : STD_LOGIC;
  signal ethernet_top_2_0_eth_rst_b : STD_LOGIC;
  signal ethernet_top_2_0_eth_txck : STD_LOGIC;
  signal ethernet_top_2_0_eth_txctl : STD_LOGIC;
  signal ethernet_top_2_0_eth_txd : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_WVALID : STD_LOGIC;
  signal r_max_count_dout : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal rst_ps8_0_99M1_peripheral_aresetn : STD_LOGIC;
  signal xlconstant_1_dout : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ethernet_top_2_0_i_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_ethernet_top_2_0_i_raw_data_enable_UNCONNECTED : STD_LOGIC;
  signal NLW_ethernet_top_2_0_i_raw_data_user_UNCONNECTED : STD_LOGIC;
  signal NLW_ethernet_top_2_0_i_raw_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_ethernet_top_2_0_leds_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  Net2 <= clkb;
  S00_AXI_arready <= ps8_0_axi_periph2_M03_AXI_ARREADY;
  S00_AXI_awready <= ps8_0_axi_periph2_M03_AXI_AWREADY;
  S00_AXI_bresp(1 downto 0) <= ps8_0_axi_periph2_M03_AXI_BRESP(1 downto 0);
  S00_AXI_bvalid <= ps8_0_axi_periph2_M03_AXI_BVALID;
  S00_AXI_rdata(31 downto 0) <= ps8_0_axi_periph2_M03_AXI_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= ps8_0_axi_periph2_M03_AXI_RRESP(1 downto 0);
  S00_AXI_rvalid <= ps8_0_axi_periph2_M03_AXI_RVALID;
  S00_AXI_wready <= ps8_0_axi_periph2_M03_AXI_WREADY;
  chan1_Q(127 downto 0) <= dina(127 downto 0);
  chan1_accum_snap_sync <= start;
  clk_wiz_0_clk_out1 <= s00_axi_aclk;
  eth_mdc_0 <= ethernet_top_2_0_eth_mdc;
  eth_rst_b_0 <= ethernet_top_2_0_eth_rst_b;
  eth_rxck_0_1 <= eth_rxck_0;
  eth_rxctl_0_1 <= eth_rxctl_0;
  eth_rxd_0_1(3 downto 0) <= eth_rxd_0(3 downto 0);
  eth_txclk_0 <= ethernet_top_2_0_eth_txck;
  eth_txctl_0 <= ethernet_top_2_0_eth_txctl;
  eth_txd_0(3 downto 0) <= ethernet_top_2_0_eth_txd(3 downto 0);
  ps8_0_axi_periph2_M03_AXI_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  ps8_0_axi_periph2_M03_AXI_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  ps8_0_axi_periph2_M03_AXI_ARVALID <= S00_AXI_arvalid;
  ps8_0_axi_periph2_M03_AXI_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  ps8_0_axi_periph2_M03_AXI_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  ps8_0_axi_periph2_M03_AXI_AWVALID <= S00_AXI_awvalid;
  ps8_0_axi_periph2_M03_AXI_BREADY <= S00_AXI_bready;
  ps8_0_axi_periph2_M03_AXI_RREADY <= S00_AXI_rready;
  ps8_0_axi_periph2_M03_AXI_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  ps8_0_axi_periph2_M03_AXI_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  ps8_0_axi_periph2_M03_AXI_WVALID <= S00_AXI_wvalid;
  rst_ps8_0_99M1_peripheral_aresetn <= s00_axi_aresetn;
blk_mem_gen_0: component bram_lutwave_blk_mem_gen_0_18
     port map (
      addra(8 downto 0) => eth_buffer_0_w_data_addr(8 downto 0),
      addrb(8 downto 0) => eth_buffer_0_r_data_addr(8 downto 0),
      clka => clk_wiz_0_clk_out1,
      clkb => Net2,
      dina(127 downto 0) => chan1_Q(127 downto 0),
      doutb(127 downto 0) => blk_mem_gen_0_doutb(127 downto 0),
      ena => eth_buffer_0_w_data_en,
      enb => eth_buffer_0_r_data_en,
      wea(0) => eth_buffer_0_w_data_en
    );
c_accum_0: component bram_lutwave_c_accum_0_1
     port map (
      B(0) => eth_buffer_0_eth_start_trig,
      CLK => Net2,
      Q(31 downto 0) => c_accum_0_Q(31 downto 0)
    );
c_shift_ram_0: component bram_lutwave_c_shift_ram_0_5
     port map (
      CLK => Net2,
      D(7 downto 0) => eth_buffer_0_data_byte(7 downto 0),
      Q(7 downto 0) => c_shift_ram_0_Q(7 downto 0)
    );
eth_buffer_0: component bram_lutwave_eth_buffer_0_2
     port map (
      clk_eth => Net2,
      clk_fab => clk_wiz_0_clk_out1,
      data_byte(7 downto 0) => eth_buffer_0_data_byte(7 downto 0),
      eth_start_trig => eth_buffer_0_eth_start_trig,
      r_data(127 downto 0) => blk_mem_gen_0_doutb(127 downto 0),
      r_data_addr(8 downto 0) => eth_buffer_0_r_data_addr(8 downto 0),
      r_data_en => eth_buffer_0_r_data_en,
      r_max_count(12 downto 0) => r_max_count_dout(12 downto 0),
      start => chan1_accum_snap_sync,
      w_data_addr(8 downto 0) => eth_buffer_0_w_data_addr(8 downto 0),
      w_data_en => eth_buffer_0_w_data_en,
      w_max_count(8 downto 0) => xlconstant_1_dout(8 downto 0)
    );
eth_regs_0: component bram_lutwave_eth_regs_0_2
     port map (
      dst_ip(31 downto 0) => eth_regs_0_dst_ip(31 downto 0),
      dst_mac(47 downto 0) => eth_regs_0_dst_mac(47 downto 0),
      s00_axi_aclk => clk_wiz_0_clk_out1,
      s00_axi_araddr(4 downto 0) => ps8_0_axi_periph2_M03_AXI_ARADDR(4 downto 0),
      s00_axi_aresetn => rst_ps8_0_99M1_peripheral_aresetn,
      s00_axi_arprot(2 downto 0) => ps8_0_axi_periph2_M03_AXI_ARPROT(2 downto 0),
      s00_axi_arready => ps8_0_axi_periph2_M03_AXI_ARREADY,
      s00_axi_arvalid => ps8_0_axi_periph2_M03_AXI_ARVALID,
      s00_axi_awaddr(4 downto 0) => ps8_0_axi_periph2_M03_AXI_AWADDR(4 downto 0),
      s00_axi_awprot(2 downto 0) => ps8_0_axi_periph2_M03_AXI_AWPROT(2 downto 0),
      s00_axi_awready => ps8_0_axi_periph2_M03_AXI_AWREADY,
      s00_axi_awvalid => ps8_0_axi_periph2_M03_AXI_AWVALID,
      s00_axi_bready => ps8_0_axi_periph2_M03_AXI_BREADY,
      s00_axi_bresp(1 downto 0) => ps8_0_axi_periph2_M03_AXI_BRESP(1 downto 0),
      s00_axi_bvalid => ps8_0_axi_periph2_M03_AXI_BVALID,
      s00_axi_rdata(31 downto 0) => ps8_0_axi_periph2_M03_AXI_RDATA(31 downto 0),
      s00_axi_rready => ps8_0_axi_periph2_M03_AXI_RREADY,
      s00_axi_rresp(1 downto 0) => ps8_0_axi_periph2_M03_AXI_RRESP(1 downto 0),
      s00_axi_rvalid => ps8_0_axi_periph2_M03_AXI_RVALID,
      s00_axi_wdata(31 downto 0) => ps8_0_axi_periph2_M03_AXI_WDATA(31 downto 0),
      s00_axi_wready => ps8_0_axi_periph2_M03_AXI_WREADY,
      s00_axi_wstrb(3 downto 0) => ps8_0_axi_periph2_M03_AXI_WSTRB(3 downto 0),
      s00_axi_wvalid => ps8_0_axi_periph2_M03_AXI_WVALID,
      src_ip(31 downto 0) => eth_regs_0_src_ip(31 downto 0),
      src_mac(47 downto 0) => eth_regs_0_src_mac(47 downto 0)
    );
ethernet_top_2_0: component bram_lutwave_ethernet_top_2_0_2
     port map (
      clk125MHz => Net2,
      data_0(7 downto 0) => c_shift_ram_0_Q(7 downto 0),
      eth_dst_mac(47 downto 0) => eth_regs_0_dst_mac(47 downto 0),
      eth_mdc => ethernet_top_2_0_eth_mdc,
      eth_mdio => eth_mdio_0,
      eth_rst_b => ethernet_top_2_0_eth_rst_b,
      eth_rxck => eth_rxck_0_1,
      eth_rxctl => eth_rxctl_0_1,
      eth_rxd(3 downto 0) => eth_rxd_0_1(3 downto 0),
      eth_src_mac(47 downto 0) => eth_regs_0_src_mac(47 downto 0),
      eth_txck => ethernet_top_2_0_eth_txck,
      eth_txctl => ethernet_top_2_0_eth_txctl,
      eth_txd(3 downto 0) => ethernet_top_2_0_eth_txd(3 downto 0),
      i_busy => NLW_ethernet_top_2_0_i_busy_UNCONNECTED,
      i_raw_data_enable => NLW_ethernet_top_2_0_i_raw_data_enable_UNCONNECTED,
      i_raw_data_user => NLW_ethernet_top_2_0_i_raw_data_user_UNCONNECTED,
      i_raw_data_valid => NLW_ethernet_top_2_0_i_raw_data_valid_UNCONNECTED,
      ip_dst_addr(31 downto 0) => eth_regs_0_dst_ip(31 downto 0),
      ip_src_addr(31 downto 0) => eth_regs_0_src_ip(31 downto 0),
      leds(3 downto 0) => NLW_ethernet_top_2_0_leds_UNCONNECTED(3 downto 0),
      switches(3 downto 0) => B"0000",
      timing_data(119 downto 32) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      timing_data(31 downto 0) => c_accum_0_Q(31 downto 0),
      user_start_eth => eth_buffer_0_eth_start_trig
    );
r_max_count: component bram_lutwave_r_max_count_1
     port map (
      dout(12 downto 0) => r_max_count_dout(12 downto 0)
    );
w_max_count: component bram_lutwave_w_max_count_1
     port map (
      dout(8 downto 0) => xlconstant_1_dout(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ethWrapPort3_imp_O7FBVS is
  port (
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    clkb : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 127 downto 0 );
    eth_mdc_0 : out STD_LOGIC;
    eth_mdio_0 : inout STD_LOGIC;
    eth_rst_b_0 : out STD_LOGIC;
    eth_rxck_0 : in STD_LOGIC;
    eth_rxctl_0 : in STD_LOGIC;
    eth_rxd_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    eth_txclk_0 : out STD_LOGIC;
    eth_txctl_0 : out STD_LOGIC;
    eth_txd_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    start : in STD_LOGIC
  );
end ethWrapPort3_imp_O7FBVS;

architecture STRUCTURE of ethWrapPort3_imp_O7FBVS is
  component bram_lutwave_eth_buffer_0_3 is
  port (
    start : in STD_LOGIC;
    clk_fab : in STD_LOGIC;
    clk_eth : in STD_LOGIC;
    r_data : in STD_LOGIC_VECTOR ( 127 downto 0 );
    w_max_count : in STD_LOGIC_VECTOR ( 8 downto 0 );
    r_max_count : in STD_LOGIC_VECTOR ( 12 downto 0 );
    w_data_addr : out STD_LOGIC_VECTOR ( 8 downto 0 );
    w_data_en : out STD_LOGIC;
    r_data_en : out STD_LOGIC;
    eth_start_trig : out STD_LOGIC;
    r_data_addr : out STD_LOGIC_VECTOR ( 8 downto 0 );
    data_byte : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  end component bram_lutwave_eth_buffer_0_3;
  component bram_lutwave_w_max_count_2 is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  end component bram_lutwave_w_max_count_2;
  component bram_lutwave_blk_mem_gen_0_19 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 127 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component bram_lutwave_blk_mem_gen_0_19;
  component bram_lutwave_r_max_count_2 is
  port (
    dout : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  end component bram_lutwave_r_max_count_2;
  component bram_lutwave_eth_regs_0_3 is
  port (
    src_ip : out STD_LOGIC_VECTOR ( 31 downto 0 );
    src_mac : out STD_LOGIC_VECTOR ( 47 downto 0 );
    dst_ip : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dst_mac : out STD_LOGIC_VECTOR ( 47 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  end component bram_lutwave_eth_regs_0_3;
  component bram_lutwave_ethernet_top_2_0_3 is
  port (
    clk125MHz : in STD_LOGIC;
    switches : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leds : out STD_LOGIC_VECTOR ( 3 downto 0 );
    user_start_eth : in STD_LOGIC;
    i_raw_data_user : out STD_LOGIC;
    i_raw_data_valid : out STD_LOGIC;
    i_raw_data_enable : out STD_LOGIC;
    i_busy : out STD_LOGIC;
    eth_src_mac : in STD_LOGIC_VECTOR ( 47 downto 0 );
    eth_dst_mac : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ip_src_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ip_dst_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    eth_rst_b : out STD_LOGIC;
    eth_mdc : out STD_LOGIC;
    eth_mdio : inout STD_LOGIC;
    eth_rxck : in STD_LOGIC;
    eth_rxctl : in STD_LOGIC;
    eth_rxd : in STD_LOGIC_VECTOR ( 3 downto 0 );
    eth_txck : out STD_LOGIC;
    eth_txctl : out STD_LOGIC;
    eth_txd : out STD_LOGIC_VECTOR ( 3 downto 0 );
    data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    timing_data : in STD_LOGIC_VECTOR ( 119 downto 0 )
  );
  end component bram_lutwave_ethernet_top_2_0_3;
  component bram_lutwave_c_accum_0_0 is
  port (
    B : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component bram_lutwave_c_accum_0_0;
  component bram_lutwave_c_shift_ram_0_4 is
  port (
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    CLK : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  end component bram_lutwave_c_shift_ram_0_4;
  signal Net2 : STD_LOGIC;
  signal Net3 : STD_LOGIC;
  signal blk_mem_gen_0_doutb : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal c_accum_0_Q : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal c_shift_ram_0_Q : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal chan1_Q : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal chan1_accum_snap_sync : STD_LOGIC;
  signal clk_wiz_0_clk_out1 : STD_LOGIC;
  signal eth_buffer_0_data_byte : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal eth_buffer_0_eth_start_trig : STD_LOGIC;
  signal eth_buffer_0_r_data_addr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal eth_buffer_0_r_data_en : STD_LOGIC;
  signal eth_buffer_0_w_data_addr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal eth_buffer_0_w_data_en : STD_LOGIC;
  signal eth_regs_0_dst_ip : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal eth_regs_0_dst_mac : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal eth_regs_0_src_ip : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal eth_regs_0_src_mac : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal eth_rxck_0_1 : STD_LOGIC;
  signal eth_rxctl_0_1 : STD_LOGIC;
  signal eth_rxd_0_1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ethernet_top_2_0_eth_mdc : STD_LOGIC;
  signal ethernet_top_2_0_eth_rst_b : STD_LOGIC;
  signal ethernet_top_2_0_eth_txck : STD_LOGIC;
  signal ethernet_top_2_0_eth_txctl : STD_LOGIC;
  signal ethernet_top_2_0_eth_txd : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_WVALID : STD_LOGIC;
  signal r_max_count_dout : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal rst_ps8_0_99M1_peripheral_aresetn : STD_LOGIC;
  signal xlconstant_1_dout : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ethernet_top_2_0_i_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_ethernet_top_2_0_i_raw_data_enable_UNCONNECTED : STD_LOGIC;
  signal NLW_ethernet_top_2_0_i_raw_data_user_UNCONNECTED : STD_LOGIC;
  signal NLW_ethernet_top_2_0_i_raw_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_ethernet_top_2_0_leds_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  Net2 <= clkb;
  S00_AXI_arready <= ps8_0_axi_periph2_M03_AXI_ARREADY;
  S00_AXI_awready <= ps8_0_axi_periph2_M03_AXI_AWREADY;
  S00_AXI_bresp(1 downto 0) <= ps8_0_axi_periph2_M03_AXI_BRESP(1 downto 0);
  S00_AXI_bvalid <= ps8_0_axi_periph2_M03_AXI_BVALID;
  S00_AXI_rdata(31 downto 0) <= ps8_0_axi_periph2_M03_AXI_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= ps8_0_axi_periph2_M03_AXI_RRESP(1 downto 0);
  S00_AXI_rvalid <= ps8_0_axi_periph2_M03_AXI_RVALID;
  S00_AXI_wready <= ps8_0_axi_periph2_M03_AXI_WREADY;
  chan1_Q(127 downto 0) <= dina(127 downto 0);
  chan1_accum_snap_sync <= start;
  clk_wiz_0_clk_out1 <= s00_axi_aclk;
  eth_mdc_0 <= ethernet_top_2_0_eth_mdc;
  eth_rst_b_0 <= ethernet_top_2_0_eth_rst_b;
  eth_rxck_0_1 <= eth_rxck_0;
  eth_rxctl_0_1 <= eth_rxctl_0;
  eth_rxd_0_1(3 downto 0) <= eth_rxd_0(3 downto 0);
  eth_txclk_0 <= ethernet_top_2_0_eth_txck;
  eth_txctl_0 <= ethernet_top_2_0_eth_txctl;
  eth_txd_0(3 downto 0) <= ethernet_top_2_0_eth_txd(3 downto 0);
  ps8_0_axi_periph2_M03_AXI_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  ps8_0_axi_periph2_M03_AXI_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  ps8_0_axi_periph2_M03_AXI_ARVALID <= S00_AXI_arvalid;
  ps8_0_axi_periph2_M03_AXI_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  ps8_0_axi_periph2_M03_AXI_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  ps8_0_axi_periph2_M03_AXI_AWVALID <= S00_AXI_awvalid;
  ps8_0_axi_periph2_M03_AXI_BREADY <= S00_AXI_bready;
  ps8_0_axi_periph2_M03_AXI_RREADY <= S00_AXI_rready;
  ps8_0_axi_periph2_M03_AXI_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  ps8_0_axi_periph2_M03_AXI_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  ps8_0_axi_periph2_M03_AXI_WVALID <= S00_AXI_wvalid;
  rst_ps8_0_99M1_peripheral_aresetn <= s00_axi_aresetn;
blk_mem_gen_0: component bram_lutwave_blk_mem_gen_0_19
     port map (
      addra(8 downto 0) => eth_buffer_0_w_data_addr(8 downto 0),
      addrb(8 downto 0) => eth_buffer_0_r_data_addr(8 downto 0),
      clka => clk_wiz_0_clk_out1,
      clkb => Net2,
      dina(127 downto 0) => chan1_Q(127 downto 0),
      doutb(127 downto 0) => blk_mem_gen_0_doutb(127 downto 0),
      ena => eth_buffer_0_w_data_en,
      enb => eth_buffer_0_r_data_en,
      wea(0) => eth_buffer_0_w_data_en
    );
c_accum_0: component bram_lutwave_c_accum_0_0
     port map (
      B(0) => eth_buffer_0_eth_start_trig,
      CLK => Net2,
      Q(31 downto 0) => c_accum_0_Q(31 downto 0)
    );
c_shift_ram_0: component bram_lutwave_c_shift_ram_0_4
     port map (
      CLK => Net2,
      D(7 downto 0) => eth_buffer_0_data_byte(7 downto 0),
      Q(7 downto 0) => c_shift_ram_0_Q(7 downto 0)
    );
eth_buffer_0: component bram_lutwave_eth_buffer_0_3
     port map (
      clk_eth => Net2,
      clk_fab => clk_wiz_0_clk_out1,
      data_byte(7 downto 0) => eth_buffer_0_data_byte(7 downto 0),
      eth_start_trig => eth_buffer_0_eth_start_trig,
      r_data(127 downto 0) => blk_mem_gen_0_doutb(127 downto 0),
      r_data_addr(8 downto 0) => eth_buffer_0_r_data_addr(8 downto 0),
      r_data_en => eth_buffer_0_r_data_en,
      r_max_count(12 downto 0) => r_max_count_dout(12 downto 0),
      start => chan1_accum_snap_sync,
      w_data_addr(8 downto 0) => eth_buffer_0_w_data_addr(8 downto 0),
      w_data_en => eth_buffer_0_w_data_en,
      w_max_count(8 downto 0) => xlconstant_1_dout(8 downto 0)
    );
eth_regs_0: component bram_lutwave_eth_regs_0_3
     port map (
      dst_ip(31 downto 0) => eth_regs_0_dst_ip(31 downto 0),
      dst_mac(47 downto 0) => eth_regs_0_dst_mac(47 downto 0),
      s00_axi_aclk => clk_wiz_0_clk_out1,
      s00_axi_araddr(4 downto 0) => ps8_0_axi_periph2_M03_AXI_ARADDR(4 downto 0),
      s00_axi_aresetn => rst_ps8_0_99M1_peripheral_aresetn,
      s00_axi_arprot(2 downto 0) => ps8_0_axi_periph2_M03_AXI_ARPROT(2 downto 0),
      s00_axi_arready => ps8_0_axi_periph2_M03_AXI_ARREADY,
      s00_axi_arvalid => ps8_0_axi_periph2_M03_AXI_ARVALID,
      s00_axi_awaddr(4 downto 0) => ps8_0_axi_periph2_M03_AXI_AWADDR(4 downto 0),
      s00_axi_awprot(2 downto 0) => ps8_0_axi_periph2_M03_AXI_AWPROT(2 downto 0),
      s00_axi_awready => ps8_0_axi_periph2_M03_AXI_AWREADY,
      s00_axi_awvalid => ps8_0_axi_periph2_M03_AXI_AWVALID,
      s00_axi_bready => ps8_0_axi_periph2_M03_AXI_BREADY,
      s00_axi_bresp(1 downto 0) => ps8_0_axi_periph2_M03_AXI_BRESP(1 downto 0),
      s00_axi_bvalid => ps8_0_axi_periph2_M03_AXI_BVALID,
      s00_axi_rdata(31 downto 0) => ps8_0_axi_periph2_M03_AXI_RDATA(31 downto 0),
      s00_axi_rready => ps8_0_axi_periph2_M03_AXI_RREADY,
      s00_axi_rresp(1 downto 0) => ps8_0_axi_periph2_M03_AXI_RRESP(1 downto 0),
      s00_axi_rvalid => ps8_0_axi_periph2_M03_AXI_RVALID,
      s00_axi_wdata(31 downto 0) => ps8_0_axi_periph2_M03_AXI_WDATA(31 downto 0),
      s00_axi_wready => ps8_0_axi_periph2_M03_AXI_WREADY,
      s00_axi_wstrb(3 downto 0) => ps8_0_axi_periph2_M03_AXI_WSTRB(3 downto 0),
      s00_axi_wvalid => ps8_0_axi_periph2_M03_AXI_WVALID,
      src_ip(31 downto 0) => eth_regs_0_src_ip(31 downto 0),
      src_mac(47 downto 0) => eth_regs_0_src_mac(47 downto 0)
    );
ethernet_top_2_0: component bram_lutwave_ethernet_top_2_0_3
     port map (
      clk125MHz => Net2,
      data_0(7 downto 0) => c_shift_ram_0_Q(7 downto 0),
      eth_dst_mac(47 downto 0) => eth_regs_0_dst_mac(47 downto 0),
      eth_mdc => ethernet_top_2_0_eth_mdc,
      eth_mdio => eth_mdio_0,
      eth_rst_b => ethernet_top_2_0_eth_rst_b,
      eth_rxck => eth_rxck_0_1,
      eth_rxctl => eth_rxctl_0_1,
      eth_rxd(3 downto 0) => eth_rxd_0_1(3 downto 0),
      eth_src_mac(47 downto 0) => eth_regs_0_src_mac(47 downto 0),
      eth_txck => ethernet_top_2_0_eth_txck,
      eth_txctl => ethernet_top_2_0_eth_txctl,
      eth_txd(3 downto 0) => ethernet_top_2_0_eth_txd(3 downto 0),
      i_busy => NLW_ethernet_top_2_0_i_busy_UNCONNECTED,
      i_raw_data_enable => NLW_ethernet_top_2_0_i_raw_data_enable_UNCONNECTED,
      i_raw_data_user => NLW_ethernet_top_2_0_i_raw_data_user_UNCONNECTED,
      i_raw_data_valid => NLW_ethernet_top_2_0_i_raw_data_valid_UNCONNECTED,
      ip_dst_addr(31 downto 0) => eth_regs_0_dst_ip(31 downto 0),
      ip_src_addr(31 downto 0) => eth_regs_0_src_ip(31 downto 0),
      leds(3 downto 0) => NLW_ethernet_top_2_0_leds_UNCONNECTED(3 downto 0),
      switches(3 downto 0) => B"0000",
      timing_data(119 downto 32) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      timing_data(31 downto 0) => c_accum_0_Q(31 downto 0),
      user_start_eth => eth_buffer_0_eth_start_trig
    );
r_max_count: component bram_lutwave_r_max_count_2
     port map (
      dout(12 downto 0) => r_max_count_dout(12 downto 0)
    );
w_max_count: component bram_lutwave_w_max_count_2
     port map (
      dout(8 downto 0) => xlconstant_1_dout(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity i_adc_splitter_imp_1JMGS3X is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    i1 : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end i_adc_splitter_imp_1JMGS3X;

architecture STRUCTURE of i_adc_splitter_imp_1JMGS3X is
  component bram_lutwave_i0_8 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component bram_lutwave_i0_8;
  component bram_lutwave_i1_9 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component bram_lutwave_i1_9;
  signal i0_Dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i1_Dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal usp_rf_data_converter_0_m02_axis_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  i0(15 downto 0) <= i0_Dout(15 downto 0);
  i1(15 downto 0) <= i1_Dout(15 downto 0);
  usp_rf_data_converter_0_m02_axis_tdata(31 downto 0) <= Din(31 downto 0);
i0_RnM: component bram_lutwave_i0_8
     port map (
      Din(31 downto 0) => usp_rf_data_converter_0_m02_axis_tdata(31 downto 0),
      Dout(15 downto 0) => i0_Dout(15 downto 0)
    );
i1_RnM: component bram_lutwave_i1_9
     port map (
      Din(31 downto 0) => usp_rf_data_converter_0_m02_axis_tdata(31 downto 0),
      Dout(15 downto 0) => i1_Dout(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity i_adc_splitter_imp_1JZQB0W is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    i1 : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end i_adc_splitter_imp_1JZQB0W;

architecture STRUCTURE of i_adc_splitter_imp_1JZQB0W is
  component bram_lutwave_i0_10 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component bram_lutwave_i0_10;
  component bram_lutwave_i1_11 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component bram_lutwave_i1_11;
  signal i0_Dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i1_Dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal usp_rf_data_converter_0_m02_axis_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  i0(15 downto 0) <= i0_Dout(15 downto 0);
  i1(15 downto 0) <= i1_Dout(15 downto 0);
  usp_rf_data_converter_0_m02_axis_tdata(31 downto 0) <= Din(31 downto 0);
i0_RnM: component bram_lutwave_i0_10
     port map (
      Din(31 downto 0) => usp_rf_data_converter_0_m02_axis_tdata(31 downto 0),
      Dout(15 downto 0) => i0_Dout(15 downto 0)
    );
i1_RnM: component bram_lutwave_i1_11
     port map (
      Din(31 downto 0) => usp_rf_data_converter_0_m02_axis_tdata(31 downto 0),
      Dout(15 downto 0) => i1_Dout(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity i_adc_splitter_imp_1K88KTM is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    i1 : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end i_adc_splitter_imp_1K88KTM;

architecture STRUCTURE of i_adc_splitter_imp_1K88KTM is
  component bram_lutwave_i0_1 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component bram_lutwave_i0_1;
  component bram_lutwave_i1_1 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component bram_lutwave_i1_1;
  signal i0_Dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i1_Dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal usp_rf_data_converter_0_m02_axis_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  i0(15 downto 0) <= i0_Dout(15 downto 0);
  i1(15 downto 0) <= i1_Dout(15 downto 0);
  usp_rf_data_converter_0_m02_axis_tdata(31 downto 0) <= Din(31 downto 0);
i0_RnM: component bram_lutwave_i0_1
     port map (
      Din(31 downto 0) => usp_rf_data_converter_0_m02_axis_tdata(31 downto 0),
      Dout(15 downto 0) => i0_Dout(15 downto 0)
    );
i1_RnM: component bram_lutwave_i1_1
     port map (
      Din(31 downto 0) => usp_rf_data_converter_0_m02_axis_tdata(31 downto 0),
      Dout(15 downto 0) => i1_Dout(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity i_adc_splitter_imp_1L3DJB7 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    i1 : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end i_adc_splitter_imp_1L3DJB7;

architecture STRUCTURE of i_adc_splitter_imp_1L3DJB7 is
  component bram_lutwave_i0_12 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component bram_lutwave_i0_12;
  component bram_lutwave_i1_13 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component bram_lutwave_i1_13;
  signal i0_Dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i1_Dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal usp_rf_data_converter_0_m02_axis_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  i0(15 downto 0) <= i0_Dout(15 downto 0);
  i1(15 downto 0) <= i1_Dout(15 downto 0);
  usp_rf_data_converter_0_m02_axis_tdata(31 downto 0) <= Din(31 downto 0);
i0_RnM: component bram_lutwave_i0_12
     port map (
      Din(31 downto 0) => usp_rf_data_converter_0_m02_axis_tdata(31 downto 0),
      Dout(15 downto 0) => i0_Dout(15 downto 0)
    );
i1_RnM: component bram_lutwave_i1_13
     port map (
      Din(31 downto 0) => usp_rf_data_converter_0_m02_axis_tdata(31 downto 0),
      Dout(15 downto 0) => i1_Dout(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m00_couplers_imp_1CQZ2BZ is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_arlock : out STD_LOGIC;
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_awlock : out STD_LOGIC;
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rlast : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wlast : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    S_AXI_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m00_couplers_imp_1CQZ2BZ;

architecture STRUCTURE of m00_couplers_imp_1CQZ2BZ is
  component bram_lutwave_auto_cc_7 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_cc_7;
  component bram_lutwave_auto_ds_6 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_ds_6;
  signal M_ACLK_1 : STD_LOGIC;
  signal M_ARESETN_1 : STD_LOGIC;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_cc_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal auto_cc_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_cc_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_ARVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal auto_cc_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_cc_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_AWVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_BREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_BVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal auto_cc_to_auto_ds_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_RLAST : STD_LOGIC;
  signal auto_cc_to_auto_ds_RREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_RVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal auto_cc_to_auto_ds_WLAST : STD_LOGIC;
  signal auto_cc_to_auto_ds_WREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal auto_cc_to_auto_ds_WVALID : STD_LOGIC;
  signal auto_ds_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal auto_ds_to_m00_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_m00_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_m00_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_m00_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_m00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_m00_couplers_ARREADY : STD_LOGIC;
  signal auto_ds_to_m00_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_m00_couplers_ARVALID : STD_LOGIC;
  signal auto_ds_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal auto_ds_to_m00_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_m00_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_m00_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_m00_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_m00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_m00_couplers_AWREADY : STD_LOGIC;
  signal auto_ds_to_m00_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_m00_couplers_AWVALID : STD_LOGIC;
  signal auto_ds_to_m00_couplers_BREADY : STD_LOGIC;
  signal auto_ds_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_m00_couplers_BVALID : STD_LOGIC;
  signal auto_ds_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_m00_couplers_RLAST : STD_LOGIC;
  signal auto_ds_to_m00_couplers_RREADY : STD_LOGIC;
  signal auto_ds_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_m00_couplers_RVALID : STD_LOGIC;
  signal auto_ds_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_m00_couplers_WLAST : STD_LOGIC;
  signal auto_ds_to_m00_couplers_WREADY : STD_LOGIC;
  signal auto_ds_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_m00_couplers_WVALID : STD_LOGIC;
  signal m00_couplers_to_auto_cc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m00_couplers_to_auto_cc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_auto_cc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_auto_cc_ARID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_auto_cc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m00_couplers_to_auto_cc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_auto_cc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_auto_cc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_auto_cc_ARREADY : STD_LOGIC;
  signal m00_couplers_to_auto_cc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_auto_cc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_auto_cc_ARVALID : STD_LOGIC;
  signal m00_couplers_to_auto_cc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m00_couplers_to_auto_cc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_auto_cc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_auto_cc_AWID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_auto_cc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m00_couplers_to_auto_cc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_auto_cc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_auto_cc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_auto_cc_AWREADY : STD_LOGIC;
  signal m00_couplers_to_auto_cc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_auto_cc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_auto_cc_AWVALID : STD_LOGIC;
  signal m00_couplers_to_auto_cc_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_auto_cc_BREADY : STD_LOGIC;
  signal m00_couplers_to_auto_cc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_auto_cc_BVALID : STD_LOGIC;
  signal m00_couplers_to_auto_cc_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal m00_couplers_to_auto_cc_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_auto_cc_RLAST : STD_LOGIC;
  signal m00_couplers_to_auto_cc_RREADY : STD_LOGIC;
  signal m00_couplers_to_auto_cc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_auto_cc_RVALID : STD_LOGIC;
  signal m00_couplers_to_auto_cc_WDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal m00_couplers_to_auto_cc_WLAST : STD_LOGIC;
  signal m00_couplers_to_auto_cc_WREADY : STD_LOGIC;
  signal m00_couplers_to_auto_cc_WSTRB : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal m00_couplers_to_auto_cc_WVALID : STD_LOGIC;
  signal NLW_auto_ds_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_auto_ds_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_auto_ds_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_auto_ds_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  M_ACLK_1 <= M_ACLK;
  M_ARESETN_1 <= M_ARESETN;
  M_AXI_araddr(12 downto 0) <= auto_ds_to_m00_couplers_ARADDR(12 downto 0);
  M_AXI_arburst(1 downto 0) <= auto_ds_to_m00_couplers_ARBURST(1 downto 0);
  M_AXI_arcache(3 downto 0) <= auto_ds_to_m00_couplers_ARCACHE(3 downto 0);
  M_AXI_arlen(7 downto 0) <= auto_ds_to_m00_couplers_ARLEN(7 downto 0);
  M_AXI_arlock <= auto_ds_to_m00_couplers_ARLOCK(0);
  M_AXI_arprot(2 downto 0) <= auto_ds_to_m00_couplers_ARPROT(2 downto 0);
  M_AXI_arsize(2 downto 0) <= auto_ds_to_m00_couplers_ARSIZE(2 downto 0);
  M_AXI_arvalid <= auto_ds_to_m00_couplers_ARVALID;
  M_AXI_awaddr(12 downto 0) <= auto_ds_to_m00_couplers_AWADDR(12 downto 0);
  M_AXI_awburst(1 downto 0) <= auto_ds_to_m00_couplers_AWBURST(1 downto 0);
  M_AXI_awcache(3 downto 0) <= auto_ds_to_m00_couplers_AWCACHE(3 downto 0);
  M_AXI_awlen(7 downto 0) <= auto_ds_to_m00_couplers_AWLEN(7 downto 0);
  M_AXI_awlock <= auto_ds_to_m00_couplers_AWLOCK(0);
  M_AXI_awprot(2 downto 0) <= auto_ds_to_m00_couplers_AWPROT(2 downto 0);
  M_AXI_awsize(2 downto 0) <= auto_ds_to_m00_couplers_AWSIZE(2 downto 0);
  M_AXI_awvalid <= auto_ds_to_m00_couplers_AWVALID;
  M_AXI_bready <= auto_ds_to_m00_couplers_BREADY;
  M_AXI_rready <= auto_ds_to_m00_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_ds_to_m00_couplers_WDATA(31 downto 0);
  M_AXI_wlast <= auto_ds_to_m00_couplers_WLAST;
  M_AXI_wstrb(3 downto 0) <= auto_ds_to_m00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_ds_to_m00_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m00_couplers_to_auto_cc_ARREADY;
  S_AXI_awready <= m00_couplers_to_auto_cc_AWREADY;
  S_AXI_bid(0) <= m00_couplers_to_auto_cc_BID(0);
  S_AXI_bresp(1 downto 0) <= m00_couplers_to_auto_cc_BRESP(1 downto 0);
  S_AXI_bvalid <= m00_couplers_to_auto_cc_BVALID;
  S_AXI_rdata(511 downto 0) <= m00_couplers_to_auto_cc_RDATA(511 downto 0);
  S_AXI_rid(0) <= m00_couplers_to_auto_cc_RID(0);
  S_AXI_rlast <= m00_couplers_to_auto_cc_RLAST;
  S_AXI_rresp(1 downto 0) <= m00_couplers_to_auto_cc_RRESP(1 downto 0);
  S_AXI_rvalid <= m00_couplers_to_auto_cc_RVALID;
  S_AXI_wready <= m00_couplers_to_auto_cc_WREADY;
  auto_ds_to_m00_couplers_ARREADY <= M_AXI_arready;
  auto_ds_to_m00_couplers_AWREADY <= M_AXI_awready;
  auto_ds_to_m00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_ds_to_m00_couplers_BVALID <= M_AXI_bvalid;
  auto_ds_to_m00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_ds_to_m00_couplers_RLAST <= M_AXI_rlast;
  auto_ds_to_m00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_ds_to_m00_couplers_RVALID <= M_AXI_rvalid;
  auto_ds_to_m00_couplers_WREADY <= M_AXI_wready;
  m00_couplers_to_auto_cc_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m00_couplers_to_auto_cc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m00_couplers_to_auto_cc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m00_couplers_to_auto_cc_ARID(0) <= S_AXI_arid(0);
  m00_couplers_to_auto_cc_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m00_couplers_to_auto_cc_ARLOCK(0) <= S_AXI_arlock(0);
  m00_couplers_to_auto_cc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m00_couplers_to_auto_cc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m00_couplers_to_auto_cc_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m00_couplers_to_auto_cc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m00_couplers_to_auto_cc_ARVALID <= S_AXI_arvalid;
  m00_couplers_to_auto_cc_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m00_couplers_to_auto_cc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m00_couplers_to_auto_cc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m00_couplers_to_auto_cc_AWID(0) <= S_AXI_awid(0);
  m00_couplers_to_auto_cc_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m00_couplers_to_auto_cc_AWLOCK(0) <= S_AXI_awlock(0);
  m00_couplers_to_auto_cc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m00_couplers_to_auto_cc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m00_couplers_to_auto_cc_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m00_couplers_to_auto_cc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m00_couplers_to_auto_cc_AWVALID <= S_AXI_awvalid;
  m00_couplers_to_auto_cc_BREADY <= S_AXI_bready;
  m00_couplers_to_auto_cc_RREADY <= S_AXI_rready;
  m00_couplers_to_auto_cc_WDATA(511 downto 0) <= S_AXI_wdata(511 downto 0);
  m00_couplers_to_auto_cc_WLAST <= S_AXI_wlast;
  m00_couplers_to_auto_cc_WSTRB(63 downto 0) <= S_AXI_wstrb(63 downto 0);
  m00_couplers_to_auto_cc_WVALID <= S_AXI_wvalid;
auto_cc: component bram_lutwave_auto_cc_7
     port map (
      m_axi_aclk => M_ACLK_1,
      m_axi_araddr(12 downto 0) => auto_cc_to_auto_ds_ARADDR(12 downto 0),
      m_axi_arburst(1 downto 0) => auto_cc_to_auto_ds_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_cc_to_auto_ds_ARCACHE(3 downto 0),
      m_axi_aresetn => M_ARESETN_1,
      m_axi_arid(0) => auto_cc_to_auto_ds_ARID(0),
      m_axi_arlen(7 downto 0) => auto_cc_to_auto_ds_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_cc_to_auto_ds_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_cc_to_auto_ds_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_cc_to_auto_ds_ARQOS(3 downto 0),
      m_axi_arready => auto_cc_to_auto_ds_ARREADY,
      m_axi_arregion(3 downto 0) => auto_cc_to_auto_ds_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_cc_to_auto_ds_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_cc_to_auto_ds_ARVALID,
      m_axi_awaddr(12 downto 0) => auto_cc_to_auto_ds_AWADDR(12 downto 0),
      m_axi_awburst(1 downto 0) => auto_cc_to_auto_ds_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_cc_to_auto_ds_AWCACHE(3 downto 0),
      m_axi_awid(0) => auto_cc_to_auto_ds_AWID(0),
      m_axi_awlen(7 downto 0) => auto_cc_to_auto_ds_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_cc_to_auto_ds_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_cc_to_auto_ds_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_cc_to_auto_ds_AWQOS(3 downto 0),
      m_axi_awready => auto_cc_to_auto_ds_AWREADY,
      m_axi_awregion(3 downto 0) => auto_cc_to_auto_ds_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_cc_to_auto_ds_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_cc_to_auto_ds_AWVALID,
      m_axi_bid(0) => auto_cc_to_auto_ds_BID(0),
      m_axi_bready => auto_cc_to_auto_ds_BREADY,
      m_axi_bresp(1 downto 0) => auto_cc_to_auto_ds_BRESP(1 downto 0),
      m_axi_bvalid => auto_cc_to_auto_ds_BVALID,
      m_axi_rdata(511 downto 0) => auto_cc_to_auto_ds_RDATA(511 downto 0),
      m_axi_rid(0) => auto_cc_to_auto_ds_RID(0),
      m_axi_rlast => auto_cc_to_auto_ds_RLAST,
      m_axi_rready => auto_cc_to_auto_ds_RREADY,
      m_axi_rresp(1 downto 0) => auto_cc_to_auto_ds_RRESP(1 downto 0),
      m_axi_rvalid => auto_cc_to_auto_ds_RVALID,
      m_axi_wdata(511 downto 0) => auto_cc_to_auto_ds_WDATA(511 downto 0),
      m_axi_wlast => auto_cc_to_auto_ds_WLAST,
      m_axi_wready => auto_cc_to_auto_ds_WREADY,
      m_axi_wstrb(63 downto 0) => auto_cc_to_auto_ds_WSTRB(63 downto 0),
      m_axi_wvalid => auto_cc_to_auto_ds_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(12 downto 0) => m00_couplers_to_auto_cc_ARADDR(12 downto 0),
      s_axi_arburst(1 downto 0) => m00_couplers_to_auto_cc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m00_couplers_to_auto_cc_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arid(0) => m00_couplers_to_auto_cc_ARID(0),
      s_axi_arlen(7 downto 0) => m00_couplers_to_auto_cc_ARLEN(7 downto 0),
      s_axi_arlock(0) => m00_couplers_to_auto_cc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m00_couplers_to_auto_cc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m00_couplers_to_auto_cc_ARQOS(3 downto 0),
      s_axi_arready => m00_couplers_to_auto_cc_ARREADY,
      s_axi_arregion(3 downto 0) => m00_couplers_to_auto_cc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m00_couplers_to_auto_cc_ARSIZE(2 downto 0),
      s_axi_arvalid => m00_couplers_to_auto_cc_ARVALID,
      s_axi_awaddr(12 downto 0) => m00_couplers_to_auto_cc_AWADDR(12 downto 0),
      s_axi_awburst(1 downto 0) => m00_couplers_to_auto_cc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m00_couplers_to_auto_cc_AWCACHE(3 downto 0),
      s_axi_awid(0) => m00_couplers_to_auto_cc_AWID(0),
      s_axi_awlen(7 downto 0) => m00_couplers_to_auto_cc_AWLEN(7 downto 0),
      s_axi_awlock(0) => m00_couplers_to_auto_cc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m00_couplers_to_auto_cc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m00_couplers_to_auto_cc_AWQOS(3 downto 0),
      s_axi_awready => m00_couplers_to_auto_cc_AWREADY,
      s_axi_awregion(3 downto 0) => m00_couplers_to_auto_cc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m00_couplers_to_auto_cc_AWSIZE(2 downto 0),
      s_axi_awvalid => m00_couplers_to_auto_cc_AWVALID,
      s_axi_bid(0) => m00_couplers_to_auto_cc_BID(0),
      s_axi_bready => m00_couplers_to_auto_cc_BREADY,
      s_axi_bresp(1 downto 0) => m00_couplers_to_auto_cc_BRESP(1 downto 0),
      s_axi_bvalid => m00_couplers_to_auto_cc_BVALID,
      s_axi_rdata(511 downto 0) => m00_couplers_to_auto_cc_RDATA(511 downto 0),
      s_axi_rid(0) => m00_couplers_to_auto_cc_RID(0),
      s_axi_rlast => m00_couplers_to_auto_cc_RLAST,
      s_axi_rready => m00_couplers_to_auto_cc_RREADY,
      s_axi_rresp(1 downto 0) => m00_couplers_to_auto_cc_RRESP(1 downto 0),
      s_axi_rvalid => m00_couplers_to_auto_cc_RVALID,
      s_axi_wdata(511 downto 0) => m00_couplers_to_auto_cc_WDATA(511 downto 0),
      s_axi_wlast => m00_couplers_to_auto_cc_WLAST,
      s_axi_wready => m00_couplers_to_auto_cc_WREADY,
      s_axi_wstrb(63 downto 0) => m00_couplers_to_auto_cc_WSTRB(63 downto 0),
      s_axi_wvalid => m00_couplers_to_auto_cc_WVALID
    );
auto_ds: component bram_lutwave_auto_ds_6
     port map (
      m_axi_araddr(12 downto 0) => auto_ds_to_m00_couplers_ARADDR(12 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_m00_couplers_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_m00_couplers_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_m00_couplers_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_m00_couplers_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_m00_couplers_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_auto_ds_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => auto_ds_to_m00_couplers_ARREADY,
      m_axi_arregion(3 downto 0) => NLW_auto_ds_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_m00_couplers_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_m00_couplers_ARVALID,
      m_axi_awaddr(12 downto 0) => auto_ds_to_m00_couplers_AWADDR(12 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_m00_couplers_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_m00_couplers_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_m00_couplers_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_m00_couplers_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_m00_couplers_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_auto_ds_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => auto_ds_to_m00_couplers_AWREADY,
      m_axi_awregion(3 downto 0) => NLW_auto_ds_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_m00_couplers_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_m00_couplers_AWVALID,
      m_axi_bready => auto_ds_to_m00_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_m00_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_m00_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_ds_to_m00_couplers_RDATA(31 downto 0),
      m_axi_rlast => auto_ds_to_m00_couplers_RLAST,
      m_axi_rready => auto_ds_to_m00_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_m00_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_m00_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_ds_to_m00_couplers_WDATA(31 downto 0),
      m_axi_wlast => auto_ds_to_m00_couplers_WLAST,
      m_axi_wready => auto_ds_to_m00_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_ds_to_m00_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_ds_to_m00_couplers_WVALID,
      s_axi_aclk => M_ACLK_1,
      s_axi_araddr(12 downto 0) => auto_cc_to_auto_ds_ARADDR(12 downto 0),
      s_axi_arburst(1 downto 0) => auto_cc_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_cc_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => M_ARESETN_1,
      s_axi_arid(0) => auto_cc_to_auto_ds_ARID(0),
      s_axi_arlen(7 downto 0) => auto_cc_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_cc_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_cc_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_cc_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => auto_cc_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => auto_cc_to_auto_ds_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_cc_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_cc_to_auto_ds_ARVALID,
      s_axi_awaddr(12 downto 0) => auto_cc_to_auto_ds_AWADDR(12 downto 0),
      s_axi_awburst(1 downto 0) => auto_cc_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_cc_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awid(0) => auto_cc_to_auto_ds_AWID(0),
      s_axi_awlen(7 downto 0) => auto_cc_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_cc_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_cc_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_cc_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => auto_cc_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => auto_cc_to_auto_ds_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_cc_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_cc_to_auto_ds_AWVALID,
      s_axi_bid(0) => auto_cc_to_auto_ds_BID(0),
      s_axi_bready => auto_cc_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => auto_cc_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => auto_cc_to_auto_ds_BVALID,
      s_axi_rdata(511 downto 0) => auto_cc_to_auto_ds_RDATA(511 downto 0),
      s_axi_rid(0) => auto_cc_to_auto_ds_RID(0),
      s_axi_rlast => auto_cc_to_auto_ds_RLAST,
      s_axi_rready => auto_cc_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => auto_cc_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => auto_cc_to_auto_ds_RVALID,
      s_axi_wdata(511 downto 0) => auto_cc_to_auto_ds_WDATA(511 downto 0),
      s_axi_wlast => auto_cc_to_auto_ds_WLAST,
      s_axi_wready => auto_cc_to_auto_ds_WREADY,
      s_axi_wstrb(63 downto 0) => auto_cc_to_auto_ds_WSTRB(63 downto 0),
      s_axi_wvalid => auto_cc_to_auto_ds_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m00_couplers_imp_Q1XAPJ is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m00_couplers_imp_Q1XAPJ;

architecture STRUCTURE of m00_couplers_imp_Q1XAPJ is
  component bram_lutwave_auto_cc_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_cc_0;
  component bram_lutwave_auto_ds_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_ds_0;
  component bram_lutwave_auto_pc_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_pc_0;
  signal M_ACLK_1 : STD_LOGIC;
  signal M_ARESETN_1 : STD_LOGIC;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_cc_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_cc_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_cc_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_cc_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_ARVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_cc_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_cc_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_cc_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_AWVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_cc_to_auto_ds_BREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_BVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal auto_cc_to_auto_ds_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_cc_to_auto_ds_RLAST : STD_LOGIC;
  signal auto_cc_to_auto_ds_RREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_RVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal auto_cc_to_auto_ds_WLAST : STD_LOGIC;
  signal auto_cc_to_auto_ds_WREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_cc_to_auto_ds_WVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_BREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_BVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_RLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_RREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_RVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_WLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_WREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_WVALID : STD_LOGIC;
  signal auto_pc_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m00_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m00_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m00_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m00_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m00_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m00_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m00_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m00_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m00_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m00_couplers_WVALID : STD_LOGIC;
  signal m00_couplers_to_auto_cc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m00_couplers_to_auto_cc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_auto_cc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_auto_cc_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m00_couplers_to_auto_cc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m00_couplers_to_auto_cc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_auto_cc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_auto_cc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_auto_cc_ARREADY : STD_LOGIC;
  signal m00_couplers_to_auto_cc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_auto_cc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_auto_cc_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m00_couplers_to_auto_cc_ARVALID : STD_LOGIC;
  signal m00_couplers_to_auto_cc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m00_couplers_to_auto_cc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_auto_cc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_auto_cc_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m00_couplers_to_auto_cc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m00_couplers_to_auto_cc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_auto_cc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_auto_cc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_auto_cc_AWREADY : STD_LOGIC;
  signal m00_couplers_to_auto_cc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_auto_cc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_auto_cc_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m00_couplers_to_auto_cc_AWVALID : STD_LOGIC;
  signal m00_couplers_to_auto_cc_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m00_couplers_to_auto_cc_BREADY : STD_LOGIC;
  signal m00_couplers_to_auto_cc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_auto_cc_BVALID : STD_LOGIC;
  signal m00_couplers_to_auto_cc_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m00_couplers_to_auto_cc_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m00_couplers_to_auto_cc_RLAST : STD_LOGIC;
  signal m00_couplers_to_auto_cc_RREADY : STD_LOGIC;
  signal m00_couplers_to_auto_cc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_auto_cc_RVALID : STD_LOGIC;
  signal m00_couplers_to_auto_cc_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m00_couplers_to_auto_cc_WLAST : STD_LOGIC;
  signal m00_couplers_to_auto_cc_WREADY : STD_LOGIC;
  signal m00_couplers_to_auto_cc_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m00_couplers_to_auto_cc_WVALID : STD_LOGIC;
  signal NLW_auto_cc_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_auto_cc_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_auto_pc_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_auto_pc_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  M_ACLK_1 <= M_ACLK;
  M_ARESETN_1 <= M_ARESETN;
  M_AXI_araddr(39 downto 0) <= auto_pc_to_m00_couplers_ARADDR(39 downto 0);
  M_AXI_arvalid <= auto_pc_to_m00_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_pc_to_m00_couplers_AWADDR(39 downto 0);
  M_AXI_awvalid <= auto_pc_to_m00_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m00_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m00_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m00_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m00_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m00_couplers_to_auto_cc_ARREADY;
  S_AXI_awready <= m00_couplers_to_auto_cc_AWREADY;
  S_AXI_bid(15 downto 0) <= m00_couplers_to_auto_cc_BID(15 downto 0);
  S_AXI_bresp(1 downto 0) <= m00_couplers_to_auto_cc_BRESP(1 downto 0);
  S_AXI_bvalid <= m00_couplers_to_auto_cc_BVALID;
  S_AXI_rdata(127 downto 0) <= m00_couplers_to_auto_cc_RDATA(127 downto 0);
  S_AXI_rid(15 downto 0) <= m00_couplers_to_auto_cc_RID(15 downto 0);
  S_AXI_rlast <= m00_couplers_to_auto_cc_RLAST;
  S_AXI_rresp(1 downto 0) <= m00_couplers_to_auto_cc_RRESP(1 downto 0);
  S_AXI_rvalid <= m00_couplers_to_auto_cc_RVALID;
  S_AXI_wready <= m00_couplers_to_auto_cc_WREADY;
  auto_pc_to_m00_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m00_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m00_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m00_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m00_couplers_WREADY <= M_AXI_wready;
  m00_couplers_to_auto_cc_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m00_couplers_to_auto_cc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m00_couplers_to_auto_cc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m00_couplers_to_auto_cc_ARID(15 downto 0) <= S_AXI_arid(15 downto 0);
  m00_couplers_to_auto_cc_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m00_couplers_to_auto_cc_ARLOCK(0) <= S_AXI_arlock(0);
  m00_couplers_to_auto_cc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m00_couplers_to_auto_cc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m00_couplers_to_auto_cc_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m00_couplers_to_auto_cc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m00_couplers_to_auto_cc_ARUSER(15 downto 0) <= S_AXI_aruser(15 downto 0);
  m00_couplers_to_auto_cc_ARVALID <= S_AXI_arvalid;
  m00_couplers_to_auto_cc_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m00_couplers_to_auto_cc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m00_couplers_to_auto_cc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m00_couplers_to_auto_cc_AWID(15 downto 0) <= S_AXI_awid(15 downto 0);
  m00_couplers_to_auto_cc_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m00_couplers_to_auto_cc_AWLOCK(0) <= S_AXI_awlock(0);
  m00_couplers_to_auto_cc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m00_couplers_to_auto_cc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m00_couplers_to_auto_cc_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m00_couplers_to_auto_cc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m00_couplers_to_auto_cc_AWUSER(15 downto 0) <= S_AXI_awuser(15 downto 0);
  m00_couplers_to_auto_cc_AWVALID <= S_AXI_awvalid;
  m00_couplers_to_auto_cc_BREADY <= S_AXI_bready;
  m00_couplers_to_auto_cc_RREADY <= S_AXI_rready;
  m00_couplers_to_auto_cc_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  m00_couplers_to_auto_cc_WLAST <= S_AXI_wlast;
  m00_couplers_to_auto_cc_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  m00_couplers_to_auto_cc_WVALID <= S_AXI_wvalid;
auto_cc: component bram_lutwave_auto_cc_0
     port map (
      m_axi_aclk => M_ACLK_1,
      m_axi_araddr(39 downto 0) => auto_cc_to_auto_ds_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_cc_to_auto_ds_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_cc_to_auto_ds_ARCACHE(3 downto 0),
      m_axi_aresetn => M_ARESETN_1,
      m_axi_arid(15 downto 0) => auto_cc_to_auto_ds_ARID(15 downto 0),
      m_axi_arlen(7 downto 0) => auto_cc_to_auto_ds_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_cc_to_auto_ds_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_cc_to_auto_ds_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_cc_to_auto_ds_ARQOS(3 downto 0),
      m_axi_arready => auto_cc_to_auto_ds_ARREADY,
      m_axi_arregion(3 downto 0) => auto_cc_to_auto_ds_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_cc_to_auto_ds_ARSIZE(2 downto 0),
      m_axi_aruser(15 downto 0) => NLW_auto_cc_m_axi_aruser_UNCONNECTED(15 downto 0),
      m_axi_arvalid => auto_cc_to_auto_ds_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_cc_to_auto_ds_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_cc_to_auto_ds_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_cc_to_auto_ds_AWCACHE(3 downto 0),
      m_axi_awid(15 downto 0) => auto_cc_to_auto_ds_AWID(15 downto 0),
      m_axi_awlen(7 downto 0) => auto_cc_to_auto_ds_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_cc_to_auto_ds_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_cc_to_auto_ds_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_cc_to_auto_ds_AWQOS(3 downto 0),
      m_axi_awready => auto_cc_to_auto_ds_AWREADY,
      m_axi_awregion(3 downto 0) => auto_cc_to_auto_ds_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_cc_to_auto_ds_AWSIZE(2 downto 0),
      m_axi_awuser(15 downto 0) => NLW_auto_cc_m_axi_awuser_UNCONNECTED(15 downto 0),
      m_axi_awvalid => auto_cc_to_auto_ds_AWVALID,
      m_axi_bid(15 downto 0) => auto_cc_to_auto_ds_BID(15 downto 0),
      m_axi_bready => auto_cc_to_auto_ds_BREADY,
      m_axi_bresp(1 downto 0) => auto_cc_to_auto_ds_BRESP(1 downto 0),
      m_axi_bvalid => auto_cc_to_auto_ds_BVALID,
      m_axi_rdata(127 downto 0) => auto_cc_to_auto_ds_RDATA(127 downto 0),
      m_axi_rid(15 downto 0) => auto_cc_to_auto_ds_RID(15 downto 0),
      m_axi_rlast => auto_cc_to_auto_ds_RLAST,
      m_axi_rready => auto_cc_to_auto_ds_RREADY,
      m_axi_rresp(1 downto 0) => auto_cc_to_auto_ds_RRESP(1 downto 0),
      m_axi_rvalid => auto_cc_to_auto_ds_RVALID,
      m_axi_wdata(127 downto 0) => auto_cc_to_auto_ds_WDATA(127 downto 0),
      m_axi_wlast => auto_cc_to_auto_ds_WLAST,
      m_axi_wready => auto_cc_to_auto_ds_WREADY,
      m_axi_wstrb(15 downto 0) => auto_cc_to_auto_ds_WSTRB(15 downto 0),
      m_axi_wvalid => auto_cc_to_auto_ds_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(39 downto 0) => m00_couplers_to_auto_cc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => m00_couplers_to_auto_cc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m00_couplers_to_auto_cc_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arid(15 downto 0) => m00_couplers_to_auto_cc_ARID(15 downto 0),
      s_axi_arlen(7 downto 0) => m00_couplers_to_auto_cc_ARLEN(7 downto 0),
      s_axi_arlock(0) => m00_couplers_to_auto_cc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m00_couplers_to_auto_cc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m00_couplers_to_auto_cc_ARQOS(3 downto 0),
      s_axi_arready => m00_couplers_to_auto_cc_ARREADY,
      s_axi_arregion(3 downto 0) => m00_couplers_to_auto_cc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m00_couplers_to_auto_cc_ARSIZE(2 downto 0),
      s_axi_aruser(15 downto 0) => m00_couplers_to_auto_cc_ARUSER(15 downto 0),
      s_axi_arvalid => m00_couplers_to_auto_cc_ARVALID,
      s_axi_awaddr(39 downto 0) => m00_couplers_to_auto_cc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => m00_couplers_to_auto_cc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m00_couplers_to_auto_cc_AWCACHE(3 downto 0),
      s_axi_awid(15 downto 0) => m00_couplers_to_auto_cc_AWID(15 downto 0),
      s_axi_awlen(7 downto 0) => m00_couplers_to_auto_cc_AWLEN(7 downto 0),
      s_axi_awlock(0) => m00_couplers_to_auto_cc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m00_couplers_to_auto_cc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m00_couplers_to_auto_cc_AWQOS(3 downto 0),
      s_axi_awready => m00_couplers_to_auto_cc_AWREADY,
      s_axi_awregion(3 downto 0) => m00_couplers_to_auto_cc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m00_couplers_to_auto_cc_AWSIZE(2 downto 0),
      s_axi_awuser(15 downto 0) => m00_couplers_to_auto_cc_AWUSER(15 downto 0),
      s_axi_awvalid => m00_couplers_to_auto_cc_AWVALID,
      s_axi_bid(15 downto 0) => m00_couplers_to_auto_cc_BID(15 downto 0),
      s_axi_bready => m00_couplers_to_auto_cc_BREADY,
      s_axi_bresp(1 downto 0) => m00_couplers_to_auto_cc_BRESP(1 downto 0),
      s_axi_bvalid => m00_couplers_to_auto_cc_BVALID,
      s_axi_rdata(127 downto 0) => m00_couplers_to_auto_cc_RDATA(127 downto 0),
      s_axi_rid(15 downto 0) => m00_couplers_to_auto_cc_RID(15 downto 0),
      s_axi_rlast => m00_couplers_to_auto_cc_RLAST,
      s_axi_rready => m00_couplers_to_auto_cc_RREADY,
      s_axi_rresp(1 downto 0) => m00_couplers_to_auto_cc_RRESP(1 downto 0),
      s_axi_rvalid => m00_couplers_to_auto_cc_RVALID,
      s_axi_wdata(127 downto 0) => m00_couplers_to_auto_cc_WDATA(127 downto 0),
      s_axi_wlast => m00_couplers_to_auto_cc_WLAST,
      s_axi_wready => m00_couplers_to_auto_cc_WREADY,
      s_axi_wstrb(15 downto 0) => m00_couplers_to_auto_cc_WSTRB(15 downto 0),
      s_axi_wvalid => m00_couplers_to_auto_cc_WVALID
    );
auto_ds: component bram_lutwave_auto_ds_0
     port map (
      m_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      m_axi_arready => auto_ds_to_auto_pc_ARREADY,
      m_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      m_axi_awready => auto_ds_to_auto_pc_AWREADY,
      m_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      m_axi_bready => auto_ds_to_auto_pc_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      m_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      m_axi_rlast => auto_ds_to_auto_pc_RLAST,
      m_axi_rready => auto_ds_to_auto_pc_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      m_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      m_axi_wlast => auto_ds_to_auto_pc_WLAST,
      m_axi_wready => auto_ds_to_auto_pc_WREADY,
      m_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      m_axi_wvalid => auto_ds_to_auto_pc_WVALID,
      s_axi_aclk => M_ACLK_1,
      s_axi_araddr(39 downto 0) => auto_cc_to_auto_ds_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_cc_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_cc_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => M_ARESETN_1,
      s_axi_arid(15 downto 0) => auto_cc_to_auto_ds_ARID(15 downto 0),
      s_axi_arlen(7 downto 0) => auto_cc_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_cc_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_cc_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_cc_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => auto_cc_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => auto_cc_to_auto_ds_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_cc_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_cc_to_auto_ds_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_cc_to_auto_ds_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_cc_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_cc_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awid(15 downto 0) => auto_cc_to_auto_ds_AWID(15 downto 0),
      s_axi_awlen(7 downto 0) => auto_cc_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_cc_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_cc_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_cc_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => auto_cc_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => auto_cc_to_auto_ds_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_cc_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_cc_to_auto_ds_AWVALID,
      s_axi_bid(15 downto 0) => auto_cc_to_auto_ds_BID(15 downto 0),
      s_axi_bready => auto_cc_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => auto_cc_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => auto_cc_to_auto_ds_BVALID,
      s_axi_rdata(127 downto 0) => auto_cc_to_auto_ds_RDATA(127 downto 0),
      s_axi_rid(15 downto 0) => auto_cc_to_auto_ds_RID(15 downto 0),
      s_axi_rlast => auto_cc_to_auto_ds_RLAST,
      s_axi_rready => auto_cc_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => auto_cc_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => auto_cc_to_auto_ds_RVALID,
      s_axi_wdata(127 downto 0) => auto_cc_to_auto_ds_WDATA(127 downto 0),
      s_axi_wlast => auto_cc_to_auto_ds_WLAST,
      s_axi_wready => auto_cc_to_auto_ds_WREADY,
      s_axi_wstrb(15 downto 0) => auto_cc_to_auto_ds_WSTRB(15 downto 0),
      s_axi_wvalid => auto_cc_to_auto_ds_WVALID
    );
auto_pc: component bram_lutwave_auto_pc_0
     port map (
      aclk => M_ACLK_1,
      aresetn => M_ARESETN_1,
      m_axi_araddr(39 downto 0) => auto_pc_to_m00_couplers_ARADDR(39 downto 0),
      m_axi_arprot(2 downto 0) => NLW_auto_pc_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arready => auto_pc_to_m00_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m00_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_pc_to_m00_couplers_AWADDR(39 downto 0),
      m_axi_awprot(2 downto 0) => NLW_auto_pc_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awready => auto_pc_to_m00_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m00_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m00_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m00_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m00_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m00_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m00_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m00_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m00_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m00_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m00_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m00_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m00_couplers_WVALID,
      s_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => auto_ds_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => auto_ds_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      s_axi_bready => auto_ds_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => auto_ds_to_auto_pc_RLAST,
      s_axi_rready => auto_ds_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => auto_ds_to_auto_pc_WLAST,
      s_axi_wready => auto_ds_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => auto_ds_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m01_couplers_imp_1F7Y8UN is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    S_AXI_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m01_couplers_imp_1F7Y8UN;

architecture STRUCTURE of m01_couplers_imp_1F7Y8UN is
  component bram_lutwave_auto_ds_7 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_ds_7;
  component bram_lutwave_auto_pc_6 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_pc_6;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_BREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_BVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_RLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_RREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_RVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_WLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_WREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_WVALID : STD_LOGIC;
  signal auto_pc_to_m01_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m01_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m01_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m01_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m01_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m01_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m01_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m01_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m01_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m01_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m01_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m01_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m01_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m01_couplers_WVALID : STD_LOGIC;
  signal m01_couplers_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m01_couplers_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_auto_ds_ARID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m01_couplers_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m01_couplers_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_auto_ds_ARREADY : STD_LOGIC;
  signal m01_couplers_to_auto_ds_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m01_couplers_to_auto_ds_ARVALID : STD_LOGIC;
  signal m01_couplers_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m01_couplers_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_auto_ds_AWID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m01_couplers_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m01_couplers_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_auto_ds_AWREADY : STD_LOGIC;
  signal m01_couplers_to_auto_ds_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m01_couplers_to_auto_ds_AWVALID : STD_LOGIC;
  signal m01_couplers_to_auto_ds_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_auto_ds_BREADY : STD_LOGIC;
  signal m01_couplers_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_auto_ds_BVALID : STD_LOGIC;
  signal m01_couplers_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal m01_couplers_to_auto_ds_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_auto_ds_RLAST : STD_LOGIC;
  signal m01_couplers_to_auto_ds_RREADY : STD_LOGIC;
  signal m01_couplers_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_auto_ds_RVALID : STD_LOGIC;
  signal m01_couplers_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal m01_couplers_to_auto_ds_WLAST : STD_LOGIC;
  signal m01_couplers_to_auto_ds_WREADY : STD_LOGIC;
  signal m01_couplers_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal m01_couplers_to_auto_ds_WVALID : STD_LOGIC;
  signal NLW_auto_pc_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_auto_pc_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  M_AXI_araddr(39 downto 0) <= auto_pc_to_m01_couplers_ARADDR(39 downto 0);
  M_AXI_arvalid <= auto_pc_to_m01_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_pc_to_m01_couplers_AWADDR(39 downto 0);
  M_AXI_awvalid <= auto_pc_to_m01_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m01_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m01_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m01_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m01_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m01_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m01_couplers_to_auto_ds_ARREADY;
  S_AXI_awready <= m01_couplers_to_auto_ds_AWREADY;
  S_AXI_bid(0) <= m01_couplers_to_auto_ds_BID(0);
  S_AXI_bresp(1 downto 0) <= m01_couplers_to_auto_ds_BRESP(1 downto 0);
  S_AXI_bvalid <= m01_couplers_to_auto_ds_BVALID;
  S_AXI_rdata(511 downto 0) <= m01_couplers_to_auto_ds_RDATA(511 downto 0);
  S_AXI_rid(0) <= m01_couplers_to_auto_ds_RID(0);
  S_AXI_rlast <= m01_couplers_to_auto_ds_RLAST;
  S_AXI_rresp(1 downto 0) <= m01_couplers_to_auto_ds_RRESP(1 downto 0);
  S_AXI_rvalid <= m01_couplers_to_auto_ds_RVALID;
  S_AXI_wready <= m01_couplers_to_auto_ds_WREADY;
  auto_pc_to_m01_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m01_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m01_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m01_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m01_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m01_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m01_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m01_couplers_WREADY <= M_AXI_wready;
  m01_couplers_to_auto_ds_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m01_couplers_to_auto_ds_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m01_couplers_to_auto_ds_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m01_couplers_to_auto_ds_ARID(0) <= S_AXI_arid(0);
  m01_couplers_to_auto_ds_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m01_couplers_to_auto_ds_ARLOCK(0) <= S_AXI_arlock(0);
  m01_couplers_to_auto_ds_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m01_couplers_to_auto_ds_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m01_couplers_to_auto_ds_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m01_couplers_to_auto_ds_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m01_couplers_to_auto_ds_ARVALID <= S_AXI_arvalid;
  m01_couplers_to_auto_ds_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m01_couplers_to_auto_ds_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m01_couplers_to_auto_ds_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m01_couplers_to_auto_ds_AWID(0) <= S_AXI_awid(0);
  m01_couplers_to_auto_ds_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m01_couplers_to_auto_ds_AWLOCK(0) <= S_AXI_awlock(0);
  m01_couplers_to_auto_ds_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m01_couplers_to_auto_ds_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m01_couplers_to_auto_ds_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m01_couplers_to_auto_ds_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m01_couplers_to_auto_ds_AWVALID <= S_AXI_awvalid;
  m01_couplers_to_auto_ds_BREADY <= S_AXI_bready;
  m01_couplers_to_auto_ds_RREADY <= S_AXI_rready;
  m01_couplers_to_auto_ds_WDATA(511 downto 0) <= S_AXI_wdata(511 downto 0);
  m01_couplers_to_auto_ds_WLAST <= S_AXI_wlast;
  m01_couplers_to_auto_ds_WSTRB(63 downto 0) <= S_AXI_wstrb(63 downto 0);
  m01_couplers_to_auto_ds_WVALID <= S_AXI_wvalid;
auto_ds: component bram_lutwave_auto_ds_7
     port map (
      m_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      m_axi_arready => auto_ds_to_auto_pc_ARREADY,
      m_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      m_axi_awready => auto_ds_to_auto_pc_AWREADY,
      m_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      m_axi_bready => auto_ds_to_auto_pc_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      m_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      m_axi_rlast => auto_ds_to_auto_pc_RLAST,
      m_axi_rready => auto_ds_to_auto_pc_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      m_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      m_axi_wlast => auto_ds_to_auto_pc_WLAST,
      m_axi_wready => auto_ds_to_auto_pc_WREADY,
      m_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      m_axi_wvalid => auto_ds_to_auto_pc_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(39 downto 0) => m01_couplers_to_auto_ds_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => m01_couplers_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m01_couplers_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arid(0) => m01_couplers_to_auto_ds_ARID(0),
      s_axi_arlen(7 downto 0) => m01_couplers_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => m01_couplers_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m01_couplers_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m01_couplers_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => m01_couplers_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => m01_couplers_to_auto_ds_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m01_couplers_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => m01_couplers_to_auto_ds_ARVALID,
      s_axi_awaddr(39 downto 0) => m01_couplers_to_auto_ds_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => m01_couplers_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m01_couplers_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awid(0) => m01_couplers_to_auto_ds_AWID(0),
      s_axi_awlen(7 downto 0) => m01_couplers_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => m01_couplers_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m01_couplers_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m01_couplers_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => m01_couplers_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => m01_couplers_to_auto_ds_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m01_couplers_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => m01_couplers_to_auto_ds_AWVALID,
      s_axi_bid(0) => m01_couplers_to_auto_ds_BID(0),
      s_axi_bready => m01_couplers_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => m01_couplers_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => m01_couplers_to_auto_ds_BVALID,
      s_axi_rdata(511 downto 0) => m01_couplers_to_auto_ds_RDATA(511 downto 0),
      s_axi_rid(0) => m01_couplers_to_auto_ds_RID(0),
      s_axi_rlast => m01_couplers_to_auto_ds_RLAST,
      s_axi_rready => m01_couplers_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => m01_couplers_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => m01_couplers_to_auto_ds_RVALID,
      s_axi_wdata(511 downto 0) => m01_couplers_to_auto_ds_WDATA(511 downto 0),
      s_axi_wlast => m01_couplers_to_auto_ds_WLAST,
      s_axi_wready => m01_couplers_to_auto_ds_WREADY,
      s_axi_wstrb(63 downto 0) => m01_couplers_to_auto_ds_WSTRB(63 downto 0),
      s_axi_wvalid => m01_couplers_to_auto_ds_WVALID
    );
auto_pc: component bram_lutwave_auto_pc_6
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(39 downto 0) => auto_pc_to_m01_couplers_ARADDR(39 downto 0),
      m_axi_arprot(2 downto 0) => NLW_auto_pc_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arready => auto_pc_to_m01_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m01_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_pc_to_m01_couplers_AWADDR(39 downto 0),
      m_axi_awprot(2 downto 0) => NLW_auto_pc_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awready => auto_pc_to_m01_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m01_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m01_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m01_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m01_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m01_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m01_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m01_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m01_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m01_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m01_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m01_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m01_couplers_WVALID,
      s_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => auto_ds_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => auto_ds_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      s_axi_bready => auto_ds_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => auto_ds_to_auto_pc_RLAST,
      s_axi_rready => auto_ds_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => auto_ds_to_auto_pc_WLAST,
      s_axi_wready => auto_ds_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => auto_ds_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m01_couplers_imp_KR6R3R is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m01_couplers_imp_KR6R3R;

architecture STRUCTURE of m01_couplers_imp_KR6R3R is
  component bram_lutwave_auto_cc_1 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_cc_1;
  component bram_lutwave_auto_ds_1 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_ds_1;
  component bram_lutwave_auto_pc_1 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_pc_1;
  signal M_ACLK_1 : STD_LOGIC;
  signal M_ARESETN_1 : STD_LOGIC;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_cc_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_cc_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_cc_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_cc_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_ARVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_cc_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_cc_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_cc_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_AWVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_cc_to_auto_ds_BREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_BVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal auto_cc_to_auto_ds_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_cc_to_auto_ds_RLAST : STD_LOGIC;
  signal auto_cc_to_auto_ds_RREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_RVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal auto_cc_to_auto_ds_WLAST : STD_LOGIC;
  signal auto_cc_to_auto_ds_WREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_cc_to_auto_ds_WVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_BREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_BVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_RLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_RREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_RVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_WLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_WREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_WVALID : STD_LOGIC;
  signal auto_pc_to_m01_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m01_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m01_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m01_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m01_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m01_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m01_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m01_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m01_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m01_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m01_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m01_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m01_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m01_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m01_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m01_couplers_WVALID : STD_LOGIC;
  signal m01_couplers_to_auto_cc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m01_couplers_to_auto_cc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_auto_cc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_auto_cc_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m01_couplers_to_auto_cc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m01_couplers_to_auto_cc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_auto_cc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m01_couplers_to_auto_cc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_auto_cc_ARREADY : STD_LOGIC;
  signal m01_couplers_to_auto_cc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_auto_cc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m01_couplers_to_auto_cc_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m01_couplers_to_auto_cc_ARVALID : STD_LOGIC;
  signal m01_couplers_to_auto_cc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m01_couplers_to_auto_cc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_auto_cc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_auto_cc_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m01_couplers_to_auto_cc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m01_couplers_to_auto_cc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_auto_cc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m01_couplers_to_auto_cc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_auto_cc_AWREADY : STD_LOGIC;
  signal m01_couplers_to_auto_cc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_auto_cc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m01_couplers_to_auto_cc_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m01_couplers_to_auto_cc_AWVALID : STD_LOGIC;
  signal m01_couplers_to_auto_cc_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m01_couplers_to_auto_cc_BREADY : STD_LOGIC;
  signal m01_couplers_to_auto_cc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_auto_cc_BVALID : STD_LOGIC;
  signal m01_couplers_to_auto_cc_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m01_couplers_to_auto_cc_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m01_couplers_to_auto_cc_RLAST : STD_LOGIC;
  signal m01_couplers_to_auto_cc_RREADY : STD_LOGIC;
  signal m01_couplers_to_auto_cc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_auto_cc_RVALID : STD_LOGIC;
  signal m01_couplers_to_auto_cc_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m01_couplers_to_auto_cc_WLAST : STD_LOGIC;
  signal m01_couplers_to_auto_cc_WREADY : STD_LOGIC;
  signal m01_couplers_to_auto_cc_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m01_couplers_to_auto_cc_WVALID : STD_LOGIC;
  signal NLW_auto_cc_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_auto_cc_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
  M_ACLK_1 <= M_ACLK;
  M_ARESETN_1 <= M_ARESETN;
  M_AXI_araddr(39 downto 0) <= auto_pc_to_m01_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_pc_to_m01_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_pc_to_m01_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_pc_to_m01_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_pc_to_m01_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_pc_to_m01_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m01_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m01_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m01_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m01_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m01_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m01_couplers_to_auto_cc_ARREADY;
  S_AXI_awready <= m01_couplers_to_auto_cc_AWREADY;
  S_AXI_bid(15 downto 0) <= m01_couplers_to_auto_cc_BID(15 downto 0);
  S_AXI_bresp(1 downto 0) <= m01_couplers_to_auto_cc_BRESP(1 downto 0);
  S_AXI_bvalid <= m01_couplers_to_auto_cc_BVALID;
  S_AXI_rdata(127 downto 0) <= m01_couplers_to_auto_cc_RDATA(127 downto 0);
  S_AXI_rid(15 downto 0) <= m01_couplers_to_auto_cc_RID(15 downto 0);
  S_AXI_rlast <= m01_couplers_to_auto_cc_RLAST;
  S_AXI_rresp(1 downto 0) <= m01_couplers_to_auto_cc_RRESP(1 downto 0);
  S_AXI_rvalid <= m01_couplers_to_auto_cc_RVALID;
  S_AXI_wready <= m01_couplers_to_auto_cc_WREADY;
  auto_pc_to_m01_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m01_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m01_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m01_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m01_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m01_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m01_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m01_couplers_WREADY <= M_AXI_wready;
  m01_couplers_to_auto_cc_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m01_couplers_to_auto_cc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m01_couplers_to_auto_cc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m01_couplers_to_auto_cc_ARID(15 downto 0) <= S_AXI_arid(15 downto 0);
  m01_couplers_to_auto_cc_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m01_couplers_to_auto_cc_ARLOCK(0) <= S_AXI_arlock(0);
  m01_couplers_to_auto_cc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m01_couplers_to_auto_cc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m01_couplers_to_auto_cc_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m01_couplers_to_auto_cc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m01_couplers_to_auto_cc_ARUSER(15 downto 0) <= S_AXI_aruser(15 downto 0);
  m01_couplers_to_auto_cc_ARVALID <= S_AXI_arvalid;
  m01_couplers_to_auto_cc_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m01_couplers_to_auto_cc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m01_couplers_to_auto_cc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m01_couplers_to_auto_cc_AWID(15 downto 0) <= S_AXI_awid(15 downto 0);
  m01_couplers_to_auto_cc_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m01_couplers_to_auto_cc_AWLOCK(0) <= S_AXI_awlock(0);
  m01_couplers_to_auto_cc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m01_couplers_to_auto_cc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m01_couplers_to_auto_cc_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m01_couplers_to_auto_cc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m01_couplers_to_auto_cc_AWUSER(15 downto 0) <= S_AXI_awuser(15 downto 0);
  m01_couplers_to_auto_cc_AWVALID <= S_AXI_awvalid;
  m01_couplers_to_auto_cc_BREADY <= S_AXI_bready;
  m01_couplers_to_auto_cc_RREADY <= S_AXI_rready;
  m01_couplers_to_auto_cc_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  m01_couplers_to_auto_cc_WLAST <= S_AXI_wlast;
  m01_couplers_to_auto_cc_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  m01_couplers_to_auto_cc_WVALID <= S_AXI_wvalid;
auto_cc: component bram_lutwave_auto_cc_1
     port map (
      m_axi_aclk => M_ACLK_1,
      m_axi_araddr(39 downto 0) => auto_cc_to_auto_ds_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_cc_to_auto_ds_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_cc_to_auto_ds_ARCACHE(3 downto 0),
      m_axi_aresetn => M_ARESETN_1,
      m_axi_arid(15 downto 0) => auto_cc_to_auto_ds_ARID(15 downto 0),
      m_axi_arlen(7 downto 0) => auto_cc_to_auto_ds_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_cc_to_auto_ds_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_cc_to_auto_ds_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_cc_to_auto_ds_ARQOS(3 downto 0),
      m_axi_arready => auto_cc_to_auto_ds_ARREADY,
      m_axi_arregion(3 downto 0) => auto_cc_to_auto_ds_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_cc_to_auto_ds_ARSIZE(2 downto 0),
      m_axi_aruser(15 downto 0) => NLW_auto_cc_m_axi_aruser_UNCONNECTED(15 downto 0),
      m_axi_arvalid => auto_cc_to_auto_ds_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_cc_to_auto_ds_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_cc_to_auto_ds_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_cc_to_auto_ds_AWCACHE(3 downto 0),
      m_axi_awid(15 downto 0) => auto_cc_to_auto_ds_AWID(15 downto 0),
      m_axi_awlen(7 downto 0) => auto_cc_to_auto_ds_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_cc_to_auto_ds_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_cc_to_auto_ds_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_cc_to_auto_ds_AWQOS(3 downto 0),
      m_axi_awready => auto_cc_to_auto_ds_AWREADY,
      m_axi_awregion(3 downto 0) => auto_cc_to_auto_ds_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_cc_to_auto_ds_AWSIZE(2 downto 0),
      m_axi_awuser(15 downto 0) => NLW_auto_cc_m_axi_awuser_UNCONNECTED(15 downto 0),
      m_axi_awvalid => auto_cc_to_auto_ds_AWVALID,
      m_axi_bid(15 downto 0) => auto_cc_to_auto_ds_BID(15 downto 0),
      m_axi_bready => auto_cc_to_auto_ds_BREADY,
      m_axi_bresp(1 downto 0) => auto_cc_to_auto_ds_BRESP(1 downto 0),
      m_axi_bvalid => auto_cc_to_auto_ds_BVALID,
      m_axi_rdata(127 downto 0) => auto_cc_to_auto_ds_RDATA(127 downto 0),
      m_axi_rid(15 downto 0) => auto_cc_to_auto_ds_RID(15 downto 0),
      m_axi_rlast => auto_cc_to_auto_ds_RLAST,
      m_axi_rready => auto_cc_to_auto_ds_RREADY,
      m_axi_rresp(1 downto 0) => auto_cc_to_auto_ds_RRESP(1 downto 0),
      m_axi_rvalid => auto_cc_to_auto_ds_RVALID,
      m_axi_wdata(127 downto 0) => auto_cc_to_auto_ds_WDATA(127 downto 0),
      m_axi_wlast => auto_cc_to_auto_ds_WLAST,
      m_axi_wready => auto_cc_to_auto_ds_WREADY,
      m_axi_wstrb(15 downto 0) => auto_cc_to_auto_ds_WSTRB(15 downto 0),
      m_axi_wvalid => auto_cc_to_auto_ds_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(39 downto 0) => m01_couplers_to_auto_cc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => m01_couplers_to_auto_cc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m01_couplers_to_auto_cc_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arid(15 downto 0) => m01_couplers_to_auto_cc_ARID(15 downto 0),
      s_axi_arlen(7 downto 0) => m01_couplers_to_auto_cc_ARLEN(7 downto 0),
      s_axi_arlock(0) => m01_couplers_to_auto_cc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m01_couplers_to_auto_cc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m01_couplers_to_auto_cc_ARQOS(3 downto 0),
      s_axi_arready => m01_couplers_to_auto_cc_ARREADY,
      s_axi_arregion(3 downto 0) => m01_couplers_to_auto_cc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m01_couplers_to_auto_cc_ARSIZE(2 downto 0),
      s_axi_aruser(15 downto 0) => m01_couplers_to_auto_cc_ARUSER(15 downto 0),
      s_axi_arvalid => m01_couplers_to_auto_cc_ARVALID,
      s_axi_awaddr(39 downto 0) => m01_couplers_to_auto_cc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => m01_couplers_to_auto_cc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m01_couplers_to_auto_cc_AWCACHE(3 downto 0),
      s_axi_awid(15 downto 0) => m01_couplers_to_auto_cc_AWID(15 downto 0),
      s_axi_awlen(7 downto 0) => m01_couplers_to_auto_cc_AWLEN(7 downto 0),
      s_axi_awlock(0) => m01_couplers_to_auto_cc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m01_couplers_to_auto_cc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m01_couplers_to_auto_cc_AWQOS(3 downto 0),
      s_axi_awready => m01_couplers_to_auto_cc_AWREADY,
      s_axi_awregion(3 downto 0) => m01_couplers_to_auto_cc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m01_couplers_to_auto_cc_AWSIZE(2 downto 0),
      s_axi_awuser(15 downto 0) => m01_couplers_to_auto_cc_AWUSER(15 downto 0),
      s_axi_awvalid => m01_couplers_to_auto_cc_AWVALID,
      s_axi_bid(15 downto 0) => m01_couplers_to_auto_cc_BID(15 downto 0),
      s_axi_bready => m01_couplers_to_auto_cc_BREADY,
      s_axi_bresp(1 downto 0) => m01_couplers_to_auto_cc_BRESP(1 downto 0),
      s_axi_bvalid => m01_couplers_to_auto_cc_BVALID,
      s_axi_rdata(127 downto 0) => m01_couplers_to_auto_cc_RDATA(127 downto 0),
      s_axi_rid(15 downto 0) => m01_couplers_to_auto_cc_RID(15 downto 0),
      s_axi_rlast => m01_couplers_to_auto_cc_RLAST,
      s_axi_rready => m01_couplers_to_auto_cc_RREADY,
      s_axi_rresp(1 downto 0) => m01_couplers_to_auto_cc_RRESP(1 downto 0),
      s_axi_rvalid => m01_couplers_to_auto_cc_RVALID,
      s_axi_wdata(127 downto 0) => m01_couplers_to_auto_cc_WDATA(127 downto 0),
      s_axi_wlast => m01_couplers_to_auto_cc_WLAST,
      s_axi_wready => m01_couplers_to_auto_cc_WREADY,
      s_axi_wstrb(15 downto 0) => m01_couplers_to_auto_cc_WSTRB(15 downto 0),
      s_axi_wvalid => m01_couplers_to_auto_cc_WVALID
    );
auto_ds: component bram_lutwave_auto_ds_1
     port map (
      m_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      m_axi_arready => auto_ds_to_auto_pc_ARREADY,
      m_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      m_axi_awready => auto_ds_to_auto_pc_AWREADY,
      m_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      m_axi_bready => auto_ds_to_auto_pc_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      m_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      m_axi_rlast => auto_ds_to_auto_pc_RLAST,
      m_axi_rready => auto_ds_to_auto_pc_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      m_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      m_axi_wlast => auto_ds_to_auto_pc_WLAST,
      m_axi_wready => auto_ds_to_auto_pc_WREADY,
      m_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      m_axi_wvalid => auto_ds_to_auto_pc_WVALID,
      s_axi_aclk => M_ACLK_1,
      s_axi_araddr(39 downto 0) => auto_cc_to_auto_ds_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_cc_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_cc_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => M_ARESETN_1,
      s_axi_arid(15 downto 0) => auto_cc_to_auto_ds_ARID(15 downto 0),
      s_axi_arlen(7 downto 0) => auto_cc_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_cc_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_cc_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_cc_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => auto_cc_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => auto_cc_to_auto_ds_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_cc_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_cc_to_auto_ds_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_cc_to_auto_ds_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_cc_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_cc_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awid(15 downto 0) => auto_cc_to_auto_ds_AWID(15 downto 0),
      s_axi_awlen(7 downto 0) => auto_cc_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_cc_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_cc_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_cc_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => auto_cc_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => auto_cc_to_auto_ds_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_cc_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_cc_to_auto_ds_AWVALID,
      s_axi_bid(15 downto 0) => auto_cc_to_auto_ds_BID(15 downto 0),
      s_axi_bready => auto_cc_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => auto_cc_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => auto_cc_to_auto_ds_BVALID,
      s_axi_rdata(127 downto 0) => auto_cc_to_auto_ds_RDATA(127 downto 0),
      s_axi_rid(15 downto 0) => auto_cc_to_auto_ds_RID(15 downto 0),
      s_axi_rlast => auto_cc_to_auto_ds_RLAST,
      s_axi_rready => auto_cc_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => auto_cc_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => auto_cc_to_auto_ds_RVALID,
      s_axi_wdata(127 downto 0) => auto_cc_to_auto_ds_WDATA(127 downto 0),
      s_axi_wlast => auto_cc_to_auto_ds_WLAST,
      s_axi_wready => auto_cc_to_auto_ds_WREADY,
      s_axi_wstrb(15 downto 0) => auto_cc_to_auto_ds_WSTRB(15 downto 0),
      s_axi_wvalid => auto_cc_to_auto_ds_WVALID
    );
auto_pc: component bram_lutwave_auto_pc_1
     port map (
      aclk => M_ACLK_1,
      aresetn => M_ARESETN_1,
      m_axi_araddr(39 downto 0) => auto_pc_to_m01_couplers_ARADDR(39 downto 0),
      m_axi_arprot(2 downto 0) => auto_pc_to_m01_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_pc_to_m01_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m01_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_pc_to_m01_couplers_AWADDR(39 downto 0),
      m_axi_awprot(2 downto 0) => auto_pc_to_m01_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_pc_to_m01_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m01_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m01_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m01_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m01_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m01_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m01_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m01_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m01_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m01_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m01_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m01_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m01_couplers_WVALID,
      s_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => auto_ds_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => auto_ds_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      s_axi_bready => auto_ds_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => auto_ds_to_auto_pc_RLAST,
      s_axi_rready => auto_ds_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => auto_ds_to_auto_pc_WLAST,
      s_axi_wready => auto_ds_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => auto_ds_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m02_couplers_imp_101E9LB is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 17 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 17 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    S_AXI_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m02_couplers_imp_101E9LB;

architecture STRUCTURE of m02_couplers_imp_101E9LB is
  component bram_lutwave_auto_ds_8 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 17 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 17 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_ds_8;
  component bram_lutwave_auto_pc_7 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 17 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 17 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_pc_7;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal auto_ds_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal auto_ds_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_BREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_BVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_RLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_RREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_RVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_WLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_WREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_WVALID : STD_LOGIC;
  signal auto_pc_to_m02_couplers_ARADDR : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal auto_pc_to_m02_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m02_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m02_couplers_AWADDR : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal auto_pc_to_m02_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m02_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m02_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m02_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m02_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m02_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m02_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m02_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m02_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m02_couplers_WVALID : STD_LOGIC;
  signal m02_couplers_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m02_couplers_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_auto_ds_ARID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m02_couplers_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_auto_ds_ARREADY : STD_LOGIC;
  signal m02_couplers_to_auto_ds_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_auto_ds_ARVALID : STD_LOGIC;
  signal m02_couplers_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m02_couplers_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_auto_ds_AWID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m02_couplers_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_auto_ds_AWREADY : STD_LOGIC;
  signal m02_couplers_to_auto_ds_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_auto_ds_AWVALID : STD_LOGIC;
  signal m02_couplers_to_auto_ds_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_auto_ds_BREADY : STD_LOGIC;
  signal m02_couplers_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_auto_ds_BVALID : STD_LOGIC;
  signal m02_couplers_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal m02_couplers_to_auto_ds_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_auto_ds_RLAST : STD_LOGIC;
  signal m02_couplers_to_auto_ds_RREADY : STD_LOGIC;
  signal m02_couplers_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_auto_ds_RVALID : STD_LOGIC;
  signal m02_couplers_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal m02_couplers_to_auto_ds_WLAST : STD_LOGIC;
  signal m02_couplers_to_auto_ds_WREADY : STD_LOGIC;
  signal m02_couplers_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal m02_couplers_to_auto_ds_WVALID : STD_LOGIC;
  signal NLW_auto_pc_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_auto_pc_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  M_AXI_araddr(17 downto 0) <= auto_pc_to_m02_couplers_ARADDR(17 downto 0);
  M_AXI_arvalid <= auto_pc_to_m02_couplers_ARVALID;
  M_AXI_awaddr(17 downto 0) <= auto_pc_to_m02_couplers_AWADDR(17 downto 0);
  M_AXI_awvalid <= auto_pc_to_m02_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m02_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m02_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m02_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m02_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m02_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m02_couplers_to_auto_ds_ARREADY;
  S_AXI_awready <= m02_couplers_to_auto_ds_AWREADY;
  S_AXI_bid(0) <= m02_couplers_to_auto_ds_BID(0);
  S_AXI_bresp(1 downto 0) <= m02_couplers_to_auto_ds_BRESP(1 downto 0);
  S_AXI_bvalid <= m02_couplers_to_auto_ds_BVALID;
  S_AXI_rdata(511 downto 0) <= m02_couplers_to_auto_ds_RDATA(511 downto 0);
  S_AXI_rid(0) <= m02_couplers_to_auto_ds_RID(0);
  S_AXI_rlast <= m02_couplers_to_auto_ds_RLAST;
  S_AXI_rresp(1 downto 0) <= m02_couplers_to_auto_ds_RRESP(1 downto 0);
  S_AXI_rvalid <= m02_couplers_to_auto_ds_RVALID;
  S_AXI_wready <= m02_couplers_to_auto_ds_WREADY;
  auto_pc_to_m02_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m02_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m02_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m02_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m02_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m02_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m02_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m02_couplers_WREADY <= M_AXI_wready;
  m02_couplers_to_auto_ds_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m02_couplers_to_auto_ds_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m02_couplers_to_auto_ds_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m02_couplers_to_auto_ds_ARID(0) <= S_AXI_arid(0);
  m02_couplers_to_auto_ds_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m02_couplers_to_auto_ds_ARLOCK(0) <= S_AXI_arlock(0);
  m02_couplers_to_auto_ds_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m02_couplers_to_auto_ds_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m02_couplers_to_auto_ds_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m02_couplers_to_auto_ds_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m02_couplers_to_auto_ds_ARVALID <= S_AXI_arvalid;
  m02_couplers_to_auto_ds_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m02_couplers_to_auto_ds_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m02_couplers_to_auto_ds_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m02_couplers_to_auto_ds_AWID(0) <= S_AXI_awid(0);
  m02_couplers_to_auto_ds_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m02_couplers_to_auto_ds_AWLOCK(0) <= S_AXI_awlock(0);
  m02_couplers_to_auto_ds_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m02_couplers_to_auto_ds_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m02_couplers_to_auto_ds_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m02_couplers_to_auto_ds_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m02_couplers_to_auto_ds_AWVALID <= S_AXI_awvalid;
  m02_couplers_to_auto_ds_BREADY <= S_AXI_bready;
  m02_couplers_to_auto_ds_RREADY <= S_AXI_rready;
  m02_couplers_to_auto_ds_WDATA(511 downto 0) <= S_AXI_wdata(511 downto 0);
  m02_couplers_to_auto_ds_WLAST <= S_AXI_wlast;
  m02_couplers_to_auto_ds_WSTRB(63 downto 0) <= S_AXI_wstrb(63 downto 0);
  m02_couplers_to_auto_ds_WVALID <= S_AXI_wvalid;
auto_ds: component bram_lutwave_auto_ds_8
     port map (
      m_axi_araddr(17 downto 0) => auto_ds_to_auto_pc_ARADDR(17 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      m_axi_arready => auto_ds_to_auto_pc_ARREADY,
      m_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      m_axi_awaddr(17 downto 0) => auto_ds_to_auto_pc_AWADDR(17 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      m_axi_awready => auto_ds_to_auto_pc_AWREADY,
      m_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      m_axi_bready => auto_ds_to_auto_pc_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      m_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      m_axi_rlast => auto_ds_to_auto_pc_RLAST,
      m_axi_rready => auto_ds_to_auto_pc_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      m_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      m_axi_wlast => auto_ds_to_auto_pc_WLAST,
      m_axi_wready => auto_ds_to_auto_pc_WREADY,
      m_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      m_axi_wvalid => auto_ds_to_auto_pc_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(17 downto 0) => m02_couplers_to_auto_ds_ARADDR(17 downto 0),
      s_axi_arburst(1 downto 0) => m02_couplers_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m02_couplers_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arid(0) => m02_couplers_to_auto_ds_ARID(0),
      s_axi_arlen(7 downto 0) => m02_couplers_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => m02_couplers_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m02_couplers_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m02_couplers_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => m02_couplers_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => m02_couplers_to_auto_ds_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m02_couplers_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => m02_couplers_to_auto_ds_ARVALID,
      s_axi_awaddr(17 downto 0) => m02_couplers_to_auto_ds_AWADDR(17 downto 0),
      s_axi_awburst(1 downto 0) => m02_couplers_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m02_couplers_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awid(0) => m02_couplers_to_auto_ds_AWID(0),
      s_axi_awlen(7 downto 0) => m02_couplers_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => m02_couplers_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m02_couplers_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m02_couplers_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => m02_couplers_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => m02_couplers_to_auto_ds_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m02_couplers_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => m02_couplers_to_auto_ds_AWVALID,
      s_axi_bid(0) => m02_couplers_to_auto_ds_BID(0),
      s_axi_bready => m02_couplers_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => m02_couplers_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => m02_couplers_to_auto_ds_BVALID,
      s_axi_rdata(511 downto 0) => m02_couplers_to_auto_ds_RDATA(511 downto 0),
      s_axi_rid(0) => m02_couplers_to_auto_ds_RID(0),
      s_axi_rlast => m02_couplers_to_auto_ds_RLAST,
      s_axi_rready => m02_couplers_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => m02_couplers_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => m02_couplers_to_auto_ds_RVALID,
      s_axi_wdata(511 downto 0) => m02_couplers_to_auto_ds_WDATA(511 downto 0),
      s_axi_wlast => m02_couplers_to_auto_ds_WLAST,
      s_axi_wready => m02_couplers_to_auto_ds_WREADY,
      s_axi_wstrb(63 downto 0) => m02_couplers_to_auto_ds_WSTRB(63 downto 0),
      s_axi_wvalid => m02_couplers_to_auto_ds_WVALID
    );
auto_pc: component bram_lutwave_auto_pc_7
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(17 downto 0) => auto_pc_to_m02_couplers_ARADDR(17 downto 0),
      m_axi_arprot(2 downto 0) => NLW_auto_pc_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arready => auto_pc_to_m02_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m02_couplers_ARVALID,
      m_axi_awaddr(17 downto 0) => auto_pc_to_m02_couplers_AWADDR(17 downto 0),
      m_axi_awprot(2 downto 0) => NLW_auto_pc_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awready => auto_pc_to_m02_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m02_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m02_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m02_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m02_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m02_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m02_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m02_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m02_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m02_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m02_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m02_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m02_couplers_WVALID,
      s_axi_araddr(17 downto 0) => auto_ds_to_auto_pc_ARADDR(17 downto 0),
      s_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => auto_ds_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      s_axi_awaddr(17 downto 0) => auto_ds_to_auto_pc_AWADDR(17 downto 0),
      s_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => auto_ds_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      s_axi_bready => auto_ds_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => auto_ds_to_auto_pc_RLAST,
      s_axi_rready => auto_ds_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => auto_ds_to_auto_pc_WLAST,
      s_axi_wready => auto_ds_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => auto_ds_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m02_couplers_imp_W3RU9J is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    M_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_arlock : out STD_LOGIC;
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    M_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_awlock : out STD_LOGIC;
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    M_AXI_rid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_rlast : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    M_AXI_wlast : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m02_couplers_imp_W3RU9J;

architecture STRUCTURE of m02_couplers_imp_W3RU9J is
  component bram_lutwave_auto_cc_2 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_cc_2;
  signal M_ACLK_1 : STD_LOGIC;
  signal M_ARESETN_1 : STD_LOGIC;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_cc_to_m02_couplers_ARADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal auto_cc_to_m02_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_m02_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_m02_couplers_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_cc_to_m02_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_cc_to_m02_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_m02_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_m02_couplers_ARREADY : STD_LOGIC;
  signal auto_cc_to_m02_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_m02_couplers_ARVALID : STD_LOGIC;
  signal auto_cc_to_m02_couplers_AWADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal auto_cc_to_m02_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_m02_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_m02_couplers_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_cc_to_m02_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_cc_to_m02_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_m02_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_m02_couplers_AWREADY : STD_LOGIC;
  signal auto_cc_to_m02_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_m02_couplers_AWVALID : STD_LOGIC;
  signal auto_cc_to_m02_couplers_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_cc_to_m02_couplers_BREADY : STD_LOGIC;
  signal auto_cc_to_m02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_m02_couplers_BVALID : STD_LOGIC;
  signal auto_cc_to_m02_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal auto_cc_to_m02_couplers_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_cc_to_m02_couplers_RLAST : STD_LOGIC;
  signal auto_cc_to_m02_couplers_RREADY : STD_LOGIC;
  signal auto_cc_to_m02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_m02_couplers_RVALID : STD_LOGIC;
  signal auto_cc_to_m02_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal auto_cc_to_m02_couplers_WLAST : STD_LOGIC;
  signal auto_cc_to_m02_couplers_WREADY : STD_LOGIC;
  signal auto_cc_to_m02_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_cc_to_m02_couplers_WVALID : STD_LOGIC;
  signal m02_couplers_to_auto_cc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m02_couplers_to_auto_cc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_auto_cc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_auto_cc_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m02_couplers_to_auto_cc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m02_couplers_to_auto_cc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_auto_cc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_auto_cc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_auto_cc_ARREADY : STD_LOGIC;
  signal m02_couplers_to_auto_cc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_auto_cc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_auto_cc_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m02_couplers_to_auto_cc_ARVALID : STD_LOGIC;
  signal m02_couplers_to_auto_cc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m02_couplers_to_auto_cc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_auto_cc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_auto_cc_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m02_couplers_to_auto_cc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m02_couplers_to_auto_cc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_auto_cc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_auto_cc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_auto_cc_AWREADY : STD_LOGIC;
  signal m02_couplers_to_auto_cc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_auto_cc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_auto_cc_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m02_couplers_to_auto_cc_AWVALID : STD_LOGIC;
  signal m02_couplers_to_auto_cc_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m02_couplers_to_auto_cc_BREADY : STD_LOGIC;
  signal m02_couplers_to_auto_cc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_auto_cc_BVALID : STD_LOGIC;
  signal m02_couplers_to_auto_cc_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m02_couplers_to_auto_cc_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m02_couplers_to_auto_cc_RLAST : STD_LOGIC;
  signal m02_couplers_to_auto_cc_RREADY : STD_LOGIC;
  signal m02_couplers_to_auto_cc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_auto_cc_RVALID : STD_LOGIC;
  signal m02_couplers_to_auto_cc_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m02_couplers_to_auto_cc_WLAST : STD_LOGIC;
  signal m02_couplers_to_auto_cc_WREADY : STD_LOGIC;
  signal m02_couplers_to_auto_cc_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m02_couplers_to_auto_cc_WVALID : STD_LOGIC;
  signal NLW_auto_cc_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_auto_cc_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_auto_cc_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_auto_cc_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_auto_cc_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_auto_cc_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
  M_ACLK_1 <= M_ACLK;
  M_ARESETN_1 <= M_ARESETN;
  M_AXI_araddr(14 downto 0) <= auto_cc_to_m02_couplers_ARADDR(14 downto 0);
  M_AXI_arburst(1 downto 0) <= auto_cc_to_m02_couplers_ARBURST(1 downto 0);
  M_AXI_arcache(3 downto 0) <= auto_cc_to_m02_couplers_ARCACHE(3 downto 0);
  M_AXI_arid(15 downto 0) <= auto_cc_to_m02_couplers_ARID(15 downto 0);
  M_AXI_arlen(7 downto 0) <= auto_cc_to_m02_couplers_ARLEN(7 downto 0);
  M_AXI_arlock <= auto_cc_to_m02_couplers_ARLOCK(0);
  M_AXI_arprot(2 downto 0) <= auto_cc_to_m02_couplers_ARPROT(2 downto 0);
  M_AXI_arsize(2 downto 0) <= auto_cc_to_m02_couplers_ARSIZE(2 downto 0);
  M_AXI_arvalid <= auto_cc_to_m02_couplers_ARVALID;
  M_AXI_awaddr(14 downto 0) <= auto_cc_to_m02_couplers_AWADDR(14 downto 0);
  M_AXI_awburst(1 downto 0) <= auto_cc_to_m02_couplers_AWBURST(1 downto 0);
  M_AXI_awcache(3 downto 0) <= auto_cc_to_m02_couplers_AWCACHE(3 downto 0);
  M_AXI_awid(15 downto 0) <= auto_cc_to_m02_couplers_AWID(15 downto 0);
  M_AXI_awlen(7 downto 0) <= auto_cc_to_m02_couplers_AWLEN(7 downto 0);
  M_AXI_awlock <= auto_cc_to_m02_couplers_AWLOCK(0);
  M_AXI_awprot(2 downto 0) <= auto_cc_to_m02_couplers_AWPROT(2 downto 0);
  M_AXI_awsize(2 downto 0) <= auto_cc_to_m02_couplers_AWSIZE(2 downto 0);
  M_AXI_awvalid <= auto_cc_to_m02_couplers_AWVALID;
  M_AXI_bready <= auto_cc_to_m02_couplers_BREADY;
  M_AXI_rready <= auto_cc_to_m02_couplers_RREADY;
  M_AXI_wdata(127 downto 0) <= auto_cc_to_m02_couplers_WDATA(127 downto 0);
  M_AXI_wlast <= auto_cc_to_m02_couplers_WLAST;
  M_AXI_wstrb(15 downto 0) <= auto_cc_to_m02_couplers_WSTRB(15 downto 0);
  M_AXI_wvalid <= auto_cc_to_m02_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m02_couplers_to_auto_cc_ARREADY;
  S_AXI_awready <= m02_couplers_to_auto_cc_AWREADY;
  S_AXI_bid(15 downto 0) <= m02_couplers_to_auto_cc_BID(15 downto 0);
  S_AXI_bresp(1 downto 0) <= m02_couplers_to_auto_cc_BRESP(1 downto 0);
  S_AXI_bvalid <= m02_couplers_to_auto_cc_BVALID;
  S_AXI_rdata(127 downto 0) <= m02_couplers_to_auto_cc_RDATA(127 downto 0);
  S_AXI_rid(15 downto 0) <= m02_couplers_to_auto_cc_RID(15 downto 0);
  S_AXI_rlast <= m02_couplers_to_auto_cc_RLAST;
  S_AXI_rresp(1 downto 0) <= m02_couplers_to_auto_cc_RRESP(1 downto 0);
  S_AXI_rvalid <= m02_couplers_to_auto_cc_RVALID;
  S_AXI_wready <= m02_couplers_to_auto_cc_WREADY;
  auto_cc_to_m02_couplers_ARREADY <= M_AXI_arready;
  auto_cc_to_m02_couplers_AWREADY <= M_AXI_awready;
  auto_cc_to_m02_couplers_BID(15 downto 0) <= M_AXI_bid(15 downto 0);
  auto_cc_to_m02_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_cc_to_m02_couplers_BVALID <= M_AXI_bvalid;
  auto_cc_to_m02_couplers_RDATA(127 downto 0) <= M_AXI_rdata(127 downto 0);
  auto_cc_to_m02_couplers_RID(15 downto 0) <= M_AXI_rid(15 downto 0);
  auto_cc_to_m02_couplers_RLAST <= M_AXI_rlast;
  auto_cc_to_m02_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_cc_to_m02_couplers_RVALID <= M_AXI_rvalid;
  auto_cc_to_m02_couplers_WREADY <= M_AXI_wready;
  m02_couplers_to_auto_cc_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m02_couplers_to_auto_cc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m02_couplers_to_auto_cc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m02_couplers_to_auto_cc_ARID(15 downto 0) <= S_AXI_arid(15 downto 0);
  m02_couplers_to_auto_cc_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m02_couplers_to_auto_cc_ARLOCK(0) <= S_AXI_arlock(0);
  m02_couplers_to_auto_cc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m02_couplers_to_auto_cc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m02_couplers_to_auto_cc_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m02_couplers_to_auto_cc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m02_couplers_to_auto_cc_ARUSER(15 downto 0) <= S_AXI_aruser(15 downto 0);
  m02_couplers_to_auto_cc_ARVALID <= S_AXI_arvalid;
  m02_couplers_to_auto_cc_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m02_couplers_to_auto_cc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m02_couplers_to_auto_cc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m02_couplers_to_auto_cc_AWID(15 downto 0) <= S_AXI_awid(15 downto 0);
  m02_couplers_to_auto_cc_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m02_couplers_to_auto_cc_AWLOCK(0) <= S_AXI_awlock(0);
  m02_couplers_to_auto_cc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m02_couplers_to_auto_cc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m02_couplers_to_auto_cc_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m02_couplers_to_auto_cc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m02_couplers_to_auto_cc_AWUSER(15 downto 0) <= S_AXI_awuser(15 downto 0);
  m02_couplers_to_auto_cc_AWVALID <= S_AXI_awvalid;
  m02_couplers_to_auto_cc_BREADY <= S_AXI_bready;
  m02_couplers_to_auto_cc_RREADY <= S_AXI_rready;
  m02_couplers_to_auto_cc_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  m02_couplers_to_auto_cc_WLAST <= S_AXI_wlast;
  m02_couplers_to_auto_cc_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  m02_couplers_to_auto_cc_WVALID <= S_AXI_wvalid;
auto_cc: component bram_lutwave_auto_cc_2
     port map (
      m_axi_aclk => M_ACLK_1,
      m_axi_araddr(14 downto 0) => auto_cc_to_m02_couplers_ARADDR(14 downto 0),
      m_axi_arburst(1 downto 0) => auto_cc_to_m02_couplers_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_cc_to_m02_couplers_ARCACHE(3 downto 0),
      m_axi_aresetn => M_ARESETN_1,
      m_axi_arid(15 downto 0) => auto_cc_to_m02_couplers_ARID(15 downto 0),
      m_axi_arlen(7 downto 0) => auto_cc_to_m02_couplers_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_cc_to_m02_couplers_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_cc_to_m02_couplers_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_auto_cc_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => auto_cc_to_m02_couplers_ARREADY,
      m_axi_arregion(3 downto 0) => NLW_auto_cc_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_cc_to_m02_couplers_ARSIZE(2 downto 0),
      m_axi_aruser(15 downto 0) => NLW_auto_cc_m_axi_aruser_UNCONNECTED(15 downto 0),
      m_axi_arvalid => auto_cc_to_m02_couplers_ARVALID,
      m_axi_awaddr(14 downto 0) => auto_cc_to_m02_couplers_AWADDR(14 downto 0),
      m_axi_awburst(1 downto 0) => auto_cc_to_m02_couplers_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_cc_to_m02_couplers_AWCACHE(3 downto 0),
      m_axi_awid(15 downto 0) => auto_cc_to_m02_couplers_AWID(15 downto 0),
      m_axi_awlen(7 downto 0) => auto_cc_to_m02_couplers_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_cc_to_m02_couplers_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_cc_to_m02_couplers_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_auto_cc_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => auto_cc_to_m02_couplers_AWREADY,
      m_axi_awregion(3 downto 0) => NLW_auto_cc_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_cc_to_m02_couplers_AWSIZE(2 downto 0),
      m_axi_awuser(15 downto 0) => NLW_auto_cc_m_axi_awuser_UNCONNECTED(15 downto 0),
      m_axi_awvalid => auto_cc_to_m02_couplers_AWVALID,
      m_axi_bid(15 downto 0) => auto_cc_to_m02_couplers_BID(15 downto 0),
      m_axi_bready => auto_cc_to_m02_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_cc_to_m02_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_cc_to_m02_couplers_BVALID,
      m_axi_rdata(127 downto 0) => auto_cc_to_m02_couplers_RDATA(127 downto 0),
      m_axi_rid(15 downto 0) => auto_cc_to_m02_couplers_RID(15 downto 0),
      m_axi_rlast => auto_cc_to_m02_couplers_RLAST,
      m_axi_rready => auto_cc_to_m02_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_cc_to_m02_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_cc_to_m02_couplers_RVALID,
      m_axi_wdata(127 downto 0) => auto_cc_to_m02_couplers_WDATA(127 downto 0),
      m_axi_wlast => auto_cc_to_m02_couplers_WLAST,
      m_axi_wready => auto_cc_to_m02_couplers_WREADY,
      m_axi_wstrb(15 downto 0) => auto_cc_to_m02_couplers_WSTRB(15 downto 0),
      m_axi_wvalid => auto_cc_to_m02_couplers_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(14 downto 0) => m02_couplers_to_auto_cc_ARADDR(14 downto 0),
      s_axi_arburst(1 downto 0) => m02_couplers_to_auto_cc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m02_couplers_to_auto_cc_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arid(15 downto 0) => m02_couplers_to_auto_cc_ARID(15 downto 0),
      s_axi_arlen(7 downto 0) => m02_couplers_to_auto_cc_ARLEN(7 downto 0),
      s_axi_arlock(0) => m02_couplers_to_auto_cc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m02_couplers_to_auto_cc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m02_couplers_to_auto_cc_ARQOS(3 downto 0),
      s_axi_arready => m02_couplers_to_auto_cc_ARREADY,
      s_axi_arregion(3 downto 0) => m02_couplers_to_auto_cc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m02_couplers_to_auto_cc_ARSIZE(2 downto 0),
      s_axi_aruser(15 downto 0) => m02_couplers_to_auto_cc_ARUSER(15 downto 0),
      s_axi_arvalid => m02_couplers_to_auto_cc_ARVALID,
      s_axi_awaddr(14 downto 0) => m02_couplers_to_auto_cc_AWADDR(14 downto 0),
      s_axi_awburst(1 downto 0) => m02_couplers_to_auto_cc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m02_couplers_to_auto_cc_AWCACHE(3 downto 0),
      s_axi_awid(15 downto 0) => m02_couplers_to_auto_cc_AWID(15 downto 0),
      s_axi_awlen(7 downto 0) => m02_couplers_to_auto_cc_AWLEN(7 downto 0),
      s_axi_awlock(0) => m02_couplers_to_auto_cc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m02_couplers_to_auto_cc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m02_couplers_to_auto_cc_AWQOS(3 downto 0),
      s_axi_awready => m02_couplers_to_auto_cc_AWREADY,
      s_axi_awregion(3 downto 0) => m02_couplers_to_auto_cc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m02_couplers_to_auto_cc_AWSIZE(2 downto 0),
      s_axi_awuser(15 downto 0) => m02_couplers_to_auto_cc_AWUSER(15 downto 0),
      s_axi_awvalid => m02_couplers_to_auto_cc_AWVALID,
      s_axi_bid(15 downto 0) => m02_couplers_to_auto_cc_BID(15 downto 0),
      s_axi_bready => m02_couplers_to_auto_cc_BREADY,
      s_axi_bresp(1 downto 0) => m02_couplers_to_auto_cc_BRESP(1 downto 0),
      s_axi_bvalid => m02_couplers_to_auto_cc_BVALID,
      s_axi_rdata(127 downto 0) => m02_couplers_to_auto_cc_RDATA(127 downto 0),
      s_axi_rid(15 downto 0) => m02_couplers_to_auto_cc_RID(15 downto 0),
      s_axi_rlast => m02_couplers_to_auto_cc_RLAST,
      s_axi_rready => m02_couplers_to_auto_cc_RREADY,
      s_axi_rresp(1 downto 0) => m02_couplers_to_auto_cc_RRESP(1 downto 0),
      s_axi_rvalid => m02_couplers_to_auto_cc_RVALID,
      s_axi_wdata(127 downto 0) => m02_couplers_to_auto_cc_WDATA(127 downto 0),
      s_axi_wlast => m02_couplers_to_auto_cc_WLAST,
      s_axi_wready => m02_couplers_to_auto_cc_WREADY,
      s_axi_wstrb(15 downto 0) => m02_couplers_to_auto_cc_WSTRB(15 downto 0),
      s_axi_wvalid => m02_couplers_to_auto_cc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m03_couplers_imp_15U7VM7 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    M_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_arlock : out STD_LOGIC;
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    M_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_awlock : out STD_LOGIC;
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    M_AXI_rlast : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    M_AXI_wlast : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    S_AXI_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m03_couplers_imp_15U7VM7;

architecture STRUCTURE of m03_couplers_imp_15U7VM7 is
  component bram_lutwave_auto_cc_8 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_cc_8;
  component bram_lutwave_auto_ds_9 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_ds_9;
  signal M_ACLK_1 : STD_LOGIC;
  signal M_ARESETN_1 : STD_LOGIC;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_cc_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal auto_cc_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_cc_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_ARVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal auto_cc_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_cc_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_AWVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_BREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_BVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal auto_cc_to_auto_ds_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_RLAST : STD_LOGIC;
  signal auto_cc_to_auto_ds_RREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_RVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal auto_cc_to_auto_ds_WLAST : STD_LOGIC;
  signal auto_cc_to_auto_ds_WREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal auto_cc_to_auto_ds_WVALID : STD_LOGIC;
  signal auto_ds_to_m03_couplers_ARADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal auto_ds_to_m03_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_m03_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_m03_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_m03_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_m03_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_m03_couplers_ARREADY : STD_LOGIC;
  signal auto_ds_to_m03_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_m03_couplers_ARVALID : STD_LOGIC;
  signal auto_ds_to_m03_couplers_AWADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal auto_ds_to_m03_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_m03_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_m03_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_m03_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_m03_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_m03_couplers_AWREADY : STD_LOGIC;
  signal auto_ds_to_m03_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_m03_couplers_AWVALID : STD_LOGIC;
  signal auto_ds_to_m03_couplers_BREADY : STD_LOGIC;
  signal auto_ds_to_m03_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_m03_couplers_BVALID : STD_LOGIC;
  signal auto_ds_to_m03_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal auto_ds_to_m03_couplers_RLAST : STD_LOGIC;
  signal auto_ds_to_m03_couplers_RREADY : STD_LOGIC;
  signal auto_ds_to_m03_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_m03_couplers_RVALID : STD_LOGIC;
  signal auto_ds_to_m03_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal auto_ds_to_m03_couplers_WLAST : STD_LOGIC;
  signal auto_ds_to_m03_couplers_WREADY : STD_LOGIC;
  signal auto_ds_to_m03_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_ds_to_m03_couplers_WVALID : STD_LOGIC;
  signal m03_couplers_to_auto_cc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m03_couplers_to_auto_cc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_auto_cc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_auto_cc_ARID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_auto_cc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m03_couplers_to_auto_cc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_auto_cc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_auto_cc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_auto_cc_ARREADY : STD_LOGIC;
  signal m03_couplers_to_auto_cc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_auto_cc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_auto_cc_ARVALID : STD_LOGIC;
  signal m03_couplers_to_auto_cc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m03_couplers_to_auto_cc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_auto_cc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_auto_cc_AWID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_auto_cc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m03_couplers_to_auto_cc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_auto_cc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_auto_cc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_auto_cc_AWREADY : STD_LOGIC;
  signal m03_couplers_to_auto_cc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_auto_cc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_auto_cc_AWVALID : STD_LOGIC;
  signal m03_couplers_to_auto_cc_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_auto_cc_BREADY : STD_LOGIC;
  signal m03_couplers_to_auto_cc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_auto_cc_BVALID : STD_LOGIC;
  signal m03_couplers_to_auto_cc_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal m03_couplers_to_auto_cc_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_auto_cc_RLAST : STD_LOGIC;
  signal m03_couplers_to_auto_cc_RREADY : STD_LOGIC;
  signal m03_couplers_to_auto_cc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_auto_cc_RVALID : STD_LOGIC;
  signal m03_couplers_to_auto_cc_WDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal m03_couplers_to_auto_cc_WLAST : STD_LOGIC;
  signal m03_couplers_to_auto_cc_WREADY : STD_LOGIC;
  signal m03_couplers_to_auto_cc_WSTRB : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal m03_couplers_to_auto_cc_WVALID : STD_LOGIC;
  signal NLW_auto_ds_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_auto_ds_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_auto_ds_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_auto_ds_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  M_ACLK_1 <= M_ACLK;
  M_ARESETN_1 <= M_ARESETN;
  M_AXI_araddr(14 downto 0) <= auto_ds_to_m03_couplers_ARADDR(14 downto 0);
  M_AXI_arburst(1 downto 0) <= auto_ds_to_m03_couplers_ARBURST(1 downto 0);
  M_AXI_arcache(3 downto 0) <= auto_ds_to_m03_couplers_ARCACHE(3 downto 0);
  M_AXI_arlen(7 downto 0) <= auto_ds_to_m03_couplers_ARLEN(7 downto 0);
  M_AXI_arlock <= auto_ds_to_m03_couplers_ARLOCK(0);
  M_AXI_arprot(2 downto 0) <= auto_ds_to_m03_couplers_ARPROT(2 downto 0);
  M_AXI_arsize(2 downto 0) <= auto_ds_to_m03_couplers_ARSIZE(2 downto 0);
  M_AXI_arvalid <= auto_ds_to_m03_couplers_ARVALID;
  M_AXI_awaddr(14 downto 0) <= auto_ds_to_m03_couplers_AWADDR(14 downto 0);
  M_AXI_awburst(1 downto 0) <= auto_ds_to_m03_couplers_AWBURST(1 downto 0);
  M_AXI_awcache(3 downto 0) <= auto_ds_to_m03_couplers_AWCACHE(3 downto 0);
  M_AXI_awlen(7 downto 0) <= auto_ds_to_m03_couplers_AWLEN(7 downto 0);
  M_AXI_awlock <= auto_ds_to_m03_couplers_AWLOCK(0);
  M_AXI_awprot(2 downto 0) <= auto_ds_to_m03_couplers_AWPROT(2 downto 0);
  M_AXI_awsize(2 downto 0) <= auto_ds_to_m03_couplers_AWSIZE(2 downto 0);
  M_AXI_awvalid <= auto_ds_to_m03_couplers_AWVALID;
  M_AXI_bready <= auto_ds_to_m03_couplers_BREADY;
  M_AXI_rready <= auto_ds_to_m03_couplers_RREADY;
  M_AXI_wdata(127 downto 0) <= auto_ds_to_m03_couplers_WDATA(127 downto 0);
  M_AXI_wlast <= auto_ds_to_m03_couplers_WLAST;
  M_AXI_wstrb(15 downto 0) <= auto_ds_to_m03_couplers_WSTRB(15 downto 0);
  M_AXI_wvalid <= auto_ds_to_m03_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m03_couplers_to_auto_cc_ARREADY;
  S_AXI_awready <= m03_couplers_to_auto_cc_AWREADY;
  S_AXI_bid(0) <= m03_couplers_to_auto_cc_BID(0);
  S_AXI_bresp(1 downto 0) <= m03_couplers_to_auto_cc_BRESP(1 downto 0);
  S_AXI_bvalid <= m03_couplers_to_auto_cc_BVALID;
  S_AXI_rdata(511 downto 0) <= m03_couplers_to_auto_cc_RDATA(511 downto 0);
  S_AXI_rid(0) <= m03_couplers_to_auto_cc_RID(0);
  S_AXI_rlast <= m03_couplers_to_auto_cc_RLAST;
  S_AXI_rresp(1 downto 0) <= m03_couplers_to_auto_cc_RRESP(1 downto 0);
  S_AXI_rvalid <= m03_couplers_to_auto_cc_RVALID;
  S_AXI_wready <= m03_couplers_to_auto_cc_WREADY;
  auto_ds_to_m03_couplers_ARREADY <= M_AXI_arready;
  auto_ds_to_m03_couplers_AWREADY <= M_AXI_awready;
  auto_ds_to_m03_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_ds_to_m03_couplers_BVALID <= M_AXI_bvalid;
  auto_ds_to_m03_couplers_RDATA(127 downto 0) <= M_AXI_rdata(127 downto 0);
  auto_ds_to_m03_couplers_RLAST <= M_AXI_rlast;
  auto_ds_to_m03_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_ds_to_m03_couplers_RVALID <= M_AXI_rvalid;
  auto_ds_to_m03_couplers_WREADY <= M_AXI_wready;
  m03_couplers_to_auto_cc_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m03_couplers_to_auto_cc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m03_couplers_to_auto_cc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m03_couplers_to_auto_cc_ARID(0) <= S_AXI_arid(0);
  m03_couplers_to_auto_cc_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m03_couplers_to_auto_cc_ARLOCK(0) <= S_AXI_arlock(0);
  m03_couplers_to_auto_cc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m03_couplers_to_auto_cc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m03_couplers_to_auto_cc_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m03_couplers_to_auto_cc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m03_couplers_to_auto_cc_ARVALID <= S_AXI_arvalid;
  m03_couplers_to_auto_cc_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m03_couplers_to_auto_cc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m03_couplers_to_auto_cc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m03_couplers_to_auto_cc_AWID(0) <= S_AXI_awid(0);
  m03_couplers_to_auto_cc_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m03_couplers_to_auto_cc_AWLOCK(0) <= S_AXI_awlock(0);
  m03_couplers_to_auto_cc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m03_couplers_to_auto_cc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m03_couplers_to_auto_cc_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m03_couplers_to_auto_cc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m03_couplers_to_auto_cc_AWVALID <= S_AXI_awvalid;
  m03_couplers_to_auto_cc_BREADY <= S_AXI_bready;
  m03_couplers_to_auto_cc_RREADY <= S_AXI_rready;
  m03_couplers_to_auto_cc_WDATA(511 downto 0) <= S_AXI_wdata(511 downto 0);
  m03_couplers_to_auto_cc_WLAST <= S_AXI_wlast;
  m03_couplers_to_auto_cc_WSTRB(63 downto 0) <= S_AXI_wstrb(63 downto 0);
  m03_couplers_to_auto_cc_WVALID <= S_AXI_wvalid;
auto_cc: component bram_lutwave_auto_cc_8
     port map (
      m_axi_aclk => M_ACLK_1,
      m_axi_araddr(14 downto 0) => auto_cc_to_auto_ds_ARADDR(14 downto 0),
      m_axi_arburst(1 downto 0) => auto_cc_to_auto_ds_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_cc_to_auto_ds_ARCACHE(3 downto 0),
      m_axi_aresetn => M_ARESETN_1,
      m_axi_arid(0) => auto_cc_to_auto_ds_ARID(0),
      m_axi_arlen(7 downto 0) => auto_cc_to_auto_ds_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_cc_to_auto_ds_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_cc_to_auto_ds_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_cc_to_auto_ds_ARQOS(3 downto 0),
      m_axi_arready => auto_cc_to_auto_ds_ARREADY,
      m_axi_arregion(3 downto 0) => auto_cc_to_auto_ds_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_cc_to_auto_ds_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_cc_to_auto_ds_ARVALID,
      m_axi_awaddr(14 downto 0) => auto_cc_to_auto_ds_AWADDR(14 downto 0),
      m_axi_awburst(1 downto 0) => auto_cc_to_auto_ds_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_cc_to_auto_ds_AWCACHE(3 downto 0),
      m_axi_awid(0) => auto_cc_to_auto_ds_AWID(0),
      m_axi_awlen(7 downto 0) => auto_cc_to_auto_ds_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_cc_to_auto_ds_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_cc_to_auto_ds_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_cc_to_auto_ds_AWQOS(3 downto 0),
      m_axi_awready => auto_cc_to_auto_ds_AWREADY,
      m_axi_awregion(3 downto 0) => auto_cc_to_auto_ds_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_cc_to_auto_ds_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_cc_to_auto_ds_AWVALID,
      m_axi_bid(0) => auto_cc_to_auto_ds_BID(0),
      m_axi_bready => auto_cc_to_auto_ds_BREADY,
      m_axi_bresp(1 downto 0) => auto_cc_to_auto_ds_BRESP(1 downto 0),
      m_axi_bvalid => auto_cc_to_auto_ds_BVALID,
      m_axi_rdata(511 downto 0) => auto_cc_to_auto_ds_RDATA(511 downto 0),
      m_axi_rid(0) => auto_cc_to_auto_ds_RID(0),
      m_axi_rlast => auto_cc_to_auto_ds_RLAST,
      m_axi_rready => auto_cc_to_auto_ds_RREADY,
      m_axi_rresp(1 downto 0) => auto_cc_to_auto_ds_RRESP(1 downto 0),
      m_axi_rvalid => auto_cc_to_auto_ds_RVALID,
      m_axi_wdata(511 downto 0) => auto_cc_to_auto_ds_WDATA(511 downto 0),
      m_axi_wlast => auto_cc_to_auto_ds_WLAST,
      m_axi_wready => auto_cc_to_auto_ds_WREADY,
      m_axi_wstrb(63 downto 0) => auto_cc_to_auto_ds_WSTRB(63 downto 0),
      m_axi_wvalid => auto_cc_to_auto_ds_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(14 downto 0) => m03_couplers_to_auto_cc_ARADDR(14 downto 0),
      s_axi_arburst(1 downto 0) => m03_couplers_to_auto_cc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m03_couplers_to_auto_cc_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arid(0) => m03_couplers_to_auto_cc_ARID(0),
      s_axi_arlen(7 downto 0) => m03_couplers_to_auto_cc_ARLEN(7 downto 0),
      s_axi_arlock(0) => m03_couplers_to_auto_cc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m03_couplers_to_auto_cc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m03_couplers_to_auto_cc_ARQOS(3 downto 0),
      s_axi_arready => m03_couplers_to_auto_cc_ARREADY,
      s_axi_arregion(3 downto 0) => m03_couplers_to_auto_cc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m03_couplers_to_auto_cc_ARSIZE(2 downto 0),
      s_axi_arvalid => m03_couplers_to_auto_cc_ARVALID,
      s_axi_awaddr(14 downto 0) => m03_couplers_to_auto_cc_AWADDR(14 downto 0),
      s_axi_awburst(1 downto 0) => m03_couplers_to_auto_cc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m03_couplers_to_auto_cc_AWCACHE(3 downto 0),
      s_axi_awid(0) => m03_couplers_to_auto_cc_AWID(0),
      s_axi_awlen(7 downto 0) => m03_couplers_to_auto_cc_AWLEN(7 downto 0),
      s_axi_awlock(0) => m03_couplers_to_auto_cc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m03_couplers_to_auto_cc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m03_couplers_to_auto_cc_AWQOS(3 downto 0),
      s_axi_awready => m03_couplers_to_auto_cc_AWREADY,
      s_axi_awregion(3 downto 0) => m03_couplers_to_auto_cc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m03_couplers_to_auto_cc_AWSIZE(2 downto 0),
      s_axi_awvalid => m03_couplers_to_auto_cc_AWVALID,
      s_axi_bid(0) => m03_couplers_to_auto_cc_BID(0),
      s_axi_bready => m03_couplers_to_auto_cc_BREADY,
      s_axi_bresp(1 downto 0) => m03_couplers_to_auto_cc_BRESP(1 downto 0),
      s_axi_bvalid => m03_couplers_to_auto_cc_BVALID,
      s_axi_rdata(511 downto 0) => m03_couplers_to_auto_cc_RDATA(511 downto 0),
      s_axi_rid(0) => m03_couplers_to_auto_cc_RID(0),
      s_axi_rlast => m03_couplers_to_auto_cc_RLAST,
      s_axi_rready => m03_couplers_to_auto_cc_RREADY,
      s_axi_rresp(1 downto 0) => m03_couplers_to_auto_cc_RRESP(1 downto 0),
      s_axi_rvalid => m03_couplers_to_auto_cc_RVALID,
      s_axi_wdata(511 downto 0) => m03_couplers_to_auto_cc_WDATA(511 downto 0),
      s_axi_wlast => m03_couplers_to_auto_cc_WLAST,
      s_axi_wready => m03_couplers_to_auto_cc_WREADY,
      s_axi_wstrb(63 downto 0) => m03_couplers_to_auto_cc_WSTRB(63 downto 0),
      s_axi_wvalid => m03_couplers_to_auto_cc_WVALID
    );
auto_ds: component bram_lutwave_auto_ds_9
     port map (
      m_axi_araddr(14 downto 0) => auto_ds_to_m03_couplers_ARADDR(14 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_m03_couplers_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_m03_couplers_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_m03_couplers_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_m03_couplers_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_m03_couplers_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_auto_ds_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => auto_ds_to_m03_couplers_ARREADY,
      m_axi_arregion(3 downto 0) => NLW_auto_ds_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_m03_couplers_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_m03_couplers_ARVALID,
      m_axi_awaddr(14 downto 0) => auto_ds_to_m03_couplers_AWADDR(14 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_m03_couplers_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_m03_couplers_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_m03_couplers_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_m03_couplers_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_m03_couplers_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_auto_ds_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => auto_ds_to_m03_couplers_AWREADY,
      m_axi_awregion(3 downto 0) => NLW_auto_ds_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_m03_couplers_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_m03_couplers_AWVALID,
      m_axi_bready => auto_ds_to_m03_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_m03_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_m03_couplers_BVALID,
      m_axi_rdata(127 downto 0) => auto_ds_to_m03_couplers_RDATA(127 downto 0),
      m_axi_rlast => auto_ds_to_m03_couplers_RLAST,
      m_axi_rready => auto_ds_to_m03_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_m03_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_m03_couplers_RVALID,
      m_axi_wdata(127 downto 0) => auto_ds_to_m03_couplers_WDATA(127 downto 0),
      m_axi_wlast => auto_ds_to_m03_couplers_WLAST,
      m_axi_wready => auto_ds_to_m03_couplers_WREADY,
      m_axi_wstrb(15 downto 0) => auto_ds_to_m03_couplers_WSTRB(15 downto 0),
      m_axi_wvalid => auto_ds_to_m03_couplers_WVALID,
      s_axi_aclk => M_ACLK_1,
      s_axi_araddr(14 downto 0) => auto_cc_to_auto_ds_ARADDR(14 downto 0),
      s_axi_arburst(1 downto 0) => auto_cc_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_cc_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => M_ARESETN_1,
      s_axi_arid(0) => auto_cc_to_auto_ds_ARID(0),
      s_axi_arlen(7 downto 0) => auto_cc_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_cc_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_cc_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_cc_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => auto_cc_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => auto_cc_to_auto_ds_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_cc_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_cc_to_auto_ds_ARVALID,
      s_axi_awaddr(14 downto 0) => auto_cc_to_auto_ds_AWADDR(14 downto 0),
      s_axi_awburst(1 downto 0) => auto_cc_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_cc_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awid(0) => auto_cc_to_auto_ds_AWID(0),
      s_axi_awlen(7 downto 0) => auto_cc_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_cc_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_cc_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_cc_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => auto_cc_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => auto_cc_to_auto_ds_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_cc_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_cc_to_auto_ds_AWVALID,
      s_axi_bid(0) => auto_cc_to_auto_ds_BID(0),
      s_axi_bready => auto_cc_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => auto_cc_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => auto_cc_to_auto_ds_BVALID,
      s_axi_rdata(511 downto 0) => auto_cc_to_auto_ds_RDATA(511 downto 0),
      s_axi_rid(0) => auto_cc_to_auto_ds_RID(0),
      s_axi_rlast => auto_cc_to_auto_ds_RLAST,
      s_axi_rready => auto_cc_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => auto_cc_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => auto_cc_to_auto_ds_RVALID,
      s_axi_wdata(511 downto 0) => auto_cc_to_auto_ds_WDATA(511 downto 0),
      s_axi_wlast => auto_cc_to_auto_ds_WLAST,
      s_axi_wready => auto_cc_to_auto_ds_WREADY,
      s_axi_wstrb(63 downto 0) => auto_cc_to_auto_ds_WSTRB(63 downto 0),
      s_axi_wvalid => auto_cc_to_auto_ds_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m03_couplers_imp_RX0D9Z is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m03_couplers_imp_RX0D9Z;

architecture STRUCTURE of m03_couplers_imp_RX0D9Z is
  component bram_lutwave_auto_cc_3 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_cc_3;
  component bram_lutwave_auto_ds_2 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_ds_2;
  component bram_lutwave_auto_pc_2 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_pc_2;
  signal M_ACLK_1 : STD_LOGIC;
  signal M_ARESETN_1 : STD_LOGIC;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_cc_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_cc_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_cc_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_cc_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_ARVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_cc_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_cc_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_cc_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_AWVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_cc_to_auto_ds_BREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_BVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal auto_cc_to_auto_ds_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_cc_to_auto_ds_RLAST : STD_LOGIC;
  signal auto_cc_to_auto_ds_RREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_RVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal auto_cc_to_auto_ds_WLAST : STD_LOGIC;
  signal auto_cc_to_auto_ds_WREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_cc_to_auto_ds_WVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_BREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_BVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_RLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_RREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_RVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_WLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_WREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_WVALID : STD_LOGIC;
  signal auto_pc_to_m03_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m03_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m03_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m03_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m03_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m03_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m03_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m03_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m03_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m03_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m03_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m03_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m03_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m03_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m03_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m03_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m03_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m03_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m03_couplers_WVALID : STD_LOGIC;
  signal m03_couplers_to_auto_cc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m03_couplers_to_auto_cc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_auto_cc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_auto_cc_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m03_couplers_to_auto_cc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m03_couplers_to_auto_cc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_auto_cc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_auto_cc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_auto_cc_ARREADY : STD_LOGIC;
  signal m03_couplers_to_auto_cc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_auto_cc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_auto_cc_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m03_couplers_to_auto_cc_ARVALID : STD_LOGIC;
  signal m03_couplers_to_auto_cc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m03_couplers_to_auto_cc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_auto_cc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_auto_cc_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m03_couplers_to_auto_cc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m03_couplers_to_auto_cc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_auto_cc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_auto_cc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_auto_cc_AWREADY : STD_LOGIC;
  signal m03_couplers_to_auto_cc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_auto_cc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_auto_cc_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m03_couplers_to_auto_cc_AWVALID : STD_LOGIC;
  signal m03_couplers_to_auto_cc_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m03_couplers_to_auto_cc_BREADY : STD_LOGIC;
  signal m03_couplers_to_auto_cc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_auto_cc_BVALID : STD_LOGIC;
  signal m03_couplers_to_auto_cc_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m03_couplers_to_auto_cc_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m03_couplers_to_auto_cc_RLAST : STD_LOGIC;
  signal m03_couplers_to_auto_cc_RREADY : STD_LOGIC;
  signal m03_couplers_to_auto_cc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_auto_cc_RVALID : STD_LOGIC;
  signal m03_couplers_to_auto_cc_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m03_couplers_to_auto_cc_WLAST : STD_LOGIC;
  signal m03_couplers_to_auto_cc_WREADY : STD_LOGIC;
  signal m03_couplers_to_auto_cc_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m03_couplers_to_auto_cc_WVALID : STD_LOGIC;
  signal NLW_auto_cc_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_auto_cc_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
  M_ACLK_1 <= M_ACLK;
  M_ARESETN_1 <= M_ARESETN;
  M_AXI_araddr(39 downto 0) <= auto_pc_to_m03_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_pc_to_m03_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_pc_to_m03_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_pc_to_m03_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_pc_to_m03_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_pc_to_m03_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m03_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m03_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m03_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m03_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m03_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m03_couplers_to_auto_cc_ARREADY;
  S_AXI_awready <= m03_couplers_to_auto_cc_AWREADY;
  S_AXI_bid(15 downto 0) <= m03_couplers_to_auto_cc_BID(15 downto 0);
  S_AXI_bresp(1 downto 0) <= m03_couplers_to_auto_cc_BRESP(1 downto 0);
  S_AXI_bvalid <= m03_couplers_to_auto_cc_BVALID;
  S_AXI_rdata(127 downto 0) <= m03_couplers_to_auto_cc_RDATA(127 downto 0);
  S_AXI_rid(15 downto 0) <= m03_couplers_to_auto_cc_RID(15 downto 0);
  S_AXI_rlast <= m03_couplers_to_auto_cc_RLAST;
  S_AXI_rresp(1 downto 0) <= m03_couplers_to_auto_cc_RRESP(1 downto 0);
  S_AXI_rvalid <= m03_couplers_to_auto_cc_RVALID;
  S_AXI_wready <= m03_couplers_to_auto_cc_WREADY;
  auto_pc_to_m03_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m03_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m03_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m03_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m03_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m03_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m03_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m03_couplers_WREADY <= M_AXI_wready;
  m03_couplers_to_auto_cc_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m03_couplers_to_auto_cc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m03_couplers_to_auto_cc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m03_couplers_to_auto_cc_ARID(15 downto 0) <= S_AXI_arid(15 downto 0);
  m03_couplers_to_auto_cc_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m03_couplers_to_auto_cc_ARLOCK(0) <= S_AXI_arlock(0);
  m03_couplers_to_auto_cc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m03_couplers_to_auto_cc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m03_couplers_to_auto_cc_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m03_couplers_to_auto_cc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m03_couplers_to_auto_cc_ARUSER(15 downto 0) <= S_AXI_aruser(15 downto 0);
  m03_couplers_to_auto_cc_ARVALID <= S_AXI_arvalid;
  m03_couplers_to_auto_cc_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m03_couplers_to_auto_cc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m03_couplers_to_auto_cc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m03_couplers_to_auto_cc_AWID(15 downto 0) <= S_AXI_awid(15 downto 0);
  m03_couplers_to_auto_cc_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m03_couplers_to_auto_cc_AWLOCK(0) <= S_AXI_awlock(0);
  m03_couplers_to_auto_cc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m03_couplers_to_auto_cc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m03_couplers_to_auto_cc_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m03_couplers_to_auto_cc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m03_couplers_to_auto_cc_AWUSER(15 downto 0) <= S_AXI_awuser(15 downto 0);
  m03_couplers_to_auto_cc_AWVALID <= S_AXI_awvalid;
  m03_couplers_to_auto_cc_BREADY <= S_AXI_bready;
  m03_couplers_to_auto_cc_RREADY <= S_AXI_rready;
  m03_couplers_to_auto_cc_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  m03_couplers_to_auto_cc_WLAST <= S_AXI_wlast;
  m03_couplers_to_auto_cc_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  m03_couplers_to_auto_cc_WVALID <= S_AXI_wvalid;
auto_cc: component bram_lutwave_auto_cc_3
     port map (
      m_axi_aclk => M_ACLK_1,
      m_axi_araddr(39 downto 0) => auto_cc_to_auto_ds_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_cc_to_auto_ds_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_cc_to_auto_ds_ARCACHE(3 downto 0),
      m_axi_aresetn => M_ARESETN_1,
      m_axi_arid(15 downto 0) => auto_cc_to_auto_ds_ARID(15 downto 0),
      m_axi_arlen(7 downto 0) => auto_cc_to_auto_ds_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_cc_to_auto_ds_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_cc_to_auto_ds_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_cc_to_auto_ds_ARQOS(3 downto 0),
      m_axi_arready => auto_cc_to_auto_ds_ARREADY,
      m_axi_arregion(3 downto 0) => auto_cc_to_auto_ds_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_cc_to_auto_ds_ARSIZE(2 downto 0),
      m_axi_aruser(15 downto 0) => NLW_auto_cc_m_axi_aruser_UNCONNECTED(15 downto 0),
      m_axi_arvalid => auto_cc_to_auto_ds_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_cc_to_auto_ds_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_cc_to_auto_ds_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_cc_to_auto_ds_AWCACHE(3 downto 0),
      m_axi_awid(15 downto 0) => auto_cc_to_auto_ds_AWID(15 downto 0),
      m_axi_awlen(7 downto 0) => auto_cc_to_auto_ds_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_cc_to_auto_ds_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_cc_to_auto_ds_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_cc_to_auto_ds_AWQOS(3 downto 0),
      m_axi_awready => auto_cc_to_auto_ds_AWREADY,
      m_axi_awregion(3 downto 0) => auto_cc_to_auto_ds_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_cc_to_auto_ds_AWSIZE(2 downto 0),
      m_axi_awuser(15 downto 0) => NLW_auto_cc_m_axi_awuser_UNCONNECTED(15 downto 0),
      m_axi_awvalid => auto_cc_to_auto_ds_AWVALID,
      m_axi_bid(15 downto 0) => auto_cc_to_auto_ds_BID(15 downto 0),
      m_axi_bready => auto_cc_to_auto_ds_BREADY,
      m_axi_bresp(1 downto 0) => auto_cc_to_auto_ds_BRESP(1 downto 0),
      m_axi_bvalid => auto_cc_to_auto_ds_BVALID,
      m_axi_rdata(127 downto 0) => auto_cc_to_auto_ds_RDATA(127 downto 0),
      m_axi_rid(15 downto 0) => auto_cc_to_auto_ds_RID(15 downto 0),
      m_axi_rlast => auto_cc_to_auto_ds_RLAST,
      m_axi_rready => auto_cc_to_auto_ds_RREADY,
      m_axi_rresp(1 downto 0) => auto_cc_to_auto_ds_RRESP(1 downto 0),
      m_axi_rvalid => auto_cc_to_auto_ds_RVALID,
      m_axi_wdata(127 downto 0) => auto_cc_to_auto_ds_WDATA(127 downto 0),
      m_axi_wlast => auto_cc_to_auto_ds_WLAST,
      m_axi_wready => auto_cc_to_auto_ds_WREADY,
      m_axi_wstrb(15 downto 0) => auto_cc_to_auto_ds_WSTRB(15 downto 0),
      m_axi_wvalid => auto_cc_to_auto_ds_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(39 downto 0) => m03_couplers_to_auto_cc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => m03_couplers_to_auto_cc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m03_couplers_to_auto_cc_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arid(15 downto 0) => m03_couplers_to_auto_cc_ARID(15 downto 0),
      s_axi_arlen(7 downto 0) => m03_couplers_to_auto_cc_ARLEN(7 downto 0),
      s_axi_arlock(0) => m03_couplers_to_auto_cc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m03_couplers_to_auto_cc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m03_couplers_to_auto_cc_ARQOS(3 downto 0),
      s_axi_arready => m03_couplers_to_auto_cc_ARREADY,
      s_axi_arregion(3 downto 0) => m03_couplers_to_auto_cc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m03_couplers_to_auto_cc_ARSIZE(2 downto 0),
      s_axi_aruser(15 downto 0) => m03_couplers_to_auto_cc_ARUSER(15 downto 0),
      s_axi_arvalid => m03_couplers_to_auto_cc_ARVALID,
      s_axi_awaddr(39 downto 0) => m03_couplers_to_auto_cc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => m03_couplers_to_auto_cc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m03_couplers_to_auto_cc_AWCACHE(3 downto 0),
      s_axi_awid(15 downto 0) => m03_couplers_to_auto_cc_AWID(15 downto 0),
      s_axi_awlen(7 downto 0) => m03_couplers_to_auto_cc_AWLEN(7 downto 0),
      s_axi_awlock(0) => m03_couplers_to_auto_cc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m03_couplers_to_auto_cc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m03_couplers_to_auto_cc_AWQOS(3 downto 0),
      s_axi_awready => m03_couplers_to_auto_cc_AWREADY,
      s_axi_awregion(3 downto 0) => m03_couplers_to_auto_cc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m03_couplers_to_auto_cc_AWSIZE(2 downto 0),
      s_axi_awuser(15 downto 0) => m03_couplers_to_auto_cc_AWUSER(15 downto 0),
      s_axi_awvalid => m03_couplers_to_auto_cc_AWVALID,
      s_axi_bid(15 downto 0) => m03_couplers_to_auto_cc_BID(15 downto 0),
      s_axi_bready => m03_couplers_to_auto_cc_BREADY,
      s_axi_bresp(1 downto 0) => m03_couplers_to_auto_cc_BRESP(1 downto 0),
      s_axi_bvalid => m03_couplers_to_auto_cc_BVALID,
      s_axi_rdata(127 downto 0) => m03_couplers_to_auto_cc_RDATA(127 downto 0),
      s_axi_rid(15 downto 0) => m03_couplers_to_auto_cc_RID(15 downto 0),
      s_axi_rlast => m03_couplers_to_auto_cc_RLAST,
      s_axi_rready => m03_couplers_to_auto_cc_RREADY,
      s_axi_rresp(1 downto 0) => m03_couplers_to_auto_cc_RRESP(1 downto 0),
      s_axi_rvalid => m03_couplers_to_auto_cc_RVALID,
      s_axi_wdata(127 downto 0) => m03_couplers_to_auto_cc_WDATA(127 downto 0),
      s_axi_wlast => m03_couplers_to_auto_cc_WLAST,
      s_axi_wready => m03_couplers_to_auto_cc_WREADY,
      s_axi_wstrb(15 downto 0) => m03_couplers_to_auto_cc_WSTRB(15 downto 0),
      s_axi_wvalid => m03_couplers_to_auto_cc_WVALID
    );
auto_ds: component bram_lutwave_auto_ds_2
     port map (
      m_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      m_axi_arready => auto_ds_to_auto_pc_ARREADY,
      m_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      m_axi_awready => auto_ds_to_auto_pc_AWREADY,
      m_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      m_axi_bready => auto_ds_to_auto_pc_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      m_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      m_axi_rlast => auto_ds_to_auto_pc_RLAST,
      m_axi_rready => auto_ds_to_auto_pc_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      m_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      m_axi_wlast => auto_ds_to_auto_pc_WLAST,
      m_axi_wready => auto_ds_to_auto_pc_WREADY,
      m_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      m_axi_wvalid => auto_ds_to_auto_pc_WVALID,
      s_axi_aclk => M_ACLK_1,
      s_axi_araddr(39 downto 0) => auto_cc_to_auto_ds_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_cc_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_cc_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => M_ARESETN_1,
      s_axi_arid(15 downto 0) => auto_cc_to_auto_ds_ARID(15 downto 0),
      s_axi_arlen(7 downto 0) => auto_cc_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_cc_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_cc_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_cc_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => auto_cc_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => auto_cc_to_auto_ds_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_cc_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_cc_to_auto_ds_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_cc_to_auto_ds_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_cc_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_cc_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awid(15 downto 0) => auto_cc_to_auto_ds_AWID(15 downto 0),
      s_axi_awlen(7 downto 0) => auto_cc_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_cc_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_cc_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_cc_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => auto_cc_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => auto_cc_to_auto_ds_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_cc_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_cc_to_auto_ds_AWVALID,
      s_axi_bid(15 downto 0) => auto_cc_to_auto_ds_BID(15 downto 0),
      s_axi_bready => auto_cc_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => auto_cc_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => auto_cc_to_auto_ds_BVALID,
      s_axi_rdata(127 downto 0) => auto_cc_to_auto_ds_RDATA(127 downto 0),
      s_axi_rid(15 downto 0) => auto_cc_to_auto_ds_RID(15 downto 0),
      s_axi_rlast => auto_cc_to_auto_ds_RLAST,
      s_axi_rready => auto_cc_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => auto_cc_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => auto_cc_to_auto_ds_RVALID,
      s_axi_wdata(127 downto 0) => auto_cc_to_auto_ds_WDATA(127 downto 0),
      s_axi_wlast => auto_cc_to_auto_ds_WLAST,
      s_axi_wready => auto_cc_to_auto_ds_WREADY,
      s_axi_wstrb(15 downto 0) => auto_cc_to_auto_ds_WSTRB(15 downto 0),
      s_axi_wvalid => auto_cc_to_auto_ds_WVALID
    );
auto_pc: component bram_lutwave_auto_pc_2
     port map (
      aclk => M_ACLK_1,
      aresetn => M_ARESETN_1,
      m_axi_araddr(39 downto 0) => auto_pc_to_m03_couplers_ARADDR(39 downto 0),
      m_axi_arprot(2 downto 0) => auto_pc_to_m03_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_pc_to_m03_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m03_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_pc_to_m03_couplers_AWADDR(39 downto 0),
      m_axi_awprot(2 downto 0) => auto_pc_to_m03_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_pc_to_m03_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m03_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m03_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m03_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m03_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m03_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m03_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m03_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m03_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m03_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m03_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m03_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m03_couplers_WVALID,
      s_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => auto_ds_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => auto_ds_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      s_axi_bready => auto_ds_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => auto_ds_to_auto_pc_RLAST,
      s_axi_rready => auto_ds_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => auto_ds_to_auto_pc_WLAST,
      s_axi_wready => auto_ds_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => auto_ds_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m04_couplers_imp_1VG0QRZ is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    M_AXI_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rlast : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    M_AXI_wlast : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    S_AXI_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m04_couplers_imp_1VG0QRZ;

architecture STRUCTURE of m04_couplers_imp_1VG0QRZ is
  component bram_lutwave_auto_cc_9 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_cc_9;
  signal M_ACLK_1 : STD_LOGIC;
  signal M_ARESETN_1 : STD_LOGIC;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_cc_to_m04_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m04_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_m04_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_m04_couplers_ARID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_m04_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_cc_to_m04_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_m04_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_m04_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_m04_couplers_ARREADY : STD_LOGIC;
  signal auto_cc_to_m04_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_m04_couplers_ARVALID : STD_LOGIC;
  signal auto_cc_to_m04_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_cc_to_m04_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_m04_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_m04_couplers_AWID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_m04_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_cc_to_m04_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_m04_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_m04_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_m04_couplers_AWREADY : STD_LOGIC;
  signal auto_cc_to_m04_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_m04_couplers_AWVALID : STD_LOGIC;
  signal auto_cc_to_m04_couplers_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_m04_couplers_BREADY : STD_LOGIC;
  signal auto_cc_to_m04_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_m04_couplers_BVALID : STD_LOGIC;
  signal auto_cc_to_m04_couplers_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal auto_cc_to_m04_couplers_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_m04_couplers_RLAST : STD_LOGIC;
  signal auto_cc_to_m04_couplers_RREADY : STD_LOGIC;
  signal auto_cc_to_m04_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_m04_couplers_RVALID : STD_LOGIC;
  signal auto_cc_to_m04_couplers_WDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal auto_cc_to_m04_couplers_WLAST : STD_LOGIC;
  signal auto_cc_to_m04_couplers_WREADY : STD_LOGIC;
  signal auto_cc_to_m04_couplers_WSTRB : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal auto_cc_to_m04_couplers_WVALID : STD_LOGIC;
  signal m04_couplers_to_auto_cc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m04_couplers_to_auto_cc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_auto_cc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_auto_cc_ARID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_auto_cc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m04_couplers_to_auto_cc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_auto_cc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_auto_cc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_auto_cc_ARREADY : STD_LOGIC;
  signal m04_couplers_to_auto_cc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_auto_cc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_auto_cc_ARVALID : STD_LOGIC;
  signal m04_couplers_to_auto_cc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m04_couplers_to_auto_cc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_auto_cc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_auto_cc_AWID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_auto_cc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m04_couplers_to_auto_cc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_auto_cc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_auto_cc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_auto_cc_AWREADY : STD_LOGIC;
  signal m04_couplers_to_auto_cc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_auto_cc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_auto_cc_AWVALID : STD_LOGIC;
  signal m04_couplers_to_auto_cc_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_auto_cc_BREADY : STD_LOGIC;
  signal m04_couplers_to_auto_cc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_auto_cc_BVALID : STD_LOGIC;
  signal m04_couplers_to_auto_cc_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal m04_couplers_to_auto_cc_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_auto_cc_RLAST : STD_LOGIC;
  signal m04_couplers_to_auto_cc_RREADY : STD_LOGIC;
  signal m04_couplers_to_auto_cc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_auto_cc_RVALID : STD_LOGIC;
  signal m04_couplers_to_auto_cc_WDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal m04_couplers_to_auto_cc_WLAST : STD_LOGIC;
  signal m04_couplers_to_auto_cc_WREADY : STD_LOGIC;
  signal m04_couplers_to_auto_cc_WSTRB : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal m04_couplers_to_auto_cc_WVALID : STD_LOGIC;
  signal NLW_auto_cc_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_auto_cc_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  M_ACLK_1 <= M_ACLK;
  M_ARESETN_1 <= M_ARESETN;
  M_AXI_araddr(31 downto 0) <= auto_cc_to_m04_couplers_ARADDR(31 downto 0);
  M_AXI_arburst(1 downto 0) <= auto_cc_to_m04_couplers_ARBURST(1 downto 0);
  M_AXI_arcache(3 downto 0) <= auto_cc_to_m04_couplers_ARCACHE(3 downto 0);
  M_AXI_arid(0) <= auto_cc_to_m04_couplers_ARID(0);
  M_AXI_arlen(7 downto 0) <= auto_cc_to_m04_couplers_ARLEN(7 downto 0);
  M_AXI_arlock(0) <= auto_cc_to_m04_couplers_ARLOCK(0);
  M_AXI_arprot(2 downto 0) <= auto_cc_to_m04_couplers_ARPROT(2 downto 0);
  M_AXI_arqos(3 downto 0) <= auto_cc_to_m04_couplers_ARQOS(3 downto 0);
  M_AXI_arsize(2 downto 0) <= auto_cc_to_m04_couplers_ARSIZE(2 downto 0);
  M_AXI_arvalid <= auto_cc_to_m04_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= auto_cc_to_m04_couplers_AWADDR(31 downto 0);
  M_AXI_awburst(1 downto 0) <= auto_cc_to_m04_couplers_AWBURST(1 downto 0);
  M_AXI_awcache(3 downto 0) <= auto_cc_to_m04_couplers_AWCACHE(3 downto 0);
  M_AXI_awid(0) <= auto_cc_to_m04_couplers_AWID(0);
  M_AXI_awlen(7 downto 0) <= auto_cc_to_m04_couplers_AWLEN(7 downto 0);
  M_AXI_awlock(0) <= auto_cc_to_m04_couplers_AWLOCK(0);
  M_AXI_awprot(2 downto 0) <= auto_cc_to_m04_couplers_AWPROT(2 downto 0);
  M_AXI_awqos(3 downto 0) <= auto_cc_to_m04_couplers_AWQOS(3 downto 0);
  M_AXI_awsize(2 downto 0) <= auto_cc_to_m04_couplers_AWSIZE(2 downto 0);
  M_AXI_awvalid <= auto_cc_to_m04_couplers_AWVALID;
  M_AXI_bready <= auto_cc_to_m04_couplers_BREADY;
  M_AXI_rready <= auto_cc_to_m04_couplers_RREADY;
  M_AXI_wdata(511 downto 0) <= auto_cc_to_m04_couplers_WDATA(511 downto 0);
  M_AXI_wlast <= auto_cc_to_m04_couplers_WLAST;
  M_AXI_wstrb(63 downto 0) <= auto_cc_to_m04_couplers_WSTRB(63 downto 0);
  M_AXI_wvalid <= auto_cc_to_m04_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m04_couplers_to_auto_cc_ARREADY;
  S_AXI_awready <= m04_couplers_to_auto_cc_AWREADY;
  S_AXI_bid(0) <= m04_couplers_to_auto_cc_BID(0);
  S_AXI_bresp(1 downto 0) <= m04_couplers_to_auto_cc_BRESP(1 downto 0);
  S_AXI_bvalid <= m04_couplers_to_auto_cc_BVALID;
  S_AXI_rdata(511 downto 0) <= m04_couplers_to_auto_cc_RDATA(511 downto 0);
  S_AXI_rid(0) <= m04_couplers_to_auto_cc_RID(0);
  S_AXI_rlast <= m04_couplers_to_auto_cc_RLAST;
  S_AXI_rresp(1 downto 0) <= m04_couplers_to_auto_cc_RRESP(1 downto 0);
  S_AXI_rvalid <= m04_couplers_to_auto_cc_RVALID;
  S_AXI_wready <= m04_couplers_to_auto_cc_WREADY;
  auto_cc_to_m04_couplers_ARREADY <= M_AXI_arready;
  auto_cc_to_m04_couplers_AWREADY <= M_AXI_awready;
  auto_cc_to_m04_couplers_BID(0) <= M_AXI_bid(0);
  auto_cc_to_m04_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_cc_to_m04_couplers_BVALID <= M_AXI_bvalid;
  auto_cc_to_m04_couplers_RDATA(511 downto 0) <= M_AXI_rdata(511 downto 0);
  auto_cc_to_m04_couplers_RID(0) <= M_AXI_rid(0);
  auto_cc_to_m04_couplers_RLAST <= M_AXI_rlast;
  auto_cc_to_m04_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_cc_to_m04_couplers_RVALID <= M_AXI_rvalid;
  auto_cc_to_m04_couplers_WREADY <= M_AXI_wready;
  m04_couplers_to_auto_cc_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m04_couplers_to_auto_cc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m04_couplers_to_auto_cc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m04_couplers_to_auto_cc_ARID(0) <= S_AXI_arid(0);
  m04_couplers_to_auto_cc_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m04_couplers_to_auto_cc_ARLOCK(0) <= S_AXI_arlock(0);
  m04_couplers_to_auto_cc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m04_couplers_to_auto_cc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m04_couplers_to_auto_cc_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m04_couplers_to_auto_cc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m04_couplers_to_auto_cc_ARVALID <= S_AXI_arvalid;
  m04_couplers_to_auto_cc_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m04_couplers_to_auto_cc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m04_couplers_to_auto_cc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m04_couplers_to_auto_cc_AWID(0) <= S_AXI_awid(0);
  m04_couplers_to_auto_cc_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m04_couplers_to_auto_cc_AWLOCK(0) <= S_AXI_awlock(0);
  m04_couplers_to_auto_cc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m04_couplers_to_auto_cc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m04_couplers_to_auto_cc_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m04_couplers_to_auto_cc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m04_couplers_to_auto_cc_AWVALID <= S_AXI_awvalid;
  m04_couplers_to_auto_cc_BREADY <= S_AXI_bready;
  m04_couplers_to_auto_cc_RREADY <= S_AXI_rready;
  m04_couplers_to_auto_cc_WDATA(511 downto 0) <= S_AXI_wdata(511 downto 0);
  m04_couplers_to_auto_cc_WLAST <= S_AXI_wlast;
  m04_couplers_to_auto_cc_WSTRB(63 downto 0) <= S_AXI_wstrb(63 downto 0);
  m04_couplers_to_auto_cc_WVALID <= S_AXI_wvalid;
auto_cc: component bram_lutwave_auto_cc_9
     port map (
      m_axi_aclk => M_ACLK_1,
      m_axi_araddr(31 downto 0) => auto_cc_to_m04_couplers_ARADDR(31 downto 0),
      m_axi_arburst(1 downto 0) => auto_cc_to_m04_couplers_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_cc_to_m04_couplers_ARCACHE(3 downto 0),
      m_axi_aresetn => M_ARESETN_1,
      m_axi_arid(0) => auto_cc_to_m04_couplers_ARID(0),
      m_axi_arlen(7 downto 0) => auto_cc_to_m04_couplers_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_cc_to_m04_couplers_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_cc_to_m04_couplers_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_cc_to_m04_couplers_ARQOS(3 downto 0),
      m_axi_arready => auto_cc_to_m04_couplers_ARREADY,
      m_axi_arregion(3 downto 0) => NLW_auto_cc_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_cc_to_m04_couplers_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_cc_to_m04_couplers_ARVALID,
      m_axi_awaddr(31 downto 0) => auto_cc_to_m04_couplers_AWADDR(31 downto 0),
      m_axi_awburst(1 downto 0) => auto_cc_to_m04_couplers_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_cc_to_m04_couplers_AWCACHE(3 downto 0),
      m_axi_awid(0) => auto_cc_to_m04_couplers_AWID(0),
      m_axi_awlen(7 downto 0) => auto_cc_to_m04_couplers_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_cc_to_m04_couplers_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_cc_to_m04_couplers_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_cc_to_m04_couplers_AWQOS(3 downto 0),
      m_axi_awready => auto_cc_to_m04_couplers_AWREADY,
      m_axi_awregion(3 downto 0) => NLW_auto_cc_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_cc_to_m04_couplers_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_cc_to_m04_couplers_AWVALID,
      m_axi_bid(0) => auto_cc_to_m04_couplers_BID(0),
      m_axi_bready => auto_cc_to_m04_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_cc_to_m04_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_cc_to_m04_couplers_BVALID,
      m_axi_rdata(511 downto 0) => auto_cc_to_m04_couplers_RDATA(511 downto 0),
      m_axi_rid(0) => auto_cc_to_m04_couplers_RID(0),
      m_axi_rlast => auto_cc_to_m04_couplers_RLAST,
      m_axi_rready => auto_cc_to_m04_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_cc_to_m04_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_cc_to_m04_couplers_RVALID,
      m_axi_wdata(511 downto 0) => auto_cc_to_m04_couplers_WDATA(511 downto 0),
      m_axi_wlast => auto_cc_to_m04_couplers_WLAST,
      m_axi_wready => auto_cc_to_m04_couplers_WREADY,
      m_axi_wstrb(63 downto 0) => auto_cc_to_m04_couplers_WSTRB(63 downto 0),
      m_axi_wvalid => auto_cc_to_m04_couplers_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(31 downto 0) => m04_couplers_to_auto_cc_ARADDR(31 downto 0),
      s_axi_arburst(1 downto 0) => m04_couplers_to_auto_cc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m04_couplers_to_auto_cc_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arid(0) => m04_couplers_to_auto_cc_ARID(0),
      s_axi_arlen(7 downto 0) => m04_couplers_to_auto_cc_ARLEN(7 downto 0),
      s_axi_arlock(0) => m04_couplers_to_auto_cc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m04_couplers_to_auto_cc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m04_couplers_to_auto_cc_ARQOS(3 downto 0),
      s_axi_arready => m04_couplers_to_auto_cc_ARREADY,
      s_axi_arregion(3 downto 0) => m04_couplers_to_auto_cc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m04_couplers_to_auto_cc_ARSIZE(2 downto 0),
      s_axi_arvalid => m04_couplers_to_auto_cc_ARVALID,
      s_axi_awaddr(31 downto 0) => m04_couplers_to_auto_cc_AWADDR(31 downto 0),
      s_axi_awburst(1 downto 0) => m04_couplers_to_auto_cc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m04_couplers_to_auto_cc_AWCACHE(3 downto 0),
      s_axi_awid(0) => m04_couplers_to_auto_cc_AWID(0),
      s_axi_awlen(7 downto 0) => m04_couplers_to_auto_cc_AWLEN(7 downto 0),
      s_axi_awlock(0) => m04_couplers_to_auto_cc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m04_couplers_to_auto_cc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m04_couplers_to_auto_cc_AWQOS(3 downto 0),
      s_axi_awready => m04_couplers_to_auto_cc_AWREADY,
      s_axi_awregion(3 downto 0) => m04_couplers_to_auto_cc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m04_couplers_to_auto_cc_AWSIZE(2 downto 0),
      s_axi_awvalid => m04_couplers_to_auto_cc_AWVALID,
      s_axi_bid(0) => m04_couplers_to_auto_cc_BID(0),
      s_axi_bready => m04_couplers_to_auto_cc_BREADY,
      s_axi_bresp(1 downto 0) => m04_couplers_to_auto_cc_BRESP(1 downto 0),
      s_axi_bvalid => m04_couplers_to_auto_cc_BVALID,
      s_axi_rdata(511 downto 0) => m04_couplers_to_auto_cc_RDATA(511 downto 0),
      s_axi_rid(0) => m04_couplers_to_auto_cc_RID(0),
      s_axi_rlast => m04_couplers_to_auto_cc_RLAST,
      s_axi_rready => m04_couplers_to_auto_cc_RREADY,
      s_axi_rresp(1 downto 0) => m04_couplers_to_auto_cc_RRESP(1 downto 0),
      s_axi_rvalid => m04_couplers_to_auto_cc_RVALID,
      s_axi_wdata(511 downto 0) => m04_couplers_to_auto_cc_WDATA(511 downto 0),
      s_axi_wlast => m04_couplers_to_auto_cc_WLAST,
      s_axi_wready => m04_couplers_to_auto_cc_WREADY,
      s_axi_wstrb(63 downto 0) => m04_couplers_to_auto_cc_WSTRB(63 downto 0),
      s_axi_wvalid => m04_couplers_to_auto_cc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m04_couplers_imp_CNPTJ is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m04_couplers_imp_CNPTJ;

architecture STRUCTURE of m04_couplers_imp_CNPTJ is
  component bram_lutwave_auto_cc_4 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_cc_4;
  component bram_lutwave_auto_ds_3 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_ds_3;
  component bram_lutwave_auto_pc_3 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_pc_3;
  signal M_ACLK_1 : STD_LOGIC;
  signal M_ARESETN_1 : STD_LOGIC;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_cc_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_cc_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_cc_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_cc_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_ARVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_cc_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_cc_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_cc_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_AWVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_cc_to_auto_ds_BREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_BVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal auto_cc_to_auto_ds_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_cc_to_auto_ds_RLAST : STD_LOGIC;
  signal auto_cc_to_auto_ds_RREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_RVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal auto_cc_to_auto_ds_WLAST : STD_LOGIC;
  signal auto_cc_to_auto_ds_WREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_cc_to_auto_ds_WVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_BREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_BVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_RLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_RREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_RVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_WLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_WREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_WVALID : STD_LOGIC;
  signal auto_pc_to_m04_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m04_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m04_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m04_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m04_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m04_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m04_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m04_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m04_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m04_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m04_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m04_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m04_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m04_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m04_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m04_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m04_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m04_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m04_couplers_WVALID : STD_LOGIC;
  signal m04_couplers_to_auto_cc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m04_couplers_to_auto_cc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_auto_cc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_auto_cc_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m04_couplers_to_auto_cc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m04_couplers_to_auto_cc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_auto_cc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_auto_cc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_auto_cc_ARREADY : STD_LOGIC;
  signal m04_couplers_to_auto_cc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_auto_cc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_auto_cc_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m04_couplers_to_auto_cc_ARVALID : STD_LOGIC;
  signal m04_couplers_to_auto_cc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m04_couplers_to_auto_cc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_auto_cc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_auto_cc_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m04_couplers_to_auto_cc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m04_couplers_to_auto_cc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_auto_cc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_auto_cc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_auto_cc_AWREADY : STD_LOGIC;
  signal m04_couplers_to_auto_cc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_auto_cc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_auto_cc_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m04_couplers_to_auto_cc_AWVALID : STD_LOGIC;
  signal m04_couplers_to_auto_cc_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m04_couplers_to_auto_cc_BREADY : STD_LOGIC;
  signal m04_couplers_to_auto_cc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_auto_cc_BVALID : STD_LOGIC;
  signal m04_couplers_to_auto_cc_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m04_couplers_to_auto_cc_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m04_couplers_to_auto_cc_RLAST : STD_LOGIC;
  signal m04_couplers_to_auto_cc_RREADY : STD_LOGIC;
  signal m04_couplers_to_auto_cc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_auto_cc_RVALID : STD_LOGIC;
  signal m04_couplers_to_auto_cc_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m04_couplers_to_auto_cc_WLAST : STD_LOGIC;
  signal m04_couplers_to_auto_cc_WREADY : STD_LOGIC;
  signal m04_couplers_to_auto_cc_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m04_couplers_to_auto_cc_WVALID : STD_LOGIC;
  signal NLW_auto_cc_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_auto_cc_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
  M_ACLK_1 <= M_ACLK;
  M_ARESETN_1 <= M_ARESETN;
  M_AXI_araddr(39 downto 0) <= auto_pc_to_m04_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_pc_to_m04_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_pc_to_m04_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_pc_to_m04_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_pc_to_m04_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_pc_to_m04_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m04_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m04_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m04_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m04_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m04_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m04_couplers_to_auto_cc_ARREADY;
  S_AXI_awready <= m04_couplers_to_auto_cc_AWREADY;
  S_AXI_bid(15 downto 0) <= m04_couplers_to_auto_cc_BID(15 downto 0);
  S_AXI_bresp(1 downto 0) <= m04_couplers_to_auto_cc_BRESP(1 downto 0);
  S_AXI_bvalid <= m04_couplers_to_auto_cc_BVALID;
  S_AXI_rdata(127 downto 0) <= m04_couplers_to_auto_cc_RDATA(127 downto 0);
  S_AXI_rid(15 downto 0) <= m04_couplers_to_auto_cc_RID(15 downto 0);
  S_AXI_rlast <= m04_couplers_to_auto_cc_RLAST;
  S_AXI_rresp(1 downto 0) <= m04_couplers_to_auto_cc_RRESP(1 downto 0);
  S_AXI_rvalid <= m04_couplers_to_auto_cc_RVALID;
  S_AXI_wready <= m04_couplers_to_auto_cc_WREADY;
  auto_pc_to_m04_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m04_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m04_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m04_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m04_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m04_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m04_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m04_couplers_WREADY <= M_AXI_wready;
  m04_couplers_to_auto_cc_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m04_couplers_to_auto_cc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m04_couplers_to_auto_cc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m04_couplers_to_auto_cc_ARID(15 downto 0) <= S_AXI_arid(15 downto 0);
  m04_couplers_to_auto_cc_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m04_couplers_to_auto_cc_ARLOCK(0) <= S_AXI_arlock(0);
  m04_couplers_to_auto_cc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m04_couplers_to_auto_cc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m04_couplers_to_auto_cc_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m04_couplers_to_auto_cc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m04_couplers_to_auto_cc_ARUSER(15 downto 0) <= S_AXI_aruser(15 downto 0);
  m04_couplers_to_auto_cc_ARVALID <= S_AXI_arvalid;
  m04_couplers_to_auto_cc_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m04_couplers_to_auto_cc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m04_couplers_to_auto_cc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m04_couplers_to_auto_cc_AWID(15 downto 0) <= S_AXI_awid(15 downto 0);
  m04_couplers_to_auto_cc_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m04_couplers_to_auto_cc_AWLOCK(0) <= S_AXI_awlock(0);
  m04_couplers_to_auto_cc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m04_couplers_to_auto_cc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m04_couplers_to_auto_cc_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m04_couplers_to_auto_cc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m04_couplers_to_auto_cc_AWUSER(15 downto 0) <= S_AXI_awuser(15 downto 0);
  m04_couplers_to_auto_cc_AWVALID <= S_AXI_awvalid;
  m04_couplers_to_auto_cc_BREADY <= S_AXI_bready;
  m04_couplers_to_auto_cc_RREADY <= S_AXI_rready;
  m04_couplers_to_auto_cc_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  m04_couplers_to_auto_cc_WLAST <= S_AXI_wlast;
  m04_couplers_to_auto_cc_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  m04_couplers_to_auto_cc_WVALID <= S_AXI_wvalid;
auto_cc: component bram_lutwave_auto_cc_4
     port map (
      m_axi_aclk => M_ACLK_1,
      m_axi_araddr(39 downto 0) => auto_cc_to_auto_ds_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_cc_to_auto_ds_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_cc_to_auto_ds_ARCACHE(3 downto 0),
      m_axi_aresetn => M_ARESETN_1,
      m_axi_arid(15 downto 0) => auto_cc_to_auto_ds_ARID(15 downto 0),
      m_axi_arlen(7 downto 0) => auto_cc_to_auto_ds_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_cc_to_auto_ds_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_cc_to_auto_ds_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_cc_to_auto_ds_ARQOS(3 downto 0),
      m_axi_arready => auto_cc_to_auto_ds_ARREADY,
      m_axi_arregion(3 downto 0) => auto_cc_to_auto_ds_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_cc_to_auto_ds_ARSIZE(2 downto 0),
      m_axi_aruser(15 downto 0) => NLW_auto_cc_m_axi_aruser_UNCONNECTED(15 downto 0),
      m_axi_arvalid => auto_cc_to_auto_ds_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_cc_to_auto_ds_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_cc_to_auto_ds_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_cc_to_auto_ds_AWCACHE(3 downto 0),
      m_axi_awid(15 downto 0) => auto_cc_to_auto_ds_AWID(15 downto 0),
      m_axi_awlen(7 downto 0) => auto_cc_to_auto_ds_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_cc_to_auto_ds_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_cc_to_auto_ds_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_cc_to_auto_ds_AWQOS(3 downto 0),
      m_axi_awready => auto_cc_to_auto_ds_AWREADY,
      m_axi_awregion(3 downto 0) => auto_cc_to_auto_ds_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_cc_to_auto_ds_AWSIZE(2 downto 0),
      m_axi_awuser(15 downto 0) => NLW_auto_cc_m_axi_awuser_UNCONNECTED(15 downto 0),
      m_axi_awvalid => auto_cc_to_auto_ds_AWVALID,
      m_axi_bid(15 downto 0) => auto_cc_to_auto_ds_BID(15 downto 0),
      m_axi_bready => auto_cc_to_auto_ds_BREADY,
      m_axi_bresp(1 downto 0) => auto_cc_to_auto_ds_BRESP(1 downto 0),
      m_axi_bvalid => auto_cc_to_auto_ds_BVALID,
      m_axi_rdata(127 downto 0) => auto_cc_to_auto_ds_RDATA(127 downto 0),
      m_axi_rid(15 downto 0) => auto_cc_to_auto_ds_RID(15 downto 0),
      m_axi_rlast => auto_cc_to_auto_ds_RLAST,
      m_axi_rready => auto_cc_to_auto_ds_RREADY,
      m_axi_rresp(1 downto 0) => auto_cc_to_auto_ds_RRESP(1 downto 0),
      m_axi_rvalid => auto_cc_to_auto_ds_RVALID,
      m_axi_wdata(127 downto 0) => auto_cc_to_auto_ds_WDATA(127 downto 0),
      m_axi_wlast => auto_cc_to_auto_ds_WLAST,
      m_axi_wready => auto_cc_to_auto_ds_WREADY,
      m_axi_wstrb(15 downto 0) => auto_cc_to_auto_ds_WSTRB(15 downto 0),
      m_axi_wvalid => auto_cc_to_auto_ds_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(39 downto 0) => m04_couplers_to_auto_cc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => m04_couplers_to_auto_cc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m04_couplers_to_auto_cc_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arid(15 downto 0) => m04_couplers_to_auto_cc_ARID(15 downto 0),
      s_axi_arlen(7 downto 0) => m04_couplers_to_auto_cc_ARLEN(7 downto 0),
      s_axi_arlock(0) => m04_couplers_to_auto_cc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m04_couplers_to_auto_cc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m04_couplers_to_auto_cc_ARQOS(3 downto 0),
      s_axi_arready => m04_couplers_to_auto_cc_ARREADY,
      s_axi_arregion(3 downto 0) => m04_couplers_to_auto_cc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m04_couplers_to_auto_cc_ARSIZE(2 downto 0),
      s_axi_aruser(15 downto 0) => m04_couplers_to_auto_cc_ARUSER(15 downto 0),
      s_axi_arvalid => m04_couplers_to_auto_cc_ARVALID,
      s_axi_awaddr(39 downto 0) => m04_couplers_to_auto_cc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => m04_couplers_to_auto_cc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m04_couplers_to_auto_cc_AWCACHE(3 downto 0),
      s_axi_awid(15 downto 0) => m04_couplers_to_auto_cc_AWID(15 downto 0),
      s_axi_awlen(7 downto 0) => m04_couplers_to_auto_cc_AWLEN(7 downto 0),
      s_axi_awlock(0) => m04_couplers_to_auto_cc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m04_couplers_to_auto_cc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m04_couplers_to_auto_cc_AWQOS(3 downto 0),
      s_axi_awready => m04_couplers_to_auto_cc_AWREADY,
      s_axi_awregion(3 downto 0) => m04_couplers_to_auto_cc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m04_couplers_to_auto_cc_AWSIZE(2 downto 0),
      s_axi_awuser(15 downto 0) => m04_couplers_to_auto_cc_AWUSER(15 downto 0),
      s_axi_awvalid => m04_couplers_to_auto_cc_AWVALID,
      s_axi_bid(15 downto 0) => m04_couplers_to_auto_cc_BID(15 downto 0),
      s_axi_bready => m04_couplers_to_auto_cc_BREADY,
      s_axi_bresp(1 downto 0) => m04_couplers_to_auto_cc_BRESP(1 downto 0),
      s_axi_bvalid => m04_couplers_to_auto_cc_BVALID,
      s_axi_rdata(127 downto 0) => m04_couplers_to_auto_cc_RDATA(127 downto 0),
      s_axi_rid(15 downto 0) => m04_couplers_to_auto_cc_RID(15 downto 0),
      s_axi_rlast => m04_couplers_to_auto_cc_RLAST,
      s_axi_rready => m04_couplers_to_auto_cc_RREADY,
      s_axi_rresp(1 downto 0) => m04_couplers_to_auto_cc_RRESP(1 downto 0),
      s_axi_rvalid => m04_couplers_to_auto_cc_RVALID,
      s_axi_wdata(127 downto 0) => m04_couplers_to_auto_cc_WDATA(127 downto 0),
      s_axi_wlast => m04_couplers_to_auto_cc_WLAST,
      s_axi_wready => m04_couplers_to_auto_cc_WREADY,
      s_axi_wstrb(15 downto 0) => m04_couplers_to_auto_cc_WSTRB(15 downto 0),
      s_axi_wvalid => m04_couplers_to_auto_cc_WVALID
    );
auto_ds: component bram_lutwave_auto_ds_3
     port map (
      m_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      m_axi_arready => auto_ds_to_auto_pc_ARREADY,
      m_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      m_axi_awready => auto_ds_to_auto_pc_AWREADY,
      m_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      m_axi_bready => auto_ds_to_auto_pc_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      m_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      m_axi_rlast => auto_ds_to_auto_pc_RLAST,
      m_axi_rready => auto_ds_to_auto_pc_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      m_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      m_axi_wlast => auto_ds_to_auto_pc_WLAST,
      m_axi_wready => auto_ds_to_auto_pc_WREADY,
      m_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      m_axi_wvalid => auto_ds_to_auto_pc_WVALID,
      s_axi_aclk => M_ACLK_1,
      s_axi_araddr(39 downto 0) => auto_cc_to_auto_ds_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_cc_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_cc_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => M_ARESETN_1,
      s_axi_arid(15 downto 0) => auto_cc_to_auto_ds_ARID(15 downto 0),
      s_axi_arlen(7 downto 0) => auto_cc_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_cc_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_cc_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_cc_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => auto_cc_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => auto_cc_to_auto_ds_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_cc_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_cc_to_auto_ds_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_cc_to_auto_ds_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_cc_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_cc_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awid(15 downto 0) => auto_cc_to_auto_ds_AWID(15 downto 0),
      s_axi_awlen(7 downto 0) => auto_cc_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_cc_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_cc_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_cc_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => auto_cc_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => auto_cc_to_auto_ds_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_cc_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_cc_to_auto_ds_AWVALID,
      s_axi_bid(15 downto 0) => auto_cc_to_auto_ds_BID(15 downto 0),
      s_axi_bready => auto_cc_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => auto_cc_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => auto_cc_to_auto_ds_BVALID,
      s_axi_rdata(127 downto 0) => auto_cc_to_auto_ds_RDATA(127 downto 0),
      s_axi_rid(15 downto 0) => auto_cc_to_auto_ds_RID(15 downto 0),
      s_axi_rlast => auto_cc_to_auto_ds_RLAST,
      s_axi_rready => auto_cc_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => auto_cc_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => auto_cc_to_auto_ds_RVALID,
      s_axi_wdata(127 downto 0) => auto_cc_to_auto_ds_WDATA(127 downto 0),
      s_axi_wlast => auto_cc_to_auto_ds_WLAST,
      s_axi_wready => auto_cc_to_auto_ds_WREADY,
      s_axi_wstrb(15 downto 0) => auto_cc_to_auto_ds_WSTRB(15 downto 0),
      s_axi_wvalid => auto_cc_to_auto_ds_WVALID
    );
auto_pc: component bram_lutwave_auto_pc_3
     port map (
      aclk => M_ACLK_1,
      aresetn => M_ARESETN_1,
      m_axi_araddr(39 downto 0) => auto_pc_to_m04_couplers_ARADDR(39 downto 0),
      m_axi_arprot(2 downto 0) => auto_pc_to_m04_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_pc_to_m04_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m04_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_pc_to_m04_couplers_AWADDR(39 downto 0),
      m_axi_awprot(2 downto 0) => auto_pc_to_m04_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_pc_to_m04_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m04_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m04_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m04_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m04_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m04_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m04_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m04_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m04_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m04_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m04_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m04_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m04_couplers_WVALID,
      s_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => auto_ds_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => auto_ds_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      s_axi_bready => auto_ds_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => auto_ds_to_auto_pc_RLAST,
      s_axi_rready => auto_ds_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => auto_ds_to_auto_pc_WLAST,
      s_axi_wready => auto_ds_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => auto_ds_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m05_couplers_imp_1RBRKGF is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    S_AXI_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m05_couplers_imp_1RBRKGF;

architecture STRUCTURE of m05_couplers_imp_1RBRKGF is
  component bram_lutwave_auto_cc_10 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_cc_10;
  component bram_lutwave_auto_ds_10 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_ds_10;
  component bram_lutwave_auto_pc_8 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_pc_8;
  signal M_ACLK_1 : STD_LOGIC;
  signal M_ARESETN_1 : STD_LOGIC;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_cc_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_cc_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_cc_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_ARVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_cc_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_cc_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_AWVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_BREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_BVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal auto_cc_to_auto_ds_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_RLAST : STD_LOGIC;
  signal auto_cc_to_auto_ds_RREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_RVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal auto_cc_to_auto_ds_WLAST : STD_LOGIC;
  signal auto_cc_to_auto_ds_WREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal auto_cc_to_auto_ds_WVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_BREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_BVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_RLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_RREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_RVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_WLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_WREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_WVALID : STD_LOGIC;
  signal auto_pc_to_m05_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m05_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m05_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m05_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m05_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m05_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m05_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m05_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m05_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m05_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m05_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m05_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m05_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m05_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m05_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m05_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m05_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m05_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m05_couplers_WVALID : STD_LOGIC;
  signal m05_couplers_to_auto_cc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m05_couplers_to_auto_cc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_auto_cc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_auto_cc_ARID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_auto_cc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m05_couplers_to_auto_cc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_auto_cc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_auto_cc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_auto_cc_ARREADY : STD_LOGIC;
  signal m05_couplers_to_auto_cc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_auto_cc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_auto_cc_ARVALID : STD_LOGIC;
  signal m05_couplers_to_auto_cc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m05_couplers_to_auto_cc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_auto_cc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_auto_cc_AWID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_auto_cc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m05_couplers_to_auto_cc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_auto_cc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_auto_cc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_auto_cc_AWREADY : STD_LOGIC;
  signal m05_couplers_to_auto_cc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_auto_cc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_auto_cc_AWVALID : STD_LOGIC;
  signal m05_couplers_to_auto_cc_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_auto_cc_BREADY : STD_LOGIC;
  signal m05_couplers_to_auto_cc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_auto_cc_BVALID : STD_LOGIC;
  signal m05_couplers_to_auto_cc_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal m05_couplers_to_auto_cc_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_auto_cc_RLAST : STD_LOGIC;
  signal m05_couplers_to_auto_cc_RREADY : STD_LOGIC;
  signal m05_couplers_to_auto_cc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_auto_cc_RVALID : STD_LOGIC;
  signal m05_couplers_to_auto_cc_WDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal m05_couplers_to_auto_cc_WLAST : STD_LOGIC;
  signal m05_couplers_to_auto_cc_WREADY : STD_LOGIC;
  signal m05_couplers_to_auto_cc_WSTRB : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal m05_couplers_to_auto_cc_WVALID : STD_LOGIC;
begin
  M_ACLK_1 <= M_ACLK;
  M_ARESETN_1 <= M_ARESETN;
  M_AXI_araddr(39 downto 0) <= auto_pc_to_m05_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_pc_to_m05_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_pc_to_m05_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_pc_to_m05_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_pc_to_m05_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_pc_to_m05_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m05_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m05_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m05_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m05_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m05_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m05_couplers_to_auto_cc_ARREADY;
  S_AXI_awready <= m05_couplers_to_auto_cc_AWREADY;
  S_AXI_bid(0) <= m05_couplers_to_auto_cc_BID(0);
  S_AXI_bresp(1 downto 0) <= m05_couplers_to_auto_cc_BRESP(1 downto 0);
  S_AXI_bvalid <= m05_couplers_to_auto_cc_BVALID;
  S_AXI_rdata(511 downto 0) <= m05_couplers_to_auto_cc_RDATA(511 downto 0);
  S_AXI_rid(0) <= m05_couplers_to_auto_cc_RID(0);
  S_AXI_rlast <= m05_couplers_to_auto_cc_RLAST;
  S_AXI_rresp(1 downto 0) <= m05_couplers_to_auto_cc_RRESP(1 downto 0);
  S_AXI_rvalid <= m05_couplers_to_auto_cc_RVALID;
  S_AXI_wready <= m05_couplers_to_auto_cc_WREADY;
  auto_pc_to_m05_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m05_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m05_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m05_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m05_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m05_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m05_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m05_couplers_WREADY <= M_AXI_wready;
  m05_couplers_to_auto_cc_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m05_couplers_to_auto_cc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m05_couplers_to_auto_cc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m05_couplers_to_auto_cc_ARID(0) <= S_AXI_arid(0);
  m05_couplers_to_auto_cc_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m05_couplers_to_auto_cc_ARLOCK(0) <= S_AXI_arlock(0);
  m05_couplers_to_auto_cc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m05_couplers_to_auto_cc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m05_couplers_to_auto_cc_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m05_couplers_to_auto_cc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m05_couplers_to_auto_cc_ARVALID <= S_AXI_arvalid;
  m05_couplers_to_auto_cc_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m05_couplers_to_auto_cc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m05_couplers_to_auto_cc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m05_couplers_to_auto_cc_AWID(0) <= S_AXI_awid(0);
  m05_couplers_to_auto_cc_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m05_couplers_to_auto_cc_AWLOCK(0) <= S_AXI_awlock(0);
  m05_couplers_to_auto_cc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m05_couplers_to_auto_cc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m05_couplers_to_auto_cc_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m05_couplers_to_auto_cc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m05_couplers_to_auto_cc_AWVALID <= S_AXI_awvalid;
  m05_couplers_to_auto_cc_BREADY <= S_AXI_bready;
  m05_couplers_to_auto_cc_RREADY <= S_AXI_rready;
  m05_couplers_to_auto_cc_WDATA(511 downto 0) <= S_AXI_wdata(511 downto 0);
  m05_couplers_to_auto_cc_WLAST <= S_AXI_wlast;
  m05_couplers_to_auto_cc_WSTRB(63 downto 0) <= S_AXI_wstrb(63 downto 0);
  m05_couplers_to_auto_cc_WVALID <= S_AXI_wvalid;
auto_cc: component bram_lutwave_auto_cc_10
     port map (
      m_axi_aclk => M_ACLK_1,
      m_axi_araddr(39 downto 0) => auto_cc_to_auto_ds_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_cc_to_auto_ds_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_cc_to_auto_ds_ARCACHE(3 downto 0),
      m_axi_aresetn => M_ARESETN_1,
      m_axi_arid(0) => auto_cc_to_auto_ds_ARID(0),
      m_axi_arlen(7 downto 0) => auto_cc_to_auto_ds_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_cc_to_auto_ds_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_cc_to_auto_ds_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_cc_to_auto_ds_ARQOS(3 downto 0),
      m_axi_arready => auto_cc_to_auto_ds_ARREADY,
      m_axi_arregion(3 downto 0) => auto_cc_to_auto_ds_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_cc_to_auto_ds_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_cc_to_auto_ds_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_cc_to_auto_ds_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_cc_to_auto_ds_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_cc_to_auto_ds_AWCACHE(3 downto 0),
      m_axi_awid(0) => auto_cc_to_auto_ds_AWID(0),
      m_axi_awlen(7 downto 0) => auto_cc_to_auto_ds_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_cc_to_auto_ds_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_cc_to_auto_ds_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_cc_to_auto_ds_AWQOS(3 downto 0),
      m_axi_awready => auto_cc_to_auto_ds_AWREADY,
      m_axi_awregion(3 downto 0) => auto_cc_to_auto_ds_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_cc_to_auto_ds_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_cc_to_auto_ds_AWVALID,
      m_axi_bid(0) => auto_cc_to_auto_ds_BID(0),
      m_axi_bready => auto_cc_to_auto_ds_BREADY,
      m_axi_bresp(1 downto 0) => auto_cc_to_auto_ds_BRESP(1 downto 0),
      m_axi_bvalid => auto_cc_to_auto_ds_BVALID,
      m_axi_rdata(511 downto 0) => auto_cc_to_auto_ds_RDATA(511 downto 0),
      m_axi_rid(0) => auto_cc_to_auto_ds_RID(0),
      m_axi_rlast => auto_cc_to_auto_ds_RLAST,
      m_axi_rready => auto_cc_to_auto_ds_RREADY,
      m_axi_rresp(1 downto 0) => auto_cc_to_auto_ds_RRESP(1 downto 0),
      m_axi_rvalid => auto_cc_to_auto_ds_RVALID,
      m_axi_wdata(511 downto 0) => auto_cc_to_auto_ds_WDATA(511 downto 0),
      m_axi_wlast => auto_cc_to_auto_ds_WLAST,
      m_axi_wready => auto_cc_to_auto_ds_WREADY,
      m_axi_wstrb(63 downto 0) => auto_cc_to_auto_ds_WSTRB(63 downto 0),
      m_axi_wvalid => auto_cc_to_auto_ds_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(39 downto 0) => m05_couplers_to_auto_cc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => m05_couplers_to_auto_cc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m05_couplers_to_auto_cc_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arid(0) => m05_couplers_to_auto_cc_ARID(0),
      s_axi_arlen(7 downto 0) => m05_couplers_to_auto_cc_ARLEN(7 downto 0),
      s_axi_arlock(0) => m05_couplers_to_auto_cc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m05_couplers_to_auto_cc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m05_couplers_to_auto_cc_ARQOS(3 downto 0),
      s_axi_arready => m05_couplers_to_auto_cc_ARREADY,
      s_axi_arregion(3 downto 0) => m05_couplers_to_auto_cc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m05_couplers_to_auto_cc_ARSIZE(2 downto 0),
      s_axi_arvalid => m05_couplers_to_auto_cc_ARVALID,
      s_axi_awaddr(39 downto 0) => m05_couplers_to_auto_cc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => m05_couplers_to_auto_cc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m05_couplers_to_auto_cc_AWCACHE(3 downto 0),
      s_axi_awid(0) => m05_couplers_to_auto_cc_AWID(0),
      s_axi_awlen(7 downto 0) => m05_couplers_to_auto_cc_AWLEN(7 downto 0),
      s_axi_awlock(0) => m05_couplers_to_auto_cc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m05_couplers_to_auto_cc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m05_couplers_to_auto_cc_AWQOS(3 downto 0),
      s_axi_awready => m05_couplers_to_auto_cc_AWREADY,
      s_axi_awregion(3 downto 0) => m05_couplers_to_auto_cc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m05_couplers_to_auto_cc_AWSIZE(2 downto 0),
      s_axi_awvalid => m05_couplers_to_auto_cc_AWVALID,
      s_axi_bid(0) => m05_couplers_to_auto_cc_BID(0),
      s_axi_bready => m05_couplers_to_auto_cc_BREADY,
      s_axi_bresp(1 downto 0) => m05_couplers_to_auto_cc_BRESP(1 downto 0),
      s_axi_bvalid => m05_couplers_to_auto_cc_BVALID,
      s_axi_rdata(511 downto 0) => m05_couplers_to_auto_cc_RDATA(511 downto 0),
      s_axi_rid(0) => m05_couplers_to_auto_cc_RID(0),
      s_axi_rlast => m05_couplers_to_auto_cc_RLAST,
      s_axi_rready => m05_couplers_to_auto_cc_RREADY,
      s_axi_rresp(1 downto 0) => m05_couplers_to_auto_cc_RRESP(1 downto 0),
      s_axi_rvalid => m05_couplers_to_auto_cc_RVALID,
      s_axi_wdata(511 downto 0) => m05_couplers_to_auto_cc_WDATA(511 downto 0),
      s_axi_wlast => m05_couplers_to_auto_cc_WLAST,
      s_axi_wready => m05_couplers_to_auto_cc_WREADY,
      s_axi_wstrb(63 downto 0) => m05_couplers_to_auto_cc_WSTRB(63 downto 0),
      s_axi_wvalid => m05_couplers_to_auto_cc_WVALID
    );
auto_ds: component bram_lutwave_auto_ds_10
     port map (
      m_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      m_axi_arready => auto_ds_to_auto_pc_ARREADY,
      m_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      m_axi_awready => auto_ds_to_auto_pc_AWREADY,
      m_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      m_axi_bready => auto_ds_to_auto_pc_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      m_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      m_axi_rlast => auto_ds_to_auto_pc_RLAST,
      m_axi_rready => auto_ds_to_auto_pc_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      m_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      m_axi_wlast => auto_ds_to_auto_pc_WLAST,
      m_axi_wready => auto_ds_to_auto_pc_WREADY,
      m_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      m_axi_wvalid => auto_ds_to_auto_pc_WVALID,
      s_axi_aclk => M_ACLK_1,
      s_axi_araddr(39 downto 0) => auto_cc_to_auto_ds_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_cc_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_cc_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => M_ARESETN_1,
      s_axi_arid(0) => auto_cc_to_auto_ds_ARID(0),
      s_axi_arlen(7 downto 0) => auto_cc_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_cc_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_cc_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_cc_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => auto_cc_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => auto_cc_to_auto_ds_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_cc_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_cc_to_auto_ds_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_cc_to_auto_ds_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_cc_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_cc_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awid(0) => auto_cc_to_auto_ds_AWID(0),
      s_axi_awlen(7 downto 0) => auto_cc_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_cc_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_cc_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_cc_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => auto_cc_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => auto_cc_to_auto_ds_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_cc_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_cc_to_auto_ds_AWVALID,
      s_axi_bid(0) => auto_cc_to_auto_ds_BID(0),
      s_axi_bready => auto_cc_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => auto_cc_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => auto_cc_to_auto_ds_BVALID,
      s_axi_rdata(511 downto 0) => auto_cc_to_auto_ds_RDATA(511 downto 0),
      s_axi_rid(0) => auto_cc_to_auto_ds_RID(0),
      s_axi_rlast => auto_cc_to_auto_ds_RLAST,
      s_axi_rready => auto_cc_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => auto_cc_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => auto_cc_to_auto_ds_RVALID,
      s_axi_wdata(511 downto 0) => auto_cc_to_auto_ds_WDATA(511 downto 0),
      s_axi_wlast => auto_cc_to_auto_ds_WLAST,
      s_axi_wready => auto_cc_to_auto_ds_WREADY,
      s_axi_wstrb(63 downto 0) => auto_cc_to_auto_ds_WSTRB(63 downto 0),
      s_axi_wvalid => auto_cc_to_auto_ds_WVALID
    );
auto_pc: component bram_lutwave_auto_pc_8
     port map (
      aclk => M_ACLK_1,
      aresetn => M_ARESETN_1,
      m_axi_araddr(39 downto 0) => auto_pc_to_m05_couplers_ARADDR(39 downto 0),
      m_axi_arprot(2 downto 0) => auto_pc_to_m05_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_pc_to_m05_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m05_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_pc_to_m05_couplers_AWADDR(39 downto 0),
      m_axi_awprot(2 downto 0) => auto_pc_to_m05_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_pc_to_m05_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m05_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m05_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m05_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m05_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m05_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m05_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m05_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m05_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m05_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m05_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m05_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m05_couplers_WVALID,
      s_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => auto_ds_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => auto_ds_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      s_axi_bready => auto_ds_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => auto_ds_to_auto_pc_RLAST,
      s_axi_rready => auto_ds_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => auto_ds_to_auto_pc_WLAST,
      s_axi_wready => auto_ds_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => auto_ds_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m05_couplers_imp_67YTVB is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m05_couplers_imp_67YTVB;

architecture STRUCTURE of m05_couplers_imp_67YTVB is
  component bram_lutwave_auto_cc_5 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_cc_5;
  component bram_lutwave_auto_ds_4 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_ds_4;
  component bram_lutwave_auto_pc_4 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_pc_4;
  signal M_ACLK_1 : STD_LOGIC;
  signal M_ARESETN_1 : STD_LOGIC;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_cc_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_cc_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_cc_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_cc_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_ARVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_cc_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_cc_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_cc_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_AWVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_cc_to_auto_ds_BREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_BVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal auto_cc_to_auto_ds_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_cc_to_auto_ds_RLAST : STD_LOGIC;
  signal auto_cc_to_auto_ds_RREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_RVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal auto_cc_to_auto_ds_WLAST : STD_LOGIC;
  signal auto_cc_to_auto_ds_WREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_cc_to_auto_ds_WVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_BREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_BVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_RLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_RREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_RVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_WLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_WREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_WVALID : STD_LOGIC;
  signal auto_pc_to_m05_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m05_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m05_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m05_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m05_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m05_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m05_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m05_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m05_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m05_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m05_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m05_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m05_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m05_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m05_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m05_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m05_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m05_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m05_couplers_WVALID : STD_LOGIC;
  signal m05_couplers_to_auto_cc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m05_couplers_to_auto_cc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_auto_cc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_auto_cc_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m05_couplers_to_auto_cc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m05_couplers_to_auto_cc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_auto_cc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_auto_cc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_auto_cc_ARREADY : STD_LOGIC;
  signal m05_couplers_to_auto_cc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_auto_cc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_auto_cc_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m05_couplers_to_auto_cc_ARVALID : STD_LOGIC;
  signal m05_couplers_to_auto_cc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m05_couplers_to_auto_cc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_auto_cc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_auto_cc_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m05_couplers_to_auto_cc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m05_couplers_to_auto_cc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_auto_cc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_auto_cc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_auto_cc_AWREADY : STD_LOGIC;
  signal m05_couplers_to_auto_cc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_auto_cc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_auto_cc_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m05_couplers_to_auto_cc_AWVALID : STD_LOGIC;
  signal m05_couplers_to_auto_cc_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m05_couplers_to_auto_cc_BREADY : STD_LOGIC;
  signal m05_couplers_to_auto_cc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_auto_cc_BVALID : STD_LOGIC;
  signal m05_couplers_to_auto_cc_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m05_couplers_to_auto_cc_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m05_couplers_to_auto_cc_RLAST : STD_LOGIC;
  signal m05_couplers_to_auto_cc_RREADY : STD_LOGIC;
  signal m05_couplers_to_auto_cc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_auto_cc_RVALID : STD_LOGIC;
  signal m05_couplers_to_auto_cc_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m05_couplers_to_auto_cc_WLAST : STD_LOGIC;
  signal m05_couplers_to_auto_cc_WREADY : STD_LOGIC;
  signal m05_couplers_to_auto_cc_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m05_couplers_to_auto_cc_WVALID : STD_LOGIC;
  signal NLW_auto_cc_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_auto_cc_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
  M_ACLK_1 <= M_ACLK;
  M_ARESETN_1 <= M_ARESETN;
  M_AXI_araddr(39 downto 0) <= auto_pc_to_m05_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_pc_to_m05_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_pc_to_m05_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_pc_to_m05_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_pc_to_m05_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_pc_to_m05_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m05_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m05_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m05_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m05_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m05_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m05_couplers_to_auto_cc_ARREADY;
  S_AXI_awready <= m05_couplers_to_auto_cc_AWREADY;
  S_AXI_bid(15 downto 0) <= m05_couplers_to_auto_cc_BID(15 downto 0);
  S_AXI_bresp(1 downto 0) <= m05_couplers_to_auto_cc_BRESP(1 downto 0);
  S_AXI_bvalid <= m05_couplers_to_auto_cc_BVALID;
  S_AXI_rdata(127 downto 0) <= m05_couplers_to_auto_cc_RDATA(127 downto 0);
  S_AXI_rid(15 downto 0) <= m05_couplers_to_auto_cc_RID(15 downto 0);
  S_AXI_rlast <= m05_couplers_to_auto_cc_RLAST;
  S_AXI_rresp(1 downto 0) <= m05_couplers_to_auto_cc_RRESP(1 downto 0);
  S_AXI_rvalid <= m05_couplers_to_auto_cc_RVALID;
  S_AXI_wready <= m05_couplers_to_auto_cc_WREADY;
  auto_pc_to_m05_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m05_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m05_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m05_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m05_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m05_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m05_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m05_couplers_WREADY <= M_AXI_wready;
  m05_couplers_to_auto_cc_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m05_couplers_to_auto_cc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m05_couplers_to_auto_cc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m05_couplers_to_auto_cc_ARID(15 downto 0) <= S_AXI_arid(15 downto 0);
  m05_couplers_to_auto_cc_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m05_couplers_to_auto_cc_ARLOCK(0) <= S_AXI_arlock(0);
  m05_couplers_to_auto_cc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m05_couplers_to_auto_cc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m05_couplers_to_auto_cc_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m05_couplers_to_auto_cc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m05_couplers_to_auto_cc_ARUSER(15 downto 0) <= S_AXI_aruser(15 downto 0);
  m05_couplers_to_auto_cc_ARVALID <= S_AXI_arvalid;
  m05_couplers_to_auto_cc_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m05_couplers_to_auto_cc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m05_couplers_to_auto_cc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m05_couplers_to_auto_cc_AWID(15 downto 0) <= S_AXI_awid(15 downto 0);
  m05_couplers_to_auto_cc_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m05_couplers_to_auto_cc_AWLOCK(0) <= S_AXI_awlock(0);
  m05_couplers_to_auto_cc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m05_couplers_to_auto_cc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m05_couplers_to_auto_cc_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m05_couplers_to_auto_cc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m05_couplers_to_auto_cc_AWUSER(15 downto 0) <= S_AXI_awuser(15 downto 0);
  m05_couplers_to_auto_cc_AWVALID <= S_AXI_awvalid;
  m05_couplers_to_auto_cc_BREADY <= S_AXI_bready;
  m05_couplers_to_auto_cc_RREADY <= S_AXI_rready;
  m05_couplers_to_auto_cc_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  m05_couplers_to_auto_cc_WLAST <= S_AXI_wlast;
  m05_couplers_to_auto_cc_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  m05_couplers_to_auto_cc_WVALID <= S_AXI_wvalid;
auto_cc: component bram_lutwave_auto_cc_5
     port map (
      m_axi_aclk => M_ACLK_1,
      m_axi_araddr(39 downto 0) => auto_cc_to_auto_ds_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_cc_to_auto_ds_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_cc_to_auto_ds_ARCACHE(3 downto 0),
      m_axi_aresetn => M_ARESETN_1,
      m_axi_arid(15 downto 0) => auto_cc_to_auto_ds_ARID(15 downto 0),
      m_axi_arlen(7 downto 0) => auto_cc_to_auto_ds_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_cc_to_auto_ds_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_cc_to_auto_ds_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_cc_to_auto_ds_ARQOS(3 downto 0),
      m_axi_arready => auto_cc_to_auto_ds_ARREADY,
      m_axi_arregion(3 downto 0) => auto_cc_to_auto_ds_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_cc_to_auto_ds_ARSIZE(2 downto 0),
      m_axi_aruser(15 downto 0) => NLW_auto_cc_m_axi_aruser_UNCONNECTED(15 downto 0),
      m_axi_arvalid => auto_cc_to_auto_ds_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_cc_to_auto_ds_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_cc_to_auto_ds_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_cc_to_auto_ds_AWCACHE(3 downto 0),
      m_axi_awid(15 downto 0) => auto_cc_to_auto_ds_AWID(15 downto 0),
      m_axi_awlen(7 downto 0) => auto_cc_to_auto_ds_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_cc_to_auto_ds_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_cc_to_auto_ds_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_cc_to_auto_ds_AWQOS(3 downto 0),
      m_axi_awready => auto_cc_to_auto_ds_AWREADY,
      m_axi_awregion(3 downto 0) => auto_cc_to_auto_ds_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_cc_to_auto_ds_AWSIZE(2 downto 0),
      m_axi_awuser(15 downto 0) => NLW_auto_cc_m_axi_awuser_UNCONNECTED(15 downto 0),
      m_axi_awvalid => auto_cc_to_auto_ds_AWVALID,
      m_axi_bid(15 downto 0) => auto_cc_to_auto_ds_BID(15 downto 0),
      m_axi_bready => auto_cc_to_auto_ds_BREADY,
      m_axi_bresp(1 downto 0) => auto_cc_to_auto_ds_BRESP(1 downto 0),
      m_axi_bvalid => auto_cc_to_auto_ds_BVALID,
      m_axi_rdata(127 downto 0) => auto_cc_to_auto_ds_RDATA(127 downto 0),
      m_axi_rid(15 downto 0) => auto_cc_to_auto_ds_RID(15 downto 0),
      m_axi_rlast => auto_cc_to_auto_ds_RLAST,
      m_axi_rready => auto_cc_to_auto_ds_RREADY,
      m_axi_rresp(1 downto 0) => auto_cc_to_auto_ds_RRESP(1 downto 0),
      m_axi_rvalid => auto_cc_to_auto_ds_RVALID,
      m_axi_wdata(127 downto 0) => auto_cc_to_auto_ds_WDATA(127 downto 0),
      m_axi_wlast => auto_cc_to_auto_ds_WLAST,
      m_axi_wready => auto_cc_to_auto_ds_WREADY,
      m_axi_wstrb(15 downto 0) => auto_cc_to_auto_ds_WSTRB(15 downto 0),
      m_axi_wvalid => auto_cc_to_auto_ds_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(39 downto 0) => m05_couplers_to_auto_cc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => m05_couplers_to_auto_cc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m05_couplers_to_auto_cc_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arid(15 downto 0) => m05_couplers_to_auto_cc_ARID(15 downto 0),
      s_axi_arlen(7 downto 0) => m05_couplers_to_auto_cc_ARLEN(7 downto 0),
      s_axi_arlock(0) => m05_couplers_to_auto_cc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m05_couplers_to_auto_cc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m05_couplers_to_auto_cc_ARQOS(3 downto 0),
      s_axi_arready => m05_couplers_to_auto_cc_ARREADY,
      s_axi_arregion(3 downto 0) => m05_couplers_to_auto_cc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m05_couplers_to_auto_cc_ARSIZE(2 downto 0),
      s_axi_aruser(15 downto 0) => m05_couplers_to_auto_cc_ARUSER(15 downto 0),
      s_axi_arvalid => m05_couplers_to_auto_cc_ARVALID,
      s_axi_awaddr(39 downto 0) => m05_couplers_to_auto_cc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => m05_couplers_to_auto_cc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m05_couplers_to_auto_cc_AWCACHE(3 downto 0),
      s_axi_awid(15 downto 0) => m05_couplers_to_auto_cc_AWID(15 downto 0),
      s_axi_awlen(7 downto 0) => m05_couplers_to_auto_cc_AWLEN(7 downto 0),
      s_axi_awlock(0) => m05_couplers_to_auto_cc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m05_couplers_to_auto_cc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m05_couplers_to_auto_cc_AWQOS(3 downto 0),
      s_axi_awready => m05_couplers_to_auto_cc_AWREADY,
      s_axi_awregion(3 downto 0) => m05_couplers_to_auto_cc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m05_couplers_to_auto_cc_AWSIZE(2 downto 0),
      s_axi_awuser(15 downto 0) => m05_couplers_to_auto_cc_AWUSER(15 downto 0),
      s_axi_awvalid => m05_couplers_to_auto_cc_AWVALID,
      s_axi_bid(15 downto 0) => m05_couplers_to_auto_cc_BID(15 downto 0),
      s_axi_bready => m05_couplers_to_auto_cc_BREADY,
      s_axi_bresp(1 downto 0) => m05_couplers_to_auto_cc_BRESP(1 downto 0),
      s_axi_bvalid => m05_couplers_to_auto_cc_BVALID,
      s_axi_rdata(127 downto 0) => m05_couplers_to_auto_cc_RDATA(127 downto 0),
      s_axi_rid(15 downto 0) => m05_couplers_to_auto_cc_RID(15 downto 0),
      s_axi_rlast => m05_couplers_to_auto_cc_RLAST,
      s_axi_rready => m05_couplers_to_auto_cc_RREADY,
      s_axi_rresp(1 downto 0) => m05_couplers_to_auto_cc_RRESP(1 downto 0),
      s_axi_rvalid => m05_couplers_to_auto_cc_RVALID,
      s_axi_wdata(127 downto 0) => m05_couplers_to_auto_cc_WDATA(127 downto 0),
      s_axi_wlast => m05_couplers_to_auto_cc_WLAST,
      s_axi_wready => m05_couplers_to_auto_cc_WREADY,
      s_axi_wstrb(15 downto 0) => m05_couplers_to_auto_cc_WSTRB(15 downto 0),
      s_axi_wvalid => m05_couplers_to_auto_cc_WVALID
    );
auto_ds: component bram_lutwave_auto_ds_4
     port map (
      m_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      m_axi_arready => auto_ds_to_auto_pc_ARREADY,
      m_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      m_axi_awready => auto_ds_to_auto_pc_AWREADY,
      m_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      m_axi_bready => auto_ds_to_auto_pc_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      m_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      m_axi_rlast => auto_ds_to_auto_pc_RLAST,
      m_axi_rready => auto_ds_to_auto_pc_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      m_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      m_axi_wlast => auto_ds_to_auto_pc_WLAST,
      m_axi_wready => auto_ds_to_auto_pc_WREADY,
      m_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      m_axi_wvalid => auto_ds_to_auto_pc_WVALID,
      s_axi_aclk => M_ACLK_1,
      s_axi_araddr(39 downto 0) => auto_cc_to_auto_ds_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_cc_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_cc_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => M_ARESETN_1,
      s_axi_arid(15 downto 0) => auto_cc_to_auto_ds_ARID(15 downto 0),
      s_axi_arlen(7 downto 0) => auto_cc_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_cc_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_cc_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_cc_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => auto_cc_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => auto_cc_to_auto_ds_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_cc_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_cc_to_auto_ds_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_cc_to_auto_ds_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_cc_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_cc_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awid(15 downto 0) => auto_cc_to_auto_ds_AWID(15 downto 0),
      s_axi_awlen(7 downto 0) => auto_cc_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_cc_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_cc_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_cc_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => auto_cc_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => auto_cc_to_auto_ds_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_cc_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_cc_to_auto_ds_AWVALID,
      s_axi_bid(15 downto 0) => auto_cc_to_auto_ds_BID(15 downto 0),
      s_axi_bready => auto_cc_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => auto_cc_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => auto_cc_to_auto_ds_BVALID,
      s_axi_rdata(127 downto 0) => auto_cc_to_auto_ds_RDATA(127 downto 0),
      s_axi_rid(15 downto 0) => auto_cc_to_auto_ds_RID(15 downto 0),
      s_axi_rlast => auto_cc_to_auto_ds_RLAST,
      s_axi_rready => auto_cc_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => auto_cc_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => auto_cc_to_auto_ds_RVALID,
      s_axi_wdata(127 downto 0) => auto_cc_to_auto_ds_WDATA(127 downto 0),
      s_axi_wlast => auto_cc_to_auto_ds_WLAST,
      s_axi_wready => auto_cc_to_auto_ds_WREADY,
      s_axi_wstrb(15 downto 0) => auto_cc_to_auto_ds_WSTRB(15 downto 0),
      s_axi_wvalid => auto_cc_to_auto_ds_WVALID
    );
auto_pc: component bram_lutwave_auto_pc_4
     port map (
      aclk => M_ACLK_1,
      aresetn => M_ARESETN_1,
      m_axi_araddr(39 downto 0) => auto_pc_to_m05_couplers_ARADDR(39 downto 0),
      m_axi_arprot(2 downto 0) => auto_pc_to_m05_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_pc_to_m05_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m05_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_pc_to_m05_couplers_AWADDR(39 downto 0),
      m_axi_awprot(2 downto 0) => auto_pc_to_m05_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_pc_to_m05_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m05_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m05_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m05_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m05_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m05_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m05_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m05_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m05_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m05_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m05_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m05_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m05_couplers_WVALID,
      s_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => auto_ds_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => auto_ds_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      s_axi_bready => auto_ds_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => auto_ds_to_auto_pc_RLAST,
      s_axi_rready => auto_ds_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => auto_ds_to_auto_pc_WLAST,
      s_axi_wready => auto_ds_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => auto_ds_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m06_couplers_imp_1PE4S9B is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    M_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_arlock : out STD_LOGIC;
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    M_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_awlock : out STD_LOGIC;
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    M_AXI_rlast : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    M_AXI_wlast : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    S_AXI_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m06_couplers_imp_1PE4S9B;

architecture STRUCTURE of m06_couplers_imp_1PE4S9B is
  component bram_lutwave_auto_cc_11 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_cc_11;
  component bram_lutwave_auto_ds_11 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_ds_11;
  signal M_ACLK_1 : STD_LOGIC;
  signal M_ARESETN_1 : STD_LOGIC;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_cc_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal auto_cc_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_cc_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_ARVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal auto_cc_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_cc_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_AWVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_BREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_BVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal auto_cc_to_auto_ds_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_RLAST : STD_LOGIC;
  signal auto_cc_to_auto_ds_RREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_RVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal auto_cc_to_auto_ds_WLAST : STD_LOGIC;
  signal auto_cc_to_auto_ds_WREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal auto_cc_to_auto_ds_WVALID : STD_LOGIC;
  signal auto_ds_to_m06_couplers_ARADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal auto_ds_to_m06_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_m06_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_m06_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_m06_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_m06_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_m06_couplers_ARREADY : STD_LOGIC;
  signal auto_ds_to_m06_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_m06_couplers_ARVALID : STD_LOGIC;
  signal auto_ds_to_m06_couplers_AWADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal auto_ds_to_m06_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_m06_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_m06_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_m06_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_m06_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_m06_couplers_AWREADY : STD_LOGIC;
  signal auto_ds_to_m06_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_m06_couplers_AWVALID : STD_LOGIC;
  signal auto_ds_to_m06_couplers_BREADY : STD_LOGIC;
  signal auto_ds_to_m06_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_m06_couplers_BVALID : STD_LOGIC;
  signal auto_ds_to_m06_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal auto_ds_to_m06_couplers_RLAST : STD_LOGIC;
  signal auto_ds_to_m06_couplers_RREADY : STD_LOGIC;
  signal auto_ds_to_m06_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_m06_couplers_RVALID : STD_LOGIC;
  signal auto_ds_to_m06_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal auto_ds_to_m06_couplers_WLAST : STD_LOGIC;
  signal auto_ds_to_m06_couplers_WREADY : STD_LOGIC;
  signal auto_ds_to_m06_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_ds_to_m06_couplers_WVALID : STD_LOGIC;
  signal m06_couplers_to_auto_cc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m06_couplers_to_auto_cc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_auto_cc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_auto_cc_ARID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_auto_cc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m06_couplers_to_auto_cc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_auto_cc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m06_couplers_to_auto_cc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_auto_cc_ARREADY : STD_LOGIC;
  signal m06_couplers_to_auto_cc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_auto_cc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m06_couplers_to_auto_cc_ARVALID : STD_LOGIC;
  signal m06_couplers_to_auto_cc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m06_couplers_to_auto_cc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_auto_cc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_auto_cc_AWID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_auto_cc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m06_couplers_to_auto_cc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_auto_cc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m06_couplers_to_auto_cc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_auto_cc_AWREADY : STD_LOGIC;
  signal m06_couplers_to_auto_cc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_auto_cc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m06_couplers_to_auto_cc_AWVALID : STD_LOGIC;
  signal m06_couplers_to_auto_cc_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_auto_cc_BREADY : STD_LOGIC;
  signal m06_couplers_to_auto_cc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_auto_cc_BVALID : STD_LOGIC;
  signal m06_couplers_to_auto_cc_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal m06_couplers_to_auto_cc_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_auto_cc_RLAST : STD_LOGIC;
  signal m06_couplers_to_auto_cc_RREADY : STD_LOGIC;
  signal m06_couplers_to_auto_cc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_auto_cc_RVALID : STD_LOGIC;
  signal m06_couplers_to_auto_cc_WDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal m06_couplers_to_auto_cc_WLAST : STD_LOGIC;
  signal m06_couplers_to_auto_cc_WREADY : STD_LOGIC;
  signal m06_couplers_to_auto_cc_WSTRB : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal m06_couplers_to_auto_cc_WVALID : STD_LOGIC;
  signal NLW_auto_ds_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_auto_ds_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_auto_ds_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_auto_ds_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  M_ACLK_1 <= M_ACLK;
  M_ARESETN_1 <= M_ARESETN;
  M_AXI_araddr(14 downto 0) <= auto_ds_to_m06_couplers_ARADDR(14 downto 0);
  M_AXI_arburst(1 downto 0) <= auto_ds_to_m06_couplers_ARBURST(1 downto 0);
  M_AXI_arcache(3 downto 0) <= auto_ds_to_m06_couplers_ARCACHE(3 downto 0);
  M_AXI_arlen(7 downto 0) <= auto_ds_to_m06_couplers_ARLEN(7 downto 0);
  M_AXI_arlock <= auto_ds_to_m06_couplers_ARLOCK(0);
  M_AXI_arprot(2 downto 0) <= auto_ds_to_m06_couplers_ARPROT(2 downto 0);
  M_AXI_arsize(2 downto 0) <= auto_ds_to_m06_couplers_ARSIZE(2 downto 0);
  M_AXI_arvalid <= auto_ds_to_m06_couplers_ARVALID;
  M_AXI_awaddr(14 downto 0) <= auto_ds_to_m06_couplers_AWADDR(14 downto 0);
  M_AXI_awburst(1 downto 0) <= auto_ds_to_m06_couplers_AWBURST(1 downto 0);
  M_AXI_awcache(3 downto 0) <= auto_ds_to_m06_couplers_AWCACHE(3 downto 0);
  M_AXI_awlen(7 downto 0) <= auto_ds_to_m06_couplers_AWLEN(7 downto 0);
  M_AXI_awlock <= auto_ds_to_m06_couplers_AWLOCK(0);
  M_AXI_awprot(2 downto 0) <= auto_ds_to_m06_couplers_AWPROT(2 downto 0);
  M_AXI_awsize(2 downto 0) <= auto_ds_to_m06_couplers_AWSIZE(2 downto 0);
  M_AXI_awvalid <= auto_ds_to_m06_couplers_AWVALID;
  M_AXI_bready <= auto_ds_to_m06_couplers_BREADY;
  M_AXI_rready <= auto_ds_to_m06_couplers_RREADY;
  M_AXI_wdata(127 downto 0) <= auto_ds_to_m06_couplers_WDATA(127 downto 0);
  M_AXI_wlast <= auto_ds_to_m06_couplers_WLAST;
  M_AXI_wstrb(15 downto 0) <= auto_ds_to_m06_couplers_WSTRB(15 downto 0);
  M_AXI_wvalid <= auto_ds_to_m06_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m06_couplers_to_auto_cc_ARREADY;
  S_AXI_awready <= m06_couplers_to_auto_cc_AWREADY;
  S_AXI_bid(0) <= m06_couplers_to_auto_cc_BID(0);
  S_AXI_bresp(1 downto 0) <= m06_couplers_to_auto_cc_BRESP(1 downto 0);
  S_AXI_bvalid <= m06_couplers_to_auto_cc_BVALID;
  S_AXI_rdata(511 downto 0) <= m06_couplers_to_auto_cc_RDATA(511 downto 0);
  S_AXI_rid(0) <= m06_couplers_to_auto_cc_RID(0);
  S_AXI_rlast <= m06_couplers_to_auto_cc_RLAST;
  S_AXI_rresp(1 downto 0) <= m06_couplers_to_auto_cc_RRESP(1 downto 0);
  S_AXI_rvalid <= m06_couplers_to_auto_cc_RVALID;
  S_AXI_wready <= m06_couplers_to_auto_cc_WREADY;
  auto_ds_to_m06_couplers_ARREADY <= M_AXI_arready;
  auto_ds_to_m06_couplers_AWREADY <= M_AXI_awready;
  auto_ds_to_m06_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_ds_to_m06_couplers_BVALID <= M_AXI_bvalid;
  auto_ds_to_m06_couplers_RDATA(127 downto 0) <= M_AXI_rdata(127 downto 0);
  auto_ds_to_m06_couplers_RLAST <= M_AXI_rlast;
  auto_ds_to_m06_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_ds_to_m06_couplers_RVALID <= M_AXI_rvalid;
  auto_ds_to_m06_couplers_WREADY <= M_AXI_wready;
  m06_couplers_to_auto_cc_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m06_couplers_to_auto_cc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m06_couplers_to_auto_cc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m06_couplers_to_auto_cc_ARID(0) <= S_AXI_arid(0);
  m06_couplers_to_auto_cc_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m06_couplers_to_auto_cc_ARLOCK(0) <= S_AXI_arlock(0);
  m06_couplers_to_auto_cc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m06_couplers_to_auto_cc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m06_couplers_to_auto_cc_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m06_couplers_to_auto_cc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m06_couplers_to_auto_cc_ARVALID <= S_AXI_arvalid;
  m06_couplers_to_auto_cc_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m06_couplers_to_auto_cc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m06_couplers_to_auto_cc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m06_couplers_to_auto_cc_AWID(0) <= S_AXI_awid(0);
  m06_couplers_to_auto_cc_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m06_couplers_to_auto_cc_AWLOCK(0) <= S_AXI_awlock(0);
  m06_couplers_to_auto_cc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m06_couplers_to_auto_cc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m06_couplers_to_auto_cc_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m06_couplers_to_auto_cc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m06_couplers_to_auto_cc_AWVALID <= S_AXI_awvalid;
  m06_couplers_to_auto_cc_BREADY <= S_AXI_bready;
  m06_couplers_to_auto_cc_RREADY <= S_AXI_rready;
  m06_couplers_to_auto_cc_WDATA(511 downto 0) <= S_AXI_wdata(511 downto 0);
  m06_couplers_to_auto_cc_WLAST <= S_AXI_wlast;
  m06_couplers_to_auto_cc_WSTRB(63 downto 0) <= S_AXI_wstrb(63 downto 0);
  m06_couplers_to_auto_cc_WVALID <= S_AXI_wvalid;
auto_cc: component bram_lutwave_auto_cc_11
     port map (
      m_axi_aclk => M_ACLK_1,
      m_axi_araddr(14 downto 0) => auto_cc_to_auto_ds_ARADDR(14 downto 0),
      m_axi_arburst(1 downto 0) => auto_cc_to_auto_ds_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_cc_to_auto_ds_ARCACHE(3 downto 0),
      m_axi_aresetn => M_ARESETN_1,
      m_axi_arid(0) => auto_cc_to_auto_ds_ARID(0),
      m_axi_arlen(7 downto 0) => auto_cc_to_auto_ds_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_cc_to_auto_ds_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_cc_to_auto_ds_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_cc_to_auto_ds_ARQOS(3 downto 0),
      m_axi_arready => auto_cc_to_auto_ds_ARREADY,
      m_axi_arregion(3 downto 0) => auto_cc_to_auto_ds_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_cc_to_auto_ds_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_cc_to_auto_ds_ARVALID,
      m_axi_awaddr(14 downto 0) => auto_cc_to_auto_ds_AWADDR(14 downto 0),
      m_axi_awburst(1 downto 0) => auto_cc_to_auto_ds_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_cc_to_auto_ds_AWCACHE(3 downto 0),
      m_axi_awid(0) => auto_cc_to_auto_ds_AWID(0),
      m_axi_awlen(7 downto 0) => auto_cc_to_auto_ds_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_cc_to_auto_ds_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_cc_to_auto_ds_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_cc_to_auto_ds_AWQOS(3 downto 0),
      m_axi_awready => auto_cc_to_auto_ds_AWREADY,
      m_axi_awregion(3 downto 0) => auto_cc_to_auto_ds_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_cc_to_auto_ds_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_cc_to_auto_ds_AWVALID,
      m_axi_bid(0) => auto_cc_to_auto_ds_BID(0),
      m_axi_bready => auto_cc_to_auto_ds_BREADY,
      m_axi_bresp(1 downto 0) => auto_cc_to_auto_ds_BRESP(1 downto 0),
      m_axi_bvalid => auto_cc_to_auto_ds_BVALID,
      m_axi_rdata(511 downto 0) => auto_cc_to_auto_ds_RDATA(511 downto 0),
      m_axi_rid(0) => auto_cc_to_auto_ds_RID(0),
      m_axi_rlast => auto_cc_to_auto_ds_RLAST,
      m_axi_rready => auto_cc_to_auto_ds_RREADY,
      m_axi_rresp(1 downto 0) => auto_cc_to_auto_ds_RRESP(1 downto 0),
      m_axi_rvalid => auto_cc_to_auto_ds_RVALID,
      m_axi_wdata(511 downto 0) => auto_cc_to_auto_ds_WDATA(511 downto 0),
      m_axi_wlast => auto_cc_to_auto_ds_WLAST,
      m_axi_wready => auto_cc_to_auto_ds_WREADY,
      m_axi_wstrb(63 downto 0) => auto_cc_to_auto_ds_WSTRB(63 downto 0),
      m_axi_wvalid => auto_cc_to_auto_ds_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(14 downto 0) => m06_couplers_to_auto_cc_ARADDR(14 downto 0),
      s_axi_arburst(1 downto 0) => m06_couplers_to_auto_cc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m06_couplers_to_auto_cc_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arid(0) => m06_couplers_to_auto_cc_ARID(0),
      s_axi_arlen(7 downto 0) => m06_couplers_to_auto_cc_ARLEN(7 downto 0),
      s_axi_arlock(0) => m06_couplers_to_auto_cc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m06_couplers_to_auto_cc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m06_couplers_to_auto_cc_ARQOS(3 downto 0),
      s_axi_arready => m06_couplers_to_auto_cc_ARREADY,
      s_axi_arregion(3 downto 0) => m06_couplers_to_auto_cc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m06_couplers_to_auto_cc_ARSIZE(2 downto 0),
      s_axi_arvalid => m06_couplers_to_auto_cc_ARVALID,
      s_axi_awaddr(14 downto 0) => m06_couplers_to_auto_cc_AWADDR(14 downto 0),
      s_axi_awburst(1 downto 0) => m06_couplers_to_auto_cc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m06_couplers_to_auto_cc_AWCACHE(3 downto 0),
      s_axi_awid(0) => m06_couplers_to_auto_cc_AWID(0),
      s_axi_awlen(7 downto 0) => m06_couplers_to_auto_cc_AWLEN(7 downto 0),
      s_axi_awlock(0) => m06_couplers_to_auto_cc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m06_couplers_to_auto_cc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m06_couplers_to_auto_cc_AWQOS(3 downto 0),
      s_axi_awready => m06_couplers_to_auto_cc_AWREADY,
      s_axi_awregion(3 downto 0) => m06_couplers_to_auto_cc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m06_couplers_to_auto_cc_AWSIZE(2 downto 0),
      s_axi_awvalid => m06_couplers_to_auto_cc_AWVALID,
      s_axi_bid(0) => m06_couplers_to_auto_cc_BID(0),
      s_axi_bready => m06_couplers_to_auto_cc_BREADY,
      s_axi_bresp(1 downto 0) => m06_couplers_to_auto_cc_BRESP(1 downto 0),
      s_axi_bvalid => m06_couplers_to_auto_cc_BVALID,
      s_axi_rdata(511 downto 0) => m06_couplers_to_auto_cc_RDATA(511 downto 0),
      s_axi_rid(0) => m06_couplers_to_auto_cc_RID(0),
      s_axi_rlast => m06_couplers_to_auto_cc_RLAST,
      s_axi_rready => m06_couplers_to_auto_cc_RREADY,
      s_axi_rresp(1 downto 0) => m06_couplers_to_auto_cc_RRESP(1 downto 0),
      s_axi_rvalid => m06_couplers_to_auto_cc_RVALID,
      s_axi_wdata(511 downto 0) => m06_couplers_to_auto_cc_WDATA(511 downto 0),
      s_axi_wlast => m06_couplers_to_auto_cc_WLAST,
      s_axi_wready => m06_couplers_to_auto_cc_WREADY,
      s_axi_wstrb(63 downto 0) => m06_couplers_to_auto_cc_WSTRB(63 downto 0),
      s_axi_wvalid => m06_couplers_to_auto_cc_WVALID
    );
auto_ds: component bram_lutwave_auto_ds_11
     port map (
      m_axi_araddr(14 downto 0) => auto_ds_to_m06_couplers_ARADDR(14 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_m06_couplers_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_m06_couplers_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_m06_couplers_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_m06_couplers_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_m06_couplers_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_auto_ds_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => auto_ds_to_m06_couplers_ARREADY,
      m_axi_arregion(3 downto 0) => NLW_auto_ds_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_m06_couplers_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_m06_couplers_ARVALID,
      m_axi_awaddr(14 downto 0) => auto_ds_to_m06_couplers_AWADDR(14 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_m06_couplers_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_m06_couplers_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_m06_couplers_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_m06_couplers_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_m06_couplers_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_auto_ds_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => auto_ds_to_m06_couplers_AWREADY,
      m_axi_awregion(3 downto 0) => NLW_auto_ds_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_m06_couplers_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_m06_couplers_AWVALID,
      m_axi_bready => auto_ds_to_m06_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_m06_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_m06_couplers_BVALID,
      m_axi_rdata(127 downto 0) => auto_ds_to_m06_couplers_RDATA(127 downto 0),
      m_axi_rlast => auto_ds_to_m06_couplers_RLAST,
      m_axi_rready => auto_ds_to_m06_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_m06_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_m06_couplers_RVALID,
      m_axi_wdata(127 downto 0) => auto_ds_to_m06_couplers_WDATA(127 downto 0),
      m_axi_wlast => auto_ds_to_m06_couplers_WLAST,
      m_axi_wready => auto_ds_to_m06_couplers_WREADY,
      m_axi_wstrb(15 downto 0) => auto_ds_to_m06_couplers_WSTRB(15 downto 0),
      m_axi_wvalid => auto_ds_to_m06_couplers_WVALID,
      s_axi_aclk => M_ACLK_1,
      s_axi_araddr(14 downto 0) => auto_cc_to_auto_ds_ARADDR(14 downto 0),
      s_axi_arburst(1 downto 0) => auto_cc_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_cc_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => M_ARESETN_1,
      s_axi_arid(0) => auto_cc_to_auto_ds_ARID(0),
      s_axi_arlen(7 downto 0) => auto_cc_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_cc_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_cc_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_cc_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => auto_cc_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => auto_cc_to_auto_ds_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_cc_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_cc_to_auto_ds_ARVALID,
      s_axi_awaddr(14 downto 0) => auto_cc_to_auto_ds_AWADDR(14 downto 0),
      s_axi_awburst(1 downto 0) => auto_cc_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_cc_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awid(0) => auto_cc_to_auto_ds_AWID(0),
      s_axi_awlen(7 downto 0) => auto_cc_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_cc_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_cc_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_cc_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => auto_cc_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => auto_cc_to_auto_ds_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_cc_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_cc_to_auto_ds_AWVALID,
      s_axi_bid(0) => auto_cc_to_auto_ds_BID(0),
      s_axi_bready => auto_cc_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => auto_cc_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => auto_cc_to_auto_ds_BVALID,
      s_axi_rdata(511 downto 0) => auto_cc_to_auto_ds_RDATA(511 downto 0),
      s_axi_rid(0) => auto_cc_to_auto_ds_RID(0),
      s_axi_rlast => auto_cc_to_auto_ds_RLAST,
      s_axi_rready => auto_cc_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => auto_cc_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => auto_cc_to_auto_ds_RVALID,
      s_axi_wdata(511 downto 0) => auto_cc_to_auto_ds_WDATA(511 downto 0),
      s_axi_wlast => auto_cc_to_auto_ds_WLAST,
      s_axi_wready => auto_cc_to_auto_ds_WREADY,
      s_axi_wstrb(63 downto 0) => auto_cc_to_auto_ds_WSTRB(63 downto 0),
      s_axi_wvalid => auto_cc_to_auto_ds_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m06_couplers_imp_D29XIV is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m06_couplers_imp_D29XIV;

architecture STRUCTURE of m06_couplers_imp_D29XIV is
  component bram_lutwave_auto_cc_6 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_cc_6;
  component bram_lutwave_auto_ds_5 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_ds_5;
  component bram_lutwave_auto_pc_5 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_pc_5;
  signal M_ACLK_1 : STD_LOGIC;
  signal M_ARESETN_1 : STD_LOGIC;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_cc_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_cc_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_cc_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_cc_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_ARVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_cc_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_cc_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_cc_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_AWVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_cc_to_auto_ds_BREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_BVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal auto_cc_to_auto_ds_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_cc_to_auto_ds_RLAST : STD_LOGIC;
  signal auto_cc_to_auto_ds_RREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_RVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal auto_cc_to_auto_ds_WLAST : STD_LOGIC;
  signal auto_cc_to_auto_ds_WREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_cc_to_auto_ds_WVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_BREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_BVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_RLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_RREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_RVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_WLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_WREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_WVALID : STD_LOGIC;
  signal auto_pc_to_m06_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m06_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m06_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m06_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m06_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m06_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m06_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m06_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m06_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m06_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m06_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m06_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m06_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m06_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m06_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m06_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m06_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m06_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m06_couplers_WVALID : STD_LOGIC;
  signal m06_couplers_to_auto_cc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m06_couplers_to_auto_cc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_auto_cc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_auto_cc_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m06_couplers_to_auto_cc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m06_couplers_to_auto_cc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_auto_cc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m06_couplers_to_auto_cc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_auto_cc_ARREADY : STD_LOGIC;
  signal m06_couplers_to_auto_cc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_auto_cc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m06_couplers_to_auto_cc_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m06_couplers_to_auto_cc_ARVALID : STD_LOGIC;
  signal m06_couplers_to_auto_cc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m06_couplers_to_auto_cc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_auto_cc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_auto_cc_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m06_couplers_to_auto_cc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m06_couplers_to_auto_cc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_auto_cc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m06_couplers_to_auto_cc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_auto_cc_AWREADY : STD_LOGIC;
  signal m06_couplers_to_auto_cc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_auto_cc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m06_couplers_to_auto_cc_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m06_couplers_to_auto_cc_AWVALID : STD_LOGIC;
  signal m06_couplers_to_auto_cc_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m06_couplers_to_auto_cc_BREADY : STD_LOGIC;
  signal m06_couplers_to_auto_cc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_auto_cc_BVALID : STD_LOGIC;
  signal m06_couplers_to_auto_cc_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m06_couplers_to_auto_cc_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m06_couplers_to_auto_cc_RLAST : STD_LOGIC;
  signal m06_couplers_to_auto_cc_RREADY : STD_LOGIC;
  signal m06_couplers_to_auto_cc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_auto_cc_RVALID : STD_LOGIC;
  signal m06_couplers_to_auto_cc_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m06_couplers_to_auto_cc_WLAST : STD_LOGIC;
  signal m06_couplers_to_auto_cc_WREADY : STD_LOGIC;
  signal m06_couplers_to_auto_cc_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m06_couplers_to_auto_cc_WVALID : STD_LOGIC;
  signal NLW_auto_cc_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_auto_cc_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
  M_ACLK_1 <= M_ACLK;
  M_ARESETN_1 <= M_ARESETN;
  M_AXI_araddr(39 downto 0) <= auto_pc_to_m06_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_pc_to_m06_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_pc_to_m06_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_pc_to_m06_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_pc_to_m06_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_pc_to_m06_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m06_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m06_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m06_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m06_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m06_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m06_couplers_to_auto_cc_ARREADY;
  S_AXI_awready <= m06_couplers_to_auto_cc_AWREADY;
  S_AXI_bid(15 downto 0) <= m06_couplers_to_auto_cc_BID(15 downto 0);
  S_AXI_bresp(1 downto 0) <= m06_couplers_to_auto_cc_BRESP(1 downto 0);
  S_AXI_bvalid <= m06_couplers_to_auto_cc_BVALID;
  S_AXI_rdata(127 downto 0) <= m06_couplers_to_auto_cc_RDATA(127 downto 0);
  S_AXI_rid(15 downto 0) <= m06_couplers_to_auto_cc_RID(15 downto 0);
  S_AXI_rlast <= m06_couplers_to_auto_cc_RLAST;
  S_AXI_rresp(1 downto 0) <= m06_couplers_to_auto_cc_RRESP(1 downto 0);
  S_AXI_rvalid <= m06_couplers_to_auto_cc_RVALID;
  S_AXI_wready <= m06_couplers_to_auto_cc_WREADY;
  auto_pc_to_m06_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m06_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m06_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m06_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m06_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m06_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m06_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m06_couplers_WREADY <= M_AXI_wready;
  m06_couplers_to_auto_cc_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m06_couplers_to_auto_cc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m06_couplers_to_auto_cc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m06_couplers_to_auto_cc_ARID(15 downto 0) <= S_AXI_arid(15 downto 0);
  m06_couplers_to_auto_cc_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m06_couplers_to_auto_cc_ARLOCK(0) <= S_AXI_arlock(0);
  m06_couplers_to_auto_cc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m06_couplers_to_auto_cc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m06_couplers_to_auto_cc_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m06_couplers_to_auto_cc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m06_couplers_to_auto_cc_ARUSER(15 downto 0) <= S_AXI_aruser(15 downto 0);
  m06_couplers_to_auto_cc_ARVALID <= S_AXI_arvalid;
  m06_couplers_to_auto_cc_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m06_couplers_to_auto_cc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m06_couplers_to_auto_cc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m06_couplers_to_auto_cc_AWID(15 downto 0) <= S_AXI_awid(15 downto 0);
  m06_couplers_to_auto_cc_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m06_couplers_to_auto_cc_AWLOCK(0) <= S_AXI_awlock(0);
  m06_couplers_to_auto_cc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m06_couplers_to_auto_cc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m06_couplers_to_auto_cc_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m06_couplers_to_auto_cc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m06_couplers_to_auto_cc_AWUSER(15 downto 0) <= S_AXI_awuser(15 downto 0);
  m06_couplers_to_auto_cc_AWVALID <= S_AXI_awvalid;
  m06_couplers_to_auto_cc_BREADY <= S_AXI_bready;
  m06_couplers_to_auto_cc_RREADY <= S_AXI_rready;
  m06_couplers_to_auto_cc_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  m06_couplers_to_auto_cc_WLAST <= S_AXI_wlast;
  m06_couplers_to_auto_cc_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  m06_couplers_to_auto_cc_WVALID <= S_AXI_wvalid;
auto_cc: component bram_lutwave_auto_cc_6
     port map (
      m_axi_aclk => M_ACLK_1,
      m_axi_araddr(39 downto 0) => auto_cc_to_auto_ds_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_cc_to_auto_ds_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_cc_to_auto_ds_ARCACHE(3 downto 0),
      m_axi_aresetn => M_ARESETN_1,
      m_axi_arid(15 downto 0) => auto_cc_to_auto_ds_ARID(15 downto 0),
      m_axi_arlen(7 downto 0) => auto_cc_to_auto_ds_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_cc_to_auto_ds_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_cc_to_auto_ds_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_cc_to_auto_ds_ARQOS(3 downto 0),
      m_axi_arready => auto_cc_to_auto_ds_ARREADY,
      m_axi_arregion(3 downto 0) => auto_cc_to_auto_ds_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_cc_to_auto_ds_ARSIZE(2 downto 0),
      m_axi_aruser(15 downto 0) => NLW_auto_cc_m_axi_aruser_UNCONNECTED(15 downto 0),
      m_axi_arvalid => auto_cc_to_auto_ds_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_cc_to_auto_ds_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_cc_to_auto_ds_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_cc_to_auto_ds_AWCACHE(3 downto 0),
      m_axi_awid(15 downto 0) => auto_cc_to_auto_ds_AWID(15 downto 0),
      m_axi_awlen(7 downto 0) => auto_cc_to_auto_ds_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_cc_to_auto_ds_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_cc_to_auto_ds_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_cc_to_auto_ds_AWQOS(3 downto 0),
      m_axi_awready => auto_cc_to_auto_ds_AWREADY,
      m_axi_awregion(3 downto 0) => auto_cc_to_auto_ds_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_cc_to_auto_ds_AWSIZE(2 downto 0),
      m_axi_awuser(15 downto 0) => NLW_auto_cc_m_axi_awuser_UNCONNECTED(15 downto 0),
      m_axi_awvalid => auto_cc_to_auto_ds_AWVALID,
      m_axi_bid(15 downto 0) => auto_cc_to_auto_ds_BID(15 downto 0),
      m_axi_bready => auto_cc_to_auto_ds_BREADY,
      m_axi_bresp(1 downto 0) => auto_cc_to_auto_ds_BRESP(1 downto 0),
      m_axi_bvalid => auto_cc_to_auto_ds_BVALID,
      m_axi_rdata(127 downto 0) => auto_cc_to_auto_ds_RDATA(127 downto 0),
      m_axi_rid(15 downto 0) => auto_cc_to_auto_ds_RID(15 downto 0),
      m_axi_rlast => auto_cc_to_auto_ds_RLAST,
      m_axi_rready => auto_cc_to_auto_ds_RREADY,
      m_axi_rresp(1 downto 0) => auto_cc_to_auto_ds_RRESP(1 downto 0),
      m_axi_rvalid => auto_cc_to_auto_ds_RVALID,
      m_axi_wdata(127 downto 0) => auto_cc_to_auto_ds_WDATA(127 downto 0),
      m_axi_wlast => auto_cc_to_auto_ds_WLAST,
      m_axi_wready => auto_cc_to_auto_ds_WREADY,
      m_axi_wstrb(15 downto 0) => auto_cc_to_auto_ds_WSTRB(15 downto 0),
      m_axi_wvalid => auto_cc_to_auto_ds_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(39 downto 0) => m06_couplers_to_auto_cc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => m06_couplers_to_auto_cc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m06_couplers_to_auto_cc_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arid(15 downto 0) => m06_couplers_to_auto_cc_ARID(15 downto 0),
      s_axi_arlen(7 downto 0) => m06_couplers_to_auto_cc_ARLEN(7 downto 0),
      s_axi_arlock(0) => m06_couplers_to_auto_cc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m06_couplers_to_auto_cc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m06_couplers_to_auto_cc_ARQOS(3 downto 0),
      s_axi_arready => m06_couplers_to_auto_cc_ARREADY,
      s_axi_arregion(3 downto 0) => m06_couplers_to_auto_cc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m06_couplers_to_auto_cc_ARSIZE(2 downto 0),
      s_axi_aruser(15 downto 0) => m06_couplers_to_auto_cc_ARUSER(15 downto 0),
      s_axi_arvalid => m06_couplers_to_auto_cc_ARVALID,
      s_axi_awaddr(39 downto 0) => m06_couplers_to_auto_cc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => m06_couplers_to_auto_cc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m06_couplers_to_auto_cc_AWCACHE(3 downto 0),
      s_axi_awid(15 downto 0) => m06_couplers_to_auto_cc_AWID(15 downto 0),
      s_axi_awlen(7 downto 0) => m06_couplers_to_auto_cc_AWLEN(7 downto 0),
      s_axi_awlock(0) => m06_couplers_to_auto_cc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m06_couplers_to_auto_cc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m06_couplers_to_auto_cc_AWQOS(3 downto 0),
      s_axi_awready => m06_couplers_to_auto_cc_AWREADY,
      s_axi_awregion(3 downto 0) => m06_couplers_to_auto_cc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m06_couplers_to_auto_cc_AWSIZE(2 downto 0),
      s_axi_awuser(15 downto 0) => m06_couplers_to_auto_cc_AWUSER(15 downto 0),
      s_axi_awvalid => m06_couplers_to_auto_cc_AWVALID,
      s_axi_bid(15 downto 0) => m06_couplers_to_auto_cc_BID(15 downto 0),
      s_axi_bready => m06_couplers_to_auto_cc_BREADY,
      s_axi_bresp(1 downto 0) => m06_couplers_to_auto_cc_BRESP(1 downto 0),
      s_axi_bvalid => m06_couplers_to_auto_cc_BVALID,
      s_axi_rdata(127 downto 0) => m06_couplers_to_auto_cc_RDATA(127 downto 0),
      s_axi_rid(15 downto 0) => m06_couplers_to_auto_cc_RID(15 downto 0),
      s_axi_rlast => m06_couplers_to_auto_cc_RLAST,
      s_axi_rready => m06_couplers_to_auto_cc_RREADY,
      s_axi_rresp(1 downto 0) => m06_couplers_to_auto_cc_RRESP(1 downto 0),
      s_axi_rvalid => m06_couplers_to_auto_cc_RVALID,
      s_axi_wdata(127 downto 0) => m06_couplers_to_auto_cc_WDATA(127 downto 0),
      s_axi_wlast => m06_couplers_to_auto_cc_WLAST,
      s_axi_wready => m06_couplers_to_auto_cc_WREADY,
      s_axi_wstrb(15 downto 0) => m06_couplers_to_auto_cc_WSTRB(15 downto 0),
      s_axi_wvalid => m06_couplers_to_auto_cc_WVALID
    );
auto_ds: component bram_lutwave_auto_ds_5
     port map (
      m_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      m_axi_arready => auto_ds_to_auto_pc_ARREADY,
      m_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      m_axi_awready => auto_ds_to_auto_pc_AWREADY,
      m_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      m_axi_bready => auto_ds_to_auto_pc_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      m_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      m_axi_rlast => auto_ds_to_auto_pc_RLAST,
      m_axi_rready => auto_ds_to_auto_pc_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      m_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      m_axi_wlast => auto_ds_to_auto_pc_WLAST,
      m_axi_wready => auto_ds_to_auto_pc_WREADY,
      m_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      m_axi_wvalid => auto_ds_to_auto_pc_WVALID,
      s_axi_aclk => M_ACLK_1,
      s_axi_araddr(39 downto 0) => auto_cc_to_auto_ds_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_cc_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_cc_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => M_ARESETN_1,
      s_axi_arid(15 downto 0) => auto_cc_to_auto_ds_ARID(15 downto 0),
      s_axi_arlen(7 downto 0) => auto_cc_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_cc_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_cc_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_cc_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => auto_cc_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => auto_cc_to_auto_ds_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_cc_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_cc_to_auto_ds_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_cc_to_auto_ds_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_cc_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_cc_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awid(15 downto 0) => auto_cc_to_auto_ds_AWID(15 downto 0),
      s_axi_awlen(7 downto 0) => auto_cc_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_cc_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_cc_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_cc_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => auto_cc_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => auto_cc_to_auto_ds_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_cc_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_cc_to_auto_ds_AWVALID,
      s_axi_bid(15 downto 0) => auto_cc_to_auto_ds_BID(15 downto 0),
      s_axi_bready => auto_cc_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => auto_cc_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => auto_cc_to_auto_ds_BVALID,
      s_axi_rdata(127 downto 0) => auto_cc_to_auto_ds_RDATA(127 downto 0),
      s_axi_rid(15 downto 0) => auto_cc_to_auto_ds_RID(15 downto 0),
      s_axi_rlast => auto_cc_to_auto_ds_RLAST,
      s_axi_rready => auto_cc_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => auto_cc_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => auto_cc_to_auto_ds_RVALID,
      s_axi_wdata(127 downto 0) => auto_cc_to_auto_ds_WDATA(127 downto 0),
      s_axi_wlast => auto_cc_to_auto_ds_WLAST,
      s_axi_wready => auto_cc_to_auto_ds_WREADY,
      s_axi_wstrb(15 downto 0) => auto_cc_to_auto_ds_WSTRB(15 downto 0),
      s_axi_wvalid => auto_cc_to_auto_ds_WVALID
    );
auto_pc: component bram_lutwave_auto_pc_5
     port map (
      aclk => M_ACLK_1,
      aresetn => M_ARESETN_1,
      m_axi_araddr(39 downto 0) => auto_pc_to_m06_couplers_ARADDR(39 downto 0),
      m_axi_arprot(2 downto 0) => auto_pc_to_m06_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_pc_to_m06_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m06_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_pc_to_m06_couplers_AWADDR(39 downto 0),
      m_axi_awprot(2 downto 0) => auto_pc_to_m06_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_pc_to_m06_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m06_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m06_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m06_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m06_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m06_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m06_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m06_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m06_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m06_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m06_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m06_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m06_couplers_WVALID,
      s_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => auto_ds_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => auto_ds_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      s_axi_bready => auto_ds_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => auto_ds_to_auto_pc_RLAST,
      s_axi_rready => auto_ds_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => auto_ds_to_auto_pc_WLAST,
      s_axi_wready => auto_ds_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => auto_ds_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m07_couplers_imp_1K5WJBJ is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_arlock : out STD_LOGIC;
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_awlock : out STD_LOGIC;
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rlast : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wlast : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    S_AXI_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m07_couplers_imp_1K5WJBJ;

architecture STRUCTURE of m07_couplers_imp_1K5WJBJ is
  component bram_lutwave_auto_cc_12 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_cc_12;
  component bram_lutwave_auto_ds_12 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_ds_12;
  signal M_ACLK_1 : STD_LOGIC;
  signal M_ARESETN_1 : STD_LOGIC;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_cc_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal auto_cc_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_cc_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_ARVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal auto_cc_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_cc_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_AWVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_BREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_BVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal auto_cc_to_auto_ds_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_RLAST : STD_LOGIC;
  signal auto_cc_to_auto_ds_RREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_RVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal auto_cc_to_auto_ds_WLAST : STD_LOGIC;
  signal auto_cc_to_auto_ds_WREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal auto_cc_to_auto_ds_WVALID : STD_LOGIC;
  signal auto_ds_to_m07_couplers_ARADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal auto_ds_to_m07_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_m07_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_m07_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_m07_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_m07_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_m07_couplers_ARREADY : STD_LOGIC;
  signal auto_ds_to_m07_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_m07_couplers_ARVALID : STD_LOGIC;
  signal auto_ds_to_m07_couplers_AWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal auto_ds_to_m07_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_m07_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_m07_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_m07_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_m07_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_m07_couplers_AWREADY : STD_LOGIC;
  signal auto_ds_to_m07_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_m07_couplers_AWVALID : STD_LOGIC;
  signal auto_ds_to_m07_couplers_BREADY : STD_LOGIC;
  signal auto_ds_to_m07_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_m07_couplers_BVALID : STD_LOGIC;
  signal auto_ds_to_m07_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_m07_couplers_RLAST : STD_LOGIC;
  signal auto_ds_to_m07_couplers_RREADY : STD_LOGIC;
  signal auto_ds_to_m07_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_m07_couplers_RVALID : STD_LOGIC;
  signal auto_ds_to_m07_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_m07_couplers_WLAST : STD_LOGIC;
  signal auto_ds_to_m07_couplers_WREADY : STD_LOGIC;
  signal auto_ds_to_m07_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_m07_couplers_WVALID : STD_LOGIC;
  signal m07_couplers_to_auto_cc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m07_couplers_to_auto_cc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_auto_cc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m07_couplers_to_auto_cc_ARID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_auto_cc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m07_couplers_to_auto_cc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_auto_cc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m07_couplers_to_auto_cc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m07_couplers_to_auto_cc_ARREADY : STD_LOGIC;
  signal m07_couplers_to_auto_cc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m07_couplers_to_auto_cc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m07_couplers_to_auto_cc_ARVALID : STD_LOGIC;
  signal m07_couplers_to_auto_cc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m07_couplers_to_auto_cc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_auto_cc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m07_couplers_to_auto_cc_AWID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_auto_cc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m07_couplers_to_auto_cc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_auto_cc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m07_couplers_to_auto_cc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m07_couplers_to_auto_cc_AWREADY : STD_LOGIC;
  signal m07_couplers_to_auto_cc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m07_couplers_to_auto_cc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m07_couplers_to_auto_cc_AWVALID : STD_LOGIC;
  signal m07_couplers_to_auto_cc_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_auto_cc_BREADY : STD_LOGIC;
  signal m07_couplers_to_auto_cc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_auto_cc_BVALID : STD_LOGIC;
  signal m07_couplers_to_auto_cc_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal m07_couplers_to_auto_cc_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_auto_cc_RLAST : STD_LOGIC;
  signal m07_couplers_to_auto_cc_RREADY : STD_LOGIC;
  signal m07_couplers_to_auto_cc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_auto_cc_RVALID : STD_LOGIC;
  signal m07_couplers_to_auto_cc_WDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal m07_couplers_to_auto_cc_WLAST : STD_LOGIC;
  signal m07_couplers_to_auto_cc_WREADY : STD_LOGIC;
  signal m07_couplers_to_auto_cc_WSTRB : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal m07_couplers_to_auto_cc_WVALID : STD_LOGIC;
  signal NLW_auto_ds_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_auto_ds_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_auto_ds_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_auto_ds_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  M_ACLK_1 <= M_ACLK;
  M_ARESETN_1 <= M_ARESETN;
  M_AXI_araddr(12 downto 0) <= auto_ds_to_m07_couplers_ARADDR(12 downto 0);
  M_AXI_arburst(1 downto 0) <= auto_ds_to_m07_couplers_ARBURST(1 downto 0);
  M_AXI_arcache(3 downto 0) <= auto_ds_to_m07_couplers_ARCACHE(3 downto 0);
  M_AXI_arlen(7 downto 0) <= auto_ds_to_m07_couplers_ARLEN(7 downto 0);
  M_AXI_arlock <= auto_ds_to_m07_couplers_ARLOCK(0);
  M_AXI_arprot(2 downto 0) <= auto_ds_to_m07_couplers_ARPROT(2 downto 0);
  M_AXI_arsize(2 downto 0) <= auto_ds_to_m07_couplers_ARSIZE(2 downto 0);
  M_AXI_arvalid <= auto_ds_to_m07_couplers_ARVALID;
  M_AXI_awaddr(12 downto 0) <= auto_ds_to_m07_couplers_AWADDR(12 downto 0);
  M_AXI_awburst(1 downto 0) <= auto_ds_to_m07_couplers_AWBURST(1 downto 0);
  M_AXI_awcache(3 downto 0) <= auto_ds_to_m07_couplers_AWCACHE(3 downto 0);
  M_AXI_awlen(7 downto 0) <= auto_ds_to_m07_couplers_AWLEN(7 downto 0);
  M_AXI_awlock <= auto_ds_to_m07_couplers_AWLOCK(0);
  M_AXI_awprot(2 downto 0) <= auto_ds_to_m07_couplers_AWPROT(2 downto 0);
  M_AXI_awsize(2 downto 0) <= auto_ds_to_m07_couplers_AWSIZE(2 downto 0);
  M_AXI_awvalid <= auto_ds_to_m07_couplers_AWVALID;
  M_AXI_bready <= auto_ds_to_m07_couplers_BREADY;
  M_AXI_rready <= auto_ds_to_m07_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_ds_to_m07_couplers_WDATA(31 downto 0);
  M_AXI_wlast <= auto_ds_to_m07_couplers_WLAST;
  M_AXI_wstrb(3 downto 0) <= auto_ds_to_m07_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_ds_to_m07_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m07_couplers_to_auto_cc_ARREADY;
  S_AXI_awready <= m07_couplers_to_auto_cc_AWREADY;
  S_AXI_bid(0) <= m07_couplers_to_auto_cc_BID(0);
  S_AXI_bresp(1 downto 0) <= m07_couplers_to_auto_cc_BRESP(1 downto 0);
  S_AXI_bvalid <= m07_couplers_to_auto_cc_BVALID;
  S_AXI_rdata(511 downto 0) <= m07_couplers_to_auto_cc_RDATA(511 downto 0);
  S_AXI_rid(0) <= m07_couplers_to_auto_cc_RID(0);
  S_AXI_rlast <= m07_couplers_to_auto_cc_RLAST;
  S_AXI_rresp(1 downto 0) <= m07_couplers_to_auto_cc_RRESP(1 downto 0);
  S_AXI_rvalid <= m07_couplers_to_auto_cc_RVALID;
  S_AXI_wready <= m07_couplers_to_auto_cc_WREADY;
  auto_ds_to_m07_couplers_ARREADY <= M_AXI_arready;
  auto_ds_to_m07_couplers_AWREADY <= M_AXI_awready;
  auto_ds_to_m07_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_ds_to_m07_couplers_BVALID <= M_AXI_bvalid;
  auto_ds_to_m07_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_ds_to_m07_couplers_RLAST <= M_AXI_rlast;
  auto_ds_to_m07_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_ds_to_m07_couplers_RVALID <= M_AXI_rvalid;
  auto_ds_to_m07_couplers_WREADY <= M_AXI_wready;
  m07_couplers_to_auto_cc_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m07_couplers_to_auto_cc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m07_couplers_to_auto_cc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m07_couplers_to_auto_cc_ARID(0) <= S_AXI_arid(0);
  m07_couplers_to_auto_cc_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m07_couplers_to_auto_cc_ARLOCK(0) <= S_AXI_arlock(0);
  m07_couplers_to_auto_cc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m07_couplers_to_auto_cc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m07_couplers_to_auto_cc_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m07_couplers_to_auto_cc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m07_couplers_to_auto_cc_ARVALID <= S_AXI_arvalid;
  m07_couplers_to_auto_cc_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m07_couplers_to_auto_cc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m07_couplers_to_auto_cc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m07_couplers_to_auto_cc_AWID(0) <= S_AXI_awid(0);
  m07_couplers_to_auto_cc_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m07_couplers_to_auto_cc_AWLOCK(0) <= S_AXI_awlock(0);
  m07_couplers_to_auto_cc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m07_couplers_to_auto_cc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m07_couplers_to_auto_cc_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m07_couplers_to_auto_cc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m07_couplers_to_auto_cc_AWVALID <= S_AXI_awvalid;
  m07_couplers_to_auto_cc_BREADY <= S_AXI_bready;
  m07_couplers_to_auto_cc_RREADY <= S_AXI_rready;
  m07_couplers_to_auto_cc_WDATA(511 downto 0) <= S_AXI_wdata(511 downto 0);
  m07_couplers_to_auto_cc_WLAST <= S_AXI_wlast;
  m07_couplers_to_auto_cc_WSTRB(63 downto 0) <= S_AXI_wstrb(63 downto 0);
  m07_couplers_to_auto_cc_WVALID <= S_AXI_wvalid;
auto_cc: component bram_lutwave_auto_cc_12
     port map (
      m_axi_aclk => M_ACLK_1,
      m_axi_araddr(12 downto 0) => auto_cc_to_auto_ds_ARADDR(12 downto 0),
      m_axi_arburst(1 downto 0) => auto_cc_to_auto_ds_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_cc_to_auto_ds_ARCACHE(3 downto 0),
      m_axi_aresetn => M_ARESETN_1,
      m_axi_arid(0) => auto_cc_to_auto_ds_ARID(0),
      m_axi_arlen(7 downto 0) => auto_cc_to_auto_ds_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_cc_to_auto_ds_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_cc_to_auto_ds_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_cc_to_auto_ds_ARQOS(3 downto 0),
      m_axi_arready => auto_cc_to_auto_ds_ARREADY,
      m_axi_arregion(3 downto 0) => auto_cc_to_auto_ds_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_cc_to_auto_ds_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_cc_to_auto_ds_ARVALID,
      m_axi_awaddr(12 downto 0) => auto_cc_to_auto_ds_AWADDR(12 downto 0),
      m_axi_awburst(1 downto 0) => auto_cc_to_auto_ds_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_cc_to_auto_ds_AWCACHE(3 downto 0),
      m_axi_awid(0) => auto_cc_to_auto_ds_AWID(0),
      m_axi_awlen(7 downto 0) => auto_cc_to_auto_ds_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_cc_to_auto_ds_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_cc_to_auto_ds_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_cc_to_auto_ds_AWQOS(3 downto 0),
      m_axi_awready => auto_cc_to_auto_ds_AWREADY,
      m_axi_awregion(3 downto 0) => auto_cc_to_auto_ds_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_cc_to_auto_ds_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_cc_to_auto_ds_AWVALID,
      m_axi_bid(0) => auto_cc_to_auto_ds_BID(0),
      m_axi_bready => auto_cc_to_auto_ds_BREADY,
      m_axi_bresp(1 downto 0) => auto_cc_to_auto_ds_BRESP(1 downto 0),
      m_axi_bvalid => auto_cc_to_auto_ds_BVALID,
      m_axi_rdata(511 downto 0) => auto_cc_to_auto_ds_RDATA(511 downto 0),
      m_axi_rid(0) => auto_cc_to_auto_ds_RID(0),
      m_axi_rlast => auto_cc_to_auto_ds_RLAST,
      m_axi_rready => auto_cc_to_auto_ds_RREADY,
      m_axi_rresp(1 downto 0) => auto_cc_to_auto_ds_RRESP(1 downto 0),
      m_axi_rvalid => auto_cc_to_auto_ds_RVALID,
      m_axi_wdata(511 downto 0) => auto_cc_to_auto_ds_WDATA(511 downto 0),
      m_axi_wlast => auto_cc_to_auto_ds_WLAST,
      m_axi_wready => auto_cc_to_auto_ds_WREADY,
      m_axi_wstrb(63 downto 0) => auto_cc_to_auto_ds_WSTRB(63 downto 0),
      m_axi_wvalid => auto_cc_to_auto_ds_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(12 downto 0) => m07_couplers_to_auto_cc_ARADDR(12 downto 0),
      s_axi_arburst(1 downto 0) => m07_couplers_to_auto_cc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m07_couplers_to_auto_cc_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arid(0) => m07_couplers_to_auto_cc_ARID(0),
      s_axi_arlen(7 downto 0) => m07_couplers_to_auto_cc_ARLEN(7 downto 0),
      s_axi_arlock(0) => m07_couplers_to_auto_cc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m07_couplers_to_auto_cc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m07_couplers_to_auto_cc_ARQOS(3 downto 0),
      s_axi_arready => m07_couplers_to_auto_cc_ARREADY,
      s_axi_arregion(3 downto 0) => m07_couplers_to_auto_cc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m07_couplers_to_auto_cc_ARSIZE(2 downto 0),
      s_axi_arvalid => m07_couplers_to_auto_cc_ARVALID,
      s_axi_awaddr(12 downto 0) => m07_couplers_to_auto_cc_AWADDR(12 downto 0),
      s_axi_awburst(1 downto 0) => m07_couplers_to_auto_cc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m07_couplers_to_auto_cc_AWCACHE(3 downto 0),
      s_axi_awid(0) => m07_couplers_to_auto_cc_AWID(0),
      s_axi_awlen(7 downto 0) => m07_couplers_to_auto_cc_AWLEN(7 downto 0),
      s_axi_awlock(0) => m07_couplers_to_auto_cc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m07_couplers_to_auto_cc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m07_couplers_to_auto_cc_AWQOS(3 downto 0),
      s_axi_awready => m07_couplers_to_auto_cc_AWREADY,
      s_axi_awregion(3 downto 0) => m07_couplers_to_auto_cc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m07_couplers_to_auto_cc_AWSIZE(2 downto 0),
      s_axi_awvalid => m07_couplers_to_auto_cc_AWVALID,
      s_axi_bid(0) => m07_couplers_to_auto_cc_BID(0),
      s_axi_bready => m07_couplers_to_auto_cc_BREADY,
      s_axi_bresp(1 downto 0) => m07_couplers_to_auto_cc_BRESP(1 downto 0),
      s_axi_bvalid => m07_couplers_to_auto_cc_BVALID,
      s_axi_rdata(511 downto 0) => m07_couplers_to_auto_cc_RDATA(511 downto 0),
      s_axi_rid(0) => m07_couplers_to_auto_cc_RID(0),
      s_axi_rlast => m07_couplers_to_auto_cc_RLAST,
      s_axi_rready => m07_couplers_to_auto_cc_RREADY,
      s_axi_rresp(1 downto 0) => m07_couplers_to_auto_cc_RRESP(1 downto 0),
      s_axi_rvalid => m07_couplers_to_auto_cc_RVALID,
      s_axi_wdata(511 downto 0) => m07_couplers_to_auto_cc_WDATA(511 downto 0),
      s_axi_wlast => m07_couplers_to_auto_cc_WLAST,
      s_axi_wready => m07_couplers_to_auto_cc_WREADY,
      s_axi_wstrb(63 downto 0) => m07_couplers_to_auto_cc_WSTRB(63 downto 0),
      s_axi_wvalid => m07_couplers_to_auto_cc_WVALID
    );
auto_ds: component bram_lutwave_auto_ds_12
     port map (
      m_axi_araddr(12 downto 0) => auto_ds_to_m07_couplers_ARADDR(12 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_m07_couplers_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_m07_couplers_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_m07_couplers_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_m07_couplers_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_m07_couplers_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_auto_ds_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => auto_ds_to_m07_couplers_ARREADY,
      m_axi_arregion(3 downto 0) => NLW_auto_ds_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_m07_couplers_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_m07_couplers_ARVALID,
      m_axi_awaddr(12 downto 0) => auto_ds_to_m07_couplers_AWADDR(12 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_m07_couplers_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_m07_couplers_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_m07_couplers_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_m07_couplers_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_m07_couplers_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_auto_ds_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => auto_ds_to_m07_couplers_AWREADY,
      m_axi_awregion(3 downto 0) => NLW_auto_ds_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_m07_couplers_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_m07_couplers_AWVALID,
      m_axi_bready => auto_ds_to_m07_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_m07_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_m07_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_ds_to_m07_couplers_RDATA(31 downto 0),
      m_axi_rlast => auto_ds_to_m07_couplers_RLAST,
      m_axi_rready => auto_ds_to_m07_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_m07_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_m07_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_ds_to_m07_couplers_WDATA(31 downto 0),
      m_axi_wlast => auto_ds_to_m07_couplers_WLAST,
      m_axi_wready => auto_ds_to_m07_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_ds_to_m07_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_ds_to_m07_couplers_WVALID,
      s_axi_aclk => M_ACLK_1,
      s_axi_araddr(12 downto 0) => auto_cc_to_auto_ds_ARADDR(12 downto 0),
      s_axi_arburst(1 downto 0) => auto_cc_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_cc_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => M_ARESETN_1,
      s_axi_arid(0) => auto_cc_to_auto_ds_ARID(0),
      s_axi_arlen(7 downto 0) => auto_cc_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_cc_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_cc_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_cc_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => auto_cc_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => auto_cc_to_auto_ds_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_cc_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_cc_to_auto_ds_ARVALID,
      s_axi_awaddr(12 downto 0) => auto_cc_to_auto_ds_AWADDR(12 downto 0),
      s_axi_awburst(1 downto 0) => auto_cc_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_cc_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awid(0) => auto_cc_to_auto_ds_AWID(0),
      s_axi_awlen(7 downto 0) => auto_cc_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_cc_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_cc_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_cc_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => auto_cc_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => auto_cc_to_auto_ds_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_cc_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_cc_to_auto_ds_AWVALID,
      s_axi_bid(0) => auto_cc_to_auto_ds_BID(0),
      s_axi_bready => auto_cc_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => auto_cc_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => auto_cc_to_auto_ds_BVALID,
      s_axi_rdata(511 downto 0) => auto_cc_to_auto_ds_RDATA(511 downto 0),
      s_axi_rid(0) => auto_cc_to_auto_ds_RID(0),
      s_axi_rlast => auto_cc_to_auto_ds_RLAST,
      s_axi_rready => auto_cc_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => auto_cc_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => auto_cc_to_auto_ds_RVALID,
      s_axi_wdata(511 downto 0) => auto_cc_to_auto_ds_WDATA(511 downto 0),
      s_axi_wlast => auto_cc_to_auto_ds_WLAST,
      s_axi_wready => auto_cc_to_auto_ds_WREADY,
      s_axi_wstrb(63 downto 0) => auto_cc_to_auto_ds_WSTRB(63 downto 0),
      s_axi_wvalid => auto_cc_to_auto_ds_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m08_couplers_imp_6D5W27 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    S_AXI_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m08_couplers_imp_6D5W27;

architecture STRUCTURE of m08_couplers_imp_6D5W27 is
  component bram_lutwave_auto_ds_13 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_ds_13;
  component bram_lutwave_auto_pc_9 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_pc_9;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_BREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_BVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_RLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_RREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_RVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_WLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_WREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_WVALID : STD_LOGIC;
  signal auto_pc_to_m08_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m08_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m08_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m08_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m08_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m08_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m08_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m08_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m08_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m08_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m08_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m08_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m08_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m08_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m08_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m08_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m08_couplers_WVALID : STD_LOGIC;
  signal m08_couplers_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m08_couplers_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m08_couplers_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m08_couplers_to_auto_ds_ARID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m08_couplers_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m08_couplers_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m08_couplers_to_auto_ds_ARREADY : STD_LOGIC;
  signal m08_couplers_to_auto_ds_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m08_couplers_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m08_couplers_to_auto_ds_ARVALID : STD_LOGIC;
  signal m08_couplers_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m08_couplers_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m08_couplers_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m08_couplers_to_auto_ds_AWID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m08_couplers_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m08_couplers_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m08_couplers_to_auto_ds_AWREADY : STD_LOGIC;
  signal m08_couplers_to_auto_ds_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m08_couplers_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m08_couplers_to_auto_ds_AWVALID : STD_LOGIC;
  signal m08_couplers_to_auto_ds_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_auto_ds_BREADY : STD_LOGIC;
  signal m08_couplers_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m08_couplers_to_auto_ds_BVALID : STD_LOGIC;
  signal m08_couplers_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal m08_couplers_to_auto_ds_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_auto_ds_RLAST : STD_LOGIC;
  signal m08_couplers_to_auto_ds_RREADY : STD_LOGIC;
  signal m08_couplers_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m08_couplers_to_auto_ds_RVALID : STD_LOGIC;
  signal m08_couplers_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal m08_couplers_to_auto_ds_WLAST : STD_LOGIC;
  signal m08_couplers_to_auto_ds_WREADY : STD_LOGIC;
  signal m08_couplers_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal m08_couplers_to_auto_ds_WVALID : STD_LOGIC;
  signal NLW_auto_pc_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_auto_pc_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  M_AXI_araddr(39 downto 0) <= auto_pc_to_m08_couplers_ARADDR(39 downto 0);
  M_AXI_arvalid <= auto_pc_to_m08_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_pc_to_m08_couplers_AWADDR(39 downto 0);
  M_AXI_awvalid <= auto_pc_to_m08_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m08_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m08_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m08_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m08_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m08_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m08_couplers_to_auto_ds_ARREADY;
  S_AXI_awready <= m08_couplers_to_auto_ds_AWREADY;
  S_AXI_bid(0) <= m08_couplers_to_auto_ds_BID(0);
  S_AXI_bresp(1 downto 0) <= m08_couplers_to_auto_ds_BRESP(1 downto 0);
  S_AXI_bvalid <= m08_couplers_to_auto_ds_BVALID;
  S_AXI_rdata(511 downto 0) <= m08_couplers_to_auto_ds_RDATA(511 downto 0);
  S_AXI_rid(0) <= m08_couplers_to_auto_ds_RID(0);
  S_AXI_rlast <= m08_couplers_to_auto_ds_RLAST;
  S_AXI_rresp(1 downto 0) <= m08_couplers_to_auto_ds_RRESP(1 downto 0);
  S_AXI_rvalid <= m08_couplers_to_auto_ds_RVALID;
  S_AXI_wready <= m08_couplers_to_auto_ds_WREADY;
  auto_pc_to_m08_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m08_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m08_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m08_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m08_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m08_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m08_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m08_couplers_WREADY <= M_AXI_wready;
  m08_couplers_to_auto_ds_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m08_couplers_to_auto_ds_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m08_couplers_to_auto_ds_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m08_couplers_to_auto_ds_ARID(0) <= S_AXI_arid(0);
  m08_couplers_to_auto_ds_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m08_couplers_to_auto_ds_ARLOCK(0) <= S_AXI_arlock(0);
  m08_couplers_to_auto_ds_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m08_couplers_to_auto_ds_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m08_couplers_to_auto_ds_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m08_couplers_to_auto_ds_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m08_couplers_to_auto_ds_ARVALID <= S_AXI_arvalid;
  m08_couplers_to_auto_ds_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m08_couplers_to_auto_ds_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m08_couplers_to_auto_ds_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m08_couplers_to_auto_ds_AWID(0) <= S_AXI_awid(0);
  m08_couplers_to_auto_ds_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m08_couplers_to_auto_ds_AWLOCK(0) <= S_AXI_awlock(0);
  m08_couplers_to_auto_ds_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m08_couplers_to_auto_ds_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m08_couplers_to_auto_ds_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m08_couplers_to_auto_ds_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m08_couplers_to_auto_ds_AWVALID <= S_AXI_awvalid;
  m08_couplers_to_auto_ds_BREADY <= S_AXI_bready;
  m08_couplers_to_auto_ds_RREADY <= S_AXI_rready;
  m08_couplers_to_auto_ds_WDATA(511 downto 0) <= S_AXI_wdata(511 downto 0);
  m08_couplers_to_auto_ds_WLAST <= S_AXI_wlast;
  m08_couplers_to_auto_ds_WSTRB(63 downto 0) <= S_AXI_wstrb(63 downto 0);
  m08_couplers_to_auto_ds_WVALID <= S_AXI_wvalid;
auto_ds: component bram_lutwave_auto_ds_13
     port map (
      m_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      m_axi_arready => auto_ds_to_auto_pc_ARREADY,
      m_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      m_axi_awready => auto_ds_to_auto_pc_AWREADY,
      m_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      m_axi_bready => auto_ds_to_auto_pc_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      m_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      m_axi_rlast => auto_ds_to_auto_pc_RLAST,
      m_axi_rready => auto_ds_to_auto_pc_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      m_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      m_axi_wlast => auto_ds_to_auto_pc_WLAST,
      m_axi_wready => auto_ds_to_auto_pc_WREADY,
      m_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      m_axi_wvalid => auto_ds_to_auto_pc_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(39 downto 0) => m08_couplers_to_auto_ds_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => m08_couplers_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m08_couplers_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arid(0) => m08_couplers_to_auto_ds_ARID(0),
      s_axi_arlen(7 downto 0) => m08_couplers_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => m08_couplers_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m08_couplers_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m08_couplers_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => m08_couplers_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => m08_couplers_to_auto_ds_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m08_couplers_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => m08_couplers_to_auto_ds_ARVALID,
      s_axi_awaddr(39 downto 0) => m08_couplers_to_auto_ds_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => m08_couplers_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m08_couplers_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awid(0) => m08_couplers_to_auto_ds_AWID(0),
      s_axi_awlen(7 downto 0) => m08_couplers_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => m08_couplers_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m08_couplers_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m08_couplers_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => m08_couplers_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => m08_couplers_to_auto_ds_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m08_couplers_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => m08_couplers_to_auto_ds_AWVALID,
      s_axi_bid(0) => m08_couplers_to_auto_ds_BID(0),
      s_axi_bready => m08_couplers_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => m08_couplers_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => m08_couplers_to_auto_ds_BVALID,
      s_axi_rdata(511 downto 0) => m08_couplers_to_auto_ds_RDATA(511 downto 0),
      s_axi_rid(0) => m08_couplers_to_auto_ds_RID(0),
      s_axi_rlast => m08_couplers_to_auto_ds_RLAST,
      s_axi_rready => m08_couplers_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => m08_couplers_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => m08_couplers_to_auto_ds_RVALID,
      s_axi_wdata(511 downto 0) => m08_couplers_to_auto_ds_WDATA(511 downto 0),
      s_axi_wlast => m08_couplers_to_auto_ds_WLAST,
      s_axi_wready => m08_couplers_to_auto_ds_WREADY,
      s_axi_wstrb(63 downto 0) => m08_couplers_to_auto_ds_WSTRB(63 downto 0),
      s_axi_wvalid => m08_couplers_to_auto_ds_WVALID
    );
auto_pc: component bram_lutwave_auto_pc_9
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(39 downto 0) => auto_pc_to_m08_couplers_ARADDR(39 downto 0),
      m_axi_arprot(2 downto 0) => NLW_auto_pc_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arready => auto_pc_to_m08_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m08_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_pc_to_m08_couplers_AWADDR(39 downto 0),
      m_axi_awprot(2 downto 0) => NLW_auto_pc_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awready => auto_pc_to_m08_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m08_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m08_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m08_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m08_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m08_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m08_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m08_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m08_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m08_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m08_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m08_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m08_couplers_WVALID,
      s_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => auto_ds_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => auto_ds_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      s_axi_bready => auto_ds_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => auto_ds_to_auto_pc_RLAST,
      s_axi_rready => auto_ds_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => auto_ds_to_auto_pc_WLAST,
      s_axi_wready => auto_ds_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => auto_ds_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m09_couplers_imp_IGUVJ is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    S_AXI_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m09_couplers_imp_IGUVJ;

architecture STRUCTURE of m09_couplers_imp_IGUVJ is
  component bram_lutwave_auto_cc_13 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_cc_13;
  component bram_lutwave_auto_ds_14 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_ds_14;
  component bram_lutwave_auto_pc_10 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_pc_10;
  signal M_ACLK_1 : STD_LOGIC;
  signal M_ARESETN_1 : STD_LOGIC;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_cc_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_cc_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_cc_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_ARVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_cc_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_cc_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_AWVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_BREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_BVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal auto_cc_to_auto_ds_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_RLAST : STD_LOGIC;
  signal auto_cc_to_auto_ds_RREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_RVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal auto_cc_to_auto_ds_WLAST : STD_LOGIC;
  signal auto_cc_to_auto_ds_WREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal auto_cc_to_auto_ds_WVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_BREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_BVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_RLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_RREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_RVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_WLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_WREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_WVALID : STD_LOGIC;
  signal auto_pc_to_m09_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m09_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m09_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m09_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m09_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m09_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m09_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m09_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m09_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m09_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m09_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m09_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m09_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m09_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m09_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m09_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m09_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m09_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m09_couplers_WVALID : STD_LOGIC;
  signal m09_couplers_to_auto_cc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m09_couplers_to_auto_cc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_auto_cc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m09_couplers_to_auto_cc_ARID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_auto_cc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m09_couplers_to_auto_cc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_auto_cc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m09_couplers_to_auto_cc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m09_couplers_to_auto_cc_ARREADY : STD_LOGIC;
  signal m09_couplers_to_auto_cc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m09_couplers_to_auto_cc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m09_couplers_to_auto_cc_ARVALID : STD_LOGIC;
  signal m09_couplers_to_auto_cc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m09_couplers_to_auto_cc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_auto_cc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m09_couplers_to_auto_cc_AWID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_auto_cc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m09_couplers_to_auto_cc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_auto_cc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m09_couplers_to_auto_cc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m09_couplers_to_auto_cc_AWREADY : STD_LOGIC;
  signal m09_couplers_to_auto_cc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m09_couplers_to_auto_cc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m09_couplers_to_auto_cc_AWVALID : STD_LOGIC;
  signal m09_couplers_to_auto_cc_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_auto_cc_BREADY : STD_LOGIC;
  signal m09_couplers_to_auto_cc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_auto_cc_BVALID : STD_LOGIC;
  signal m09_couplers_to_auto_cc_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal m09_couplers_to_auto_cc_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_auto_cc_RLAST : STD_LOGIC;
  signal m09_couplers_to_auto_cc_RREADY : STD_LOGIC;
  signal m09_couplers_to_auto_cc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_auto_cc_RVALID : STD_LOGIC;
  signal m09_couplers_to_auto_cc_WDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal m09_couplers_to_auto_cc_WLAST : STD_LOGIC;
  signal m09_couplers_to_auto_cc_WREADY : STD_LOGIC;
  signal m09_couplers_to_auto_cc_WSTRB : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal m09_couplers_to_auto_cc_WVALID : STD_LOGIC;
begin
  M_ACLK_1 <= M_ACLK;
  M_ARESETN_1 <= M_ARESETN;
  M_AXI_araddr(39 downto 0) <= auto_pc_to_m09_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_pc_to_m09_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_pc_to_m09_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_pc_to_m09_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_pc_to_m09_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_pc_to_m09_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m09_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m09_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m09_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m09_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m09_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m09_couplers_to_auto_cc_ARREADY;
  S_AXI_awready <= m09_couplers_to_auto_cc_AWREADY;
  S_AXI_bid(0) <= m09_couplers_to_auto_cc_BID(0);
  S_AXI_bresp(1 downto 0) <= m09_couplers_to_auto_cc_BRESP(1 downto 0);
  S_AXI_bvalid <= m09_couplers_to_auto_cc_BVALID;
  S_AXI_rdata(511 downto 0) <= m09_couplers_to_auto_cc_RDATA(511 downto 0);
  S_AXI_rid(0) <= m09_couplers_to_auto_cc_RID(0);
  S_AXI_rlast <= m09_couplers_to_auto_cc_RLAST;
  S_AXI_rresp(1 downto 0) <= m09_couplers_to_auto_cc_RRESP(1 downto 0);
  S_AXI_rvalid <= m09_couplers_to_auto_cc_RVALID;
  S_AXI_wready <= m09_couplers_to_auto_cc_WREADY;
  auto_pc_to_m09_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m09_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m09_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m09_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m09_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m09_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m09_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m09_couplers_WREADY <= M_AXI_wready;
  m09_couplers_to_auto_cc_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m09_couplers_to_auto_cc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m09_couplers_to_auto_cc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m09_couplers_to_auto_cc_ARID(0) <= S_AXI_arid(0);
  m09_couplers_to_auto_cc_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m09_couplers_to_auto_cc_ARLOCK(0) <= S_AXI_arlock(0);
  m09_couplers_to_auto_cc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m09_couplers_to_auto_cc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m09_couplers_to_auto_cc_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m09_couplers_to_auto_cc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m09_couplers_to_auto_cc_ARVALID <= S_AXI_arvalid;
  m09_couplers_to_auto_cc_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m09_couplers_to_auto_cc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m09_couplers_to_auto_cc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m09_couplers_to_auto_cc_AWID(0) <= S_AXI_awid(0);
  m09_couplers_to_auto_cc_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m09_couplers_to_auto_cc_AWLOCK(0) <= S_AXI_awlock(0);
  m09_couplers_to_auto_cc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m09_couplers_to_auto_cc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m09_couplers_to_auto_cc_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m09_couplers_to_auto_cc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m09_couplers_to_auto_cc_AWVALID <= S_AXI_awvalid;
  m09_couplers_to_auto_cc_BREADY <= S_AXI_bready;
  m09_couplers_to_auto_cc_RREADY <= S_AXI_rready;
  m09_couplers_to_auto_cc_WDATA(511 downto 0) <= S_AXI_wdata(511 downto 0);
  m09_couplers_to_auto_cc_WLAST <= S_AXI_wlast;
  m09_couplers_to_auto_cc_WSTRB(63 downto 0) <= S_AXI_wstrb(63 downto 0);
  m09_couplers_to_auto_cc_WVALID <= S_AXI_wvalid;
auto_cc: component bram_lutwave_auto_cc_13
     port map (
      m_axi_aclk => M_ACLK_1,
      m_axi_araddr(39 downto 0) => auto_cc_to_auto_ds_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_cc_to_auto_ds_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_cc_to_auto_ds_ARCACHE(3 downto 0),
      m_axi_aresetn => M_ARESETN_1,
      m_axi_arid(0) => auto_cc_to_auto_ds_ARID(0),
      m_axi_arlen(7 downto 0) => auto_cc_to_auto_ds_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_cc_to_auto_ds_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_cc_to_auto_ds_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_cc_to_auto_ds_ARQOS(3 downto 0),
      m_axi_arready => auto_cc_to_auto_ds_ARREADY,
      m_axi_arregion(3 downto 0) => auto_cc_to_auto_ds_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_cc_to_auto_ds_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_cc_to_auto_ds_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_cc_to_auto_ds_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_cc_to_auto_ds_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_cc_to_auto_ds_AWCACHE(3 downto 0),
      m_axi_awid(0) => auto_cc_to_auto_ds_AWID(0),
      m_axi_awlen(7 downto 0) => auto_cc_to_auto_ds_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_cc_to_auto_ds_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_cc_to_auto_ds_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_cc_to_auto_ds_AWQOS(3 downto 0),
      m_axi_awready => auto_cc_to_auto_ds_AWREADY,
      m_axi_awregion(3 downto 0) => auto_cc_to_auto_ds_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_cc_to_auto_ds_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_cc_to_auto_ds_AWVALID,
      m_axi_bid(0) => auto_cc_to_auto_ds_BID(0),
      m_axi_bready => auto_cc_to_auto_ds_BREADY,
      m_axi_bresp(1 downto 0) => auto_cc_to_auto_ds_BRESP(1 downto 0),
      m_axi_bvalid => auto_cc_to_auto_ds_BVALID,
      m_axi_rdata(511 downto 0) => auto_cc_to_auto_ds_RDATA(511 downto 0),
      m_axi_rid(0) => auto_cc_to_auto_ds_RID(0),
      m_axi_rlast => auto_cc_to_auto_ds_RLAST,
      m_axi_rready => auto_cc_to_auto_ds_RREADY,
      m_axi_rresp(1 downto 0) => auto_cc_to_auto_ds_RRESP(1 downto 0),
      m_axi_rvalid => auto_cc_to_auto_ds_RVALID,
      m_axi_wdata(511 downto 0) => auto_cc_to_auto_ds_WDATA(511 downto 0),
      m_axi_wlast => auto_cc_to_auto_ds_WLAST,
      m_axi_wready => auto_cc_to_auto_ds_WREADY,
      m_axi_wstrb(63 downto 0) => auto_cc_to_auto_ds_WSTRB(63 downto 0),
      m_axi_wvalid => auto_cc_to_auto_ds_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(39 downto 0) => m09_couplers_to_auto_cc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => m09_couplers_to_auto_cc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m09_couplers_to_auto_cc_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arid(0) => m09_couplers_to_auto_cc_ARID(0),
      s_axi_arlen(7 downto 0) => m09_couplers_to_auto_cc_ARLEN(7 downto 0),
      s_axi_arlock(0) => m09_couplers_to_auto_cc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m09_couplers_to_auto_cc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m09_couplers_to_auto_cc_ARQOS(3 downto 0),
      s_axi_arready => m09_couplers_to_auto_cc_ARREADY,
      s_axi_arregion(3 downto 0) => m09_couplers_to_auto_cc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m09_couplers_to_auto_cc_ARSIZE(2 downto 0),
      s_axi_arvalid => m09_couplers_to_auto_cc_ARVALID,
      s_axi_awaddr(39 downto 0) => m09_couplers_to_auto_cc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => m09_couplers_to_auto_cc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m09_couplers_to_auto_cc_AWCACHE(3 downto 0),
      s_axi_awid(0) => m09_couplers_to_auto_cc_AWID(0),
      s_axi_awlen(7 downto 0) => m09_couplers_to_auto_cc_AWLEN(7 downto 0),
      s_axi_awlock(0) => m09_couplers_to_auto_cc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m09_couplers_to_auto_cc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m09_couplers_to_auto_cc_AWQOS(3 downto 0),
      s_axi_awready => m09_couplers_to_auto_cc_AWREADY,
      s_axi_awregion(3 downto 0) => m09_couplers_to_auto_cc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m09_couplers_to_auto_cc_AWSIZE(2 downto 0),
      s_axi_awvalid => m09_couplers_to_auto_cc_AWVALID,
      s_axi_bid(0) => m09_couplers_to_auto_cc_BID(0),
      s_axi_bready => m09_couplers_to_auto_cc_BREADY,
      s_axi_bresp(1 downto 0) => m09_couplers_to_auto_cc_BRESP(1 downto 0),
      s_axi_bvalid => m09_couplers_to_auto_cc_BVALID,
      s_axi_rdata(511 downto 0) => m09_couplers_to_auto_cc_RDATA(511 downto 0),
      s_axi_rid(0) => m09_couplers_to_auto_cc_RID(0),
      s_axi_rlast => m09_couplers_to_auto_cc_RLAST,
      s_axi_rready => m09_couplers_to_auto_cc_RREADY,
      s_axi_rresp(1 downto 0) => m09_couplers_to_auto_cc_RRESP(1 downto 0),
      s_axi_rvalid => m09_couplers_to_auto_cc_RVALID,
      s_axi_wdata(511 downto 0) => m09_couplers_to_auto_cc_WDATA(511 downto 0),
      s_axi_wlast => m09_couplers_to_auto_cc_WLAST,
      s_axi_wready => m09_couplers_to_auto_cc_WREADY,
      s_axi_wstrb(63 downto 0) => m09_couplers_to_auto_cc_WSTRB(63 downto 0),
      s_axi_wvalid => m09_couplers_to_auto_cc_WVALID
    );
auto_ds: component bram_lutwave_auto_ds_14
     port map (
      m_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      m_axi_arready => auto_ds_to_auto_pc_ARREADY,
      m_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      m_axi_awready => auto_ds_to_auto_pc_AWREADY,
      m_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      m_axi_bready => auto_ds_to_auto_pc_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      m_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      m_axi_rlast => auto_ds_to_auto_pc_RLAST,
      m_axi_rready => auto_ds_to_auto_pc_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      m_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      m_axi_wlast => auto_ds_to_auto_pc_WLAST,
      m_axi_wready => auto_ds_to_auto_pc_WREADY,
      m_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      m_axi_wvalid => auto_ds_to_auto_pc_WVALID,
      s_axi_aclk => M_ACLK_1,
      s_axi_araddr(39 downto 0) => auto_cc_to_auto_ds_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_cc_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_cc_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => M_ARESETN_1,
      s_axi_arid(0) => auto_cc_to_auto_ds_ARID(0),
      s_axi_arlen(7 downto 0) => auto_cc_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_cc_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_cc_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_cc_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => auto_cc_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => auto_cc_to_auto_ds_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_cc_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_cc_to_auto_ds_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_cc_to_auto_ds_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_cc_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_cc_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awid(0) => auto_cc_to_auto_ds_AWID(0),
      s_axi_awlen(7 downto 0) => auto_cc_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_cc_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_cc_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_cc_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => auto_cc_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => auto_cc_to_auto_ds_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_cc_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_cc_to_auto_ds_AWVALID,
      s_axi_bid(0) => auto_cc_to_auto_ds_BID(0),
      s_axi_bready => auto_cc_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => auto_cc_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => auto_cc_to_auto_ds_BVALID,
      s_axi_rdata(511 downto 0) => auto_cc_to_auto_ds_RDATA(511 downto 0),
      s_axi_rid(0) => auto_cc_to_auto_ds_RID(0),
      s_axi_rlast => auto_cc_to_auto_ds_RLAST,
      s_axi_rready => auto_cc_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => auto_cc_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => auto_cc_to_auto_ds_RVALID,
      s_axi_wdata(511 downto 0) => auto_cc_to_auto_ds_WDATA(511 downto 0),
      s_axi_wlast => auto_cc_to_auto_ds_WLAST,
      s_axi_wready => auto_cc_to_auto_ds_WREADY,
      s_axi_wstrb(63 downto 0) => auto_cc_to_auto_ds_WSTRB(63 downto 0),
      s_axi_wvalid => auto_cc_to_auto_ds_WVALID
    );
auto_pc: component bram_lutwave_auto_pc_10
     port map (
      aclk => M_ACLK_1,
      aresetn => M_ARESETN_1,
      m_axi_araddr(39 downto 0) => auto_pc_to_m09_couplers_ARADDR(39 downto 0),
      m_axi_arprot(2 downto 0) => auto_pc_to_m09_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_pc_to_m09_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m09_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_pc_to_m09_couplers_AWADDR(39 downto 0),
      m_axi_awprot(2 downto 0) => auto_pc_to_m09_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_pc_to_m09_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m09_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m09_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m09_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m09_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m09_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m09_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m09_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m09_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m09_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m09_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m09_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m09_couplers_WVALID,
      s_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => auto_ds_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => auto_ds_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      s_axi_bready => auto_ds_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => auto_ds_to_auto_pc_RLAST,
      s_axi_rready => auto_ds_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => auto_ds_to_auto_pc_WLAST,
      s_axi_wready => auto_ds_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => auto_ds_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m10_couplers_imp_EMZCYJ is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    S_AXI_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m10_couplers_imp_EMZCYJ;

architecture STRUCTURE of m10_couplers_imp_EMZCYJ is
  component bram_lutwave_auto_ds_15 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_ds_15;
  component bram_lutwave_auto_pc_11 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_pc_11;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_BREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_BVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_RLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_RREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_RVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_WLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_WREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_WVALID : STD_LOGIC;
  signal auto_pc_to_m10_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m10_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m10_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m10_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m10_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m10_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m10_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m10_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m10_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m10_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m10_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m10_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m10_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m10_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m10_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m10_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m10_couplers_WVALID : STD_LOGIC;
  signal m10_couplers_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m10_couplers_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m10_couplers_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m10_couplers_to_auto_ds_ARID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m10_couplers_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m10_couplers_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m10_couplers_to_auto_ds_ARREADY : STD_LOGIC;
  signal m10_couplers_to_auto_ds_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m10_couplers_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m10_couplers_to_auto_ds_ARVALID : STD_LOGIC;
  signal m10_couplers_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m10_couplers_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m10_couplers_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m10_couplers_to_auto_ds_AWID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m10_couplers_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m10_couplers_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m10_couplers_to_auto_ds_AWREADY : STD_LOGIC;
  signal m10_couplers_to_auto_ds_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m10_couplers_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m10_couplers_to_auto_ds_AWVALID : STD_LOGIC;
  signal m10_couplers_to_auto_ds_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_auto_ds_BREADY : STD_LOGIC;
  signal m10_couplers_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m10_couplers_to_auto_ds_BVALID : STD_LOGIC;
  signal m10_couplers_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal m10_couplers_to_auto_ds_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_auto_ds_RLAST : STD_LOGIC;
  signal m10_couplers_to_auto_ds_RREADY : STD_LOGIC;
  signal m10_couplers_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m10_couplers_to_auto_ds_RVALID : STD_LOGIC;
  signal m10_couplers_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal m10_couplers_to_auto_ds_WLAST : STD_LOGIC;
  signal m10_couplers_to_auto_ds_WREADY : STD_LOGIC;
  signal m10_couplers_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal m10_couplers_to_auto_ds_WVALID : STD_LOGIC;
  signal NLW_auto_pc_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_auto_pc_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  M_AXI_araddr(39 downto 0) <= auto_pc_to_m10_couplers_ARADDR(39 downto 0);
  M_AXI_arvalid <= auto_pc_to_m10_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_pc_to_m10_couplers_AWADDR(39 downto 0);
  M_AXI_awvalid <= auto_pc_to_m10_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m10_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m10_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m10_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m10_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m10_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m10_couplers_to_auto_ds_ARREADY;
  S_AXI_awready <= m10_couplers_to_auto_ds_AWREADY;
  S_AXI_bid(0) <= m10_couplers_to_auto_ds_BID(0);
  S_AXI_bresp(1 downto 0) <= m10_couplers_to_auto_ds_BRESP(1 downto 0);
  S_AXI_bvalid <= m10_couplers_to_auto_ds_BVALID;
  S_AXI_rdata(511 downto 0) <= m10_couplers_to_auto_ds_RDATA(511 downto 0);
  S_AXI_rid(0) <= m10_couplers_to_auto_ds_RID(0);
  S_AXI_rlast <= m10_couplers_to_auto_ds_RLAST;
  S_AXI_rresp(1 downto 0) <= m10_couplers_to_auto_ds_RRESP(1 downto 0);
  S_AXI_rvalid <= m10_couplers_to_auto_ds_RVALID;
  S_AXI_wready <= m10_couplers_to_auto_ds_WREADY;
  auto_pc_to_m10_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m10_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m10_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m10_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m10_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m10_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m10_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m10_couplers_WREADY <= M_AXI_wready;
  m10_couplers_to_auto_ds_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m10_couplers_to_auto_ds_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m10_couplers_to_auto_ds_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m10_couplers_to_auto_ds_ARID(0) <= S_AXI_arid(0);
  m10_couplers_to_auto_ds_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m10_couplers_to_auto_ds_ARLOCK(0) <= S_AXI_arlock(0);
  m10_couplers_to_auto_ds_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m10_couplers_to_auto_ds_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m10_couplers_to_auto_ds_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m10_couplers_to_auto_ds_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m10_couplers_to_auto_ds_ARVALID <= S_AXI_arvalid;
  m10_couplers_to_auto_ds_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m10_couplers_to_auto_ds_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m10_couplers_to_auto_ds_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m10_couplers_to_auto_ds_AWID(0) <= S_AXI_awid(0);
  m10_couplers_to_auto_ds_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m10_couplers_to_auto_ds_AWLOCK(0) <= S_AXI_awlock(0);
  m10_couplers_to_auto_ds_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m10_couplers_to_auto_ds_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m10_couplers_to_auto_ds_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m10_couplers_to_auto_ds_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m10_couplers_to_auto_ds_AWVALID <= S_AXI_awvalid;
  m10_couplers_to_auto_ds_BREADY <= S_AXI_bready;
  m10_couplers_to_auto_ds_RREADY <= S_AXI_rready;
  m10_couplers_to_auto_ds_WDATA(511 downto 0) <= S_AXI_wdata(511 downto 0);
  m10_couplers_to_auto_ds_WLAST <= S_AXI_wlast;
  m10_couplers_to_auto_ds_WSTRB(63 downto 0) <= S_AXI_wstrb(63 downto 0);
  m10_couplers_to_auto_ds_WVALID <= S_AXI_wvalid;
auto_ds: component bram_lutwave_auto_ds_15
     port map (
      m_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      m_axi_arready => auto_ds_to_auto_pc_ARREADY,
      m_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      m_axi_awready => auto_ds_to_auto_pc_AWREADY,
      m_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      m_axi_bready => auto_ds_to_auto_pc_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      m_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      m_axi_rlast => auto_ds_to_auto_pc_RLAST,
      m_axi_rready => auto_ds_to_auto_pc_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      m_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      m_axi_wlast => auto_ds_to_auto_pc_WLAST,
      m_axi_wready => auto_ds_to_auto_pc_WREADY,
      m_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      m_axi_wvalid => auto_ds_to_auto_pc_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(39 downto 0) => m10_couplers_to_auto_ds_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => m10_couplers_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m10_couplers_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arid(0) => m10_couplers_to_auto_ds_ARID(0),
      s_axi_arlen(7 downto 0) => m10_couplers_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => m10_couplers_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m10_couplers_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m10_couplers_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => m10_couplers_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => m10_couplers_to_auto_ds_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m10_couplers_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => m10_couplers_to_auto_ds_ARVALID,
      s_axi_awaddr(39 downto 0) => m10_couplers_to_auto_ds_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => m10_couplers_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m10_couplers_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awid(0) => m10_couplers_to_auto_ds_AWID(0),
      s_axi_awlen(7 downto 0) => m10_couplers_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => m10_couplers_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m10_couplers_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m10_couplers_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => m10_couplers_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => m10_couplers_to_auto_ds_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m10_couplers_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => m10_couplers_to_auto_ds_AWVALID,
      s_axi_bid(0) => m10_couplers_to_auto_ds_BID(0),
      s_axi_bready => m10_couplers_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => m10_couplers_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => m10_couplers_to_auto_ds_BVALID,
      s_axi_rdata(511 downto 0) => m10_couplers_to_auto_ds_RDATA(511 downto 0),
      s_axi_rid(0) => m10_couplers_to_auto_ds_RID(0),
      s_axi_rlast => m10_couplers_to_auto_ds_RLAST,
      s_axi_rready => m10_couplers_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => m10_couplers_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => m10_couplers_to_auto_ds_RVALID,
      s_axi_wdata(511 downto 0) => m10_couplers_to_auto_ds_WDATA(511 downto 0),
      s_axi_wlast => m10_couplers_to_auto_ds_WLAST,
      s_axi_wready => m10_couplers_to_auto_ds_WREADY,
      s_axi_wstrb(63 downto 0) => m10_couplers_to_auto_ds_WSTRB(63 downto 0),
      s_axi_wvalid => m10_couplers_to_auto_ds_WVALID
    );
auto_pc: component bram_lutwave_auto_pc_11
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(39 downto 0) => auto_pc_to_m10_couplers_ARADDR(39 downto 0),
      m_axi_arprot(2 downto 0) => NLW_auto_pc_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arready => auto_pc_to_m10_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m10_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_pc_to_m10_couplers_AWADDR(39 downto 0),
      m_axi_awprot(2 downto 0) => NLW_auto_pc_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awready => auto_pc_to_m10_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m10_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m10_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m10_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m10_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m10_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m10_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m10_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m10_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m10_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m10_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m10_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m10_couplers_WVALID,
      s_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => auto_ds_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => auto_ds_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      s_axi_bready => auto_ds_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => auto_ds_to_auto_pc_RLAST,
      s_axi_rready => auto_ds_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => auto_ds_to_auto_pc_WLAST,
      s_axi_wready => auto_ds_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => auto_ds_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m11_couplers_imp_9YPY1N is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    S_AXI_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m11_couplers_imp_9YPY1N;

architecture STRUCTURE of m11_couplers_imp_9YPY1N is
  component bram_lutwave_auto_cc_14 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_cc_14;
  component bram_lutwave_auto_ds_16 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_ds_16;
  component bram_lutwave_auto_pc_12 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_pc_12;
  signal M_ACLK_1 : STD_LOGIC;
  signal M_ARESETN_1 : STD_LOGIC;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_cc_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_cc_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_cc_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_ARVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_cc_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_cc_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_AWVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_BREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_BVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal auto_cc_to_auto_ds_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_RLAST : STD_LOGIC;
  signal auto_cc_to_auto_ds_RREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_RVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal auto_cc_to_auto_ds_WLAST : STD_LOGIC;
  signal auto_cc_to_auto_ds_WREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal auto_cc_to_auto_ds_WVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_BREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_BVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_RLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_RREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_RVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_WLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_WREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_WVALID : STD_LOGIC;
  signal auto_pc_to_m11_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m11_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m11_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m11_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m11_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m11_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m11_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m11_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m11_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m11_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m11_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m11_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m11_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m11_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m11_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m11_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m11_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m11_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m11_couplers_WVALID : STD_LOGIC;
  signal m11_couplers_to_auto_cc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m11_couplers_to_auto_cc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m11_couplers_to_auto_cc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m11_couplers_to_auto_cc_ARID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_auto_cc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m11_couplers_to_auto_cc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_auto_cc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m11_couplers_to_auto_cc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m11_couplers_to_auto_cc_ARREADY : STD_LOGIC;
  signal m11_couplers_to_auto_cc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m11_couplers_to_auto_cc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m11_couplers_to_auto_cc_ARVALID : STD_LOGIC;
  signal m11_couplers_to_auto_cc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m11_couplers_to_auto_cc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m11_couplers_to_auto_cc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m11_couplers_to_auto_cc_AWID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_auto_cc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m11_couplers_to_auto_cc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_auto_cc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m11_couplers_to_auto_cc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m11_couplers_to_auto_cc_AWREADY : STD_LOGIC;
  signal m11_couplers_to_auto_cc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m11_couplers_to_auto_cc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m11_couplers_to_auto_cc_AWVALID : STD_LOGIC;
  signal m11_couplers_to_auto_cc_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_auto_cc_BREADY : STD_LOGIC;
  signal m11_couplers_to_auto_cc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m11_couplers_to_auto_cc_BVALID : STD_LOGIC;
  signal m11_couplers_to_auto_cc_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal m11_couplers_to_auto_cc_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_auto_cc_RLAST : STD_LOGIC;
  signal m11_couplers_to_auto_cc_RREADY : STD_LOGIC;
  signal m11_couplers_to_auto_cc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m11_couplers_to_auto_cc_RVALID : STD_LOGIC;
  signal m11_couplers_to_auto_cc_WDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal m11_couplers_to_auto_cc_WLAST : STD_LOGIC;
  signal m11_couplers_to_auto_cc_WREADY : STD_LOGIC;
  signal m11_couplers_to_auto_cc_WSTRB : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal m11_couplers_to_auto_cc_WVALID : STD_LOGIC;
begin
  M_ACLK_1 <= M_ACLK;
  M_ARESETN_1 <= M_ARESETN;
  M_AXI_araddr(39 downto 0) <= auto_pc_to_m11_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_pc_to_m11_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_pc_to_m11_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_pc_to_m11_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_pc_to_m11_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_pc_to_m11_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m11_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m11_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m11_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m11_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m11_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m11_couplers_to_auto_cc_ARREADY;
  S_AXI_awready <= m11_couplers_to_auto_cc_AWREADY;
  S_AXI_bid(0) <= m11_couplers_to_auto_cc_BID(0);
  S_AXI_bresp(1 downto 0) <= m11_couplers_to_auto_cc_BRESP(1 downto 0);
  S_AXI_bvalid <= m11_couplers_to_auto_cc_BVALID;
  S_AXI_rdata(511 downto 0) <= m11_couplers_to_auto_cc_RDATA(511 downto 0);
  S_AXI_rid(0) <= m11_couplers_to_auto_cc_RID(0);
  S_AXI_rlast <= m11_couplers_to_auto_cc_RLAST;
  S_AXI_rresp(1 downto 0) <= m11_couplers_to_auto_cc_RRESP(1 downto 0);
  S_AXI_rvalid <= m11_couplers_to_auto_cc_RVALID;
  S_AXI_wready <= m11_couplers_to_auto_cc_WREADY;
  auto_pc_to_m11_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m11_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m11_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m11_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m11_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m11_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m11_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m11_couplers_WREADY <= M_AXI_wready;
  m11_couplers_to_auto_cc_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m11_couplers_to_auto_cc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m11_couplers_to_auto_cc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m11_couplers_to_auto_cc_ARID(0) <= S_AXI_arid(0);
  m11_couplers_to_auto_cc_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m11_couplers_to_auto_cc_ARLOCK(0) <= S_AXI_arlock(0);
  m11_couplers_to_auto_cc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m11_couplers_to_auto_cc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m11_couplers_to_auto_cc_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m11_couplers_to_auto_cc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m11_couplers_to_auto_cc_ARVALID <= S_AXI_arvalid;
  m11_couplers_to_auto_cc_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m11_couplers_to_auto_cc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m11_couplers_to_auto_cc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m11_couplers_to_auto_cc_AWID(0) <= S_AXI_awid(0);
  m11_couplers_to_auto_cc_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m11_couplers_to_auto_cc_AWLOCK(0) <= S_AXI_awlock(0);
  m11_couplers_to_auto_cc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m11_couplers_to_auto_cc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m11_couplers_to_auto_cc_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m11_couplers_to_auto_cc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m11_couplers_to_auto_cc_AWVALID <= S_AXI_awvalid;
  m11_couplers_to_auto_cc_BREADY <= S_AXI_bready;
  m11_couplers_to_auto_cc_RREADY <= S_AXI_rready;
  m11_couplers_to_auto_cc_WDATA(511 downto 0) <= S_AXI_wdata(511 downto 0);
  m11_couplers_to_auto_cc_WLAST <= S_AXI_wlast;
  m11_couplers_to_auto_cc_WSTRB(63 downto 0) <= S_AXI_wstrb(63 downto 0);
  m11_couplers_to_auto_cc_WVALID <= S_AXI_wvalid;
auto_cc: component bram_lutwave_auto_cc_14
     port map (
      m_axi_aclk => M_ACLK_1,
      m_axi_araddr(39 downto 0) => auto_cc_to_auto_ds_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_cc_to_auto_ds_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_cc_to_auto_ds_ARCACHE(3 downto 0),
      m_axi_aresetn => M_ARESETN_1,
      m_axi_arid(0) => auto_cc_to_auto_ds_ARID(0),
      m_axi_arlen(7 downto 0) => auto_cc_to_auto_ds_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_cc_to_auto_ds_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_cc_to_auto_ds_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_cc_to_auto_ds_ARQOS(3 downto 0),
      m_axi_arready => auto_cc_to_auto_ds_ARREADY,
      m_axi_arregion(3 downto 0) => auto_cc_to_auto_ds_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_cc_to_auto_ds_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_cc_to_auto_ds_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_cc_to_auto_ds_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_cc_to_auto_ds_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_cc_to_auto_ds_AWCACHE(3 downto 0),
      m_axi_awid(0) => auto_cc_to_auto_ds_AWID(0),
      m_axi_awlen(7 downto 0) => auto_cc_to_auto_ds_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_cc_to_auto_ds_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_cc_to_auto_ds_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_cc_to_auto_ds_AWQOS(3 downto 0),
      m_axi_awready => auto_cc_to_auto_ds_AWREADY,
      m_axi_awregion(3 downto 0) => auto_cc_to_auto_ds_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_cc_to_auto_ds_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_cc_to_auto_ds_AWVALID,
      m_axi_bid(0) => auto_cc_to_auto_ds_BID(0),
      m_axi_bready => auto_cc_to_auto_ds_BREADY,
      m_axi_bresp(1 downto 0) => auto_cc_to_auto_ds_BRESP(1 downto 0),
      m_axi_bvalid => auto_cc_to_auto_ds_BVALID,
      m_axi_rdata(511 downto 0) => auto_cc_to_auto_ds_RDATA(511 downto 0),
      m_axi_rid(0) => auto_cc_to_auto_ds_RID(0),
      m_axi_rlast => auto_cc_to_auto_ds_RLAST,
      m_axi_rready => auto_cc_to_auto_ds_RREADY,
      m_axi_rresp(1 downto 0) => auto_cc_to_auto_ds_RRESP(1 downto 0),
      m_axi_rvalid => auto_cc_to_auto_ds_RVALID,
      m_axi_wdata(511 downto 0) => auto_cc_to_auto_ds_WDATA(511 downto 0),
      m_axi_wlast => auto_cc_to_auto_ds_WLAST,
      m_axi_wready => auto_cc_to_auto_ds_WREADY,
      m_axi_wstrb(63 downto 0) => auto_cc_to_auto_ds_WSTRB(63 downto 0),
      m_axi_wvalid => auto_cc_to_auto_ds_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(39 downto 0) => m11_couplers_to_auto_cc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => m11_couplers_to_auto_cc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m11_couplers_to_auto_cc_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arid(0) => m11_couplers_to_auto_cc_ARID(0),
      s_axi_arlen(7 downto 0) => m11_couplers_to_auto_cc_ARLEN(7 downto 0),
      s_axi_arlock(0) => m11_couplers_to_auto_cc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m11_couplers_to_auto_cc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m11_couplers_to_auto_cc_ARQOS(3 downto 0),
      s_axi_arready => m11_couplers_to_auto_cc_ARREADY,
      s_axi_arregion(3 downto 0) => m11_couplers_to_auto_cc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m11_couplers_to_auto_cc_ARSIZE(2 downto 0),
      s_axi_arvalid => m11_couplers_to_auto_cc_ARVALID,
      s_axi_awaddr(39 downto 0) => m11_couplers_to_auto_cc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => m11_couplers_to_auto_cc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m11_couplers_to_auto_cc_AWCACHE(3 downto 0),
      s_axi_awid(0) => m11_couplers_to_auto_cc_AWID(0),
      s_axi_awlen(7 downto 0) => m11_couplers_to_auto_cc_AWLEN(7 downto 0),
      s_axi_awlock(0) => m11_couplers_to_auto_cc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m11_couplers_to_auto_cc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m11_couplers_to_auto_cc_AWQOS(3 downto 0),
      s_axi_awready => m11_couplers_to_auto_cc_AWREADY,
      s_axi_awregion(3 downto 0) => m11_couplers_to_auto_cc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m11_couplers_to_auto_cc_AWSIZE(2 downto 0),
      s_axi_awvalid => m11_couplers_to_auto_cc_AWVALID,
      s_axi_bid(0) => m11_couplers_to_auto_cc_BID(0),
      s_axi_bready => m11_couplers_to_auto_cc_BREADY,
      s_axi_bresp(1 downto 0) => m11_couplers_to_auto_cc_BRESP(1 downto 0),
      s_axi_bvalid => m11_couplers_to_auto_cc_BVALID,
      s_axi_rdata(511 downto 0) => m11_couplers_to_auto_cc_RDATA(511 downto 0),
      s_axi_rid(0) => m11_couplers_to_auto_cc_RID(0),
      s_axi_rlast => m11_couplers_to_auto_cc_RLAST,
      s_axi_rready => m11_couplers_to_auto_cc_RREADY,
      s_axi_rresp(1 downto 0) => m11_couplers_to_auto_cc_RRESP(1 downto 0),
      s_axi_rvalid => m11_couplers_to_auto_cc_RVALID,
      s_axi_wdata(511 downto 0) => m11_couplers_to_auto_cc_WDATA(511 downto 0),
      s_axi_wlast => m11_couplers_to_auto_cc_WLAST,
      s_axi_wready => m11_couplers_to_auto_cc_WREADY,
      s_axi_wstrb(63 downto 0) => m11_couplers_to_auto_cc_WSTRB(63 downto 0),
      s_axi_wvalid => m11_couplers_to_auto_cc_WVALID
    );
auto_ds: component bram_lutwave_auto_ds_16
     port map (
      m_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      m_axi_arready => auto_ds_to_auto_pc_ARREADY,
      m_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      m_axi_awready => auto_ds_to_auto_pc_AWREADY,
      m_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      m_axi_bready => auto_ds_to_auto_pc_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      m_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      m_axi_rlast => auto_ds_to_auto_pc_RLAST,
      m_axi_rready => auto_ds_to_auto_pc_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      m_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      m_axi_wlast => auto_ds_to_auto_pc_WLAST,
      m_axi_wready => auto_ds_to_auto_pc_WREADY,
      m_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      m_axi_wvalid => auto_ds_to_auto_pc_WVALID,
      s_axi_aclk => M_ACLK_1,
      s_axi_araddr(39 downto 0) => auto_cc_to_auto_ds_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_cc_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_cc_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => M_ARESETN_1,
      s_axi_arid(0) => auto_cc_to_auto_ds_ARID(0),
      s_axi_arlen(7 downto 0) => auto_cc_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_cc_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_cc_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_cc_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => auto_cc_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => auto_cc_to_auto_ds_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_cc_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_cc_to_auto_ds_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_cc_to_auto_ds_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_cc_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_cc_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awid(0) => auto_cc_to_auto_ds_AWID(0),
      s_axi_awlen(7 downto 0) => auto_cc_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_cc_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_cc_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_cc_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => auto_cc_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => auto_cc_to_auto_ds_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_cc_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_cc_to_auto_ds_AWVALID,
      s_axi_bid(0) => auto_cc_to_auto_ds_BID(0),
      s_axi_bready => auto_cc_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => auto_cc_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => auto_cc_to_auto_ds_BVALID,
      s_axi_rdata(511 downto 0) => auto_cc_to_auto_ds_RDATA(511 downto 0),
      s_axi_rid(0) => auto_cc_to_auto_ds_RID(0),
      s_axi_rlast => auto_cc_to_auto_ds_RLAST,
      s_axi_rready => auto_cc_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => auto_cc_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => auto_cc_to_auto_ds_RVALID,
      s_axi_wdata(511 downto 0) => auto_cc_to_auto_ds_WDATA(511 downto 0),
      s_axi_wlast => auto_cc_to_auto_ds_WLAST,
      s_axi_wready => auto_cc_to_auto_ds_WREADY,
      s_axi_wstrb(63 downto 0) => auto_cc_to_auto_ds_WSTRB(63 downto 0),
      s_axi_wvalid => auto_cc_to_auto_ds_WVALID
    );
auto_pc: component bram_lutwave_auto_pc_12
     port map (
      aclk => M_ACLK_1,
      aresetn => M_ARESETN_1,
      m_axi_araddr(39 downto 0) => auto_pc_to_m11_couplers_ARADDR(39 downto 0),
      m_axi_arprot(2 downto 0) => auto_pc_to_m11_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_pc_to_m11_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m11_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_pc_to_m11_couplers_AWADDR(39 downto 0),
      m_axi_awprot(2 downto 0) => auto_pc_to_m11_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_pc_to_m11_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m11_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m11_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m11_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m11_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m11_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m11_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m11_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m11_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m11_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m11_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m11_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m11_couplers_WVALID,
      s_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => auto_ds_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => auto_ds_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      s_axi_bready => auto_ds_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => auto_ds_to_auto_pc_RLAST,
      s_axi_rready => auto_ds_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => auto_ds_to_auto_pc_WLAST,
      s_axi_wready => auto_ds_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => auto_ds_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m12_couplers_imp_7DDEJF is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    M_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_arlock : out STD_LOGIC;
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    M_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_awlock : out STD_LOGIC;
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    M_AXI_rlast : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    M_AXI_wlast : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    S_AXI_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m12_couplers_imp_7DDEJF;

architecture STRUCTURE of m12_couplers_imp_7DDEJF is
  component bram_lutwave_auto_cc_15 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_cc_15;
  component bram_lutwave_auto_ds_17 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_ds_17;
  signal M_ACLK_1 : STD_LOGIC;
  signal M_ARESETN_1 : STD_LOGIC;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_cc_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal auto_cc_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_cc_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_ARVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal auto_cc_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_cc_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_AWVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_BREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_BVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal auto_cc_to_auto_ds_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_RLAST : STD_LOGIC;
  signal auto_cc_to_auto_ds_RREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_RVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal auto_cc_to_auto_ds_WLAST : STD_LOGIC;
  signal auto_cc_to_auto_ds_WREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal auto_cc_to_auto_ds_WVALID : STD_LOGIC;
  signal auto_ds_to_m12_couplers_ARADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal auto_ds_to_m12_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_m12_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_m12_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_m12_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_m12_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_m12_couplers_ARREADY : STD_LOGIC;
  signal auto_ds_to_m12_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_m12_couplers_ARVALID : STD_LOGIC;
  signal auto_ds_to_m12_couplers_AWADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal auto_ds_to_m12_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_m12_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_m12_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_m12_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_m12_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_m12_couplers_AWREADY : STD_LOGIC;
  signal auto_ds_to_m12_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_m12_couplers_AWVALID : STD_LOGIC;
  signal auto_ds_to_m12_couplers_BREADY : STD_LOGIC;
  signal auto_ds_to_m12_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_m12_couplers_BVALID : STD_LOGIC;
  signal auto_ds_to_m12_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal auto_ds_to_m12_couplers_RLAST : STD_LOGIC;
  signal auto_ds_to_m12_couplers_RREADY : STD_LOGIC;
  signal auto_ds_to_m12_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_m12_couplers_RVALID : STD_LOGIC;
  signal auto_ds_to_m12_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal auto_ds_to_m12_couplers_WLAST : STD_LOGIC;
  signal auto_ds_to_m12_couplers_WREADY : STD_LOGIC;
  signal auto_ds_to_m12_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_ds_to_m12_couplers_WVALID : STD_LOGIC;
  signal m12_couplers_to_auto_cc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m12_couplers_to_auto_cc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m12_couplers_to_auto_cc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m12_couplers_to_auto_cc_ARID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_auto_cc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m12_couplers_to_auto_cc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_auto_cc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m12_couplers_to_auto_cc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m12_couplers_to_auto_cc_ARREADY : STD_LOGIC;
  signal m12_couplers_to_auto_cc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m12_couplers_to_auto_cc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m12_couplers_to_auto_cc_ARVALID : STD_LOGIC;
  signal m12_couplers_to_auto_cc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m12_couplers_to_auto_cc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m12_couplers_to_auto_cc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m12_couplers_to_auto_cc_AWID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_auto_cc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m12_couplers_to_auto_cc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_auto_cc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m12_couplers_to_auto_cc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m12_couplers_to_auto_cc_AWREADY : STD_LOGIC;
  signal m12_couplers_to_auto_cc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m12_couplers_to_auto_cc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m12_couplers_to_auto_cc_AWVALID : STD_LOGIC;
  signal m12_couplers_to_auto_cc_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_auto_cc_BREADY : STD_LOGIC;
  signal m12_couplers_to_auto_cc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m12_couplers_to_auto_cc_BVALID : STD_LOGIC;
  signal m12_couplers_to_auto_cc_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal m12_couplers_to_auto_cc_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_auto_cc_RLAST : STD_LOGIC;
  signal m12_couplers_to_auto_cc_RREADY : STD_LOGIC;
  signal m12_couplers_to_auto_cc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m12_couplers_to_auto_cc_RVALID : STD_LOGIC;
  signal m12_couplers_to_auto_cc_WDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal m12_couplers_to_auto_cc_WLAST : STD_LOGIC;
  signal m12_couplers_to_auto_cc_WREADY : STD_LOGIC;
  signal m12_couplers_to_auto_cc_WSTRB : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal m12_couplers_to_auto_cc_WVALID : STD_LOGIC;
  signal NLW_auto_ds_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_auto_ds_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_auto_ds_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_auto_ds_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  M_ACLK_1 <= M_ACLK;
  M_ARESETN_1 <= M_ARESETN;
  M_AXI_araddr(14 downto 0) <= auto_ds_to_m12_couplers_ARADDR(14 downto 0);
  M_AXI_arburst(1 downto 0) <= auto_ds_to_m12_couplers_ARBURST(1 downto 0);
  M_AXI_arcache(3 downto 0) <= auto_ds_to_m12_couplers_ARCACHE(3 downto 0);
  M_AXI_arlen(7 downto 0) <= auto_ds_to_m12_couplers_ARLEN(7 downto 0);
  M_AXI_arlock <= auto_ds_to_m12_couplers_ARLOCK(0);
  M_AXI_arprot(2 downto 0) <= auto_ds_to_m12_couplers_ARPROT(2 downto 0);
  M_AXI_arsize(2 downto 0) <= auto_ds_to_m12_couplers_ARSIZE(2 downto 0);
  M_AXI_arvalid <= auto_ds_to_m12_couplers_ARVALID;
  M_AXI_awaddr(14 downto 0) <= auto_ds_to_m12_couplers_AWADDR(14 downto 0);
  M_AXI_awburst(1 downto 0) <= auto_ds_to_m12_couplers_AWBURST(1 downto 0);
  M_AXI_awcache(3 downto 0) <= auto_ds_to_m12_couplers_AWCACHE(3 downto 0);
  M_AXI_awlen(7 downto 0) <= auto_ds_to_m12_couplers_AWLEN(7 downto 0);
  M_AXI_awlock <= auto_ds_to_m12_couplers_AWLOCK(0);
  M_AXI_awprot(2 downto 0) <= auto_ds_to_m12_couplers_AWPROT(2 downto 0);
  M_AXI_awsize(2 downto 0) <= auto_ds_to_m12_couplers_AWSIZE(2 downto 0);
  M_AXI_awvalid <= auto_ds_to_m12_couplers_AWVALID;
  M_AXI_bready <= auto_ds_to_m12_couplers_BREADY;
  M_AXI_rready <= auto_ds_to_m12_couplers_RREADY;
  M_AXI_wdata(127 downto 0) <= auto_ds_to_m12_couplers_WDATA(127 downto 0);
  M_AXI_wlast <= auto_ds_to_m12_couplers_WLAST;
  M_AXI_wstrb(15 downto 0) <= auto_ds_to_m12_couplers_WSTRB(15 downto 0);
  M_AXI_wvalid <= auto_ds_to_m12_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m12_couplers_to_auto_cc_ARREADY;
  S_AXI_awready <= m12_couplers_to_auto_cc_AWREADY;
  S_AXI_bid(0) <= m12_couplers_to_auto_cc_BID(0);
  S_AXI_bresp(1 downto 0) <= m12_couplers_to_auto_cc_BRESP(1 downto 0);
  S_AXI_bvalid <= m12_couplers_to_auto_cc_BVALID;
  S_AXI_rdata(511 downto 0) <= m12_couplers_to_auto_cc_RDATA(511 downto 0);
  S_AXI_rid(0) <= m12_couplers_to_auto_cc_RID(0);
  S_AXI_rlast <= m12_couplers_to_auto_cc_RLAST;
  S_AXI_rresp(1 downto 0) <= m12_couplers_to_auto_cc_RRESP(1 downto 0);
  S_AXI_rvalid <= m12_couplers_to_auto_cc_RVALID;
  S_AXI_wready <= m12_couplers_to_auto_cc_WREADY;
  auto_ds_to_m12_couplers_ARREADY <= M_AXI_arready;
  auto_ds_to_m12_couplers_AWREADY <= M_AXI_awready;
  auto_ds_to_m12_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_ds_to_m12_couplers_BVALID <= M_AXI_bvalid;
  auto_ds_to_m12_couplers_RDATA(127 downto 0) <= M_AXI_rdata(127 downto 0);
  auto_ds_to_m12_couplers_RLAST <= M_AXI_rlast;
  auto_ds_to_m12_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_ds_to_m12_couplers_RVALID <= M_AXI_rvalid;
  auto_ds_to_m12_couplers_WREADY <= M_AXI_wready;
  m12_couplers_to_auto_cc_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m12_couplers_to_auto_cc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m12_couplers_to_auto_cc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m12_couplers_to_auto_cc_ARID(0) <= S_AXI_arid(0);
  m12_couplers_to_auto_cc_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m12_couplers_to_auto_cc_ARLOCK(0) <= S_AXI_arlock(0);
  m12_couplers_to_auto_cc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m12_couplers_to_auto_cc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m12_couplers_to_auto_cc_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m12_couplers_to_auto_cc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m12_couplers_to_auto_cc_ARVALID <= S_AXI_arvalid;
  m12_couplers_to_auto_cc_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m12_couplers_to_auto_cc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m12_couplers_to_auto_cc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m12_couplers_to_auto_cc_AWID(0) <= S_AXI_awid(0);
  m12_couplers_to_auto_cc_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m12_couplers_to_auto_cc_AWLOCK(0) <= S_AXI_awlock(0);
  m12_couplers_to_auto_cc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m12_couplers_to_auto_cc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m12_couplers_to_auto_cc_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m12_couplers_to_auto_cc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m12_couplers_to_auto_cc_AWVALID <= S_AXI_awvalid;
  m12_couplers_to_auto_cc_BREADY <= S_AXI_bready;
  m12_couplers_to_auto_cc_RREADY <= S_AXI_rready;
  m12_couplers_to_auto_cc_WDATA(511 downto 0) <= S_AXI_wdata(511 downto 0);
  m12_couplers_to_auto_cc_WLAST <= S_AXI_wlast;
  m12_couplers_to_auto_cc_WSTRB(63 downto 0) <= S_AXI_wstrb(63 downto 0);
  m12_couplers_to_auto_cc_WVALID <= S_AXI_wvalid;
auto_cc: component bram_lutwave_auto_cc_15
     port map (
      m_axi_aclk => M_ACLK_1,
      m_axi_araddr(14 downto 0) => auto_cc_to_auto_ds_ARADDR(14 downto 0),
      m_axi_arburst(1 downto 0) => auto_cc_to_auto_ds_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_cc_to_auto_ds_ARCACHE(3 downto 0),
      m_axi_aresetn => M_ARESETN_1,
      m_axi_arid(0) => auto_cc_to_auto_ds_ARID(0),
      m_axi_arlen(7 downto 0) => auto_cc_to_auto_ds_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_cc_to_auto_ds_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_cc_to_auto_ds_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_cc_to_auto_ds_ARQOS(3 downto 0),
      m_axi_arready => auto_cc_to_auto_ds_ARREADY,
      m_axi_arregion(3 downto 0) => auto_cc_to_auto_ds_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_cc_to_auto_ds_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_cc_to_auto_ds_ARVALID,
      m_axi_awaddr(14 downto 0) => auto_cc_to_auto_ds_AWADDR(14 downto 0),
      m_axi_awburst(1 downto 0) => auto_cc_to_auto_ds_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_cc_to_auto_ds_AWCACHE(3 downto 0),
      m_axi_awid(0) => auto_cc_to_auto_ds_AWID(0),
      m_axi_awlen(7 downto 0) => auto_cc_to_auto_ds_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_cc_to_auto_ds_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_cc_to_auto_ds_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_cc_to_auto_ds_AWQOS(3 downto 0),
      m_axi_awready => auto_cc_to_auto_ds_AWREADY,
      m_axi_awregion(3 downto 0) => auto_cc_to_auto_ds_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_cc_to_auto_ds_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_cc_to_auto_ds_AWVALID,
      m_axi_bid(0) => auto_cc_to_auto_ds_BID(0),
      m_axi_bready => auto_cc_to_auto_ds_BREADY,
      m_axi_bresp(1 downto 0) => auto_cc_to_auto_ds_BRESP(1 downto 0),
      m_axi_bvalid => auto_cc_to_auto_ds_BVALID,
      m_axi_rdata(511 downto 0) => auto_cc_to_auto_ds_RDATA(511 downto 0),
      m_axi_rid(0) => auto_cc_to_auto_ds_RID(0),
      m_axi_rlast => auto_cc_to_auto_ds_RLAST,
      m_axi_rready => auto_cc_to_auto_ds_RREADY,
      m_axi_rresp(1 downto 0) => auto_cc_to_auto_ds_RRESP(1 downto 0),
      m_axi_rvalid => auto_cc_to_auto_ds_RVALID,
      m_axi_wdata(511 downto 0) => auto_cc_to_auto_ds_WDATA(511 downto 0),
      m_axi_wlast => auto_cc_to_auto_ds_WLAST,
      m_axi_wready => auto_cc_to_auto_ds_WREADY,
      m_axi_wstrb(63 downto 0) => auto_cc_to_auto_ds_WSTRB(63 downto 0),
      m_axi_wvalid => auto_cc_to_auto_ds_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(14 downto 0) => m12_couplers_to_auto_cc_ARADDR(14 downto 0),
      s_axi_arburst(1 downto 0) => m12_couplers_to_auto_cc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m12_couplers_to_auto_cc_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arid(0) => m12_couplers_to_auto_cc_ARID(0),
      s_axi_arlen(7 downto 0) => m12_couplers_to_auto_cc_ARLEN(7 downto 0),
      s_axi_arlock(0) => m12_couplers_to_auto_cc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m12_couplers_to_auto_cc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m12_couplers_to_auto_cc_ARQOS(3 downto 0),
      s_axi_arready => m12_couplers_to_auto_cc_ARREADY,
      s_axi_arregion(3 downto 0) => m12_couplers_to_auto_cc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m12_couplers_to_auto_cc_ARSIZE(2 downto 0),
      s_axi_arvalid => m12_couplers_to_auto_cc_ARVALID,
      s_axi_awaddr(14 downto 0) => m12_couplers_to_auto_cc_AWADDR(14 downto 0),
      s_axi_awburst(1 downto 0) => m12_couplers_to_auto_cc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m12_couplers_to_auto_cc_AWCACHE(3 downto 0),
      s_axi_awid(0) => m12_couplers_to_auto_cc_AWID(0),
      s_axi_awlen(7 downto 0) => m12_couplers_to_auto_cc_AWLEN(7 downto 0),
      s_axi_awlock(0) => m12_couplers_to_auto_cc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m12_couplers_to_auto_cc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m12_couplers_to_auto_cc_AWQOS(3 downto 0),
      s_axi_awready => m12_couplers_to_auto_cc_AWREADY,
      s_axi_awregion(3 downto 0) => m12_couplers_to_auto_cc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m12_couplers_to_auto_cc_AWSIZE(2 downto 0),
      s_axi_awvalid => m12_couplers_to_auto_cc_AWVALID,
      s_axi_bid(0) => m12_couplers_to_auto_cc_BID(0),
      s_axi_bready => m12_couplers_to_auto_cc_BREADY,
      s_axi_bresp(1 downto 0) => m12_couplers_to_auto_cc_BRESP(1 downto 0),
      s_axi_bvalid => m12_couplers_to_auto_cc_BVALID,
      s_axi_rdata(511 downto 0) => m12_couplers_to_auto_cc_RDATA(511 downto 0),
      s_axi_rid(0) => m12_couplers_to_auto_cc_RID(0),
      s_axi_rlast => m12_couplers_to_auto_cc_RLAST,
      s_axi_rready => m12_couplers_to_auto_cc_RREADY,
      s_axi_rresp(1 downto 0) => m12_couplers_to_auto_cc_RRESP(1 downto 0),
      s_axi_rvalid => m12_couplers_to_auto_cc_RVALID,
      s_axi_wdata(511 downto 0) => m12_couplers_to_auto_cc_WDATA(511 downto 0),
      s_axi_wlast => m12_couplers_to_auto_cc_WLAST,
      s_axi_wready => m12_couplers_to_auto_cc_WREADY,
      s_axi_wstrb(63 downto 0) => m12_couplers_to_auto_cc_WSTRB(63 downto 0),
      s_axi_wvalid => m12_couplers_to_auto_cc_WVALID
    );
auto_ds: component bram_lutwave_auto_ds_17
     port map (
      m_axi_araddr(14 downto 0) => auto_ds_to_m12_couplers_ARADDR(14 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_m12_couplers_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_m12_couplers_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_m12_couplers_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_m12_couplers_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_m12_couplers_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_auto_ds_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => auto_ds_to_m12_couplers_ARREADY,
      m_axi_arregion(3 downto 0) => NLW_auto_ds_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_m12_couplers_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_m12_couplers_ARVALID,
      m_axi_awaddr(14 downto 0) => auto_ds_to_m12_couplers_AWADDR(14 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_m12_couplers_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_m12_couplers_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_m12_couplers_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_m12_couplers_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_m12_couplers_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_auto_ds_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => auto_ds_to_m12_couplers_AWREADY,
      m_axi_awregion(3 downto 0) => NLW_auto_ds_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_m12_couplers_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_m12_couplers_AWVALID,
      m_axi_bready => auto_ds_to_m12_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_m12_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_m12_couplers_BVALID,
      m_axi_rdata(127 downto 0) => auto_ds_to_m12_couplers_RDATA(127 downto 0),
      m_axi_rlast => auto_ds_to_m12_couplers_RLAST,
      m_axi_rready => auto_ds_to_m12_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_m12_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_m12_couplers_RVALID,
      m_axi_wdata(127 downto 0) => auto_ds_to_m12_couplers_WDATA(127 downto 0),
      m_axi_wlast => auto_ds_to_m12_couplers_WLAST,
      m_axi_wready => auto_ds_to_m12_couplers_WREADY,
      m_axi_wstrb(15 downto 0) => auto_ds_to_m12_couplers_WSTRB(15 downto 0),
      m_axi_wvalid => auto_ds_to_m12_couplers_WVALID,
      s_axi_aclk => M_ACLK_1,
      s_axi_araddr(14 downto 0) => auto_cc_to_auto_ds_ARADDR(14 downto 0),
      s_axi_arburst(1 downto 0) => auto_cc_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_cc_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => M_ARESETN_1,
      s_axi_arid(0) => auto_cc_to_auto_ds_ARID(0),
      s_axi_arlen(7 downto 0) => auto_cc_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_cc_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_cc_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_cc_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => auto_cc_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => auto_cc_to_auto_ds_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_cc_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_cc_to_auto_ds_ARVALID,
      s_axi_awaddr(14 downto 0) => auto_cc_to_auto_ds_AWADDR(14 downto 0),
      s_axi_awburst(1 downto 0) => auto_cc_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_cc_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awid(0) => auto_cc_to_auto_ds_AWID(0),
      s_axi_awlen(7 downto 0) => auto_cc_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_cc_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_cc_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_cc_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => auto_cc_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => auto_cc_to_auto_ds_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_cc_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_cc_to_auto_ds_AWVALID,
      s_axi_bid(0) => auto_cc_to_auto_ds_BID(0),
      s_axi_bready => auto_cc_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => auto_cc_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => auto_cc_to_auto_ds_BVALID,
      s_axi_rdata(511 downto 0) => auto_cc_to_auto_ds_RDATA(511 downto 0),
      s_axi_rid(0) => auto_cc_to_auto_ds_RID(0),
      s_axi_rlast => auto_cc_to_auto_ds_RLAST,
      s_axi_rready => auto_cc_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => auto_cc_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => auto_cc_to_auto_ds_RVALID,
      s_axi_wdata(511 downto 0) => auto_cc_to_auto_ds_WDATA(511 downto 0),
      s_axi_wlast => auto_cc_to_auto_ds_WLAST,
      s_axi_wready => auto_cc_to_auto_ds_WREADY,
      s_axi_wstrb(63 downto 0) => auto_cc_to_auto_ds_WSTRB(63 downto 0),
      s_axi_wvalid => auto_cc_to_auto_ds_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m13_couplers_imp_3T328R is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_arlock : out STD_LOGIC;
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_awlock : out STD_LOGIC;
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rlast : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wlast : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    S_AXI_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m13_couplers_imp_3T328R;

architecture STRUCTURE of m13_couplers_imp_3T328R is
  component bram_lutwave_auto_cc_16 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_cc_16;
  component bram_lutwave_auto_ds_18 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_ds_18;
  signal M_ACLK_1 : STD_LOGIC;
  signal M_ARESETN_1 : STD_LOGIC;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_cc_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal auto_cc_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_cc_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_ARVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal auto_cc_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_cc_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_AWVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_BREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_BVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal auto_cc_to_auto_ds_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_RLAST : STD_LOGIC;
  signal auto_cc_to_auto_ds_RREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_RVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal auto_cc_to_auto_ds_WLAST : STD_LOGIC;
  signal auto_cc_to_auto_ds_WREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal auto_cc_to_auto_ds_WVALID : STD_LOGIC;
  signal auto_ds_to_m13_couplers_ARADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal auto_ds_to_m13_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_m13_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_m13_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_m13_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_m13_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_m13_couplers_ARREADY : STD_LOGIC;
  signal auto_ds_to_m13_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_m13_couplers_ARVALID : STD_LOGIC;
  signal auto_ds_to_m13_couplers_AWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal auto_ds_to_m13_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_m13_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_m13_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_m13_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_m13_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_m13_couplers_AWREADY : STD_LOGIC;
  signal auto_ds_to_m13_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_m13_couplers_AWVALID : STD_LOGIC;
  signal auto_ds_to_m13_couplers_BREADY : STD_LOGIC;
  signal auto_ds_to_m13_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_m13_couplers_BVALID : STD_LOGIC;
  signal auto_ds_to_m13_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_m13_couplers_RLAST : STD_LOGIC;
  signal auto_ds_to_m13_couplers_RREADY : STD_LOGIC;
  signal auto_ds_to_m13_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_m13_couplers_RVALID : STD_LOGIC;
  signal auto_ds_to_m13_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_m13_couplers_WLAST : STD_LOGIC;
  signal auto_ds_to_m13_couplers_WREADY : STD_LOGIC;
  signal auto_ds_to_m13_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_m13_couplers_WVALID : STD_LOGIC;
  signal m13_couplers_to_auto_cc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m13_couplers_to_auto_cc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m13_couplers_to_auto_cc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m13_couplers_to_auto_cc_ARID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_auto_cc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m13_couplers_to_auto_cc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_auto_cc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m13_couplers_to_auto_cc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m13_couplers_to_auto_cc_ARREADY : STD_LOGIC;
  signal m13_couplers_to_auto_cc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m13_couplers_to_auto_cc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m13_couplers_to_auto_cc_ARVALID : STD_LOGIC;
  signal m13_couplers_to_auto_cc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m13_couplers_to_auto_cc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m13_couplers_to_auto_cc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m13_couplers_to_auto_cc_AWID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_auto_cc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m13_couplers_to_auto_cc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_auto_cc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m13_couplers_to_auto_cc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m13_couplers_to_auto_cc_AWREADY : STD_LOGIC;
  signal m13_couplers_to_auto_cc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m13_couplers_to_auto_cc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m13_couplers_to_auto_cc_AWVALID : STD_LOGIC;
  signal m13_couplers_to_auto_cc_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_auto_cc_BREADY : STD_LOGIC;
  signal m13_couplers_to_auto_cc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m13_couplers_to_auto_cc_BVALID : STD_LOGIC;
  signal m13_couplers_to_auto_cc_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal m13_couplers_to_auto_cc_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_auto_cc_RLAST : STD_LOGIC;
  signal m13_couplers_to_auto_cc_RREADY : STD_LOGIC;
  signal m13_couplers_to_auto_cc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m13_couplers_to_auto_cc_RVALID : STD_LOGIC;
  signal m13_couplers_to_auto_cc_WDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal m13_couplers_to_auto_cc_WLAST : STD_LOGIC;
  signal m13_couplers_to_auto_cc_WREADY : STD_LOGIC;
  signal m13_couplers_to_auto_cc_WSTRB : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal m13_couplers_to_auto_cc_WVALID : STD_LOGIC;
  signal NLW_auto_ds_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_auto_ds_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_auto_ds_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_auto_ds_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  M_ACLK_1 <= M_ACLK;
  M_ARESETN_1 <= M_ARESETN;
  M_AXI_araddr(12 downto 0) <= auto_ds_to_m13_couplers_ARADDR(12 downto 0);
  M_AXI_arburst(1 downto 0) <= auto_ds_to_m13_couplers_ARBURST(1 downto 0);
  M_AXI_arcache(3 downto 0) <= auto_ds_to_m13_couplers_ARCACHE(3 downto 0);
  M_AXI_arlen(7 downto 0) <= auto_ds_to_m13_couplers_ARLEN(7 downto 0);
  M_AXI_arlock <= auto_ds_to_m13_couplers_ARLOCK(0);
  M_AXI_arprot(2 downto 0) <= auto_ds_to_m13_couplers_ARPROT(2 downto 0);
  M_AXI_arsize(2 downto 0) <= auto_ds_to_m13_couplers_ARSIZE(2 downto 0);
  M_AXI_arvalid <= auto_ds_to_m13_couplers_ARVALID;
  M_AXI_awaddr(12 downto 0) <= auto_ds_to_m13_couplers_AWADDR(12 downto 0);
  M_AXI_awburst(1 downto 0) <= auto_ds_to_m13_couplers_AWBURST(1 downto 0);
  M_AXI_awcache(3 downto 0) <= auto_ds_to_m13_couplers_AWCACHE(3 downto 0);
  M_AXI_awlen(7 downto 0) <= auto_ds_to_m13_couplers_AWLEN(7 downto 0);
  M_AXI_awlock <= auto_ds_to_m13_couplers_AWLOCK(0);
  M_AXI_awprot(2 downto 0) <= auto_ds_to_m13_couplers_AWPROT(2 downto 0);
  M_AXI_awsize(2 downto 0) <= auto_ds_to_m13_couplers_AWSIZE(2 downto 0);
  M_AXI_awvalid <= auto_ds_to_m13_couplers_AWVALID;
  M_AXI_bready <= auto_ds_to_m13_couplers_BREADY;
  M_AXI_rready <= auto_ds_to_m13_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_ds_to_m13_couplers_WDATA(31 downto 0);
  M_AXI_wlast <= auto_ds_to_m13_couplers_WLAST;
  M_AXI_wstrb(3 downto 0) <= auto_ds_to_m13_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_ds_to_m13_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m13_couplers_to_auto_cc_ARREADY;
  S_AXI_awready <= m13_couplers_to_auto_cc_AWREADY;
  S_AXI_bid(0) <= m13_couplers_to_auto_cc_BID(0);
  S_AXI_bresp(1 downto 0) <= m13_couplers_to_auto_cc_BRESP(1 downto 0);
  S_AXI_bvalid <= m13_couplers_to_auto_cc_BVALID;
  S_AXI_rdata(511 downto 0) <= m13_couplers_to_auto_cc_RDATA(511 downto 0);
  S_AXI_rid(0) <= m13_couplers_to_auto_cc_RID(0);
  S_AXI_rlast <= m13_couplers_to_auto_cc_RLAST;
  S_AXI_rresp(1 downto 0) <= m13_couplers_to_auto_cc_RRESP(1 downto 0);
  S_AXI_rvalid <= m13_couplers_to_auto_cc_RVALID;
  S_AXI_wready <= m13_couplers_to_auto_cc_WREADY;
  auto_ds_to_m13_couplers_ARREADY <= M_AXI_arready;
  auto_ds_to_m13_couplers_AWREADY <= M_AXI_awready;
  auto_ds_to_m13_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_ds_to_m13_couplers_BVALID <= M_AXI_bvalid;
  auto_ds_to_m13_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_ds_to_m13_couplers_RLAST <= M_AXI_rlast;
  auto_ds_to_m13_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_ds_to_m13_couplers_RVALID <= M_AXI_rvalid;
  auto_ds_to_m13_couplers_WREADY <= M_AXI_wready;
  m13_couplers_to_auto_cc_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m13_couplers_to_auto_cc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m13_couplers_to_auto_cc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m13_couplers_to_auto_cc_ARID(0) <= S_AXI_arid(0);
  m13_couplers_to_auto_cc_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m13_couplers_to_auto_cc_ARLOCK(0) <= S_AXI_arlock(0);
  m13_couplers_to_auto_cc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m13_couplers_to_auto_cc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m13_couplers_to_auto_cc_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m13_couplers_to_auto_cc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m13_couplers_to_auto_cc_ARVALID <= S_AXI_arvalid;
  m13_couplers_to_auto_cc_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m13_couplers_to_auto_cc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m13_couplers_to_auto_cc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m13_couplers_to_auto_cc_AWID(0) <= S_AXI_awid(0);
  m13_couplers_to_auto_cc_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m13_couplers_to_auto_cc_AWLOCK(0) <= S_AXI_awlock(0);
  m13_couplers_to_auto_cc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m13_couplers_to_auto_cc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m13_couplers_to_auto_cc_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m13_couplers_to_auto_cc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m13_couplers_to_auto_cc_AWVALID <= S_AXI_awvalid;
  m13_couplers_to_auto_cc_BREADY <= S_AXI_bready;
  m13_couplers_to_auto_cc_RREADY <= S_AXI_rready;
  m13_couplers_to_auto_cc_WDATA(511 downto 0) <= S_AXI_wdata(511 downto 0);
  m13_couplers_to_auto_cc_WLAST <= S_AXI_wlast;
  m13_couplers_to_auto_cc_WSTRB(63 downto 0) <= S_AXI_wstrb(63 downto 0);
  m13_couplers_to_auto_cc_WVALID <= S_AXI_wvalid;
auto_cc: component bram_lutwave_auto_cc_16
     port map (
      m_axi_aclk => M_ACLK_1,
      m_axi_araddr(12 downto 0) => auto_cc_to_auto_ds_ARADDR(12 downto 0),
      m_axi_arburst(1 downto 0) => auto_cc_to_auto_ds_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_cc_to_auto_ds_ARCACHE(3 downto 0),
      m_axi_aresetn => M_ARESETN_1,
      m_axi_arid(0) => auto_cc_to_auto_ds_ARID(0),
      m_axi_arlen(7 downto 0) => auto_cc_to_auto_ds_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_cc_to_auto_ds_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_cc_to_auto_ds_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_cc_to_auto_ds_ARQOS(3 downto 0),
      m_axi_arready => auto_cc_to_auto_ds_ARREADY,
      m_axi_arregion(3 downto 0) => auto_cc_to_auto_ds_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_cc_to_auto_ds_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_cc_to_auto_ds_ARVALID,
      m_axi_awaddr(12 downto 0) => auto_cc_to_auto_ds_AWADDR(12 downto 0),
      m_axi_awburst(1 downto 0) => auto_cc_to_auto_ds_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_cc_to_auto_ds_AWCACHE(3 downto 0),
      m_axi_awid(0) => auto_cc_to_auto_ds_AWID(0),
      m_axi_awlen(7 downto 0) => auto_cc_to_auto_ds_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_cc_to_auto_ds_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_cc_to_auto_ds_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_cc_to_auto_ds_AWQOS(3 downto 0),
      m_axi_awready => auto_cc_to_auto_ds_AWREADY,
      m_axi_awregion(3 downto 0) => auto_cc_to_auto_ds_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_cc_to_auto_ds_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_cc_to_auto_ds_AWVALID,
      m_axi_bid(0) => auto_cc_to_auto_ds_BID(0),
      m_axi_bready => auto_cc_to_auto_ds_BREADY,
      m_axi_bresp(1 downto 0) => auto_cc_to_auto_ds_BRESP(1 downto 0),
      m_axi_bvalid => auto_cc_to_auto_ds_BVALID,
      m_axi_rdata(511 downto 0) => auto_cc_to_auto_ds_RDATA(511 downto 0),
      m_axi_rid(0) => auto_cc_to_auto_ds_RID(0),
      m_axi_rlast => auto_cc_to_auto_ds_RLAST,
      m_axi_rready => auto_cc_to_auto_ds_RREADY,
      m_axi_rresp(1 downto 0) => auto_cc_to_auto_ds_RRESP(1 downto 0),
      m_axi_rvalid => auto_cc_to_auto_ds_RVALID,
      m_axi_wdata(511 downto 0) => auto_cc_to_auto_ds_WDATA(511 downto 0),
      m_axi_wlast => auto_cc_to_auto_ds_WLAST,
      m_axi_wready => auto_cc_to_auto_ds_WREADY,
      m_axi_wstrb(63 downto 0) => auto_cc_to_auto_ds_WSTRB(63 downto 0),
      m_axi_wvalid => auto_cc_to_auto_ds_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(12 downto 0) => m13_couplers_to_auto_cc_ARADDR(12 downto 0),
      s_axi_arburst(1 downto 0) => m13_couplers_to_auto_cc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m13_couplers_to_auto_cc_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arid(0) => m13_couplers_to_auto_cc_ARID(0),
      s_axi_arlen(7 downto 0) => m13_couplers_to_auto_cc_ARLEN(7 downto 0),
      s_axi_arlock(0) => m13_couplers_to_auto_cc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m13_couplers_to_auto_cc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m13_couplers_to_auto_cc_ARQOS(3 downto 0),
      s_axi_arready => m13_couplers_to_auto_cc_ARREADY,
      s_axi_arregion(3 downto 0) => m13_couplers_to_auto_cc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m13_couplers_to_auto_cc_ARSIZE(2 downto 0),
      s_axi_arvalid => m13_couplers_to_auto_cc_ARVALID,
      s_axi_awaddr(12 downto 0) => m13_couplers_to_auto_cc_AWADDR(12 downto 0),
      s_axi_awburst(1 downto 0) => m13_couplers_to_auto_cc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m13_couplers_to_auto_cc_AWCACHE(3 downto 0),
      s_axi_awid(0) => m13_couplers_to_auto_cc_AWID(0),
      s_axi_awlen(7 downto 0) => m13_couplers_to_auto_cc_AWLEN(7 downto 0),
      s_axi_awlock(0) => m13_couplers_to_auto_cc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m13_couplers_to_auto_cc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m13_couplers_to_auto_cc_AWQOS(3 downto 0),
      s_axi_awready => m13_couplers_to_auto_cc_AWREADY,
      s_axi_awregion(3 downto 0) => m13_couplers_to_auto_cc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m13_couplers_to_auto_cc_AWSIZE(2 downto 0),
      s_axi_awvalid => m13_couplers_to_auto_cc_AWVALID,
      s_axi_bid(0) => m13_couplers_to_auto_cc_BID(0),
      s_axi_bready => m13_couplers_to_auto_cc_BREADY,
      s_axi_bresp(1 downto 0) => m13_couplers_to_auto_cc_BRESP(1 downto 0),
      s_axi_bvalid => m13_couplers_to_auto_cc_BVALID,
      s_axi_rdata(511 downto 0) => m13_couplers_to_auto_cc_RDATA(511 downto 0),
      s_axi_rid(0) => m13_couplers_to_auto_cc_RID(0),
      s_axi_rlast => m13_couplers_to_auto_cc_RLAST,
      s_axi_rready => m13_couplers_to_auto_cc_RREADY,
      s_axi_rresp(1 downto 0) => m13_couplers_to_auto_cc_RRESP(1 downto 0),
      s_axi_rvalid => m13_couplers_to_auto_cc_RVALID,
      s_axi_wdata(511 downto 0) => m13_couplers_to_auto_cc_WDATA(511 downto 0),
      s_axi_wlast => m13_couplers_to_auto_cc_WLAST,
      s_axi_wready => m13_couplers_to_auto_cc_WREADY,
      s_axi_wstrb(63 downto 0) => m13_couplers_to_auto_cc_WSTRB(63 downto 0),
      s_axi_wvalid => m13_couplers_to_auto_cc_WVALID
    );
auto_ds: component bram_lutwave_auto_ds_18
     port map (
      m_axi_araddr(12 downto 0) => auto_ds_to_m13_couplers_ARADDR(12 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_m13_couplers_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_m13_couplers_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_m13_couplers_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_m13_couplers_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_m13_couplers_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_auto_ds_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => auto_ds_to_m13_couplers_ARREADY,
      m_axi_arregion(3 downto 0) => NLW_auto_ds_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_m13_couplers_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_m13_couplers_ARVALID,
      m_axi_awaddr(12 downto 0) => auto_ds_to_m13_couplers_AWADDR(12 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_m13_couplers_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_m13_couplers_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_m13_couplers_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_m13_couplers_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_m13_couplers_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_auto_ds_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => auto_ds_to_m13_couplers_AWREADY,
      m_axi_awregion(3 downto 0) => NLW_auto_ds_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_m13_couplers_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_m13_couplers_AWVALID,
      m_axi_bready => auto_ds_to_m13_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_m13_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_m13_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_ds_to_m13_couplers_RDATA(31 downto 0),
      m_axi_rlast => auto_ds_to_m13_couplers_RLAST,
      m_axi_rready => auto_ds_to_m13_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_m13_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_m13_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_ds_to_m13_couplers_WDATA(31 downto 0),
      m_axi_wlast => auto_ds_to_m13_couplers_WLAST,
      m_axi_wready => auto_ds_to_m13_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_ds_to_m13_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_ds_to_m13_couplers_WVALID,
      s_axi_aclk => M_ACLK_1,
      s_axi_araddr(12 downto 0) => auto_cc_to_auto_ds_ARADDR(12 downto 0),
      s_axi_arburst(1 downto 0) => auto_cc_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_cc_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => M_ARESETN_1,
      s_axi_arid(0) => auto_cc_to_auto_ds_ARID(0),
      s_axi_arlen(7 downto 0) => auto_cc_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_cc_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_cc_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_cc_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => auto_cc_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => auto_cc_to_auto_ds_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_cc_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_cc_to_auto_ds_ARVALID,
      s_axi_awaddr(12 downto 0) => auto_cc_to_auto_ds_AWADDR(12 downto 0),
      s_axi_awburst(1 downto 0) => auto_cc_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_cc_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awid(0) => auto_cc_to_auto_ds_AWID(0),
      s_axi_awlen(7 downto 0) => auto_cc_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_cc_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_cc_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_cc_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => auto_cc_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => auto_cc_to_auto_ds_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_cc_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_cc_to_auto_ds_AWVALID,
      s_axi_bid(0) => auto_cc_to_auto_ds_BID(0),
      s_axi_bready => auto_cc_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => auto_cc_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => auto_cc_to_auto_ds_BVALID,
      s_axi_rdata(511 downto 0) => auto_cc_to_auto_ds_RDATA(511 downto 0),
      s_axi_rid(0) => auto_cc_to_auto_ds_RID(0),
      s_axi_rlast => auto_cc_to_auto_ds_RLAST,
      s_axi_rready => auto_cc_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => auto_cc_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => auto_cc_to_auto_ds_RVALID,
      s_axi_wdata(511 downto 0) => auto_cc_to_auto_ds_WDATA(511 downto 0),
      s_axi_wlast => auto_cc_to_auto_ds_WLAST,
      s_axi_wready => auto_cc_to_auto_ds_WREADY,
      s_axi_wstrb(63 downto 0) => auto_cc_to_auto_ds_WSTRB(63 downto 0),
      s_axi_wvalid => auto_cc_to_auto_ds_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m14_couplers_imp_SYL74R is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_arlock : out STD_LOGIC;
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_awlock : out STD_LOGIC;
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rlast : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wlast : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    S_AXI_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m14_couplers_imp_SYL74R;

architecture STRUCTURE of m14_couplers_imp_SYL74R is
  component bram_lutwave_auto_cc_17 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_cc_17;
  component bram_lutwave_auto_ds_19 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_ds_19;
  signal M_ACLK_1 : STD_LOGIC;
  signal M_ARESETN_1 : STD_LOGIC;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_cc_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal auto_cc_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_cc_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_ARVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal auto_cc_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_cc_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_cc_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_cc_to_auto_ds_AWVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_BREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_BVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal auto_cc_to_auto_ds_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_cc_to_auto_ds_RLAST : STD_LOGIC;
  signal auto_cc_to_auto_ds_RREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_cc_to_auto_ds_RVALID : STD_LOGIC;
  signal auto_cc_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal auto_cc_to_auto_ds_WLAST : STD_LOGIC;
  signal auto_cc_to_auto_ds_WREADY : STD_LOGIC;
  signal auto_cc_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal auto_cc_to_auto_ds_WVALID : STD_LOGIC;
  signal auto_ds_to_m14_couplers_ARADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal auto_ds_to_m14_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_m14_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_m14_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_m14_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_m14_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_m14_couplers_ARREADY : STD_LOGIC;
  signal auto_ds_to_m14_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_m14_couplers_ARVALID : STD_LOGIC;
  signal auto_ds_to_m14_couplers_AWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal auto_ds_to_m14_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_m14_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_m14_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_m14_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_m14_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_m14_couplers_AWREADY : STD_LOGIC;
  signal auto_ds_to_m14_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_m14_couplers_AWVALID : STD_LOGIC;
  signal auto_ds_to_m14_couplers_BREADY : STD_LOGIC;
  signal auto_ds_to_m14_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_m14_couplers_BVALID : STD_LOGIC;
  signal auto_ds_to_m14_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_m14_couplers_RLAST : STD_LOGIC;
  signal auto_ds_to_m14_couplers_RREADY : STD_LOGIC;
  signal auto_ds_to_m14_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_m14_couplers_RVALID : STD_LOGIC;
  signal auto_ds_to_m14_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_m14_couplers_WLAST : STD_LOGIC;
  signal auto_ds_to_m14_couplers_WREADY : STD_LOGIC;
  signal auto_ds_to_m14_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_m14_couplers_WVALID : STD_LOGIC;
  signal m14_couplers_to_auto_cc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m14_couplers_to_auto_cc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_auto_cc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m14_couplers_to_auto_cc_ARID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_auto_cc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m14_couplers_to_auto_cc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_auto_cc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m14_couplers_to_auto_cc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m14_couplers_to_auto_cc_ARREADY : STD_LOGIC;
  signal m14_couplers_to_auto_cc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m14_couplers_to_auto_cc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m14_couplers_to_auto_cc_ARVALID : STD_LOGIC;
  signal m14_couplers_to_auto_cc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m14_couplers_to_auto_cc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_auto_cc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m14_couplers_to_auto_cc_AWID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_auto_cc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m14_couplers_to_auto_cc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_auto_cc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m14_couplers_to_auto_cc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m14_couplers_to_auto_cc_AWREADY : STD_LOGIC;
  signal m14_couplers_to_auto_cc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m14_couplers_to_auto_cc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m14_couplers_to_auto_cc_AWVALID : STD_LOGIC;
  signal m14_couplers_to_auto_cc_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_auto_cc_BREADY : STD_LOGIC;
  signal m14_couplers_to_auto_cc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_auto_cc_BVALID : STD_LOGIC;
  signal m14_couplers_to_auto_cc_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal m14_couplers_to_auto_cc_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_auto_cc_RLAST : STD_LOGIC;
  signal m14_couplers_to_auto_cc_RREADY : STD_LOGIC;
  signal m14_couplers_to_auto_cc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_auto_cc_RVALID : STD_LOGIC;
  signal m14_couplers_to_auto_cc_WDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal m14_couplers_to_auto_cc_WLAST : STD_LOGIC;
  signal m14_couplers_to_auto_cc_WREADY : STD_LOGIC;
  signal m14_couplers_to_auto_cc_WSTRB : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal m14_couplers_to_auto_cc_WVALID : STD_LOGIC;
  signal NLW_auto_ds_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_auto_ds_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_auto_ds_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_auto_ds_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  M_ACLK_1 <= M_ACLK;
  M_ARESETN_1 <= M_ARESETN;
  M_AXI_araddr(12 downto 0) <= auto_ds_to_m14_couplers_ARADDR(12 downto 0);
  M_AXI_arburst(1 downto 0) <= auto_ds_to_m14_couplers_ARBURST(1 downto 0);
  M_AXI_arcache(3 downto 0) <= auto_ds_to_m14_couplers_ARCACHE(3 downto 0);
  M_AXI_arlen(7 downto 0) <= auto_ds_to_m14_couplers_ARLEN(7 downto 0);
  M_AXI_arlock <= auto_ds_to_m14_couplers_ARLOCK(0);
  M_AXI_arprot(2 downto 0) <= auto_ds_to_m14_couplers_ARPROT(2 downto 0);
  M_AXI_arsize(2 downto 0) <= auto_ds_to_m14_couplers_ARSIZE(2 downto 0);
  M_AXI_arvalid <= auto_ds_to_m14_couplers_ARVALID;
  M_AXI_awaddr(12 downto 0) <= auto_ds_to_m14_couplers_AWADDR(12 downto 0);
  M_AXI_awburst(1 downto 0) <= auto_ds_to_m14_couplers_AWBURST(1 downto 0);
  M_AXI_awcache(3 downto 0) <= auto_ds_to_m14_couplers_AWCACHE(3 downto 0);
  M_AXI_awlen(7 downto 0) <= auto_ds_to_m14_couplers_AWLEN(7 downto 0);
  M_AXI_awlock <= auto_ds_to_m14_couplers_AWLOCK(0);
  M_AXI_awprot(2 downto 0) <= auto_ds_to_m14_couplers_AWPROT(2 downto 0);
  M_AXI_awsize(2 downto 0) <= auto_ds_to_m14_couplers_AWSIZE(2 downto 0);
  M_AXI_awvalid <= auto_ds_to_m14_couplers_AWVALID;
  M_AXI_bready <= auto_ds_to_m14_couplers_BREADY;
  M_AXI_rready <= auto_ds_to_m14_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_ds_to_m14_couplers_WDATA(31 downto 0);
  M_AXI_wlast <= auto_ds_to_m14_couplers_WLAST;
  M_AXI_wstrb(3 downto 0) <= auto_ds_to_m14_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_ds_to_m14_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m14_couplers_to_auto_cc_ARREADY;
  S_AXI_awready <= m14_couplers_to_auto_cc_AWREADY;
  S_AXI_bid(0) <= m14_couplers_to_auto_cc_BID(0);
  S_AXI_bresp(1 downto 0) <= m14_couplers_to_auto_cc_BRESP(1 downto 0);
  S_AXI_bvalid <= m14_couplers_to_auto_cc_BVALID;
  S_AXI_rdata(511 downto 0) <= m14_couplers_to_auto_cc_RDATA(511 downto 0);
  S_AXI_rid(0) <= m14_couplers_to_auto_cc_RID(0);
  S_AXI_rlast <= m14_couplers_to_auto_cc_RLAST;
  S_AXI_rresp(1 downto 0) <= m14_couplers_to_auto_cc_RRESP(1 downto 0);
  S_AXI_rvalid <= m14_couplers_to_auto_cc_RVALID;
  S_AXI_wready <= m14_couplers_to_auto_cc_WREADY;
  auto_ds_to_m14_couplers_ARREADY <= M_AXI_arready;
  auto_ds_to_m14_couplers_AWREADY <= M_AXI_awready;
  auto_ds_to_m14_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_ds_to_m14_couplers_BVALID <= M_AXI_bvalid;
  auto_ds_to_m14_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_ds_to_m14_couplers_RLAST <= M_AXI_rlast;
  auto_ds_to_m14_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_ds_to_m14_couplers_RVALID <= M_AXI_rvalid;
  auto_ds_to_m14_couplers_WREADY <= M_AXI_wready;
  m14_couplers_to_auto_cc_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m14_couplers_to_auto_cc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m14_couplers_to_auto_cc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m14_couplers_to_auto_cc_ARID(0) <= S_AXI_arid(0);
  m14_couplers_to_auto_cc_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m14_couplers_to_auto_cc_ARLOCK(0) <= S_AXI_arlock(0);
  m14_couplers_to_auto_cc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m14_couplers_to_auto_cc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m14_couplers_to_auto_cc_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m14_couplers_to_auto_cc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m14_couplers_to_auto_cc_ARVALID <= S_AXI_arvalid;
  m14_couplers_to_auto_cc_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m14_couplers_to_auto_cc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m14_couplers_to_auto_cc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m14_couplers_to_auto_cc_AWID(0) <= S_AXI_awid(0);
  m14_couplers_to_auto_cc_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m14_couplers_to_auto_cc_AWLOCK(0) <= S_AXI_awlock(0);
  m14_couplers_to_auto_cc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m14_couplers_to_auto_cc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m14_couplers_to_auto_cc_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m14_couplers_to_auto_cc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m14_couplers_to_auto_cc_AWVALID <= S_AXI_awvalid;
  m14_couplers_to_auto_cc_BREADY <= S_AXI_bready;
  m14_couplers_to_auto_cc_RREADY <= S_AXI_rready;
  m14_couplers_to_auto_cc_WDATA(511 downto 0) <= S_AXI_wdata(511 downto 0);
  m14_couplers_to_auto_cc_WLAST <= S_AXI_wlast;
  m14_couplers_to_auto_cc_WSTRB(63 downto 0) <= S_AXI_wstrb(63 downto 0);
  m14_couplers_to_auto_cc_WVALID <= S_AXI_wvalid;
auto_cc: component bram_lutwave_auto_cc_17
     port map (
      m_axi_aclk => M_ACLK_1,
      m_axi_araddr(12 downto 0) => auto_cc_to_auto_ds_ARADDR(12 downto 0),
      m_axi_arburst(1 downto 0) => auto_cc_to_auto_ds_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_cc_to_auto_ds_ARCACHE(3 downto 0),
      m_axi_aresetn => M_ARESETN_1,
      m_axi_arid(0) => auto_cc_to_auto_ds_ARID(0),
      m_axi_arlen(7 downto 0) => auto_cc_to_auto_ds_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_cc_to_auto_ds_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_cc_to_auto_ds_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_cc_to_auto_ds_ARQOS(3 downto 0),
      m_axi_arready => auto_cc_to_auto_ds_ARREADY,
      m_axi_arregion(3 downto 0) => auto_cc_to_auto_ds_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_cc_to_auto_ds_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_cc_to_auto_ds_ARVALID,
      m_axi_awaddr(12 downto 0) => auto_cc_to_auto_ds_AWADDR(12 downto 0),
      m_axi_awburst(1 downto 0) => auto_cc_to_auto_ds_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_cc_to_auto_ds_AWCACHE(3 downto 0),
      m_axi_awid(0) => auto_cc_to_auto_ds_AWID(0),
      m_axi_awlen(7 downto 0) => auto_cc_to_auto_ds_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_cc_to_auto_ds_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_cc_to_auto_ds_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_cc_to_auto_ds_AWQOS(3 downto 0),
      m_axi_awready => auto_cc_to_auto_ds_AWREADY,
      m_axi_awregion(3 downto 0) => auto_cc_to_auto_ds_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_cc_to_auto_ds_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_cc_to_auto_ds_AWVALID,
      m_axi_bid(0) => auto_cc_to_auto_ds_BID(0),
      m_axi_bready => auto_cc_to_auto_ds_BREADY,
      m_axi_bresp(1 downto 0) => auto_cc_to_auto_ds_BRESP(1 downto 0),
      m_axi_bvalid => auto_cc_to_auto_ds_BVALID,
      m_axi_rdata(511 downto 0) => auto_cc_to_auto_ds_RDATA(511 downto 0),
      m_axi_rid(0) => auto_cc_to_auto_ds_RID(0),
      m_axi_rlast => auto_cc_to_auto_ds_RLAST,
      m_axi_rready => auto_cc_to_auto_ds_RREADY,
      m_axi_rresp(1 downto 0) => auto_cc_to_auto_ds_RRESP(1 downto 0),
      m_axi_rvalid => auto_cc_to_auto_ds_RVALID,
      m_axi_wdata(511 downto 0) => auto_cc_to_auto_ds_WDATA(511 downto 0),
      m_axi_wlast => auto_cc_to_auto_ds_WLAST,
      m_axi_wready => auto_cc_to_auto_ds_WREADY,
      m_axi_wstrb(63 downto 0) => auto_cc_to_auto_ds_WSTRB(63 downto 0),
      m_axi_wvalid => auto_cc_to_auto_ds_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(12 downto 0) => m14_couplers_to_auto_cc_ARADDR(12 downto 0),
      s_axi_arburst(1 downto 0) => m14_couplers_to_auto_cc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m14_couplers_to_auto_cc_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arid(0) => m14_couplers_to_auto_cc_ARID(0),
      s_axi_arlen(7 downto 0) => m14_couplers_to_auto_cc_ARLEN(7 downto 0),
      s_axi_arlock(0) => m14_couplers_to_auto_cc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m14_couplers_to_auto_cc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m14_couplers_to_auto_cc_ARQOS(3 downto 0),
      s_axi_arready => m14_couplers_to_auto_cc_ARREADY,
      s_axi_arregion(3 downto 0) => m14_couplers_to_auto_cc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m14_couplers_to_auto_cc_ARSIZE(2 downto 0),
      s_axi_arvalid => m14_couplers_to_auto_cc_ARVALID,
      s_axi_awaddr(12 downto 0) => m14_couplers_to_auto_cc_AWADDR(12 downto 0),
      s_axi_awburst(1 downto 0) => m14_couplers_to_auto_cc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m14_couplers_to_auto_cc_AWCACHE(3 downto 0),
      s_axi_awid(0) => m14_couplers_to_auto_cc_AWID(0),
      s_axi_awlen(7 downto 0) => m14_couplers_to_auto_cc_AWLEN(7 downto 0),
      s_axi_awlock(0) => m14_couplers_to_auto_cc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m14_couplers_to_auto_cc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m14_couplers_to_auto_cc_AWQOS(3 downto 0),
      s_axi_awready => m14_couplers_to_auto_cc_AWREADY,
      s_axi_awregion(3 downto 0) => m14_couplers_to_auto_cc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m14_couplers_to_auto_cc_AWSIZE(2 downto 0),
      s_axi_awvalid => m14_couplers_to_auto_cc_AWVALID,
      s_axi_bid(0) => m14_couplers_to_auto_cc_BID(0),
      s_axi_bready => m14_couplers_to_auto_cc_BREADY,
      s_axi_bresp(1 downto 0) => m14_couplers_to_auto_cc_BRESP(1 downto 0),
      s_axi_bvalid => m14_couplers_to_auto_cc_BVALID,
      s_axi_rdata(511 downto 0) => m14_couplers_to_auto_cc_RDATA(511 downto 0),
      s_axi_rid(0) => m14_couplers_to_auto_cc_RID(0),
      s_axi_rlast => m14_couplers_to_auto_cc_RLAST,
      s_axi_rready => m14_couplers_to_auto_cc_RREADY,
      s_axi_rresp(1 downto 0) => m14_couplers_to_auto_cc_RRESP(1 downto 0),
      s_axi_rvalid => m14_couplers_to_auto_cc_RVALID,
      s_axi_wdata(511 downto 0) => m14_couplers_to_auto_cc_WDATA(511 downto 0),
      s_axi_wlast => m14_couplers_to_auto_cc_WLAST,
      s_axi_wready => m14_couplers_to_auto_cc_WREADY,
      s_axi_wstrb(63 downto 0) => m14_couplers_to_auto_cc_WSTRB(63 downto 0),
      s_axi_wvalid => m14_couplers_to_auto_cc_WVALID
    );
auto_ds: component bram_lutwave_auto_ds_19
     port map (
      m_axi_araddr(12 downto 0) => auto_ds_to_m14_couplers_ARADDR(12 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_m14_couplers_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_m14_couplers_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_m14_couplers_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_m14_couplers_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_m14_couplers_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_auto_ds_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => auto_ds_to_m14_couplers_ARREADY,
      m_axi_arregion(3 downto 0) => NLW_auto_ds_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_m14_couplers_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_m14_couplers_ARVALID,
      m_axi_awaddr(12 downto 0) => auto_ds_to_m14_couplers_AWADDR(12 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_m14_couplers_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_m14_couplers_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_m14_couplers_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_m14_couplers_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_m14_couplers_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_auto_ds_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => auto_ds_to_m14_couplers_AWREADY,
      m_axi_awregion(3 downto 0) => NLW_auto_ds_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_m14_couplers_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_m14_couplers_AWVALID,
      m_axi_bready => auto_ds_to_m14_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_m14_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_m14_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_ds_to_m14_couplers_RDATA(31 downto 0),
      m_axi_rlast => auto_ds_to_m14_couplers_RLAST,
      m_axi_rready => auto_ds_to_m14_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_m14_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_m14_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_ds_to_m14_couplers_WDATA(31 downto 0),
      m_axi_wlast => auto_ds_to_m14_couplers_WLAST,
      m_axi_wready => auto_ds_to_m14_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_ds_to_m14_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_ds_to_m14_couplers_WVALID,
      s_axi_aclk => M_ACLK_1,
      s_axi_araddr(12 downto 0) => auto_cc_to_auto_ds_ARADDR(12 downto 0),
      s_axi_arburst(1 downto 0) => auto_cc_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_cc_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => M_ARESETN_1,
      s_axi_arid(0) => auto_cc_to_auto_ds_ARID(0),
      s_axi_arlen(7 downto 0) => auto_cc_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_cc_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_cc_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_cc_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => auto_cc_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => auto_cc_to_auto_ds_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_cc_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_cc_to_auto_ds_ARVALID,
      s_axi_awaddr(12 downto 0) => auto_cc_to_auto_ds_AWADDR(12 downto 0),
      s_axi_awburst(1 downto 0) => auto_cc_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_cc_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awid(0) => auto_cc_to_auto_ds_AWID(0),
      s_axi_awlen(7 downto 0) => auto_cc_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_cc_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_cc_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_cc_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => auto_cc_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => auto_cc_to_auto_ds_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_cc_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_cc_to_auto_ds_AWVALID,
      s_axi_bid(0) => auto_cc_to_auto_ds_BID(0),
      s_axi_bready => auto_cc_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => auto_cc_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => auto_cc_to_auto_ds_BVALID,
      s_axi_rdata(511 downto 0) => auto_cc_to_auto_ds_RDATA(511 downto 0),
      s_axi_rid(0) => auto_cc_to_auto_ds_RID(0),
      s_axi_rlast => auto_cc_to_auto_ds_RLAST,
      s_axi_rready => auto_cc_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => auto_cc_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => auto_cc_to_auto_ds_RVALID,
      s_axi_wdata(511 downto 0) => auto_cc_to_auto_ds_WDATA(511 downto 0),
      s_axi_wlast => auto_cc_to_auto_ds_WLAST,
      s_axi_wready => auto_cc_to_auto_ds_WREADY,
      s_axi_wstrb(63 downto 0) => auto_cc_to_auto_ds_WSTRB(63 downto 0),
      s_axi_wvalid => auto_cc_to_auto_ds_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m15_couplers_imp_ZBDN6J is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    S_AXI_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m15_couplers_imp_ZBDN6J;

architecture STRUCTURE of m15_couplers_imp_ZBDN6J is
  component bram_lutwave_auto_ds_20 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_ds_20;
  component bram_lutwave_auto_pc_13 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_pc_13;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_BREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_BVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_RLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_RREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_RVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_WLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_WREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_WVALID : STD_LOGIC;
  signal auto_pc_to_m15_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m15_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m15_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m15_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m15_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m15_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m15_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m15_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m15_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m15_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m15_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m15_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m15_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m15_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m15_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m15_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m15_couplers_WVALID : STD_LOGIC;
  signal m15_couplers_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m15_couplers_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m15_couplers_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m15_couplers_to_auto_ds_ARID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m15_couplers_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m15_couplers_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m15_couplers_to_auto_ds_ARREADY : STD_LOGIC;
  signal m15_couplers_to_auto_ds_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m15_couplers_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m15_couplers_to_auto_ds_ARVALID : STD_LOGIC;
  signal m15_couplers_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m15_couplers_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m15_couplers_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m15_couplers_to_auto_ds_AWID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m15_couplers_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m15_couplers_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m15_couplers_to_auto_ds_AWREADY : STD_LOGIC;
  signal m15_couplers_to_auto_ds_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m15_couplers_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m15_couplers_to_auto_ds_AWVALID : STD_LOGIC;
  signal m15_couplers_to_auto_ds_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_auto_ds_BREADY : STD_LOGIC;
  signal m15_couplers_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m15_couplers_to_auto_ds_BVALID : STD_LOGIC;
  signal m15_couplers_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal m15_couplers_to_auto_ds_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_auto_ds_RLAST : STD_LOGIC;
  signal m15_couplers_to_auto_ds_RREADY : STD_LOGIC;
  signal m15_couplers_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m15_couplers_to_auto_ds_RVALID : STD_LOGIC;
  signal m15_couplers_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal m15_couplers_to_auto_ds_WLAST : STD_LOGIC;
  signal m15_couplers_to_auto_ds_WREADY : STD_LOGIC;
  signal m15_couplers_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal m15_couplers_to_auto_ds_WVALID : STD_LOGIC;
  signal NLW_auto_pc_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_auto_pc_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  M_AXI_araddr(39 downto 0) <= auto_pc_to_m15_couplers_ARADDR(39 downto 0);
  M_AXI_arvalid <= auto_pc_to_m15_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_pc_to_m15_couplers_AWADDR(39 downto 0);
  M_AXI_awvalid <= auto_pc_to_m15_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m15_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m15_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m15_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m15_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m15_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m15_couplers_to_auto_ds_ARREADY;
  S_AXI_awready <= m15_couplers_to_auto_ds_AWREADY;
  S_AXI_bid(0) <= m15_couplers_to_auto_ds_BID(0);
  S_AXI_bresp(1 downto 0) <= m15_couplers_to_auto_ds_BRESP(1 downto 0);
  S_AXI_bvalid <= m15_couplers_to_auto_ds_BVALID;
  S_AXI_rdata(511 downto 0) <= m15_couplers_to_auto_ds_RDATA(511 downto 0);
  S_AXI_rid(0) <= m15_couplers_to_auto_ds_RID(0);
  S_AXI_rlast <= m15_couplers_to_auto_ds_RLAST;
  S_AXI_rresp(1 downto 0) <= m15_couplers_to_auto_ds_RRESP(1 downto 0);
  S_AXI_rvalid <= m15_couplers_to_auto_ds_RVALID;
  S_AXI_wready <= m15_couplers_to_auto_ds_WREADY;
  auto_pc_to_m15_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m15_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m15_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m15_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m15_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m15_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m15_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m15_couplers_WREADY <= M_AXI_wready;
  m15_couplers_to_auto_ds_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m15_couplers_to_auto_ds_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m15_couplers_to_auto_ds_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m15_couplers_to_auto_ds_ARID(0) <= S_AXI_arid(0);
  m15_couplers_to_auto_ds_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m15_couplers_to_auto_ds_ARLOCK(0) <= S_AXI_arlock(0);
  m15_couplers_to_auto_ds_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m15_couplers_to_auto_ds_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m15_couplers_to_auto_ds_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m15_couplers_to_auto_ds_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m15_couplers_to_auto_ds_ARVALID <= S_AXI_arvalid;
  m15_couplers_to_auto_ds_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m15_couplers_to_auto_ds_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m15_couplers_to_auto_ds_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m15_couplers_to_auto_ds_AWID(0) <= S_AXI_awid(0);
  m15_couplers_to_auto_ds_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m15_couplers_to_auto_ds_AWLOCK(0) <= S_AXI_awlock(0);
  m15_couplers_to_auto_ds_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m15_couplers_to_auto_ds_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m15_couplers_to_auto_ds_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m15_couplers_to_auto_ds_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m15_couplers_to_auto_ds_AWVALID <= S_AXI_awvalid;
  m15_couplers_to_auto_ds_BREADY <= S_AXI_bready;
  m15_couplers_to_auto_ds_RREADY <= S_AXI_rready;
  m15_couplers_to_auto_ds_WDATA(511 downto 0) <= S_AXI_wdata(511 downto 0);
  m15_couplers_to_auto_ds_WLAST <= S_AXI_wlast;
  m15_couplers_to_auto_ds_WSTRB(63 downto 0) <= S_AXI_wstrb(63 downto 0);
  m15_couplers_to_auto_ds_WVALID <= S_AXI_wvalid;
auto_ds: component bram_lutwave_auto_ds_20
     port map (
      m_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      m_axi_arready => auto_ds_to_auto_pc_ARREADY,
      m_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      m_axi_awready => auto_ds_to_auto_pc_AWREADY,
      m_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      m_axi_bready => auto_ds_to_auto_pc_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      m_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      m_axi_rlast => auto_ds_to_auto_pc_RLAST,
      m_axi_rready => auto_ds_to_auto_pc_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      m_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      m_axi_wlast => auto_ds_to_auto_pc_WLAST,
      m_axi_wready => auto_ds_to_auto_pc_WREADY,
      m_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      m_axi_wvalid => auto_ds_to_auto_pc_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(39 downto 0) => m15_couplers_to_auto_ds_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => m15_couplers_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m15_couplers_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arid(0) => m15_couplers_to_auto_ds_ARID(0),
      s_axi_arlen(7 downto 0) => m15_couplers_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => m15_couplers_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m15_couplers_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m15_couplers_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => m15_couplers_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => m15_couplers_to_auto_ds_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m15_couplers_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => m15_couplers_to_auto_ds_ARVALID,
      s_axi_awaddr(39 downto 0) => m15_couplers_to_auto_ds_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => m15_couplers_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m15_couplers_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awid(0) => m15_couplers_to_auto_ds_AWID(0),
      s_axi_awlen(7 downto 0) => m15_couplers_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => m15_couplers_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m15_couplers_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m15_couplers_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => m15_couplers_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => m15_couplers_to_auto_ds_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m15_couplers_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => m15_couplers_to_auto_ds_AWVALID,
      s_axi_bid(0) => m15_couplers_to_auto_ds_BID(0),
      s_axi_bready => m15_couplers_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => m15_couplers_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => m15_couplers_to_auto_ds_BVALID,
      s_axi_rdata(511 downto 0) => m15_couplers_to_auto_ds_RDATA(511 downto 0),
      s_axi_rid(0) => m15_couplers_to_auto_ds_RID(0),
      s_axi_rlast => m15_couplers_to_auto_ds_RLAST,
      s_axi_rready => m15_couplers_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => m15_couplers_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => m15_couplers_to_auto_ds_RVALID,
      s_axi_wdata(511 downto 0) => m15_couplers_to_auto_ds_WDATA(511 downto 0),
      s_axi_wlast => m15_couplers_to_auto_ds_WLAST,
      s_axi_wready => m15_couplers_to_auto_ds_WREADY,
      s_axi_wstrb(63 downto 0) => m15_couplers_to_auto_ds_WSTRB(63 downto 0),
      s_axi_wvalid => m15_couplers_to_auto_ds_WVALID
    );
auto_pc: component bram_lutwave_auto_pc_13
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(39 downto 0) => auto_pc_to_m15_couplers_ARADDR(39 downto 0),
      m_axi_arprot(2 downto 0) => NLW_auto_pc_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arready => auto_pc_to_m15_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m15_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_pc_to_m15_couplers_AWADDR(39 downto 0),
      m_axi_awprot(2 downto 0) => NLW_auto_pc_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awready => auto_pc_to_m15_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m15_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m15_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m15_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m15_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m15_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m15_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m15_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m15_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m15_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m15_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m15_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m15_couplers_WVALID,
      s_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => auto_ds_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => auto_ds_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      s_axi_bready => auto_ds_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => auto_ds_to_auto_pc_RLAST,
      s_axi_rready => auto_ds_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => auto_ds_to_auto_pc_WLAST,
      s_axi_wready => auto_ds_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => auto_ds_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity q_adc_splitter_imp_E2V9ON is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    i1 : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end q_adc_splitter_imp_E2V9ON;

architecture STRUCTURE of q_adc_splitter_imp_E2V9ON is
  component bram_lutwave_i0_11 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component bram_lutwave_i0_11;
  component bram_lutwave_i1_12 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component bram_lutwave_i1_12;
  signal i0_Dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i1_Dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal usp_rf_data_converter_0_m02_axis_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  i0(15 downto 0) <= i0_Dout(15 downto 0);
  i1(15 downto 0) <= i1_Dout(15 downto 0);
  usp_rf_data_converter_0_m02_axis_tdata(31 downto 0) <= Din(31 downto 0);
i0_RnM: component bram_lutwave_i0_11
     port map (
      Din(31 downto 0) => usp_rf_data_converter_0_m02_axis_tdata(31 downto 0),
      Dout(15 downto 0) => i0_Dout(15 downto 0)
    );
i1_RnM: component bram_lutwave_i1_12
     port map (
      Din(31 downto 0) => usp_rf_data_converter_0_m02_axis_tdata(31 downto 0),
      Dout(15 downto 0) => i1_Dout(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity q_adc_splitter_imp_EY05GU is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    i1 : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end q_adc_splitter_imp_EY05GU;

architecture STRUCTURE of q_adc_splitter_imp_EY05GU is
  component bram_lutwave_i0_3 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component bram_lutwave_i0_3;
  component bram_lutwave_i1_3 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component bram_lutwave_i1_3;
  signal i0_Dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i1_Dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal usp_rf_data_converter_0_m02_axis_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  i0(15 downto 0) <= i0_Dout(15 downto 0);
  i1(15 downto 0) <= i1_Dout(15 downto 0);
  usp_rf_data_converter_0_m02_axis_tdata(31 downto 0) <= Din(31 downto 0);
i0_RnM: component bram_lutwave_i0_3
     port map (
      Din(31 downto 0) => usp_rf_data_converter_0_m02_axis_tdata(31 downto 0),
      Dout(15 downto 0) => i0_Dout(15 downto 0)
    );
i1_RnM: component bram_lutwave_i1_3
     port map (
      Din(31 downto 0) => usp_rf_data_converter_0_m02_axis_tdata(31 downto 0),
      Dout(15 downto 0) => i1_Dout(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity q_adc_splitter_imp_F6JWYC is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    i1 : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end q_adc_splitter_imp_F6JWYC;

architecture STRUCTURE of q_adc_splitter_imp_F6JWYC is
  component bram_lutwave_i0_9 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component bram_lutwave_i0_9;
  component bram_lutwave_i1_10 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component bram_lutwave_i1_10;
  signal i0_Dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i1_Dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal usp_rf_data_converter_0_m02_axis_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  i0(15 downto 0) <= i0_Dout(15 downto 0);
  i1(15 downto 0) <= i1_Dout(15 downto 0);
  usp_rf_data_converter_0_m02_axis_tdata(31 downto 0) <= Din(31 downto 0);
i0_RnM: component bram_lutwave_i0_9
     port map (
      Din(31 downto 0) => usp_rf_data_converter_0_m02_axis_tdata(31 downto 0),
      Dout(15 downto 0) => i0_Dout(15 downto 0)
    );
i1_RnM: component bram_lutwave_i1_10
     port map (
      Din(31 downto 0) => usp_rf_data_converter_0_m02_axis_tdata(31 downto 0),
      Dout(15 downto 0) => i1_Dout(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity q_adc_splitter_imp_F9H3T5 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    i1 : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end q_adc_splitter_imp_F9H3T5;

architecture STRUCTURE of q_adc_splitter_imp_F9H3T5 is
  component bram_lutwave_i0_7 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component bram_lutwave_i0_7;
  component bram_lutwave_i1_8 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component bram_lutwave_i1_8;
  signal i0_Dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i1_Dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal usp_rf_data_converter_0_m02_axis_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  i0(15 downto 0) <= i0_Dout(15 downto 0);
  i1(15 downto 0) <= i1_Dout(15 downto 0);
  usp_rf_data_converter_0_m02_axis_tdata(31 downto 0) <= Din(31 downto 0);
i0_RnM: component bram_lutwave_i0_7
     port map (
      Din(31 downto 0) => usp_rf_data_converter_0_m02_axis_tdata(31 downto 0),
      Dout(15 downto 0) => i0_Dout(15 downto 0)
    );
i1_RnM: component bram_lutwave_i1_8
     port map (
      Din(31 downto 0) => usp_rf_data_converter_0_m02_axis_tdata(31 downto 0),
      Dout(15 downto 0) => i1_Dout(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity read_machine_imp_6I2HS9 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 511 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 511 downto 0 );
    dout1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
end read_machine_imp_6I2HS9;

architecture STRUCTURE of read_machine_imp_6I2HS9 is
  component bram_lutwave_xlconstant_1_14 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_xlconstant_1_14;
  component bram_lutwave_fifo_generator_0_0 is
  port (
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 511 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 511 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC
  );
  end component bram_lutwave_fifo_generator_0_0;
  component bram_lutwave_util_vector_logic_0_0 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_util_vector_logic_0_0;
  component bram_lutwave_c_counter_binary_0_2 is
  port (
    CLK : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_c_counter_binary_0_2;
  component bram_lutwave_c_counter_binary_1_0 is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    THRESH0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  end component bram_lutwave_c_counter_binary_1_0;
  component bram_lutwave_util_vector_logic_0_2 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_util_vector_logic_0_2;
  component bram_lutwave_xlconcat_0_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  end component bram_lutwave_xlconcat_0_0;
  component bram_lutwave_util_reduced_logic_0_0 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Res : out STD_LOGIC
  );
  end component bram_lutwave_util_reduced_logic_0_0;
  component bram_lutwave_c_counter_binary_0_3 is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component bram_lutwave_c_counter_binary_0_3;
  component bram_lutwave_xlslice_2_4 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  end component bram_lutwave_xlslice_2_4;
  component bram_lutwave_xlconcat_0_1 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    In2 : in STD_LOGIC_VECTOR ( 26 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component bram_lutwave_xlconcat_0_1;
  component bram_lutwave_xlconstant_2_4 is
  port (
    dout : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  end component bram_lutwave_xlconstant_2_4;
  component bram_lutwave_c_counter_binary_2_0 is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  end component bram_lutwave_c_counter_binary_2_0;
  component bram_lutwave_rise_edge_0_0 is
  port (
    a : in STD_LOGIC;
    clk : in STD_LOGIC;
    q : out STD_LOGIC
  );
  end component bram_lutwave_rise_edge_0_0;
  signal Net : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal Op1_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c_counter_binary_1_Q : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c_counter_binary_2_THRESH0 : STD_LOGIC;
  signal c_counter_binary_3_Q : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal c_counter_binary_4_Q : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal clk_wiz_0_clk_out1 : STD_LOGIC;
  signal ddr4_0_c0_ddr4_s_axi_rdata : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal eth_wrap_tx_clk125MHz : STD_LOGIC;
  signal fifo_generator_0_prog_full : STD_LOGIC;
  signal rise_edge_0_q : STD_LOGIC;
  signal util_reduced_logic_0_Res : STD_LOGIC;
  signal util_vector_logic_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wr_en_1 : STD_LOGIC;
  signal xlconcat_0_dout : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xlconcat_1_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xlconstant_2_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_5_dout : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xlslice_2_Dout : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal NLW_c_counter_binary_2_Q_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_generator_0_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_generator_0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_generator_0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_generator_0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
begin
  Op1_1(0) <= Op1(0);
  clk_wiz_0_clk_out1 <= rd_clk;
  ddr4_0_c0_ddr4_s_axi_rdata(511 downto 0) <= din(511 downto 0);
  dout(511 downto 0) <= Net(511 downto 0);
  dout1(31 downto 0) <= xlconcat_1_dout(31 downto 0);
  eth_wrap_tx_clk125MHz <= wr_clk;
  q <= rise_edge_0_q;
  wr_en_1 <= wr_en;
c_counter_binary_1: component bram_lutwave_c_counter_binary_0_2
     port map (
      CLK => clk_wiz_0_clk_out1,
      Q(0) => c_counter_binary_1_Q(0)
    );
c_counter_binary_2: component bram_lutwave_c_counter_binary_1_0
     port map (
      CE => util_vector_logic_1_Res(0),
      CLK => eth_wrap_tx_clk125MHz,
      Q(1 downto 0) => NLW_c_counter_binary_2_Q_UNCONNECTED(1 downto 0),
      THRESH0 => c_counter_binary_2_THRESH0
    );
c_counter_binary_3: component bram_lutwave_c_counter_binary_0_3
     port map (
      CE => util_reduced_logic_0_Res,
      CLK => eth_wrap_tx_clk125MHz,
      Q(31 downto 0) => c_counter_binary_3_Q(31 downto 0)
    );
c_counter_binary_4: component bram_lutwave_c_counter_binary_2_0
     port map (
      CE => util_reduced_logic_0_Res,
      CLK => eth_wrap_tx_clk125MHz,
      Q(1 downto 0) => c_counter_binary_4_Q(1 downto 0)
    );
fifo_generator_0: component bram_lutwave_fifo_generator_0_0
     port map (
      din(511 downto 0) => ddr4_0_c0_ddr4_s_axi_rdata(511 downto 0),
      dout(511 downto 0) => Net(511 downto 0),
      empty => NLW_fifo_generator_0_empty_UNCONNECTED,
      full => NLW_fifo_generator_0_full_UNCONNECTED,
      prog_full => fifo_generator_0_prog_full,
      rd_clk => clk_wiz_0_clk_out1,
      rd_en => c_counter_binary_1_Q(0),
      rd_rst_busy => NLW_fifo_generator_0_rd_rst_busy_UNCONNECTED,
      srst => xlconstant_2_dout(0),
      wr_clk => eth_wrap_tx_clk125MHz,
      wr_en => wr_en_1,
      wr_rst_busy => NLW_fifo_generator_0_wr_rst_busy_UNCONNECTED
    );
rise_edge_0: component bram_lutwave_rise_edge_0_0
     port map (
      a => util_reduced_logic_0_Res,
      clk => eth_wrap_tx_clk125MHz,
      q => rise_edge_0_q
    );
util_reduced_logic_0: component bram_lutwave_util_reduced_logic_0_0
     port map (
      Op1(2 downto 0) => xlconcat_0_dout(2 downto 0),
      Res => util_reduced_logic_0_Res
    );
util_vector_logic_0: component bram_lutwave_util_vector_logic_0_0
     port map (
      Op1(0) => fifo_generator_0_prog_full,
      Res(0) => util_vector_logic_0_Res(0)
    );
util_vector_logic_1: component bram_lutwave_util_vector_logic_0_2
     port map (
      Op1(0) => Op1_1(0),
      Res(0) => util_vector_logic_1_Res(0)
    );
xlconcat_0: component bram_lutwave_xlconcat_0_0
     port map (
      In0(0) => c_counter_binary_2_THRESH0,
      In1(0) => util_vector_logic_1_Res(0),
      In2(0) => util_vector_logic_0_Res(0),
      dout(2 downto 0) => xlconcat_0_dout(2 downto 0)
    );
xlconcat_1: component bram_lutwave_xlconcat_0_1
     port map (
      In0(2 downto 0) => xlconstant_5_dout(2 downto 0),
      In1(1 downto 0) => c_counter_binary_4_Q(1 downto 0),
      In2(26 downto 0) => xlslice_2_Dout(26 downto 0),
      dout(31 downto 0) => xlconcat_1_dout(31 downto 0)
    );
xlconstant_2: component bram_lutwave_xlconstant_1_14
     port map (
      dout(0) => xlconstant_2_dout(0)
    );
xlconstant_5: component bram_lutwave_xlconstant_2_4
     port map (
      dout(2 downto 0) => xlconstant_5_dout(2 downto 0)
    );
xlslice_2: component bram_lutwave_xlslice_2_4
     port map (
      Din(31 downto 0) => c_counter_binary_3_Q(31 downto 0),
      Dout(26 downto 0) => xlslice_2_Dout(26 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity refresh_machine_imp_1O1ONWR is
  port (
    CE : in STD_LOGIC;
    Res : out STD_LOGIC_VECTOR ( 0 to 0 );
    THRESH0 : out STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    rst1 : in STD_LOGIC
  );
end refresh_machine_imp_1O1ONWR;

architecture STRUCTURE of refresh_machine_imp_1O1ONWR is
  component bram_lutwave_util_vector_logic_0_1 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_util_vector_logic_0_1;
  component bram_lutwave_d_flip_0_0 is
  port (
    data_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    data_out : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_d_flip_0_0;
  component bram_lutwave_d_flip_0_2 is
  port (
    data_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    data_out : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_d_flip_0_2;
  component bram_lutwave_c_counter_binary_0_1 is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    THRESH0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  end component bram_lutwave_c_counter_binary_0_1;
  signal CE_1 : STD_LOGIC;
  signal Net1 : STD_LOGIC;
  signal c_counter_binary_0_THRESH0 : STD_LOGIC;
  signal d_flip_0_data_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal d_flip_1_data_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst1_1 : STD_LOGIC;
  signal rst_1 : STD_LOGIC;
  signal util_vector_logic_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_c_counter_binary_0_Q_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
  CE_1 <= CE;
  Net1 <= clk;
  Res(0) <= util_vector_logic_0_Res(0);
  THRESH0 <= c_counter_binary_0_THRESH0;
  rst1_1 <= rst1;
  rst_1 <= rst;
c_counter_binary_0: component bram_lutwave_c_counter_binary_0_1
     port map (
      CE => CE_1,
      CLK => Net1,
      Q(11 downto 0) => NLW_c_counter_binary_0_Q_UNCONNECTED(11 downto 0),
      THRESH0 => c_counter_binary_0_THRESH0
    );
d_flip_0: component bram_lutwave_d_flip_0_0
     port map (
      clk => Net1,
      data_in(0) => c_counter_binary_0_THRESH0,
      data_out(0) => d_flip_0_data_out(0),
      en => c_counter_binary_0_THRESH0,
      rst => rst_1
    );
d_flip_1: component bram_lutwave_d_flip_0_2
     port map (
      clk => Net1,
      data_in(0) => c_counter_binary_0_THRESH0,
      data_out(0) => d_flip_1_data_out(0),
      en => c_counter_binary_0_THRESH0,
      rst => rst1_1
    );
util_vector_logic_0: component bram_lutwave_util_vector_logic_0_1
     port map (
      Op1(0) => d_flip_0_data_out(0),
      Op2(0) => d_flip_1_data_out(0),
      Res(0) => util_vector_logic_0_Res(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity s00_couplers_imp_1DN30PO is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    M_AXI_rlast : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    M_AXI_wlast : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC;
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC;
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end s00_couplers_imp_1DN30PO;

architecture STRUCTURE of s00_couplers_imp_1DN30PO is
  component bram_lutwave_auto_us_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_us_0;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_us_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_us_to_s00_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_us_to_s00_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_us_to_s00_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_us_to_s00_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_us_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_us_to_s00_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_us_to_s00_couplers_ARREADY : STD_LOGIC;
  signal auto_us_to_s00_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_us_to_s00_couplers_ARVALID : STD_LOGIC;
  signal auto_us_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_us_to_s00_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_us_to_s00_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_us_to_s00_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_us_to_s00_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_us_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_us_to_s00_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_us_to_s00_couplers_AWREADY : STD_LOGIC;
  signal auto_us_to_s00_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_us_to_s00_couplers_AWVALID : STD_LOGIC;
  signal auto_us_to_s00_couplers_BREADY : STD_LOGIC;
  signal auto_us_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_us_to_s00_couplers_BVALID : STD_LOGIC;
  signal auto_us_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal auto_us_to_s00_couplers_RLAST : STD_LOGIC;
  signal auto_us_to_s00_couplers_RREADY : STD_LOGIC;
  signal auto_us_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_us_to_s00_couplers_RVALID : STD_LOGIC;
  signal auto_us_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal auto_us_to_s00_couplers_WLAST : STD_LOGIC;
  signal auto_us_to_s00_couplers_WREADY : STD_LOGIC;
  signal auto_us_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal auto_us_to_s00_couplers_WVALID : STD_LOGIC;
  signal s00_couplers_to_auto_us_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_couplers_to_auto_us_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_auto_us_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_auto_us_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_auto_us_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_couplers_to_auto_us_ARLOCK : STD_LOGIC;
  signal s00_couplers_to_auto_us_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_auto_us_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_auto_us_ARREADY : STD_LOGIC;
  signal s00_couplers_to_auto_us_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_auto_us_ARVALID : STD_LOGIC;
  signal s00_couplers_to_auto_us_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_couplers_to_auto_us_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_auto_us_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_auto_us_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_auto_us_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_couplers_to_auto_us_AWLOCK : STD_LOGIC;
  signal s00_couplers_to_auto_us_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_auto_us_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_auto_us_AWREADY : STD_LOGIC;
  signal s00_couplers_to_auto_us_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_auto_us_AWVALID : STD_LOGIC;
  signal s00_couplers_to_auto_us_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_auto_us_BREADY : STD_LOGIC;
  signal s00_couplers_to_auto_us_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_auto_us_BVALID : STD_LOGIC;
  signal s00_couplers_to_auto_us_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal s00_couplers_to_auto_us_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_auto_us_RLAST : STD_LOGIC;
  signal s00_couplers_to_auto_us_RREADY : STD_LOGIC;
  signal s00_couplers_to_auto_us_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_auto_us_RVALID : STD_LOGIC;
  signal s00_couplers_to_auto_us_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal s00_couplers_to_auto_us_WLAST : STD_LOGIC;
  signal s00_couplers_to_auto_us_WREADY : STD_LOGIC;
  signal s00_couplers_to_auto_us_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_auto_us_WVALID : STD_LOGIC;
  signal NLW_auto_us_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_auto_us_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  M_AXI_araddr(39 downto 0) <= auto_us_to_s00_couplers_ARADDR(39 downto 0);
  M_AXI_arburst(1 downto 0) <= auto_us_to_s00_couplers_ARBURST(1 downto 0);
  M_AXI_arcache(3 downto 0) <= auto_us_to_s00_couplers_ARCACHE(3 downto 0);
  M_AXI_arlen(7 downto 0) <= auto_us_to_s00_couplers_ARLEN(7 downto 0);
  M_AXI_arlock(0) <= auto_us_to_s00_couplers_ARLOCK(0);
  M_AXI_arprot(2 downto 0) <= auto_us_to_s00_couplers_ARPROT(2 downto 0);
  M_AXI_arqos(3 downto 0) <= auto_us_to_s00_couplers_ARQOS(3 downto 0);
  M_AXI_arsize(2 downto 0) <= auto_us_to_s00_couplers_ARSIZE(2 downto 0);
  M_AXI_arvalid <= auto_us_to_s00_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_us_to_s00_couplers_AWADDR(39 downto 0);
  M_AXI_awburst(1 downto 0) <= auto_us_to_s00_couplers_AWBURST(1 downto 0);
  M_AXI_awcache(3 downto 0) <= auto_us_to_s00_couplers_AWCACHE(3 downto 0);
  M_AXI_awlen(7 downto 0) <= auto_us_to_s00_couplers_AWLEN(7 downto 0);
  M_AXI_awlock(0) <= auto_us_to_s00_couplers_AWLOCK(0);
  M_AXI_awprot(2 downto 0) <= auto_us_to_s00_couplers_AWPROT(2 downto 0);
  M_AXI_awqos(3 downto 0) <= auto_us_to_s00_couplers_AWQOS(3 downto 0);
  M_AXI_awsize(2 downto 0) <= auto_us_to_s00_couplers_AWSIZE(2 downto 0);
  M_AXI_awvalid <= auto_us_to_s00_couplers_AWVALID;
  M_AXI_bready <= auto_us_to_s00_couplers_BREADY;
  M_AXI_rready <= auto_us_to_s00_couplers_RREADY;
  M_AXI_wdata(511 downto 0) <= auto_us_to_s00_couplers_WDATA(511 downto 0);
  M_AXI_wlast <= auto_us_to_s00_couplers_WLAST;
  M_AXI_wstrb(63 downto 0) <= auto_us_to_s00_couplers_WSTRB(63 downto 0);
  M_AXI_wvalid <= auto_us_to_s00_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= s00_couplers_to_auto_us_ARREADY;
  S_AXI_awready <= s00_couplers_to_auto_us_AWREADY;
  S_AXI_bid(15 downto 0) <= s00_couplers_to_auto_us_BID(15 downto 0);
  S_AXI_bresp(1 downto 0) <= s00_couplers_to_auto_us_BRESP(1 downto 0);
  S_AXI_bvalid <= s00_couplers_to_auto_us_BVALID;
  S_AXI_rdata(127 downto 0) <= s00_couplers_to_auto_us_RDATA(127 downto 0);
  S_AXI_rid(15 downto 0) <= s00_couplers_to_auto_us_RID(15 downto 0);
  S_AXI_rlast <= s00_couplers_to_auto_us_RLAST;
  S_AXI_rresp(1 downto 0) <= s00_couplers_to_auto_us_RRESP(1 downto 0);
  S_AXI_rvalid <= s00_couplers_to_auto_us_RVALID;
  S_AXI_wready <= s00_couplers_to_auto_us_WREADY;
  auto_us_to_s00_couplers_ARREADY <= M_AXI_arready;
  auto_us_to_s00_couplers_AWREADY <= M_AXI_awready;
  auto_us_to_s00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_us_to_s00_couplers_BVALID <= M_AXI_bvalid;
  auto_us_to_s00_couplers_RDATA(511 downto 0) <= M_AXI_rdata(511 downto 0);
  auto_us_to_s00_couplers_RLAST <= M_AXI_rlast;
  auto_us_to_s00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_us_to_s00_couplers_RVALID <= M_AXI_rvalid;
  auto_us_to_s00_couplers_WREADY <= M_AXI_wready;
  s00_couplers_to_auto_us_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  s00_couplers_to_auto_us_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  s00_couplers_to_auto_us_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  s00_couplers_to_auto_us_ARID(15 downto 0) <= S_AXI_arid(15 downto 0);
  s00_couplers_to_auto_us_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  s00_couplers_to_auto_us_ARLOCK <= S_AXI_arlock;
  s00_couplers_to_auto_us_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  s00_couplers_to_auto_us_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  s00_couplers_to_auto_us_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  s00_couplers_to_auto_us_ARVALID <= S_AXI_arvalid;
  s00_couplers_to_auto_us_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  s00_couplers_to_auto_us_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  s00_couplers_to_auto_us_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  s00_couplers_to_auto_us_AWID(15 downto 0) <= S_AXI_awid(15 downto 0);
  s00_couplers_to_auto_us_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  s00_couplers_to_auto_us_AWLOCK <= S_AXI_awlock;
  s00_couplers_to_auto_us_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  s00_couplers_to_auto_us_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  s00_couplers_to_auto_us_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  s00_couplers_to_auto_us_AWVALID <= S_AXI_awvalid;
  s00_couplers_to_auto_us_BREADY <= S_AXI_bready;
  s00_couplers_to_auto_us_RREADY <= S_AXI_rready;
  s00_couplers_to_auto_us_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  s00_couplers_to_auto_us_WLAST <= S_AXI_wlast;
  s00_couplers_to_auto_us_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  s00_couplers_to_auto_us_WVALID <= S_AXI_wvalid;
auto_us: component bram_lutwave_auto_us_0
     port map (
      m_axi_araddr(39 downto 0) => auto_us_to_s00_couplers_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_us_to_s00_couplers_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_us_to_s00_couplers_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_us_to_s00_couplers_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_us_to_s00_couplers_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_us_to_s00_couplers_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_us_to_s00_couplers_ARQOS(3 downto 0),
      m_axi_arready => auto_us_to_s00_couplers_ARREADY,
      m_axi_arregion(3 downto 0) => NLW_auto_us_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_us_to_s00_couplers_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_us_to_s00_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_us_to_s00_couplers_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_us_to_s00_couplers_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_us_to_s00_couplers_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_us_to_s00_couplers_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_us_to_s00_couplers_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_us_to_s00_couplers_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_us_to_s00_couplers_AWQOS(3 downto 0),
      m_axi_awready => auto_us_to_s00_couplers_AWREADY,
      m_axi_awregion(3 downto 0) => NLW_auto_us_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_us_to_s00_couplers_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_us_to_s00_couplers_AWVALID,
      m_axi_bready => auto_us_to_s00_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_us_to_s00_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_us_to_s00_couplers_BVALID,
      m_axi_rdata(511 downto 0) => auto_us_to_s00_couplers_RDATA(511 downto 0),
      m_axi_rlast => auto_us_to_s00_couplers_RLAST,
      m_axi_rready => auto_us_to_s00_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_us_to_s00_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_us_to_s00_couplers_RVALID,
      m_axi_wdata(511 downto 0) => auto_us_to_s00_couplers_WDATA(511 downto 0),
      m_axi_wlast => auto_us_to_s00_couplers_WLAST,
      m_axi_wready => auto_us_to_s00_couplers_WREADY,
      m_axi_wstrb(63 downto 0) => auto_us_to_s00_couplers_WSTRB(63 downto 0),
      m_axi_wvalid => auto_us_to_s00_couplers_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(39 downto 0) => s00_couplers_to_auto_us_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => s00_couplers_to_auto_us_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => s00_couplers_to_auto_us_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arid(15 downto 0) => s00_couplers_to_auto_us_ARID(15 downto 0),
      s_axi_arlen(7 downto 0) => s00_couplers_to_auto_us_ARLEN(7 downto 0),
      s_axi_arlock(0) => s00_couplers_to_auto_us_ARLOCK,
      s_axi_arprot(2 downto 0) => s00_couplers_to_auto_us_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => s00_couplers_to_auto_us_ARQOS(3 downto 0),
      s_axi_arready => s00_couplers_to_auto_us_ARREADY,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => s00_couplers_to_auto_us_ARSIZE(2 downto 0),
      s_axi_arvalid => s00_couplers_to_auto_us_ARVALID,
      s_axi_awaddr(39 downto 0) => s00_couplers_to_auto_us_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => s00_couplers_to_auto_us_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => s00_couplers_to_auto_us_AWCACHE(3 downto 0),
      s_axi_awid(15 downto 0) => s00_couplers_to_auto_us_AWID(15 downto 0),
      s_axi_awlen(7 downto 0) => s00_couplers_to_auto_us_AWLEN(7 downto 0),
      s_axi_awlock(0) => s00_couplers_to_auto_us_AWLOCK,
      s_axi_awprot(2 downto 0) => s00_couplers_to_auto_us_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => s00_couplers_to_auto_us_AWQOS(3 downto 0),
      s_axi_awready => s00_couplers_to_auto_us_AWREADY,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => s00_couplers_to_auto_us_AWSIZE(2 downto 0),
      s_axi_awvalid => s00_couplers_to_auto_us_AWVALID,
      s_axi_bid(15 downto 0) => s00_couplers_to_auto_us_BID(15 downto 0),
      s_axi_bready => s00_couplers_to_auto_us_BREADY,
      s_axi_bresp(1 downto 0) => s00_couplers_to_auto_us_BRESP(1 downto 0),
      s_axi_bvalid => s00_couplers_to_auto_us_BVALID,
      s_axi_rdata(127 downto 0) => s00_couplers_to_auto_us_RDATA(127 downto 0),
      s_axi_rid(15 downto 0) => s00_couplers_to_auto_us_RID(15 downto 0),
      s_axi_rlast => s00_couplers_to_auto_us_RLAST,
      s_axi_rready => s00_couplers_to_auto_us_RREADY,
      s_axi_rresp(1 downto 0) => s00_couplers_to_auto_us_RRESP(1 downto 0),
      s_axi_rvalid => s00_couplers_to_auto_us_RVALID,
      s_axi_wdata(127 downto 0) => s00_couplers_to_auto_us_WDATA(127 downto 0),
      s_axi_wlast => s00_couplers_to_auto_us_WLAST,
      s_axi_wready => s00_couplers_to_auto_us_WREADY,
      s_axi_wstrb(15 downto 0) => s00_couplers_to_auto_us_WSTRB(15 downto 0),
      s_axi_wvalid => s00_couplers_to_auto_us_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity s00_couplers_imp_HYQ750 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_arlock : out STD_LOGIC;
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_aruser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_awlock : out STD_LOGIC;
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    M_AXI_rid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_rlast : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    M_AXI_wlast : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC;
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC;
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end s00_couplers_imp_HYQ750;

architecture STRUCTURE of s00_couplers_imp_HYQ750 is
  signal s00_couplers_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_couplers_to_s00_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_s00_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_couplers_to_s00_couplers_ARLOCK : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_ARREADY : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_s00_couplers_ARVALID : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_couplers_to_s00_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_s00_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_couplers_to_s00_couplers_AWLOCK : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_AWREADY : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_s00_couplers_AWVALID : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_s00_couplers_BREADY : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_BVALID : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal s00_couplers_to_s00_couplers_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_s00_couplers_RLAST : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_RREADY : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_RVALID : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal s00_couplers_to_s00_couplers_WLAST : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_WREADY : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_s00_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= s00_couplers_to_s00_couplers_ARADDR(39 downto 0);
  M_AXI_arburst(1 downto 0) <= s00_couplers_to_s00_couplers_ARBURST(1 downto 0);
  M_AXI_arcache(3 downto 0) <= s00_couplers_to_s00_couplers_ARCACHE(3 downto 0);
  M_AXI_arid(15 downto 0) <= s00_couplers_to_s00_couplers_ARID(15 downto 0);
  M_AXI_arlen(7 downto 0) <= s00_couplers_to_s00_couplers_ARLEN(7 downto 0);
  M_AXI_arlock <= s00_couplers_to_s00_couplers_ARLOCK;
  M_AXI_arprot(2 downto 0) <= s00_couplers_to_s00_couplers_ARPROT(2 downto 0);
  M_AXI_arqos(3 downto 0) <= s00_couplers_to_s00_couplers_ARQOS(3 downto 0);
  M_AXI_arsize(2 downto 0) <= s00_couplers_to_s00_couplers_ARSIZE(2 downto 0);
  M_AXI_aruser(15 downto 0) <= s00_couplers_to_s00_couplers_ARUSER(15 downto 0);
  M_AXI_arvalid <= s00_couplers_to_s00_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= s00_couplers_to_s00_couplers_AWADDR(39 downto 0);
  M_AXI_awburst(1 downto 0) <= s00_couplers_to_s00_couplers_AWBURST(1 downto 0);
  M_AXI_awcache(3 downto 0) <= s00_couplers_to_s00_couplers_AWCACHE(3 downto 0);
  M_AXI_awid(15 downto 0) <= s00_couplers_to_s00_couplers_AWID(15 downto 0);
  M_AXI_awlen(7 downto 0) <= s00_couplers_to_s00_couplers_AWLEN(7 downto 0);
  M_AXI_awlock <= s00_couplers_to_s00_couplers_AWLOCK;
  M_AXI_awprot(2 downto 0) <= s00_couplers_to_s00_couplers_AWPROT(2 downto 0);
  M_AXI_awqos(3 downto 0) <= s00_couplers_to_s00_couplers_AWQOS(3 downto 0);
  M_AXI_awsize(2 downto 0) <= s00_couplers_to_s00_couplers_AWSIZE(2 downto 0);
  M_AXI_awuser(15 downto 0) <= s00_couplers_to_s00_couplers_AWUSER(15 downto 0);
  M_AXI_awvalid <= s00_couplers_to_s00_couplers_AWVALID;
  M_AXI_bready <= s00_couplers_to_s00_couplers_BREADY;
  M_AXI_rready <= s00_couplers_to_s00_couplers_RREADY;
  M_AXI_wdata(127 downto 0) <= s00_couplers_to_s00_couplers_WDATA(127 downto 0);
  M_AXI_wlast <= s00_couplers_to_s00_couplers_WLAST;
  M_AXI_wstrb(15 downto 0) <= s00_couplers_to_s00_couplers_WSTRB(15 downto 0);
  M_AXI_wvalid <= s00_couplers_to_s00_couplers_WVALID;
  S_AXI_arready <= s00_couplers_to_s00_couplers_ARREADY;
  S_AXI_awready <= s00_couplers_to_s00_couplers_AWREADY;
  S_AXI_bid(15 downto 0) <= s00_couplers_to_s00_couplers_BID(15 downto 0);
  S_AXI_bresp(1 downto 0) <= s00_couplers_to_s00_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= s00_couplers_to_s00_couplers_BVALID;
  S_AXI_rdata(127 downto 0) <= s00_couplers_to_s00_couplers_RDATA(127 downto 0);
  S_AXI_rid(15 downto 0) <= s00_couplers_to_s00_couplers_RID(15 downto 0);
  S_AXI_rlast <= s00_couplers_to_s00_couplers_RLAST;
  S_AXI_rresp(1 downto 0) <= s00_couplers_to_s00_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= s00_couplers_to_s00_couplers_RVALID;
  S_AXI_wready <= s00_couplers_to_s00_couplers_WREADY;
  s00_couplers_to_s00_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  s00_couplers_to_s00_couplers_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  s00_couplers_to_s00_couplers_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  s00_couplers_to_s00_couplers_ARID(15 downto 0) <= S_AXI_arid(15 downto 0);
  s00_couplers_to_s00_couplers_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  s00_couplers_to_s00_couplers_ARLOCK <= S_AXI_arlock;
  s00_couplers_to_s00_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  s00_couplers_to_s00_couplers_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  s00_couplers_to_s00_couplers_ARREADY <= M_AXI_arready;
  s00_couplers_to_s00_couplers_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  s00_couplers_to_s00_couplers_ARUSER(15 downto 0) <= S_AXI_aruser(15 downto 0);
  s00_couplers_to_s00_couplers_ARVALID <= S_AXI_arvalid;
  s00_couplers_to_s00_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  s00_couplers_to_s00_couplers_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  s00_couplers_to_s00_couplers_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  s00_couplers_to_s00_couplers_AWID(15 downto 0) <= S_AXI_awid(15 downto 0);
  s00_couplers_to_s00_couplers_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  s00_couplers_to_s00_couplers_AWLOCK <= S_AXI_awlock;
  s00_couplers_to_s00_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  s00_couplers_to_s00_couplers_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  s00_couplers_to_s00_couplers_AWREADY <= M_AXI_awready;
  s00_couplers_to_s00_couplers_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  s00_couplers_to_s00_couplers_AWUSER(15 downto 0) <= S_AXI_awuser(15 downto 0);
  s00_couplers_to_s00_couplers_AWVALID <= S_AXI_awvalid;
  s00_couplers_to_s00_couplers_BID(15 downto 0) <= M_AXI_bid(15 downto 0);
  s00_couplers_to_s00_couplers_BREADY <= S_AXI_bready;
  s00_couplers_to_s00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  s00_couplers_to_s00_couplers_BVALID <= M_AXI_bvalid;
  s00_couplers_to_s00_couplers_RDATA(127 downto 0) <= M_AXI_rdata(127 downto 0);
  s00_couplers_to_s00_couplers_RID(15 downto 0) <= M_AXI_rid(15 downto 0);
  s00_couplers_to_s00_couplers_RLAST <= M_AXI_rlast;
  s00_couplers_to_s00_couplers_RREADY <= S_AXI_rready;
  s00_couplers_to_s00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  s00_couplers_to_s00_couplers_RVALID <= M_AXI_rvalid;
  s00_couplers_to_s00_couplers_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  s00_couplers_to_s00_couplers_WLAST <= S_AXI_wlast;
  s00_couplers_to_s00_couplers_WREADY <= M_AXI_wready;
  s00_couplers_to_s00_couplers_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  s00_couplers_to_s00_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity s01_couplers_imp_19ZONTO is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    M_AXI_rlast : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    M_AXI_wlast : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC;
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC;
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end s01_couplers_imp_19ZONTO;

architecture STRUCTURE of s01_couplers_imp_19ZONTO is
  component bram_lutwave_auto_us_1 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component bram_lutwave_auto_us_1;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_us_to_s01_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_us_to_s01_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_us_to_s01_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_us_to_s01_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_us_to_s01_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_us_to_s01_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_us_to_s01_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_us_to_s01_couplers_ARREADY : STD_LOGIC;
  signal auto_us_to_s01_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_us_to_s01_couplers_ARVALID : STD_LOGIC;
  signal auto_us_to_s01_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_us_to_s01_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_us_to_s01_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_us_to_s01_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_us_to_s01_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_us_to_s01_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_us_to_s01_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_us_to_s01_couplers_AWREADY : STD_LOGIC;
  signal auto_us_to_s01_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_us_to_s01_couplers_AWVALID : STD_LOGIC;
  signal auto_us_to_s01_couplers_BREADY : STD_LOGIC;
  signal auto_us_to_s01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_us_to_s01_couplers_BVALID : STD_LOGIC;
  signal auto_us_to_s01_couplers_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal auto_us_to_s01_couplers_RLAST : STD_LOGIC;
  signal auto_us_to_s01_couplers_RREADY : STD_LOGIC;
  signal auto_us_to_s01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_us_to_s01_couplers_RVALID : STD_LOGIC;
  signal auto_us_to_s01_couplers_WDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal auto_us_to_s01_couplers_WLAST : STD_LOGIC;
  signal auto_us_to_s01_couplers_WREADY : STD_LOGIC;
  signal auto_us_to_s01_couplers_WSTRB : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal auto_us_to_s01_couplers_WVALID : STD_LOGIC;
  signal s01_couplers_to_auto_us_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s01_couplers_to_auto_us_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s01_couplers_to_auto_us_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s01_couplers_to_auto_us_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s01_couplers_to_auto_us_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s01_couplers_to_auto_us_ARLOCK : STD_LOGIC;
  signal s01_couplers_to_auto_us_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s01_couplers_to_auto_us_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s01_couplers_to_auto_us_ARREADY : STD_LOGIC;
  signal s01_couplers_to_auto_us_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s01_couplers_to_auto_us_ARVALID : STD_LOGIC;
  signal s01_couplers_to_auto_us_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s01_couplers_to_auto_us_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s01_couplers_to_auto_us_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s01_couplers_to_auto_us_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s01_couplers_to_auto_us_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s01_couplers_to_auto_us_AWLOCK : STD_LOGIC;
  signal s01_couplers_to_auto_us_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s01_couplers_to_auto_us_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s01_couplers_to_auto_us_AWREADY : STD_LOGIC;
  signal s01_couplers_to_auto_us_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s01_couplers_to_auto_us_AWVALID : STD_LOGIC;
  signal s01_couplers_to_auto_us_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s01_couplers_to_auto_us_BREADY : STD_LOGIC;
  signal s01_couplers_to_auto_us_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s01_couplers_to_auto_us_BVALID : STD_LOGIC;
  signal s01_couplers_to_auto_us_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal s01_couplers_to_auto_us_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s01_couplers_to_auto_us_RLAST : STD_LOGIC;
  signal s01_couplers_to_auto_us_RREADY : STD_LOGIC;
  signal s01_couplers_to_auto_us_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s01_couplers_to_auto_us_RVALID : STD_LOGIC;
  signal s01_couplers_to_auto_us_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal s01_couplers_to_auto_us_WLAST : STD_LOGIC;
  signal s01_couplers_to_auto_us_WREADY : STD_LOGIC;
  signal s01_couplers_to_auto_us_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s01_couplers_to_auto_us_WVALID : STD_LOGIC;
  signal NLW_auto_us_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_auto_us_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  M_AXI_araddr(39 downto 0) <= auto_us_to_s01_couplers_ARADDR(39 downto 0);
  M_AXI_arburst(1 downto 0) <= auto_us_to_s01_couplers_ARBURST(1 downto 0);
  M_AXI_arcache(3 downto 0) <= auto_us_to_s01_couplers_ARCACHE(3 downto 0);
  M_AXI_arlen(7 downto 0) <= auto_us_to_s01_couplers_ARLEN(7 downto 0);
  M_AXI_arlock(0) <= auto_us_to_s01_couplers_ARLOCK(0);
  M_AXI_arprot(2 downto 0) <= auto_us_to_s01_couplers_ARPROT(2 downto 0);
  M_AXI_arqos(3 downto 0) <= auto_us_to_s01_couplers_ARQOS(3 downto 0);
  M_AXI_arsize(2 downto 0) <= auto_us_to_s01_couplers_ARSIZE(2 downto 0);
  M_AXI_arvalid <= auto_us_to_s01_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_us_to_s01_couplers_AWADDR(39 downto 0);
  M_AXI_awburst(1 downto 0) <= auto_us_to_s01_couplers_AWBURST(1 downto 0);
  M_AXI_awcache(3 downto 0) <= auto_us_to_s01_couplers_AWCACHE(3 downto 0);
  M_AXI_awlen(7 downto 0) <= auto_us_to_s01_couplers_AWLEN(7 downto 0);
  M_AXI_awlock(0) <= auto_us_to_s01_couplers_AWLOCK(0);
  M_AXI_awprot(2 downto 0) <= auto_us_to_s01_couplers_AWPROT(2 downto 0);
  M_AXI_awqos(3 downto 0) <= auto_us_to_s01_couplers_AWQOS(3 downto 0);
  M_AXI_awsize(2 downto 0) <= auto_us_to_s01_couplers_AWSIZE(2 downto 0);
  M_AXI_awvalid <= auto_us_to_s01_couplers_AWVALID;
  M_AXI_bready <= auto_us_to_s01_couplers_BREADY;
  M_AXI_rready <= auto_us_to_s01_couplers_RREADY;
  M_AXI_wdata(511 downto 0) <= auto_us_to_s01_couplers_WDATA(511 downto 0);
  M_AXI_wlast <= auto_us_to_s01_couplers_WLAST;
  M_AXI_wstrb(63 downto 0) <= auto_us_to_s01_couplers_WSTRB(63 downto 0);
  M_AXI_wvalid <= auto_us_to_s01_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= s01_couplers_to_auto_us_ARREADY;
  S_AXI_awready <= s01_couplers_to_auto_us_AWREADY;
  S_AXI_bid(15 downto 0) <= s01_couplers_to_auto_us_BID(15 downto 0);
  S_AXI_bresp(1 downto 0) <= s01_couplers_to_auto_us_BRESP(1 downto 0);
  S_AXI_bvalid <= s01_couplers_to_auto_us_BVALID;
  S_AXI_rdata(127 downto 0) <= s01_couplers_to_auto_us_RDATA(127 downto 0);
  S_AXI_rid(15 downto 0) <= s01_couplers_to_auto_us_RID(15 downto 0);
  S_AXI_rlast <= s01_couplers_to_auto_us_RLAST;
  S_AXI_rresp(1 downto 0) <= s01_couplers_to_auto_us_RRESP(1 downto 0);
  S_AXI_rvalid <= s01_couplers_to_auto_us_RVALID;
  S_AXI_wready <= s01_couplers_to_auto_us_WREADY;
  auto_us_to_s01_couplers_ARREADY <= M_AXI_arready;
  auto_us_to_s01_couplers_AWREADY <= M_AXI_awready;
  auto_us_to_s01_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_us_to_s01_couplers_BVALID <= M_AXI_bvalid;
  auto_us_to_s01_couplers_RDATA(511 downto 0) <= M_AXI_rdata(511 downto 0);
  auto_us_to_s01_couplers_RLAST <= M_AXI_rlast;
  auto_us_to_s01_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_us_to_s01_couplers_RVALID <= M_AXI_rvalid;
  auto_us_to_s01_couplers_WREADY <= M_AXI_wready;
  s01_couplers_to_auto_us_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  s01_couplers_to_auto_us_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  s01_couplers_to_auto_us_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  s01_couplers_to_auto_us_ARID(15 downto 0) <= S_AXI_arid(15 downto 0);
  s01_couplers_to_auto_us_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  s01_couplers_to_auto_us_ARLOCK <= S_AXI_arlock;
  s01_couplers_to_auto_us_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  s01_couplers_to_auto_us_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  s01_couplers_to_auto_us_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  s01_couplers_to_auto_us_ARVALID <= S_AXI_arvalid;
  s01_couplers_to_auto_us_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  s01_couplers_to_auto_us_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  s01_couplers_to_auto_us_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  s01_couplers_to_auto_us_AWID(15 downto 0) <= S_AXI_awid(15 downto 0);
  s01_couplers_to_auto_us_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  s01_couplers_to_auto_us_AWLOCK <= S_AXI_awlock;
  s01_couplers_to_auto_us_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  s01_couplers_to_auto_us_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  s01_couplers_to_auto_us_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  s01_couplers_to_auto_us_AWVALID <= S_AXI_awvalid;
  s01_couplers_to_auto_us_BREADY <= S_AXI_bready;
  s01_couplers_to_auto_us_RREADY <= S_AXI_rready;
  s01_couplers_to_auto_us_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  s01_couplers_to_auto_us_WLAST <= S_AXI_wlast;
  s01_couplers_to_auto_us_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  s01_couplers_to_auto_us_WVALID <= S_AXI_wvalid;
auto_us: component bram_lutwave_auto_us_1
     port map (
      m_axi_araddr(39 downto 0) => auto_us_to_s01_couplers_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_us_to_s01_couplers_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_us_to_s01_couplers_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_us_to_s01_couplers_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_us_to_s01_couplers_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_us_to_s01_couplers_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_us_to_s01_couplers_ARQOS(3 downto 0),
      m_axi_arready => auto_us_to_s01_couplers_ARREADY,
      m_axi_arregion(3 downto 0) => NLW_auto_us_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_us_to_s01_couplers_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_us_to_s01_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_us_to_s01_couplers_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_us_to_s01_couplers_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_us_to_s01_couplers_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_us_to_s01_couplers_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_us_to_s01_couplers_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_us_to_s01_couplers_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_us_to_s01_couplers_AWQOS(3 downto 0),
      m_axi_awready => auto_us_to_s01_couplers_AWREADY,
      m_axi_awregion(3 downto 0) => NLW_auto_us_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_us_to_s01_couplers_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_us_to_s01_couplers_AWVALID,
      m_axi_bready => auto_us_to_s01_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_us_to_s01_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_us_to_s01_couplers_BVALID,
      m_axi_rdata(511 downto 0) => auto_us_to_s01_couplers_RDATA(511 downto 0),
      m_axi_rlast => auto_us_to_s01_couplers_RLAST,
      m_axi_rready => auto_us_to_s01_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_us_to_s01_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_us_to_s01_couplers_RVALID,
      m_axi_wdata(511 downto 0) => auto_us_to_s01_couplers_WDATA(511 downto 0),
      m_axi_wlast => auto_us_to_s01_couplers_WLAST,
      m_axi_wready => auto_us_to_s01_couplers_WREADY,
      m_axi_wstrb(63 downto 0) => auto_us_to_s01_couplers_WSTRB(63 downto 0),
      m_axi_wvalid => auto_us_to_s01_couplers_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(39 downto 0) => s01_couplers_to_auto_us_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => s01_couplers_to_auto_us_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => s01_couplers_to_auto_us_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arid(15 downto 0) => s01_couplers_to_auto_us_ARID(15 downto 0),
      s_axi_arlen(7 downto 0) => s01_couplers_to_auto_us_ARLEN(7 downto 0),
      s_axi_arlock(0) => s01_couplers_to_auto_us_ARLOCK,
      s_axi_arprot(2 downto 0) => s01_couplers_to_auto_us_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => s01_couplers_to_auto_us_ARQOS(3 downto 0),
      s_axi_arready => s01_couplers_to_auto_us_ARREADY,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => s01_couplers_to_auto_us_ARSIZE(2 downto 0),
      s_axi_arvalid => s01_couplers_to_auto_us_ARVALID,
      s_axi_awaddr(39 downto 0) => s01_couplers_to_auto_us_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => s01_couplers_to_auto_us_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => s01_couplers_to_auto_us_AWCACHE(3 downto 0),
      s_axi_awid(15 downto 0) => s01_couplers_to_auto_us_AWID(15 downto 0),
      s_axi_awlen(7 downto 0) => s01_couplers_to_auto_us_AWLEN(7 downto 0),
      s_axi_awlock(0) => s01_couplers_to_auto_us_AWLOCK,
      s_axi_awprot(2 downto 0) => s01_couplers_to_auto_us_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => s01_couplers_to_auto_us_AWQOS(3 downto 0),
      s_axi_awready => s01_couplers_to_auto_us_AWREADY,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => s01_couplers_to_auto_us_AWSIZE(2 downto 0),
      s_axi_awvalid => s01_couplers_to_auto_us_AWVALID,
      s_axi_bid(15 downto 0) => s01_couplers_to_auto_us_BID(15 downto 0),
      s_axi_bready => s01_couplers_to_auto_us_BREADY,
      s_axi_bresp(1 downto 0) => s01_couplers_to_auto_us_BRESP(1 downto 0),
      s_axi_bvalid => s01_couplers_to_auto_us_BVALID,
      s_axi_rdata(127 downto 0) => s01_couplers_to_auto_us_RDATA(127 downto 0),
      s_axi_rid(15 downto 0) => s01_couplers_to_auto_us_RID(15 downto 0),
      s_axi_rlast => s01_couplers_to_auto_us_RLAST,
      s_axi_rready => s01_couplers_to_auto_us_RREADY,
      s_axi_rresp(1 downto 0) => s01_couplers_to_auto_us_RRESP(1 downto 0),
      s_axi_rvalid => s01_couplers_to_auto_us_RVALID,
      s_axi_wdata(127 downto 0) => s01_couplers_to_auto_us_WDATA(127 downto 0),
      s_axi_wlast => s01_couplers_to_auto_us_WLAST,
      s_axi_wready => s01_couplers_to_auto_us_WREADY,
      s_axi_wstrb(15 downto 0) => s01_couplers_to_auto_us_WSTRB(15 downto 0),
      s_axi_wvalid => s01_couplers_to_auto_us_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity wide_bram_imp_16Z7MIT is
  port (
    CLK : in STD_LOGIC;
    In0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    In2 : in STD_LOGIC_VECTOR ( 71 downto 0 );
    In3 : in STD_LOGIC_VECTOR ( 75 downto 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC;
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC;
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC;
    d1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    d2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    d3 : in STD_LOGIC_VECTOR ( 127 downto 0 );
    d4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    max_count_minus_one_step : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rising_edge_start : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end wide_bram_imp_16Z7MIT;

architecture STRUCTURE of wide_bram_imp_16Z7MIT is
  component bram_lutwave_axi_bram_ctrl_0_7 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC;
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC;
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    bram_rst_a : out STD_LOGIC;
    bram_clk_a : out STD_LOGIC;
    bram_en_a : out STD_LOGIC;
    bram_we_a : out STD_LOGIC_VECTOR ( 15 downto 0 );
    bram_addr_a : out STD_LOGIC_VECTOR ( 14 downto 0 );
    bram_wrdata_a : out STD_LOGIC_VECTOR ( 127 downto 0 );
    bram_rddata_a : in STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component bram_lutwave_axi_bram_ctrl_0_7;
  component bram_lutwave_xlconstant_1_8 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_xlconstant_1_8;
  component bram_lutwave_xlconstant_1_9 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_xlconstant_1_9;
  component bram_lutwave_blk_mem_gen_0_5 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 127 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 127 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 127 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component bram_lutwave_blk_mem_gen_0_5;
  component bram_lutwave_bool_false_2 is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component bram_lutwave_bool_false_2;
  component bram_lutwave_bool_true_2 is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component bram_lutwave_bool_true_2;
  component bram_lutwave_mux_4port_0_0 is
  port (
    d0 : in STD_LOGIC_VECTOR ( 127 downto 0 );
    d1 : in STD_LOGIC_VECTOR ( 127 downto 0 );
    d2 : in STD_LOGIC_VECTOR ( 127 downto 0 );
    d3 : in STD_LOGIC_VECTOR ( 127 downto 0 );
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    q : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component bram_lutwave_mux_4port_0_0;
  component bram_lutwave_xlconcat_1_1 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    In2 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component bram_lutwave_xlconcat_1_1;
  component bram_lutwave_bool_false_3 is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  end component bram_lutwave_bool_false_3;
  component bram_lutwave_xlconcat_1_2 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 71 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 55 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component bram_lutwave_xlconcat_1_2;
  component bram_lutwave_bool_false_1_0 is
  port (
    dout : out STD_LOGIC_VECTOR ( 55 downto 0 )
  );
  end component bram_lutwave_bool_false_1_0;
  component bram_lutwave_pfb_concat_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 75 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 51 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component bram_lutwave_pfb_concat_0;
  component bram_lutwave_bool_false_1_1 is
  port (
    dout : out STD_LOGIC_VECTOR ( 51 downto 0 )
  );
  end component bram_lutwave_bool_false_1_1;
  component bram_lutwave_mymux_0_4 is
  port (
    a_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    b_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sel : in STD_LOGIC;
    clk : in STD_LOGIC;
    z : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component bram_lutwave_mymux_0_4;
  component bram_lutwave_axi_bram_mealy_x16_w_0_0 is
  port (
    rising_edge_arm : in STD_LOGIC_VECTOR ( 0 to 0 );
    max_count_minus_one_step : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rising_edge_start : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    address : out STD_LOGIC_VECTOR ( 31 downto 0 );
    we : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_axi_bram_mealy_x16_w_0_0;
  component bram_lutwave_mux_4port_0_1 is
  port (
    d0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    d1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    d2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    d3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_mux_4port_0_1;
  signal In0_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal In1_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal In2_1 : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal In3_1 : STD_LOGIC_VECTOR ( 75 downto 0 );
  signal axi_bram_ctrl_0_BRAM_PORTA_ADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal axi_bram_ctrl_0_BRAM_PORTA_CLK : STD_LOGIC;
  signal axi_bram_ctrl_0_BRAM_PORTA_DIN : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal axi_bram_ctrl_0_BRAM_PORTA_DOUT : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal axi_bram_ctrl_0_BRAM_PORTA_EN : STD_LOGIC;
  signal axi_bram_ctrl_0_BRAM_PORTA_RST : STD_LOGIC;
  signal axi_bram_ctrl_0_BRAM_PORTA_WE : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_bram_mealy_x16_w_0_address : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_bram_mealy_x16_w_0_we : STD_LOGIC_VECTOR ( 0 to 0 );
  signal bool_false_1_dout : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal bool_false_2_dout : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal bool_false_3_dout : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal bool_false_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bool_true_1_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal d1_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal d2_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal d3_1 : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal d4_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ddc_concat_dout : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal max_count_minus_one_step_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mux_4port_0_q : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal mux_4port_1_q : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mymux_0_z : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARLOCK : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_AWADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWLOCK : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_RLAST : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_WLAST : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_WVALID : STD_LOGIC;
  signal rising_edge_start_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_ps8_0_99M_peripheral_aresetn : STD_LOGIC;
  signal sel_1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal usp_rf_data_converter_0_clk_dac1 : STD_LOGIC;
  signal xlconcat_1_dout : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal xlconcat_2_dout : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal xlconstant_1_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_2_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal zynq_ultra_ps_e_0_pl_clk0 : STD_LOGIC;
  signal NLW_blk_mem_gen_0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
begin
  In0_1(31 downto 0) <= In0(31 downto 0);
  In1_1(31 downto 0) <= In1(31 downto 0);
  In2_1(71 downto 0) <= In2(71 downto 0);
  In3_1(75 downto 0) <= In3(75 downto 0);
  S_AXI_arready <= ps8_0_axi_periph1_M03_AXI_ARREADY;
  S_AXI_awready <= ps8_0_axi_periph1_M03_AXI_AWREADY;
  S_AXI_bresp(1 downto 0) <= ps8_0_axi_periph1_M03_AXI_BRESP(1 downto 0);
  S_AXI_bvalid <= ps8_0_axi_periph1_M03_AXI_BVALID;
  S_AXI_rdata(127 downto 0) <= ps8_0_axi_periph1_M03_AXI_RDATA(127 downto 0);
  S_AXI_rlast <= ps8_0_axi_periph1_M03_AXI_RLAST;
  S_AXI_rresp(1 downto 0) <= ps8_0_axi_periph1_M03_AXI_RRESP(1 downto 0);
  S_AXI_rvalid <= ps8_0_axi_periph1_M03_AXI_RVALID;
  S_AXI_wready <= ps8_0_axi_periph1_M03_AXI_WREADY;
  d1_1(0) <= d1(0);
  d2_1(0) <= d2(0);
  d3_1(127 downto 0) <= d3(127 downto 0);
  d4_1(0) <= d4(0);
  max_count_minus_one_step_1(31 downto 0) <= max_count_minus_one_step(31 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARADDR(14 downto 0) <= S_AXI_araddr(14 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARLOCK <= S_AXI_arlock;
  ps8_0_axi_periph1_M03_AXI_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARVALID <= S_AXI_arvalid;
  ps8_0_axi_periph1_M03_AXI_AWADDR(14 downto 0) <= S_AXI_awaddr(14 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWLOCK <= S_AXI_awlock;
  ps8_0_axi_periph1_M03_AXI_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWVALID <= S_AXI_awvalid;
  ps8_0_axi_periph1_M03_AXI_BREADY <= S_AXI_bready;
  ps8_0_axi_periph1_M03_AXI_RREADY <= S_AXI_rready;
  ps8_0_axi_periph1_M03_AXI_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  ps8_0_axi_periph1_M03_AXI_WLAST <= S_AXI_wlast;
  ps8_0_axi_periph1_M03_AXI_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  ps8_0_axi_periph1_M03_AXI_WVALID <= S_AXI_wvalid;
  rising_edge_start_1(0) <= rising_edge_start(0);
  rst_ps8_0_99M_peripheral_aresetn <= s_axi_aresetn;
  sel_1(1 downto 0) <= sel(1 downto 0);
  usp_rf_data_converter_0_clk_dac1 <= CLK;
  zynq_ultra_ps_e_0_pl_clk0 <= s_axi_aclk;
adc_concat: component bram_lutwave_xlconcat_1_1
     port map (
      In0(31 downto 0) => In0_1(31 downto 0),
      In1(31 downto 0) => In1_1(31 downto 0),
      In2(63 downto 0) => bool_false_1_dout(63 downto 0),
      dout(127 downto 0) => xlconcat_1_dout(127 downto 0)
    );
axi_bram_ctrl_0: component bram_lutwave_axi_bram_ctrl_0_7
     port map (
      bram_addr_a(14 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_ADDR(14 downto 0),
      bram_clk_a => axi_bram_ctrl_0_BRAM_PORTA_CLK,
      bram_en_a => axi_bram_ctrl_0_BRAM_PORTA_EN,
      bram_rddata_a(127 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_DOUT(127 downto 0),
      bram_rst_a => axi_bram_ctrl_0_BRAM_PORTA_RST,
      bram_we_a(15 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_WE(15 downto 0),
      bram_wrdata_a(127 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_DIN(127 downto 0),
      s_axi_aclk => zynq_ultra_ps_e_0_pl_clk0,
      s_axi_araddr(14 downto 0) => ps8_0_axi_periph1_M03_AXI_ARADDR(14 downto 0),
      s_axi_arburst(1 downto 0) => ps8_0_axi_periph1_M03_AXI_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => ps8_0_axi_periph1_M03_AXI_ARCACHE(3 downto 0),
      s_axi_aresetn => rst_ps8_0_99M_peripheral_aresetn,
      s_axi_arlen(7 downto 0) => ps8_0_axi_periph1_M03_AXI_ARLEN(7 downto 0),
      s_axi_arlock => ps8_0_axi_periph1_M03_AXI_ARLOCK,
      s_axi_arprot(2 downto 0) => ps8_0_axi_periph1_M03_AXI_ARPROT(2 downto 0),
      s_axi_arready => ps8_0_axi_periph1_M03_AXI_ARREADY,
      s_axi_arsize(2 downto 0) => ps8_0_axi_periph1_M03_AXI_ARSIZE(2 downto 0),
      s_axi_arvalid => ps8_0_axi_periph1_M03_AXI_ARVALID,
      s_axi_awaddr(14 downto 0) => ps8_0_axi_periph1_M03_AXI_AWADDR(14 downto 0),
      s_axi_awburst(1 downto 0) => ps8_0_axi_periph1_M03_AXI_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => ps8_0_axi_periph1_M03_AXI_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => ps8_0_axi_periph1_M03_AXI_AWLEN(7 downto 0),
      s_axi_awlock => ps8_0_axi_periph1_M03_AXI_AWLOCK,
      s_axi_awprot(2 downto 0) => ps8_0_axi_periph1_M03_AXI_AWPROT(2 downto 0),
      s_axi_awready => ps8_0_axi_periph1_M03_AXI_AWREADY,
      s_axi_awsize(2 downto 0) => ps8_0_axi_periph1_M03_AXI_AWSIZE(2 downto 0),
      s_axi_awvalid => ps8_0_axi_periph1_M03_AXI_AWVALID,
      s_axi_bready => ps8_0_axi_periph1_M03_AXI_BREADY,
      s_axi_bresp(1 downto 0) => ps8_0_axi_periph1_M03_AXI_BRESP(1 downto 0),
      s_axi_bvalid => ps8_0_axi_periph1_M03_AXI_BVALID,
      s_axi_rdata(127 downto 0) => ps8_0_axi_periph1_M03_AXI_RDATA(127 downto 0),
      s_axi_rlast => ps8_0_axi_periph1_M03_AXI_RLAST,
      s_axi_rready => ps8_0_axi_periph1_M03_AXI_RREADY,
      s_axi_rresp(1 downto 0) => ps8_0_axi_periph1_M03_AXI_RRESP(1 downto 0),
      s_axi_rvalid => ps8_0_axi_periph1_M03_AXI_RVALID,
      s_axi_wdata(127 downto 0) => ps8_0_axi_periph1_M03_AXI_WDATA(127 downto 0),
      s_axi_wlast => ps8_0_axi_periph1_M03_AXI_WLAST,
      s_axi_wready => ps8_0_axi_periph1_M03_AXI_WREADY,
      s_axi_wstrb(15 downto 0) => ps8_0_axi_periph1_M03_AXI_WSTRB(15 downto 0),
      s_axi_wvalid => ps8_0_axi_periph1_M03_AXI_WVALID
    );
axi_bram_mealy_x16_w_0: component bram_lutwave_axi_bram_mealy_x16_w_0_0
     port map (
      address(31 downto 0) => axi_bram_mealy_x16_w_0_address(31 downto 0),
      clk => usp_rf_data_converter_0_clk_dac1,
      max_count_minus_one_step(31 downto 0) => max_count_minus_one_step_1(31 downto 0),
      rising_edge_arm(0) => rising_edge_start_1(0),
      rising_edge_start(0) => mux_4port_1_q(0),
      we(0) => axi_bram_mealy_x16_w_0_we(0)
    );
blk_mem_gen_0: component bram_lutwave_blk_mem_gen_0_5
     port map (
      addra(31 downto 15) => B"00000000000000000",
      addra(14 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_ADDR(14 downto 0),
      addrb(31 downto 0) => axi_bram_mealy_x16_w_0_address(31 downto 0),
      clka => axi_bram_ctrl_0_BRAM_PORTA_CLK,
      clkb => usp_rf_data_converter_0_clk_dac1,
      dina(127 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_DIN(127 downto 0),
      dinb(127 downto 0) => mux_4port_0_q(127 downto 0),
      douta(127 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_DOUT(127 downto 0),
      doutb(127 downto 0) => NLW_blk_mem_gen_0_doutb_UNCONNECTED(127 downto 0),
      ena => axi_bram_ctrl_0_BRAM_PORTA_EN,
      enb => xlconstant_2_dout(0),
      rsta => axi_bram_ctrl_0_BRAM_PORTA_RST,
      rstb => xlconstant_1_dout(0),
      wea(15 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_WE(15 downto 0),
      web(15 downto 0) => mymux_0_z(15 downto 0)
    );
bool_false: component bram_lutwave_bool_false_2
     port map (
      dout(15 downto 0) => bool_false_dout(15 downto 0)
    );
bool_false_1: component bram_lutwave_bool_false_3
     port map (
      dout(63 downto 0) => bool_false_1_dout(63 downto 0)
    );
bool_false_2: component bram_lutwave_bool_false_1_0
     port map (
      dout(55 downto 0) => bool_false_2_dout(55 downto 0)
    );
bool_false_3: component bram_lutwave_bool_false_1_1
     port map (
      dout(51 downto 0) => bool_false_3_dout(51 downto 0)
    );
bool_true_1: component bram_lutwave_bool_true_2
     port map (
      dout(15 downto 0) => bool_true_1_dout(15 downto 0)
    );
ddc_concat: component bram_lutwave_pfb_concat_0
     port map (
      In0(75 downto 0) => In3_1(75 downto 0),
      In1(51 downto 0) => bool_false_3_dout(51 downto 0),
      dout(127 downto 0) => ddc_concat_dout(127 downto 0)
    );
mux_4port_0: component bram_lutwave_mux_4port_0_0
     port map (
      clk => usp_rf_data_converter_0_clk_dac1,
      d0(127 downto 0) => xlconcat_1_dout(127 downto 0),
      d1(127 downto 0) => xlconcat_2_dout(127 downto 0),
      d2(127 downto 0) => ddc_concat_dout(127 downto 0),
      d3(127 downto 0) => d3_1(127 downto 0),
      q(127 downto 0) => mux_4port_0_q(127 downto 0),
      sel(1 downto 0) => sel_1(1 downto 0)
    );
mux_4port_1: component bram_lutwave_mux_4port_0_1
     port map (
      clk => usp_rf_data_converter_0_clk_dac1,
      d0(0) => d1_1(0),
      d1(0) => d1_1(0),
      d2(0) => d2_1(0),
      d3(0) => d4_1(0),
      q(0) => mux_4port_1_q(0),
      sel(1 downto 0) => sel_1(1 downto 0)
    );
mymux_0: component bram_lutwave_mymux_0_4
     port map (
      a_0(15 downto 0) => bool_false_dout(15 downto 0),
      b_1(15 downto 0) => bool_true_1_dout(15 downto 0),
      clk => usp_rf_data_converter_0_clk_dac1,
      sel => axi_bram_mealy_x16_w_0_we(0),
      z(15 downto 0) => mymux_0_z(15 downto 0)
    );
pfb_concat: component bram_lutwave_xlconcat_1_2
     port map (
      In0(71 downto 0) => In2_1(71 downto 0),
      In1(55 downto 0) => bool_false_2_dout(55 downto 0),
      dout(127 downto 0) => xlconcat_2_dout(127 downto 0)
    );
xlconstant_1: component bram_lutwave_xlconstant_1_8
     port map (
      dout(0) => xlconstant_1_dout(0)
    );
xlconstant_2: component bram_lutwave_xlconstant_1_9
     port map (
      dout(0) => xlconstant_2_dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity wide_bram_imp_1THCPO8 is
  port (
    CLK : in STD_LOGIC;
    In0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    In2 : in STD_LOGIC_VECTOR ( 71 downto 0 );
    In3 : in STD_LOGIC_VECTOR ( 75 downto 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC;
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC;
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC;
    d1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    d2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    d3 : in STD_LOGIC_VECTOR ( 127 downto 0 );
    d4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    max_count_minus_one_step : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rising_edge_start : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end wide_bram_imp_1THCPO8;

architecture STRUCTURE of wide_bram_imp_1THCPO8 is
  component bram_lutwave_axi_bram_ctrl_0_12 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC;
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC;
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    bram_rst_a : out STD_LOGIC;
    bram_clk_a : out STD_LOGIC;
    bram_en_a : out STD_LOGIC;
    bram_we_a : out STD_LOGIC_VECTOR ( 15 downto 0 );
    bram_addr_a : out STD_LOGIC_VECTOR ( 14 downto 0 );
    bram_wrdata_a : out STD_LOGIC_VECTOR ( 127 downto 0 );
    bram_rddata_a : in STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component bram_lutwave_axi_bram_ctrl_0_12;
  component bram_lutwave_xlconstant_1_15 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_xlconstant_1_15;
  component bram_lutwave_xlconstant_2_5 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_xlconstant_2_5;
  component bram_lutwave_blk_mem_gen_0_10 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 127 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 127 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 127 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component bram_lutwave_blk_mem_gen_0_10;
  component bram_lutwave_bool_false_4 is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component bram_lutwave_bool_false_4;
  component bram_lutwave_bool_true_1_0 is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component bram_lutwave_bool_true_1_0;
  component bram_lutwave_mux_4port_0_2 is
  port (
    d0 : in STD_LOGIC_VECTOR ( 127 downto 0 );
    d1 : in STD_LOGIC_VECTOR ( 127 downto 0 );
    d2 : in STD_LOGIC_VECTOR ( 127 downto 0 );
    d3 : in STD_LOGIC_VECTOR ( 127 downto 0 );
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    q : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component bram_lutwave_mux_4port_0_2;
  component bram_lutwave_adc_concat_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    In2 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component bram_lutwave_adc_concat_0;
  component bram_lutwave_bool_false_1_2 is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  end component bram_lutwave_bool_false_1_2;
  component bram_lutwave_pfb_concat_1 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 71 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 55 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component bram_lutwave_pfb_concat_1;
  component bram_lutwave_bool_false_2_0 is
  port (
    dout : out STD_LOGIC_VECTOR ( 55 downto 0 )
  );
  end component bram_lutwave_bool_false_2_0;
  component bram_lutwave_ddc_concat_2 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 75 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 51 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component bram_lutwave_ddc_concat_2;
  component bram_lutwave_bool_false_3_0 is
  port (
    dout : out STD_LOGIC_VECTOR ( 51 downto 0 )
  );
  end component bram_lutwave_bool_false_3_0;
  component bram_lutwave_mymux_0_10 is
  port (
    a_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    b_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sel : in STD_LOGIC;
    clk : in STD_LOGIC;
    z : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component bram_lutwave_mymux_0_10;
  component bram_lutwave_axi_bram_mealy_x16_w_0_1 is
  port (
    rising_edge_arm : in STD_LOGIC_VECTOR ( 0 to 0 );
    max_count_minus_one_step : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rising_edge_start : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    address : out STD_LOGIC_VECTOR ( 31 downto 0 );
    we : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_axi_bram_mealy_x16_w_0_1;
  component bram_lutwave_mux_4port_1_0 is
  port (
    d0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    d1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    d2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    d3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_mux_4port_1_0;
  signal In0_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal In1_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal In2_1 : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal In3_1 : STD_LOGIC_VECTOR ( 75 downto 0 );
  signal axi_bram_ctrl_0_BRAM_PORTA_ADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal axi_bram_ctrl_0_BRAM_PORTA_CLK : STD_LOGIC;
  signal axi_bram_ctrl_0_BRAM_PORTA_DIN : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal axi_bram_ctrl_0_BRAM_PORTA_DOUT : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal axi_bram_ctrl_0_BRAM_PORTA_EN : STD_LOGIC;
  signal axi_bram_ctrl_0_BRAM_PORTA_RST : STD_LOGIC;
  signal axi_bram_ctrl_0_BRAM_PORTA_WE : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_bram_mealy_x16_w_0_address : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_bram_mealy_x16_w_0_we : STD_LOGIC_VECTOR ( 0 to 0 );
  signal bool_false_1_dout : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal bool_false_2_dout : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal bool_false_3_dout : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal bool_false_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bool_true_1_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal d1_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal d2_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal d3_1 : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal d4_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ddc_concat_dout : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal max_count_minus_one_step_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mux_4port_0_q : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal mux_4port_1_q : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mymux_0_z : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARLOCK : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_AWADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWLOCK : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_RLAST : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_WLAST : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_WVALID : STD_LOGIC;
  signal rising_edge_start_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_ps8_0_99M_peripheral_aresetn : STD_LOGIC;
  signal sel_1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal usp_rf_data_converter_0_clk_dac1 : STD_LOGIC;
  signal xlconcat_1_dout : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal xlconcat_2_dout : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal xlconstant_1_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_2_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal zynq_ultra_ps_e_0_pl_clk0 : STD_LOGIC;
  signal NLW_blk_mem_gen_0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
begin
  In0_1(31 downto 0) <= In0(31 downto 0);
  In1_1(31 downto 0) <= In1(31 downto 0);
  In2_1(71 downto 0) <= In2(71 downto 0);
  In3_1(75 downto 0) <= In3(75 downto 0);
  S_AXI_arready <= ps8_0_axi_periph1_M03_AXI_ARREADY;
  S_AXI_awready <= ps8_0_axi_periph1_M03_AXI_AWREADY;
  S_AXI_bresp(1 downto 0) <= ps8_0_axi_periph1_M03_AXI_BRESP(1 downto 0);
  S_AXI_bvalid <= ps8_0_axi_periph1_M03_AXI_BVALID;
  S_AXI_rdata(127 downto 0) <= ps8_0_axi_periph1_M03_AXI_RDATA(127 downto 0);
  S_AXI_rlast <= ps8_0_axi_periph1_M03_AXI_RLAST;
  S_AXI_rresp(1 downto 0) <= ps8_0_axi_periph1_M03_AXI_RRESP(1 downto 0);
  S_AXI_rvalid <= ps8_0_axi_periph1_M03_AXI_RVALID;
  S_AXI_wready <= ps8_0_axi_periph1_M03_AXI_WREADY;
  d1_1(0) <= d1(0);
  d2_1(0) <= d2(0);
  d3_1(127 downto 0) <= d3(127 downto 0);
  d4_1(0) <= d4(0);
  max_count_minus_one_step_1(31 downto 0) <= max_count_minus_one_step(31 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARADDR(14 downto 0) <= S_AXI_araddr(14 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARLOCK <= S_AXI_arlock;
  ps8_0_axi_periph1_M03_AXI_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARVALID <= S_AXI_arvalid;
  ps8_0_axi_periph1_M03_AXI_AWADDR(14 downto 0) <= S_AXI_awaddr(14 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWLOCK <= S_AXI_awlock;
  ps8_0_axi_periph1_M03_AXI_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWVALID <= S_AXI_awvalid;
  ps8_0_axi_periph1_M03_AXI_BREADY <= S_AXI_bready;
  ps8_0_axi_periph1_M03_AXI_RREADY <= S_AXI_rready;
  ps8_0_axi_periph1_M03_AXI_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  ps8_0_axi_periph1_M03_AXI_WLAST <= S_AXI_wlast;
  ps8_0_axi_periph1_M03_AXI_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  ps8_0_axi_periph1_M03_AXI_WVALID <= S_AXI_wvalid;
  rising_edge_start_1(0) <= rising_edge_start(0);
  rst_ps8_0_99M_peripheral_aresetn <= s_axi_aresetn;
  sel_1(1 downto 0) <= sel(1 downto 0);
  usp_rf_data_converter_0_clk_dac1 <= CLK;
  zynq_ultra_ps_e_0_pl_clk0 <= s_axi_aclk;
adc_concat: component bram_lutwave_adc_concat_0
     port map (
      In0(31 downto 0) => In0_1(31 downto 0),
      In1(31 downto 0) => In1_1(31 downto 0),
      In2(63 downto 0) => bool_false_1_dout(63 downto 0),
      dout(127 downto 0) => xlconcat_1_dout(127 downto 0)
    );
axi_bram_ctrl_0: component bram_lutwave_axi_bram_ctrl_0_12
     port map (
      bram_addr_a(14 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_ADDR(14 downto 0),
      bram_clk_a => axi_bram_ctrl_0_BRAM_PORTA_CLK,
      bram_en_a => axi_bram_ctrl_0_BRAM_PORTA_EN,
      bram_rddata_a(127 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_DOUT(127 downto 0),
      bram_rst_a => axi_bram_ctrl_0_BRAM_PORTA_RST,
      bram_we_a(15 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_WE(15 downto 0),
      bram_wrdata_a(127 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_DIN(127 downto 0),
      s_axi_aclk => zynq_ultra_ps_e_0_pl_clk0,
      s_axi_araddr(14 downto 0) => ps8_0_axi_periph1_M03_AXI_ARADDR(14 downto 0),
      s_axi_arburst(1 downto 0) => ps8_0_axi_periph1_M03_AXI_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => ps8_0_axi_periph1_M03_AXI_ARCACHE(3 downto 0),
      s_axi_aresetn => rst_ps8_0_99M_peripheral_aresetn,
      s_axi_arlen(7 downto 0) => ps8_0_axi_periph1_M03_AXI_ARLEN(7 downto 0),
      s_axi_arlock => ps8_0_axi_periph1_M03_AXI_ARLOCK,
      s_axi_arprot(2 downto 0) => ps8_0_axi_periph1_M03_AXI_ARPROT(2 downto 0),
      s_axi_arready => ps8_0_axi_periph1_M03_AXI_ARREADY,
      s_axi_arsize(2 downto 0) => ps8_0_axi_periph1_M03_AXI_ARSIZE(2 downto 0),
      s_axi_arvalid => ps8_0_axi_periph1_M03_AXI_ARVALID,
      s_axi_awaddr(14 downto 0) => ps8_0_axi_periph1_M03_AXI_AWADDR(14 downto 0),
      s_axi_awburst(1 downto 0) => ps8_0_axi_periph1_M03_AXI_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => ps8_0_axi_periph1_M03_AXI_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => ps8_0_axi_periph1_M03_AXI_AWLEN(7 downto 0),
      s_axi_awlock => ps8_0_axi_periph1_M03_AXI_AWLOCK,
      s_axi_awprot(2 downto 0) => ps8_0_axi_periph1_M03_AXI_AWPROT(2 downto 0),
      s_axi_awready => ps8_0_axi_periph1_M03_AXI_AWREADY,
      s_axi_awsize(2 downto 0) => ps8_0_axi_periph1_M03_AXI_AWSIZE(2 downto 0),
      s_axi_awvalid => ps8_0_axi_periph1_M03_AXI_AWVALID,
      s_axi_bready => ps8_0_axi_periph1_M03_AXI_BREADY,
      s_axi_bresp(1 downto 0) => ps8_0_axi_periph1_M03_AXI_BRESP(1 downto 0),
      s_axi_bvalid => ps8_0_axi_periph1_M03_AXI_BVALID,
      s_axi_rdata(127 downto 0) => ps8_0_axi_periph1_M03_AXI_RDATA(127 downto 0),
      s_axi_rlast => ps8_0_axi_periph1_M03_AXI_RLAST,
      s_axi_rready => ps8_0_axi_periph1_M03_AXI_RREADY,
      s_axi_rresp(1 downto 0) => ps8_0_axi_periph1_M03_AXI_RRESP(1 downto 0),
      s_axi_rvalid => ps8_0_axi_periph1_M03_AXI_RVALID,
      s_axi_wdata(127 downto 0) => ps8_0_axi_periph1_M03_AXI_WDATA(127 downto 0),
      s_axi_wlast => ps8_0_axi_periph1_M03_AXI_WLAST,
      s_axi_wready => ps8_0_axi_periph1_M03_AXI_WREADY,
      s_axi_wstrb(15 downto 0) => ps8_0_axi_periph1_M03_AXI_WSTRB(15 downto 0),
      s_axi_wvalid => ps8_0_axi_periph1_M03_AXI_WVALID
    );
axi_bram_mealy_x16_w_0: component bram_lutwave_axi_bram_mealy_x16_w_0_1
     port map (
      address(31 downto 0) => axi_bram_mealy_x16_w_0_address(31 downto 0),
      clk => usp_rf_data_converter_0_clk_dac1,
      max_count_minus_one_step(31 downto 0) => max_count_minus_one_step_1(31 downto 0),
      rising_edge_arm(0) => rising_edge_start_1(0),
      rising_edge_start(0) => mux_4port_1_q(0),
      we(0) => axi_bram_mealy_x16_w_0_we(0)
    );
blk_mem_gen_0: component bram_lutwave_blk_mem_gen_0_10
     port map (
      addra(31 downto 15) => B"00000000000000000",
      addra(14 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_ADDR(14 downto 0),
      addrb(31 downto 0) => axi_bram_mealy_x16_w_0_address(31 downto 0),
      clka => axi_bram_ctrl_0_BRAM_PORTA_CLK,
      clkb => usp_rf_data_converter_0_clk_dac1,
      dina(127 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_DIN(127 downto 0),
      dinb(127 downto 0) => mux_4port_0_q(127 downto 0),
      douta(127 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_DOUT(127 downto 0),
      doutb(127 downto 0) => NLW_blk_mem_gen_0_doutb_UNCONNECTED(127 downto 0),
      ena => axi_bram_ctrl_0_BRAM_PORTA_EN,
      enb => xlconstant_2_dout(0),
      rsta => axi_bram_ctrl_0_BRAM_PORTA_RST,
      rstb => xlconstant_1_dout(0),
      wea(15 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_WE(15 downto 0),
      web(15 downto 0) => mymux_0_z(15 downto 0)
    );
bool_false: component bram_lutwave_bool_false_4
     port map (
      dout(15 downto 0) => bool_false_dout(15 downto 0)
    );
bool_false_1: component bram_lutwave_bool_false_1_2
     port map (
      dout(63 downto 0) => bool_false_1_dout(63 downto 0)
    );
bool_false_2: component bram_lutwave_bool_false_2_0
     port map (
      dout(55 downto 0) => bool_false_2_dout(55 downto 0)
    );
bool_false_3: component bram_lutwave_bool_false_3_0
     port map (
      dout(51 downto 0) => bool_false_3_dout(51 downto 0)
    );
bool_true_1: component bram_lutwave_bool_true_1_0
     port map (
      dout(15 downto 0) => bool_true_1_dout(15 downto 0)
    );
ddc_concat: component bram_lutwave_ddc_concat_2
     port map (
      In0(75 downto 0) => In3_1(75 downto 0),
      In1(51 downto 0) => bool_false_3_dout(51 downto 0),
      dout(127 downto 0) => ddc_concat_dout(127 downto 0)
    );
mux_4port_0: component bram_lutwave_mux_4port_0_2
     port map (
      clk => usp_rf_data_converter_0_clk_dac1,
      d0(127 downto 0) => xlconcat_1_dout(127 downto 0),
      d1(127 downto 0) => xlconcat_2_dout(127 downto 0),
      d2(127 downto 0) => ddc_concat_dout(127 downto 0),
      d3(127 downto 0) => d3_1(127 downto 0),
      q(127 downto 0) => mux_4port_0_q(127 downto 0),
      sel(1 downto 0) => sel_1(1 downto 0)
    );
mux_4port_1: component bram_lutwave_mux_4port_1_0
     port map (
      clk => usp_rf_data_converter_0_clk_dac1,
      d0(0) => d1_1(0),
      d1(0) => d1_1(0),
      d2(0) => d2_1(0),
      d3(0) => d4_1(0),
      q(0) => mux_4port_1_q(0),
      sel(1 downto 0) => sel_1(1 downto 0)
    );
mymux_0: component bram_lutwave_mymux_0_10
     port map (
      a_0(15 downto 0) => bool_false_dout(15 downto 0),
      b_1(15 downto 0) => bool_true_1_dout(15 downto 0),
      clk => usp_rf_data_converter_0_clk_dac1,
      sel => axi_bram_mealy_x16_w_0_we(0),
      z(15 downto 0) => mymux_0_z(15 downto 0)
    );
pfb_concat: component bram_lutwave_pfb_concat_1
     port map (
      In0(71 downto 0) => In2_1(71 downto 0),
      In1(55 downto 0) => bool_false_2_dout(55 downto 0),
      dout(127 downto 0) => xlconcat_2_dout(127 downto 0)
    );
xlconstant_1: component bram_lutwave_xlconstant_1_15
     port map (
      dout(0) => xlconstant_1_dout(0)
    );
xlconstant_2: component bram_lutwave_xlconstant_2_5
     port map (
      dout(0) => xlconstant_2_dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity wide_bram_imp_HVFYA is
  port (
    CLK : in STD_LOGIC;
    In0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    In2 : in STD_LOGIC_VECTOR ( 71 downto 0 );
    In3 : in STD_LOGIC_VECTOR ( 75 downto 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC;
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC;
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC;
    d1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    d2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    d3 : in STD_LOGIC_VECTOR ( 127 downto 0 );
    d4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    max_count_minus_one_step : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rising_edge_start : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end wide_bram_imp_HVFYA;

architecture STRUCTURE of wide_bram_imp_HVFYA is
  component bram_lutwave_axi_bram_ctrl_0_14 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC;
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC;
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    bram_rst_a : out STD_LOGIC;
    bram_clk_a : out STD_LOGIC;
    bram_en_a : out STD_LOGIC;
    bram_we_a : out STD_LOGIC_VECTOR ( 15 downto 0 );
    bram_addr_a : out STD_LOGIC_VECTOR ( 14 downto 0 );
    bram_wrdata_a : out STD_LOGIC_VECTOR ( 127 downto 0 );
    bram_rddata_a : in STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component bram_lutwave_axi_bram_ctrl_0_14;
  component bram_lutwave_xlconstant_1_17 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_xlconstant_1_17;
  component bram_lutwave_xlconstant_2_7 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_xlconstant_2_7;
  component bram_lutwave_blk_mem_gen_0_14 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 127 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 127 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 127 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component bram_lutwave_blk_mem_gen_0_14;
  component bram_lutwave_bool_false_6 is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component bram_lutwave_bool_false_6;
  component bram_lutwave_bool_true_1_2 is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component bram_lutwave_bool_true_1_2;
  component bram_lutwave_mux_4port_0_4 is
  port (
    d0 : in STD_LOGIC_VECTOR ( 127 downto 0 );
    d1 : in STD_LOGIC_VECTOR ( 127 downto 0 );
    d2 : in STD_LOGIC_VECTOR ( 127 downto 0 );
    d3 : in STD_LOGIC_VECTOR ( 127 downto 0 );
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    q : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component bram_lutwave_mux_4port_0_4;
  component bram_lutwave_adc_concat_2 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    In2 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component bram_lutwave_adc_concat_2;
  component bram_lutwave_bool_false_1_4 is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  end component bram_lutwave_bool_false_1_4;
  component bram_lutwave_pfb_concat_3 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 71 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 55 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component bram_lutwave_pfb_concat_3;
  component bram_lutwave_bool_false_2_2 is
  port (
    dout : out STD_LOGIC_VECTOR ( 55 downto 0 )
  );
  end component bram_lutwave_bool_false_2_2;
  component bram_lutwave_ddc_concat_6 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 75 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 51 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component bram_lutwave_ddc_concat_6;
  component bram_lutwave_bool_false_3_2 is
  port (
    dout : out STD_LOGIC_VECTOR ( 51 downto 0 )
  );
  end component bram_lutwave_bool_false_3_2;
  component bram_lutwave_mymux_0_12 is
  port (
    a_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    b_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sel : in STD_LOGIC;
    clk : in STD_LOGIC;
    z : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component bram_lutwave_mymux_0_12;
  component bram_lutwave_axi_bram_mealy_x16_w_0_3 is
  port (
    rising_edge_arm : in STD_LOGIC_VECTOR ( 0 to 0 );
    max_count_minus_one_step : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rising_edge_start : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    address : out STD_LOGIC_VECTOR ( 31 downto 0 );
    we : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_axi_bram_mealy_x16_w_0_3;
  component bram_lutwave_mux_4port_1_2 is
  port (
    d0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    d1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    d2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    d3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_mux_4port_1_2;
  signal In0_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal In1_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal In2_1 : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal In3_1 : STD_LOGIC_VECTOR ( 75 downto 0 );
  signal axi_bram_ctrl_0_BRAM_PORTA_ADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal axi_bram_ctrl_0_BRAM_PORTA_CLK : STD_LOGIC;
  signal axi_bram_ctrl_0_BRAM_PORTA_DIN : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal axi_bram_ctrl_0_BRAM_PORTA_DOUT : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal axi_bram_ctrl_0_BRAM_PORTA_EN : STD_LOGIC;
  signal axi_bram_ctrl_0_BRAM_PORTA_RST : STD_LOGIC;
  signal axi_bram_ctrl_0_BRAM_PORTA_WE : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_bram_mealy_x16_w_0_address : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_bram_mealy_x16_w_0_we : STD_LOGIC_VECTOR ( 0 to 0 );
  signal bool_false_1_dout : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal bool_false_2_dout : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal bool_false_3_dout : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal bool_false_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bool_true_1_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal d1_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal d2_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal d3_1 : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal d4_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ddc_concat_dout : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal max_count_minus_one_step_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mux_4port_0_q : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal mux_4port_1_q : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mymux_0_z : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARLOCK : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_AWADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWLOCK : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_RLAST : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_WLAST : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_WVALID : STD_LOGIC;
  signal rising_edge_start_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_ps8_0_99M_peripheral_aresetn : STD_LOGIC;
  signal sel_1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal usp_rf_data_converter_0_clk_dac1 : STD_LOGIC;
  signal xlconcat_1_dout : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal xlconcat_2_dout : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal xlconstant_1_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_2_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal zynq_ultra_ps_e_0_pl_clk0 : STD_LOGIC;
  signal NLW_blk_mem_gen_0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
begin
  In0_1(31 downto 0) <= In0(31 downto 0);
  In1_1(31 downto 0) <= In1(31 downto 0);
  In2_1(71 downto 0) <= In2(71 downto 0);
  In3_1(75 downto 0) <= In3(75 downto 0);
  S_AXI_arready <= ps8_0_axi_periph1_M03_AXI_ARREADY;
  S_AXI_awready <= ps8_0_axi_periph1_M03_AXI_AWREADY;
  S_AXI_bid(15 downto 0) <= ps8_0_axi_periph1_M03_AXI_BID(15 downto 0);
  S_AXI_bresp(1 downto 0) <= ps8_0_axi_periph1_M03_AXI_BRESP(1 downto 0);
  S_AXI_bvalid <= ps8_0_axi_periph1_M03_AXI_BVALID;
  S_AXI_rdata(127 downto 0) <= ps8_0_axi_periph1_M03_AXI_RDATA(127 downto 0);
  S_AXI_rid(15 downto 0) <= ps8_0_axi_periph1_M03_AXI_RID(15 downto 0);
  S_AXI_rlast <= ps8_0_axi_periph1_M03_AXI_RLAST;
  S_AXI_rresp(1 downto 0) <= ps8_0_axi_periph1_M03_AXI_RRESP(1 downto 0);
  S_AXI_rvalid <= ps8_0_axi_periph1_M03_AXI_RVALID;
  S_AXI_wready <= ps8_0_axi_periph1_M03_AXI_WREADY;
  d1_1(0) <= d1(0);
  d2_1(0) <= d2(0);
  d3_1(127 downto 0) <= d3(127 downto 0);
  d4_1(0) <= d4(0);
  max_count_minus_one_step_1(31 downto 0) <= max_count_minus_one_step(31 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARADDR(14 downto 0) <= S_AXI_araddr(14 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARID(15 downto 0) <= S_AXI_arid(15 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARLOCK <= S_AXI_arlock;
  ps8_0_axi_periph1_M03_AXI_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARVALID <= S_AXI_arvalid;
  ps8_0_axi_periph1_M03_AXI_AWADDR(14 downto 0) <= S_AXI_awaddr(14 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWID(15 downto 0) <= S_AXI_awid(15 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWLOCK <= S_AXI_awlock;
  ps8_0_axi_periph1_M03_AXI_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWVALID <= S_AXI_awvalid;
  ps8_0_axi_periph1_M03_AXI_BREADY <= S_AXI_bready;
  ps8_0_axi_periph1_M03_AXI_RREADY <= S_AXI_rready;
  ps8_0_axi_periph1_M03_AXI_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  ps8_0_axi_periph1_M03_AXI_WLAST <= S_AXI_wlast;
  ps8_0_axi_periph1_M03_AXI_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  ps8_0_axi_periph1_M03_AXI_WVALID <= S_AXI_wvalid;
  rising_edge_start_1(0) <= rising_edge_start(0);
  rst_ps8_0_99M_peripheral_aresetn <= s_axi_aresetn;
  sel_1(1 downto 0) <= sel(1 downto 0);
  usp_rf_data_converter_0_clk_dac1 <= CLK;
  zynq_ultra_ps_e_0_pl_clk0 <= s_axi_aclk;
adc_concat: component bram_lutwave_adc_concat_2
     port map (
      In0(31 downto 0) => In0_1(31 downto 0),
      In1(31 downto 0) => In1_1(31 downto 0),
      In2(63 downto 0) => bool_false_1_dout(63 downto 0),
      dout(127 downto 0) => xlconcat_1_dout(127 downto 0)
    );
axi_bram_ctrl_0: component bram_lutwave_axi_bram_ctrl_0_14
     port map (
      bram_addr_a(14 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_ADDR(14 downto 0),
      bram_clk_a => axi_bram_ctrl_0_BRAM_PORTA_CLK,
      bram_en_a => axi_bram_ctrl_0_BRAM_PORTA_EN,
      bram_rddata_a(127 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_DOUT(127 downto 0),
      bram_rst_a => axi_bram_ctrl_0_BRAM_PORTA_RST,
      bram_we_a(15 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_WE(15 downto 0),
      bram_wrdata_a(127 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_DIN(127 downto 0),
      s_axi_aclk => zynq_ultra_ps_e_0_pl_clk0,
      s_axi_araddr(14 downto 0) => ps8_0_axi_periph1_M03_AXI_ARADDR(14 downto 0),
      s_axi_arburst(1 downto 0) => ps8_0_axi_periph1_M03_AXI_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => ps8_0_axi_periph1_M03_AXI_ARCACHE(3 downto 0),
      s_axi_aresetn => rst_ps8_0_99M_peripheral_aresetn,
      s_axi_arid(15 downto 0) => ps8_0_axi_periph1_M03_AXI_ARID(15 downto 0),
      s_axi_arlen(7 downto 0) => ps8_0_axi_periph1_M03_AXI_ARLEN(7 downto 0),
      s_axi_arlock => ps8_0_axi_periph1_M03_AXI_ARLOCK,
      s_axi_arprot(2 downto 0) => ps8_0_axi_periph1_M03_AXI_ARPROT(2 downto 0),
      s_axi_arready => ps8_0_axi_periph1_M03_AXI_ARREADY,
      s_axi_arsize(2 downto 0) => ps8_0_axi_periph1_M03_AXI_ARSIZE(2 downto 0),
      s_axi_arvalid => ps8_0_axi_periph1_M03_AXI_ARVALID,
      s_axi_awaddr(14 downto 0) => ps8_0_axi_periph1_M03_AXI_AWADDR(14 downto 0),
      s_axi_awburst(1 downto 0) => ps8_0_axi_periph1_M03_AXI_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => ps8_0_axi_periph1_M03_AXI_AWCACHE(3 downto 0),
      s_axi_awid(15 downto 0) => ps8_0_axi_periph1_M03_AXI_AWID(15 downto 0),
      s_axi_awlen(7 downto 0) => ps8_0_axi_periph1_M03_AXI_AWLEN(7 downto 0),
      s_axi_awlock => ps8_0_axi_periph1_M03_AXI_AWLOCK,
      s_axi_awprot(2 downto 0) => ps8_0_axi_periph1_M03_AXI_AWPROT(2 downto 0),
      s_axi_awready => ps8_0_axi_periph1_M03_AXI_AWREADY,
      s_axi_awsize(2 downto 0) => ps8_0_axi_periph1_M03_AXI_AWSIZE(2 downto 0),
      s_axi_awvalid => ps8_0_axi_periph1_M03_AXI_AWVALID,
      s_axi_bid(15 downto 0) => ps8_0_axi_periph1_M03_AXI_BID(15 downto 0),
      s_axi_bready => ps8_0_axi_periph1_M03_AXI_BREADY,
      s_axi_bresp(1 downto 0) => ps8_0_axi_periph1_M03_AXI_BRESP(1 downto 0),
      s_axi_bvalid => ps8_0_axi_periph1_M03_AXI_BVALID,
      s_axi_rdata(127 downto 0) => ps8_0_axi_periph1_M03_AXI_RDATA(127 downto 0),
      s_axi_rid(15 downto 0) => ps8_0_axi_periph1_M03_AXI_RID(15 downto 0),
      s_axi_rlast => ps8_0_axi_periph1_M03_AXI_RLAST,
      s_axi_rready => ps8_0_axi_periph1_M03_AXI_RREADY,
      s_axi_rresp(1 downto 0) => ps8_0_axi_periph1_M03_AXI_RRESP(1 downto 0),
      s_axi_rvalid => ps8_0_axi_periph1_M03_AXI_RVALID,
      s_axi_wdata(127 downto 0) => ps8_0_axi_periph1_M03_AXI_WDATA(127 downto 0),
      s_axi_wlast => ps8_0_axi_periph1_M03_AXI_WLAST,
      s_axi_wready => ps8_0_axi_periph1_M03_AXI_WREADY,
      s_axi_wstrb(15 downto 0) => ps8_0_axi_periph1_M03_AXI_WSTRB(15 downto 0),
      s_axi_wvalid => ps8_0_axi_periph1_M03_AXI_WVALID
    );
axi_bram_mealy_x16_w_0: component bram_lutwave_axi_bram_mealy_x16_w_0_3
     port map (
      address(31 downto 0) => axi_bram_mealy_x16_w_0_address(31 downto 0),
      clk => usp_rf_data_converter_0_clk_dac1,
      max_count_minus_one_step(31 downto 0) => max_count_minus_one_step_1(31 downto 0),
      rising_edge_arm(0) => rising_edge_start_1(0),
      rising_edge_start(0) => mux_4port_1_q(0),
      we(0) => axi_bram_mealy_x16_w_0_we(0)
    );
blk_mem_gen_0: component bram_lutwave_blk_mem_gen_0_14
     port map (
      addra(31 downto 15) => B"00000000000000000",
      addra(14 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_ADDR(14 downto 0),
      addrb(31 downto 0) => axi_bram_mealy_x16_w_0_address(31 downto 0),
      clka => axi_bram_ctrl_0_BRAM_PORTA_CLK,
      clkb => usp_rf_data_converter_0_clk_dac1,
      dina(127 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_DIN(127 downto 0),
      dinb(127 downto 0) => mux_4port_0_q(127 downto 0),
      douta(127 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_DOUT(127 downto 0),
      doutb(127 downto 0) => NLW_blk_mem_gen_0_doutb_UNCONNECTED(127 downto 0),
      ena => axi_bram_ctrl_0_BRAM_PORTA_EN,
      enb => xlconstant_2_dout(0),
      rsta => axi_bram_ctrl_0_BRAM_PORTA_RST,
      rstb => xlconstant_1_dout(0),
      wea(15 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_WE(15 downto 0),
      web(15 downto 0) => mymux_0_z(15 downto 0)
    );
bool_false: component bram_lutwave_bool_false_6
     port map (
      dout(15 downto 0) => bool_false_dout(15 downto 0)
    );
bool_false_1: component bram_lutwave_bool_false_1_4
     port map (
      dout(63 downto 0) => bool_false_1_dout(63 downto 0)
    );
bool_false_2: component bram_lutwave_bool_false_2_2
     port map (
      dout(55 downto 0) => bool_false_2_dout(55 downto 0)
    );
bool_false_3: component bram_lutwave_bool_false_3_2
     port map (
      dout(51 downto 0) => bool_false_3_dout(51 downto 0)
    );
bool_true_1: component bram_lutwave_bool_true_1_2
     port map (
      dout(15 downto 0) => bool_true_1_dout(15 downto 0)
    );
ddc_concat: component bram_lutwave_ddc_concat_6
     port map (
      In0(75 downto 0) => In3_1(75 downto 0),
      In1(51 downto 0) => bool_false_3_dout(51 downto 0),
      dout(127 downto 0) => ddc_concat_dout(127 downto 0)
    );
mux_4port_0: component bram_lutwave_mux_4port_0_4
     port map (
      clk => usp_rf_data_converter_0_clk_dac1,
      d0(127 downto 0) => xlconcat_1_dout(127 downto 0),
      d1(127 downto 0) => xlconcat_2_dout(127 downto 0),
      d2(127 downto 0) => ddc_concat_dout(127 downto 0),
      d3(127 downto 0) => d3_1(127 downto 0),
      q(127 downto 0) => mux_4port_0_q(127 downto 0),
      sel(1 downto 0) => sel_1(1 downto 0)
    );
mux_4port_1: component bram_lutwave_mux_4port_1_2
     port map (
      clk => usp_rf_data_converter_0_clk_dac1,
      d0(0) => d1_1(0),
      d1(0) => d1_1(0),
      d2(0) => d2_1(0),
      d3(0) => d4_1(0),
      q(0) => mux_4port_1_q(0),
      sel(1 downto 0) => sel_1(1 downto 0)
    );
mymux_0: component bram_lutwave_mymux_0_12
     port map (
      a_0(15 downto 0) => bool_false_dout(15 downto 0),
      b_1(15 downto 0) => bool_true_1_dout(15 downto 0),
      clk => usp_rf_data_converter_0_clk_dac1,
      sel => axi_bram_mealy_x16_w_0_we(0),
      z(15 downto 0) => mymux_0_z(15 downto 0)
    );
pfb_concat: component bram_lutwave_pfb_concat_3
     port map (
      In0(71 downto 0) => In2_1(71 downto 0),
      In1(55 downto 0) => bool_false_2_dout(55 downto 0),
      dout(127 downto 0) => xlconcat_2_dout(127 downto 0)
    );
xlconstant_1: component bram_lutwave_xlconstant_1_17
     port map (
      dout(0) => xlconstant_1_dout(0)
    );
xlconstant_2: component bram_lutwave_xlconstant_2_7
     port map (
      dout(0) => xlconstant_2_dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity wide_bram_imp_X55ZCC is
  port (
    CLK : in STD_LOGIC;
    In0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    In2 : in STD_LOGIC_VECTOR ( 71 downto 0 );
    In3 : in STD_LOGIC_VECTOR ( 75 downto 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC;
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC;
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC;
    d1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    d2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    d3 : in STD_LOGIC_VECTOR ( 127 downto 0 );
    d4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    max_count_minus_one_step : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rising_edge_start : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end wide_bram_imp_X55ZCC;

architecture STRUCTURE of wide_bram_imp_X55ZCC is
  component bram_lutwave_axi_bram_ctrl_0_13 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC;
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC;
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    bram_rst_a : out STD_LOGIC;
    bram_clk_a : out STD_LOGIC;
    bram_en_a : out STD_LOGIC;
    bram_we_a : out STD_LOGIC_VECTOR ( 15 downto 0 );
    bram_addr_a : out STD_LOGIC_VECTOR ( 14 downto 0 );
    bram_wrdata_a : out STD_LOGIC_VECTOR ( 127 downto 0 );
    bram_rddata_a : in STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component bram_lutwave_axi_bram_ctrl_0_13;
  component bram_lutwave_xlconstant_1_16 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_xlconstant_1_16;
  component bram_lutwave_xlconstant_2_6 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_xlconstant_2_6;
  component bram_lutwave_blk_mem_gen_0_12 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 127 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 127 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 127 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component bram_lutwave_blk_mem_gen_0_12;
  component bram_lutwave_bool_false_5 is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component bram_lutwave_bool_false_5;
  component bram_lutwave_bool_true_1_1 is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component bram_lutwave_bool_true_1_1;
  component bram_lutwave_mux_4port_0_3 is
  port (
    d0 : in STD_LOGIC_VECTOR ( 127 downto 0 );
    d1 : in STD_LOGIC_VECTOR ( 127 downto 0 );
    d2 : in STD_LOGIC_VECTOR ( 127 downto 0 );
    d3 : in STD_LOGIC_VECTOR ( 127 downto 0 );
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    q : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component bram_lutwave_mux_4port_0_3;
  component bram_lutwave_adc_concat_1 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    In2 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component bram_lutwave_adc_concat_1;
  component bram_lutwave_bool_false_1_3 is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  end component bram_lutwave_bool_false_1_3;
  component bram_lutwave_pfb_concat_2 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 71 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 55 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component bram_lutwave_pfb_concat_2;
  component bram_lutwave_bool_false_2_1 is
  port (
    dout : out STD_LOGIC_VECTOR ( 55 downto 0 )
  );
  end component bram_lutwave_bool_false_2_1;
  component bram_lutwave_ddc_concat_4 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 75 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 51 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component bram_lutwave_ddc_concat_4;
  component bram_lutwave_bool_false_3_1 is
  port (
    dout : out STD_LOGIC_VECTOR ( 51 downto 0 )
  );
  end component bram_lutwave_bool_false_3_1;
  component bram_lutwave_mymux_0_11 is
  port (
    a_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    b_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sel : in STD_LOGIC;
    clk : in STD_LOGIC;
    z : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component bram_lutwave_mymux_0_11;
  component bram_lutwave_axi_bram_mealy_x16_w_0_2 is
  port (
    rising_edge_arm : in STD_LOGIC_VECTOR ( 0 to 0 );
    max_count_minus_one_step : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rising_edge_start : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    address : out STD_LOGIC_VECTOR ( 31 downto 0 );
    we : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_axi_bram_mealy_x16_w_0_2;
  component bram_lutwave_mux_4port_1_1 is
  port (
    d0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    d1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    d2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    d3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_mux_4port_1_1;
  signal In0_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal In1_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal In2_1 : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal In3_1 : STD_LOGIC_VECTOR ( 75 downto 0 );
  signal axi_bram_ctrl_0_BRAM_PORTA_ADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal axi_bram_ctrl_0_BRAM_PORTA_CLK : STD_LOGIC;
  signal axi_bram_ctrl_0_BRAM_PORTA_DIN : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal axi_bram_ctrl_0_BRAM_PORTA_DOUT : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal axi_bram_ctrl_0_BRAM_PORTA_EN : STD_LOGIC;
  signal axi_bram_ctrl_0_BRAM_PORTA_RST : STD_LOGIC;
  signal axi_bram_ctrl_0_BRAM_PORTA_WE : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_bram_mealy_x16_w_0_address : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_bram_mealy_x16_w_0_we : STD_LOGIC_VECTOR ( 0 to 0 );
  signal bool_false_1_dout : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal bool_false_2_dout : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal bool_false_3_dout : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal bool_false_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bool_true_1_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal d1_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal d2_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal d3_1 : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal d4_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ddc_concat_dout : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal max_count_minus_one_step_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mux_4port_0_q : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal mux_4port_1_q : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mymux_0_z : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARLOCK : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_AWADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWLOCK : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_RLAST : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_WLAST : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_WVALID : STD_LOGIC;
  signal rising_edge_start_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_ps8_0_99M_peripheral_aresetn : STD_LOGIC;
  signal sel_1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal usp_rf_data_converter_0_clk_dac1 : STD_LOGIC;
  signal xlconcat_1_dout : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal xlconcat_2_dout : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal xlconstant_1_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_2_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal zynq_ultra_ps_e_0_pl_clk0 : STD_LOGIC;
  signal NLW_blk_mem_gen_0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
begin
  In0_1(31 downto 0) <= In0(31 downto 0);
  In1_1(31 downto 0) <= In1(31 downto 0);
  In2_1(71 downto 0) <= In2(71 downto 0);
  In3_1(75 downto 0) <= In3(75 downto 0);
  S_AXI_arready <= ps8_0_axi_periph1_M03_AXI_ARREADY;
  S_AXI_awready <= ps8_0_axi_periph1_M03_AXI_AWREADY;
  S_AXI_bresp(1 downto 0) <= ps8_0_axi_periph1_M03_AXI_BRESP(1 downto 0);
  S_AXI_bvalid <= ps8_0_axi_periph1_M03_AXI_BVALID;
  S_AXI_rdata(127 downto 0) <= ps8_0_axi_periph1_M03_AXI_RDATA(127 downto 0);
  S_AXI_rlast <= ps8_0_axi_periph1_M03_AXI_RLAST;
  S_AXI_rresp(1 downto 0) <= ps8_0_axi_periph1_M03_AXI_RRESP(1 downto 0);
  S_AXI_rvalid <= ps8_0_axi_periph1_M03_AXI_RVALID;
  S_AXI_wready <= ps8_0_axi_periph1_M03_AXI_WREADY;
  d1_1(0) <= d1(0);
  d2_1(0) <= d2(0);
  d3_1(127 downto 0) <= d3(127 downto 0);
  d4_1(0) <= d4(0);
  max_count_minus_one_step_1(31 downto 0) <= max_count_minus_one_step(31 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARADDR(14 downto 0) <= S_AXI_araddr(14 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARLOCK <= S_AXI_arlock;
  ps8_0_axi_periph1_M03_AXI_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARVALID <= S_AXI_arvalid;
  ps8_0_axi_periph1_M03_AXI_AWADDR(14 downto 0) <= S_AXI_awaddr(14 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWLOCK <= S_AXI_awlock;
  ps8_0_axi_periph1_M03_AXI_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWVALID <= S_AXI_awvalid;
  ps8_0_axi_periph1_M03_AXI_BREADY <= S_AXI_bready;
  ps8_0_axi_periph1_M03_AXI_RREADY <= S_AXI_rready;
  ps8_0_axi_periph1_M03_AXI_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  ps8_0_axi_periph1_M03_AXI_WLAST <= S_AXI_wlast;
  ps8_0_axi_periph1_M03_AXI_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  ps8_0_axi_periph1_M03_AXI_WVALID <= S_AXI_wvalid;
  rising_edge_start_1(0) <= rising_edge_start(0);
  rst_ps8_0_99M_peripheral_aresetn <= s_axi_aresetn;
  sel_1(1 downto 0) <= sel(1 downto 0);
  usp_rf_data_converter_0_clk_dac1 <= CLK;
  zynq_ultra_ps_e_0_pl_clk0 <= s_axi_aclk;
adc_concat: component bram_lutwave_adc_concat_1
     port map (
      In0(31 downto 0) => In0_1(31 downto 0),
      In1(31 downto 0) => In1_1(31 downto 0),
      In2(63 downto 0) => bool_false_1_dout(63 downto 0),
      dout(127 downto 0) => xlconcat_1_dout(127 downto 0)
    );
axi_bram_ctrl_0: component bram_lutwave_axi_bram_ctrl_0_13
     port map (
      bram_addr_a(14 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_ADDR(14 downto 0),
      bram_clk_a => axi_bram_ctrl_0_BRAM_PORTA_CLK,
      bram_en_a => axi_bram_ctrl_0_BRAM_PORTA_EN,
      bram_rddata_a(127 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_DOUT(127 downto 0),
      bram_rst_a => axi_bram_ctrl_0_BRAM_PORTA_RST,
      bram_we_a(15 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_WE(15 downto 0),
      bram_wrdata_a(127 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_DIN(127 downto 0),
      s_axi_aclk => zynq_ultra_ps_e_0_pl_clk0,
      s_axi_araddr(14 downto 0) => ps8_0_axi_periph1_M03_AXI_ARADDR(14 downto 0),
      s_axi_arburst(1 downto 0) => ps8_0_axi_periph1_M03_AXI_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => ps8_0_axi_periph1_M03_AXI_ARCACHE(3 downto 0),
      s_axi_aresetn => rst_ps8_0_99M_peripheral_aresetn,
      s_axi_arlen(7 downto 0) => ps8_0_axi_periph1_M03_AXI_ARLEN(7 downto 0),
      s_axi_arlock => ps8_0_axi_periph1_M03_AXI_ARLOCK,
      s_axi_arprot(2 downto 0) => ps8_0_axi_periph1_M03_AXI_ARPROT(2 downto 0),
      s_axi_arready => ps8_0_axi_periph1_M03_AXI_ARREADY,
      s_axi_arsize(2 downto 0) => ps8_0_axi_periph1_M03_AXI_ARSIZE(2 downto 0),
      s_axi_arvalid => ps8_0_axi_periph1_M03_AXI_ARVALID,
      s_axi_awaddr(14 downto 0) => ps8_0_axi_periph1_M03_AXI_AWADDR(14 downto 0),
      s_axi_awburst(1 downto 0) => ps8_0_axi_periph1_M03_AXI_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => ps8_0_axi_periph1_M03_AXI_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => ps8_0_axi_periph1_M03_AXI_AWLEN(7 downto 0),
      s_axi_awlock => ps8_0_axi_periph1_M03_AXI_AWLOCK,
      s_axi_awprot(2 downto 0) => ps8_0_axi_periph1_M03_AXI_AWPROT(2 downto 0),
      s_axi_awready => ps8_0_axi_periph1_M03_AXI_AWREADY,
      s_axi_awsize(2 downto 0) => ps8_0_axi_periph1_M03_AXI_AWSIZE(2 downto 0),
      s_axi_awvalid => ps8_0_axi_periph1_M03_AXI_AWVALID,
      s_axi_bready => ps8_0_axi_periph1_M03_AXI_BREADY,
      s_axi_bresp(1 downto 0) => ps8_0_axi_periph1_M03_AXI_BRESP(1 downto 0),
      s_axi_bvalid => ps8_0_axi_periph1_M03_AXI_BVALID,
      s_axi_rdata(127 downto 0) => ps8_0_axi_periph1_M03_AXI_RDATA(127 downto 0),
      s_axi_rlast => ps8_0_axi_periph1_M03_AXI_RLAST,
      s_axi_rready => ps8_0_axi_periph1_M03_AXI_RREADY,
      s_axi_rresp(1 downto 0) => ps8_0_axi_periph1_M03_AXI_RRESP(1 downto 0),
      s_axi_rvalid => ps8_0_axi_periph1_M03_AXI_RVALID,
      s_axi_wdata(127 downto 0) => ps8_0_axi_periph1_M03_AXI_WDATA(127 downto 0),
      s_axi_wlast => ps8_0_axi_periph1_M03_AXI_WLAST,
      s_axi_wready => ps8_0_axi_periph1_M03_AXI_WREADY,
      s_axi_wstrb(15 downto 0) => ps8_0_axi_periph1_M03_AXI_WSTRB(15 downto 0),
      s_axi_wvalid => ps8_0_axi_periph1_M03_AXI_WVALID
    );
axi_bram_mealy_x16_w_0: component bram_lutwave_axi_bram_mealy_x16_w_0_2
     port map (
      address(31 downto 0) => axi_bram_mealy_x16_w_0_address(31 downto 0),
      clk => usp_rf_data_converter_0_clk_dac1,
      max_count_minus_one_step(31 downto 0) => max_count_minus_one_step_1(31 downto 0),
      rising_edge_arm(0) => rising_edge_start_1(0),
      rising_edge_start(0) => mux_4port_1_q(0),
      we(0) => axi_bram_mealy_x16_w_0_we(0)
    );
blk_mem_gen_0: component bram_lutwave_blk_mem_gen_0_12
     port map (
      addra(31 downto 15) => B"00000000000000000",
      addra(14 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_ADDR(14 downto 0),
      addrb(31 downto 0) => axi_bram_mealy_x16_w_0_address(31 downto 0),
      clka => axi_bram_ctrl_0_BRAM_PORTA_CLK,
      clkb => usp_rf_data_converter_0_clk_dac1,
      dina(127 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_DIN(127 downto 0),
      dinb(127 downto 0) => mux_4port_0_q(127 downto 0),
      douta(127 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_DOUT(127 downto 0),
      doutb(127 downto 0) => NLW_blk_mem_gen_0_doutb_UNCONNECTED(127 downto 0),
      ena => axi_bram_ctrl_0_BRAM_PORTA_EN,
      enb => xlconstant_2_dout(0),
      rsta => axi_bram_ctrl_0_BRAM_PORTA_RST,
      rstb => xlconstant_1_dout(0),
      wea(15 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_WE(15 downto 0),
      web(15 downto 0) => mymux_0_z(15 downto 0)
    );
bool_false: component bram_lutwave_bool_false_5
     port map (
      dout(15 downto 0) => bool_false_dout(15 downto 0)
    );
bool_false_1: component bram_lutwave_bool_false_1_3
     port map (
      dout(63 downto 0) => bool_false_1_dout(63 downto 0)
    );
bool_false_2: component bram_lutwave_bool_false_2_1
     port map (
      dout(55 downto 0) => bool_false_2_dout(55 downto 0)
    );
bool_false_3: component bram_lutwave_bool_false_3_1
     port map (
      dout(51 downto 0) => bool_false_3_dout(51 downto 0)
    );
bool_true_1: component bram_lutwave_bool_true_1_1
     port map (
      dout(15 downto 0) => bool_true_1_dout(15 downto 0)
    );
ddc_concat: component bram_lutwave_ddc_concat_4
     port map (
      In0(75 downto 0) => In3_1(75 downto 0),
      In1(51 downto 0) => bool_false_3_dout(51 downto 0),
      dout(127 downto 0) => ddc_concat_dout(127 downto 0)
    );
mux_4port_0: component bram_lutwave_mux_4port_0_3
     port map (
      clk => usp_rf_data_converter_0_clk_dac1,
      d0(127 downto 0) => xlconcat_1_dout(127 downto 0),
      d1(127 downto 0) => xlconcat_2_dout(127 downto 0),
      d2(127 downto 0) => ddc_concat_dout(127 downto 0),
      d3(127 downto 0) => d3_1(127 downto 0),
      q(127 downto 0) => mux_4port_0_q(127 downto 0),
      sel(1 downto 0) => sel_1(1 downto 0)
    );
mux_4port_1: component bram_lutwave_mux_4port_1_1
     port map (
      clk => usp_rf_data_converter_0_clk_dac1,
      d0(0) => d1_1(0),
      d1(0) => d1_1(0),
      d2(0) => d2_1(0),
      d3(0) => d4_1(0),
      q(0) => mux_4port_1_q(0),
      sel(1 downto 0) => sel_1(1 downto 0)
    );
mymux_0: component bram_lutwave_mymux_0_11
     port map (
      a_0(15 downto 0) => bool_false_dout(15 downto 0),
      b_1(15 downto 0) => bool_true_1_dout(15 downto 0),
      clk => usp_rf_data_converter_0_clk_dac1,
      sel => axi_bram_mealy_x16_w_0_we(0),
      z(15 downto 0) => mymux_0_z(15 downto 0)
    );
pfb_concat: component bram_lutwave_pfb_concat_2
     port map (
      In0(71 downto 0) => In2_1(71 downto 0),
      In1(55 downto 0) => bool_false_2_dout(55 downto 0),
      dout(127 downto 0) => xlconcat_2_dout(127 downto 0)
    );
xlconstant_1: component bram_lutwave_xlconstant_1_16
     port map (
      dout(0) => xlconstant_1_dout(0)
    );
xlconstant_2: component bram_lutwave_xlconstant_2_6
     port map (
      dout(0) => xlconstant_2_dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_lutwave_ps8_0_axi_periph1_0 is
  port (
    ACLK : in STD_LOGIC;
    ARESETN : in STD_LOGIC;
    M00_ACLK : in STD_LOGIC;
    M00_ARESETN : in STD_LOGIC;
    M00_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M00_AXI_arready : in STD_LOGIC;
    M00_AXI_arvalid : out STD_LOGIC;
    M00_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M00_AXI_awready : in STD_LOGIC;
    M00_AXI_awvalid : out STD_LOGIC;
    M00_AXI_bready : out STD_LOGIC;
    M00_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_bvalid : in STD_LOGIC;
    M00_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_rready : out STD_LOGIC;
    M00_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_rvalid : in STD_LOGIC;
    M00_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_wready : in STD_LOGIC;
    M00_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_wvalid : out STD_LOGIC;
    M01_ACLK : in STD_LOGIC;
    M01_ARESETN : in STD_LOGIC;
    M01_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M01_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M01_AXI_arready : in STD_LOGIC;
    M01_AXI_arvalid : out STD_LOGIC;
    M01_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M01_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M01_AXI_awready : in STD_LOGIC;
    M01_AXI_awvalid : out STD_LOGIC;
    M01_AXI_bready : out STD_LOGIC;
    M01_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_bvalid : in STD_LOGIC;
    M01_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_rready : out STD_LOGIC;
    M01_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_rvalid : in STD_LOGIC;
    M01_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_wready : in STD_LOGIC;
    M01_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M01_AXI_wvalid : out STD_LOGIC;
    M02_ACLK : in STD_LOGIC;
    M02_ARESETN : in STD_LOGIC;
    M02_AXI_araddr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    M02_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M02_AXI_arid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M02_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M02_AXI_arlock : out STD_LOGIC;
    M02_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M02_AXI_arready : in STD_LOGIC;
    M02_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M02_AXI_arvalid : out STD_LOGIC;
    M02_AXI_awaddr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    M02_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M02_AXI_awid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M02_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M02_AXI_awlock : out STD_LOGIC;
    M02_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M02_AXI_awready : in STD_LOGIC;
    M02_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M02_AXI_awvalid : out STD_LOGIC;
    M02_AXI_bid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    M02_AXI_bready : out STD_LOGIC;
    M02_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_bvalid : in STD_LOGIC;
    M02_AXI_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    M02_AXI_rid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    M02_AXI_rlast : in STD_LOGIC;
    M02_AXI_rready : out STD_LOGIC;
    M02_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_rvalid : in STD_LOGIC;
    M02_AXI_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    M02_AXI_wlast : out STD_LOGIC;
    M02_AXI_wready : in STD_LOGIC;
    M02_AXI_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M02_AXI_wvalid : out STD_LOGIC;
    M03_ACLK : in STD_LOGIC;
    M03_ARESETN : in STD_LOGIC;
    M03_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M03_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M03_AXI_arready : in STD_LOGIC;
    M03_AXI_arvalid : out STD_LOGIC;
    M03_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M03_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M03_AXI_awready : in STD_LOGIC;
    M03_AXI_awvalid : out STD_LOGIC;
    M03_AXI_bready : out STD_LOGIC;
    M03_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M03_AXI_bvalid : in STD_LOGIC;
    M03_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_rready : out STD_LOGIC;
    M03_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M03_AXI_rvalid : in STD_LOGIC;
    M03_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_wready : in STD_LOGIC;
    M03_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M03_AXI_wvalid : out STD_LOGIC;
    M04_ACLK : in STD_LOGIC;
    M04_ARESETN : in STD_LOGIC;
    M04_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M04_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M04_AXI_arready : in STD_LOGIC;
    M04_AXI_arvalid : out STD_LOGIC;
    M04_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M04_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M04_AXI_awready : in STD_LOGIC;
    M04_AXI_awvalid : out STD_LOGIC;
    M04_AXI_bready : out STD_LOGIC;
    M04_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M04_AXI_bvalid : in STD_LOGIC;
    M04_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_rready : out STD_LOGIC;
    M04_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M04_AXI_rvalid : in STD_LOGIC;
    M04_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_wready : in STD_LOGIC;
    M04_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M04_AXI_wvalid : out STD_LOGIC;
    M05_ACLK : in STD_LOGIC;
    M05_ARESETN : in STD_LOGIC;
    M05_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M05_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M05_AXI_arready : in STD_LOGIC;
    M05_AXI_arvalid : out STD_LOGIC;
    M05_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M05_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M05_AXI_awready : in STD_LOGIC;
    M05_AXI_awvalid : out STD_LOGIC;
    M05_AXI_bready : out STD_LOGIC;
    M05_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M05_AXI_bvalid : in STD_LOGIC;
    M05_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M05_AXI_rready : out STD_LOGIC;
    M05_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M05_AXI_rvalid : in STD_LOGIC;
    M05_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M05_AXI_wready : in STD_LOGIC;
    M05_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M05_AXI_wvalid : out STD_LOGIC;
    M06_ACLK : in STD_LOGIC;
    M06_ARESETN : in STD_LOGIC;
    M06_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M06_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M06_AXI_arready : in STD_LOGIC;
    M06_AXI_arvalid : out STD_LOGIC;
    M06_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M06_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M06_AXI_awready : in STD_LOGIC;
    M06_AXI_awvalid : out STD_LOGIC;
    M06_AXI_bready : out STD_LOGIC;
    M06_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M06_AXI_bvalid : in STD_LOGIC;
    M06_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M06_AXI_rready : out STD_LOGIC;
    M06_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M06_AXI_rvalid : in STD_LOGIC;
    M06_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M06_AXI_wready : in STD_LOGIC;
    M06_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M06_AXI_wvalid : out STD_LOGIC;
    S00_ACLK : in STD_LOGIC;
    S00_ARESETN : in STD_LOGIC;
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_arlock : in STD_LOGIC;
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_awlock : in STD_LOGIC;
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S00_AXI_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_rlast : out STD_LOGIC;
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S00_AXI_wlast : in STD_LOGIC;
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC
  );
end bram_lutwave_ps8_0_axi_periph1_0;

architecture STRUCTURE of bram_lutwave_ps8_0_axi_periph1_0 is
  component bram_lutwave_xbar_2 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awid : out STD_LOGIC_VECTOR ( 111 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 279 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 55 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 20 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 13 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 27 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 20 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 27 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 27 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 111 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 895 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 111 downto 0 );
    m_axi_wlast : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_bid : in STD_LOGIC_VECTOR ( 111 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 13 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_arid : out STD_LOGIC_VECTOR ( 111 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 279 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 55 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 20 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 13 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 27 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 20 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 27 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 27 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 111 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_rid : in STD_LOGIC_VECTOR ( 111 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 895 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 13 downto 0 );
    m_axi_rlast : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  end component bram_lutwave_xbar_2;
  signal M00_ACLK_1 : STD_LOGIC;
  signal M00_ARESETN_1 : STD_LOGIC;
  signal M01_ACLK_1 : STD_LOGIC;
  signal M01_ARESETN_1 : STD_LOGIC;
  signal M02_ACLK_1 : STD_LOGIC;
  signal M02_ARESETN_1 : STD_LOGIC;
  signal M03_ACLK_1 : STD_LOGIC;
  signal M03_ARESETN_1 : STD_LOGIC;
  signal M04_ACLK_1 : STD_LOGIC;
  signal M04_ARESETN_1 : STD_LOGIC;
  signal M05_ACLK_1 : STD_LOGIC;
  signal M05_ARESETN_1 : STD_LOGIC;
  signal M06_ACLK_1 : STD_LOGIC;
  signal M06_ARESETN_1 : STD_LOGIC;
  signal S00_ACLK_1 : STD_LOGIC;
  signal S00_ARESETN_1 : STD_LOGIC;
  signal m00_couplers_to_ps8_0_axi_periph2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m00_couplers_to_ps8_0_axi_periph2_ARREADY : STD_LOGIC;
  signal m00_couplers_to_ps8_0_axi_periph2_ARVALID : STD_LOGIC;
  signal m00_couplers_to_ps8_0_axi_periph2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m00_couplers_to_ps8_0_axi_periph2_AWREADY : STD_LOGIC;
  signal m00_couplers_to_ps8_0_axi_periph2_AWVALID : STD_LOGIC;
  signal m00_couplers_to_ps8_0_axi_periph2_BREADY : STD_LOGIC;
  signal m00_couplers_to_ps8_0_axi_periph2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_ps8_0_axi_periph2_BVALID : STD_LOGIC;
  signal m00_couplers_to_ps8_0_axi_periph2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_ps8_0_axi_periph2_RREADY : STD_LOGIC;
  signal m00_couplers_to_ps8_0_axi_periph2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_ps8_0_axi_periph2_RVALID : STD_LOGIC;
  signal m00_couplers_to_ps8_0_axi_periph2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_ps8_0_axi_periph2_WREADY : STD_LOGIC;
  signal m00_couplers_to_ps8_0_axi_periph2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_ps8_0_axi_periph2_WVALID : STD_LOGIC;
  signal m01_couplers_to_ps8_0_axi_periph2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m01_couplers_to_ps8_0_axi_periph2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m01_couplers_to_ps8_0_axi_periph2_ARREADY : STD_LOGIC;
  signal m01_couplers_to_ps8_0_axi_periph2_ARVALID : STD_LOGIC;
  signal m01_couplers_to_ps8_0_axi_periph2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m01_couplers_to_ps8_0_axi_periph2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m01_couplers_to_ps8_0_axi_periph2_AWREADY : STD_LOGIC;
  signal m01_couplers_to_ps8_0_axi_periph2_AWVALID : STD_LOGIC;
  signal m01_couplers_to_ps8_0_axi_periph2_BREADY : STD_LOGIC;
  signal m01_couplers_to_ps8_0_axi_periph2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_ps8_0_axi_periph2_BVALID : STD_LOGIC;
  signal m01_couplers_to_ps8_0_axi_periph2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_ps8_0_axi_periph2_RREADY : STD_LOGIC;
  signal m01_couplers_to_ps8_0_axi_periph2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_ps8_0_axi_periph2_RVALID : STD_LOGIC;
  signal m01_couplers_to_ps8_0_axi_periph2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_ps8_0_axi_periph2_WREADY : STD_LOGIC;
  signal m01_couplers_to_ps8_0_axi_periph2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_ps8_0_axi_periph2_WVALID : STD_LOGIC;
  signal m02_couplers_to_ps8_0_axi_periph2_ARADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal m02_couplers_to_ps8_0_axi_periph2_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_ps8_0_axi_periph2_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_ps8_0_axi_periph2_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m02_couplers_to_ps8_0_axi_periph2_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m02_couplers_to_ps8_0_axi_periph2_ARLOCK : STD_LOGIC;
  signal m02_couplers_to_ps8_0_axi_periph2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_ps8_0_axi_periph2_ARREADY : STD_LOGIC;
  signal m02_couplers_to_ps8_0_axi_periph2_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_ps8_0_axi_periph2_ARVALID : STD_LOGIC;
  signal m02_couplers_to_ps8_0_axi_periph2_AWADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal m02_couplers_to_ps8_0_axi_periph2_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_ps8_0_axi_periph2_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_ps8_0_axi_periph2_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m02_couplers_to_ps8_0_axi_periph2_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m02_couplers_to_ps8_0_axi_periph2_AWLOCK : STD_LOGIC;
  signal m02_couplers_to_ps8_0_axi_periph2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_ps8_0_axi_periph2_AWREADY : STD_LOGIC;
  signal m02_couplers_to_ps8_0_axi_periph2_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_ps8_0_axi_periph2_AWVALID : STD_LOGIC;
  signal m02_couplers_to_ps8_0_axi_periph2_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m02_couplers_to_ps8_0_axi_periph2_BREADY : STD_LOGIC;
  signal m02_couplers_to_ps8_0_axi_periph2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_ps8_0_axi_periph2_BVALID : STD_LOGIC;
  signal m02_couplers_to_ps8_0_axi_periph2_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m02_couplers_to_ps8_0_axi_periph2_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m02_couplers_to_ps8_0_axi_periph2_RLAST : STD_LOGIC;
  signal m02_couplers_to_ps8_0_axi_periph2_RREADY : STD_LOGIC;
  signal m02_couplers_to_ps8_0_axi_periph2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_ps8_0_axi_periph2_RVALID : STD_LOGIC;
  signal m02_couplers_to_ps8_0_axi_periph2_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m02_couplers_to_ps8_0_axi_periph2_WLAST : STD_LOGIC;
  signal m02_couplers_to_ps8_0_axi_periph2_WREADY : STD_LOGIC;
  signal m02_couplers_to_ps8_0_axi_periph2_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m02_couplers_to_ps8_0_axi_periph2_WVALID : STD_LOGIC;
  signal m03_couplers_to_ps8_0_axi_periph2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m03_couplers_to_ps8_0_axi_periph2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_ps8_0_axi_periph2_ARREADY : STD_LOGIC;
  signal m03_couplers_to_ps8_0_axi_periph2_ARVALID : STD_LOGIC;
  signal m03_couplers_to_ps8_0_axi_periph2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m03_couplers_to_ps8_0_axi_periph2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_ps8_0_axi_periph2_AWREADY : STD_LOGIC;
  signal m03_couplers_to_ps8_0_axi_periph2_AWVALID : STD_LOGIC;
  signal m03_couplers_to_ps8_0_axi_periph2_BREADY : STD_LOGIC;
  signal m03_couplers_to_ps8_0_axi_periph2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_ps8_0_axi_periph2_BVALID : STD_LOGIC;
  signal m03_couplers_to_ps8_0_axi_periph2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_ps8_0_axi_periph2_RREADY : STD_LOGIC;
  signal m03_couplers_to_ps8_0_axi_periph2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_ps8_0_axi_periph2_RVALID : STD_LOGIC;
  signal m03_couplers_to_ps8_0_axi_periph2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_ps8_0_axi_periph2_WREADY : STD_LOGIC;
  signal m03_couplers_to_ps8_0_axi_periph2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_ps8_0_axi_periph2_WVALID : STD_LOGIC;
  signal m04_couplers_to_ps8_0_axi_periph2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m04_couplers_to_ps8_0_axi_periph2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_ps8_0_axi_periph2_ARREADY : STD_LOGIC;
  signal m04_couplers_to_ps8_0_axi_periph2_ARVALID : STD_LOGIC;
  signal m04_couplers_to_ps8_0_axi_periph2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m04_couplers_to_ps8_0_axi_periph2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_ps8_0_axi_periph2_AWREADY : STD_LOGIC;
  signal m04_couplers_to_ps8_0_axi_periph2_AWVALID : STD_LOGIC;
  signal m04_couplers_to_ps8_0_axi_periph2_BREADY : STD_LOGIC;
  signal m04_couplers_to_ps8_0_axi_periph2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_ps8_0_axi_periph2_BVALID : STD_LOGIC;
  signal m04_couplers_to_ps8_0_axi_periph2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_ps8_0_axi_periph2_RREADY : STD_LOGIC;
  signal m04_couplers_to_ps8_0_axi_periph2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_ps8_0_axi_periph2_RVALID : STD_LOGIC;
  signal m04_couplers_to_ps8_0_axi_periph2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_ps8_0_axi_periph2_WREADY : STD_LOGIC;
  signal m04_couplers_to_ps8_0_axi_periph2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_ps8_0_axi_periph2_WVALID : STD_LOGIC;
  signal m05_couplers_to_ps8_0_axi_periph2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m05_couplers_to_ps8_0_axi_periph2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_ps8_0_axi_periph2_ARREADY : STD_LOGIC;
  signal m05_couplers_to_ps8_0_axi_periph2_ARVALID : STD_LOGIC;
  signal m05_couplers_to_ps8_0_axi_periph2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m05_couplers_to_ps8_0_axi_periph2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_ps8_0_axi_periph2_AWREADY : STD_LOGIC;
  signal m05_couplers_to_ps8_0_axi_periph2_AWVALID : STD_LOGIC;
  signal m05_couplers_to_ps8_0_axi_periph2_BREADY : STD_LOGIC;
  signal m05_couplers_to_ps8_0_axi_periph2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_ps8_0_axi_periph2_BVALID : STD_LOGIC;
  signal m05_couplers_to_ps8_0_axi_periph2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_ps8_0_axi_periph2_RREADY : STD_LOGIC;
  signal m05_couplers_to_ps8_0_axi_periph2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_ps8_0_axi_periph2_RVALID : STD_LOGIC;
  signal m05_couplers_to_ps8_0_axi_periph2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_ps8_0_axi_periph2_WREADY : STD_LOGIC;
  signal m05_couplers_to_ps8_0_axi_periph2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_ps8_0_axi_periph2_WVALID : STD_LOGIC;
  signal m06_couplers_to_ps8_0_axi_periph2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m06_couplers_to_ps8_0_axi_periph2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m06_couplers_to_ps8_0_axi_periph2_ARREADY : STD_LOGIC;
  signal m06_couplers_to_ps8_0_axi_periph2_ARVALID : STD_LOGIC;
  signal m06_couplers_to_ps8_0_axi_periph2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m06_couplers_to_ps8_0_axi_periph2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m06_couplers_to_ps8_0_axi_periph2_AWREADY : STD_LOGIC;
  signal m06_couplers_to_ps8_0_axi_periph2_AWVALID : STD_LOGIC;
  signal m06_couplers_to_ps8_0_axi_periph2_BREADY : STD_LOGIC;
  signal m06_couplers_to_ps8_0_axi_periph2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_ps8_0_axi_periph2_BVALID : STD_LOGIC;
  signal m06_couplers_to_ps8_0_axi_periph2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_ps8_0_axi_periph2_RREADY : STD_LOGIC;
  signal m06_couplers_to_ps8_0_axi_periph2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_ps8_0_axi_periph2_RVALID : STD_LOGIC;
  signal m06_couplers_to_ps8_0_axi_periph2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_ps8_0_axi_periph2_WREADY : STD_LOGIC;
  signal m06_couplers_to_ps8_0_axi_periph2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_ps8_0_axi_periph2_WVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_ACLK_net : STD_LOGIC;
  signal ps8_0_axi_periph2_ARESETN_net : STD_LOGIC;
  signal ps8_0_axi_periph2_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph2_to_s00_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph2_to_s00_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph2_to_s00_couplers_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph2_to_s00_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ps8_0_axi_periph2_to_s00_couplers_ARLOCK : STD_LOGIC;
  signal ps8_0_axi_periph2_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph2_to_s00_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph2_to_s00_couplers_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_to_s00_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph2_to_s00_couplers_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph2_to_s00_couplers_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph2_to_s00_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph2_to_s00_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph2_to_s00_couplers_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph2_to_s00_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ps8_0_axi_periph2_to_s00_couplers_AWLOCK : STD_LOGIC;
  signal ps8_0_axi_periph2_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph2_to_s00_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph2_to_s00_couplers_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_to_s00_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph2_to_s00_couplers_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph2_to_s00_couplers_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_to_s00_couplers_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph2_to_s00_couplers_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph2_to_s00_couplers_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal ps8_0_axi_periph2_to_s00_couplers_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph2_to_s00_couplers_RLAST : STD_LOGIC;
  signal ps8_0_axi_periph2_to_s00_couplers_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph2_to_s00_couplers_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal ps8_0_axi_periph2_to_s00_couplers_WLAST : STD_LOGIC;
  signal ps8_0_axi_periph2_to_s00_couplers_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph2_to_s00_couplers_WVALID : STD_LOGIC;
  signal s00_couplers_to_xbar_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_couplers_to_xbar_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_xbar_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_couplers_to_xbar_ARLOCK : STD_LOGIC;
  signal s00_couplers_to_xbar_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_xbar_ARVALID : STD_LOGIC;
  signal s00_couplers_to_xbar_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_couplers_to_xbar_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_xbar_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_couplers_to_xbar_AWLOCK : STD_LOGIC;
  signal s00_couplers_to_xbar_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_xbar_AWVALID : STD_LOGIC;
  signal s00_couplers_to_xbar_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_xbar_BREADY : STD_LOGIC;
  signal s00_couplers_to_xbar_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal s00_couplers_to_xbar_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_xbar_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RREADY : STD_LOGIC;
  signal s00_couplers_to_xbar_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal s00_couplers_to_xbar_WLAST : STD_LOGIC;
  signal s00_couplers_to_xbar_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_xbar_WVALID : STD_LOGIC;
  signal xbar_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal xbar_to_m00_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xbar_to_m00_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xbar_to_m00_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_m00_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m00_couplers_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_m00_couplers_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xbar_to_m00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal xbar_to_m00_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xbar_to_m00_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xbar_to_m00_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_m00_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m00_couplers_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_m00_couplers_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xbar_to_m00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xbar_to_m00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal xbar_to_m00_couplers_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xbar_to_m00_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal xbar_to_m00_couplers_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xbar_to_m00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_ARADDR : STD_LOGIC_VECTOR ( 79 downto 40 );
  signal xbar_to_m01_couplers_ARBURST : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal xbar_to_m01_couplers_ARCACHE : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_m01_couplers_ARID : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal xbar_to_m01_couplers_ARLEN : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal xbar_to_m01_couplers_ARLOCK : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_ARPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal xbar_to_m01_couplers_ARQOS : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_m01_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m01_couplers_ARREGION : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_m01_couplers_ARSIZE : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal xbar_to_m01_couplers_ARUSER : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal xbar_to_m01_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_AWADDR : STD_LOGIC_VECTOR ( 79 downto 40 );
  signal xbar_to_m01_couplers_AWBURST : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal xbar_to_m01_couplers_AWCACHE : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_m01_couplers_AWID : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal xbar_to_m01_couplers_AWLEN : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal xbar_to_m01_couplers_AWLOCK : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_AWPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal xbar_to_m01_couplers_AWQOS : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_m01_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m01_couplers_AWREGION : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_m01_couplers_AWSIZE : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal xbar_to_m01_couplers_AWUSER : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal xbar_to_m01_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xbar_to_m01_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m01_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m01_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal xbar_to_m01_couplers_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xbar_to_m01_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m01_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m01_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m01_couplers_WDATA : STD_LOGIC_VECTOR ( 255 downto 128 );
  signal xbar_to_m01_couplers_WLAST : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m01_couplers_WSTRB : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal xbar_to_m01_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m02_couplers_ARADDR : STD_LOGIC_VECTOR ( 119 downto 80 );
  signal xbar_to_m02_couplers_ARBURST : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal xbar_to_m02_couplers_ARCACHE : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_m02_couplers_ARID : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal xbar_to_m02_couplers_ARLEN : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal xbar_to_m02_couplers_ARLOCK : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_ARPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal xbar_to_m02_couplers_ARQOS : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_m02_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m02_couplers_ARREGION : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_m02_couplers_ARSIZE : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal xbar_to_m02_couplers_ARUSER : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal xbar_to_m02_couplers_ARVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_AWADDR : STD_LOGIC_VECTOR ( 119 downto 80 );
  signal xbar_to_m02_couplers_AWBURST : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal xbar_to_m02_couplers_AWCACHE : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_m02_couplers_AWID : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal xbar_to_m02_couplers_AWLEN : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal xbar_to_m02_couplers_AWLOCK : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_AWPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal xbar_to_m02_couplers_AWQOS : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_m02_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m02_couplers_AWREGION : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_m02_couplers_AWSIZE : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal xbar_to_m02_couplers_AWUSER : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal xbar_to_m02_couplers_AWVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xbar_to_m02_couplers_BREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m02_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m02_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal xbar_to_m02_couplers_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xbar_to_m02_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m02_couplers_RREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m02_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m02_couplers_WDATA : STD_LOGIC_VECTOR ( 383 downto 256 );
  signal xbar_to_m02_couplers_WLAST : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m02_couplers_WSTRB : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal xbar_to_m02_couplers_WVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m03_couplers_ARADDR : STD_LOGIC_VECTOR ( 159 downto 120 );
  signal xbar_to_m03_couplers_ARBURST : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal xbar_to_m03_couplers_ARCACHE : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_m03_couplers_ARID : STD_LOGIC_VECTOR ( 63 downto 48 );
  signal xbar_to_m03_couplers_ARLEN : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal xbar_to_m03_couplers_ARLOCK : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_ARPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal xbar_to_m03_couplers_ARQOS : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_m03_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m03_couplers_ARREGION : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_m03_couplers_ARSIZE : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal xbar_to_m03_couplers_ARUSER : STD_LOGIC_VECTOR ( 63 downto 48 );
  signal xbar_to_m03_couplers_ARVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_AWADDR : STD_LOGIC_VECTOR ( 159 downto 120 );
  signal xbar_to_m03_couplers_AWBURST : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal xbar_to_m03_couplers_AWCACHE : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_m03_couplers_AWID : STD_LOGIC_VECTOR ( 63 downto 48 );
  signal xbar_to_m03_couplers_AWLEN : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal xbar_to_m03_couplers_AWLOCK : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_AWPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal xbar_to_m03_couplers_AWQOS : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_m03_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m03_couplers_AWREGION : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_m03_couplers_AWSIZE : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal xbar_to_m03_couplers_AWUSER : STD_LOGIC_VECTOR ( 63 downto 48 );
  signal xbar_to_m03_couplers_AWVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xbar_to_m03_couplers_BREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m03_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m03_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal xbar_to_m03_couplers_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xbar_to_m03_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m03_couplers_RREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m03_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m03_couplers_WDATA : STD_LOGIC_VECTOR ( 511 downto 384 );
  signal xbar_to_m03_couplers_WLAST : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m03_couplers_WSTRB : STD_LOGIC_VECTOR ( 63 downto 48 );
  signal xbar_to_m03_couplers_WVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m04_couplers_ARADDR : STD_LOGIC_VECTOR ( 199 downto 160 );
  signal xbar_to_m04_couplers_ARBURST : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal xbar_to_m04_couplers_ARCACHE : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal xbar_to_m04_couplers_ARID : STD_LOGIC_VECTOR ( 79 downto 64 );
  signal xbar_to_m04_couplers_ARLEN : STD_LOGIC_VECTOR ( 39 downto 32 );
  signal xbar_to_m04_couplers_ARLOCK : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_ARPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal xbar_to_m04_couplers_ARQOS : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal xbar_to_m04_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m04_couplers_ARREGION : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal xbar_to_m04_couplers_ARSIZE : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal xbar_to_m04_couplers_ARUSER : STD_LOGIC_VECTOR ( 79 downto 64 );
  signal xbar_to_m04_couplers_ARVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_AWADDR : STD_LOGIC_VECTOR ( 199 downto 160 );
  signal xbar_to_m04_couplers_AWBURST : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal xbar_to_m04_couplers_AWCACHE : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal xbar_to_m04_couplers_AWID : STD_LOGIC_VECTOR ( 79 downto 64 );
  signal xbar_to_m04_couplers_AWLEN : STD_LOGIC_VECTOR ( 39 downto 32 );
  signal xbar_to_m04_couplers_AWLOCK : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_AWPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal xbar_to_m04_couplers_AWQOS : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal xbar_to_m04_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m04_couplers_AWREGION : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal xbar_to_m04_couplers_AWSIZE : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal xbar_to_m04_couplers_AWUSER : STD_LOGIC_VECTOR ( 79 downto 64 );
  signal xbar_to_m04_couplers_AWVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xbar_to_m04_couplers_BREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m04_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m04_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal xbar_to_m04_couplers_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xbar_to_m04_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m04_couplers_RREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m04_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m04_couplers_WDATA : STD_LOGIC_VECTOR ( 639 downto 512 );
  signal xbar_to_m04_couplers_WLAST : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m04_couplers_WSTRB : STD_LOGIC_VECTOR ( 79 downto 64 );
  signal xbar_to_m04_couplers_WVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m05_couplers_ARADDR : STD_LOGIC_VECTOR ( 239 downto 200 );
  signal xbar_to_m05_couplers_ARBURST : STD_LOGIC_VECTOR ( 11 downto 10 );
  signal xbar_to_m05_couplers_ARCACHE : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal xbar_to_m05_couplers_ARID : STD_LOGIC_VECTOR ( 95 downto 80 );
  signal xbar_to_m05_couplers_ARLEN : STD_LOGIC_VECTOR ( 47 downto 40 );
  signal xbar_to_m05_couplers_ARLOCK : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_ARPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal xbar_to_m05_couplers_ARQOS : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal xbar_to_m05_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m05_couplers_ARREGION : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal xbar_to_m05_couplers_ARSIZE : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal xbar_to_m05_couplers_ARUSER : STD_LOGIC_VECTOR ( 95 downto 80 );
  signal xbar_to_m05_couplers_ARVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_AWADDR : STD_LOGIC_VECTOR ( 239 downto 200 );
  signal xbar_to_m05_couplers_AWBURST : STD_LOGIC_VECTOR ( 11 downto 10 );
  signal xbar_to_m05_couplers_AWCACHE : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal xbar_to_m05_couplers_AWID : STD_LOGIC_VECTOR ( 95 downto 80 );
  signal xbar_to_m05_couplers_AWLEN : STD_LOGIC_VECTOR ( 47 downto 40 );
  signal xbar_to_m05_couplers_AWLOCK : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_AWPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal xbar_to_m05_couplers_AWQOS : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal xbar_to_m05_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m05_couplers_AWREGION : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal xbar_to_m05_couplers_AWSIZE : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal xbar_to_m05_couplers_AWUSER : STD_LOGIC_VECTOR ( 95 downto 80 );
  signal xbar_to_m05_couplers_AWVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xbar_to_m05_couplers_BREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m05_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m05_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal xbar_to_m05_couplers_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xbar_to_m05_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m05_couplers_RREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m05_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m05_couplers_WDATA : STD_LOGIC_VECTOR ( 767 downto 640 );
  signal xbar_to_m05_couplers_WLAST : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m05_couplers_WSTRB : STD_LOGIC_VECTOR ( 95 downto 80 );
  signal xbar_to_m05_couplers_WVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m06_couplers_ARADDR : STD_LOGIC_VECTOR ( 279 downto 240 );
  signal xbar_to_m06_couplers_ARBURST : STD_LOGIC_VECTOR ( 13 downto 12 );
  signal xbar_to_m06_couplers_ARCACHE : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal xbar_to_m06_couplers_ARID : STD_LOGIC_VECTOR ( 111 downto 96 );
  signal xbar_to_m06_couplers_ARLEN : STD_LOGIC_VECTOR ( 55 downto 48 );
  signal xbar_to_m06_couplers_ARLOCK : STD_LOGIC_VECTOR ( 6 to 6 );
  signal xbar_to_m06_couplers_ARPROT : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal xbar_to_m06_couplers_ARQOS : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal xbar_to_m06_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m06_couplers_ARREGION : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal xbar_to_m06_couplers_ARSIZE : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal xbar_to_m06_couplers_ARUSER : STD_LOGIC_VECTOR ( 111 downto 96 );
  signal xbar_to_m06_couplers_ARVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal xbar_to_m06_couplers_AWADDR : STD_LOGIC_VECTOR ( 279 downto 240 );
  signal xbar_to_m06_couplers_AWBURST : STD_LOGIC_VECTOR ( 13 downto 12 );
  signal xbar_to_m06_couplers_AWCACHE : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal xbar_to_m06_couplers_AWID : STD_LOGIC_VECTOR ( 111 downto 96 );
  signal xbar_to_m06_couplers_AWLEN : STD_LOGIC_VECTOR ( 55 downto 48 );
  signal xbar_to_m06_couplers_AWLOCK : STD_LOGIC_VECTOR ( 6 to 6 );
  signal xbar_to_m06_couplers_AWPROT : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal xbar_to_m06_couplers_AWQOS : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal xbar_to_m06_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m06_couplers_AWREGION : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal xbar_to_m06_couplers_AWSIZE : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal xbar_to_m06_couplers_AWUSER : STD_LOGIC_VECTOR ( 111 downto 96 );
  signal xbar_to_m06_couplers_AWVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal xbar_to_m06_couplers_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xbar_to_m06_couplers_BREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal xbar_to_m06_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m06_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m06_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal xbar_to_m06_couplers_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xbar_to_m06_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m06_couplers_RREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal xbar_to_m06_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m06_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m06_couplers_WDATA : STD_LOGIC_VECTOR ( 895 downto 768 );
  signal xbar_to_m06_couplers_WLAST : STD_LOGIC_VECTOR ( 6 to 6 );
  signal xbar_to_m06_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m06_couplers_WSTRB : STD_LOGIC_VECTOR ( 111 downto 96 );
  signal xbar_to_m06_couplers_WVALID : STD_LOGIC_VECTOR ( 6 to 6 );
begin
  M00_ACLK_1 <= M00_ACLK;
  M00_ARESETN_1 <= M00_ARESETN;
  M00_AXI_araddr(39 downto 0) <= m00_couplers_to_ps8_0_axi_periph2_ARADDR(39 downto 0);
  M00_AXI_arvalid <= m00_couplers_to_ps8_0_axi_periph2_ARVALID;
  M00_AXI_awaddr(39 downto 0) <= m00_couplers_to_ps8_0_axi_periph2_AWADDR(39 downto 0);
  M00_AXI_awvalid <= m00_couplers_to_ps8_0_axi_periph2_AWVALID;
  M00_AXI_bready <= m00_couplers_to_ps8_0_axi_periph2_BREADY;
  M00_AXI_rready <= m00_couplers_to_ps8_0_axi_periph2_RREADY;
  M00_AXI_wdata(31 downto 0) <= m00_couplers_to_ps8_0_axi_periph2_WDATA(31 downto 0);
  M00_AXI_wstrb(3 downto 0) <= m00_couplers_to_ps8_0_axi_periph2_WSTRB(3 downto 0);
  M00_AXI_wvalid <= m00_couplers_to_ps8_0_axi_periph2_WVALID;
  M01_ACLK_1 <= M01_ACLK;
  M01_ARESETN_1 <= M01_ARESETN;
  M01_AXI_araddr(39 downto 0) <= m01_couplers_to_ps8_0_axi_periph2_ARADDR(39 downto 0);
  M01_AXI_arprot(2 downto 0) <= m01_couplers_to_ps8_0_axi_periph2_ARPROT(2 downto 0);
  M01_AXI_arvalid <= m01_couplers_to_ps8_0_axi_periph2_ARVALID;
  M01_AXI_awaddr(39 downto 0) <= m01_couplers_to_ps8_0_axi_periph2_AWADDR(39 downto 0);
  M01_AXI_awprot(2 downto 0) <= m01_couplers_to_ps8_0_axi_periph2_AWPROT(2 downto 0);
  M01_AXI_awvalid <= m01_couplers_to_ps8_0_axi_periph2_AWVALID;
  M01_AXI_bready <= m01_couplers_to_ps8_0_axi_periph2_BREADY;
  M01_AXI_rready <= m01_couplers_to_ps8_0_axi_periph2_RREADY;
  M01_AXI_wdata(31 downto 0) <= m01_couplers_to_ps8_0_axi_periph2_WDATA(31 downto 0);
  M01_AXI_wstrb(3 downto 0) <= m01_couplers_to_ps8_0_axi_periph2_WSTRB(3 downto 0);
  M01_AXI_wvalid <= m01_couplers_to_ps8_0_axi_periph2_WVALID;
  M02_ACLK_1 <= M02_ACLK;
  M02_ARESETN_1 <= M02_ARESETN;
  M02_AXI_araddr(14 downto 0) <= m02_couplers_to_ps8_0_axi_periph2_ARADDR(14 downto 0);
  M02_AXI_arburst(1 downto 0) <= m02_couplers_to_ps8_0_axi_periph2_ARBURST(1 downto 0);
  M02_AXI_arcache(3 downto 0) <= m02_couplers_to_ps8_0_axi_periph2_ARCACHE(3 downto 0);
  M02_AXI_arid(15 downto 0) <= m02_couplers_to_ps8_0_axi_periph2_ARID(15 downto 0);
  M02_AXI_arlen(7 downto 0) <= m02_couplers_to_ps8_0_axi_periph2_ARLEN(7 downto 0);
  M02_AXI_arlock <= m02_couplers_to_ps8_0_axi_periph2_ARLOCK;
  M02_AXI_arprot(2 downto 0) <= m02_couplers_to_ps8_0_axi_periph2_ARPROT(2 downto 0);
  M02_AXI_arsize(2 downto 0) <= m02_couplers_to_ps8_0_axi_periph2_ARSIZE(2 downto 0);
  M02_AXI_arvalid <= m02_couplers_to_ps8_0_axi_periph2_ARVALID;
  M02_AXI_awaddr(14 downto 0) <= m02_couplers_to_ps8_0_axi_periph2_AWADDR(14 downto 0);
  M02_AXI_awburst(1 downto 0) <= m02_couplers_to_ps8_0_axi_periph2_AWBURST(1 downto 0);
  M02_AXI_awcache(3 downto 0) <= m02_couplers_to_ps8_0_axi_periph2_AWCACHE(3 downto 0);
  M02_AXI_awid(15 downto 0) <= m02_couplers_to_ps8_0_axi_periph2_AWID(15 downto 0);
  M02_AXI_awlen(7 downto 0) <= m02_couplers_to_ps8_0_axi_periph2_AWLEN(7 downto 0);
  M02_AXI_awlock <= m02_couplers_to_ps8_0_axi_periph2_AWLOCK;
  M02_AXI_awprot(2 downto 0) <= m02_couplers_to_ps8_0_axi_periph2_AWPROT(2 downto 0);
  M02_AXI_awsize(2 downto 0) <= m02_couplers_to_ps8_0_axi_periph2_AWSIZE(2 downto 0);
  M02_AXI_awvalid <= m02_couplers_to_ps8_0_axi_periph2_AWVALID;
  M02_AXI_bready <= m02_couplers_to_ps8_0_axi_periph2_BREADY;
  M02_AXI_rready <= m02_couplers_to_ps8_0_axi_periph2_RREADY;
  M02_AXI_wdata(127 downto 0) <= m02_couplers_to_ps8_0_axi_periph2_WDATA(127 downto 0);
  M02_AXI_wlast <= m02_couplers_to_ps8_0_axi_periph2_WLAST;
  M02_AXI_wstrb(15 downto 0) <= m02_couplers_to_ps8_0_axi_periph2_WSTRB(15 downto 0);
  M02_AXI_wvalid <= m02_couplers_to_ps8_0_axi_periph2_WVALID;
  M03_ACLK_1 <= M03_ACLK;
  M03_ARESETN_1 <= M03_ARESETN;
  M03_AXI_araddr(39 downto 0) <= m03_couplers_to_ps8_0_axi_periph2_ARADDR(39 downto 0);
  M03_AXI_arprot(2 downto 0) <= m03_couplers_to_ps8_0_axi_periph2_ARPROT(2 downto 0);
  M03_AXI_arvalid <= m03_couplers_to_ps8_0_axi_periph2_ARVALID;
  M03_AXI_awaddr(39 downto 0) <= m03_couplers_to_ps8_0_axi_periph2_AWADDR(39 downto 0);
  M03_AXI_awprot(2 downto 0) <= m03_couplers_to_ps8_0_axi_periph2_AWPROT(2 downto 0);
  M03_AXI_awvalid <= m03_couplers_to_ps8_0_axi_periph2_AWVALID;
  M03_AXI_bready <= m03_couplers_to_ps8_0_axi_periph2_BREADY;
  M03_AXI_rready <= m03_couplers_to_ps8_0_axi_periph2_RREADY;
  M03_AXI_wdata(31 downto 0) <= m03_couplers_to_ps8_0_axi_periph2_WDATA(31 downto 0);
  M03_AXI_wstrb(3 downto 0) <= m03_couplers_to_ps8_0_axi_periph2_WSTRB(3 downto 0);
  M03_AXI_wvalid <= m03_couplers_to_ps8_0_axi_periph2_WVALID;
  M04_ACLK_1 <= M04_ACLK;
  M04_ARESETN_1 <= M04_ARESETN;
  M04_AXI_araddr(39 downto 0) <= m04_couplers_to_ps8_0_axi_periph2_ARADDR(39 downto 0);
  M04_AXI_arprot(2 downto 0) <= m04_couplers_to_ps8_0_axi_periph2_ARPROT(2 downto 0);
  M04_AXI_arvalid <= m04_couplers_to_ps8_0_axi_periph2_ARVALID;
  M04_AXI_awaddr(39 downto 0) <= m04_couplers_to_ps8_0_axi_periph2_AWADDR(39 downto 0);
  M04_AXI_awprot(2 downto 0) <= m04_couplers_to_ps8_0_axi_periph2_AWPROT(2 downto 0);
  M04_AXI_awvalid <= m04_couplers_to_ps8_0_axi_periph2_AWVALID;
  M04_AXI_bready <= m04_couplers_to_ps8_0_axi_periph2_BREADY;
  M04_AXI_rready <= m04_couplers_to_ps8_0_axi_periph2_RREADY;
  M04_AXI_wdata(31 downto 0) <= m04_couplers_to_ps8_0_axi_periph2_WDATA(31 downto 0);
  M04_AXI_wstrb(3 downto 0) <= m04_couplers_to_ps8_0_axi_periph2_WSTRB(3 downto 0);
  M04_AXI_wvalid <= m04_couplers_to_ps8_0_axi_periph2_WVALID;
  M05_ACLK_1 <= M05_ACLK;
  M05_ARESETN_1 <= M05_ARESETN;
  M05_AXI_araddr(39 downto 0) <= m05_couplers_to_ps8_0_axi_periph2_ARADDR(39 downto 0);
  M05_AXI_arprot(2 downto 0) <= m05_couplers_to_ps8_0_axi_periph2_ARPROT(2 downto 0);
  M05_AXI_arvalid <= m05_couplers_to_ps8_0_axi_periph2_ARVALID;
  M05_AXI_awaddr(39 downto 0) <= m05_couplers_to_ps8_0_axi_periph2_AWADDR(39 downto 0);
  M05_AXI_awprot(2 downto 0) <= m05_couplers_to_ps8_0_axi_periph2_AWPROT(2 downto 0);
  M05_AXI_awvalid <= m05_couplers_to_ps8_0_axi_periph2_AWVALID;
  M05_AXI_bready <= m05_couplers_to_ps8_0_axi_periph2_BREADY;
  M05_AXI_rready <= m05_couplers_to_ps8_0_axi_periph2_RREADY;
  M05_AXI_wdata(31 downto 0) <= m05_couplers_to_ps8_0_axi_periph2_WDATA(31 downto 0);
  M05_AXI_wstrb(3 downto 0) <= m05_couplers_to_ps8_0_axi_periph2_WSTRB(3 downto 0);
  M05_AXI_wvalid <= m05_couplers_to_ps8_0_axi_periph2_WVALID;
  M06_ACLK_1 <= M06_ACLK;
  M06_ARESETN_1 <= M06_ARESETN;
  M06_AXI_araddr(39 downto 0) <= m06_couplers_to_ps8_0_axi_periph2_ARADDR(39 downto 0);
  M06_AXI_arprot(2 downto 0) <= m06_couplers_to_ps8_0_axi_periph2_ARPROT(2 downto 0);
  M06_AXI_arvalid <= m06_couplers_to_ps8_0_axi_periph2_ARVALID;
  M06_AXI_awaddr(39 downto 0) <= m06_couplers_to_ps8_0_axi_periph2_AWADDR(39 downto 0);
  M06_AXI_awprot(2 downto 0) <= m06_couplers_to_ps8_0_axi_periph2_AWPROT(2 downto 0);
  M06_AXI_awvalid <= m06_couplers_to_ps8_0_axi_periph2_AWVALID;
  M06_AXI_bready <= m06_couplers_to_ps8_0_axi_periph2_BREADY;
  M06_AXI_rready <= m06_couplers_to_ps8_0_axi_periph2_RREADY;
  M06_AXI_wdata(31 downto 0) <= m06_couplers_to_ps8_0_axi_periph2_WDATA(31 downto 0);
  M06_AXI_wstrb(3 downto 0) <= m06_couplers_to_ps8_0_axi_periph2_WSTRB(3 downto 0);
  M06_AXI_wvalid <= m06_couplers_to_ps8_0_axi_periph2_WVALID;
  S00_ACLK_1 <= S00_ACLK;
  S00_ARESETN_1 <= S00_ARESETN;
  S00_AXI_arready <= ps8_0_axi_periph2_to_s00_couplers_ARREADY;
  S00_AXI_awready <= ps8_0_axi_periph2_to_s00_couplers_AWREADY;
  S00_AXI_bid(15 downto 0) <= ps8_0_axi_periph2_to_s00_couplers_BID(15 downto 0);
  S00_AXI_bresp(1 downto 0) <= ps8_0_axi_periph2_to_s00_couplers_BRESP(1 downto 0);
  S00_AXI_bvalid <= ps8_0_axi_periph2_to_s00_couplers_BVALID;
  S00_AXI_rdata(127 downto 0) <= ps8_0_axi_periph2_to_s00_couplers_RDATA(127 downto 0);
  S00_AXI_rid(15 downto 0) <= ps8_0_axi_periph2_to_s00_couplers_RID(15 downto 0);
  S00_AXI_rlast <= ps8_0_axi_periph2_to_s00_couplers_RLAST;
  S00_AXI_rresp(1 downto 0) <= ps8_0_axi_periph2_to_s00_couplers_RRESP(1 downto 0);
  S00_AXI_rvalid <= ps8_0_axi_periph2_to_s00_couplers_RVALID;
  S00_AXI_wready <= ps8_0_axi_periph2_to_s00_couplers_WREADY;
  m00_couplers_to_ps8_0_axi_periph2_ARREADY <= M00_AXI_arready;
  m00_couplers_to_ps8_0_axi_periph2_AWREADY <= M00_AXI_awready;
  m00_couplers_to_ps8_0_axi_periph2_BRESP(1 downto 0) <= M00_AXI_bresp(1 downto 0);
  m00_couplers_to_ps8_0_axi_periph2_BVALID <= M00_AXI_bvalid;
  m00_couplers_to_ps8_0_axi_periph2_RDATA(31 downto 0) <= M00_AXI_rdata(31 downto 0);
  m00_couplers_to_ps8_0_axi_periph2_RRESP(1 downto 0) <= M00_AXI_rresp(1 downto 0);
  m00_couplers_to_ps8_0_axi_periph2_RVALID <= M00_AXI_rvalid;
  m00_couplers_to_ps8_0_axi_periph2_WREADY <= M00_AXI_wready;
  m01_couplers_to_ps8_0_axi_periph2_ARREADY <= M01_AXI_arready;
  m01_couplers_to_ps8_0_axi_periph2_AWREADY <= M01_AXI_awready;
  m01_couplers_to_ps8_0_axi_periph2_BRESP(1 downto 0) <= M01_AXI_bresp(1 downto 0);
  m01_couplers_to_ps8_0_axi_periph2_BVALID <= M01_AXI_bvalid;
  m01_couplers_to_ps8_0_axi_periph2_RDATA(31 downto 0) <= M01_AXI_rdata(31 downto 0);
  m01_couplers_to_ps8_0_axi_periph2_RRESP(1 downto 0) <= M01_AXI_rresp(1 downto 0);
  m01_couplers_to_ps8_0_axi_periph2_RVALID <= M01_AXI_rvalid;
  m01_couplers_to_ps8_0_axi_periph2_WREADY <= M01_AXI_wready;
  m02_couplers_to_ps8_0_axi_periph2_ARREADY <= M02_AXI_arready;
  m02_couplers_to_ps8_0_axi_periph2_AWREADY <= M02_AXI_awready;
  m02_couplers_to_ps8_0_axi_periph2_BID(15 downto 0) <= M02_AXI_bid(15 downto 0);
  m02_couplers_to_ps8_0_axi_periph2_BRESP(1 downto 0) <= M02_AXI_bresp(1 downto 0);
  m02_couplers_to_ps8_0_axi_periph2_BVALID <= M02_AXI_bvalid;
  m02_couplers_to_ps8_0_axi_periph2_RDATA(127 downto 0) <= M02_AXI_rdata(127 downto 0);
  m02_couplers_to_ps8_0_axi_periph2_RID(15 downto 0) <= M02_AXI_rid(15 downto 0);
  m02_couplers_to_ps8_0_axi_periph2_RLAST <= M02_AXI_rlast;
  m02_couplers_to_ps8_0_axi_periph2_RRESP(1 downto 0) <= M02_AXI_rresp(1 downto 0);
  m02_couplers_to_ps8_0_axi_periph2_RVALID <= M02_AXI_rvalid;
  m02_couplers_to_ps8_0_axi_periph2_WREADY <= M02_AXI_wready;
  m03_couplers_to_ps8_0_axi_periph2_ARREADY <= M03_AXI_arready;
  m03_couplers_to_ps8_0_axi_periph2_AWREADY <= M03_AXI_awready;
  m03_couplers_to_ps8_0_axi_periph2_BRESP(1 downto 0) <= M03_AXI_bresp(1 downto 0);
  m03_couplers_to_ps8_0_axi_periph2_BVALID <= M03_AXI_bvalid;
  m03_couplers_to_ps8_0_axi_periph2_RDATA(31 downto 0) <= M03_AXI_rdata(31 downto 0);
  m03_couplers_to_ps8_0_axi_periph2_RRESP(1 downto 0) <= M03_AXI_rresp(1 downto 0);
  m03_couplers_to_ps8_0_axi_periph2_RVALID <= M03_AXI_rvalid;
  m03_couplers_to_ps8_0_axi_periph2_WREADY <= M03_AXI_wready;
  m04_couplers_to_ps8_0_axi_periph2_ARREADY <= M04_AXI_arready;
  m04_couplers_to_ps8_0_axi_periph2_AWREADY <= M04_AXI_awready;
  m04_couplers_to_ps8_0_axi_periph2_BRESP(1 downto 0) <= M04_AXI_bresp(1 downto 0);
  m04_couplers_to_ps8_0_axi_periph2_BVALID <= M04_AXI_bvalid;
  m04_couplers_to_ps8_0_axi_periph2_RDATA(31 downto 0) <= M04_AXI_rdata(31 downto 0);
  m04_couplers_to_ps8_0_axi_periph2_RRESP(1 downto 0) <= M04_AXI_rresp(1 downto 0);
  m04_couplers_to_ps8_0_axi_periph2_RVALID <= M04_AXI_rvalid;
  m04_couplers_to_ps8_0_axi_periph2_WREADY <= M04_AXI_wready;
  m05_couplers_to_ps8_0_axi_periph2_ARREADY <= M05_AXI_arready;
  m05_couplers_to_ps8_0_axi_periph2_AWREADY <= M05_AXI_awready;
  m05_couplers_to_ps8_0_axi_periph2_BRESP(1 downto 0) <= M05_AXI_bresp(1 downto 0);
  m05_couplers_to_ps8_0_axi_periph2_BVALID <= M05_AXI_bvalid;
  m05_couplers_to_ps8_0_axi_periph2_RDATA(31 downto 0) <= M05_AXI_rdata(31 downto 0);
  m05_couplers_to_ps8_0_axi_periph2_RRESP(1 downto 0) <= M05_AXI_rresp(1 downto 0);
  m05_couplers_to_ps8_0_axi_periph2_RVALID <= M05_AXI_rvalid;
  m05_couplers_to_ps8_0_axi_periph2_WREADY <= M05_AXI_wready;
  m06_couplers_to_ps8_0_axi_periph2_ARREADY <= M06_AXI_arready;
  m06_couplers_to_ps8_0_axi_periph2_AWREADY <= M06_AXI_awready;
  m06_couplers_to_ps8_0_axi_periph2_BRESP(1 downto 0) <= M06_AXI_bresp(1 downto 0);
  m06_couplers_to_ps8_0_axi_periph2_BVALID <= M06_AXI_bvalid;
  m06_couplers_to_ps8_0_axi_periph2_RDATA(31 downto 0) <= M06_AXI_rdata(31 downto 0);
  m06_couplers_to_ps8_0_axi_periph2_RRESP(1 downto 0) <= M06_AXI_rresp(1 downto 0);
  m06_couplers_to_ps8_0_axi_periph2_RVALID <= M06_AXI_rvalid;
  m06_couplers_to_ps8_0_axi_periph2_WREADY <= M06_AXI_wready;
  ps8_0_axi_periph2_ACLK_net <= ACLK;
  ps8_0_axi_periph2_ARESETN_net <= ARESETN;
  ps8_0_axi_periph2_to_s00_couplers_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  ps8_0_axi_periph2_to_s00_couplers_ARBURST(1 downto 0) <= S00_AXI_arburst(1 downto 0);
  ps8_0_axi_periph2_to_s00_couplers_ARCACHE(3 downto 0) <= S00_AXI_arcache(3 downto 0);
  ps8_0_axi_periph2_to_s00_couplers_ARID(15 downto 0) <= S00_AXI_arid(15 downto 0);
  ps8_0_axi_periph2_to_s00_couplers_ARLEN(7 downto 0) <= S00_AXI_arlen(7 downto 0);
  ps8_0_axi_periph2_to_s00_couplers_ARLOCK <= S00_AXI_arlock;
  ps8_0_axi_periph2_to_s00_couplers_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  ps8_0_axi_periph2_to_s00_couplers_ARQOS(3 downto 0) <= S00_AXI_arqos(3 downto 0);
  ps8_0_axi_periph2_to_s00_couplers_ARSIZE(2 downto 0) <= S00_AXI_arsize(2 downto 0);
  ps8_0_axi_periph2_to_s00_couplers_ARUSER(15 downto 0) <= S00_AXI_aruser(15 downto 0);
  ps8_0_axi_periph2_to_s00_couplers_ARVALID <= S00_AXI_arvalid;
  ps8_0_axi_periph2_to_s00_couplers_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  ps8_0_axi_periph2_to_s00_couplers_AWBURST(1 downto 0) <= S00_AXI_awburst(1 downto 0);
  ps8_0_axi_periph2_to_s00_couplers_AWCACHE(3 downto 0) <= S00_AXI_awcache(3 downto 0);
  ps8_0_axi_periph2_to_s00_couplers_AWID(15 downto 0) <= S00_AXI_awid(15 downto 0);
  ps8_0_axi_periph2_to_s00_couplers_AWLEN(7 downto 0) <= S00_AXI_awlen(7 downto 0);
  ps8_0_axi_periph2_to_s00_couplers_AWLOCK <= S00_AXI_awlock;
  ps8_0_axi_periph2_to_s00_couplers_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  ps8_0_axi_periph2_to_s00_couplers_AWQOS(3 downto 0) <= S00_AXI_awqos(3 downto 0);
  ps8_0_axi_periph2_to_s00_couplers_AWSIZE(2 downto 0) <= S00_AXI_awsize(2 downto 0);
  ps8_0_axi_periph2_to_s00_couplers_AWUSER(15 downto 0) <= S00_AXI_awuser(15 downto 0);
  ps8_0_axi_periph2_to_s00_couplers_AWVALID <= S00_AXI_awvalid;
  ps8_0_axi_periph2_to_s00_couplers_BREADY <= S00_AXI_bready;
  ps8_0_axi_periph2_to_s00_couplers_RREADY <= S00_AXI_rready;
  ps8_0_axi_periph2_to_s00_couplers_WDATA(127 downto 0) <= S00_AXI_wdata(127 downto 0);
  ps8_0_axi_periph2_to_s00_couplers_WLAST <= S00_AXI_wlast;
  ps8_0_axi_periph2_to_s00_couplers_WSTRB(15 downto 0) <= S00_AXI_wstrb(15 downto 0);
  ps8_0_axi_periph2_to_s00_couplers_WVALID <= S00_AXI_wvalid;
m00_couplers: entity work.m00_couplers_imp_Q1XAPJ
     port map (
      M_ACLK => M00_ACLK_1,
      M_ARESETN => M00_ARESETN_1,
      M_AXI_araddr(39 downto 0) => m00_couplers_to_ps8_0_axi_periph2_ARADDR(39 downto 0),
      M_AXI_arready => m00_couplers_to_ps8_0_axi_periph2_ARREADY,
      M_AXI_arvalid => m00_couplers_to_ps8_0_axi_periph2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m00_couplers_to_ps8_0_axi_periph2_AWADDR(39 downto 0),
      M_AXI_awready => m00_couplers_to_ps8_0_axi_periph2_AWREADY,
      M_AXI_awvalid => m00_couplers_to_ps8_0_axi_periph2_AWVALID,
      M_AXI_bready => m00_couplers_to_ps8_0_axi_periph2_BREADY,
      M_AXI_bresp(1 downto 0) => m00_couplers_to_ps8_0_axi_periph2_BRESP(1 downto 0),
      M_AXI_bvalid => m00_couplers_to_ps8_0_axi_periph2_BVALID,
      M_AXI_rdata(31 downto 0) => m00_couplers_to_ps8_0_axi_periph2_RDATA(31 downto 0),
      M_AXI_rready => m00_couplers_to_ps8_0_axi_periph2_RREADY,
      M_AXI_rresp(1 downto 0) => m00_couplers_to_ps8_0_axi_periph2_RRESP(1 downto 0),
      M_AXI_rvalid => m00_couplers_to_ps8_0_axi_periph2_RVALID,
      M_AXI_wdata(31 downto 0) => m00_couplers_to_ps8_0_axi_periph2_WDATA(31 downto 0),
      M_AXI_wready => m00_couplers_to_ps8_0_axi_periph2_WREADY,
      M_AXI_wstrb(3 downto 0) => m00_couplers_to_ps8_0_axi_periph2_WSTRB(3 downto 0),
      M_AXI_wvalid => m00_couplers_to_ps8_0_axi_periph2_WVALID,
      S_ACLK => ps8_0_axi_periph2_ACLK_net,
      S_ARESETN => ps8_0_axi_periph2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m00_couplers_ARADDR(39 downto 0),
      S_AXI_arburst(1 downto 0) => xbar_to_m00_couplers_ARBURST(1 downto 0),
      S_AXI_arcache(3 downto 0) => xbar_to_m00_couplers_ARCACHE(3 downto 0),
      S_AXI_arid(15 downto 0) => xbar_to_m00_couplers_ARID(15 downto 0),
      S_AXI_arlen(7 downto 0) => xbar_to_m00_couplers_ARLEN(7 downto 0),
      S_AXI_arlock(0) => xbar_to_m00_couplers_ARLOCK(0),
      S_AXI_arprot(2 downto 0) => xbar_to_m00_couplers_ARPROT(2 downto 0),
      S_AXI_arqos(3 downto 0) => xbar_to_m00_couplers_ARQOS(3 downto 0),
      S_AXI_arready => xbar_to_m00_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m00_couplers_ARREGION(3 downto 0),
      S_AXI_arsize(2 downto 0) => xbar_to_m00_couplers_ARSIZE(2 downto 0),
      S_AXI_aruser(15 downto 0) => xbar_to_m00_couplers_ARUSER(15 downto 0),
      S_AXI_arvalid => xbar_to_m00_couplers_ARVALID(0),
      S_AXI_awaddr(39 downto 0) => xbar_to_m00_couplers_AWADDR(39 downto 0),
      S_AXI_awburst(1 downto 0) => xbar_to_m00_couplers_AWBURST(1 downto 0),
      S_AXI_awcache(3 downto 0) => xbar_to_m00_couplers_AWCACHE(3 downto 0),
      S_AXI_awid(15 downto 0) => xbar_to_m00_couplers_AWID(15 downto 0),
      S_AXI_awlen(7 downto 0) => xbar_to_m00_couplers_AWLEN(7 downto 0),
      S_AXI_awlock(0) => xbar_to_m00_couplers_AWLOCK(0),
      S_AXI_awprot(2 downto 0) => xbar_to_m00_couplers_AWPROT(2 downto 0),
      S_AXI_awqos(3 downto 0) => xbar_to_m00_couplers_AWQOS(3 downto 0),
      S_AXI_awready => xbar_to_m00_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m00_couplers_AWREGION(3 downto 0),
      S_AXI_awsize(2 downto 0) => xbar_to_m00_couplers_AWSIZE(2 downto 0),
      S_AXI_awuser(15 downto 0) => xbar_to_m00_couplers_AWUSER(15 downto 0),
      S_AXI_awvalid => xbar_to_m00_couplers_AWVALID(0),
      S_AXI_bid(15 downto 0) => xbar_to_m00_couplers_BID(15 downto 0),
      S_AXI_bready => xbar_to_m00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => xbar_to_m00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m00_couplers_BVALID,
      S_AXI_rdata(127 downto 0) => xbar_to_m00_couplers_RDATA(127 downto 0),
      S_AXI_rid(15 downto 0) => xbar_to_m00_couplers_RID(15 downto 0),
      S_AXI_rlast => xbar_to_m00_couplers_RLAST,
      S_AXI_rready => xbar_to_m00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => xbar_to_m00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m00_couplers_RVALID,
      S_AXI_wdata(127 downto 0) => xbar_to_m00_couplers_WDATA(127 downto 0),
      S_AXI_wlast => xbar_to_m00_couplers_WLAST(0),
      S_AXI_wready => xbar_to_m00_couplers_WREADY,
      S_AXI_wstrb(15 downto 0) => xbar_to_m00_couplers_WSTRB(15 downto 0),
      S_AXI_wvalid => xbar_to_m00_couplers_WVALID(0)
    );
m01_couplers: entity work.m01_couplers_imp_KR6R3R
     port map (
      M_ACLK => M01_ACLK_1,
      M_ARESETN => M01_ARESETN_1,
      M_AXI_araddr(39 downto 0) => m01_couplers_to_ps8_0_axi_periph2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m01_couplers_to_ps8_0_axi_periph2_ARPROT(2 downto 0),
      M_AXI_arready => m01_couplers_to_ps8_0_axi_periph2_ARREADY,
      M_AXI_arvalid => m01_couplers_to_ps8_0_axi_periph2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m01_couplers_to_ps8_0_axi_periph2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m01_couplers_to_ps8_0_axi_periph2_AWPROT(2 downto 0),
      M_AXI_awready => m01_couplers_to_ps8_0_axi_periph2_AWREADY,
      M_AXI_awvalid => m01_couplers_to_ps8_0_axi_periph2_AWVALID,
      M_AXI_bready => m01_couplers_to_ps8_0_axi_periph2_BREADY,
      M_AXI_bresp(1 downto 0) => m01_couplers_to_ps8_0_axi_periph2_BRESP(1 downto 0),
      M_AXI_bvalid => m01_couplers_to_ps8_0_axi_periph2_BVALID,
      M_AXI_rdata(31 downto 0) => m01_couplers_to_ps8_0_axi_periph2_RDATA(31 downto 0),
      M_AXI_rready => m01_couplers_to_ps8_0_axi_periph2_RREADY,
      M_AXI_rresp(1 downto 0) => m01_couplers_to_ps8_0_axi_periph2_RRESP(1 downto 0),
      M_AXI_rvalid => m01_couplers_to_ps8_0_axi_periph2_RVALID,
      M_AXI_wdata(31 downto 0) => m01_couplers_to_ps8_0_axi_periph2_WDATA(31 downto 0),
      M_AXI_wready => m01_couplers_to_ps8_0_axi_periph2_WREADY,
      M_AXI_wstrb(3 downto 0) => m01_couplers_to_ps8_0_axi_periph2_WSTRB(3 downto 0),
      M_AXI_wvalid => m01_couplers_to_ps8_0_axi_periph2_WVALID,
      S_ACLK => ps8_0_axi_periph2_ACLK_net,
      S_ARESETN => ps8_0_axi_periph2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m01_couplers_ARADDR(79 downto 40),
      S_AXI_arburst(1 downto 0) => xbar_to_m01_couplers_ARBURST(3 downto 2),
      S_AXI_arcache(3 downto 0) => xbar_to_m01_couplers_ARCACHE(7 downto 4),
      S_AXI_arid(15 downto 0) => xbar_to_m01_couplers_ARID(31 downto 16),
      S_AXI_arlen(7 downto 0) => xbar_to_m01_couplers_ARLEN(15 downto 8),
      S_AXI_arlock(0) => xbar_to_m01_couplers_ARLOCK(1),
      S_AXI_arprot(2 downto 0) => xbar_to_m01_couplers_ARPROT(5 downto 3),
      S_AXI_arqos(3 downto 0) => xbar_to_m01_couplers_ARQOS(7 downto 4),
      S_AXI_arready => xbar_to_m01_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m01_couplers_ARREGION(7 downto 4),
      S_AXI_arsize(2 downto 0) => xbar_to_m01_couplers_ARSIZE(5 downto 3),
      S_AXI_aruser(15 downto 0) => xbar_to_m01_couplers_ARUSER(31 downto 16),
      S_AXI_arvalid => xbar_to_m01_couplers_ARVALID(1),
      S_AXI_awaddr(39 downto 0) => xbar_to_m01_couplers_AWADDR(79 downto 40),
      S_AXI_awburst(1 downto 0) => xbar_to_m01_couplers_AWBURST(3 downto 2),
      S_AXI_awcache(3 downto 0) => xbar_to_m01_couplers_AWCACHE(7 downto 4),
      S_AXI_awid(15 downto 0) => xbar_to_m01_couplers_AWID(31 downto 16),
      S_AXI_awlen(7 downto 0) => xbar_to_m01_couplers_AWLEN(15 downto 8),
      S_AXI_awlock(0) => xbar_to_m01_couplers_AWLOCK(1),
      S_AXI_awprot(2 downto 0) => xbar_to_m01_couplers_AWPROT(5 downto 3),
      S_AXI_awqos(3 downto 0) => xbar_to_m01_couplers_AWQOS(7 downto 4),
      S_AXI_awready => xbar_to_m01_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m01_couplers_AWREGION(7 downto 4),
      S_AXI_awsize(2 downto 0) => xbar_to_m01_couplers_AWSIZE(5 downto 3),
      S_AXI_awuser(15 downto 0) => xbar_to_m01_couplers_AWUSER(31 downto 16),
      S_AXI_awvalid => xbar_to_m01_couplers_AWVALID(1),
      S_AXI_bid(15 downto 0) => xbar_to_m01_couplers_BID(15 downto 0),
      S_AXI_bready => xbar_to_m01_couplers_BREADY(1),
      S_AXI_bresp(1 downto 0) => xbar_to_m01_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m01_couplers_BVALID,
      S_AXI_rdata(127 downto 0) => xbar_to_m01_couplers_RDATA(127 downto 0),
      S_AXI_rid(15 downto 0) => xbar_to_m01_couplers_RID(15 downto 0),
      S_AXI_rlast => xbar_to_m01_couplers_RLAST,
      S_AXI_rready => xbar_to_m01_couplers_RREADY(1),
      S_AXI_rresp(1 downto 0) => xbar_to_m01_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m01_couplers_RVALID,
      S_AXI_wdata(127 downto 0) => xbar_to_m01_couplers_WDATA(255 downto 128),
      S_AXI_wlast => xbar_to_m01_couplers_WLAST(1),
      S_AXI_wready => xbar_to_m01_couplers_WREADY,
      S_AXI_wstrb(15 downto 0) => xbar_to_m01_couplers_WSTRB(31 downto 16),
      S_AXI_wvalid => xbar_to_m01_couplers_WVALID(1)
    );
m02_couplers: entity work.m02_couplers_imp_W3RU9J
     port map (
      M_ACLK => M02_ACLK_1,
      M_ARESETN => M02_ARESETN_1,
      M_AXI_araddr(14 downto 0) => m02_couplers_to_ps8_0_axi_periph2_ARADDR(14 downto 0),
      M_AXI_arburst(1 downto 0) => m02_couplers_to_ps8_0_axi_periph2_ARBURST(1 downto 0),
      M_AXI_arcache(3 downto 0) => m02_couplers_to_ps8_0_axi_periph2_ARCACHE(3 downto 0),
      M_AXI_arid(15 downto 0) => m02_couplers_to_ps8_0_axi_periph2_ARID(15 downto 0),
      M_AXI_arlen(7 downto 0) => m02_couplers_to_ps8_0_axi_periph2_ARLEN(7 downto 0),
      M_AXI_arlock => m02_couplers_to_ps8_0_axi_periph2_ARLOCK,
      M_AXI_arprot(2 downto 0) => m02_couplers_to_ps8_0_axi_periph2_ARPROT(2 downto 0),
      M_AXI_arready => m02_couplers_to_ps8_0_axi_periph2_ARREADY,
      M_AXI_arsize(2 downto 0) => m02_couplers_to_ps8_0_axi_periph2_ARSIZE(2 downto 0),
      M_AXI_arvalid => m02_couplers_to_ps8_0_axi_periph2_ARVALID,
      M_AXI_awaddr(14 downto 0) => m02_couplers_to_ps8_0_axi_periph2_AWADDR(14 downto 0),
      M_AXI_awburst(1 downto 0) => m02_couplers_to_ps8_0_axi_periph2_AWBURST(1 downto 0),
      M_AXI_awcache(3 downto 0) => m02_couplers_to_ps8_0_axi_periph2_AWCACHE(3 downto 0),
      M_AXI_awid(15 downto 0) => m02_couplers_to_ps8_0_axi_periph2_AWID(15 downto 0),
      M_AXI_awlen(7 downto 0) => m02_couplers_to_ps8_0_axi_periph2_AWLEN(7 downto 0),
      M_AXI_awlock => m02_couplers_to_ps8_0_axi_periph2_AWLOCK,
      M_AXI_awprot(2 downto 0) => m02_couplers_to_ps8_0_axi_periph2_AWPROT(2 downto 0),
      M_AXI_awready => m02_couplers_to_ps8_0_axi_periph2_AWREADY,
      M_AXI_awsize(2 downto 0) => m02_couplers_to_ps8_0_axi_periph2_AWSIZE(2 downto 0),
      M_AXI_awvalid => m02_couplers_to_ps8_0_axi_periph2_AWVALID,
      M_AXI_bid(15 downto 0) => m02_couplers_to_ps8_0_axi_periph2_BID(15 downto 0),
      M_AXI_bready => m02_couplers_to_ps8_0_axi_periph2_BREADY,
      M_AXI_bresp(1 downto 0) => m02_couplers_to_ps8_0_axi_periph2_BRESP(1 downto 0),
      M_AXI_bvalid => m02_couplers_to_ps8_0_axi_periph2_BVALID,
      M_AXI_rdata(127 downto 0) => m02_couplers_to_ps8_0_axi_periph2_RDATA(127 downto 0),
      M_AXI_rid(15 downto 0) => m02_couplers_to_ps8_0_axi_periph2_RID(15 downto 0),
      M_AXI_rlast => m02_couplers_to_ps8_0_axi_periph2_RLAST,
      M_AXI_rready => m02_couplers_to_ps8_0_axi_periph2_RREADY,
      M_AXI_rresp(1 downto 0) => m02_couplers_to_ps8_0_axi_periph2_RRESP(1 downto 0),
      M_AXI_rvalid => m02_couplers_to_ps8_0_axi_periph2_RVALID,
      M_AXI_wdata(127 downto 0) => m02_couplers_to_ps8_0_axi_periph2_WDATA(127 downto 0),
      M_AXI_wlast => m02_couplers_to_ps8_0_axi_periph2_WLAST,
      M_AXI_wready => m02_couplers_to_ps8_0_axi_periph2_WREADY,
      M_AXI_wstrb(15 downto 0) => m02_couplers_to_ps8_0_axi_periph2_WSTRB(15 downto 0),
      M_AXI_wvalid => m02_couplers_to_ps8_0_axi_periph2_WVALID,
      S_ACLK => ps8_0_axi_periph2_ACLK_net,
      S_ARESETN => ps8_0_axi_periph2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m02_couplers_ARADDR(119 downto 80),
      S_AXI_arburst(1 downto 0) => xbar_to_m02_couplers_ARBURST(5 downto 4),
      S_AXI_arcache(3 downto 0) => xbar_to_m02_couplers_ARCACHE(11 downto 8),
      S_AXI_arid(15 downto 0) => xbar_to_m02_couplers_ARID(47 downto 32),
      S_AXI_arlen(7 downto 0) => xbar_to_m02_couplers_ARLEN(23 downto 16),
      S_AXI_arlock(0) => xbar_to_m02_couplers_ARLOCK(2),
      S_AXI_arprot(2 downto 0) => xbar_to_m02_couplers_ARPROT(8 downto 6),
      S_AXI_arqos(3 downto 0) => xbar_to_m02_couplers_ARQOS(11 downto 8),
      S_AXI_arready => xbar_to_m02_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m02_couplers_ARREGION(11 downto 8),
      S_AXI_arsize(2 downto 0) => xbar_to_m02_couplers_ARSIZE(8 downto 6),
      S_AXI_aruser(15 downto 0) => xbar_to_m02_couplers_ARUSER(47 downto 32),
      S_AXI_arvalid => xbar_to_m02_couplers_ARVALID(2),
      S_AXI_awaddr(39 downto 0) => xbar_to_m02_couplers_AWADDR(119 downto 80),
      S_AXI_awburst(1 downto 0) => xbar_to_m02_couplers_AWBURST(5 downto 4),
      S_AXI_awcache(3 downto 0) => xbar_to_m02_couplers_AWCACHE(11 downto 8),
      S_AXI_awid(15 downto 0) => xbar_to_m02_couplers_AWID(47 downto 32),
      S_AXI_awlen(7 downto 0) => xbar_to_m02_couplers_AWLEN(23 downto 16),
      S_AXI_awlock(0) => xbar_to_m02_couplers_AWLOCK(2),
      S_AXI_awprot(2 downto 0) => xbar_to_m02_couplers_AWPROT(8 downto 6),
      S_AXI_awqos(3 downto 0) => xbar_to_m02_couplers_AWQOS(11 downto 8),
      S_AXI_awready => xbar_to_m02_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m02_couplers_AWREGION(11 downto 8),
      S_AXI_awsize(2 downto 0) => xbar_to_m02_couplers_AWSIZE(8 downto 6),
      S_AXI_awuser(15 downto 0) => xbar_to_m02_couplers_AWUSER(47 downto 32),
      S_AXI_awvalid => xbar_to_m02_couplers_AWVALID(2),
      S_AXI_bid(15 downto 0) => xbar_to_m02_couplers_BID(15 downto 0),
      S_AXI_bready => xbar_to_m02_couplers_BREADY(2),
      S_AXI_bresp(1 downto 0) => xbar_to_m02_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m02_couplers_BVALID,
      S_AXI_rdata(127 downto 0) => xbar_to_m02_couplers_RDATA(127 downto 0),
      S_AXI_rid(15 downto 0) => xbar_to_m02_couplers_RID(15 downto 0),
      S_AXI_rlast => xbar_to_m02_couplers_RLAST,
      S_AXI_rready => xbar_to_m02_couplers_RREADY(2),
      S_AXI_rresp(1 downto 0) => xbar_to_m02_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m02_couplers_RVALID,
      S_AXI_wdata(127 downto 0) => xbar_to_m02_couplers_WDATA(383 downto 256),
      S_AXI_wlast => xbar_to_m02_couplers_WLAST(2),
      S_AXI_wready => xbar_to_m02_couplers_WREADY,
      S_AXI_wstrb(15 downto 0) => xbar_to_m02_couplers_WSTRB(47 downto 32),
      S_AXI_wvalid => xbar_to_m02_couplers_WVALID(2)
    );
m03_couplers: entity work.m03_couplers_imp_RX0D9Z
     port map (
      M_ACLK => M03_ACLK_1,
      M_ARESETN => M03_ARESETN_1,
      M_AXI_araddr(39 downto 0) => m03_couplers_to_ps8_0_axi_periph2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m03_couplers_to_ps8_0_axi_periph2_ARPROT(2 downto 0),
      M_AXI_arready => m03_couplers_to_ps8_0_axi_periph2_ARREADY,
      M_AXI_arvalid => m03_couplers_to_ps8_0_axi_periph2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m03_couplers_to_ps8_0_axi_periph2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m03_couplers_to_ps8_0_axi_periph2_AWPROT(2 downto 0),
      M_AXI_awready => m03_couplers_to_ps8_0_axi_periph2_AWREADY,
      M_AXI_awvalid => m03_couplers_to_ps8_0_axi_periph2_AWVALID,
      M_AXI_bready => m03_couplers_to_ps8_0_axi_periph2_BREADY,
      M_AXI_bresp(1 downto 0) => m03_couplers_to_ps8_0_axi_periph2_BRESP(1 downto 0),
      M_AXI_bvalid => m03_couplers_to_ps8_0_axi_periph2_BVALID,
      M_AXI_rdata(31 downto 0) => m03_couplers_to_ps8_0_axi_periph2_RDATA(31 downto 0),
      M_AXI_rready => m03_couplers_to_ps8_0_axi_periph2_RREADY,
      M_AXI_rresp(1 downto 0) => m03_couplers_to_ps8_0_axi_periph2_RRESP(1 downto 0),
      M_AXI_rvalid => m03_couplers_to_ps8_0_axi_periph2_RVALID,
      M_AXI_wdata(31 downto 0) => m03_couplers_to_ps8_0_axi_periph2_WDATA(31 downto 0),
      M_AXI_wready => m03_couplers_to_ps8_0_axi_periph2_WREADY,
      M_AXI_wstrb(3 downto 0) => m03_couplers_to_ps8_0_axi_periph2_WSTRB(3 downto 0),
      M_AXI_wvalid => m03_couplers_to_ps8_0_axi_periph2_WVALID,
      S_ACLK => ps8_0_axi_periph2_ACLK_net,
      S_ARESETN => ps8_0_axi_periph2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m03_couplers_ARADDR(159 downto 120),
      S_AXI_arburst(1 downto 0) => xbar_to_m03_couplers_ARBURST(7 downto 6),
      S_AXI_arcache(3 downto 0) => xbar_to_m03_couplers_ARCACHE(15 downto 12),
      S_AXI_arid(15 downto 0) => xbar_to_m03_couplers_ARID(63 downto 48),
      S_AXI_arlen(7 downto 0) => xbar_to_m03_couplers_ARLEN(31 downto 24),
      S_AXI_arlock(0) => xbar_to_m03_couplers_ARLOCK(3),
      S_AXI_arprot(2 downto 0) => xbar_to_m03_couplers_ARPROT(11 downto 9),
      S_AXI_arqos(3 downto 0) => xbar_to_m03_couplers_ARQOS(15 downto 12),
      S_AXI_arready => xbar_to_m03_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m03_couplers_ARREGION(15 downto 12),
      S_AXI_arsize(2 downto 0) => xbar_to_m03_couplers_ARSIZE(11 downto 9),
      S_AXI_aruser(15 downto 0) => xbar_to_m03_couplers_ARUSER(63 downto 48),
      S_AXI_arvalid => xbar_to_m03_couplers_ARVALID(3),
      S_AXI_awaddr(39 downto 0) => xbar_to_m03_couplers_AWADDR(159 downto 120),
      S_AXI_awburst(1 downto 0) => xbar_to_m03_couplers_AWBURST(7 downto 6),
      S_AXI_awcache(3 downto 0) => xbar_to_m03_couplers_AWCACHE(15 downto 12),
      S_AXI_awid(15 downto 0) => xbar_to_m03_couplers_AWID(63 downto 48),
      S_AXI_awlen(7 downto 0) => xbar_to_m03_couplers_AWLEN(31 downto 24),
      S_AXI_awlock(0) => xbar_to_m03_couplers_AWLOCK(3),
      S_AXI_awprot(2 downto 0) => xbar_to_m03_couplers_AWPROT(11 downto 9),
      S_AXI_awqos(3 downto 0) => xbar_to_m03_couplers_AWQOS(15 downto 12),
      S_AXI_awready => xbar_to_m03_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m03_couplers_AWREGION(15 downto 12),
      S_AXI_awsize(2 downto 0) => xbar_to_m03_couplers_AWSIZE(11 downto 9),
      S_AXI_awuser(15 downto 0) => xbar_to_m03_couplers_AWUSER(63 downto 48),
      S_AXI_awvalid => xbar_to_m03_couplers_AWVALID(3),
      S_AXI_bid(15 downto 0) => xbar_to_m03_couplers_BID(15 downto 0),
      S_AXI_bready => xbar_to_m03_couplers_BREADY(3),
      S_AXI_bresp(1 downto 0) => xbar_to_m03_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m03_couplers_BVALID,
      S_AXI_rdata(127 downto 0) => xbar_to_m03_couplers_RDATA(127 downto 0),
      S_AXI_rid(15 downto 0) => xbar_to_m03_couplers_RID(15 downto 0),
      S_AXI_rlast => xbar_to_m03_couplers_RLAST,
      S_AXI_rready => xbar_to_m03_couplers_RREADY(3),
      S_AXI_rresp(1 downto 0) => xbar_to_m03_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m03_couplers_RVALID,
      S_AXI_wdata(127 downto 0) => xbar_to_m03_couplers_WDATA(511 downto 384),
      S_AXI_wlast => xbar_to_m03_couplers_WLAST(3),
      S_AXI_wready => xbar_to_m03_couplers_WREADY,
      S_AXI_wstrb(15 downto 0) => xbar_to_m03_couplers_WSTRB(63 downto 48),
      S_AXI_wvalid => xbar_to_m03_couplers_WVALID(3)
    );
m04_couplers: entity work.m04_couplers_imp_CNPTJ
     port map (
      M_ACLK => M04_ACLK_1,
      M_ARESETN => M04_ARESETN_1,
      M_AXI_araddr(39 downto 0) => m04_couplers_to_ps8_0_axi_periph2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m04_couplers_to_ps8_0_axi_periph2_ARPROT(2 downto 0),
      M_AXI_arready => m04_couplers_to_ps8_0_axi_periph2_ARREADY,
      M_AXI_arvalid => m04_couplers_to_ps8_0_axi_periph2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m04_couplers_to_ps8_0_axi_periph2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m04_couplers_to_ps8_0_axi_periph2_AWPROT(2 downto 0),
      M_AXI_awready => m04_couplers_to_ps8_0_axi_periph2_AWREADY,
      M_AXI_awvalid => m04_couplers_to_ps8_0_axi_periph2_AWVALID,
      M_AXI_bready => m04_couplers_to_ps8_0_axi_periph2_BREADY,
      M_AXI_bresp(1 downto 0) => m04_couplers_to_ps8_0_axi_periph2_BRESP(1 downto 0),
      M_AXI_bvalid => m04_couplers_to_ps8_0_axi_periph2_BVALID,
      M_AXI_rdata(31 downto 0) => m04_couplers_to_ps8_0_axi_periph2_RDATA(31 downto 0),
      M_AXI_rready => m04_couplers_to_ps8_0_axi_periph2_RREADY,
      M_AXI_rresp(1 downto 0) => m04_couplers_to_ps8_0_axi_periph2_RRESP(1 downto 0),
      M_AXI_rvalid => m04_couplers_to_ps8_0_axi_periph2_RVALID,
      M_AXI_wdata(31 downto 0) => m04_couplers_to_ps8_0_axi_periph2_WDATA(31 downto 0),
      M_AXI_wready => m04_couplers_to_ps8_0_axi_periph2_WREADY,
      M_AXI_wstrb(3 downto 0) => m04_couplers_to_ps8_0_axi_periph2_WSTRB(3 downto 0),
      M_AXI_wvalid => m04_couplers_to_ps8_0_axi_periph2_WVALID,
      S_ACLK => ps8_0_axi_periph2_ACLK_net,
      S_ARESETN => ps8_0_axi_periph2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m04_couplers_ARADDR(199 downto 160),
      S_AXI_arburst(1 downto 0) => xbar_to_m04_couplers_ARBURST(9 downto 8),
      S_AXI_arcache(3 downto 0) => xbar_to_m04_couplers_ARCACHE(19 downto 16),
      S_AXI_arid(15 downto 0) => xbar_to_m04_couplers_ARID(79 downto 64),
      S_AXI_arlen(7 downto 0) => xbar_to_m04_couplers_ARLEN(39 downto 32),
      S_AXI_arlock(0) => xbar_to_m04_couplers_ARLOCK(4),
      S_AXI_arprot(2 downto 0) => xbar_to_m04_couplers_ARPROT(14 downto 12),
      S_AXI_arqos(3 downto 0) => xbar_to_m04_couplers_ARQOS(19 downto 16),
      S_AXI_arready => xbar_to_m04_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m04_couplers_ARREGION(19 downto 16),
      S_AXI_arsize(2 downto 0) => xbar_to_m04_couplers_ARSIZE(14 downto 12),
      S_AXI_aruser(15 downto 0) => xbar_to_m04_couplers_ARUSER(79 downto 64),
      S_AXI_arvalid => xbar_to_m04_couplers_ARVALID(4),
      S_AXI_awaddr(39 downto 0) => xbar_to_m04_couplers_AWADDR(199 downto 160),
      S_AXI_awburst(1 downto 0) => xbar_to_m04_couplers_AWBURST(9 downto 8),
      S_AXI_awcache(3 downto 0) => xbar_to_m04_couplers_AWCACHE(19 downto 16),
      S_AXI_awid(15 downto 0) => xbar_to_m04_couplers_AWID(79 downto 64),
      S_AXI_awlen(7 downto 0) => xbar_to_m04_couplers_AWLEN(39 downto 32),
      S_AXI_awlock(0) => xbar_to_m04_couplers_AWLOCK(4),
      S_AXI_awprot(2 downto 0) => xbar_to_m04_couplers_AWPROT(14 downto 12),
      S_AXI_awqos(3 downto 0) => xbar_to_m04_couplers_AWQOS(19 downto 16),
      S_AXI_awready => xbar_to_m04_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m04_couplers_AWREGION(19 downto 16),
      S_AXI_awsize(2 downto 0) => xbar_to_m04_couplers_AWSIZE(14 downto 12),
      S_AXI_awuser(15 downto 0) => xbar_to_m04_couplers_AWUSER(79 downto 64),
      S_AXI_awvalid => xbar_to_m04_couplers_AWVALID(4),
      S_AXI_bid(15 downto 0) => xbar_to_m04_couplers_BID(15 downto 0),
      S_AXI_bready => xbar_to_m04_couplers_BREADY(4),
      S_AXI_bresp(1 downto 0) => xbar_to_m04_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m04_couplers_BVALID,
      S_AXI_rdata(127 downto 0) => xbar_to_m04_couplers_RDATA(127 downto 0),
      S_AXI_rid(15 downto 0) => xbar_to_m04_couplers_RID(15 downto 0),
      S_AXI_rlast => xbar_to_m04_couplers_RLAST,
      S_AXI_rready => xbar_to_m04_couplers_RREADY(4),
      S_AXI_rresp(1 downto 0) => xbar_to_m04_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m04_couplers_RVALID,
      S_AXI_wdata(127 downto 0) => xbar_to_m04_couplers_WDATA(639 downto 512),
      S_AXI_wlast => xbar_to_m04_couplers_WLAST(4),
      S_AXI_wready => xbar_to_m04_couplers_WREADY,
      S_AXI_wstrb(15 downto 0) => xbar_to_m04_couplers_WSTRB(79 downto 64),
      S_AXI_wvalid => xbar_to_m04_couplers_WVALID(4)
    );
m05_couplers: entity work.m05_couplers_imp_67YTVB
     port map (
      M_ACLK => M05_ACLK_1,
      M_ARESETN => M05_ARESETN_1,
      M_AXI_araddr(39 downto 0) => m05_couplers_to_ps8_0_axi_periph2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m05_couplers_to_ps8_0_axi_periph2_ARPROT(2 downto 0),
      M_AXI_arready => m05_couplers_to_ps8_0_axi_periph2_ARREADY,
      M_AXI_arvalid => m05_couplers_to_ps8_0_axi_periph2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m05_couplers_to_ps8_0_axi_periph2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m05_couplers_to_ps8_0_axi_periph2_AWPROT(2 downto 0),
      M_AXI_awready => m05_couplers_to_ps8_0_axi_periph2_AWREADY,
      M_AXI_awvalid => m05_couplers_to_ps8_0_axi_periph2_AWVALID,
      M_AXI_bready => m05_couplers_to_ps8_0_axi_periph2_BREADY,
      M_AXI_bresp(1 downto 0) => m05_couplers_to_ps8_0_axi_periph2_BRESP(1 downto 0),
      M_AXI_bvalid => m05_couplers_to_ps8_0_axi_periph2_BVALID,
      M_AXI_rdata(31 downto 0) => m05_couplers_to_ps8_0_axi_periph2_RDATA(31 downto 0),
      M_AXI_rready => m05_couplers_to_ps8_0_axi_periph2_RREADY,
      M_AXI_rresp(1 downto 0) => m05_couplers_to_ps8_0_axi_periph2_RRESP(1 downto 0),
      M_AXI_rvalid => m05_couplers_to_ps8_0_axi_periph2_RVALID,
      M_AXI_wdata(31 downto 0) => m05_couplers_to_ps8_0_axi_periph2_WDATA(31 downto 0),
      M_AXI_wready => m05_couplers_to_ps8_0_axi_periph2_WREADY,
      M_AXI_wstrb(3 downto 0) => m05_couplers_to_ps8_0_axi_periph2_WSTRB(3 downto 0),
      M_AXI_wvalid => m05_couplers_to_ps8_0_axi_periph2_WVALID,
      S_ACLK => ps8_0_axi_periph2_ACLK_net,
      S_ARESETN => ps8_0_axi_periph2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m05_couplers_ARADDR(239 downto 200),
      S_AXI_arburst(1 downto 0) => xbar_to_m05_couplers_ARBURST(11 downto 10),
      S_AXI_arcache(3 downto 0) => xbar_to_m05_couplers_ARCACHE(23 downto 20),
      S_AXI_arid(15 downto 0) => xbar_to_m05_couplers_ARID(95 downto 80),
      S_AXI_arlen(7 downto 0) => xbar_to_m05_couplers_ARLEN(47 downto 40),
      S_AXI_arlock(0) => xbar_to_m05_couplers_ARLOCK(5),
      S_AXI_arprot(2 downto 0) => xbar_to_m05_couplers_ARPROT(17 downto 15),
      S_AXI_arqos(3 downto 0) => xbar_to_m05_couplers_ARQOS(23 downto 20),
      S_AXI_arready => xbar_to_m05_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m05_couplers_ARREGION(23 downto 20),
      S_AXI_arsize(2 downto 0) => xbar_to_m05_couplers_ARSIZE(17 downto 15),
      S_AXI_aruser(15 downto 0) => xbar_to_m05_couplers_ARUSER(95 downto 80),
      S_AXI_arvalid => xbar_to_m05_couplers_ARVALID(5),
      S_AXI_awaddr(39 downto 0) => xbar_to_m05_couplers_AWADDR(239 downto 200),
      S_AXI_awburst(1 downto 0) => xbar_to_m05_couplers_AWBURST(11 downto 10),
      S_AXI_awcache(3 downto 0) => xbar_to_m05_couplers_AWCACHE(23 downto 20),
      S_AXI_awid(15 downto 0) => xbar_to_m05_couplers_AWID(95 downto 80),
      S_AXI_awlen(7 downto 0) => xbar_to_m05_couplers_AWLEN(47 downto 40),
      S_AXI_awlock(0) => xbar_to_m05_couplers_AWLOCK(5),
      S_AXI_awprot(2 downto 0) => xbar_to_m05_couplers_AWPROT(17 downto 15),
      S_AXI_awqos(3 downto 0) => xbar_to_m05_couplers_AWQOS(23 downto 20),
      S_AXI_awready => xbar_to_m05_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m05_couplers_AWREGION(23 downto 20),
      S_AXI_awsize(2 downto 0) => xbar_to_m05_couplers_AWSIZE(17 downto 15),
      S_AXI_awuser(15 downto 0) => xbar_to_m05_couplers_AWUSER(95 downto 80),
      S_AXI_awvalid => xbar_to_m05_couplers_AWVALID(5),
      S_AXI_bid(15 downto 0) => xbar_to_m05_couplers_BID(15 downto 0),
      S_AXI_bready => xbar_to_m05_couplers_BREADY(5),
      S_AXI_bresp(1 downto 0) => xbar_to_m05_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m05_couplers_BVALID,
      S_AXI_rdata(127 downto 0) => xbar_to_m05_couplers_RDATA(127 downto 0),
      S_AXI_rid(15 downto 0) => xbar_to_m05_couplers_RID(15 downto 0),
      S_AXI_rlast => xbar_to_m05_couplers_RLAST,
      S_AXI_rready => xbar_to_m05_couplers_RREADY(5),
      S_AXI_rresp(1 downto 0) => xbar_to_m05_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m05_couplers_RVALID,
      S_AXI_wdata(127 downto 0) => xbar_to_m05_couplers_WDATA(767 downto 640),
      S_AXI_wlast => xbar_to_m05_couplers_WLAST(5),
      S_AXI_wready => xbar_to_m05_couplers_WREADY,
      S_AXI_wstrb(15 downto 0) => xbar_to_m05_couplers_WSTRB(95 downto 80),
      S_AXI_wvalid => xbar_to_m05_couplers_WVALID(5)
    );
m06_couplers: entity work.m06_couplers_imp_D29XIV
     port map (
      M_ACLK => M06_ACLK_1,
      M_ARESETN => M06_ARESETN_1,
      M_AXI_araddr(39 downto 0) => m06_couplers_to_ps8_0_axi_periph2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m06_couplers_to_ps8_0_axi_periph2_ARPROT(2 downto 0),
      M_AXI_arready => m06_couplers_to_ps8_0_axi_periph2_ARREADY,
      M_AXI_arvalid => m06_couplers_to_ps8_0_axi_periph2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m06_couplers_to_ps8_0_axi_periph2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m06_couplers_to_ps8_0_axi_periph2_AWPROT(2 downto 0),
      M_AXI_awready => m06_couplers_to_ps8_0_axi_periph2_AWREADY,
      M_AXI_awvalid => m06_couplers_to_ps8_0_axi_periph2_AWVALID,
      M_AXI_bready => m06_couplers_to_ps8_0_axi_periph2_BREADY,
      M_AXI_bresp(1 downto 0) => m06_couplers_to_ps8_0_axi_periph2_BRESP(1 downto 0),
      M_AXI_bvalid => m06_couplers_to_ps8_0_axi_periph2_BVALID,
      M_AXI_rdata(31 downto 0) => m06_couplers_to_ps8_0_axi_periph2_RDATA(31 downto 0),
      M_AXI_rready => m06_couplers_to_ps8_0_axi_periph2_RREADY,
      M_AXI_rresp(1 downto 0) => m06_couplers_to_ps8_0_axi_periph2_RRESP(1 downto 0),
      M_AXI_rvalid => m06_couplers_to_ps8_0_axi_periph2_RVALID,
      M_AXI_wdata(31 downto 0) => m06_couplers_to_ps8_0_axi_periph2_WDATA(31 downto 0),
      M_AXI_wready => m06_couplers_to_ps8_0_axi_periph2_WREADY,
      M_AXI_wstrb(3 downto 0) => m06_couplers_to_ps8_0_axi_periph2_WSTRB(3 downto 0),
      M_AXI_wvalid => m06_couplers_to_ps8_0_axi_periph2_WVALID,
      S_ACLK => ps8_0_axi_periph2_ACLK_net,
      S_ARESETN => ps8_0_axi_periph2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m06_couplers_ARADDR(279 downto 240),
      S_AXI_arburst(1 downto 0) => xbar_to_m06_couplers_ARBURST(13 downto 12),
      S_AXI_arcache(3 downto 0) => xbar_to_m06_couplers_ARCACHE(27 downto 24),
      S_AXI_arid(15 downto 0) => xbar_to_m06_couplers_ARID(111 downto 96),
      S_AXI_arlen(7 downto 0) => xbar_to_m06_couplers_ARLEN(55 downto 48),
      S_AXI_arlock(0) => xbar_to_m06_couplers_ARLOCK(6),
      S_AXI_arprot(2 downto 0) => xbar_to_m06_couplers_ARPROT(20 downto 18),
      S_AXI_arqos(3 downto 0) => xbar_to_m06_couplers_ARQOS(27 downto 24),
      S_AXI_arready => xbar_to_m06_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m06_couplers_ARREGION(27 downto 24),
      S_AXI_arsize(2 downto 0) => xbar_to_m06_couplers_ARSIZE(20 downto 18),
      S_AXI_aruser(15 downto 0) => xbar_to_m06_couplers_ARUSER(111 downto 96),
      S_AXI_arvalid => xbar_to_m06_couplers_ARVALID(6),
      S_AXI_awaddr(39 downto 0) => xbar_to_m06_couplers_AWADDR(279 downto 240),
      S_AXI_awburst(1 downto 0) => xbar_to_m06_couplers_AWBURST(13 downto 12),
      S_AXI_awcache(3 downto 0) => xbar_to_m06_couplers_AWCACHE(27 downto 24),
      S_AXI_awid(15 downto 0) => xbar_to_m06_couplers_AWID(111 downto 96),
      S_AXI_awlen(7 downto 0) => xbar_to_m06_couplers_AWLEN(55 downto 48),
      S_AXI_awlock(0) => xbar_to_m06_couplers_AWLOCK(6),
      S_AXI_awprot(2 downto 0) => xbar_to_m06_couplers_AWPROT(20 downto 18),
      S_AXI_awqos(3 downto 0) => xbar_to_m06_couplers_AWQOS(27 downto 24),
      S_AXI_awready => xbar_to_m06_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m06_couplers_AWREGION(27 downto 24),
      S_AXI_awsize(2 downto 0) => xbar_to_m06_couplers_AWSIZE(20 downto 18),
      S_AXI_awuser(15 downto 0) => xbar_to_m06_couplers_AWUSER(111 downto 96),
      S_AXI_awvalid => xbar_to_m06_couplers_AWVALID(6),
      S_AXI_bid(15 downto 0) => xbar_to_m06_couplers_BID(15 downto 0),
      S_AXI_bready => xbar_to_m06_couplers_BREADY(6),
      S_AXI_bresp(1 downto 0) => xbar_to_m06_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m06_couplers_BVALID,
      S_AXI_rdata(127 downto 0) => xbar_to_m06_couplers_RDATA(127 downto 0),
      S_AXI_rid(15 downto 0) => xbar_to_m06_couplers_RID(15 downto 0),
      S_AXI_rlast => xbar_to_m06_couplers_RLAST,
      S_AXI_rready => xbar_to_m06_couplers_RREADY(6),
      S_AXI_rresp(1 downto 0) => xbar_to_m06_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m06_couplers_RVALID,
      S_AXI_wdata(127 downto 0) => xbar_to_m06_couplers_WDATA(895 downto 768),
      S_AXI_wlast => xbar_to_m06_couplers_WLAST(6),
      S_AXI_wready => xbar_to_m06_couplers_WREADY,
      S_AXI_wstrb(15 downto 0) => xbar_to_m06_couplers_WSTRB(111 downto 96),
      S_AXI_wvalid => xbar_to_m06_couplers_WVALID(6)
    );
s00_couplers: entity work.s00_couplers_imp_HYQ750
     port map (
      M_ACLK => ps8_0_axi_periph2_ACLK_net,
      M_ARESETN => ps8_0_axi_periph2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => s00_couplers_to_xbar_ARADDR(39 downto 0),
      M_AXI_arburst(1 downto 0) => s00_couplers_to_xbar_ARBURST(1 downto 0),
      M_AXI_arcache(3 downto 0) => s00_couplers_to_xbar_ARCACHE(3 downto 0),
      M_AXI_arid(15 downto 0) => s00_couplers_to_xbar_ARID(15 downto 0),
      M_AXI_arlen(7 downto 0) => s00_couplers_to_xbar_ARLEN(7 downto 0),
      M_AXI_arlock => s00_couplers_to_xbar_ARLOCK,
      M_AXI_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      M_AXI_arqos(3 downto 0) => s00_couplers_to_xbar_ARQOS(3 downto 0),
      M_AXI_arready => s00_couplers_to_xbar_ARREADY(0),
      M_AXI_arsize(2 downto 0) => s00_couplers_to_xbar_ARSIZE(2 downto 0),
      M_AXI_aruser(15 downto 0) => s00_couplers_to_xbar_ARUSER(15 downto 0),
      M_AXI_arvalid => s00_couplers_to_xbar_ARVALID,
      M_AXI_awaddr(39 downto 0) => s00_couplers_to_xbar_AWADDR(39 downto 0),
      M_AXI_awburst(1 downto 0) => s00_couplers_to_xbar_AWBURST(1 downto 0),
      M_AXI_awcache(3 downto 0) => s00_couplers_to_xbar_AWCACHE(3 downto 0),
      M_AXI_awid(15 downto 0) => s00_couplers_to_xbar_AWID(15 downto 0),
      M_AXI_awlen(7 downto 0) => s00_couplers_to_xbar_AWLEN(7 downto 0),
      M_AXI_awlock => s00_couplers_to_xbar_AWLOCK,
      M_AXI_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      M_AXI_awqos(3 downto 0) => s00_couplers_to_xbar_AWQOS(3 downto 0),
      M_AXI_awready => s00_couplers_to_xbar_AWREADY(0),
      M_AXI_awsize(2 downto 0) => s00_couplers_to_xbar_AWSIZE(2 downto 0),
      M_AXI_awuser(15 downto 0) => s00_couplers_to_xbar_AWUSER(15 downto 0),
      M_AXI_awvalid => s00_couplers_to_xbar_AWVALID,
      M_AXI_bid(15 downto 0) => s00_couplers_to_xbar_BID(15 downto 0),
      M_AXI_bready => s00_couplers_to_xbar_BREADY,
      M_AXI_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      M_AXI_bvalid => s00_couplers_to_xbar_BVALID(0),
      M_AXI_rdata(127 downto 0) => s00_couplers_to_xbar_RDATA(127 downto 0),
      M_AXI_rid(15 downto 0) => s00_couplers_to_xbar_RID(15 downto 0),
      M_AXI_rlast => s00_couplers_to_xbar_RLAST(0),
      M_AXI_rready => s00_couplers_to_xbar_RREADY,
      M_AXI_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      M_AXI_rvalid => s00_couplers_to_xbar_RVALID(0),
      M_AXI_wdata(127 downto 0) => s00_couplers_to_xbar_WDATA(127 downto 0),
      M_AXI_wlast => s00_couplers_to_xbar_WLAST,
      M_AXI_wready => s00_couplers_to_xbar_WREADY(0),
      M_AXI_wstrb(15 downto 0) => s00_couplers_to_xbar_WSTRB(15 downto 0),
      M_AXI_wvalid => s00_couplers_to_xbar_WVALID,
      S_ACLK => S00_ACLK_1,
      S_ARESETN => S00_ARESETN_1,
      S_AXI_araddr(39 downto 0) => ps8_0_axi_periph2_to_s00_couplers_ARADDR(39 downto 0),
      S_AXI_arburst(1 downto 0) => ps8_0_axi_periph2_to_s00_couplers_ARBURST(1 downto 0),
      S_AXI_arcache(3 downto 0) => ps8_0_axi_periph2_to_s00_couplers_ARCACHE(3 downto 0),
      S_AXI_arid(15 downto 0) => ps8_0_axi_periph2_to_s00_couplers_ARID(15 downto 0),
      S_AXI_arlen(7 downto 0) => ps8_0_axi_periph2_to_s00_couplers_ARLEN(7 downto 0),
      S_AXI_arlock => ps8_0_axi_periph2_to_s00_couplers_ARLOCK,
      S_AXI_arprot(2 downto 0) => ps8_0_axi_periph2_to_s00_couplers_ARPROT(2 downto 0),
      S_AXI_arqos(3 downto 0) => ps8_0_axi_periph2_to_s00_couplers_ARQOS(3 downto 0),
      S_AXI_arready => ps8_0_axi_periph2_to_s00_couplers_ARREADY,
      S_AXI_arsize(2 downto 0) => ps8_0_axi_periph2_to_s00_couplers_ARSIZE(2 downto 0),
      S_AXI_aruser(15 downto 0) => ps8_0_axi_periph2_to_s00_couplers_ARUSER(15 downto 0),
      S_AXI_arvalid => ps8_0_axi_periph2_to_s00_couplers_ARVALID,
      S_AXI_awaddr(39 downto 0) => ps8_0_axi_periph2_to_s00_couplers_AWADDR(39 downto 0),
      S_AXI_awburst(1 downto 0) => ps8_0_axi_periph2_to_s00_couplers_AWBURST(1 downto 0),
      S_AXI_awcache(3 downto 0) => ps8_0_axi_periph2_to_s00_couplers_AWCACHE(3 downto 0),
      S_AXI_awid(15 downto 0) => ps8_0_axi_periph2_to_s00_couplers_AWID(15 downto 0),
      S_AXI_awlen(7 downto 0) => ps8_0_axi_periph2_to_s00_couplers_AWLEN(7 downto 0),
      S_AXI_awlock => ps8_0_axi_periph2_to_s00_couplers_AWLOCK,
      S_AXI_awprot(2 downto 0) => ps8_0_axi_periph2_to_s00_couplers_AWPROT(2 downto 0),
      S_AXI_awqos(3 downto 0) => ps8_0_axi_periph2_to_s00_couplers_AWQOS(3 downto 0),
      S_AXI_awready => ps8_0_axi_periph2_to_s00_couplers_AWREADY,
      S_AXI_awsize(2 downto 0) => ps8_0_axi_periph2_to_s00_couplers_AWSIZE(2 downto 0),
      S_AXI_awuser(15 downto 0) => ps8_0_axi_periph2_to_s00_couplers_AWUSER(15 downto 0),
      S_AXI_awvalid => ps8_0_axi_periph2_to_s00_couplers_AWVALID,
      S_AXI_bid(15 downto 0) => ps8_0_axi_periph2_to_s00_couplers_BID(15 downto 0),
      S_AXI_bready => ps8_0_axi_periph2_to_s00_couplers_BREADY,
      S_AXI_bresp(1 downto 0) => ps8_0_axi_periph2_to_s00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => ps8_0_axi_periph2_to_s00_couplers_BVALID,
      S_AXI_rdata(127 downto 0) => ps8_0_axi_periph2_to_s00_couplers_RDATA(127 downto 0),
      S_AXI_rid(15 downto 0) => ps8_0_axi_periph2_to_s00_couplers_RID(15 downto 0),
      S_AXI_rlast => ps8_0_axi_periph2_to_s00_couplers_RLAST,
      S_AXI_rready => ps8_0_axi_periph2_to_s00_couplers_RREADY,
      S_AXI_rresp(1 downto 0) => ps8_0_axi_periph2_to_s00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => ps8_0_axi_periph2_to_s00_couplers_RVALID,
      S_AXI_wdata(127 downto 0) => ps8_0_axi_periph2_to_s00_couplers_WDATA(127 downto 0),
      S_AXI_wlast => ps8_0_axi_periph2_to_s00_couplers_WLAST,
      S_AXI_wready => ps8_0_axi_periph2_to_s00_couplers_WREADY,
      S_AXI_wstrb(15 downto 0) => ps8_0_axi_periph2_to_s00_couplers_WSTRB(15 downto 0),
      S_AXI_wvalid => ps8_0_axi_periph2_to_s00_couplers_WVALID
    );
xbar: component bram_lutwave_xbar_2
     port map (
      aclk => ps8_0_axi_periph2_ACLK_net,
      aresetn => ps8_0_axi_periph2_ARESETN_net,
      m_axi_araddr(279 downto 240) => xbar_to_m06_couplers_ARADDR(279 downto 240),
      m_axi_araddr(239 downto 200) => xbar_to_m05_couplers_ARADDR(239 downto 200),
      m_axi_araddr(199 downto 160) => xbar_to_m04_couplers_ARADDR(199 downto 160),
      m_axi_araddr(159 downto 120) => xbar_to_m03_couplers_ARADDR(159 downto 120),
      m_axi_araddr(119 downto 80) => xbar_to_m02_couplers_ARADDR(119 downto 80),
      m_axi_araddr(79 downto 40) => xbar_to_m01_couplers_ARADDR(79 downto 40),
      m_axi_araddr(39 downto 0) => xbar_to_m00_couplers_ARADDR(39 downto 0),
      m_axi_arburst(13 downto 12) => xbar_to_m06_couplers_ARBURST(13 downto 12),
      m_axi_arburst(11 downto 10) => xbar_to_m05_couplers_ARBURST(11 downto 10),
      m_axi_arburst(9 downto 8) => xbar_to_m04_couplers_ARBURST(9 downto 8),
      m_axi_arburst(7 downto 6) => xbar_to_m03_couplers_ARBURST(7 downto 6),
      m_axi_arburst(5 downto 4) => xbar_to_m02_couplers_ARBURST(5 downto 4),
      m_axi_arburst(3 downto 2) => xbar_to_m01_couplers_ARBURST(3 downto 2),
      m_axi_arburst(1 downto 0) => xbar_to_m00_couplers_ARBURST(1 downto 0),
      m_axi_arcache(27 downto 24) => xbar_to_m06_couplers_ARCACHE(27 downto 24),
      m_axi_arcache(23 downto 20) => xbar_to_m05_couplers_ARCACHE(23 downto 20),
      m_axi_arcache(19 downto 16) => xbar_to_m04_couplers_ARCACHE(19 downto 16),
      m_axi_arcache(15 downto 12) => xbar_to_m03_couplers_ARCACHE(15 downto 12),
      m_axi_arcache(11 downto 8) => xbar_to_m02_couplers_ARCACHE(11 downto 8),
      m_axi_arcache(7 downto 4) => xbar_to_m01_couplers_ARCACHE(7 downto 4),
      m_axi_arcache(3 downto 0) => xbar_to_m00_couplers_ARCACHE(3 downto 0),
      m_axi_arid(111 downto 96) => xbar_to_m06_couplers_ARID(111 downto 96),
      m_axi_arid(95 downto 80) => xbar_to_m05_couplers_ARID(95 downto 80),
      m_axi_arid(79 downto 64) => xbar_to_m04_couplers_ARID(79 downto 64),
      m_axi_arid(63 downto 48) => xbar_to_m03_couplers_ARID(63 downto 48),
      m_axi_arid(47 downto 32) => xbar_to_m02_couplers_ARID(47 downto 32),
      m_axi_arid(31 downto 16) => xbar_to_m01_couplers_ARID(31 downto 16),
      m_axi_arid(15 downto 0) => xbar_to_m00_couplers_ARID(15 downto 0),
      m_axi_arlen(55 downto 48) => xbar_to_m06_couplers_ARLEN(55 downto 48),
      m_axi_arlen(47 downto 40) => xbar_to_m05_couplers_ARLEN(47 downto 40),
      m_axi_arlen(39 downto 32) => xbar_to_m04_couplers_ARLEN(39 downto 32),
      m_axi_arlen(31 downto 24) => xbar_to_m03_couplers_ARLEN(31 downto 24),
      m_axi_arlen(23 downto 16) => xbar_to_m02_couplers_ARLEN(23 downto 16),
      m_axi_arlen(15 downto 8) => xbar_to_m01_couplers_ARLEN(15 downto 8),
      m_axi_arlen(7 downto 0) => xbar_to_m00_couplers_ARLEN(7 downto 0),
      m_axi_arlock(6) => xbar_to_m06_couplers_ARLOCK(6),
      m_axi_arlock(5) => xbar_to_m05_couplers_ARLOCK(5),
      m_axi_arlock(4) => xbar_to_m04_couplers_ARLOCK(4),
      m_axi_arlock(3) => xbar_to_m03_couplers_ARLOCK(3),
      m_axi_arlock(2) => xbar_to_m02_couplers_ARLOCK(2),
      m_axi_arlock(1) => xbar_to_m01_couplers_ARLOCK(1),
      m_axi_arlock(0) => xbar_to_m00_couplers_ARLOCK(0),
      m_axi_arprot(20 downto 18) => xbar_to_m06_couplers_ARPROT(20 downto 18),
      m_axi_arprot(17 downto 15) => xbar_to_m05_couplers_ARPROT(17 downto 15),
      m_axi_arprot(14 downto 12) => xbar_to_m04_couplers_ARPROT(14 downto 12),
      m_axi_arprot(11 downto 9) => xbar_to_m03_couplers_ARPROT(11 downto 9),
      m_axi_arprot(8 downto 6) => xbar_to_m02_couplers_ARPROT(8 downto 6),
      m_axi_arprot(5 downto 3) => xbar_to_m01_couplers_ARPROT(5 downto 3),
      m_axi_arprot(2 downto 0) => xbar_to_m00_couplers_ARPROT(2 downto 0),
      m_axi_arqos(27 downto 24) => xbar_to_m06_couplers_ARQOS(27 downto 24),
      m_axi_arqos(23 downto 20) => xbar_to_m05_couplers_ARQOS(23 downto 20),
      m_axi_arqos(19 downto 16) => xbar_to_m04_couplers_ARQOS(19 downto 16),
      m_axi_arqos(15 downto 12) => xbar_to_m03_couplers_ARQOS(15 downto 12),
      m_axi_arqos(11 downto 8) => xbar_to_m02_couplers_ARQOS(11 downto 8),
      m_axi_arqos(7 downto 4) => xbar_to_m01_couplers_ARQOS(7 downto 4),
      m_axi_arqos(3 downto 0) => xbar_to_m00_couplers_ARQOS(3 downto 0),
      m_axi_arready(6) => xbar_to_m06_couplers_ARREADY,
      m_axi_arready(5) => xbar_to_m05_couplers_ARREADY,
      m_axi_arready(4) => xbar_to_m04_couplers_ARREADY,
      m_axi_arready(3) => xbar_to_m03_couplers_ARREADY,
      m_axi_arready(2) => xbar_to_m02_couplers_ARREADY,
      m_axi_arready(1) => xbar_to_m01_couplers_ARREADY,
      m_axi_arready(0) => xbar_to_m00_couplers_ARREADY,
      m_axi_arregion(27 downto 24) => xbar_to_m06_couplers_ARREGION(27 downto 24),
      m_axi_arregion(23 downto 20) => xbar_to_m05_couplers_ARREGION(23 downto 20),
      m_axi_arregion(19 downto 16) => xbar_to_m04_couplers_ARREGION(19 downto 16),
      m_axi_arregion(15 downto 12) => xbar_to_m03_couplers_ARREGION(15 downto 12),
      m_axi_arregion(11 downto 8) => xbar_to_m02_couplers_ARREGION(11 downto 8),
      m_axi_arregion(7 downto 4) => xbar_to_m01_couplers_ARREGION(7 downto 4),
      m_axi_arregion(3 downto 0) => xbar_to_m00_couplers_ARREGION(3 downto 0),
      m_axi_arsize(20 downto 18) => xbar_to_m06_couplers_ARSIZE(20 downto 18),
      m_axi_arsize(17 downto 15) => xbar_to_m05_couplers_ARSIZE(17 downto 15),
      m_axi_arsize(14 downto 12) => xbar_to_m04_couplers_ARSIZE(14 downto 12),
      m_axi_arsize(11 downto 9) => xbar_to_m03_couplers_ARSIZE(11 downto 9),
      m_axi_arsize(8 downto 6) => xbar_to_m02_couplers_ARSIZE(8 downto 6),
      m_axi_arsize(5 downto 3) => xbar_to_m01_couplers_ARSIZE(5 downto 3),
      m_axi_arsize(2 downto 0) => xbar_to_m00_couplers_ARSIZE(2 downto 0),
      m_axi_aruser(111 downto 96) => xbar_to_m06_couplers_ARUSER(111 downto 96),
      m_axi_aruser(95 downto 80) => xbar_to_m05_couplers_ARUSER(95 downto 80),
      m_axi_aruser(79 downto 64) => xbar_to_m04_couplers_ARUSER(79 downto 64),
      m_axi_aruser(63 downto 48) => xbar_to_m03_couplers_ARUSER(63 downto 48),
      m_axi_aruser(47 downto 32) => xbar_to_m02_couplers_ARUSER(47 downto 32),
      m_axi_aruser(31 downto 16) => xbar_to_m01_couplers_ARUSER(31 downto 16),
      m_axi_aruser(15 downto 0) => xbar_to_m00_couplers_ARUSER(15 downto 0),
      m_axi_arvalid(6) => xbar_to_m06_couplers_ARVALID(6),
      m_axi_arvalid(5) => xbar_to_m05_couplers_ARVALID(5),
      m_axi_arvalid(4) => xbar_to_m04_couplers_ARVALID(4),
      m_axi_arvalid(3) => xbar_to_m03_couplers_ARVALID(3),
      m_axi_arvalid(2) => xbar_to_m02_couplers_ARVALID(2),
      m_axi_arvalid(1) => xbar_to_m01_couplers_ARVALID(1),
      m_axi_arvalid(0) => xbar_to_m00_couplers_ARVALID(0),
      m_axi_awaddr(279 downto 240) => xbar_to_m06_couplers_AWADDR(279 downto 240),
      m_axi_awaddr(239 downto 200) => xbar_to_m05_couplers_AWADDR(239 downto 200),
      m_axi_awaddr(199 downto 160) => xbar_to_m04_couplers_AWADDR(199 downto 160),
      m_axi_awaddr(159 downto 120) => xbar_to_m03_couplers_AWADDR(159 downto 120),
      m_axi_awaddr(119 downto 80) => xbar_to_m02_couplers_AWADDR(119 downto 80),
      m_axi_awaddr(79 downto 40) => xbar_to_m01_couplers_AWADDR(79 downto 40),
      m_axi_awaddr(39 downto 0) => xbar_to_m00_couplers_AWADDR(39 downto 0),
      m_axi_awburst(13 downto 12) => xbar_to_m06_couplers_AWBURST(13 downto 12),
      m_axi_awburst(11 downto 10) => xbar_to_m05_couplers_AWBURST(11 downto 10),
      m_axi_awburst(9 downto 8) => xbar_to_m04_couplers_AWBURST(9 downto 8),
      m_axi_awburst(7 downto 6) => xbar_to_m03_couplers_AWBURST(7 downto 6),
      m_axi_awburst(5 downto 4) => xbar_to_m02_couplers_AWBURST(5 downto 4),
      m_axi_awburst(3 downto 2) => xbar_to_m01_couplers_AWBURST(3 downto 2),
      m_axi_awburst(1 downto 0) => xbar_to_m00_couplers_AWBURST(1 downto 0),
      m_axi_awcache(27 downto 24) => xbar_to_m06_couplers_AWCACHE(27 downto 24),
      m_axi_awcache(23 downto 20) => xbar_to_m05_couplers_AWCACHE(23 downto 20),
      m_axi_awcache(19 downto 16) => xbar_to_m04_couplers_AWCACHE(19 downto 16),
      m_axi_awcache(15 downto 12) => xbar_to_m03_couplers_AWCACHE(15 downto 12),
      m_axi_awcache(11 downto 8) => xbar_to_m02_couplers_AWCACHE(11 downto 8),
      m_axi_awcache(7 downto 4) => xbar_to_m01_couplers_AWCACHE(7 downto 4),
      m_axi_awcache(3 downto 0) => xbar_to_m00_couplers_AWCACHE(3 downto 0),
      m_axi_awid(111 downto 96) => xbar_to_m06_couplers_AWID(111 downto 96),
      m_axi_awid(95 downto 80) => xbar_to_m05_couplers_AWID(95 downto 80),
      m_axi_awid(79 downto 64) => xbar_to_m04_couplers_AWID(79 downto 64),
      m_axi_awid(63 downto 48) => xbar_to_m03_couplers_AWID(63 downto 48),
      m_axi_awid(47 downto 32) => xbar_to_m02_couplers_AWID(47 downto 32),
      m_axi_awid(31 downto 16) => xbar_to_m01_couplers_AWID(31 downto 16),
      m_axi_awid(15 downto 0) => xbar_to_m00_couplers_AWID(15 downto 0),
      m_axi_awlen(55 downto 48) => xbar_to_m06_couplers_AWLEN(55 downto 48),
      m_axi_awlen(47 downto 40) => xbar_to_m05_couplers_AWLEN(47 downto 40),
      m_axi_awlen(39 downto 32) => xbar_to_m04_couplers_AWLEN(39 downto 32),
      m_axi_awlen(31 downto 24) => xbar_to_m03_couplers_AWLEN(31 downto 24),
      m_axi_awlen(23 downto 16) => xbar_to_m02_couplers_AWLEN(23 downto 16),
      m_axi_awlen(15 downto 8) => xbar_to_m01_couplers_AWLEN(15 downto 8),
      m_axi_awlen(7 downto 0) => xbar_to_m00_couplers_AWLEN(7 downto 0),
      m_axi_awlock(6) => xbar_to_m06_couplers_AWLOCK(6),
      m_axi_awlock(5) => xbar_to_m05_couplers_AWLOCK(5),
      m_axi_awlock(4) => xbar_to_m04_couplers_AWLOCK(4),
      m_axi_awlock(3) => xbar_to_m03_couplers_AWLOCK(3),
      m_axi_awlock(2) => xbar_to_m02_couplers_AWLOCK(2),
      m_axi_awlock(1) => xbar_to_m01_couplers_AWLOCK(1),
      m_axi_awlock(0) => xbar_to_m00_couplers_AWLOCK(0),
      m_axi_awprot(20 downto 18) => xbar_to_m06_couplers_AWPROT(20 downto 18),
      m_axi_awprot(17 downto 15) => xbar_to_m05_couplers_AWPROT(17 downto 15),
      m_axi_awprot(14 downto 12) => xbar_to_m04_couplers_AWPROT(14 downto 12),
      m_axi_awprot(11 downto 9) => xbar_to_m03_couplers_AWPROT(11 downto 9),
      m_axi_awprot(8 downto 6) => xbar_to_m02_couplers_AWPROT(8 downto 6),
      m_axi_awprot(5 downto 3) => xbar_to_m01_couplers_AWPROT(5 downto 3),
      m_axi_awprot(2 downto 0) => xbar_to_m00_couplers_AWPROT(2 downto 0),
      m_axi_awqos(27 downto 24) => xbar_to_m06_couplers_AWQOS(27 downto 24),
      m_axi_awqos(23 downto 20) => xbar_to_m05_couplers_AWQOS(23 downto 20),
      m_axi_awqos(19 downto 16) => xbar_to_m04_couplers_AWQOS(19 downto 16),
      m_axi_awqos(15 downto 12) => xbar_to_m03_couplers_AWQOS(15 downto 12),
      m_axi_awqos(11 downto 8) => xbar_to_m02_couplers_AWQOS(11 downto 8),
      m_axi_awqos(7 downto 4) => xbar_to_m01_couplers_AWQOS(7 downto 4),
      m_axi_awqos(3 downto 0) => xbar_to_m00_couplers_AWQOS(3 downto 0),
      m_axi_awready(6) => xbar_to_m06_couplers_AWREADY,
      m_axi_awready(5) => xbar_to_m05_couplers_AWREADY,
      m_axi_awready(4) => xbar_to_m04_couplers_AWREADY,
      m_axi_awready(3) => xbar_to_m03_couplers_AWREADY,
      m_axi_awready(2) => xbar_to_m02_couplers_AWREADY,
      m_axi_awready(1) => xbar_to_m01_couplers_AWREADY,
      m_axi_awready(0) => xbar_to_m00_couplers_AWREADY,
      m_axi_awregion(27 downto 24) => xbar_to_m06_couplers_AWREGION(27 downto 24),
      m_axi_awregion(23 downto 20) => xbar_to_m05_couplers_AWREGION(23 downto 20),
      m_axi_awregion(19 downto 16) => xbar_to_m04_couplers_AWREGION(19 downto 16),
      m_axi_awregion(15 downto 12) => xbar_to_m03_couplers_AWREGION(15 downto 12),
      m_axi_awregion(11 downto 8) => xbar_to_m02_couplers_AWREGION(11 downto 8),
      m_axi_awregion(7 downto 4) => xbar_to_m01_couplers_AWREGION(7 downto 4),
      m_axi_awregion(3 downto 0) => xbar_to_m00_couplers_AWREGION(3 downto 0),
      m_axi_awsize(20 downto 18) => xbar_to_m06_couplers_AWSIZE(20 downto 18),
      m_axi_awsize(17 downto 15) => xbar_to_m05_couplers_AWSIZE(17 downto 15),
      m_axi_awsize(14 downto 12) => xbar_to_m04_couplers_AWSIZE(14 downto 12),
      m_axi_awsize(11 downto 9) => xbar_to_m03_couplers_AWSIZE(11 downto 9),
      m_axi_awsize(8 downto 6) => xbar_to_m02_couplers_AWSIZE(8 downto 6),
      m_axi_awsize(5 downto 3) => xbar_to_m01_couplers_AWSIZE(5 downto 3),
      m_axi_awsize(2 downto 0) => xbar_to_m00_couplers_AWSIZE(2 downto 0),
      m_axi_awuser(111 downto 96) => xbar_to_m06_couplers_AWUSER(111 downto 96),
      m_axi_awuser(95 downto 80) => xbar_to_m05_couplers_AWUSER(95 downto 80),
      m_axi_awuser(79 downto 64) => xbar_to_m04_couplers_AWUSER(79 downto 64),
      m_axi_awuser(63 downto 48) => xbar_to_m03_couplers_AWUSER(63 downto 48),
      m_axi_awuser(47 downto 32) => xbar_to_m02_couplers_AWUSER(47 downto 32),
      m_axi_awuser(31 downto 16) => xbar_to_m01_couplers_AWUSER(31 downto 16),
      m_axi_awuser(15 downto 0) => xbar_to_m00_couplers_AWUSER(15 downto 0),
      m_axi_awvalid(6) => xbar_to_m06_couplers_AWVALID(6),
      m_axi_awvalid(5) => xbar_to_m05_couplers_AWVALID(5),
      m_axi_awvalid(4) => xbar_to_m04_couplers_AWVALID(4),
      m_axi_awvalid(3) => xbar_to_m03_couplers_AWVALID(3),
      m_axi_awvalid(2) => xbar_to_m02_couplers_AWVALID(2),
      m_axi_awvalid(1) => xbar_to_m01_couplers_AWVALID(1),
      m_axi_awvalid(0) => xbar_to_m00_couplers_AWVALID(0),
      m_axi_bid(111 downto 96) => xbar_to_m06_couplers_BID(15 downto 0),
      m_axi_bid(95 downto 80) => xbar_to_m05_couplers_BID(15 downto 0),
      m_axi_bid(79 downto 64) => xbar_to_m04_couplers_BID(15 downto 0),
      m_axi_bid(63 downto 48) => xbar_to_m03_couplers_BID(15 downto 0),
      m_axi_bid(47 downto 32) => xbar_to_m02_couplers_BID(15 downto 0),
      m_axi_bid(31 downto 16) => xbar_to_m01_couplers_BID(15 downto 0),
      m_axi_bid(15 downto 0) => xbar_to_m00_couplers_BID(15 downto 0),
      m_axi_bready(6) => xbar_to_m06_couplers_BREADY(6),
      m_axi_bready(5) => xbar_to_m05_couplers_BREADY(5),
      m_axi_bready(4) => xbar_to_m04_couplers_BREADY(4),
      m_axi_bready(3) => xbar_to_m03_couplers_BREADY(3),
      m_axi_bready(2) => xbar_to_m02_couplers_BREADY(2),
      m_axi_bready(1) => xbar_to_m01_couplers_BREADY(1),
      m_axi_bready(0) => xbar_to_m00_couplers_BREADY(0),
      m_axi_bresp(13 downto 12) => xbar_to_m06_couplers_BRESP(1 downto 0),
      m_axi_bresp(11 downto 10) => xbar_to_m05_couplers_BRESP(1 downto 0),
      m_axi_bresp(9 downto 8) => xbar_to_m04_couplers_BRESP(1 downto 0),
      m_axi_bresp(7 downto 6) => xbar_to_m03_couplers_BRESP(1 downto 0),
      m_axi_bresp(5 downto 4) => xbar_to_m02_couplers_BRESP(1 downto 0),
      m_axi_bresp(3 downto 2) => xbar_to_m01_couplers_BRESP(1 downto 0),
      m_axi_bresp(1 downto 0) => xbar_to_m00_couplers_BRESP(1 downto 0),
      m_axi_bvalid(6) => xbar_to_m06_couplers_BVALID,
      m_axi_bvalid(5) => xbar_to_m05_couplers_BVALID,
      m_axi_bvalid(4) => xbar_to_m04_couplers_BVALID,
      m_axi_bvalid(3) => xbar_to_m03_couplers_BVALID,
      m_axi_bvalid(2) => xbar_to_m02_couplers_BVALID,
      m_axi_bvalid(1) => xbar_to_m01_couplers_BVALID,
      m_axi_bvalid(0) => xbar_to_m00_couplers_BVALID,
      m_axi_rdata(895 downto 768) => xbar_to_m06_couplers_RDATA(127 downto 0),
      m_axi_rdata(767 downto 640) => xbar_to_m05_couplers_RDATA(127 downto 0),
      m_axi_rdata(639 downto 512) => xbar_to_m04_couplers_RDATA(127 downto 0),
      m_axi_rdata(511 downto 384) => xbar_to_m03_couplers_RDATA(127 downto 0),
      m_axi_rdata(383 downto 256) => xbar_to_m02_couplers_RDATA(127 downto 0),
      m_axi_rdata(255 downto 128) => xbar_to_m01_couplers_RDATA(127 downto 0),
      m_axi_rdata(127 downto 0) => xbar_to_m00_couplers_RDATA(127 downto 0),
      m_axi_rid(111 downto 96) => xbar_to_m06_couplers_RID(15 downto 0),
      m_axi_rid(95 downto 80) => xbar_to_m05_couplers_RID(15 downto 0),
      m_axi_rid(79 downto 64) => xbar_to_m04_couplers_RID(15 downto 0),
      m_axi_rid(63 downto 48) => xbar_to_m03_couplers_RID(15 downto 0),
      m_axi_rid(47 downto 32) => xbar_to_m02_couplers_RID(15 downto 0),
      m_axi_rid(31 downto 16) => xbar_to_m01_couplers_RID(15 downto 0),
      m_axi_rid(15 downto 0) => xbar_to_m00_couplers_RID(15 downto 0),
      m_axi_rlast(6) => xbar_to_m06_couplers_RLAST,
      m_axi_rlast(5) => xbar_to_m05_couplers_RLAST,
      m_axi_rlast(4) => xbar_to_m04_couplers_RLAST,
      m_axi_rlast(3) => xbar_to_m03_couplers_RLAST,
      m_axi_rlast(2) => xbar_to_m02_couplers_RLAST,
      m_axi_rlast(1) => xbar_to_m01_couplers_RLAST,
      m_axi_rlast(0) => xbar_to_m00_couplers_RLAST,
      m_axi_rready(6) => xbar_to_m06_couplers_RREADY(6),
      m_axi_rready(5) => xbar_to_m05_couplers_RREADY(5),
      m_axi_rready(4) => xbar_to_m04_couplers_RREADY(4),
      m_axi_rready(3) => xbar_to_m03_couplers_RREADY(3),
      m_axi_rready(2) => xbar_to_m02_couplers_RREADY(2),
      m_axi_rready(1) => xbar_to_m01_couplers_RREADY(1),
      m_axi_rready(0) => xbar_to_m00_couplers_RREADY(0),
      m_axi_rresp(13 downto 12) => xbar_to_m06_couplers_RRESP(1 downto 0),
      m_axi_rresp(11 downto 10) => xbar_to_m05_couplers_RRESP(1 downto 0),
      m_axi_rresp(9 downto 8) => xbar_to_m04_couplers_RRESP(1 downto 0),
      m_axi_rresp(7 downto 6) => xbar_to_m03_couplers_RRESP(1 downto 0),
      m_axi_rresp(5 downto 4) => xbar_to_m02_couplers_RRESP(1 downto 0),
      m_axi_rresp(3 downto 2) => xbar_to_m01_couplers_RRESP(1 downto 0),
      m_axi_rresp(1 downto 0) => xbar_to_m00_couplers_RRESP(1 downto 0),
      m_axi_rvalid(6) => xbar_to_m06_couplers_RVALID,
      m_axi_rvalid(5) => xbar_to_m05_couplers_RVALID,
      m_axi_rvalid(4) => xbar_to_m04_couplers_RVALID,
      m_axi_rvalid(3) => xbar_to_m03_couplers_RVALID,
      m_axi_rvalid(2) => xbar_to_m02_couplers_RVALID,
      m_axi_rvalid(1) => xbar_to_m01_couplers_RVALID,
      m_axi_rvalid(0) => xbar_to_m00_couplers_RVALID,
      m_axi_wdata(895 downto 768) => xbar_to_m06_couplers_WDATA(895 downto 768),
      m_axi_wdata(767 downto 640) => xbar_to_m05_couplers_WDATA(767 downto 640),
      m_axi_wdata(639 downto 512) => xbar_to_m04_couplers_WDATA(639 downto 512),
      m_axi_wdata(511 downto 384) => xbar_to_m03_couplers_WDATA(511 downto 384),
      m_axi_wdata(383 downto 256) => xbar_to_m02_couplers_WDATA(383 downto 256),
      m_axi_wdata(255 downto 128) => xbar_to_m01_couplers_WDATA(255 downto 128),
      m_axi_wdata(127 downto 0) => xbar_to_m00_couplers_WDATA(127 downto 0),
      m_axi_wlast(6) => xbar_to_m06_couplers_WLAST(6),
      m_axi_wlast(5) => xbar_to_m05_couplers_WLAST(5),
      m_axi_wlast(4) => xbar_to_m04_couplers_WLAST(4),
      m_axi_wlast(3) => xbar_to_m03_couplers_WLAST(3),
      m_axi_wlast(2) => xbar_to_m02_couplers_WLAST(2),
      m_axi_wlast(1) => xbar_to_m01_couplers_WLAST(1),
      m_axi_wlast(0) => xbar_to_m00_couplers_WLAST(0),
      m_axi_wready(6) => xbar_to_m06_couplers_WREADY,
      m_axi_wready(5) => xbar_to_m05_couplers_WREADY,
      m_axi_wready(4) => xbar_to_m04_couplers_WREADY,
      m_axi_wready(3) => xbar_to_m03_couplers_WREADY,
      m_axi_wready(2) => xbar_to_m02_couplers_WREADY,
      m_axi_wready(1) => xbar_to_m01_couplers_WREADY,
      m_axi_wready(0) => xbar_to_m00_couplers_WREADY,
      m_axi_wstrb(111 downto 96) => xbar_to_m06_couplers_WSTRB(111 downto 96),
      m_axi_wstrb(95 downto 80) => xbar_to_m05_couplers_WSTRB(95 downto 80),
      m_axi_wstrb(79 downto 64) => xbar_to_m04_couplers_WSTRB(79 downto 64),
      m_axi_wstrb(63 downto 48) => xbar_to_m03_couplers_WSTRB(63 downto 48),
      m_axi_wstrb(47 downto 32) => xbar_to_m02_couplers_WSTRB(47 downto 32),
      m_axi_wstrb(31 downto 16) => xbar_to_m01_couplers_WSTRB(31 downto 16),
      m_axi_wstrb(15 downto 0) => xbar_to_m00_couplers_WSTRB(15 downto 0),
      m_axi_wvalid(6) => xbar_to_m06_couplers_WVALID(6),
      m_axi_wvalid(5) => xbar_to_m05_couplers_WVALID(5),
      m_axi_wvalid(4) => xbar_to_m04_couplers_WVALID(4),
      m_axi_wvalid(3) => xbar_to_m03_couplers_WVALID(3),
      m_axi_wvalid(2) => xbar_to_m02_couplers_WVALID(2),
      m_axi_wvalid(1) => xbar_to_m01_couplers_WVALID(1),
      m_axi_wvalid(0) => xbar_to_m00_couplers_WVALID(0),
      s_axi_araddr(39 downto 0) => s00_couplers_to_xbar_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => s00_couplers_to_xbar_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => s00_couplers_to_xbar_ARCACHE(3 downto 0),
      s_axi_arid(15 downto 0) => s00_couplers_to_xbar_ARID(15 downto 0),
      s_axi_arlen(7 downto 0) => s00_couplers_to_xbar_ARLEN(7 downto 0),
      s_axi_arlock(0) => s00_couplers_to_xbar_ARLOCK,
      s_axi_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => s00_couplers_to_xbar_ARQOS(3 downto 0),
      s_axi_arready(0) => s00_couplers_to_xbar_ARREADY(0),
      s_axi_arsize(2 downto 0) => s00_couplers_to_xbar_ARSIZE(2 downto 0),
      s_axi_aruser(15 downto 0) => s00_couplers_to_xbar_ARUSER(15 downto 0),
      s_axi_arvalid(0) => s00_couplers_to_xbar_ARVALID,
      s_axi_awaddr(39 downto 0) => s00_couplers_to_xbar_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => s00_couplers_to_xbar_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => s00_couplers_to_xbar_AWCACHE(3 downto 0),
      s_axi_awid(15 downto 0) => s00_couplers_to_xbar_AWID(15 downto 0),
      s_axi_awlen(7 downto 0) => s00_couplers_to_xbar_AWLEN(7 downto 0),
      s_axi_awlock(0) => s00_couplers_to_xbar_AWLOCK,
      s_axi_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => s00_couplers_to_xbar_AWQOS(3 downto 0),
      s_axi_awready(0) => s00_couplers_to_xbar_AWREADY(0),
      s_axi_awsize(2 downto 0) => s00_couplers_to_xbar_AWSIZE(2 downto 0),
      s_axi_awuser(15 downto 0) => s00_couplers_to_xbar_AWUSER(15 downto 0),
      s_axi_awvalid(0) => s00_couplers_to_xbar_AWVALID,
      s_axi_bid(15 downto 0) => s00_couplers_to_xbar_BID(15 downto 0),
      s_axi_bready(0) => s00_couplers_to_xbar_BREADY,
      s_axi_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      s_axi_bvalid(0) => s00_couplers_to_xbar_BVALID(0),
      s_axi_rdata(127 downto 0) => s00_couplers_to_xbar_RDATA(127 downto 0),
      s_axi_rid(15 downto 0) => s00_couplers_to_xbar_RID(15 downto 0),
      s_axi_rlast(0) => s00_couplers_to_xbar_RLAST(0),
      s_axi_rready(0) => s00_couplers_to_xbar_RREADY,
      s_axi_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      s_axi_rvalid(0) => s00_couplers_to_xbar_RVALID(0),
      s_axi_wdata(127 downto 0) => s00_couplers_to_xbar_WDATA(127 downto 0),
      s_axi_wlast(0) => s00_couplers_to_xbar_WLAST,
      s_axi_wready(0) => s00_couplers_to_xbar_WREADY(0),
      s_axi_wstrb(15 downto 0) => s00_couplers_to_xbar_WSTRB(15 downto 0),
      s_axi_wvalid(0) => s00_couplers_to_xbar_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_lutwave_ps8_0_axi_periph_1 is
  port (
    ACLK : in STD_LOGIC;
    ARESETN : in STD_LOGIC;
    M00_ACLK : in STD_LOGIC;
    M00_ARESETN : in STD_LOGIC;
    M00_AXI_araddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M00_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_arlock : out STD_LOGIC;
    M00_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_arready : in STD_LOGIC;
    M00_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_arvalid : out STD_LOGIC;
    M00_AXI_awaddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M00_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_awlock : out STD_LOGIC;
    M00_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_awready : in STD_LOGIC;
    M00_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_awvalid : out STD_LOGIC;
    M00_AXI_bready : out STD_LOGIC;
    M00_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_bvalid : in STD_LOGIC;
    M00_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_rlast : in STD_LOGIC;
    M00_AXI_rready : out STD_LOGIC;
    M00_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_rvalid : in STD_LOGIC;
    M00_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_wlast : out STD_LOGIC;
    M00_AXI_wready : in STD_LOGIC;
    M00_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_wvalid : out STD_LOGIC;
    M01_ACLK : in STD_LOGIC;
    M01_ARESETN : in STD_LOGIC;
    M01_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M01_AXI_arready : in STD_LOGIC;
    M01_AXI_arvalid : out STD_LOGIC;
    M01_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M01_AXI_awready : in STD_LOGIC;
    M01_AXI_awvalid : out STD_LOGIC;
    M01_AXI_bready : out STD_LOGIC;
    M01_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_bvalid : in STD_LOGIC;
    M01_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_rready : out STD_LOGIC;
    M01_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_rvalid : in STD_LOGIC;
    M01_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_wready : in STD_LOGIC;
    M01_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M01_AXI_wvalid : out STD_LOGIC;
    M02_ACLK : in STD_LOGIC;
    M02_ARESETN : in STD_LOGIC;
    M02_AXI_araddr : out STD_LOGIC_VECTOR ( 17 downto 0 );
    M02_AXI_arready : in STD_LOGIC;
    M02_AXI_arvalid : out STD_LOGIC;
    M02_AXI_awaddr : out STD_LOGIC_VECTOR ( 17 downto 0 );
    M02_AXI_awready : in STD_LOGIC;
    M02_AXI_awvalid : out STD_LOGIC;
    M02_AXI_bready : out STD_LOGIC;
    M02_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_bvalid : in STD_LOGIC;
    M02_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_rready : out STD_LOGIC;
    M02_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_rvalid : in STD_LOGIC;
    M02_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_wready : in STD_LOGIC;
    M02_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M02_AXI_wvalid : out STD_LOGIC;
    M03_ACLK : in STD_LOGIC;
    M03_ARESETN : in STD_LOGIC;
    M03_AXI_araddr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    M03_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M03_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M03_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M03_AXI_arlock : out STD_LOGIC;
    M03_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M03_AXI_arready : in STD_LOGIC;
    M03_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M03_AXI_arvalid : out STD_LOGIC;
    M03_AXI_awaddr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    M03_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M03_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M03_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M03_AXI_awlock : out STD_LOGIC;
    M03_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M03_AXI_awready : in STD_LOGIC;
    M03_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M03_AXI_awvalid : out STD_LOGIC;
    M03_AXI_bready : out STD_LOGIC;
    M03_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M03_AXI_bvalid : in STD_LOGIC;
    M03_AXI_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    M03_AXI_rlast : in STD_LOGIC;
    M03_AXI_rready : out STD_LOGIC;
    M03_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M03_AXI_rvalid : in STD_LOGIC;
    M03_AXI_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    M03_AXI_wlast : out STD_LOGIC;
    M03_AXI_wready : in STD_LOGIC;
    M03_AXI_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M03_AXI_wvalid : out STD_LOGIC;
    M04_ACLK : in STD_LOGIC;
    M04_ARESETN : in STD_LOGIC;
    M04_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M04_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M04_AXI_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M04_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M04_AXI_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M04_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M04_AXI_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M04_AXI_arready : in STD_LOGIC;
    M04_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M04_AXI_arvalid : out STD_LOGIC;
    M04_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M04_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M04_AXI_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M04_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M04_AXI_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M04_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M04_AXI_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M04_AXI_awready : in STD_LOGIC;
    M04_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M04_AXI_awvalid : out STD_LOGIC;
    M04_AXI_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M04_AXI_bready : out STD_LOGIC;
    M04_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M04_AXI_bvalid : in STD_LOGIC;
    M04_AXI_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    M04_AXI_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M04_AXI_rlast : in STD_LOGIC;
    M04_AXI_rready : out STD_LOGIC;
    M04_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M04_AXI_rvalid : in STD_LOGIC;
    M04_AXI_wdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    M04_AXI_wlast : out STD_LOGIC;
    M04_AXI_wready : in STD_LOGIC;
    M04_AXI_wstrb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M04_AXI_wvalid : out STD_LOGIC;
    M05_ACLK : in STD_LOGIC;
    M05_ARESETN : in STD_LOGIC;
    M05_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M05_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M05_AXI_arready : in STD_LOGIC;
    M05_AXI_arvalid : out STD_LOGIC;
    M05_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M05_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M05_AXI_awready : in STD_LOGIC;
    M05_AXI_awvalid : out STD_LOGIC;
    M05_AXI_bready : out STD_LOGIC;
    M05_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M05_AXI_bvalid : in STD_LOGIC;
    M05_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M05_AXI_rready : out STD_LOGIC;
    M05_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M05_AXI_rvalid : in STD_LOGIC;
    M05_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M05_AXI_wready : in STD_LOGIC;
    M05_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M05_AXI_wvalid : out STD_LOGIC;
    M06_ACLK : in STD_LOGIC;
    M06_ARESETN : in STD_LOGIC;
    M06_AXI_araddr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    M06_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M06_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M06_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M06_AXI_arlock : out STD_LOGIC;
    M06_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M06_AXI_arready : in STD_LOGIC;
    M06_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M06_AXI_arvalid : out STD_LOGIC;
    M06_AXI_awaddr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    M06_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M06_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M06_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M06_AXI_awlock : out STD_LOGIC;
    M06_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M06_AXI_awready : in STD_LOGIC;
    M06_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M06_AXI_awvalid : out STD_LOGIC;
    M06_AXI_bready : out STD_LOGIC;
    M06_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M06_AXI_bvalid : in STD_LOGIC;
    M06_AXI_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    M06_AXI_rlast : in STD_LOGIC;
    M06_AXI_rready : out STD_LOGIC;
    M06_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M06_AXI_rvalid : in STD_LOGIC;
    M06_AXI_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    M06_AXI_wlast : out STD_LOGIC;
    M06_AXI_wready : in STD_LOGIC;
    M06_AXI_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M06_AXI_wvalid : out STD_LOGIC;
    M07_ACLK : in STD_LOGIC;
    M07_ARESETN : in STD_LOGIC;
    M07_AXI_araddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M07_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M07_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M07_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M07_AXI_arlock : out STD_LOGIC;
    M07_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M07_AXI_arready : in STD_LOGIC;
    M07_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M07_AXI_arvalid : out STD_LOGIC;
    M07_AXI_awaddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M07_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M07_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M07_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M07_AXI_awlock : out STD_LOGIC;
    M07_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M07_AXI_awready : in STD_LOGIC;
    M07_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M07_AXI_awvalid : out STD_LOGIC;
    M07_AXI_bready : out STD_LOGIC;
    M07_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M07_AXI_bvalid : in STD_LOGIC;
    M07_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M07_AXI_rlast : in STD_LOGIC;
    M07_AXI_rready : out STD_LOGIC;
    M07_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M07_AXI_rvalid : in STD_LOGIC;
    M07_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M07_AXI_wlast : out STD_LOGIC;
    M07_AXI_wready : in STD_LOGIC;
    M07_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M07_AXI_wvalid : out STD_LOGIC;
    M08_ACLK : in STD_LOGIC;
    M08_ARESETN : in STD_LOGIC;
    M08_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M08_AXI_arready : in STD_LOGIC;
    M08_AXI_arvalid : out STD_LOGIC;
    M08_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M08_AXI_awready : in STD_LOGIC;
    M08_AXI_awvalid : out STD_LOGIC;
    M08_AXI_bready : out STD_LOGIC;
    M08_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M08_AXI_bvalid : in STD_LOGIC;
    M08_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M08_AXI_rready : out STD_LOGIC;
    M08_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M08_AXI_rvalid : in STD_LOGIC;
    M08_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M08_AXI_wready : in STD_LOGIC;
    M08_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M08_AXI_wvalid : out STD_LOGIC;
    M09_ACLK : in STD_LOGIC;
    M09_ARESETN : in STD_LOGIC;
    M09_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M09_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M09_AXI_arready : in STD_LOGIC;
    M09_AXI_arvalid : out STD_LOGIC;
    M09_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M09_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M09_AXI_awready : in STD_LOGIC;
    M09_AXI_awvalid : out STD_LOGIC;
    M09_AXI_bready : out STD_LOGIC;
    M09_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M09_AXI_bvalid : in STD_LOGIC;
    M09_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M09_AXI_rready : out STD_LOGIC;
    M09_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M09_AXI_rvalid : in STD_LOGIC;
    M09_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M09_AXI_wready : in STD_LOGIC;
    M09_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M09_AXI_wvalid : out STD_LOGIC;
    M10_ACLK : in STD_LOGIC;
    M10_ARESETN : in STD_LOGIC;
    M10_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M10_AXI_arready : in STD_LOGIC;
    M10_AXI_arvalid : out STD_LOGIC;
    M10_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M10_AXI_awready : in STD_LOGIC;
    M10_AXI_awvalid : out STD_LOGIC;
    M10_AXI_bready : out STD_LOGIC;
    M10_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M10_AXI_bvalid : in STD_LOGIC;
    M10_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M10_AXI_rready : out STD_LOGIC;
    M10_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M10_AXI_rvalid : in STD_LOGIC;
    M10_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M10_AXI_wready : in STD_LOGIC;
    M10_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M10_AXI_wvalid : out STD_LOGIC;
    M11_ACLK : in STD_LOGIC;
    M11_ARESETN : in STD_LOGIC;
    M11_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M11_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M11_AXI_arready : in STD_LOGIC;
    M11_AXI_arvalid : out STD_LOGIC;
    M11_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M11_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M11_AXI_awready : in STD_LOGIC;
    M11_AXI_awvalid : out STD_LOGIC;
    M11_AXI_bready : out STD_LOGIC;
    M11_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M11_AXI_bvalid : in STD_LOGIC;
    M11_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M11_AXI_rready : out STD_LOGIC;
    M11_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M11_AXI_rvalid : in STD_LOGIC;
    M11_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M11_AXI_wready : in STD_LOGIC;
    M11_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M11_AXI_wvalid : out STD_LOGIC;
    M12_ACLK : in STD_LOGIC;
    M12_ARESETN : in STD_LOGIC;
    M12_AXI_araddr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    M12_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M12_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M12_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M12_AXI_arlock : out STD_LOGIC;
    M12_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M12_AXI_arready : in STD_LOGIC;
    M12_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M12_AXI_arvalid : out STD_LOGIC;
    M12_AXI_awaddr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    M12_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M12_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M12_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M12_AXI_awlock : out STD_LOGIC;
    M12_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M12_AXI_awready : in STD_LOGIC;
    M12_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M12_AXI_awvalid : out STD_LOGIC;
    M12_AXI_bready : out STD_LOGIC;
    M12_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M12_AXI_bvalid : in STD_LOGIC;
    M12_AXI_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    M12_AXI_rlast : in STD_LOGIC;
    M12_AXI_rready : out STD_LOGIC;
    M12_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M12_AXI_rvalid : in STD_LOGIC;
    M12_AXI_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    M12_AXI_wlast : out STD_LOGIC;
    M12_AXI_wready : in STD_LOGIC;
    M12_AXI_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M12_AXI_wvalid : out STD_LOGIC;
    M13_ACLK : in STD_LOGIC;
    M13_ARESETN : in STD_LOGIC;
    M13_AXI_araddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M13_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M13_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M13_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M13_AXI_arlock : out STD_LOGIC;
    M13_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M13_AXI_arready : in STD_LOGIC;
    M13_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M13_AXI_arvalid : out STD_LOGIC;
    M13_AXI_awaddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M13_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M13_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M13_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M13_AXI_awlock : out STD_LOGIC;
    M13_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M13_AXI_awready : in STD_LOGIC;
    M13_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M13_AXI_awvalid : out STD_LOGIC;
    M13_AXI_bready : out STD_LOGIC;
    M13_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M13_AXI_bvalid : in STD_LOGIC;
    M13_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M13_AXI_rlast : in STD_LOGIC;
    M13_AXI_rready : out STD_LOGIC;
    M13_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M13_AXI_rvalid : in STD_LOGIC;
    M13_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M13_AXI_wlast : out STD_LOGIC;
    M13_AXI_wready : in STD_LOGIC;
    M13_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M13_AXI_wvalid : out STD_LOGIC;
    M14_ACLK : in STD_LOGIC;
    M14_ARESETN : in STD_LOGIC;
    M14_AXI_araddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M14_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M14_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M14_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M14_AXI_arlock : out STD_LOGIC;
    M14_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M14_AXI_arready : in STD_LOGIC;
    M14_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M14_AXI_arvalid : out STD_LOGIC;
    M14_AXI_awaddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M14_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M14_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M14_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M14_AXI_awlock : out STD_LOGIC;
    M14_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M14_AXI_awready : in STD_LOGIC;
    M14_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M14_AXI_awvalid : out STD_LOGIC;
    M14_AXI_bready : out STD_LOGIC;
    M14_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M14_AXI_bvalid : in STD_LOGIC;
    M14_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M14_AXI_rlast : in STD_LOGIC;
    M14_AXI_rready : out STD_LOGIC;
    M14_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M14_AXI_rvalid : in STD_LOGIC;
    M14_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M14_AXI_wlast : out STD_LOGIC;
    M14_AXI_wready : in STD_LOGIC;
    M14_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M14_AXI_wvalid : out STD_LOGIC;
    M15_ACLK : in STD_LOGIC;
    M15_ARESETN : in STD_LOGIC;
    M15_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M15_AXI_arready : in STD_LOGIC;
    M15_AXI_arvalid : out STD_LOGIC;
    M15_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M15_AXI_awready : in STD_LOGIC;
    M15_AXI_awvalid : out STD_LOGIC;
    M15_AXI_bready : out STD_LOGIC;
    M15_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M15_AXI_bvalid : in STD_LOGIC;
    M15_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M15_AXI_rready : out STD_LOGIC;
    M15_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M15_AXI_rvalid : in STD_LOGIC;
    M15_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M15_AXI_wready : in STD_LOGIC;
    M15_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M15_AXI_wvalid : out STD_LOGIC;
    S00_ACLK : in STD_LOGIC;
    S00_ARESETN : in STD_LOGIC;
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_arlock : in STD_LOGIC;
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_awlock : in STD_LOGIC;
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S00_AXI_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_rlast : out STD_LOGIC;
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S00_AXI_wlast : in STD_LOGIC;
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    S01_ACLK : in STD_LOGIC;
    S01_ARESETN : in STD_LOGIC;
    S01_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S01_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S01_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S01_AXI_arlock : in STD_LOGIC;
    S01_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_arready : out STD_LOGIC;
    S01_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_arvalid : in STD_LOGIC;
    S01_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S01_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S01_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S01_AXI_awlock : in STD_LOGIC;
    S01_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_awready : out STD_LOGIC;
    S01_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_awvalid : in STD_LOGIC;
    S01_AXI_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S01_AXI_bready : in STD_LOGIC;
    S01_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_bvalid : out STD_LOGIC;
    S01_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S01_AXI_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S01_AXI_rlast : out STD_LOGIC;
    S01_AXI_rready : in STD_LOGIC;
    S01_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_rvalid : out STD_LOGIC;
    S01_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S01_AXI_wlast : in STD_LOGIC;
    S01_AXI_wready : out STD_LOGIC;
    S01_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S01_AXI_wvalid : in STD_LOGIC
  );
end bram_lutwave_ps8_0_axi_periph_1;

architecture STRUCTURE of bram_lutwave_ps8_0_axi_periph_1 is
  component bram_lutwave_xbar_3 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 79 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 1023 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wlast : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 79 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 1023 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rlast : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 639 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 47 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 47 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 8191 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 1023 downto 0 );
    m_axi_wlast : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_bid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_arid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 639 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 47 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 47 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_rid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 8191 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rlast : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component bram_lutwave_xbar_3;
  signal M00_ACLK_1 : STD_LOGIC;
  signal M00_ARESETN_1 : STD_LOGIC;
  signal M01_ACLK_1 : STD_LOGIC;
  signal M01_ARESETN_1 : STD_LOGIC;
  signal M02_ACLK_1 : STD_LOGIC;
  signal M02_ARESETN_1 : STD_LOGIC;
  signal M03_ACLK_1 : STD_LOGIC;
  signal M03_ARESETN_1 : STD_LOGIC;
  signal M04_ACLK_1 : STD_LOGIC;
  signal M04_ARESETN_1 : STD_LOGIC;
  signal M05_ACLK_1 : STD_LOGIC;
  signal M05_ARESETN_1 : STD_LOGIC;
  signal M06_ACLK_1 : STD_LOGIC;
  signal M06_ARESETN_1 : STD_LOGIC;
  signal M07_ACLK_1 : STD_LOGIC;
  signal M07_ARESETN_1 : STD_LOGIC;
  signal M08_ACLK_1 : STD_LOGIC;
  signal M08_ARESETN_1 : STD_LOGIC;
  signal M09_ACLK_1 : STD_LOGIC;
  signal M09_ARESETN_1 : STD_LOGIC;
  signal M10_ACLK_1 : STD_LOGIC;
  signal M10_ARESETN_1 : STD_LOGIC;
  signal M11_ACLK_1 : STD_LOGIC;
  signal M11_ARESETN_1 : STD_LOGIC;
  signal M12_ACLK_1 : STD_LOGIC;
  signal M12_ARESETN_1 : STD_LOGIC;
  signal M13_ACLK_1 : STD_LOGIC;
  signal M13_ARESETN_1 : STD_LOGIC;
  signal M14_ACLK_1 : STD_LOGIC;
  signal M14_ARESETN_1 : STD_LOGIC;
  signal M15_ACLK_1 : STD_LOGIC;
  signal M15_ARESETN_1 : STD_LOGIC;
  signal S00_ACLK_1 : STD_LOGIC;
  signal S00_ARESETN_1 : STD_LOGIC;
  signal S01_ACLK_1 : STD_LOGIC;
  signal S01_ARESETN_1 : STD_LOGIC;
  signal m00_couplers_to_ps8_0_axi_periph1_ARADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal m00_couplers_to_ps8_0_axi_periph1_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_ps8_0_axi_periph1_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_ps8_0_axi_periph1_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m00_couplers_to_ps8_0_axi_periph1_ARLOCK : STD_LOGIC;
  signal m00_couplers_to_ps8_0_axi_periph1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_ps8_0_axi_periph1_ARREADY : STD_LOGIC;
  signal m00_couplers_to_ps8_0_axi_periph1_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_ps8_0_axi_periph1_ARVALID : STD_LOGIC;
  signal m00_couplers_to_ps8_0_axi_periph1_AWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal m00_couplers_to_ps8_0_axi_periph1_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_ps8_0_axi_periph1_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_ps8_0_axi_periph1_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m00_couplers_to_ps8_0_axi_periph1_AWLOCK : STD_LOGIC;
  signal m00_couplers_to_ps8_0_axi_periph1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_ps8_0_axi_periph1_AWREADY : STD_LOGIC;
  signal m00_couplers_to_ps8_0_axi_periph1_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_ps8_0_axi_periph1_AWVALID : STD_LOGIC;
  signal m00_couplers_to_ps8_0_axi_periph1_BREADY : STD_LOGIC;
  signal m00_couplers_to_ps8_0_axi_periph1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_ps8_0_axi_periph1_BVALID : STD_LOGIC;
  signal m00_couplers_to_ps8_0_axi_periph1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_ps8_0_axi_periph1_RLAST : STD_LOGIC;
  signal m00_couplers_to_ps8_0_axi_periph1_RREADY : STD_LOGIC;
  signal m00_couplers_to_ps8_0_axi_periph1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_ps8_0_axi_periph1_RVALID : STD_LOGIC;
  signal m00_couplers_to_ps8_0_axi_periph1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_ps8_0_axi_periph1_WLAST : STD_LOGIC;
  signal m00_couplers_to_ps8_0_axi_periph1_WREADY : STD_LOGIC;
  signal m00_couplers_to_ps8_0_axi_periph1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_ps8_0_axi_periph1_WVALID : STD_LOGIC;
  signal m01_couplers_to_ps8_0_axi_periph1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m01_couplers_to_ps8_0_axi_periph1_ARREADY : STD_LOGIC;
  signal m01_couplers_to_ps8_0_axi_periph1_ARVALID : STD_LOGIC;
  signal m01_couplers_to_ps8_0_axi_periph1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m01_couplers_to_ps8_0_axi_periph1_AWREADY : STD_LOGIC;
  signal m01_couplers_to_ps8_0_axi_periph1_AWVALID : STD_LOGIC;
  signal m01_couplers_to_ps8_0_axi_periph1_BREADY : STD_LOGIC;
  signal m01_couplers_to_ps8_0_axi_periph1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_ps8_0_axi_periph1_BVALID : STD_LOGIC;
  signal m01_couplers_to_ps8_0_axi_periph1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_ps8_0_axi_periph1_RREADY : STD_LOGIC;
  signal m01_couplers_to_ps8_0_axi_periph1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_ps8_0_axi_periph1_RVALID : STD_LOGIC;
  signal m01_couplers_to_ps8_0_axi_periph1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_ps8_0_axi_periph1_WREADY : STD_LOGIC;
  signal m01_couplers_to_ps8_0_axi_periph1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_ps8_0_axi_periph1_WVALID : STD_LOGIC;
  signal m02_couplers_to_ps8_0_axi_periph1_ARADDR : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal m02_couplers_to_ps8_0_axi_periph1_ARREADY : STD_LOGIC;
  signal m02_couplers_to_ps8_0_axi_periph1_ARVALID : STD_LOGIC;
  signal m02_couplers_to_ps8_0_axi_periph1_AWADDR : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal m02_couplers_to_ps8_0_axi_periph1_AWREADY : STD_LOGIC;
  signal m02_couplers_to_ps8_0_axi_periph1_AWVALID : STD_LOGIC;
  signal m02_couplers_to_ps8_0_axi_periph1_BREADY : STD_LOGIC;
  signal m02_couplers_to_ps8_0_axi_periph1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_ps8_0_axi_periph1_BVALID : STD_LOGIC;
  signal m02_couplers_to_ps8_0_axi_periph1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_ps8_0_axi_periph1_RREADY : STD_LOGIC;
  signal m02_couplers_to_ps8_0_axi_periph1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_ps8_0_axi_periph1_RVALID : STD_LOGIC;
  signal m02_couplers_to_ps8_0_axi_periph1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_ps8_0_axi_periph1_WREADY : STD_LOGIC;
  signal m02_couplers_to_ps8_0_axi_periph1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_ps8_0_axi_periph1_WVALID : STD_LOGIC;
  signal m03_couplers_to_ps8_0_axi_periph1_ARADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal m03_couplers_to_ps8_0_axi_periph1_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_ps8_0_axi_periph1_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_ps8_0_axi_periph1_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m03_couplers_to_ps8_0_axi_periph1_ARLOCK : STD_LOGIC;
  signal m03_couplers_to_ps8_0_axi_periph1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_ps8_0_axi_periph1_ARREADY : STD_LOGIC;
  signal m03_couplers_to_ps8_0_axi_periph1_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_ps8_0_axi_periph1_ARVALID : STD_LOGIC;
  signal m03_couplers_to_ps8_0_axi_periph1_AWADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal m03_couplers_to_ps8_0_axi_periph1_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_ps8_0_axi_periph1_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_ps8_0_axi_periph1_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m03_couplers_to_ps8_0_axi_periph1_AWLOCK : STD_LOGIC;
  signal m03_couplers_to_ps8_0_axi_periph1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_ps8_0_axi_periph1_AWREADY : STD_LOGIC;
  signal m03_couplers_to_ps8_0_axi_periph1_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_ps8_0_axi_periph1_AWVALID : STD_LOGIC;
  signal m03_couplers_to_ps8_0_axi_periph1_BREADY : STD_LOGIC;
  signal m03_couplers_to_ps8_0_axi_periph1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_ps8_0_axi_periph1_BVALID : STD_LOGIC;
  signal m03_couplers_to_ps8_0_axi_periph1_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m03_couplers_to_ps8_0_axi_periph1_RLAST : STD_LOGIC;
  signal m03_couplers_to_ps8_0_axi_periph1_RREADY : STD_LOGIC;
  signal m03_couplers_to_ps8_0_axi_periph1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_ps8_0_axi_periph1_RVALID : STD_LOGIC;
  signal m03_couplers_to_ps8_0_axi_periph1_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m03_couplers_to_ps8_0_axi_periph1_WLAST : STD_LOGIC;
  signal m03_couplers_to_ps8_0_axi_periph1_WREADY : STD_LOGIC;
  signal m03_couplers_to_ps8_0_axi_periph1_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m03_couplers_to_ps8_0_axi_periph1_WVALID : STD_LOGIC;
  signal m04_couplers_to_ps8_0_axi_periph1_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_ps8_0_axi_periph1_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_ps8_0_axi_periph1_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_ps8_0_axi_periph1_ARID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_ps8_0_axi_periph1_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m04_couplers_to_ps8_0_axi_periph1_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_ps8_0_axi_periph1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_ps8_0_axi_periph1_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_ps8_0_axi_periph1_ARREADY : STD_LOGIC;
  signal m04_couplers_to_ps8_0_axi_periph1_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_ps8_0_axi_periph1_ARVALID : STD_LOGIC;
  signal m04_couplers_to_ps8_0_axi_periph1_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_ps8_0_axi_periph1_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_ps8_0_axi_periph1_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_ps8_0_axi_periph1_AWID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_ps8_0_axi_periph1_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m04_couplers_to_ps8_0_axi_periph1_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_ps8_0_axi_periph1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_ps8_0_axi_periph1_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_ps8_0_axi_periph1_AWREADY : STD_LOGIC;
  signal m04_couplers_to_ps8_0_axi_periph1_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_ps8_0_axi_periph1_AWVALID : STD_LOGIC;
  signal m04_couplers_to_ps8_0_axi_periph1_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_ps8_0_axi_periph1_BREADY : STD_LOGIC;
  signal m04_couplers_to_ps8_0_axi_periph1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_ps8_0_axi_periph1_BVALID : STD_LOGIC;
  signal m04_couplers_to_ps8_0_axi_periph1_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal m04_couplers_to_ps8_0_axi_periph1_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_ps8_0_axi_periph1_RLAST : STD_LOGIC;
  signal m04_couplers_to_ps8_0_axi_periph1_RREADY : STD_LOGIC;
  signal m04_couplers_to_ps8_0_axi_periph1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_ps8_0_axi_periph1_RVALID : STD_LOGIC;
  signal m04_couplers_to_ps8_0_axi_periph1_WDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal m04_couplers_to_ps8_0_axi_periph1_WLAST : STD_LOGIC;
  signal m04_couplers_to_ps8_0_axi_periph1_WREADY : STD_LOGIC;
  signal m04_couplers_to_ps8_0_axi_periph1_WSTRB : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal m04_couplers_to_ps8_0_axi_periph1_WVALID : STD_LOGIC;
  signal m05_couplers_to_ps8_0_axi_periph1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m05_couplers_to_ps8_0_axi_periph1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_ps8_0_axi_periph1_ARREADY : STD_LOGIC;
  signal m05_couplers_to_ps8_0_axi_periph1_ARVALID : STD_LOGIC;
  signal m05_couplers_to_ps8_0_axi_periph1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m05_couplers_to_ps8_0_axi_periph1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_ps8_0_axi_periph1_AWREADY : STD_LOGIC;
  signal m05_couplers_to_ps8_0_axi_periph1_AWVALID : STD_LOGIC;
  signal m05_couplers_to_ps8_0_axi_periph1_BREADY : STD_LOGIC;
  signal m05_couplers_to_ps8_0_axi_periph1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_ps8_0_axi_periph1_BVALID : STD_LOGIC;
  signal m05_couplers_to_ps8_0_axi_periph1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_ps8_0_axi_periph1_RREADY : STD_LOGIC;
  signal m05_couplers_to_ps8_0_axi_periph1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_ps8_0_axi_periph1_RVALID : STD_LOGIC;
  signal m05_couplers_to_ps8_0_axi_periph1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_ps8_0_axi_periph1_WREADY : STD_LOGIC;
  signal m05_couplers_to_ps8_0_axi_periph1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_ps8_0_axi_periph1_WVALID : STD_LOGIC;
  signal m06_couplers_to_ps8_0_axi_periph1_ARADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal m06_couplers_to_ps8_0_axi_periph1_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_ps8_0_axi_periph1_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_ps8_0_axi_periph1_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m06_couplers_to_ps8_0_axi_periph1_ARLOCK : STD_LOGIC;
  signal m06_couplers_to_ps8_0_axi_periph1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m06_couplers_to_ps8_0_axi_periph1_ARREADY : STD_LOGIC;
  signal m06_couplers_to_ps8_0_axi_periph1_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m06_couplers_to_ps8_0_axi_periph1_ARVALID : STD_LOGIC;
  signal m06_couplers_to_ps8_0_axi_periph1_AWADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal m06_couplers_to_ps8_0_axi_periph1_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_ps8_0_axi_periph1_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_ps8_0_axi_periph1_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m06_couplers_to_ps8_0_axi_periph1_AWLOCK : STD_LOGIC;
  signal m06_couplers_to_ps8_0_axi_periph1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m06_couplers_to_ps8_0_axi_periph1_AWREADY : STD_LOGIC;
  signal m06_couplers_to_ps8_0_axi_periph1_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m06_couplers_to_ps8_0_axi_periph1_AWVALID : STD_LOGIC;
  signal m06_couplers_to_ps8_0_axi_periph1_BREADY : STD_LOGIC;
  signal m06_couplers_to_ps8_0_axi_periph1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_ps8_0_axi_periph1_BVALID : STD_LOGIC;
  signal m06_couplers_to_ps8_0_axi_periph1_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m06_couplers_to_ps8_0_axi_periph1_RLAST : STD_LOGIC;
  signal m06_couplers_to_ps8_0_axi_periph1_RREADY : STD_LOGIC;
  signal m06_couplers_to_ps8_0_axi_periph1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_ps8_0_axi_periph1_RVALID : STD_LOGIC;
  signal m06_couplers_to_ps8_0_axi_periph1_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m06_couplers_to_ps8_0_axi_periph1_WLAST : STD_LOGIC;
  signal m06_couplers_to_ps8_0_axi_periph1_WREADY : STD_LOGIC;
  signal m06_couplers_to_ps8_0_axi_periph1_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m06_couplers_to_ps8_0_axi_periph1_WVALID : STD_LOGIC;
  signal m07_couplers_to_ps8_0_axi_periph1_ARADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal m07_couplers_to_ps8_0_axi_periph1_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_ps8_0_axi_periph1_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m07_couplers_to_ps8_0_axi_periph1_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m07_couplers_to_ps8_0_axi_periph1_ARLOCK : STD_LOGIC;
  signal m07_couplers_to_ps8_0_axi_periph1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m07_couplers_to_ps8_0_axi_periph1_ARREADY : STD_LOGIC;
  signal m07_couplers_to_ps8_0_axi_periph1_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m07_couplers_to_ps8_0_axi_periph1_ARVALID : STD_LOGIC;
  signal m07_couplers_to_ps8_0_axi_periph1_AWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal m07_couplers_to_ps8_0_axi_periph1_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_ps8_0_axi_periph1_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m07_couplers_to_ps8_0_axi_periph1_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m07_couplers_to_ps8_0_axi_periph1_AWLOCK : STD_LOGIC;
  signal m07_couplers_to_ps8_0_axi_periph1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m07_couplers_to_ps8_0_axi_periph1_AWREADY : STD_LOGIC;
  signal m07_couplers_to_ps8_0_axi_periph1_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m07_couplers_to_ps8_0_axi_periph1_AWVALID : STD_LOGIC;
  signal m07_couplers_to_ps8_0_axi_periph1_BREADY : STD_LOGIC;
  signal m07_couplers_to_ps8_0_axi_periph1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_ps8_0_axi_periph1_BVALID : STD_LOGIC;
  signal m07_couplers_to_ps8_0_axi_periph1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_ps8_0_axi_periph1_RLAST : STD_LOGIC;
  signal m07_couplers_to_ps8_0_axi_periph1_RREADY : STD_LOGIC;
  signal m07_couplers_to_ps8_0_axi_periph1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_ps8_0_axi_periph1_RVALID : STD_LOGIC;
  signal m07_couplers_to_ps8_0_axi_periph1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_ps8_0_axi_periph1_WLAST : STD_LOGIC;
  signal m07_couplers_to_ps8_0_axi_periph1_WREADY : STD_LOGIC;
  signal m07_couplers_to_ps8_0_axi_periph1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m07_couplers_to_ps8_0_axi_periph1_WVALID : STD_LOGIC;
  signal m08_couplers_to_ps8_0_axi_periph1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m08_couplers_to_ps8_0_axi_periph1_ARREADY : STD_LOGIC;
  signal m08_couplers_to_ps8_0_axi_periph1_ARVALID : STD_LOGIC;
  signal m08_couplers_to_ps8_0_axi_periph1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m08_couplers_to_ps8_0_axi_periph1_AWREADY : STD_LOGIC;
  signal m08_couplers_to_ps8_0_axi_periph1_AWVALID : STD_LOGIC;
  signal m08_couplers_to_ps8_0_axi_periph1_BREADY : STD_LOGIC;
  signal m08_couplers_to_ps8_0_axi_periph1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m08_couplers_to_ps8_0_axi_periph1_BVALID : STD_LOGIC;
  signal m08_couplers_to_ps8_0_axi_periph1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_ps8_0_axi_periph1_RREADY : STD_LOGIC;
  signal m08_couplers_to_ps8_0_axi_periph1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m08_couplers_to_ps8_0_axi_periph1_RVALID : STD_LOGIC;
  signal m08_couplers_to_ps8_0_axi_periph1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_ps8_0_axi_periph1_WREADY : STD_LOGIC;
  signal m08_couplers_to_ps8_0_axi_periph1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m08_couplers_to_ps8_0_axi_periph1_WVALID : STD_LOGIC;
  signal m09_couplers_to_ps8_0_axi_periph1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m09_couplers_to_ps8_0_axi_periph1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m09_couplers_to_ps8_0_axi_periph1_ARREADY : STD_LOGIC;
  signal m09_couplers_to_ps8_0_axi_periph1_ARVALID : STD_LOGIC;
  signal m09_couplers_to_ps8_0_axi_periph1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m09_couplers_to_ps8_0_axi_periph1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m09_couplers_to_ps8_0_axi_periph1_AWREADY : STD_LOGIC;
  signal m09_couplers_to_ps8_0_axi_periph1_AWVALID : STD_LOGIC;
  signal m09_couplers_to_ps8_0_axi_periph1_BREADY : STD_LOGIC;
  signal m09_couplers_to_ps8_0_axi_periph1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_ps8_0_axi_periph1_BVALID : STD_LOGIC;
  signal m09_couplers_to_ps8_0_axi_periph1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_ps8_0_axi_periph1_RREADY : STD_LOGIC;
  signal m09_couplers_to_ps8_0_axi_periph1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_ps8_0_axi_periph1_RVALID : STD_LOGIC;
  signal m09_couplers_to_ps8_0_axi_periph1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_ps8_0_axi_periph1_WREADY : STD_LOGIC;
  signal m09_couplers_to_ps8_0_axi_periph1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m09_couplers_to_ps8_0_axi_periph1_WVALID : STD_LOGIC;
  signal m10_couplers_to_ps8_0_axi_periph1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m10_couplers_to_ps8_0_axi_periph1_ARREADY : STD_LOGIC;
  signal m10_couplers_to_ps8_0_axi_periph1_ARVALID : STD_LOGIC;
  signal m10_couplers_to_ps8_0_axi_periph1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m10_couplers_to_ps8_0_axi_periph1_AWREADY : STD_LOGIC;
  signal m10_couplers_to_ps8_0_axi_periph1_AWVALID : STD_LOGIC;
  signal m10_couplers_to_ps8_0_axi_periph1_BREADY : STD_LOGIC;
  signal m10_couplers_to_ps8_0_axi_periph1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m10_couplers_to_ps8_0_axi_periph1_BVALID : STD_LOGIC;
  signal m10_couplers_to_ps8_0_axi_periph1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m10_couplers_to_ps8_0_axi_periph1_RREADY : STD_LOGIC;
  signal m10_couplers_to_ps8_0_axi_periph1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m10_couplers_to_ps8_0_axi_periph1_RVALID : STD_LOGIC;
  signal m10_couplers_to_ps8_0_axi_periph1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m10_couplers_to_ps8_0_axi_periph1_WREADY : STD_LOGIC;
  signal m10_couplers_to_ps8_0_axi_periph1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m10_couplers_to_ps8_0_axi_periph1_WVALID : STD_LOGIC;
  signal m11_couplers_to_ps8_0_axi_periph1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m11_couplers_to_ps8_0_axi_periph1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m11_couplers_to_ps8_0_axi_periph1_ARREADY : STD_LOGIC;
  signal m11_couplers_to_ps8_0_axi_periph1_ARVALID : STD_LOGIC;
  signal m11_couplers_to_ps8_0_axi_periph1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m11_couplers_to_ps8_0_axi_periph1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m11_couplers_to_ps8_0_axi_periph1_AWREADY : STD_LOGIC;
  signal m11_couplers_to_ps8_0_axi_periph1_AWVALID : STD_LOGIC;
  signal m11_couplers_to_ps8_0_axi_periph1_BREADY : STD_LOGIC;
  signal m11_couplers_to_ps8_0_axi_periph1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m11_couplers_to_ps8_0_axi_periph1_BVALID : STD_LOGIC;
  signal m11_couplers_to_ps8_0_axi_periph1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m11_couplers_to_ps8_0_axi_periph1_RREADY : STD_LOGIC;
  signal m11_couplers_to_ps8_0_axi_periph1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m11_couplers_to_ps8_0_axi_periph1_RVALID : STD_LOGIC;
  signal m11_couplers_to_ps8_0_axi_periph1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m11_couplers_to_ps8_0_axi_periph1_WREADY : STD_LOGIC;
  signal m11_couplers_to_ps8_0_axi_periph1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m11_couplers_to_ps8_0_axi_periph1_WVALID : STD_LOGIC;
  signal m12_couplers_to_ps8_0_axi_periph1_ARADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal m12_couplers_to_ps8_0_axi_periph1_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m12_couplers_to_ps8_0_axi_periph1_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m12_couplers_to_ps8_0_axi_periph1_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m12_couplers_to_ps8_0_axi_periph1_ARLOCK : STD_LOGIC;
  signal m12_couplers_to_ps8_0_axi_periph1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m12_couplers_to_ps8_0_axi_periph1_ARREADY : STD_LOGIC;
  signal m12_couplers_to_ps8_0_axi_periph1_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m12_couplers_to_ps8_0_axi_periph1_ARVALID : STD_LOGIC;
  signal m12_couplers_to_ps8_0_axi_periph1_AWADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal m12_couplers_to_ps8_0_axi_periph1_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m12_couplers_to_ps8_0_axi_periph1_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m12_couplers_to_ps8_0_axi_periph1_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m12_couplers_to_ps8_0_axi_periph1_AWLOCK : STD_LOGIC;
  signal m12_couplers_to_ps8_0_axi_periph1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m12_couplers_to_ps8_0_axi_periph1_AWREADY : STD_LOGIC;
  signal m12_couplers_to_ps8_0_axi_periph1_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m12_couplers_to_ps8_0_axi_periph1_AWVALID : STD_LOGIC;
  signal m12_couplers_to_ps8_0_axi_periph1_BREADY : STD_LOGIC;
  signal m12_couplers_to_ps8_0_axi_periph1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m12_couplers_to_ps8_0_axi_periph1_BVALID : STD_LOGIC;
  signal m12_couplers_to_ps8_0_axi_periph1_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m12_couplers_to_ps8_0_axi_periph1_RLAST : STD_LOGIC;
  signal m12_couplers_to_ps8_0_axi_periph1_RREADY : STD_LOGIC;
  signal m12_couplers_to_ps8_0_axi_periph1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m12_couplers_to_ps8_0_axi_periph1_RVALID : STD_LOGIC;
  signal m12_couplers_to_ps8_0_axi_periph1_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m12_couplers_to_ps8_0_axi_periph1_WLAST : STD_LOGIC;
  signal m12_couplers_to_ps8_0_axi_periph1_WREADY : STD_LOGIC;
  signal m12_couplers_to_ps8_0_axi_periph1_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m12_couplers_to_ps8_0_axi_periph1_WVALID : STD_LOGIC;
  signal m13_couplers_to_ps8_0_axi_periph1_ARADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal m13_couplers_to_ps8_0_axi_periph1_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m13_couplers_to_ps8_0_axi_periph1_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m13_couplers_to_ps8_0_axi_periph1_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m13_couplers_to_ps8_0_axi_periph1_ARLOCK : STD_LOGIC;
  signal m13_couplers_to_ps8_0_axi_periph1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m13_couplers_to_ps8_0_axi_periph1_ARREADY : STD_LOGIC;
  signal m13_couplers_to_ps8_0_axi_periph1_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m13_couplers_to_ps8_0_axi_periph1_ARVALID : STD_LOGIC;
  signal m13_couplers_to_ps8_0_axi_periph1_AWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal m13_couplers_to_ps8_0_axi_periph1_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m13_couplers_to_ps8_0_axi_periph1_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m13_couplers_to_ps8_0_axi_periph1_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m13_couplers_to_ps8_0_axi_periph1_AWLOCK : STD_LOGIC;
  signal m13_couplers_to_ps8_0_axi_periph1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m13_couplers_to_ps8_0_axi_periph1_AWREADY : STD_LOGIC;
  signal m13_couplers_to_ps8_0_axi_periph1_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m13_couplers_to_ps8_0_axi_periph1_AWVALID : STD_LOGIC;
  signal m13_couplers_to_ps8_0_axi_periph1_BREADY : STD_LOGIC;
  signal m13_couplers_to_ps8_0_axi_periph1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m13_couplers_to_ps8_0_axi_periph1_BVALID : STD_LOGIC;
  signal m13_couplers_to_ps8_0_axi_periph1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m13_couplers_to_ps8_0_axi_periph1_RLAST : STD_LOGIC;
  signal m13_couplers_to_ps8_0_axi_periph1_RREADY : STD_LOGIC;
  signal m13_couplers_to_ps8_0_axi_periph1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m13_couplers_to_ps8_0_axi_periph1_RVALID : STD_LOGIC;
  signal m13_couplers_to_ps8_0_axi_periph1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m13_couplers_to_ps8_0_axi_periph1_WLAST : STD_LOGIC;
  signal m13_couplers_to_ps8_0_axi_periph1_WREADY : STD_LOGIC;
  signal m13_couplers_to_ps8_0_axi_periph1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m13_couplers_to_ps8_0_axi_periph1_WVALID : STD_LOGIC;
  signal m14_couplers_to_ps8_0_axi_periph1_ARADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal m14_couplers_to_ps8_0_axi_periph1_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_ps8_0_axi_periph1_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m14_couplers_to_ps8_0_axi_periph1_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m14_couplers_to_ps8_0_axi_periph1_ARLOCK : STD_LOGIC;
  signal m14_couplers_to_ps8_0_axi_periph1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m14_couplers_to_ps8_0_axi_periph1_ARREADY : STD_LOGIC;
  signal m14_couplers_to_ps8_0_axi_periph1_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m14_couplers_to_ps8_0_axi_periph1_ARVALID : STD_LOGIC;
  signal m14_couplers_to_ps8_0_axi_periph1_AWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal m14_couplers_to_ps8_0_axi_periph1_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_ps8_0_axi_periph1_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m14_couplers_to_ps8_0_axi_periph1_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m14_couplers_to_ps8_0_axi_periph1_AWLOCK : STD_LOGIC;
  signal m14_couplers_to_ps8_0_axi_periph1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m14_couplers_to_ps8_0_axi_periph1_AWREADY : STD_LOGIC;
  signal m14_couplers_to_ps8_0_axi_periph1_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m14_couplers_to_ps8_0_axi_periph1_AWVALID : STD_LOGIC;
  signal m14_couplers_to_ps8_0_axi_periph1_BREADY : STD_LOGIC;
  signal m14_couplers_to_ps8_0_axi_periph1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_ps8_0_axi_periph1_BVALID : STD_LOGIC;
  signal m14_couplers_to_ps8_0_axi_periph1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_ps8_0_axi_periph1_RLAST : STD_LOGIC;
  signal m14_couplers_to_ps8_0_axi_periph1_RREADY : STD_LOGIC;
  signal m14_couplers_to_ps8_0_axi_periph1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_ps8_0_axi_periph1_RVALID : STD_LOGIC;
  signal m14_couplers_to_ps8_0_axi_periph1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_ps8_0_axi_periph1_WLAST : STD_LOGIC;
  signal m14_couplers_to_ps8_0_axi_periph1_WREADY : STD_LOGIC;
  signal m14_couplers_to_ps8_0_axi_periph1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m14_couplers_to_ps8_0_axi_periph1_WVALID : STD_LOGIC;
  signal m15_couplers_to_ps8_0_axi_periph1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m15_couplers_to_ps8_0_axi_periph1_ARREADY : STD_LOGIC;
  signal m15_couplers_to_ps8_0_axi_periph1_ARVALID : STD_LOGIC;
  signal m15_couplers_to_ps8_0_axi_periph1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m15_couplers_to_ps8_0_axi_periph1_AWREADY : STD_LOGIC;
  signal m15_couplers_to_ps8_0_axi_periph1_AWVALID : STD_LOGIC;
  signal m15_couplers_to_ps8_0_axi_periph1_BREADY : STD_LOGIC;
  signal m15_couplers_to_ps8_0_axi_periph1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m15_couplers_to_ps8_0_axi_periph1_BVALID : STD_LOGIC;
  signal m15_couplers_to_ps8_0_axi_periph1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m15_couplers_to_ps8_0_axi_periph1_RREADY : STD_LOGIC;
  signal m15_couplers_to_ps8_0_axi_periph1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m15_couplers_to_ps8_0_axi_periph1_RVALID : STD_LOGIC;
  signal m15_couplers_to_ps8_0_axi_periph1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m15_couplers_to_ps8_0_axi_periph1_WREADY : STD_LOGIC;
  signal m15_couplers_to_ps8_0_axi_periph1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m15_couplers_to_ps8_0_axi_periph1_WVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_ACLK_net : STD_LOGIC;
  signal ps8_0_axi_periph1_ARESETN_net : STD_LOGIC;
  signal ps8_0_axi_periph1_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph1_to_s00_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_to_s00_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_to_s00_couplers_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph1_to_s00_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ps8_0_axi_periph1_to_s00_couplers_ARLOCK : STD_LOGIC;
  signal ps8_0_axi_periph1_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_to_s00_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_to_s00_couplers_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_to_s00_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_to_s00_couplers_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph1_to_s00_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_to_s00_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_to_s00_couplers_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph1_to_s00_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ps8_0_axi_periph1_to_s00_couplers_AWLOCK : STD_LOGIC;
  signal ps8_0_axi_periph1_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_to_s00_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_to_s00_couplers_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_to_s00_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_to_s00_couplers_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_to_s00_couplers_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph1_to_s00_couplers_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_to_s00_couplers_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal ps8_0_axi_periph1_to_s00_couplers_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph1_to_s00_couplers_RLAST : STD_LOGIC;
  signal ps8_0_axi_periph1_to_s00_couplers_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_to_s00_couplers_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal ps8_0_axi_periph1_to_s00_couplers_WLAST : STD_LOGIC;
  signal ps8_0_axi_periph1_to_s00_couplers_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph1_to_s00_couplers_WVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_to_s01_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph1_to_s01_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_to_s01_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_to_s01_couplers_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph1_to_s01_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ps8_0_axi_periph1_to_s01_couplers_ARLOCK : STD_LOGIC;
  signal ps8_0_axi_periph1_to_s01_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_to_s01_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_to_s01_couplers_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_to_s01_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_to_s01_couplers_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_to_s01_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph1_to_s01_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_to_s01_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_to_s01_couplers_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph1_to_s01_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ps8_0_axi_periph1_to_s01_couplers_AWLOCK : STD_LOGIC;
  signal ps8_0_axi_periph1_to_s01_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_to_s01_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_to_s01_couplers_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_to_s01_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_to_s01_couplers_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_to_s01_couplers_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph1_to_s01_couplers_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_to_s01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_to_s01_couplers_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_to_s01_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal ps8_0_axi_periph1_to_s01_couplers_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph1_to_s01_couplers_RLAST : STD_LOGIC;
  signal ps8_0_axi_periph1_to_s01_couplers_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_to_s01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_to_s01_couplers_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_to_s01_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal ps8_0_axi_periph1_to_s01_couplers_WLAST : STD_LOGIC;
  signal ps8_0_axi_periph1_to_s01_couplers_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_to_s01_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph1_to_s01_couplers_WVALID : STD_LOGIC;
  signal s00_couplers_to_xbar_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_couplers_to_xbar_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_couplers_to_xbar_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_ARVALID : STD_LOGIC;
  signal s00_couplers_to_xbar_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_couplers_to_xbar_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_couplers_to_xbar_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_AWVALID : STD_LOGIC;
  signal s00_couplers_to_xbar_BREADY : STD_LOGIC;
  signal s00_couplers_to_xbar_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal s00_couplers_to_xbar_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RREADY : STD_LOGIC;
  signal s00_couplers_to_xbar_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal s00_couplers_to_xbar_WLAST : STD_LOGIC;
  signal s00_couplers_to_xbar_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WSTRB : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal s00_couplers_to_xbar_WVALID : STD_LOGIC;
  signal s01_couplers_to_xbar_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s01_couplers_to_xbar_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s01_couplers_to_xbar_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s01_couplers_to_xbar_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s01_couplers_to_xbar_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s01_couplers_to_xbar_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s01_couplers_to_xbar_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s01_couplers_to_xbar_ARREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal s01_couplers_to_xbar_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s01_couplers_to_xbar_ARVALID : STD_LOGIC;
  signal s01_couplers_to_xbar_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s01_couplers_to_xbar_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s01_couplers_to_xbar_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s01_couplers_to_xbar_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s01_couplers_to_xbar_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s01_couplers_to_xbar_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s01_couplers_to_xbar_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s01_couplers_to_xbar_AWREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal s01_couplers_to_xbar_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s01_couplers_to_xbar_AWVALID : STD_LOGIC;
  signal s01_couplers_to_xbar_BREADY : STD_LOGIC;
  signal s01_couplers_to_xbar_BRESP : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal s01_couplers_to_xbar_BVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal s01_couplers_to_xbar_RDATA : STD_LOGIC_VECTOR ( 1023 downto 512 );
  signal s01_couplers_to_xbar_RLAST : STD_LOGIC_VECTOR ( 1 to 1 );
  signal s01_couplers_to_xbar_RREADY : STD_LOGIC;
  signal s01_couplers_to_xbar_RRESP : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal s01_couplers_to_xbar_RVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal s01_couplers_to_xbar_WDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal s01_couplers_to_xbar_WLAST : STD_LOGIC;
  signal s01_couplers_to_xbar_WREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal s01_couplers_to_xbar_WSTRB : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal s01_couplers_to_xbar_WVALID : STD_LOGIC;
  signal xbar_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal xbar_to_m00_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_ARID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xbar_to_m00_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_m00_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m00_couplers_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_m00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal xbar_to_m00_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_AWID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xbar_to_m00_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_m00_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m00_couplers_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_m00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal xbar_to_m00_couplers_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal xbar_to_m00_couplers_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal xbar_to_m00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_ARADDR : STD_LOGIC_VECTOR ( 79 downto 40 );
  signal xbar_to_m01_couplers_ARBURST : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal xbar_to_m01_couplers_ARCACHE : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_m01_couplers_ARID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_ARLEN : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal xbar_to_m01_couplers_ARLOCK : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_ARPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal xbar_to_m01_couplers_ARQOS : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_m01_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m01_couplers_ARREGION : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_m01_couplers_ARSIZE : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal xbar_to_m01_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_AWADDR : STD_LOGIC_VECTOR ( 79 downto 40 );
  signal xbar_to_m01_couplers_AWBURST : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal xbar_to_m01_couplers_AWCACHE : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_m01_couplers_AWID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_AWLEN : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal xbar_to_m01_couplers_AWLOCK : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_AWPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal xbar_to_m01_couplers_AWQOS : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_m01_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m01_couplers_AWREGION : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_m01_couplers_AWSIZE : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal xbar_to_m01_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m01_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m01_couplers_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal xbar_to_m01_couplers_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m01_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m01_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m01_couplers_WDATA : STD_LOGIC_VECTOR ( 1023 downto 512 );
  signal xbar_to_m01_couplers_WLAST : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m01_couplers_WSTRB : STD_LOGIC_VECTOR ( 127 downto 64 );
  signal xbar_to_m01_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m02_couplers_ARADDR : STD_LOGIC_VECTOR ( 119 downto 80 );
  signal xbar_to_m02_couplers_ARBURST : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal xbar_to_m02_couplers_ARCACHE : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_m02_couplers_ARID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_ARLEN : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal xbar_to_m02_couplers_ARLOCK : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_ARPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal xbar_to_m02_couplers_ARQOS : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_m02_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m02_couplers_ARREGION : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_m02_couplers_ARSIZE : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal xbar_to_m02_couplers_ARVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_AWADDR : STD_LOGIC_VECTOR ( 119 downto 80 );
  signal xbar_to_m02_couplers_AWBURST : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal xbar_to_m02_couplers_AWCACHE : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_m02_couplers_AWID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_AWLEN : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal xbar_to_m02_couplers_AWLOCK : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_AWPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal xbar_to_m02_couplers_AWQOS : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_m02_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m02_couplers_AWREGION : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_m02_couplers_AWSIZE : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal xbar_to_m02_couplers_AWVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m02_couplers_BREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m02_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m02_couplers_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal xbar_to_m02_couplers_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m02_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m02_couplers_RREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m02_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m02_couplers_WDATA : STD_LOGIC_VECTOR ( 1535 downto 1024 );
  signal xbar_to_m02_couplers_WLAST : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m02_couplers_WSTRB : STD_LOGIC_VECTOR ( 191 downto 128 );
  signal xbar_to_m02_couplers_WVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m03_couplers_ARADDR : STD_LOGIC_VECTOR ( 159 downto 120 );
  signal xbar_to_m03_couplers_ARBURST : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal xbar_to_m03_couplers_ARCACHE : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_m03_couplers_ARID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_ARLEN : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal xbar_to_m03_couplers_ARLOCK : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_ARPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal xbar_to_m03_couplers_ARQOS : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_m03_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m03_couplers_ARREGION : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_m03_couplers_ARSIZE : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal xbar_to_m03_couplers_ARVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_AWADDR : STD_LOGIC_VECTOR ( 159 downto 120 );
  signal xbar_to_m03_couplers_AWBURST : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal xbar_to_m03_couplers_AWCACHE : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_m03_couplers_AWID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_AWLEN : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal xbar_to_m03_couplers_AWLOCK : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_AWPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal xbar_to_m03_couplers_AWQOS : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_m03_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m03_couplers_AWREGION : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_m03_couplers_AWSIZE : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal xbar_to_m03_couplers_AWVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m03_couplers_BREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m03_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m03_couplers_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal xbar_to_m03_couplers_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m03_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m03_couplers_RREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m03_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m03_couplers_WDATA : STD_LOGIC_VECTOR ( 2047 downto 1536 );
  signal xbar_to_m03_couplers_WLAST : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m03_couplers_WSTRB : STD_LOGIC_VECTOR ( 255 downto 192 );
  signal xbar_to_m03_couplers_WVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m04_couplers_ARADDR : STD_LOGIC_VECTOR ( 199 downto 160 );
  signal xbar_to_m04_couplers_ARBURST : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal xbar_to_m04_couplers_ARCACHE : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal xbar_to_m04_couplers_ARID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_ARLEN : STD_LOGIC_VECTOR ( 39 downto 32 );
  signal xbar_to_m04_couplers_ARLOCK : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_ARPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal xbar_to_m04_couplers_ARQOS : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal xbar_to_m04_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m04_couplers_ARREGION : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal xbar_to_m04_couplers_ARSIZE : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal xbar_to_m04_couplers_ARVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_AWADDR : STD_LOGIC_VECTOR ( 199 downto 160 );
  signal xbar_to_m04_couplers_AWBURST : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal xbar_to_m04_couplers_AWCACHE : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal xbar_to_m04_couplers_AWID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_AWLEN : STD_LOGIC_VECTOR ( 39 downto 32 );
  signal xbar_to_m04_couplers_AWLOCK : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_AWPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal xbar_to_m04_couplers_AWQOS : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal xbar_to_m04_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m04_couplers_AWREGION : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal xbar_to_m04_couplers_AWSIZE : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal xbar_to_m04_couplers_AWVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m04_couplers_BREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m04_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m04_couplers_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal xbar_to_m04_couplers_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m04_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m04_couplers_RREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m04_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m04_couplers_WDATA : STD_LOGIC_VECTOR ( 2559 downto 2048 );
  signal xbar_to_m04_couplers_WLAST : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m04_couplers_WSTRB : STD_LOGIC_VECTOR ( 319 downto 256 );
  signal xbar_to_m04_couplers_WVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m05_couplers_ARADDR : STD_LOGIC_VECTOR ( 239 downto 200 );
  signal xbar_to_m05_couplers_ARBURST : STD_LOGIC_VECTOR ( 11 downto 10 );
  signal xbar_to_m05_couplers_ARCACHE : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal xbar_to_m05_couplers_ARID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_ARLEN : STD_LOGIC_VECTOR ( 47 downto 40 );
  signal xbar_to_m05_couplers_ARLOCK : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_ARPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal xbar_to_m05_couplers_ARQOS : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal xbar_to_m05_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m05_couplers_ARREGION : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal xbar_to_m05_couplers_ARSIZE : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal xbar_to_m05_couplers_ARVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_AWADDR : STD_LOGIC_VECTOR ( 239 downto 200 );
  signal xbar_to_m05_couplers_AWBURST : STD_LOGIC_VECTOR ( 11 downto 10 );
  signal xbar_to_m05_couplers_AWCACHE : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal xbar_to_m05_couplers_AWID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_AWLEN : STD_LOGIC_VECTOR ( 47 downto 40 );
  signal xbar_to_m05_couplers_AWLOCK : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_AWPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal xbar_to_m05_couplers_AWQOS : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal xbar_to_m05_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m05_couplers_AWREGION : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal xbar_to_m05_couplers_AWSIZE : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal xbar_to_m05_couplers_AWVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m05_couplers_BREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m05_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m05_couplers_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal xbar_to_m05_couplers_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m05_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m05_couplers_RREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m05_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m05_couplers_WDATA : STD_LOGIC_VECTOR ( 3071 downto 2560 );
  signal xbar_to_m05_couplers_WLAST : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m05_couplers_WSTRB : STD_LOGIC_VECTOR ( 383 downto 320 );
  signal xbar_to_m05_couplers_WVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m06_couplers_ARADDR : STD_LOGIC_VECTOR ( 279 downto 240 );
  signal xbar_to_m06_couplers_ARBURST : STD_LOGIC_VECTOR ( 13 downto 12 );
  signal xbar_to_m06_couplers_ARCACHE : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal xbar_to_m06_couplers_ARID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal xbar_to_m06_couplers_ARLEN : STD_LOGIC_VECTOR ( 55 downto 48 );
  signal xbar_to_m06_couplers_ARLOCK : STD_LOGIC_VECTOR ( 6 to 6 );
  signal xbar_to_m06_couplers_ARPROT : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal xbar_to_m06_couplers_ARQOS : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal xbar_to_m06_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m06_couplers_ARREGION : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal xbar_to_m06_couplers_ARSIZE : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal xbar_to_m06_couplers_ARVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal xbar_to_m06_couplers_AWADDR : STD_LOGIC_VECTOR ( 279 downto 240 );
  signal xbar_to_m06_couplers_AWBURST : STD_LOGIC_VECTOR ( 13 downto 12 );
  signal xbar_to_m06_couplers_AWCACHE : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal xbar_to_m06_couplers_AWID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal xbar_to_m06_couplers_AWLEN : STD_LOGIC_VECTOR ( 55 downto 48 );
  signal xbar_to_m06_couplers_AWLOCK : STD_LOGIC_VECTOR ( 6 to 6 );
  signal xbar_to_m06_couplers_AWPROT : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal xbar_to_m06_couplers_AWQOS : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal xbar_to_m06_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m06_couplers_AWREGION : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal xbar_to_m06_couplers_AWSIZE : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal xbar_to_m06_couplers_AWVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal xbar_to_m06_couplers_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m06_couplers_BREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal xbar_to_m06_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m06_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m06_couplers_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal xbar_to_m06_couplers_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m06_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m06_couplers_RREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal xbar_to_m06_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m06_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m06_couplers_WDATA : STD_LOGIC_VECTOR ( 3583 downto 3072 );
  signal xbar_to_m06_couplers_WLAST : STD_LOGIC_VECTOR ( 6 to 6 );
  signal xbar_to_m06_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m06_couplers_WSTRB : STD_LOGIC_VECTOR ( 447 downto 384 );
  signal xbar_to_m06_couplers_WVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal xbar_to_m07_couplers_ARADDR : STD_LOGIC_VECTOR ( 319 downto 280 );
  signal xbar_to_m07_couplers_ARBURST : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal xbar_to_m07_couplers_ARCACHE : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal xbar_to_m07_couplers_ARID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal xbar_to_m07_couplers_ARLEN : STD_LOGIC_VECTOR ( 63 downto 56 );
  signal xbar_to_m07_couplers_ARLOCK : STD_LOGIC_VECTOR ( 7 to 7 );
  signal xbar_to_m07_couplers_ARPROT : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal xbar_to_m07_couplers_ARQOS : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal xbar_to_m07_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m07_couplers_ARREGION : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal xbar_to_m07_couplers_ARSIZE : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal xbar_to_m07_couplers_ARVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal xbar_to_m07_couplers_AWADDR : STD_LOGIC_VECTOR ( 319 downto 280 );
  signal xbar_to_m07_couplers_AWBURST : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal xbar_to_m07_couplers_AWCACHE : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal xbar_to_m07_couplers_AWID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal xbar_to_m07_couplers_AWLEN : STD_LOGIC_VECTOR ( 63 downto 56 );
  signal xbar_to_m07_couplers_AWLOCK : STD_LOGIC_VECTOR ( 7 to 7 );
  signal xbar_to_m07_couplers_AWPROT : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal xbar_to_m07_couplers_AWQOS : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal xbar_to_m07_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m07_couplers_AWREGION : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal xbar_to_m07_couplers_AWSIZE : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal xbar_to_m07_couplers_AWVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal xbar_to_m07_couplers_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m07_couplers_BREADY : STD_LOGIC_VECTOR ( 7 to 7 );
  signal xbar_to_m07_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m07_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m07_couplers_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal xbar_to_m07_couplers_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m07_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m07_couplers_RREADY : STD_LOGIC_VECTOR ( 7 to 7 );
  signal xbar_to_m07_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m07_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m07_couplers_WDATA : STD_LOGIC_VECTOR ( 4095 downto 3584 );
  signal xbar_to_m07_couplers_WLAST : STD_LOGIC_VECTOR ( 7 to 7 );
  signal xbar_to_m07_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m07_couplers_WSTRB : STD_LOGIC_VECTOR ( 511 downto 448 );
  signal xbar_to_m07_couplers_WVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal xbar_to_m08_couplers_ARADDR : STD_LOGIC_VECTOR ( 359 downto 320 );
  signal xbar_to_m08_couplers_ARBURST : STD_LOGIC_VECTOR ( 17 downto 16 );
  signal xbar_to_m08_couplers_ARCACHE : STD_LOGIC_VECTOR ( 35 downto 32 );
  signal xbar_to_m08_couplers_ARID : STD_LOGIC_VECTOR ( 8 to 8 );
  signal xbar_to_m08_couplers_ARLEN : STD_LOGIC_VECTOR ( 71 downto 64 );
  signal xbar_to_m08_couplers_ARLOCK : STD_LOGIC_VECTOR ( 8 to 8 );
  signal xbar_to_m08_couplers_ARPROT : STD_LOGIC_VECTOR ( 26 downto 24 );
  signal xbar_to_m08_couplers_ARQOS : STD_LOGIC_VECTOR ( 35 downto 32 );
  signal xbar_to_m08_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m08_couplers_ARREGION : STD_LOGIC_VECTOR ( 35 downto 32 );
  signal xbar_to_m08_couplers_ARSIZE : STD_LOGIC_VECTOR ( 26 downto 24 );
  signal xbar_to_m08_couplers_ARVALID : STD_LOGIC_VECTOR ( 8 to 8 );
  signal xbar_to_m08_couplers_AWADDR : STD_LOGIC_VECTOR ( 359 downto 320 );
  signal xbar_to_m08_couplers_AWBURST : STD_LOGIC_VECTOR ( 17 downto 16 );
  signal xbar_to_m08_couplers_AWCACHE : STD_LOGIC_VECTOR ( 35 downto 32 );
  signal xbar_to_m08_couplers_AWID : STD_LOGIC_VECTOR ( 8 to 8 );
  signal xbar_to_m08_couplers_AWLEN : STD_LOGIC_VECTOR ( 71 downto 64 );
  signal xbar_to_m08_couplers_AWLOCK : STD_LOGIC_VECTOR ( 8 to 8 );
  signal xbar_to_m08_couplers_AWPROT : STD_LOGIC_VECTOR ( 26 downto 24 );
  signal xbar_to_m08_couplers_AWQOS : STD_LOGIC_VECTOR ( 35 downto 32 );
  signal xbar_to_m08_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m08_couplers_AWREGION : STD_LOGIC_VECTOR ( 35 downto 32 );
  signal xbar_to_m08_couplers_AWSIZE : STD_LOGIC_VECTOR ( 26 downto 24 );
  signal xbar_to_m08_couplers_AWVALID : STD_LOGIC_VECTOR ( 8 to 8 );
  signal xbar_to_m08_couplers_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m08_couplers_BREADY : STD_LOGIC_VECTOR ( 8 to 8 );
  signal xbar_to_m08_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m08_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m08_couplers_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal xbar_to_m08_couplers_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m08_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m08_couplers_RREADY : STD_LOGIC_VECTOR ( 8 to 8 );
  signal xbar_to_m08_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m08_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m08_couplers_WDATA : STD_LOGIC_VECTOR ( 4607 downto 4096 );
  signal xbar_to_m08_couplers_WLAST : STD_LOGIC_VECTOR ( 8 to 8 );
  signal xbar_to_m08_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m08_couplers_WSTRB : STD_LOGIC_VECTOR ( 575 downto 512 );
  signal xbar_to_m08_couplers_WVALID : STD_LOGIC_VECTOR ( 8 to 8 );
  signal xbar_to_m09_couplers_ARADDR : STD_LOGIC_VECTOR ( 399 downto 360 );
  signal xbar_to_m09_couplers_ARBURST : STD_LOGIC_VECTOR ( 19 downto 18 );
  signal xbar_to_m09_couplers_ARCACHE : STD_LOGIC_VECTOR ( 39 downto 36 );
  signal xbar_to_m09_couplers_ARID : STD_LOGIC_VECTOR ( 9 to 9 );
  signal xbar_to_m09_couplers_ARLEN : STD_LOGIC_VECTOR ( 79 downto 72 );
  signal xbar_to_m09_couplers_ARLOCK : STD_LOGIC_VECTOR ( 9 to 9 );
  signal xbar_to_m09_couplers_ARPROT : STD_LOGIC_VECTOR ( 29 downto 27 );
  signal xbar_to_m09_couplers_ARQOS : STD_LOGIC_VECTOR ( 39 downto 36 );
  signal xbar_to_m09_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m09_couplers_ARREGION : STD_LOGIC_VECTOR ( 39 downto 36 );
  signal xbar_to_m09_couplers_ARSIZE : STD_LOGIC_VECTOR ( 29 downto 27 );
  signal xbar_to_m09_couplers_ARVALID : STD_LOGIC_VECTOR ( 9 to 9 );
  signal xbar_to_m09_couplers_AWADDR : STD_LOGIC_VECTOR ( 399 downto 360 );
  signal xbar_to_m09_couplers_AWBURST : STD_LOGIC_VECTOR ( 19 downto 18 );
  signal xbar_to_m09_couplers_AWCACHE : STD_LOGIC_VECTOR ( 39 downto 36 );
  signal xbar_to_m09_couplers_AWID : STD_LOGIC_VECTOR ( 9 to 9 );
  signal xbar_to_m09_couplers_AWLEN : STD_LOGIC_VECTOR ( 79 downto 72 );
  signal xbar_to_m09_couplers_AWLOCK : STD_LOGIC_VECTOR ( 9 to 9 );
  signal xbar_to_m09_couplers_AWPROT : STD_LOGIC_VECTOR ( 29 downto 27 );
  signal xbar_to_m09_couplers_AWQOS : STD_LOGIC_VECTOR ( 39 downto 36 );
  signal xbar_to_m09_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m09_couplers_AWREGION : STD_LOGIC_VECTOR ( 39 downto 36 );
  signal xbar_to_m09_couplers_AWSIZE : STD_LOGIC_VECTOR ( 29 downto 27 );
  signal xbar_to_m09_couplers_AWVALID : STD_LOGIC_VECTOR ( 9 to 9 );
  signal xbar_to_m09_couplers_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m09_couplers_BREADY : STD_LOGIC_VECTOR ( 9 to 9 );
  signal xbar_to_m09_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m09_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m09_couplers_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal xbar_to_m09_couplers_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m09_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m09_couplers_RREADY : STD_LOGIC_VECTOR ( 9 to 9 );
  signal xbar_to_m09_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m09_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m09_couplers_WDATA : STD_LOGIC_VECTOR ( 5119 downto 4608 );
  signal xbar_to_m09_couplers_WLAST : STD_LOGIC_VECTOR ( 9 to 9 );
  signal xbar_to_m09_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m09_couplers_WSTRB : STD_LOGIC_VECTOR ( 639 downto 576 );
  signal xbar_to_m09_couplers_WVALID : STD_LOGIC_VECTOR ( 9 to 9 );
  signal xbar_to_m10_couplers_ARADDR : STD_LOGIC_VECTOR ( 439 downto 400 );
  signal xbar_to_m10_couplers_ARBURST : STD_LOGIC_VECTOR ( 21 downto 20 );
  signal xbar_to_m10_couplers_ARCACHE : STD_LOGIC_VECTOR ( 43 downto 40 );
  signal xbar_to_m10_couplers_ARID : STD_LOGIC_VECTOR ( 10 to 10 );
  signal xbar_to_m10_couplers_ARLEN : STD_LOGIC_VECTOR ( 87 downto 80 );
  signal xbar_to_m10_couplers_ARLOCK : STD_LOGIC_VECTOR ( 10 to 10 );
  signal xbar_to_m10_couplers_ARPROT : STD_LOGIC_VECTOR ( 32 downto 30 );
  signal xbar_to_m10_couplers_ARQOS : STD_LOGIC_VECTOR ( 43 downto 40 );
  signal xbar_to_m10_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m10_couplers_ARREGION : STD_LOGIC_VECTOR ( 43 downto 40 );
  signal xbar_to_m10_couplers_ARSIZE : STD_LOGIC_VECTOR ( 32 downto 30 );
  signal xbar_to_m10_couplers_ARVALID : STD_LOGIC_VECTOR ( 10 to 10 );
  signal xbar_to_m10_couplers_AWADDR : STD_LOGIC_VECTOR ( 439 downto 400 );
  signal xbar_to_m10_couplers_AWBURST : STD_LOGIC_VECTOR ( 21 downto 20 );
  signal xbar_to_m10_couplers_AWCACHE : STD_LOGIC_VECTOR ( 43 downto 40 );
  signal xbar_to_m10_couplers_AWID : STD_LOGIC_VECTOR ( 10 to 10 );
  signal xbar_to_m10_couplers_AWLEN : STD_LOGIC_VECTOR ( 87 downto 80 );
  signal xbar_to_m10_couplers_AWLOCK : STD_LOGIC_VECTOR ( 10 to 10 );
  signal xbar_to_m10_couplers_AWPROT : STD_LOGIC_VECTOR ( 32 downto 30 );
  signal xbar_to_m10_couplers_AWQOS : STD_LOGIC_VECTOR ( 43 downto 40 );
  signal xbar_to_m10_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m10_couplers_AWREGION : STD_LOGIC_VECTOR ( 43 downto 40 );
  signal xbar_to_m10_couplers_AWSIZE : STD_LOGIC_VECTOR ( 32 downto 30 );
  signal xbar_to_m10_couplers_AWVALID : STD_LOGIC_VECTOR ( 10 to 10 );
  signal xbar_to_m10_couplers_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m10_couplers_BREADY : STD_LOGIC_VECTOR ( 10 to 10 );
  signal xbar_to_m10_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m10_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m10_couplers_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal xbar_to_m10_couplers_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m10_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m10_couplers_RREADY : STD_LOGIC_VECTOR ( 10 to 10 );
  signal xbar_to_m10_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m10_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m10_couplers_WDATA : STD_LOGIC_VECTOR ( 5631 downto 5120 );
  signal xbar_to_m10_couplers_WLAST : STD_LOGIC_VECTOR ( 10 to 10 );
  signal xbar_to_m10_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m10_couplers_WSTRB : STD_LOGIC_VECTOR ( 703 downto 640 );
  signal xbar_to_m10_couplers_WVALID : STD_LOGIC_VECTOR ( 10 to 10 );
  signal xbar_to_m11_couplers_ARADDR : STD_LOGIC_VECTOR ( 479 downto 440 );
  signal xbar_to_m11_couplers_ARBURST : STD_LOGIC_VECTOR ( 23 downto 22 );
  signal xbar_to_m11_couplers_ARCACHE : STD_LOGIC_VECTOR ( 47 downto 44 );
  signal xbar_to_m11_couplers_ARID : STD_LOGIC_VECTOR ( 11 to 11 );
  signal xbar_to_m11_couplers_ARLEN : STD_LOGIC_VECTOR ( 95 downto 88 );
  signal xbar_to_m11_couplers_ARLOCK : STD_LOGIC_VECTOR ( 11 to 11 );
  signal xbar_to_m11_couplers_ARPROT : STD_LOGIC_VECTOR ( 35 downto 33 );
  signal xbar_to_m11_couplers_ARQOS : STD_LOGIC_VECTOR ( 47 downto 44 );
  signal xbar_to_m11_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m11_couplers_ARREGION : STD_LOGIC_VECTOR ( 47 downto 44 );
  signal xbar_to_m11_couplers_ARSIZE : STD_LOGIC_VECTOR ( 35 downto 33 );
  signal xbar_to_m11_couplers_ARVALID : STD_LOGIC_VECTOR ( 11 to 11 );
  signal xbar_to_m11_couplers_AWADDR : STD_LOGIC_VECTOR ( 479 downto 440 );
  signal xbar_to_m11_couplers_AWBURST : STD_LOGIC_VECTOR ( 23 downto 22 );
  signal xbar_to_m11_couplers_AWCACHE : STD_LOGIC_VECTOR ( 47 downto 44 );
  signal xbar_to_m11_couplers_AWID : STD_LOGIC_VECTOR ( 11 to 11 );
  signal xbar_to_m11_couplers_AWLEN : STD_LOGIC_VECTOR ( 95 downto 88 );
  signal xbar_to_m11_couplers_AWLOCK : STD_LOGIC_VECTOR ( 11 to 11 );
  signal xbar_to_m11_couplers_AWPROT : STD_LOGIC_VECTOR ( 35 downto 33 );
  signal xbar_to_m11_couplers_AWQOS : STD_LOGIC_VECTOR ( 47 downto 44 );
  signal xbar_to_m11_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m11_couplers_AWREGION : STD_LOGIC_VECTOR ( 47 downto 44 );
  signal xbar_to_m11_couplers_AWSIZE : STD_LOGIC_VECTOR ( 35 downto 33 );
  signal xbar_to_m11_couplers_AWVALID : STD_LOGIC_VECTOR ( 11 to 11 );
  signal xbar_to_m11_couplers_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m11_couplers_BREADY : STD_LOGIC_VECTOR ( 11 to 11 );
  signal xbar_to_m11_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m11_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m11_couplers_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal xbar_to_m11_couplers_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m11_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m11_couplers_RREADY : STD_LOGIC_VECTOR ( 11 to 11 );
  signal xbar_to_m11_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m11_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m11_couplers_WDATA : STD_LOGIC_VECTOR ( 6143 downto 5632 );
  signal xbar_to_m11_couplers_WLAST : STD_LOGIC_VECTOR ( 11 to 11 );
  signal xbar_to_m11_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m11_couplers_WSTRB : STD_LOGIC_VECTOR ( 767 downto 704 );
  signal xbar_to_m11_couplers_WVALID : STD_LOGIC_VECTOR ( 11 to 11 );
  signal xbar_to_m12_couplers_ARADDR : STD_LOGIC_VECTOR ( 519 downto 480 );
  signal xbar_to_m12_couplers_ARBURST : STD_LOGIC_VECTOR ( 25 downto 24 );
  signal xbar_to_m12_couplers_ARCACHE : STD_LOGIC_VECTOR ( 51 downto 48 );
  signal xbar_to_m12_couplers_ARID : STD_LOGIC_VECTOR ( 12 to 12 );
  signal xbar_to_m12_couplers_ARLEN : STD_LOGIC_VECTOR ( 103 downto 96 );
  signal xbar_to_m12_couplers_ARLOCK : STD_LOGIC_VECTOR ( 12 to 12 );
  signal xbar_to_m12_couplers_ARPROT : STD_LOGIC_VECTOR ( 38 downto 36 );
  signal xbar_to_m12_couplers_ARQOS : STD_LOGIC_VECTOR ( 51 downto 48 );
  signal xbar_to_m12_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m12_couplers_ARREGION : STD_LOGIC_VECTOR ( 51 downto 48 );
  signal xbar_to_m12_couplers_ARSIZE : STD_LOGIC_VECTOR ( 38 downto 36 );
  signal xbar_to_m12_couplers_ARVALID : STD_LOGIC_VECTOR ( 12 to 12 );
  signal xbar_to_m12_couplers_AWADDR : STD_LOGIC_VECTOR ( 519 downto 480 );
  signal xbar_to_m12_couplers_AWBURST : STD_LOGIC_VECTOR ( 25 downto 24 );
  signal xbar_to_m12_couplers_AWCACHE : STD_LOGIC_VECTOR ( 51 downto 48 );
  signal xbar_to_m12_couplers_AWID : STD_LOGIC_VECTOR ( 12 to 12 );
  signal xbar_to_m12_couplers_AWLEN : STD_LOGIC_VECTOR ( 103 downto 96 );
  signal xbar_to_m12_couplers_AWLOCK : STD_LOGIC_VECTOR ( 12 to 12 );
  signal xbar_to_m12_couplers_AWPROT : STD_LOGIC_VECTOR ( 38 downto 36 );
  signal xbar_to_m12_couplers_AWQOS : STD_LOGIC_VECTOR ( 51 downto 48 );
  signal xbar_to_m12_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m12_couplers_AWREGION : STD_LOGIC_VECTOR ( 51 downto 48 );
  signal xbar_to_m12_couplers_AWSIZE : STD_LOGIC_VECTOR ( 38 downto 36 );
  signal xbar_to_m12_couplers_AWVALID : STD_LOGIC_VECTOR ( 12 to 12 );
  signal xbar_to_m12_couplers_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m12_couplers_BREADY : STD_LOGIC_VECTOR ( 12 to 12 );
  signal xbar_to_m12_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m12_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m12_couplers_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal xbar_to_m12_couplers_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m12_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m12_couplers_RREADY : STD_LOGIC_VECTOR ( 12 to 12 );
  signal xbar_to_m12_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m12_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m12_couplers_WDATA : STD_LOGIC_VECTOR ( 6655 downto 6144 );
  signal xbar_to_m12_couplers_WLAST : STD_LOGIC_VECTOR ( 12 to 12 );
  signal xbar_to_m12_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m12_couplers_WSTRB : STD_LOGIC_VECTOR ( 831 downto 768 );
  signal xbar_to_m12_couplers_WVALID : STD_LOGIC_VECTOR ( 12 to 12 );
  signal xbar_to_m13_couplers_ARADDR : STD_LOGIC_VECTOR ( 559 downto 520 );
  signal xbar_to_m13_couplers_ARBURST : STD_LOGIC_VECTOR ( 27 downto 26 );
  signal xbar_to_m13_couplers_ARCACHE : STD_LOGIC_VECTOR ( 55 downto 52 );
  signal xbar_to_m13_couplers_ARID : STD_LOGIC_VECTOR ( 13 to 13 );
  signal xbar_to_m13_couplers_ARLEN : STD_LOGIC_VECTOR ( 111 downto 104 );
  signal xbar_to_m13_couplers_ARLOCK : STD_LOGIC_VECTOR ( 13 to 13 );
  signal xbar_to_m13_couplers_ARPROT : STD_LOGIC_VECTOR ( 41 downto 39 );
  signal xbar_to_m13_couplers_ARQOS : STD_LOGIC_VECTOR ( 55 downto 52 );
  signal xbar_to_m13_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m13_couplers_ARREGION : STD_LOGIC_VECTOR ( 55 downto 52 );
  signal xbar_to_m13_couplers_ARSIZE : STD_LOGIC_VECTOR ( 41 downto 39 );
  signal xbar_to_m13_couplers_ARVALID : STD_LOGIC_VECTOR ( 13 to 13 );
  signal xbar_to_m13_couplers_AWADDR : STD_LOGIC_VECTOR ( 559 downto 520 );
  signal xbar_to_m13_couplers_AWBURST : STD_LOGIC_VECTOR ( 27 downto 26 );
  signal xbar_to_m13_couplers_AWCACHE : STD_LOGIC_VECTOR ( 55 downto 52 );
  signal xbar_to_m13_couplers_AWID : STD_LOGIC_VECTOR ( 13 to 13 );
  signal xbar_to_m13_couplers_AWLEN : STD_LOGIC_VECTOR ( 111 downto 104 );
  signal xbar_to_m13_couplers_AWLOCK : STD_LOGIC_VECTOR ( 13 to 13 );
  signal xbar_to_m13_couplers_AWPROT : STD_LOGIC_VECTOR ( 41 downto 39 );
  signal xbar_to_m13_couplers_AWQOS : STD_LOGIC_VECTOR ( 55 downto 52 );
  signal xbar_to_m13_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m13_couplers_AWREGION : STD_LOGIC_VECTOR ( 55 downto 52 );
  signal xbar_to_m13_couplers_AWSIZE : STD_LOGIC_VECTOR ( 41 downto 39 );
  signal xbar_to_m13_couplers_AWVALID : STD_LOGIC_VECTOR ( 13 to 13 );
  signal xbar_to_m13_couplers_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m13_couplers_BREADY : STD_LOGIC_VECTOR ( 13 to 13 );
  signal xbar_to_m13_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m13_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m13_couplers_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal xbar_to_m13_couplers_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m13_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m13_couplers_RREADY : STD_LOGIC_VECTOR ( 13 to 13 );
  signal xbar_to_m13_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m13_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m13_couplers_WDATA : STD_LOGIC_VECTOR ( 7167 downto 6656 );
  signal xbar_to_m13_couplers_WLAST : STD_LOGIC_VECTOR ( 13 to 13 );
  signal xbar_to_m13_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m13_couplers_WSTRB : STD_LOGIC_VECTOR ( 895 downto 832 );
  signal xbar_to_m13_couplers_WVALID : STD_LOGIC_VECTOR ( 13 to 13 );
  signal xbar_to_m14_couplers_ARADDR : STD_LOGIC_VECTOR ( 599 downto 560 );
  signal xbar_to_m14_couplers_ARBURST : STD_LOGIC_VECTOR ( 29 downto 28 );
  signal xbar_to_m14_couplers_ARCACHE : STD_LOGIC_VECTOR ( 59 downto 56 );
  signal xbar_to_m14_couplers_ARID : STD_LOGIC_VECTOR ( 14 to 14 );
  signal xbar_to_m14_couplers_ARLEN : STD_LOGIC_VECTOR ( 119 downto 112 );
  signal xbar_to_m14_couplers_ARLOCK : STD_LOGIC_VECTOR ( 14 to 14 );
  signal xbar_to_m14_couplers_ARPROT : STD_LOGIC_VECTOR ( 44 downto 42 );
  signal xbar_to_m14_couplers_ARQOS : STD_LOGIC_VECTOR ( 59 downto 56 );
  signal xbar_to_m14_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m14_couplers_ARREGION : STD_LOGIC_VECTOR ( 59 downto 56 );
  signal xbar_to_m14_couplers_ARSIZE : STD_LOGIC_VECTOR ( 44 downto 42 );
  signal xbar_to_m14_couplers_ARVALID : STD_LOGIC_VECTOR ( 14 to 14 );
  signal xbar_to_m14_couplers_AWADDR : STD_LOGIC_VECTOR ( 599 downto 560 );
  signal xbar_to_m14_couplers_AWBURST : STD_LOGIC_VECTOR ( 29 downto 28 );
  signal xbar_to_m14_couplers_AWCACHE : STD_LOGIC_VECTOR ( 59 downto 56 );
  signal xbar_to_m14_couplers_AWID : STD_LOGIC_VECTOR ( 14 to 14 );
  signal xbar_to_m14_couplers_AWLEN : STD_LOGIC_VECTOR ( 119 downto 112 );
  signal xbar_to_m14_couplers_AWLOCK : STD_LOGIC_VECTOR ( 14 to 14 );
  signal xbar_to_m14_couplers_AWPROT : STD_LOGIC_VECTOR ( 44 downto 42 );
  signal xbar_to_m14_couplers_AWQOS : STD_LOGIC_VECTOR ( 59 downto 56 );
  signal xbar_to_m14_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m14_couplers_AWREGION : STD_LOGIC_VECTOR ( 59 downto 56 );
  signal xbar_to_m14_couplers_AWSIZE : STD_LOGIC_VECTOR ( 44 downto 42 );
  signal xbar_to_m14_couplers_AWVALID : STD_LOGIC_VECTOR ( 14 to 14 );
  signal xbar_to_m14_couplers_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m14_couplers_BREADY : STD_LOGIC_VECTOR ( 14 to 14 );
  signal xbar_to_m14_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m14_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m14_couplers_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal xbar_to_m14_couplers_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m14_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m14_couplers_RREADY : STD_LOGIC_VECTOR ( 14 to 14 );
  signal xbar_to_m14_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m14_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m14_couplers_WDATA : STD_LOGIC_VECTOR ( 7679 downto 7168 );
  signal xbar_to_m14_couplers_WLAST : STD_LOGIC_VECTOR ( 14 to 14 );
  signal xbar_to_m14_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m14_couplers_WSTRB : STD_LOGIC_VECTOR ( 959 downto 896 );
  signal xbar_to_m14_couplers_WVALID : STD_LOGIC_VECTOR ( 14 to 14 );
  signal xbar_to_m15_couplers_ARADDR : STD_LOGIC_VECTOR ( 639 downto 600 );
  signal xbar_to_m15_couplers_ARBURST : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal xbar_to_m15_couplers_ARCACHE : STD_LOGIC_VECTOR ( 63 downto 60 );
  signal xbar_to_m15_couplers_ARID : STD_LOGIC_VECTOR ( 15 to 15 );
  signal xbar_to_m15_couplers_ARLEN : STD_LOGIC_VECTOR ( 127 downto 120 );
  signal xbar_to_m15_couplers_ARLOCK : STD_LOGIC_VECTOR ( 15 to 15 );
  signal xbar_to_m15_couplers_ARPROT : STD_LOGIC_VECTOR ( 47 downto 45 );
  signal xbar_to_m15_couplers_ARQOS : STD_LOGIC_VECTOR ( 63 downto 60 );
  signal xbar_to_m15_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m15_couplers_ARREGION : STD_LOGIC_VECTOR ( 63 downto 60 );
  signal xbar_to_m15_couplers_ARSIZE : STD_LOGIC_VECTOR ( 47 downto 45 );
  signal xbar_to_m15_couplers_ARVALID : STD_LOGIC_VECTOR ( 15 to 15 );
  signal xbar_to_m15_couplers_AWADDR : STD_LOGIC_VECTOR ( 639 downto 600 );
  signal xbar_to_m15_couplers_AWBURST : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal xbar_to_m15_couplers_AWCACHE : STD_LOGIC_VECTOR ( 63 downto 60 );
  signal xbar_to_m15_couplers_AWID : STD_LOGIC_VECTOR ( 15 to 15 );
  signal xbar_to_m15_couplers_AWLEN : STD_LOGIC_VECTOR ( 127 downto 120 );
  signal xbar_to_m15_couplers_AWLOCK : STD_LOGIC_VECTOR ( 15 to 15 );
  signal xbar_to_m15_couplers_AWPROT : STD_LOGIC_VECTOR ( 47 downto 45 );
  signal xbar_to_m15_couplers_AWQOS : STD_LOGIC_VECTOR ( 63 downto 60 );
  signal xbar_to_m15_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m15_couplers_AWREGION : STD_LOGIC_VECTOR ( 63 downto 60 );
  signal xbar_to_m15_couplers_AWSIZE : STD_LOGIC_VECTOR ( 47 downto 45 );
  signal xbar_to_m15_couplers_AWVALID : STD_LOGIC_VECTOR ( 15 to 15 );
  signal xbar_to_m15_couplers_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m15_couplers_BREADY : STD_LOGIC_VECTOR ( 15 to 15 );
  signal xbar_to_m15_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m15_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m15_couplers_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal xbar_to_m15_couplers_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m15_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m15_couplers_RREADY : STD_LOGIC_VECTOR ( 15 to 15 );
  signal xbar_to_m15_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m15_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m15_couplers_WDATA : STD_LOGIC_VECTOR ( 8191 downto 7680 );
  signal xbar_to_m15_couplers_WLAST : STD_LOGIC_VECTOR ( 15 to 15 );
  signal xbar_to_m15_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m15_couplers_WSTRB : STD_LOGIC_VECTOR ( 1023 downto 960 );
  signal xbar_to_m15_couplers_WVALID : STD_LOGIC_VECTOR ( 15 to 15 );
  signal NLW_xbar_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_xbar_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  M00_ACLK_1 <= M00_ACLK;
  M00_ARESETN_1 <= M00_ARESETN;
  M00_AXI_araddr(12 downto 0) <= m00_couplers_to_ps8_0_axi_periph1_ARADDR(12 downto 0);
  M00_AXI_arburst(1 downto 0) <= m00_couplers_to_ps8_0_axi_periph1_ARBURST(1 downto 0);
  M00_AXI_arcache(3 downto 0) <= m00_couplers_to_ps8_0_axi_periph1_ARCACHE(3 downto 0);
  M00_AXI_arlen(7 downto 0) <= m00_couplers_to_ps8_0_axi_periph1_ARLEN(7 downto 0);
  M00_AXI_arlock <= m00_couplers_to_ps8_0_axi_periph1_ARLOCK;
  M00_AXI_arprot(2 downto 0) <= m00_couplers_to_ps8_0_axi_periph1_ARPROT(2 downto 0);
  M00_AXI_arsize(2 downto 0) <= m00_couplers_to_ps8_0_axi_periph1_ARSIZE(2 downto 0);
  M00_AXI_arvalid <= m00_couplers_to_ps8_0_axi_periph1_ARVALID;
  M00_AXI_awaddr(12 downto 0) <= m00_couplers_to_ps8_0_axi_periph1_AWADDR(12 downto 0);
  M00_AXI_awburst(1 downto 0) <= m00_couplers_to_ps8_0_axi_periph1_AWBURST(1 downto 0);
  M00_AXI_awcache(3 downto 0) <= m00_couplers_to_ps8_0_axi_periph1_AWCACHE(3 downto 0);
  M00_AXI_awlen(7 downto 0) <= m00_couplers_to_ps8_0_axi_periph1_AWLEN(7 downto 0);
  M00_AXI_awlock <= m00_couplers_to_ps8_0_axi_periph1_AWLOCK;
  M00_AXI_awprot(2 downto 0) <= m00_couplers_to_ps8_0_axi_periph1_AWPROT(2 downto 0);
  M00_AXI_awsize(2 downto 0) <= m00_couplers_to_ps8_0_axi_periph1_AWSIZE(2 downto 0);
  M00_AXI_awvalid <= m00_couplers_to_ps8_0_axi_periph1_AWVALID;
  M00_AXI_bready <= m00_couplers_to_ps8_0_axi_periph1_BREADY;
  M00_AXI_rready <= m00_couplers_to_ps8_0_axi_periph1_RREADY;
  M00_AXI_wdata(31 downto 0) <= m00_couplers_to_ps8_0_axi_periph1_WDATA(31 downto 0);
  M00_AXI_wlast <= m00_couplers_to_ps8_0_axi_periph1_WLAST;
  M00_AXI_wstrb(3 downto 0) <= m00_couplers_to_ps8_0_axi_periph1_WSTRB(3 downto 0);
  M00_AXI_wvalid <= m00_couplers_to_ps8_0_axi_periph1_WVALID;
  M01_ACLK_1 <= M01_ACLK;
  M01_ARESETN_1 <= M01_ARESETN;
  M01_AXI_araddr(39 downto 0) <= m01_couplers_to_ps8_0_axi_periph1_ARADDR(39 downto 0);
  M01_AXI_arvalid <= m01_couplers_to_ps8_0_axi_periph1_ARVALID;
  M01_AXI_awaddr(39 downto 0) <= m01_couplers_to_ps8_0_axi_periph1_AWADDR(39 downto 0);
  M01_AXI_awvalid <= m01_couplers_to_ps8_0_axi_periph1_AWVALID;
  M01_AXI_bready <= m01_couplers_to_ps8_0_axi_periph1_BREADY;
  M01_AXI_rready <= m01_couplers_to_ps8_0_axi_periph1_RREADY;
  M01_AXI_wdata(31 downto 0) <= m01_couplers_to_ps8_0_axi_periph1_WDATA(31 downto 0);
  M01_AXI_wstrb(3 downto 0) <= m01_couplers_to_ps8_0_axi_periph1_WSTRB(3 downto 0);
  M01_AXI_wvalid <= m01_couplers_to_ps8_0_axi_periph1_WVALID;
  M02_ACLK_1 <= M02_ACLK;
  M02_ARESETN_1 <= M02_ARESETN;
  M02_AXI_araddr(17 downto 0) <= m02_couplers_to_ps8_0_axi_periph1_ARADDR(17 downto 0);
  M02_AXI_arvalid <= m02_couplers_to_ps8_0_axi_periph1_ARVALID;
  M02_AXI_awaddr(17 downto 0) <= m02_couplers_to_ps8_0_axi_periph1_AWADDR(17 downto 0);
  M02_AXI_awvalid <= m02_couplers_to_ps8_0_axi_periph1_AWVALID;
  M02_AXI_bready <= m02_couplers_to_ps8_0_axi_periph1_BREADY;
  M02_AXI_rready <= m02_couplers_to_ps8_0_axi_periph1_RREADY;
  M02_AXI_wdata(31 downto 0) <= m02_couplers_to_ps8_0_axi_periph1_WDATA(31 downto 0);
  M02_AXI_wstrb(3 downto 0) <= m02_couplers_to_ps8_0_axi_periph1_WSTRB(3 downto 0);
  M02_AXI_wvalid <= m02_couplers_to_ps8_0_axi_periph1_WVALID;
  M03_ACLK_1 <= M03_ACLK;
  M03_ARESETN_1 <= M03_ARESETN;
  M03_AXI_araddr(14 downto 0) <= m03_couplers_to_ps8_0_axi_periph1_ARADDR(14 downto 0);
  M03_AXI_arburst(1 downto 0) <= m03_couplers_to_ps8_0_axi_periph1_ARBURST(1 downto 0);
  M03_AXI_arcache(3 downto 0) <= m03_couplers_to_ps8_0_axi_periph1_ARCACHE(3 downto 0);
  M03_AXI_arlen(7 downto 0) <= m03_couplers_to_ps8_0_axi_periph1_ARLEN(7 downto 0);
  M03_AXI_arlock <= m03_couplers_to_ps8_0_axi_periph1_ARLOCK;
  M03_AXI_arprot(2 downto 0) <= m03_couplers_to_ps8_0_axi_periph1_ARPROT(2 downto 0);
  M03_AXI_arsize(2 downto 0) <= m03_couplers_to_ps8_0_axi_periph1_ARSIZE(2 downto 0);
  M03_AXI_arvalid <= m03_couplers_to_ps8_0_axi_periph1_ARVALID;
  M03_AXI_awaddr(14 downto 0) <= m03_couplers_to_ps8_0_axi_periph1_AWADDR(14 downto 0);
  M03_AXI_awburst(1 downto 0) <= m03_couplers_to_ps8_0_axi_periph1_AWBURST(1 downto 0);
  M03_AXI_awcache(3 downto 0) <= m03_couplers_to_ps8_0_axi_periph1_AWCACHE(3 downto 0);
  M03_AXI_awlen(7 downto 0) <= m03_couplers_to_ps8_0_axi_periph1_AWLEN(7 downto 0);
  M03_AXI_awlock <= m03_couplers_to_ps8_0_axi_periph1_AWLOCK;
  M03_AXI_awprot(2 downto 0) <= m03_couplers_to_ps8_0_axi_periph1_AWPROT(2 downto 0);
  M03_AXI_awsize(2 downto 0) <= m03_couplers_to_ps8_0_axi_periph1_AWSIZE(2 downto 0);
  M03_AXI_awvalid <= m03_couplers_to_ps8_0_axi_periph1_AWVALID;
  M03_AXI_bready <= m03_couplers_to_ps8_0_axi_periph1_BREADY;
  M03_AXI_rready <= m03_couplers_to_ps8_0_axi_periph1_RREADY;
  M03_AXI_wdata(127 downto 0) <= m03_couplers_to_ps8_0_axi_periph1_WDATA(127 downto 0);
  M03_AXI_wlast <= m03_couplers_to_ps8_0_axi_periph1_WLAST;
  M03_AXI_wstrb(15 downto 0) <= m03_couplers_to_ps8_0_axi_periph1_WSTRB(15 downto 0);
  M03_AXI_wvalid <= m03_couplers_to_ps8_0_axi_periph1_WVALID;
  M04_ACLK_1 <= M04_ACLK;
  M04_ARESETN_1 <= M04_ARESETN;
  M04_AXI_araddr(31 downto 0) <= m04_couplers_to_ps8_0_axi_periph1_ARADDR(31 downto 0);
  M04_AXI_arburst(1 downto 0) <= m04_couplers_to_ps8_0_axi_periph1_ARBURST(1 downto 0);
  M04_AXI_arcache(3 downto 0) <= m04_couplers_to_ps8_0_axi_periph1_ARCACHE(3 downto 0);
  M04_AXI_arid(0) <= m04_couplers_to_ps8_0_axi_periph1_ARID(0);
  M04_AXI_arlen(7 downto 0) <= m04_couplers_to_ps8_0_axi_periph1_ARLEN(7 downto 0);
  M04_AXI_arlock(0) <= m04_couplers_to_ps8_0_axi_periph1_ARLOCK(0);
  M04_AXI_arprot(2 downto 0) <= m04_couplers_to_ps8_0_axi_periph1_ARPROT(2 downto 0);
  M04_AXI_arqos(3 downto 0) <= m04_couplers_to_ps8_0_axi_periph1_ARQOS(3 downto 0);
  M04_AXI_arsize(2 downto 0) <= m04_couplers_to_ps8_0_axi_periph1_ARSIZE(2 downto 0);
  M04_AXI_arvalid <= m04_couplers_to_ps8_0_axi_periph1_ARVALID;
  M04_AXI_awaddr(31 downto 0) <= m04_couplers_to_ps8_0_axi_periph1_AWADDR(31 downto 0);
  M04_AXI_awburst(1 downto 0) <= m04_couplers_to_ps8_0_axi_periph1_AWBURST(1 downto 0);
  M04_AXI_awcache(3 downto 0) <= m04_couplers_to_ps8_0_axi_periph1_AWCACHE(3 downto 0);
  M04_AXI_awid(0) <= m04_couplers_to_ps8_0_axi_periph1_AWID(0);
  M04_AXI_awlen(7 downto 0) <= m04_couplers_to_ps8_0_axi_periph1_AWLEN(7 downto 0);
  M04_AXI_awlock(0) <= m04_couplers_to_ps8_0_axi_periph1_AWLOCK(0);
  M04_AXI_awprot(2 downto 0) <= m04_couplers_to_ps8_0_axi_periph1_AWPROT(2 downto 0);
  M04_AXI_awqos(3 downto 0) <= m04_couplers_to_ps8_0_axi_periph1_AWQOS(3 downto 0);
  M04_AXI_awsize(2 downto 0) <= m04_couplers_to_ps8_0_axi_periph1_AWSIZE(2 downto 0);
  M04_AXI_awvalid <= m04_couplers_to_ps8_0_axi_periph1_AWVALID;
  M04_AXI_bready <= m04_couplers_to_ps8_0_axi_periph1_BREADY;
  M04_AXI_rready <= m04_couplers_to_ps8_0_axi_periph1_RREADY;
  M04_AXI_wdata(511 downto 0) <= m04_couplers_to_ps8_0_axi_periph1_WDATA(511 downto 0);
  M04_AXI_wlast <= m04_couplers_to_ps8_0_axi_periph1_WLAST;
  M04_AXI_wstrb(63 downto 0) <= m04_couplers_to_ps8_0_axi_periph1_WSTRB(63 downto 0);
  M04_AXI_wvalid <= m04_couplers_to_ps8_0_axi_periph1_WVALID;
  M05_ACLK_1 <= M05_ACLK;
  M05_ARESETN_1 <= M05_ARESETN;
  M05_AXI_araddr(39 downto 0) <= m05_couplers_to_ps8_0_axi_periph1_ARADDR(39 downto 0);
  M05_AXI_arprot(2 downto 0) <= m05_couplers_to_ps8_0_axi_periph1_ARPROT(2 downto 0);
  M05_AXI_arvalid <= m05_couplers_to_ps8_0_axi_periph1_ARVALID;
  M05_AXI_awaddr(39 downto 0) <= m05_couplers_to_ps8_0_axi_periph1_AWADDR(39 downto 0);
  M05_AXI_awprot(2 downto 0) <= m05_couplers_to_ps8_0_axi_periph1_AWPROT(2 downto 0);
  M05_AXI_awvalid <= m05_couplers_to_ps8_0_axi_periph1_AWVALID;
  M05_AXI_bready <= m05_couplers_to_ps8_0_axi_periph1_BREADY;
  M05_AXI_rready <= m05_couplers_to_ps8_0_axi_periph1_RREADY;
  M05_AXI_wdata(31 downto 0) <= m05_couplers_to_ps8_0_axi_periph1_WDATA(31 downto 0);
  M05_AXI_wstrb(3 downto 0) <= m05_couplers_to_ps8_0_axi_periph1_WSTRB(3 downto 0);
  M05_AXI_wvalid <= m05_couplers_to_ps8_0_axi_periph1_WVALID;
  M06_ACLK_1 <= M06_ACLK;
  M06_ARESETN_1 <= M06_ARESETN;
  M06_AXI_araddr(14 downto 0) <= m06_couplers_to_ps8_0_axi_periph1_ARADDR(14 downto 0);
  M06_AXI_arburst(1 downto 0) <= m06_couplers_to_ps8_0_axi_periph1_ARBURST(1 downto 0);
  M06_AXI_arcache(3 downto 0) <= m06_couplers_to_ps8_0_axi_periph1_ARCACHE(3 downto 0);
  M06_AXI_arlen(7 downto 0) <= m06_couplers_to_ps8_0_axi_periph1_ARLEN(7 downto 0);
  M06_AXI_arlock <= m06_couplers_to_ps8_0_axi_periph1_ARLOCK;
  M06_AXI_arprot(2 downto 0) <= m06_couplers_to_ps8_0_axi_periph1_ARPROT(2 downto 0);
  M06_AXI_arsize(2 downto 0) <= m06_couplers_to_ps8_0_axi_periph1_ARSIZE(2 downto 0);
  M06_AXI_arvalid <= m06_couplers_to_ps8_0_axi_periph1_ARVALID;
  M06_AXI_awaddr(14 downto 0) <= m06_couplers_to_ps8_0_axi_periph1_AWADDR(14 downto 0);
  M06_AXI_awburst(1 downto 0) <= m06_couplers_to_ps8_0_axi_periph1_AWBURST(1 downto 0);
  M06_AXI_awcache(3 downto 0) <= m06_couplers_to_ps8_0_axi_periph1_AWCACHE(3 downto 0);
  M06_AXI_awlen(7 downto 0) <= m06_couplers_to_ps8_0_axi_periph1_AWLEN(7 downto 0);
  M06_AXI_awlock <= m06_couplers_to_ps8_0_axi_periph1_AWLOCK;
  M06_AXI_awprot(2 downto 0) <= m06_couplers_to_ps8_0_axi_periph1_AWPROT(2 downto 0);
  M06_AXI_awsize(2 downto 0) <= m06_couplers_to_ps8_0_axi_periph1_AWSIZE(2 downto 0);
  M06_AXI_awvalid <= m06_couplers_to_ps8_0_axi_periph1_AWVALID;
  M06_AXI_bready <= m06_couplers_to_ps8_0_axi_periph1_BREADY;
  M06_AXI_rready <= m06_couplers_to_ps8_0_axi_periph1_RREADY;
  M06_AXI_wdata(127 downto 0) <= m06_couplers_to_ps8_0_axi_periph1_WDATA(127 downto 0);
  M06_AXI_wlast <= m06_couplers_to_ps8_0_axi_periph1_WLAST;
  M06_AXI_wstrb(15 downto 0) <= m06_couplers_to_ps8_0_axi_periph1_WSTRB(15 downto 0);
  M06_AXI_wvalid <= m06_couplers_to_ps8_0_axi_periph1_WVALID;
  M07_ACLK_1 <= M07_ACLK;
  M07_ARESETN_1 <= M07_ARESETN;
  M07_AXI_araddr(12 downto 0) <= m07_couplers_to_ps8_0_axi_periph1_ARADDR(12 downto 0);
  M07_AXI_arburst(1 downto 0) <= m07_couplers_to_ps8_0_axi_periph1_ARBURST(1 downto 0);
  M07_AXI_arcache(3 downto 0) <= m07_couplers_to_ps8_0_axi_periph1_ARCACHE(3 downto 0);
  M07_AXI_arlen(7 downto 0) <= m07_couplers_to_ps8_0_axi_periph1_ARLEN(7 downto 0);
  M07_AXI_arlock <= m07_couplers_to_ps8_0_axi_periph1_ARLOCK;
  M07_AXI_arprot(2 downto 0) <= m07_couplers_to_ps8_0_axi_periph1_ARPROT(2 downto 0);
  M07_AXI_arsize(2 downto 0) <= m07_couplers_to_ps8_0_axi_periph1_ARSIZE(2 downto 0);
  M07_AXI_arvalid <= m07_couplers_to_ps8_0_axi_periph1_ARVALID;
  M07_AXI_awaddr(12 downto 0) <= m07_couplers_to_ps8_0_axi_periph1_AWADDR(12 downto 0);
  M07_AXI_awburst(1 downto 0) <= m07_couplers_to_ps8_0_axi_periph1_AWBURST(1 downto 0);
  M07_AXI_awcache(3 downto 0) <= m07_couplers_to_ps8_0_axi_periph1_AWCACHE(3 downto 0);
  M07_AXI_awlen(7 downto 0) <= m07_couplers_to_ps8_0_axi_periph1_AWLEN(7 downto 0);
  M07_AXI_awlock <= m07_couplers_to_ps8_0_axi_periph1_AWLOCK;
  M07_AXI_awprot(2 downto 0) <= m07_couplers_to_ps8_0_axi_periph1_AWPROT(2 downto 0);
  M07_AXI_awsize(2 downto 0) <= m07_couplers_to_ps8_0_axi_periph1_AWSIZE(2 downto 0);
  M07_AXI_awvalid <= m07_couplers_to_ps8_0_axi_periph1_AWVALID;
  M07_AXI_bready <= m07_couplers_to_ps8_0_axi_periph1_BREADY;
  M07_AXI_rready <= m07_couplers_to_ps8_0_axi_periph1_RREADY;
  M07_AXI_wdata(31 downto 0) <= m07_couplers_to_ps8_0_axi_periph1_WDATA(31 downto 0);
  M07_AXI_wlast <= m07_couplers_to_ps8_0_axi_periph1_WLAST;
  M07_AXI_wstrb(3 downto 0) <= m07_couplers_to_ps8_0_axi_periph1_WSTRB(3 downto 0);
  M07_AXI_wvalid <= m07_couplers_to_ps8_0_axi_periph1_WVALID;
  M08_ACLK_1 <= M08_ACLK;
  M08_ARESETN_1 <= M08_ARESETN;
  M08_AXI_araddr(39 downto 0) <= m08_couplers_to_ps8_0_axi_periph1_ARADDR(39 downto 0);
  M08_AXI_arvalid <= m08_couplers_to_ps8_0_axi_periph1_ARVALID;
  M08_AXI_awaddr(39 downto 0) <= m08_couplers_to_ps8_0_axi_periph1_AWADDR(39 downto 0);
  M08_AXI_awvalid <= m08_couplers_to_ps8_0_axi_periph1_AWVALID;
  M08_AXI_bready <= m08_couplers_to_ps8_0_axi_periph1_BREADY;
  M08_AXI_rready <= m08_couplers_to_ps8_0_axi_periph1_RREADY;
  M08_AXI_wdata(31 downto 0) <= m08_couplers_to_ps8_0_axi_periph1_WDATA(31 downto 0);
  M08_AXI_wstrb(3 downto 0) <= m08_couplers_to_ps8_0_axi_periph1_WSTRB(3 downto 0);
  M08_AXI_wvalid <= m08_couplers_to_ps8_0_axi_periph1_WVALID;
  M09_ACLK_1 <= M09_ACLK;
  M09_ARESETN_1 <= M09_ARESETN;
  M09_AXI_araddr(39 downto 0) <= m09_couplers_to_ps8_0_axi_periph1_ARADDR(39 downto 0);
  M09_AXI_arprot(2 downto 0) <= m09_couplers_to_ps8_0_axi_periph1_ARPROT(2 downto 0);
  M09_AXI_arvalid <= m09_couplers_to_ps8_0_axi_periph1_ARVALID;
  M09_AXI_awaddr(39 downto 0) <= m09_couplers_to_ps8_0_axi_periph1_AWADDR(39 downto 0);
  M09_AXI_awprot(2 downto 0) <= m09_couplers_to_ps8_0_axi_periph1_AWPROT(2 downto 0);
  M09_AXI_awvalid <= m09_couplers_to_ps8_0_axi_periph1_AWVALID;
  M09_AXI_bready <= m09_couplers_to_ps8_0_axi_periph1_BREADY;
  M09_AXI_rready <= m09_couplers_to_ps8_0_axi_periph1_RREADY;
  M09_AXI_wdata(31 downto 0) <= m09_couplers_to_ps8_0_axi_periph1_WDATA(31 downto 0);
  M09_AXI_wstrb(3 downto 0) <= m09_couplers_to_ps8_0_axi_periph1_WSTRB(3 downto 0);
  M09_AXI_wvalid <= m09_couplers_to_ps8_0_axi_periph1_WVALID;
  M10_ACLK_1 <= M10_ACLK;
  M10_ARESETN_1 <= M10_ARESETN;
  M10_AXI_araddr(39 downto 0) <= m10_couplers_to_ps8_0_axi_periph1_ARADDR(39 downto 0);
  M10_AXI_arvalid <= m10_couplers_to_ps8_0_axi_periph1_ARVALID;
  M10_AXI_awaddr(39 downto 0) <= m10_couplers_to_ps8_0_axi_periph1_AWADDR(39 downto 0);
  M10_AXI_awvalid <= m10_couplers_to_ps8_0_axi_periph1_AWVALID;
  M10_AXI_bready <= m10_couplers_to_ps8_0_axi_periph1_BREADY;
  M10_AXI_rready <= m10_couplers_to_ps8_0_axi_periph1_RREADY;
  M10_AXI_wdata(31 downto 0) <= m10_couplers_to_ps8_0_axi_periph1_WDATA(31 downto 0);
  M10_AXI_wstrb(3 downto 0) <= m10_couplers_to_ps8_0_axi_periph1_WSTRB(3 downto 0);
  M10_AXI_wvalid <= m10_couplers_to_ps8_0_axi_periph1_WVALID;
  M11_ACLK_1 <= M11_ACLK;
  M11_ARESETN_1 <= M11_ARESETN;
  M11_AXI_araddr(39 downto 0) <= m11_couplers_to_ps8_0_axi_periph1_ARADDR(39 downto 0);
  M11_AXI_arprot(2 downto 0) <= m11_couplers_to_ps8_0_axi_periph1_ARPROT(2 downto 0);
  M11_AXI_arvalid <= m11_couplers_to_ps8_0_axi_periph1_ARVALID;
  M11_AXI_awaddr(39 downto 0) <= m11_couplers_to_ps8_0_axi_periph1_AWADDR(39 downto 0);
  M11_AXI_awprot(2 downto 0) <= m11_couplers_to_ps8_0_axi_periph1_AWPROT(2 downto 0);
  M11_AXI_awvalid <= m11_couplers_to_ps8_0_axi_periph1_AWVALID;
  M11_AXI_bready <= m11_couplers_to_ps8_0_axi_periph1_BREADY;
  M11_AXI_rready <= m11_couplers_to_ps8_0_axi_periph1_RREADY;
  M11_AXI_wdata(31 downto 0) <= m11_couplers_to_ps8_0_axi_periph1_WDATA(31 downto 0);
  M11_AXI_wstrb(3 downto 0) <= m11_couplers_to_ps8_0_axi_periph1_WSTRB(3 downto 0);
  M11_AXI_wvalid <= m11_couplers_to_ps8_0_axi_periph1_WVALID;
  M12_ACLK_1 <= M12_ACLK;
  M12_ARESETN_1 <= M12_ARESETN;
  M12_AXI_araddr(14 downto 0) <= m12_couplers_to_ps8_0_axi_periph1_ARADDR(14 downto 0);
  M12_AXI_arburst(1 downto 0) <= m12_couplers_to_ps8_0_axi_periph1_ARBURST(1 downto 0);
  M12_AXI_arcache(3 downto 0) <= m12_couplers_to_ps8_0_axi_periph1_ARCACHE(3 downto 0);
  M12_AXI_arlen(7 downto 0) <= m12_couplers_to_ps8_0_axi_periph1_ARLEN(7 downto 0);
  M12_AXI_arlock <= m12_couplers_to_ps8_0_axi_periph1_ARLOCK;
  M12_AXI_arprot(2 downto 0) <= m12_couplers_to_ps8_0_axi_periph1_ARPROT(2 downto 0);
  M12_AXI_arsize(2 downto 0) <= m12_couplers_to_ps8_0_axi_periph1_ARSIZE(2 downto 0);
  M12_AXI_arvalid <= m12_couplers_to_ps8_0_axi_periph1_ARVALID;
  M12_AXI_awaddr(14 downto 0) <= m12_couplers_to_ps8_0_axi_periph1_AWADDR(14 downto 0);
  M12_AXI_awburst(1 downto 0) <= m12_couplers_to_ps8_0_axi_periph1_AWBURST(1 downto 0);
  M12_AXI_awcache(3 downto 0) <= m12_couplers_to_ps8_0_axi_periph1_AWCACHE(3 downto 0);
  M12_AXI_awlen(7 downto 0) <= m12_couplers_to_ps8_0_axi_periph1_AWLEN(7 downto 0);
  M12_AXI_awlock <= m12_couplers_to_ps8_0_axi_periph1_AWLOCK;
  M12_AXI_awprot(2 downto 0) <= m12_couplers_to_ps8_0_axi_periph1_AWPROT(2 downto 0);
  M12_AXI_awsize(2 downto 0) <= m12_couplers_to_ps8_0_axi_periph1_AWSIZE(2 downto 0);
  M12_AXI_awvalid <= m12_couplers_to_ps8_0_axi_periph1_AWVALID;
  M12_AXI_bready <= m12_couplers_to_ps8_0_axi_periph1_BREADY;
  M12_AXI_rready <= m12_couplers_to_ps8_0_axi_periph1_RREADY;
  M12_AXI_wdata(127 downto 0) <= m12_couplers_to_ps8_0_axi_periph1_WDATA(127 downto 0);
  M12_AXI_wlast <= m12_couplers_to_ps8_0_axi_periph1_WLAST;
  M12_AXI_wstrb(15 downto 0) <= m12_couplers_to_ps8_0_axi_periph1_WSTRB(15 downto 0);
  M12_AXI_wvalid <= m12_couplers_to_ps8_0_axi_periph1_WVALID;
  M13_ACLK_1 <= M13_ACLK;
  M13_ARESETN_1 <= M13_ARESETN;
  M13_AXI_araddr(12 downto 0) <= m13_couplers_to_ps8_0_axi_periph1_ARADDR(12 downto 0);
  M13_AXI_arburst(1 downto 0) <= m13_couplers_to_ps8_0_axi_periph1_ARBURST(1 downto 0);
  M13_AXI_arcache(3 downto 0) <= m13_couplers_to_ps8_0_axi_periph1_ARCACHE(3 downto 0);
  M13_AXI_arlen(7 downto 0) <= m13_couplers_to_ps8_0_axi_periph1_ARLEN(7 downto 0);
  M13_AXI_arlock <= m13_couplers_to_ps8_0_axi_periph1_ARLOCK;
  M13_AXI_arprot(2 downto 0) <= m13_couplers_to_ps8_0_axi_periph1_ARPROT(2 downto 0);
  M13_AXI_arsize(2 downto 0) <= m13_couplers_to_ps8_0_axi_periph1_ARSIZE(2 downto 0);
  M13_AXI_arvalid <= m13_couplers_to_ps8_0_axi_periph1_ARVALID;
  M13_AXI_awaddr(12 downto 0) <= m13_couplers_to_ps8_0_axi_periph1_AWADDR(12 downto 0);
  M13_AXI_awburst(1 downto 0) <= m13_couplers_to_ps8_0_axi_periph1_AWBURST(1 downto 0);
  M13_AXI_awcache(3 downto 0) <= m13_couplers_to_ps8_0_axi_periph1_AWCACHE(3 downto 0);
  M13_AXI_awlen(7 downto 0) <= m13_couplers_to_ps8_0_axi_periph1_AWLEN(7 downto 0);
  M13_AXI_awlock <= m13_couplers_to_ps8_0_axi_periph1_AWLOCK;
  M13_AXI_awprot(2 downto 0) <= m13_couplers_to_ps8_0_axi_periph1_AWPROT(2 downto 0);
  M13_AXI_awsize(2 downto 0) <= m13_couplers_to_ps8_0_axi_periph1_AWSIZE(2 downto 0);
  M13_AXI_awvalid <= m13_couplers_to_ps8_0_axi_periph1_AWVALID;
  M13_AXI_bready <= m13_couplers_to_ps8_0_axi_periph1_BREADY;
  M13_AXI_rready <= m13_couplers_to_ps8_0_axi_periph1_RREADY;
  M13_AXI_wdata(31 downto 0) <= m13_couplers_to_ps8_0_axi_periph1_WDATA(31 downto 0);
  M13_AXI_wlast <= m13_couplers_to_ps8_0_axi_periph1_WLAST;
  M13_AXI_wstrb(3 downto 0) <= m13_couplers_to_ps8_0_axi_periph1_WSTRB(3 downto 0);
  M13_AXI_wvalid <= m13_couplers_to_ps8_0_axi_periph1_WVALID;
  M14_ACLK_1 <= M14_ACLK;
  M14_ARESETN_1 <= M14_ARESETN;
  M14_AXI_araddr(12 downto 0) <= m14_couplers_to_ps8_0_axi_periph1_ARADDR(12 downto 0);
  M14_AXI_arburst(1 downto 0) <= m14_couplers_to_ps8_0_axi_periph1_ARBURST(1 downto 0);
  M14_AXI_arcache(3 downto 0) <= m14_couplers_to_ps8_0_axi_periph1_ARCACHE(3 downto 0);
  M14_AXI_arlen(7 downto 0) <= m14_couplers_to_ps8_0_axi_periph1_ARLEN(7 downto 0);
  M14_AXI_arlock <= m14_couplers_to_ps8_0_axi_periph1_ARLOCK;
  M14_AXI_arprot(2 downto 0) <= m14_couplers_to_ps8_0_axi_periph1_ARPROT(2 downto 0);
  M14_AXI_arsize(2 downto 0) <= m14_couplers_to_ps8_0_axi_periph1_ARSIZE(2 downto 0);
  M14_AXI_arvalid <= m14_couplers_to_ps8_0_axi_periph1_ARVALID;
  M14_AXI_awaddr(12 downto 0) <= m14_couplers_to_ps8_0_axi_periph1_AWADDR(12 downto 0);
  M14_AXI_awburst(1 downto 0) <= m14_couplers_to_ps8_0_axi_periph1_AWBURST(1 downto 0);
  M14_AXI_awcache(3 downto 0) <= m14_couplers_to_ps8_0_axi_periph1_AWCACHE(3 downto 0);
  M14_AXI_awlen(7 downto 0) <= m14_couplers_to_ps8_0_axi_periph1_AWLEN(7 downto 0);
  M14_AXI_awlock <= m14_couplers_to_ps8_0_axi_periph1_AWLOCK;
  M14_AXI_awprot(2 downto 0) <= m14_couplers_to_ps8_0_axi_periph1_AWPROT(2 downto 0);
  M14_AXI_awsize(2 downto 0) <= m14_couplers_to_ps8_0_axi_periph1_AWSIZE(2 downto 0);
  M14_AXI_awvalid <= m14_couplers_to_ps8_0_axi_periph1_AWVALID;
  M14_AXI_bready <= m14_couplers_to_ps8_0_axi_periph1_BREADY;
  M14_AXI_rready <= m14_couplers_to_ps8_0_axi_periph1_RREADY;
  M14_AXI_wdata(31 downto 0) <= m14_couplers_to_ps8_0_axi_periph1_WDATA(31 downto 0);
  M14_AXI_wlast <= m14_couplers_to_ps8_0_axi_periph1_WLAST;
  M14_AXI_wstrb(3 downto 0) <= m14_couplers_to_ps8_0_axi_periph1_WSTRB(3 downto 0);
  M14_AXI_wvalid <= m14_couplers_to_ps8_0_axi_periph1_WVALID;
  M15_ACLK_1 <= M15_ACLK;
  M15_ARESETN_1 <= M15_ARESETN;
  M15_AXI_araddr(39 downto 0) <= m15_couplers_to_ps8_0_axi_periph1_ARADDR(39 downto 0);
  M15_AXI_arvalid <= m15_couplers_to_ps8_0_axi_periph1_ARVALID;
  M15_AXI_awaddr(39 downto 0) <= m15_couplers_to_ps8_0_axi_periph1_AWADDR(39 downto 0);
  M15_AXI_awvalid <= m15_couplers_to_ps8_0_axi_periph1_AWVALID;
  M15_AXI_bready <= m15_couplers_to_ps8_0_axi_periph1_BREADY;
  M15_AXI_rready <= m15_couplers_to_ps8_0_axi_periph1_RREADY;
  M15_AXI_wdata(31 downto 0) <= m15_couplers_to_ps8_0_axi_periph1_WDATA(31 downto 0);
  M15_AXI_wstrb(3 downto 0) <= m15_couplers_to_ps8_0_axi_periph1_WSTRB(3 downto 0);
  M15_AXI_wvalid <= m15_couplers_to_ps8_0_axi_periph1_WVALID;
  S00_ACLK_1 <= S00_ACLK;
  S00_ARESETN_1 <= S00_ARESETN;
  S00_AXI_arready <= ps8_0_axi_periph1_to_s00_couplers_ARREADY;
  S00_AXI_awready <= ps8_0_axi_periph1_to_s00_couplers_AWREADY;
  S00_AXI_bid(15 downto 0) <= ps8_0_axi_periph1_to_s00_couplers_BID(15 downto 0);
  S00_AXI_bresp(1 downto 0) <= ps8_0_axi_periph1_to_s00_couplers_BRESP(1 downto 0);
  S00_AXI_bvalid <= ps8_0_axi_periph1_to_s00_couplers_BVALID;
  S00_AXI_rdata(127 downto 0) <= ps8_0_axi_periph1_to_s00_couplers_RDATA(127 downto 0);
  S00_AXI_rid(15 downto 0) <= ps8_0_axi_periph1_to_s00_couplers_RID(15 downto 0);
  S00_AXI_rlast <= ps8_0_axi_periph1_to_s00_couplers_RLAST;
  S00_AXI_rresp(1 downto 0) <= ps8_0_axi_periph1_to_s00_couplers_RRESP(1 downto 0);
  S00_AXI_rvalid <= ps8_0_axi_periph1_to_s00_couplers_RVALID;
  S00_AXI_wready <= ps8_0_axi_periph1_to_s00_couplers_WREADY;
  S01_ACLK_1 <= S01_ACLK;
  S01_ARESETN_1 <= S01_ARESETN;
  S01_AXI_arready <= ps8_0_axi_periph1_to_s01_couplers_ARREADY;
  S01_AXI_awready <= ps8_0_axi_periph1_to_s01_couplers_AWREADY;
  S01_AXI_bid(15 downto 0) <= ps8_0_axi_periph1_to_s01_couplers_BID(15 downto 0);
  S01_AXI_bresp(1 downto 0) <= ps8_0_axi_periph1_to_s01_couplers_BRESP(1 downto 0);
  S01_AXI_bvalid <= ps8_0_axi_periph1_to_s01_couplers_BVALID;
  S01_AXI_rdata(127 downto 0) <= ps8_0_axi_periph1_to_s01_couplers_RDATA(127 downto 0);
  S01_AXI_rid(15 downto 0) <= ps8_0_axi_periph1_to_s01_couplers_RID(15 downto 0);
  S01_AXI_rlast <= ps8_0_axi_periph1_to_s01_couplers_RLAST;
  S01_AXI_rresp(1 downto 0) <= ps8_0_axi_periph1_to_s01_couplers_RRESP(1 downto 0);
  S01_AXI_rvalid <= ps8_0_axi_periph1_to_s01_couplers_RVALID;
  S01_AXI_wready <= ps8_0_axi_periph1_to_s01_couplers_WREADY;
  m00_couplers_to_ps8_0_axi_periph1_ARREADY <= M00_AXI_arready;
  m00_couplers_to_ps8_0_axi_periph1_AWREADY <= M00_AXI_awready;
  m00_couplers_to_ps8_0_axi_periph1_BRESP(1 downto 0) <= M00_AXI_bresp(1 downto 0);
  m00_couplers_to_ps8_0_axi_periph1_BVALID <= M00_AXI_bvalid;
  m00_couplers_to_ps8_0_axi_periph1_RDATA(31 downto 0) <= M00_AXI_rdata(31 downto 0);
  m00_couplers_to_ps8_0_axi_periph1_RLAST <= M00_AXI_rlast;
  m00_couplers_to_ps8_0_axi_periph1_RRESP(1 downto 0) <= M00_AXI_rresp(1 downto 0);
  m00_couplers_to_ps8_0_axi_periph1_RVALID <= M00_AXI_rvalid;
  m00_couplers_to_ps8_0_axi_periph1_WREADY <= M00_AXI_wready;
  m01_couplers_to_ps8_0_axi_periph1_ARREADY <= M01_AXI_arready;
  m01_couplers_to_ps8_0_axi_periph1_AWREADY <= M01_AXI_awready;
  m01_couplers_to_ps8_0_axi_periph1_BRESP(1 downto 0) <= M01_AXI_bresp(1 downto 0);
  m01_couplers_to_ps8_0_axi_periph1_BVALID <= M01_AXI_bvalid;
  m01_couplers_to_ps8_0_axi_periph1_RDATA(31 downto 0) <= M01_AXI_rdata(31 downto 0);
  m01_couplers_to_ps8_0_axi_periph1_RRESP(1 downto 0) <= M01_AXI_rresp(1 downto 0);
  m01_couplers_to_ps8_0_axi_periph1_RVALID <= M01_AXI_rvalid;
  m01_couplers_to_ps8_0_axi_periph1_WREADY <= M01_AXI_wready;
  m02_couplers_to_ps8_0_axi_periph1_ARREADY <= M02_AXI_arready;
  m02_couplers_to_ps8_0_axi_periph1_AWREADY <= M02_AXI_awready;
  m02_couplers_to_ps8_0_axi_periph1_BRESP(1 downto 0) <= M02_AXI_bresp(1 downto 0);
  m02_couplers_to_ps8_0_axi_periph1_BVALID <= M02_AXI_bvalid;
  m02_couplers_to_ps8_0_axi_periph1_RDATA(31 downto 0) <= M02_AXI_rdata(31 downto 0);
  m02_couplers_to_ps8_0_axi_periph1_RRESP(1 downto 0) <= M02_AXI_rresp(1 downto 0);
  m02_couplers_to_ps8_0_axi_periph1_RVALID <= M02_AXI_rvalid;
  m02_couplers_to_ps8_0_axi_periph1_WREADY <= M02_AXI_wready;
  m03_couplers_to_ps8_0_axi_periph1_ARREADY <= M03_AXI_arready;
  m03_couplers_to_ps8_0_axi_periph1_AWREADY <= M03_AXI_awready;
  m03_couplers_to_ps8_0_axi_periph1_BRESP(1 downto 0) <= M03_AXI_bresp(1 downto 0);
  m03_couplers_to_ps8_0_axi_periph1_BVALID <= M03_AXI_bvalid;
  m03_couplers_to_ps8_0_axi_periph1_RDATA(127 downto 0) <= M03_AXI_rdata(127 downto 0);
  m03_couplers_to_ps8_0_axi_periph1_RLAST <= M03_AXI_rlast;
  m03_couplers_to_ps8_0_axi_periph1_RRESP(1 downto 0) <= M03_AXI_rresp(1 downto 0);
  m03_couplers_to_ps8_0_axi_periph1_RVALID <= M03_AXI_rvalid;
  m03_couplers_to_ps8_0_axi_periph1_WREADY <= M03_AXI_wready;
  m04_couplers_to_ps8_0_axi_periph1_ARREADY <= M04_AXI_arready;
  m04_couplers_to_ps8_0_axi_periph1_AWREADY <= M04_AXI_awready;
  m04_couplers_to_ps8_0_axi_periph1_BID(0) <= M04_AXI_bid(0);
  m04_couplers_to_ps8_0_axi_periph1_BRESP(1 downto 0) <= M04_AXI_bresp(1 downto 0);
  m04_couplers_to_ps8_0_axi_periph1_BVALID <= M04_AXI_bvalid;
  m04_couplers_to_ps8_0_axi_periph1_RDATA(511 downto 0) <= M04_AXI_rdata(511 downto 0);
  m04_couplers_to_ps8_0_axi_periph1_RID(0) <= M04_AXI_rid(0);
  m04_couplers_to_ps8_0_axi_periph1_RLAST <= M04_AXI_rlast;
  m04_couplers_to_ps8_0_axi_periph1_RRESP(1 downto 0) <= M04_AXI_rresp(1 downto 0);
  m04_couplers_to_ps8_0_axi_periph1_RVALID <= M04_AXI_rvalid;
  m04_couplers_to_ps8_0_axi_periph1_WREADY <= M04_AXI_wready;
  m05_couplers_to_ps8_0_axi_periph1_ARREADY <= M05_AXI_arready;
  m05_couplers_to_ps8_0_axi_periph1_AWREADY <= M05_AXI_awready;
  m05_couplers_to_ps8_0_axi_periph1_BRESP(1 downto 0) <= M05_AXI_bresp(1 downto 0);
  m05_couplers_to_ps8_0_axi_periph1_BVALID <= M05_AXI_bvalid;
  m05_couplers_to_ps8_0_axi_periph1_RDATA(31 downto 0) <= M05_AXI_rdata(31 downto 0);
  m05_couplers_to_ps8_0_axi_periph1_RRESP(1 downto 0) <= M05_AXI_rresp(1 downto 0);
  m05_couplers_to_ps8_0_axi_periph1_RVALID <= M05_AXI_rvalid;
  m05_couplers_to_ps8_0_axi_periph1_WREADY <= M05_AXI_wready;
  m06_couplers_to_ps8_0_axi_periph1_ARREADY <= M06_AXI_arready;
  m06_couplers_to_ps8_0_axi_periph1_AWREADY <= M06_AXI_awready;
  m06_couplers_to_ps8_0_axi_periph1_BRESP(1 downto 0) <= M06_AXI_bresp(1 downto 0);
  m06_couplers_to_ps8_0_axi_periph1_BVALID <= M06_AXI_bvalid;
  m06_couplers_to_ps8_0_axi_periph1_RDATA(127 downto 0) <= M06_AXI_rdata(127 downto 0);
  m06_couplers_to_ps8_0_axi_periph1_RLAST <= M06_AXI_rlast;
  m06_couplers_to_ps8_0_axi_periph1_RRESP(1 downto 0) <= M06_AXI_rresp(1 downto 0);
  m06_couplers_to_ps8_0_axi_periph1_RVALID <= M06_AXI_rvalid;
  m06_couplers_to_ps8_0_axi_periph1_WREADY <= M06_AXI_wready;
  m07_couplers_to_ps8_0_axi_periph1_ARREADY <= M07_AXI_arready;
  m07_couplers_to_ps8_0_axi_periph1_AWREADY <= M07_AXI_awready;
  m07_couplers_to_ps8_0_axi_periph1_BRESP(1 downto 0) <= M07_AXI_bresp(1 downto 0);
  m07_couplers_to_ps8_0_axi_periph1_BVALID <= M07_AXI_bvalid;
  m07_couplers_to_ps8_0_axi_periph1_RDATA(31 downto 0) <= M07_AXI_rdata(31 downto 0);
  m07_couplers_to_ps8_0_axi_periph1_RLAST <= M07_AXI_rlast;
  m07_couplers_to_ps8_0_axi_periph1_RRESP(1 downto 0) <= M07_AXI_rresp(1 downto 0);
  m07_couplers_to_ps8_0_axi_periph1_RVALID <= M07_AXI_rvalid;
  m07_couplers_to_ps8_0_axi_periph1_WREADY <= M07_AXI_wready;
  m08_couplers_to_ps8_0_axi_periph1_ARREADY <= M08_AXI_arready;
  m08_couplers_to_ps8_0_axi_periph1_AWREADY <= M08_AXI_awready;
  m08_couplers_to_ps8_0_axi_periph1_BRESP(1 downto 0) <= M08_AXI_bresp(1 downto 0);
  m08_couplers_to_ps8_0_axi_periph1_BVALID <= M08_AXI_bvalid;
  m08_couplers_to_ps8_0_axi_periph1_RDATA(31 downto 0) <= M08_AXI_rdata(31 downto 0);
  m08_couplers_to_ps8_0_axi_periph1_RRESP(1 downto 0) <= M08_AXI_rresp(1 downto 0);
  m08_couplers_to_ps8_0_axi_periph1_RVALID <= M08_AXI_rvalid;
  m08_couplers_to_ps8_0_axi_periph1_WREADY <= M08_AXI_wready;
  m09_couplers_to_ps8_0_axi_periph1_ARREADY <= M09_AXI_arready;
  m09_couplers_to_ps8_0_axi_periph1_AWREADY <= M09_AXI_awready;
  m09_couplers_to_ps8_0_axi_periph1_BRESP(1 downto 0) <= M09_AXI_bresp(1 downto 0);
  m09_couplers_to_ps8_0_axi_periph1_BVALID <= M09_AXI_bvalid;
  m09_couplers_to_ps8_0_axi_periph1_RDATA(31 downto 0) <= M09_AXI_rdata(31 downto 0);
  m09_couplers_to_ps8_0_axi_periph1_RRESP(1 downto 0) <= M09_AXI_rresp(1 downto 0);
  m09_couplers_to_ps8_0_axi_periph1_RVALID <= M09_AXI_rvalid;
  m09_couplers_to_ps8_0_axi_periph1_WREADY <= M09_AXI_wready;
  m10_couplers_to_ps8_0_axi_periph1_ARREADY <= M10_AXI_arready;
  m10_couplers_to_ps8_0_axi_periph1_AWREADY <= M10_AXI_awready;
  m10_couplers_to_ps8_0_axi_periph1_BRESP(1 downto 0) <= M10_AXI_bresp(1 downto 0);
  m10_couplers_to_ps8_0_axi_periph1_BVALID <= M10_AXI_bvalid;
  m10_couplers_to_ps8_0_axi_periph1_RDATA(31 downto 0) <= M10_AXI_rdata(31 downto 0);
  m10_couplers_to_ps8_0_axi_periph1_RRESP(1 downto 0) <= M10_AXI_rresp(1 downto 0);
  m10_couplers_to_ps8_0_axi_periph1_RVALID <= M10_AXI_rvalid;
  m10_couplers_to_ps8_0_axi_periph1_WREADY <= M10_AXI_wready;
  m11_couplers_to_ps8_0_axi_periph1_ARREADY <= M11_AXI_arready;
  m11_couplers_to_ps8_0_axi_periph1_AWREADY <= M11_AXI_awready;
  m11_couplers_to_ps8_0_axi_periph1_BRESP(1 downto 0) <= M11_AXI_bresp(1 downto 0);
  m11_couplers_to_ps8_0_axi_periph1_BVALID <= M11_AXI_bvalid;
  m11_couplers_to_ps8_0_axi_periph1_RDATA(31 downto 0) <= M11_AXI_rdata(31 downto 0);
  m11_couplers_to_ps8_0_axi_periph1_RRESP(1 downto 0) <= M11_AXI_rresp(1 downto 0);
  m11_couplers_to_ps8_0_axi_periph1_RVALID <= M11_AXI_rvalid;
  m11_couplers_to_ps8_0_axi_periph1_WREADY <= M11_AXI_wready;
  m12_couplers_to_ps8_0_axi_periph1_ARREADY <= M12_AXI_arready;
  m12_couplers_to_ps8_0_axi_periph1_AWREADY <= M12_AXI_awready;
  m12_couplers_to_ps8_0_axi_periph1_BRESP(1 downto 0) <= M12_AXI_bresp(1 downto 0);
  m12_couplers_to_ps8_0_axi_periph1_BVALID <= M12_AXI_bvalid;
  m12_couplers_to_ps8_0_axi_periph1_RDATA(127 downto 0) <= M12_AXI_rdata(127 downto 0);
  m12_couplers_to_ps8_0_axi_periph1_RLAST <= M12_AXI_rlast;
  m12_couplers_to_ps8_0_axi_periph1_RRESP(1 downto 0) <= M12_AXI_rresp(1 downto 0);
  m12_couplers_to_ps8_0_axi_periph1_RVALID <= M12_AXI_rvalid;
  m12_couplers_to_ps8_0_axi_periph1_WREADY <= M12_AXI_wready;
  m13_couplers_to_ps8_0_axi_periph1_ARREADY <= M13_AXI_arready;
  m13_couplers_to_ps8_0_axi_periph1_AWREADY <= M13_AXI_awready;
  m13_couplers_to_ps8_0_axi_periph1_BRESP(1 downto 0) <= M13_AXI_bresp(1 downto 0);
  m13_couplers_to_ps8_0_axi_periph1_BVALID <= M13_AXI_bvalid;
  m13_couplers_to_ps8_0_axi_periph1_RDATA(31 downto 0) <= M13_AXI_rdata(31 downto 0);
  m13_couplers_to_ps8_0_axi_periph1_RLAST <= M13_AXI_rlast;
  m13_couplers_to_ps8_0_axi_periph1_RRESP(1 downto 0) <= M13_AXI_rresp(1 downto 0);
  m13_couplers_to_ps8_0_axi_periph1_RVALID <= M13_AXI_rvalid;
  m13_couplers_to_ps8_0_axi_periph1_WREADY <= M13_AXI_wready;
  m14_couplers_to_ps8_0_axi_periph1_ARREADY <= M14_AXI_arready;
  m14_couplers_to_ps8_0_axi_periph1_AWREADY <= M14_AXI_awready;
  m14_couplers_to_ps8_0_axi_periph1_BRESP(1 downto 0) <= M14_AXI_bresp(1 downto 0);
  m14_couplers_to_ps8_0_axi_periph1_BVALID <= M14_AXI_bvalid;
  m14_couplers_to_ps8_0_axi_periph1_RDATA(31 downto 0) <= M14_AXI_rdata(31 downto 0);
  m14_couplers_to_ps8_0_axi_periph1_RLAST <= M14_AXI_rlast;
  m14_couplers_to_ps8_0_axi_periph1_RRESP(1 downto 0) <= M14_AXI_rresp(1 downto 0);
  m14_couplers_to_ps8_0_axi_periph1_RVALID <= M14_AXI_rvalid;
  m14_couplers_to_ps8_0_axi_periph1_WREADY <= M14_AXI_wready;
  m15_couplers_to_ps8_0_axi_periph1_ARREADY <= M15_AXI_arready;
  m15_couplers_to_ps8_0_axi_periph1_AWREADY <= M15_AXI_awready;
  m15_couplers_to_ps8_0_axi_periph1_BRESP(1 downto 0) <= M15_AXI_bresp(1 downto 0);
  m15_couplers_to_ps8_0_axi_periph1_BVALID <= M15_AXI_bvalid;
  m15_couplers_to_ps8_0_axi_periph1_RDATA(31 downto 0) <= M15_AXI_rdata(31 downto 0);
  m15_couplers_to_ps8_0_axi_periph1_RRESP(1 downto 0) <= M15_AXI_rresp(1 downto 0);
  m15_couplers_to_ps8_0_axi_periph1_RVALID <= M15_AXI_rvalid;
  m15_couplers_to_ps8_0_axi_periph1_WREADY <= M15_AXI_wready;
  ps8_0_axi_periph1_ACLK_net <= ACLK;
  ps8_0_axi_periph1_ARESETN_net <= ARESETN;
  ps8_0_axi_periph1_to_s00_couplers_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  ps8_0_axi_periph1_to_s00_couplers_ARBURST(1 downto 0) <= S00_AXI_arburst(1 downto 0);
  ps8_0_axi_periph1_to_s00_couplers_ARCACHE(3 downto 0) <= S00_AXI_arcache(3 downto 0);
  ps8_0_axi_periph1_to_s00_couplers_ARID(15 downto 0) <= S00_AXI_arid(15 downto 0);
  ps8_0_axi_periph1_to_s00_couplers_ARLEN(7 downto 0) <= S00_AXI_arlen(7 downto 0);
  ps8_0_axi_periph1_to_s00_couplers_ARLOCK <= S00_AXI_arlock;
  ps8_0_axi_periph1_to_s00_couplers_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  ps8_0_axi_periph1_to_s00_couplers_ARQOS(3 downto 0) <= S00_AXI_arqos(3 downto 0);
  ps8_0_axi_periph1_to_s00_couplers_ARSIZE(2 downto 0) <= S00_AXI_arsize(2 downto 0);
  ps8_0_axi_periph1_to_s00_couplers_ARVALID <= S00_AXI_arvalid;
  ps8_0_axi_periph1_to_s00_couplers_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  ps8_0_axi_periph1_to_s00_couplers_AWBURST(1 downto 0) <= S00_AXI_awburst(1 downto 0);
  ps8_0_axi_periph1_to_s00_couplers_AWCACHE(3 downto 0) <= S00_AXI_awcache(3 downto 0);
  ps8_0_axi_periph1_to_s00_couplers_AWID(15 downto 0) <= S00_AXI_awid(15 downto 0);
  ps8_0_axi_periph1_to_s00_couplers_AWLEN(7 downto 0) <= S00_AXI_awlen(7 downto 0);
  ps8_0_axi_periph1_to_s00_couplers_AWLOCK <= S00_AXI_awlock;
  ps8_0_axi_periph1_to_s00_couplers_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  ps8_0_axi_periph1_to_s00_couplers_AWQOS(3 downto 0) <= S00_AXI_awqos(3 downto 0);
  ps8_0_axi_periph1_to_s00_couplers_AWSIZE(2 downto 0) <= S00_AXI_awsize(2 downto 0);
  ps8_0_axi_periph1_to_s00_couplers_AWVALID <= S00_AXI_awvalid;
  ps8_0_axi_periph1_to_s00_couplers_BREADY <= S00_AXI_bready;
  ps8_0_axi_periph1_to_s00_couplers_RREADY <= S00_AXI_rready;
  ps8_0_axi_periph1_to_s00_couplers_WDATA(127 downto 0) <= S00_AXI_wdata(127 downto 0);
  ps8_0_axi_periph1_to_s00_couplers_WLAST <= S00_AXI_wlast;
  ps8_0_axi_periph1_to_s00_couplers_WSTRB(15 downto 0) <= S00_AXI_wstrb(15 downto 0);
  ps8_0_axi_periph1_to_s00_couplers_WVALID <= S00_AXI_wvalid;
  ps8_0_axi_periph1_to_s01_couplers_ARADDR(39 downto 0) <= S01_AXI_araddr(39 downto 0);
  ps8_0_axi_periph1_to_s01_couplers_ARBURST(1 downto 0) <= S01_AXI_arburst(1 downto 0);
  ps8_0_axi_periph1_to_s01_couplers_ARCACHE(3 downto 0) <= S01_AXI_arcache(3 downto 0);
  ps8_0_axi_periph1_to_s01_couplers_ARID(15 downto 0) <= S01_AXI_arid(15 downto 0);
  ps8_0_axi_periph1_to_s01_couplers_ARLEN(7 downto 0) <= S01_AXI_arlen(7 downto 0);
  ps8_0_axi_periph1_to_s01_couplers_ARLOCK <= S01_AXI_arlock;
  ps8_0_axi_periph1_to_s01_couplers_ARPROT(2 downto 0) <= S01_AXI_arprot(2 downto 0);
  ps8_0_axi_periph1_to_s01_couplers_ARQOS(3 downto 0) <= S01_AXI_arqos(3 downto 0);
  ps8_0_axi_periph1_to_s01_couplers_ARSIZE(2 downto 0) <= S01_AXI_arsize(2 downto 0);
  ps8_0_axi_periph1_to_s01_couplers_ARVALID <= S01_AXI_arvalid;
  ps8_0_axi_periph1_to_s01_couplers_AWADDR(39 downto 0) <= S01_AXI_awaddr(39 downto 0);
  ps8_0_axi_periph1_to_s01_couplers_AWBURST(1 downto 0) <= S01_AXI_awburst(1 downto 0);
  ps8_0_axi_periph1_to_s01_couplers_AWCACHE(3 downto 0) <= S01_AXI_awcache(3 downto 0);
  ps8_0_axi_periph1_to_s01_couplers_AWID(15 downto 0) <= S01_AXI_awid(15 downto 0);
  ps8_0_axi_periph1_to_s01_couplers_AWLEN(7 downto 0) <= S01_AXI_awlen(7 downto 0);
  ps8_0_axi_periph1_to_s01_couplers_AWLOCK <= S01_AXI_awlock;
  ps8_0_axi_periph1_to_s01_couplers_AWPROT(2 downto 0) <= S01_AXI_awprot(2 downto 0);
  ps8_0_axi_periph1_to_s01_couplers_AWQOS(3 downto 0) <= S01_AXI_awqos(3 downto 0);
  ps8_0_axi_periph1_to_s01_couplers_AWSIZE(2 downto 0) <= S01_AXI_awsize(2 downto 0);
  ps8_0_axi_periph1_to_s01_couplers_AWVALID <= S01_AXI_awvalid;
  ps8_0_axi_periph1_to_s01_couplers_BREADY <= S01_AXI_bready;
  ps8_0_axi_periph1_to_s01_couplers_RREADY <= S01_AXI_rready;
  ps8_0_axi_periph1_to_s01_couplers_WDATA(127 downto 0) <= S01_AXI_wdata(127 downto 0);
  ps8_0_axi_periph1_to_s01_couplers_WLAST <= S01_AXI_wlast;
  ps8_0_axi_periph1_to_s01_couplers_WSTRB(15 downto 0) <= S01_AXI_wstrb(15 downto 0);
  ps8_0_axi_periph1_to_s01_couplers_WVALID <= S01_AXI_wvalid;
m00_couplers: entity work.m00_couplers_imp_1CQZ2BZ
     port map (
      M_ACLK => M00_ACLK_1,
      M_ARESETN => M00_ARESETN_1,
      M_AXI_araddr(12 downto 0) => m00_couplers_to_ps8_0_axi_periph1_ARADDR(12 downto 0),
      M_AXI_arburst(1 downto 0) => m00_couplers_to_ps8_0_axi_periph1_ARBURST(1 downto 0),
      M_AXI_arcache(3 downto 0) => m00_couplers_to_ps8_0_axi_periph1_ARCACHE(3 downto 0),
      M_AXI_arlen(7 downto 0) => m00_couplers_to_ps8_0_axi_periph1_ARLEN(7 downto 0),
      M_AXI_arlock => m00_couplers_to_ps8_0_axi_periph1_ARLOCK,
      M_AXI_arprot(2 downto 0) => m00_couplers_to_ps8_0_axi_periph1_ARPROT(2 downto 0),
      M_AXI_arready => m00_couplers_to_ps8_0_axi_periph1_ARREADY,
      M_AXI_arsize(2 downto 0) => m00_couplers_to_ps8_0_axi_periph1_ARSIZE(2 downto 0),
      M_AXI_arvalid => m00_couplers_to_ps8_0_axi_periph1_ARVALID,
      M_AXI_awaddr(12 downto 0) => m00_couplers_to_ps8_0_axi_periph1_AWADDR(12 downto 0),
      M_AXI_awburst(1 downto 0) => m00_couplers_to_ps8_0_axi_periph1_AWBURST(1 downto 0),
      M_AXI_awcache(3 downto 0) => m00_couplers_to_ps8_0_axi_periph1_AWCACHE(3 downto 0),
      M_AXI_awlen(7 downto 0) => m00_couplers_to_ps8_0_axi_periph1_AWLEN(7 downto 0),
      M_AXI_awlock => m00_couplers_to_ps8_0_axi_periph1_AWLOCK,
      M_AXI_awprot(2 downto 0) => m00_couplers_to_ps8_0_axi_periph1_AWPROT(2 downto 0),
      M_AXI_awready => m00_couplers_to_ps8_0_axi_periph1_AWREADY,
      M_AXI_awsize(2 downto 0) => m00_couplers_to_ps8_0_axi_periph1_AWSIZE(2 downto 0),
      M_AXI_awvalid => m00_couplers_to_ps8_0_axi_periph1_AWVALID,
      M_AXI_bready => m00_couplers_to_ps8_0_axi_periph1_BREADY,
      M_AXI_bresp(1 downto 0) => m00_couplers_to_ps8_0_axi_periph1_BRESP(1 downto 0),
      M_AXI_bvalid => m00_couplers_to_ps8_0_axi_periph1_BVALID,
      M_AXI_rdata(31 downto 0) => m00_couplers_to_ps8_0_axi_periph1_RDATA(31 downto 0),
      M_AXI_rlast => m00_couplers_to_ps8_0_axi_periph1_RLAST,
      M_AXI_rready => m00_couplers_to_ps8_0_axi_periph1_RREADY,
      M_AXI_rresp(1 downto 0) => m00_couplers_to_ps8_0_axi_periph1_RRESP(1 downto 0),
      M_AXI_rvalid => m00_couplers_to_ps8_0_axi_periph1_RVALID,
      M_AXI_wdata(31 downto 0) => m00_couplers_to_ps8_0_axi_periph1_WDATA(31 downto 0),
      M_AXI_wlast => m00_couplers_to_ps8_0_axi_periph1_WLAST,
      M_AXI_wready => m00_couplers_to_ps8_0_axi_periph1_WREADY,
      M_AXI_wstrb(3 downto 0) => m00_couplers_to_ps8_0_axi_periph1_WSTRB(3 downto 0),
      M_AXI_wvalid => m00_couplers_to_ps8_0_axi_periph1_WVALID,
      S_ACLK => ps8_0_axi_periph1_ACLK_net,
      S_ARESETN => ps8_0_axi_periph1_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m00_couplers_ARADDR(39 downto 0),
      S_AXI_arburst(1 downto 0) => xbar_to_m00_couplers_ARBURST(1 downto 0),
      S_AXI_arcache(3 downto 0) => xbar_to_m00_couplers_ARCACHE(3 downto 0),
      S_AXI_arid(0) => xbar_to_m00_couplers_ARID(0),
      S_AXI_arlen(7 downto 0) => xbar_to_m00_couplers_ARLEN(7 downto 0),
      S_AXI_arlock(0) => xbar_to_m00_couplers_ARLOCK(0),
      S_AXI_arprot(2 downto 0) => xbar_to_m00_couplers_ARPROT(2 downto 0),
      S_AXI_arqos(3 downto 0) => xbar_to_m00_couplers_ARQOS(3 downto 0),
      S_AXI_arready => xbar_to_m00_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m00_couplers_ARREGION(3 downto 0),
      S_AXI_arsize(2 downto 0) => xbar_to_m00_couplers_ARSIZE(2 downto 0),
      S_AXI_arvalid => xbar_to_m00_couplers_ARVALID(0),
      S_AXI_awaddr(39 downto 0) => xbar_to_m00_couplers_AWADDR(39 downto 0),
      S_AXI_awburst(1 downto 0) => xbar_to_m00_couplers_AWBURST(1 downto 0),
      S_AXI_awcache(3 downto 0) => xbar_to_m00_couplers_AWCACHE(3 downto 0),
      S_AXI_awid(0) => xbar_to_m00_couplers_AWID(0),
      S_AXI_awlen(7 downto 0) => xbar_to_m00_couplers_AWLEN(7 downto 0),
      S_AXI_awlock(0) => xbar_to_m00_couplers_AWLOCK(0),
      S_AXI_awprot(2 downto 0) => xbar_to_m00_couplers_AWPROT(2 downto 0),
      S_AXI_awqos(3 downto 0) => xbar_to_m00_couplers_AWQOS(3 downto 0),
      S_AXI_awready => xbar_to_m00_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m00_couplers_AWREGION(3 downto 0),
      S_AXI_awsize(2 downto 0) => xbar_to_m00_couplers_AWSIZE(2 downto 0),
      S_AXI_awvalid => xbar_to_m00_couplers_AWVALID(0),
      S_AXI_bid(0) => xbar_to_m00_couplers_BID(0),
      S_AXI_bready => xbar_to_m00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => xbar_to_m00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m00_couplers_BVALID,
      S_AXI_rdata(511 downto 0) => xbar_to_m00_couplers_RDATA(511 downto 0),
      S_AXI_rid(0) => xbar_to_m00_couplers_RID(0),
      S_AXI_rlast => xbar_to_m00_couplers_RLAST,
      S_AXI_rready => xbar_to_m00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => xbar_to_m00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m00_couplers_RVALID,
      S_AXI_wdata(511 downto 0) => xbar_to_m00_couplers_WDATA(511 downto 0),
      S_AXI_wlast => xbar_to_m00_couplers_WLAST(0),
      S_AXI_wready => xbar_to_m00_couplers_WREADY,
      S_AXI_wstrb(63 downto 0) => xbar_to_m00_couplers_WSTRB(63 downto 0),
      S_AXI_wvalid => xbar_to_m00_couplers_WVALID(0)
    );
m01_couplers: entity work.m01_couplers_imp_1F7Y8UN
     port map (
      M_ACLK => M01_ACLK_1,
      M_ARESETN => M01_ARESETN_1,
      M_AXI_araddr(39 downto 0) => m01_couplers_to_ps8_0_axi_periph1_ARADDR(39 downto 0),
      M_AXI_arready => m01_couplers_to_ps8_0_axi_periph1_ARREADY,
      M_AXI_arvalid => m01_couplers_to_ps8_0_axi_periph1_ARVALID,
      M_AXI_awaddr(39 downto 0) => m01_couplers_to_ps8_0_axi_periph1_AWADDR(39 downto 0),
      M_AXI_awready => m01_couplers_to_ps8_0_axi_periph1_AWREADY,
      M_AXI_awvalid => m01_couplers_to_ps8_0_axi_periph1_AWVALID,
      M_AXI_bready => m01_couplers_to_ps8_0_axi_periph1_BREADY,
      M_AXI_bresp(1 downto 0) => m01_couplers_to_ps8_0_axi_periph1_BRESP(1 downto 0),
      M_AXI_bvalid => m01_couplers_to_ps8_0_axi_periph1_BVALID,
      M_AXI_rdata(31 downto 0) => m01_couplers_to_ps8_0_axi_periph1_RDATA(31 downto 0),
      M_AXI_rready => m01_couplers_to_ps8_0_axi_periph1_RREADY,
      M_AXI_rresp(1 downto 0) => m01_couplers_to_ps8_0_axi_periph1_RRESP(1 downto 0),
      M_AXI_rvalid => m01_couplers_to_ps8_0_axi_periph1_RVALID,
      M_AXI_wdata(31 downto 0) => m01_couplers_to_ps8_0_axi_periph1_WDATA(31 downto 0),
      M_AXI_wready => m01_couplers_to_ps8_0_axi_periph1_WREADY,
      M_AXI_wstrb(3 downto 0) => m01_couplers_to_ps8_0_axi_periph1_WSTRB(3 downto 0),
      M_AXI_wvalid => m01_couplers_to_ps8_0_axi_periph1_WVALID,
      S_ACLK => ps8_0_axi_periph1_ACLK_net,
      S_ARESETN => ps8_0_axi_periph1_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m01_couplers_ARADDR(79 downto 40),
      S_AXI_arburst(1 downto 0) => xbar_to_m01_couplers_ARBURST(3 downto 2),
      S_AXI_arcache(3 downto 0) => xbar_to_m01_couplers_ARCACHE(7 downto 4),
      S_AXI_arid(0) => xbar_to_m01_couplers_ARID(1),
      S_AXI_arlen(7 downto 0) => xbar_to_m01_couplers_ARLEN(15 downto 8),
      S_AXI_arlock(0) => xbar_to_m01_couplers_ARLOCK(1),
      S_AXI_arprot(2 downto 0) => xbar_to_m01_couplers_ARPROT(5 downto 3),
      S_AXI_arqos(3 downto 0) => xbar_to_m01_couplers_ARQOS(7 downto 4),
      S_AXI_arready => xbar_to_m01_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m01_couplers_ARREGION(7 downto 4),
      S_AXI_arsize(2 downto 0) => xbar_to_m01_couplers_ARSIZE(5 downto 3),
      S_AXI_arvalid => xbar_to_m01_couplers_ARVALID(1),
      S_AXI_awaddr(39 downto 0) => xbar_to_m01_couplers_AWADDR(79 downto 40),
      S_AXI_awburst(1 downto 0) => xbar_to_m01_couplers_AWBURST(3 downto 2),
      S_AXI_awcache(3 downto 0) => xbar_to_m01_couplers_AWCACHE(7 downto 4),
      S_AXI_awid(0) => xbar_to_m01_couplers_AWID(1),
      S_AXI_awlen(7 downto 0) => xbar_to_m01_couplers_AWLEN(15 downto 8),
      S_AXI_awlock(0) => xbar_to_m01_couplers_AWLOCK(1),
      S_AXI_awprot(2 downto 0) => xbar_to_m01_couplers_AWPROT(5 downto 3),
      S_AXI_awqos(3 downto 0) => xbar_to_m01_couplers_AWQOS(7 downto 4),
      S_AXI_awready => xbar_to_m01_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m01_couplers_AWREGION(7 downto 4),
      S_AXI_awsize(2 downto 0) => xbar_to_m01_couplers_AWSIZE(5 downto 3),
      S_AXI_awvalid => xbar_to_m01_couplers_AWVALID(1),
      S_AXI_bid(0) => xbar_to_m01_couplers_BID(0),
      S_AXI_bready => xbar_to_m01_couplers_BREADY(1),
      S_AXI_bresp(1 downto 0) => xbar_to_m01_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m01_couplers_BVALID,
      S_AXI_rdata(511 downto 0) => xbar_to_m01_couplers_RDATA(511 downto 0),
      S_AXI_rid(0) => xbar_to_m01_couplers_RID(0),
      S_AXI_rlast => xbar_to_m01_couplers_RLAST,
      S_AXI_rready => xbar_to_m01_couplers_RREADY(1),
      S_AXI_rresp(1 downto 0) => xbar_to_m01_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m01_couplers_RVALID,
      S_AXI_wdata(511 downto 0) => xbar_to_m01_couplers_WDATA(1023 downto 512),
      S_AXI_wlast => xbar_to_m01_couplers_WLAST(1),
      S_AXI_wready => xbar_to_m01_couplers_WREADY,
      S_AXI_wstrb(63 downto 0) => xbar_to_m01_couplers_WSTRB(127 downto 64),
      S_AXI_wvalid => xbar_to_m01_couplers_WVALID(1)
    );
m02_couplers: entity work.m02_couplers_imp_101E9LB
     port map (
      M_ACLK => M02_ACLK_1,
      M_ARESETN => M02_ARESETN_1,
      M_AXI_araddr(17 downto 0) => m02_couplers_to_ps8_0_axi_periph1_ARADDR(17 downto 0),
      M_AXI_arready => m02_couplers_to_ps8_0_axi_periph1_ARREADY,
      M_AXI_arvalid => m02_couplers_to_ps8_0_axi_periph1_ARVALID,
      M_AXI_awaddr(17 downto 0) => m02_couplers_to_ps8_0_axi_periph1_AWADDR(17 downto 0),
      M_AXI_awready => m02_couplers_to_ps8_0_axi_periph1_AWREADY,
      M_AXI_awvalid => m02_couplers_to_ps8_0_axi_periph1_AWVALID,
      M_AXI_bready => m02_couplers_to_ps8_0_axi_periph1_BREADY,
      M_AXI_bresp(1 downto 0) => m02_couplers_to_ps8_0_axi_periph1_BRESP(1 downto 0),
      M_AXI_bvalid => m02_couplers_to_ps8_0_axi_periph1_BVALID,
      M_AXI_rdata(31 downto 0) => m02_couplers_to_ps8_0_axi_periph1_RDATA(31 downto 0),
      M_AXI_rready => m02_couplers_to_ps8_0_axi_periph1_RREADY,
      M_AXI_rresp(1 downto 0) => m02_couplers_to_ps8_0_axi_periph1_RRESP(1 downto 0),
      M_AXI_rvalid => m02_couplers_to_ps8_0_axi_periph1_RVALID,
      M_AXI_wdata(31 downto 0) => m02_couplers_to_ps8_0_axi_periph1_WDATA(31 downto 0),
      M_AXI_wready => m02_couplers_to_ps8_0_axi_periph1_WREADY,
      M_AXI_wstrb(3 downto 0) => m02_couplers_to_ps8_0_axi_periph1_WSTRB(3 downto 0),
      M_AXI_wvalid => m02_couplers_to_ps8_0_axi_periph1_WVALID,
      S_ACLK => ps8_0_axi_periph1_ACLK_net,
      S_ARESETN => ps8_0_axi_periph1_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m02_couplers_ARADDR(119 downto 80),
      S_AXI_arburst(1 downto 0) => xbar_to_m02_couplers_ARBURST(5 downto 4),
      S_AXI_arcache(3 downto 0) => xbar_to_m02_couplers_ARCACHE(11 downto 8),
      S_AXI_arid(0) => xbar_to_m02_couplers_ARID(2),
      S_AXI_arlen(7 downto 0) => xbar_to_m02_couplers_ARLEN(23 downto 16),
      S_AXI_arlock(0) => xbar_to_m02_couplers_ARLOCK(2),
      S_AXI_arprot(2 downto 0) => xbar_to_m02_couplers_ARPROT(8 downto 6),
      S_AXI_arqos(3 downto 0) => xbar_to_m02_couplers_ARQOS(11 downto 8),
      S_AXI_arready => xbar_to_m02_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m02_couplers_ARREGION(11 downto 8),
      S_AXI_arsize(2 downto 0) => xbar_to_m02_couplers_ARSIZE(8 downto 6),
      S_AXI_arvalid => xbar_to_m02_couplers_ARVALID(2),
      S_AXI_awaddr(39 downto 0) => xbar_to_m02_couplers_AWADDR(119 downto 80),
      S_AXI_awburst(1 downto 0) => xbar_to_m02_couplers_AWBURST(5 downto 4),
      S_AXI_awcache(3 downto 0) => xbar_to_m02_couplers_AWCACHE(11 downto 8),
      S_AXI_awid(0) => xbar_to_m02_couplers_AWID(2),
      S_AXI_awlen(7 downto 0) => xbar_to_m02_couplers_AWLEN(23 downto 16),
      S_AXI_awlock(0) => xbar_to_m02_couplers_AWLOCK(2),
      S_AXI_awprot(2 downto 0) => xbar_to_m02_couplers_AWPROT(8 downto 6),
      S_AXI_awqos(3 downto 0) => xbar_to_m02_couplers_AWQOS(11 downto 8),
      S_AXI_awready => xbar_to_m02_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m02_couplers_AWREGION(11 downto 8),
      S_AXI_awsize(2 downto 0) => xbar_to_m02_couplers_AWSIZE(8 downto 6),
      S_AXI_awvalid => xbar_to_m02_couplers_AWVALID(2),
      S_AXI_bid(0) => xbar_to_m02_couplers_BID(0),
      S_AXI_bready => xbar_to_m02_couplers_BREADY(2),
      S_AXI_bresp(1 downto 0) => xbar_to_m02_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m02_couplers_BVALID,
      S_AXI_rdata(511 downto 0) => xbar_to_m02_couplers_RDATA(511 downto 0),
      S_AXI_rid(0) => xbar_to_m02_couplers_RID(0),
      S_AXI_rlast => xbar_to_m02_couplers_RLAST,
      S_AXI_rready => xbar_to_m02_couplers_RREADY(2),
      S_AXI_rresp(1 downto 0) => xbar_to_m02_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m02_couplers_RVALID,
      S_AXI_wdata(511 downto 0) => xbar_to_m02_couplers_WDATA(1535 downto 1024),
      S_AXI_wlast => xbar_to_m02_couplers_WLAST(2),
      S_AXI_wready => xbar_to_m02_couplers_WREADY,
      S_AXI_wstrb(63 downto 0) => xbar_to_m02_couplers_WSTRB(191 downto 128),
      S_AXI_wvalid => xbar_to_m02_couplers_WVALID(2)
    );
m03_couplers: entity work.m03_couplers_imp_15U7VM7
     port map (
      M_ACLK => M03_ACLK_1,
      M_ARESETN => M03_ARESETN_1,
      M_AXI_araddr(14 downto 0) => m03_couplers_to_ps8_0_axi_periph1_ARADDR(14 downto 0),
      M_AXI_arburst(1 downto 0) => m03_couplers_to_ps8_0_axi_periph1_ARBURST(1 downto 0),
      M_AXI_arcache(3 downto 0) => m03_couplers_to_ps8_0_axi_periph1_ARCACHE(3 downto 0),
      M_AXI_arlen(7 downto 0) => m03_couplers_to_ps8_0_axi_periph1_ARLEN(7 downto 0),
      M_AXI_arlock => m03_couplers_to_ps8_0_axi_periph1_ARLOCK,
      M_AXI_arprot(2 downto 0) => m03_couplers_to_ps8_0_axi_periph1_ARPROT(2 downto 0),
      M_AXI_arready => m03_couplers_to_ps8_0_axi_periph1_ARREADY,
      M_AXI_arsize(2 downto 0) => m03_couplers_to_ps8_0_axi_periph1_ARSIZE(2 downto 0),
      M_AXI_arvalid => m03_couplers_to_ps8_0_axi_periph1_ARVALID,
      M_AXI_awaddr(14 downto 0) => m03_couplers_to_ps8_0_axi_periph1_AWADDR(14 downto 0),
      M_AXI_awburst(1 downto 0) => m03_couplers_to_ps8_0_axi_periph1_AWBURST(1 downto 0),
      M_AXI_awcache(3 downto 0) => m03_couplers_to_ps8_0_axi_periph1_AWCACHE(3 downto 0),
      M_AXI_awlen(7 downto 0) => m03_couplers_to_ps8_0_axi_periph1_AWLEN(7 downto 0),
      M_AXI_awlock => m03_couplers_to_ps8_0_axi_periph1_AWLOCK,
      M_AXI_awprot(2 downto 0) => m03_couplers_to_ps8_0_axi_periph1_AWPROT(2 downto 0),
      M_AXI_awready => m03_couplers_to_ps8_0_axi_periph1_AWREADY,
      M_AXI_awsize(2 downto 0) => m03_couplers_to_ps8_0_axi_periph1_AWSIZE(2 downto 0),
      M_AXI_awvalid => m03_couplers_to_ps8_0_axi_periph1_AWVALID,
      M_AXI_bready => m03_couplers_to_ps8_0_axi_periph1_BREADY,
      M_AXI_bresp(1 downto 0) => m03_couplers_to_ps8_0_axi_periph1_BRESP(1 downto 0),
      M_AXI_bvalid => m03_couplers_to_ps8_0_axi_periph1_BVALID,
      M_AXI_rdata(127 downto 0) => m03_couplers_to_ps8_0_axi_periph1_RDATA(127 downto 0),
      M_AXI_rlast => m03_couplers_to_ps8_0_axi_periph1_RLAST,
      M_AXI_rready => m03_couplers_to_ps8_0_axi_periph1_RREADY,
      M_AXI_rresp(1 downto 0) => m03_couplers_to_ps8_0_axi_periph1_RRESP(1 downto 0),
      M_AXI_rvalid => m03_couplers_to_ps8_0_axi_periph1_RVALID,
      M_AXI_wdata(127 downto 0) => m03_couplers_to_ps8_0_axi_periph1_WDATA(127 downto 0),
      M_AXI_wlast => m03_couplers_to_ps8_0_axi_periph1_WLAST,
      M_AXI_wready => m03_couplers_to_ps8_0_axi_periph1_WREADY,
      M_AXI_wstrb(15 downto 0) => m03_couplers_to_ps8_0_axi_periph1_WSTRB(15 downto 0),
      M_AXI_wvalid => m03_couplers_to_ps8_0_axi_periph1_WVALID,
      S_ACLK => ps8_0_axi_periph1_ACLK_net,
      S_ARESETN => ps8_0_axi_periph1_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m03_couplers_ARADDR(159 downto 120),
      S_AXI_arburst(1 downto 0) => xbar_to_m03_couplers_ARBURST(7 downto 6),
      S_AXI_arcache(3 downto 0) => xbar_to_m03_couplers_ARCACHE(15 downto 12),
      S_AXI_arid(0) => xbar_to_m03_couplers_ARID(3),
      S_AXI_arlen(7 downto 0) => xbar_to_m03_couplers_ARLEN(31 downto 24),
      S_AXI_arlock(0) => xbar_to_m03_couplers_ARLOCK(3),
      S_AXI_arprot(2 downto 0) => xbar_to_m03_couplers_ARPROT(11 downto 9),
      S_AXI_arqos(3 downto 0) => xbar_to_m03_couplers_ARQOS(15 downto 12),
      S_AXI_arready => xbar_to_m03_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m03_couplers_ARREGION(15 downto 12),
      S_AXI_arsize(2 downto 0) => xbar_to_m03_couplers_ARSIZE(11 downto 9),
      S_AXI_arvalid => xbar_to_m03_couplers_ARVALID(3),
      S_AXI_awaddr(39 downto 0) => xbar_to_m03_couplers_AWADDR(159 downto 120),
      S_AXI_awburst(1 downto 0) => xbar_to_m03_couplers_AWBURST(7 downto 6),
      S_AXI_awcache(3 downto 0) => xbar_to_m03_couplers_AWCACHE(15 downto 12),
      S_AXI_awid(0) => xbar_to_m03_couplers_AWID(3),
      S_AXI_awlen(7 downto 0) => xbar_to_m03_couplers_AWLEN(31 downto 24),
      S_AXI_awlock(0) => xbar_to_m03_couplers_AWLOCK(3),
      S_AXI_awprot(2 downto 0) => xbar_to_m03_couplers_AWPROT(11 downto 9),
      S_AXI_awqos(3 downto 0) => xbar_to_m03_couplers_AWQOS(15 downto 12),
      S_AXI_awready => xbar_to_m03_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m03_couplers_AWREGION(15 downto 12),
      S_AXI_awsize(2 downto 0) => xbar_to_m03_couplers_AWSIZE(11 downto 9),
      S_AXI_awvalid => xbar_to_m03_couplers_AWVALID(3),
      S_AXI_bid(0) => xbar_to_m03_couplers_BID(0),
      S_AXI_bready => xbar_to_m03_couplers_BREADY(3),
      S_AXI_bresp(1 downto 0) => xbar_to_m03_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m03_couplers_BVALID,
      S_AXI_rdata(511 downto 0) => xbar_to_m03_couplers_RDATA(511 downto 0),
      S_AXI_rid(0) => xbar_to_m03_couplers_RID(0),
      S_AXI_rlast => xbar_to_m03_couplers_RLAST,
      S_AXI_rready => xbar_to_m03_couplers_RREADY(3),
      S_AXI_rresp(1 downto 0) => xbar_to_m03_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m03_couplers_RVALID,
      S_AXI_wdata(511 downto 0) => xbar_to_m03_couplers_WDATA(2047 downto 1536),
      S_AXI_wlast => xbar_to_m03_couplers_WLAST(3),
      S_AXI_wready => xbar_to_m03_couplers_WREADY,
      S_AXI_wstrb(63 downto 0) => xbar_to_m03_couplers_WSTRB(255 downto 192),
      S_AXI_wvalid => xbar_to_m03_couplers_WVALID(3)
    );
m04_couplers: entity work.m04_couplers_imp_1VG0QRZ
     port map (
      M_ACLK => M04_ACLK_1,
      M_ARESETN => M04_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m04_couplers_to_ps8_0_axi_periph1_ARADDR(31 downto 0),
      M_AXI_arburst(1 downto 0) => m04_couplers_to_ps8_0_axi_periph1_ARBURST(1 downto 0),
      M_AXI_arcache(3 downto 0) => m04_couplers_to_ps8_0_axi_periph1_ARCACHE(3 downto 0),
      M_AXI_arid(0) => m04_couplers_to_ps8_0_axi_periph1_ARID(0),
      M_AXI_arlen(7 downto 0) => m04_couplers_to_ps8_0_axi_periph1_ARLEN(7 downto 0),
      M_AXI_arlock(0) => m04_couplers_to_ps8_0_axi_periph1_ARLOCK(0),
      M_AXI_arprot(2 downto 0) => m04_couplers_to_ps8_0_axi_periph1_ARPROT(2 downto 0),
      M_AXI_arqos(3 downto 0) => m04_couplers_to_ps8_0_axi_periph1_ARQOS(3 downto 0),
      M_AXI_arready => m04_couplers_to_ps8_0_axi_periph1_ARREADY,
      M_AXI_arsize(2 downto 0) => m04_couplers_to_ps8_0_axi_periph1_ARSIZE(2 downto 0),
      M_AXI_arvalid => m04_couplers_to_ps8_0_axi_periph1_ARVALID,
      M_AXI_awaddr(31 downto 0) => m04_couplers_to_ps8_0_axi_periph1_AWADDR(31 downto 0),
      M_AXI_awburst(1 downto 0) => m04_couplers_to_ps8_0_axi_periph1_AWBURST(1 downto 0),
      M_AXI_awcache(3 downto 0) => m04_couplers_to_ps8_0_axi_periph1_AWCACHE(3 downto 0),
      M_AXI_awid(0) => m04_couplers_to_ps8_0_axi_periph1_AWID(0),
      M_AXI_awlen(7 downto 0) => m04_couplers_to_ps8_0_axi_periph1_AWLEN(7 downto 0),
      M_AXI_awlock(0) => m04_couplers_to_ps8_0_axi_periph1_AWLOCK(0),
      M_AXI_awprot(2 downto 0) => m04_couplers_to_ps8_0_axi_periph1_AWPROT(2 downto 0),
      M_AXI_awqos(3 downto 0) => m04_couplers_to_ps8_0_axi_periph1_AWQOS(3 downto 0),
      M_AXI_awready => m04_couplers_to_ps8_0_axi_periph1_AWREADY,
      M_AXI_awsize(2 downto 0) => m04_couplers_to_ps8_0_axi_periph1_AWSIZE(2 downto 0),
      M_AXI_awvalid => m04_couplers_to_ps8_0_axi_periph1_AWVALID,
      M_AXI_bid(0) => m04_couplers_to_ps8_0_axi_periph1_BID(0),
      M_AXI_bready => m04_couplers_to_ps8_0_axi_periph1_BREADY,
      M_AXI_bresp(1 downto 0) => m04_couplers_to_ps8_0_axi_periph1_BRESP(1 downto 0),
      M_AXI_bvalid => m04_couplers_to_ps8_0_axi_periph1_BVALID,
      M_AXI_rdata(511 downto 0) => m04_couplers_to_ps8_0_axi_periph1_RDATA(511 downto 0),
      M_AXI_rid(0) => m04_couplers_to_ps8_0_axi_periph1_RID(0),
      M_AXI_rlast => m04_couplers_to_ps8_0_axi_periph1_RLAST,
      M_AXI_rready => m04_couplers_to_ps8_0_axi_periph1_RREADY,
      M_AXI_rresp(1 downto 0) => m04_couplers_to_ps8_0_axi_periph1_RRESP(1 downto 0),
      M_AXI_rvalid => m04_couplers_to_ps8_0_axi_periph1_RVALID,
      M_AXI_wdata(511 downto 0) => m04_couplers_to_ps8_0_axi_periph1_WDATA(511 downto 0),
      M_AXI_wlast => m04_couplers_to_ps8_0_axi_periph1_WLAST,
      M_AXI_wready => m04_couplers_to_ps8_0_axi_periph1_WREADY,
      M_AXI_wstrb(63 downto 0) => m04_couplers_to_ps8_0_axi_periph1_WSTRB(63 downto 0),
      M_AXI_wvalid => m04_couplers_to_ps8_0_axi_periph1_WVALID,
      S_ACLK => ps8_0_axi_periph1_ACLK_net,
      S_ARESETN => ps8_0_axi_periph1_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m04_couplers_ARADDR(199 downto 160),
      S_AXI_arburst(1 downto 0) => xbar_to_m04_couplers_ARBURST(9 downto 8),
      S_AXI_arcache(3 downto 0) => xbar_to_m04_couplers_ARCACHE(19 downto 16),
      S_AXI_arid(0) => xbar_to_m04_couplers_ARID(4),
      S_AXI_arlen(7 downto 0) => xbar_to_m04_couplers_ARLEN(39 downto 32),
      S_AXI_arlock(0) => xbar_to_m04_couplers_ARLOCK(4),
      S_AXI_arprot(2 downto 0) => xbar_to_m04_couplers_ARPROT(14 downto 12),
      S_AXI_arqos(3 downto 0) => xbar_to_m04_couplers_ARQOS(19 downto 16),
      S_AXI_arready => xbar_to_m04_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m04_couplers_ARREGION(19 downto 16),
      S_AXI_arsize(2 downto 0) => xbar_to_m04_couplers_ARSIZE(14 downto 12),
      S_AXI_arvalid => xbar_to_m04_couplers_ARVALID(4),
      S_AXI_awaddr(39 downto 0) => xbar_to_m04_couplers_AWADDR(199 downto 160),
      S_AXI_awburst(1 downto 0) => xbar_to_m04_couplers_AWBURST(9 downto 8),
      S_AXI_awcache(3 downto 0) => xbar_to_m04_couplers_AWCACHE(19 downto 16),
      S_AXI_awid(0) => xbar_to_m04_couplers_AWID(4),
      S_AXI_awlen(7 downto 0) => xbar_to_m04_couplers_AWLEN(39 downto 32),
      S_AXI_awlock(0) => xbar_to_m04_couplers_AWLOCK(4),
      S_AXI_awprot(2 downto 0) => xbar_to_m04_couplers_AWPROT(14 downto 12),
      S_AXI_awqos(3 downto 0) => xbar_to_m04_couplers_AWQOS(19 downto 16),
      S_AXI_awready => xbar_to_m04_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m04_couplers_AWREGION(19 downto 16),
      S_AXI_awsize(2 downto 0) => xbar_to_m04_couplers_AWSIZE(14 downto 12),
      S_AXI_awvalid => xbar_to_m04_couplers_AWVALID(4),
      S_AXI_bid(0) => xbar_to_m04_couplers_BID(0),
      S_AXI_bready => xbar_to_m04_couplers_BREADY(4),
      S_AXI_bresp(1 downto 0) => xbar_to_m04_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m04_couplers_BVALID,
      S_AXI_rdata(511 downto 0) => xbar_to_m04_couplers_RDATA(511 downto 0),
      S_AXI_rid(0) => xbar_to_m04_couplers_RID(0),
      S_AXI_rlast => xbar_to_m04_couplers_RLAST,
      S_AXI_rready => xbar_to_m04_couplers_RREADY(4),
      S_AXI_rresp(1 downto 0) => xbar_to_m04_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m04_couplers_RVALID,
      S_AXI_wdata(511 downto 0) => xbar_to_m04_couplers_WDATA(2559 downto 2048),
      S_AXI_wlast => xbar_to_m04_couplers_WLAST(4),
      S_AXI_wready => xbar_to_m04_couplers_WREADY,
      S_AXI_wstrb(63 downto 0) => xbar_to_m04_couplers_WSTRB(319 downto 256),
      S_AXI_wvalid => xbar_to_m04_couplers_WVALID(4)
    );
m05_couplers: entity work.m05_couplers_imp_1RBRKGF
     port map (
      M_ACLK => M05_ACLK_1,
      M_ARESETN => M05_ARESETN_1,
      M_AXI_araddr(39 downto 0) => m05_couplers_to_ps8_0_axi_periph1_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m05_couplers_to_ps8_0_axi_periph1_ARPROT(2 downto 0),
      M_AXI_arready => m05_couplers_to_ps8_0_axi_periph1_ARREADY,
      M_AXI_arvalid => m05_couplers_to_ps8_0_axi_periph1_ARVALID,
      M_AXI_awaddr(39 downto 0) => m05_couplers_to_ps8_0_axi_periph1_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m05_couplers_to_ps8_0_axi_periph1_AWPROT(2 downto 0),
      M_AXI_awready => m05_couplers_to_ps8_0_axi_periph1_AWREADY,
      M_AXI_awvalid => m05_couplers_to_ps8_0_axi_periph1_AWVALID,
      M_AXI_bready => m05_couplers_to_ps8_0_axi_periph1_BREADY,
      M_AXI_bresp(1 downto 0) => m05_couplers_to_ps8_0_axi_periph1_BRESP(1 downto 0),
      M_AXI_bvalid => m05_couplers_to_ps8_0_axi_periph1_BVALID,
      M_AXI_rdata(31 downto 0) => m05_couplers_to_ps8_0_axi_periph1_RDATA(31 downto 0),
      M_AXI_rready => m05_couplers_to_ps8_0_axi_periph1_RREADY,
      M_AXI_rresp(1 downto 0) => m05_couplers_to_ps8_0_axi_periph1_RRESP(1 downto 0),
      M_AXI_rvalid => m05_couplers_to_ps8_0_axi_periph1_RVALID,
      M_AXI_wdata(31 downto 0) => m05_couplers_to_ps8_0_axi_periph1_WDATA(31 downto 0),
      M_AXI_wready => m05_couplers_to_ps8_0_axi_periph1_WREADY,
      M_AXI_wstrb(3 downto 0) => m05_couplers_to_ps8_0_axi_periph1_WSTRB(3 downto 0),
      M_AXI_wvalid => m05_couplers_to_ps8_0_axi_periph1_WVALID,
      S_ACLK => ps8_0_axi_periph1_ACLK_net,
      S_ARESETN => ps8_0_axi_periph1_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m05_couplers_ARADDR(239 downto 200),
      S_AXI_arburst(1 downto 0) => xbar_to_m05_couplers_ARBURST(11 downto 10),
      S_AXI_arcache(3 downto 0) => xbar_to_m05_couplers_ARCACHE(23 downto 20),
      S_AXI_arid(0) => xbar_to_m05_couplers_ARID(5),
      S_AXI_arlen(7 downto 0) => xbar_to_m05_couplers_ARLEN(47 downto 40),
      S_AXI_arlock(0) => xbar_to_m05_couplers_ARLOCK(5),
      S_AXI_arprot(2 downto 0) => xbar_to_m05_couplers_ARPROT(17 downto 15),
      S_AXI_arqos(3 downto 0) => xbar_to_m05_couplers_ARQOS(23 downto 20),
      S_AXI_arready => xbar_to_m05_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m05_couplers_ARREGION(23 downto 20),
      S_AXI_arsize(2 downto 0) => xbar_to_m05_couplers_ARSIZE(17 downto 15),
      S_AXI_arvalid => xbar_to_m05_couplers_ARVALID(5),
      S_AXI_awaddr(39 downto 0) => xbar_to_m05_couplers_AWADDR(239 downto 200),
      S_AXI_awburst(1 downto 0) => xbar_to_m05_couplers_AWBURST(11 downto 10),
      S_AXI_awcache(3 downto 0) => xbar_to_m05_couplers_AWCACHE(23 downto 20),
      S_AXI_awid(0) => xbar_to_m05_couplers_AWID(5),
      S_AXI_awlen(7 downto 0) => xbar_to_m05_couplers_AWLEN(47 downto 40),
      S_AXI_awlock(0) => xbar_to_m05_couplers_AWLOCK(5),
      S_AXI_awprot(2 downto 0) => xbar_to_m05_couplers_AWPROT(17 downto 15),
      S_AXI_awqos(3 downto 0) => xbar_to_m05_couplers_AWQOS(23 downto 20),
      S_AXI_awready => xbar_to_m05_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m05_couplers_AWREGION(23 downto 20),
      S_AXI_awsize(2 downto 0) => xbar_to_m05_couplers_AWSIZE(17 downto 15),
      S_AXI_awvalid => xbar_to_m05_couplers_AWVALID(5),
      S_AXI_bid(0) => xbar_to_m05_couplers_BID(0),
      S_AXI_bready => xbar_to_m05_couplers_BREADY(5),
      S_AXI_bresp(1 downto 0) => xbar_to_m05_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m05_couplers_BVALID,
      S_AXI_rdata(511 downto 0) => xbar_to_m05_couplers_RDATA(511 downto 0),
      S_AXI_rid(0) => xbar_to_m05_couplers_RID(0),
      S_AXI_rlast => xbar_to_m05_couplers_RLAST,
      S_AXI_rready => xbar_to_m05_couplers_RREADY(5),
      S_AXI_rresp(1 downto 0) => xbar_to_m05_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m05_couplers_RVALID,
      S_AXI_wdata(511 downto 0) => xbar_to_m05_couplers_WDATA(3071 downto 2560),
      S_AXI_wlast => xbar_to_m05_couplers_WLAST(5),
      S_AXI_wready => xbar_to_m05_couplers_WREADY,
      S_AXI_wstrb(63 downto 0) => xbar_to_m05_couplers_WSTRB(383 downto 320),
      S_AXI_wvalid => xbar_to_m05_couplers_WVALID(5)
    );
m06_couplers: entity work.m06_couplers_imp_1PE4S9B
     port map (
      M_ACLK => M06_ACLK_1,
      M_ARESETN => M06_ARESETN_1,
      M_AXI_araddr(14 downto 0) => m06_couplers_to_ps8_0_axi_periph1_ARADDR(14 downto 0),
      M_AXI_arburst(1 downto 0) => m06_couplers_to_ps8_0_axi_periph1_ARBURST(1 downto 0),
      M_AXI_arcache(3 downto 0) => m06_couplers_to_ps8_0_axi_periph1_ARCACHE(3 downto 0),
      M_AXI_arlen(7 downto 0) => m06_couplers_to_ps8_0_axi_periph1_ARLEN(7 downto 0),
      M_AXI_arlock => m06_couplers_to_ps8_0_axi_periph1_ARLOCK,
      M_AXI_arprot(2 downto 0) => m06_couplers_to_ps8_0_axi_periph1_ARPROT(2 downto 0),
      M_AXI_arready => m06_couplers_to_ps8_0_axi_periph1_ARREADY,
      M_AXI_arsize(2 downto 0) => m06_couplers_to_ps8_0_axi_periph1_ARSIZE(2 downto 0),
      M_AXI_arvalid => m06_couplers_to_ps8_0_axi_periph1_ARVALID,
      M_AXI_awaddr(14 downto 0) => m06_couplers_to_ps8_0_axi_periph1_AWADDR(14 downto 0),
      M_AXI_awburst(1 downto 0) => m06_couplers_to_ps8_0_axi_periph1_AWBURST(1 downto 0),
      M_AXI_awcache(3 downto 0) => m06_couplers_to_ps8_0_axi_periph1_AWCACHE(3 downto 0),
      M_AXI_awlen(7 downto 0) => m06_couplers_to_ps8_0_axi_periph1_AWLEN(7 downto 0),
      M_AXI_awlock => m06_couplers_to_ps8_0_axi_periph1_AWLOCK,
      M_AXI_awprot(2 downto 0) => m06_couplers_to_ps8_0_axi_periph1_AWPROT(2 downto 0),
      M_AXI_awready => m06_couplers_to_ps8_0_axi_periph1_AWREADY,
      M_AXI_awsize(2 downto 0) => m06_couplers_to_ps8_0_axi_periph1_AWSIZE(2 downto 0),
      M_AXI_awvalid => m06_couplers_to_ps8_0_axi_periph1_AWVALID,
      M_AXI_bready => m06_couplers_to_ps8_0_axi_periph1_BREADY,
      M_AXI_bresp(1 downto 0) => m06_couplers_to_ps8_0_axi_periph1_BRESP(1 downto 0),
      M_AXI_bvalid => m06_couplers_to_ps8_0_axi_periph1_BVALID,
      M_AXI_rdata(127 downto 0) => m06_couplers_to_ps8_0_axi_periph1_RDATA(127 downto 0),
      M_AXI_rlast => m06_couplers_to_ps8_0_axi_periph1_RLAST,
      M_AXI_rready => m06_couplers_to_ps8_0_axi_periph1_RREADY,
      M_AXI_rresp(1 downto 0) => m06_couplers_to_ps8_0_axi_periph1_RRESP(1 downto 0),
      M_AXI_rvalid => m06_couplers_to_ps8_0_axi_periph1_RVALID,
      M_AXI_wdata(127 downto 0) => m06_couplers_to_ps8_0_axi_periph1_WDATA(127 downto 0),
      M_AXI_wlast => m06_couplers_to_ps8_0_axi_periph1_WLAST,
      M_AXI_wready => m06_couplers_to_ps8_0_axi_periph1_WREADY,
      M_AXI_wstrb(15 downto 0) => m06_couplers_to_ps8_0_axi_periph1_WSTRB(15 downto 0),
      M_AXI_wvalid => m06_couplers_to_ps8_0_axi_periph1_WVALID,
      S_ACLK => ps8_0_axi_periph1_ACLK_net,
      S_ARESETN => ps8_0_axi_periph1_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m06_couplers_ARADDR(279 downto 240),
      S_AXI_arburst(1 downto 0) => xbar_to_m06_couplers_ARBURST(13 downto 12),
      S_AXI_arcache(3 downto 0) => xbar_to_m06_couplers_ARCACHE(27 downto 24),
      S_AXI_arid(0) => xbar_to_m06_couplers_ARID(6),
      S_AXI_arlen(7 downto 0) => xbar_to_m06_couplers_ARLEN(55 downto 48),
      S_AXI_arlock(0) => xbar_to_m06_couplers_ARLOCK(6),
      S_AXI_arprot(2 downto 0) => xbar_to_m06_couplers_ARPROT(20 downto 18),
      S_AXI_arqos(3 downto 0) => xbar_to_m06_couplers_ARQOS(27 downto 24),
      S_AXI_arready => xbar_to_m06_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m06_couplers_ARREGION(27 downto 24),
      S_AXI_arsize(2 downto 0) => xbar_to_m06_couplers_ARSIZE(20 downto 18),
      S_AXI_arvalid => xbar_to_m06_couplers_ARVALID(6),
      S_AXI_awaddr(39 downto 0) => xbar_to_m06_couplers_AWADDR(279 downto 240),
      S_AXI_awburst(1 downto 0) => xbar_to_m06_couplers_AWBURST(13 downto 12),
      S_AXI_awcache(3 downto 0) => xbar_to_m06_couplers_AWCACHE(27 downto 24),
      S_AXI_awid(0) => xbar_to_m06_couplers_AWID(6),
      S_AXI_awlen(7 downto 0) => xbar_to_m06_couplers_AWLEN(55 downto 48),
      S_AXI_awlock(0) => xbar_to_m06_couplers_AWLOCK(6),
      S_AXI_awprot(2 downto 0) => xbar_to_m06_couplers_AWPROT(20 downto 18),
      S_AXI_awqos(3 downto 0) => xbar_to_m06_couplers_AWQOS(27 downto 24),
      S_AXI_awready => xbar_to_m06_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m06_couplers_AWREGION(27 downto 24),
      S_AXI_awsize(2 downto 0) => xbar_to_m06_couplers_AWSIZE(20 downto 18),
      S_AXI_awvalid => xbar_to_m06_couplers_AWVALID(6),
      S_AXI_bid(0) => xbar_to_m06_couplers_BID(0),
      S_AXI_bready => xbar_to_m06_couplers_BREADY(6),
      S_AXI_bresp(1 downto 0) => xbar_to_m06_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m06_couplers_BVALID,
      S_AXI_rdata(511 downto 0) => xbar_to_m06_couplers_RDATA(511 downto 0),
      S_AXI_rid(0) => xbar_to_m06_couplers_RID(0),
      S_AXI_rlast => xbar_to_m06_couplers_RLAST,
      S_AXI_rready => xbar_to_m06_couplers_RREADY(6),
      S_AXI_rresp(1 downto 0) => xbar_to_m06_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m06_couplers_RVALID,
      S_AXI_wdata(511 downto 0) => xbar_to_m06_couplers_WDATA(3583 downto 3072),
      S_AXI_wlast => xbar_to_m06_couplers_WLAST(6),
      S_AXI_wready => xbar_to_m06_couplers_WREADY,
      S_AXI_wstrb(63 downto 0) => xbar_to_m06_couplers_WSTRB(447 downto 384),
      S_AXI_wvalid => xbar_to_m06_couplers_WVALID(6)
    );
m07_couplers: entity work.m07_couplers_imp_1K5WJBJ
     port map (
      M_ACLK => M07_ACLK_1,
      M_ARESETN => M07_ARESETN_1,
      M_AXI_araddr(12 downto 0) => m07_couplers_to_ps8_0_axi_periph1_ARADDR(12 downto 0),
      M_AXI_arburst(1 downto 0) => m07_couplers_to_ps8_0_axi_periph1_ARBURST(1 downto 0),
      M_AXI_arcache(3 downto 0) => m07_couplers_to_ps8_0_axi_periph1_ARCACHE(3 downto 0),
      M_AXI_arlen(7 downto 0) => m07_couplers_to_ps8_0_axi_periph1_ARLEN(7 downto 0),
      M_AXI_arlock => m07_couplers_to_ps8_0_axi_periph1_ARLOCK,
      M_AXI_arprot(2 downto 0) => m07_couplers_to_ps8_0_axi_periph1_ARPROT(2 downto 0),
      M_AXI_arready => m07_couplers_to_ps8_0_axi_periph1_ARREADY,
      M_AXI_arsize(2 downto 0) => m07_couplers_to_ps8_0_axi_periph1_ARSIZE(2 downto 0),
      M_AXI_arvalid => m07_couplers_to_ps8_0_axi_periph1_ARVALID,
      M_AXI_awaddr(12 downto 0) => m07_couplers_to_ps8_0_axi_periph1_AWADDR(12 downto 0),
      M_AXI_awburst(1 downto 0) => m07_couplers_to_ps8_0_axi_periph1_AWBURST(1 downto 0),
      M_AXI_awcache(3 downto 0) => m07_couplers_to_ps8_0_axi_periph1_AWCACHE(3 downto 0),
      M_AXI_awlen(7 downto 0) => m07_couplers_to_ps8_0_axi_periph1_AWLEN(7 downto 0),
      M_AXI_awlock => m07_couplers_to_ps8_0_axi_periph1_AWLOCK,
      M_AXI_awprot(2 downto 0) => m07_couplers_to_ps8_0_axi_periph1_AWPROT(2 downto 0),
      M_AXI_awready => m07_couplers_to_ps8_0_axi_periph1_AWREADY,
      M_AXI_awsize(2 downto 0) => m07_couplers_to_ps8_0_axi_periph1_AWSIZE(2 downto 0),
      M_AXI_awvalid => m07_couplers_to_ps8_0_axi_periph1_AWVALID,
      M_AXI_bready => m07_couplers_to_ps8_0_axi_periph1_BREADY,
      M_AXI_bresp(1 downto 0) => m07_couplers_to_ps8_0_axi_periph1_BRESP(1 downto 0),
      M_AXI_bvalid => m07_couplers_to_ps8_0_axi_periph1_BVALID,
      M_AXI_rdata(31 downto 0) => m07_couplers_to_ps8_0_axi_periph1_RDATA(31 downto 0),
      M_AXI_rlast => m07_couplers_to_ps8_0_axi_periph1_RLAST,
      M_AXI_rready => m07_couplers_to_ps8_0_axi_periph1_RREADY,
      M_AXI_rresp(1 downto 0) => m07_couplers_to_ps8_0_axi_periph1_RRESP(1 downto 0),
      M_AXI_rvalid => m07_couplers_to_ps8_0_axi_periph1_RVALID,
      M_AXI_wdata(31 downto 0) => m07_couplers_to_ps8_0_axi_periph1_WDATA(31 downto 0),
      M_AXI_wlast => m07_couplers_to_ps8_0_axi_periph1_WLAST,
      M_AXI_wready => m07_couplers_to_ps8_0_axi_periph1_WREADY,
      M_AXI_wstrb(3 downto 0) => m07_couplers_to_ps8_0_axi_periph1_WSTRB(3 downto 0),
      M_AXI_wvalid => m07_couplers_to_ps8_0_axi_periph1_WVALID,
      S_ACLK => ps8_0_axi_periph1_ACLK_net,
      S_ARESETN => ps8_0_axi_periph1_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m07_couplers_ARADDR(319 downto 280),
      S_AXI_arburst(1 downto 0) => xbar_to_m07_couplers_ARBURST(15 downto 14),
      S_AXI_arcache(3 downto 0) => xbar_to_m07_couplers_ARCACHE(31 downto 28),
      S_AXI_arid(0) => xbar_to_m07_couplers_ARID(7),
      S_AXI_arlen(7 downto 0) => xbar_to_m07_couplers_ARLEN(63 downto 56),
      S_AXI_arlock(0) => xbar_to_m07_couplers_ARLOCK(7),
      S_AXI_arprot(2 downto 0) => xbar_to_m07_couplers_ARPROT(23 downto 21),
      S_AXI_arqos(3 downto 0) => xbar_to_m07_couplers_ARQOS(31 downto 28),
      S_AXI_arready => xbar_to_m07_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m07_couplers_ARREGION(31 downto 28),
      S_AXI_arsize(2 downto 0) => xbar_to_m07_couplers_ARSIZE(23 downto 21),
      S_AXI_arvalid => xbar_to_m07_couplers_ARVALID(7),
      S_AXI_awaddr(39 downto 0) => xbar_to_m07_couplers_AWADDR(319 downto 280),
      S_AXI_awburst(1 downto 0) => xbar_to_m07_couplers_AWBURST(15 downto 14),
      S_AXI_awcache(3 downto 0) => xbar_to_m07_couplers_AWCACHE(31 downto 28),
      S_AXI_awid(0) => xbar_to_m07_couplers_AWID(7),
      S_AXI_awlen(7 downto 0) => xbar_to_m07_couplers_AWLEN(63 downto 56),
      S_AXI_awlock(0) => xbar_to_m07_couplers_AWLOCK(7),
      S_AXI_awprot(2 downto 0) => xbar_to_m07_couplers_AWPROT(23 downto 21),
      S_AXI_awqos(3 downto 0) => xbar_to_m07_couplers_AWQOS(31 downto 28),
      S_AXI_awready => xbar_to_m07_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m07_couplers_AWREGION(31 downto 28),
      S_AXI_awsize(2 downto 0) => xbar_to_m07_couplers_AWSIZE(23 downto 21),
      S_AXI_awvalid => xbar_to_m07_couplers_AWVALID(7),
      S_AXI_bid(0) => xbar_to_m07_couplers_BID(0),
      S_AXI_bready => xbar_to_m07_couplers_BREADY(7),
      S_AXI_bresp(1 downto 0) => xbar_to_m07_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m07_couplers_BVALID,
      S_AXI_rdata(511 downto 0) => xbar_to_m07_couplers_RDATA(511 downto 0),
      S_AXI_rid(0) => xbar_to_m07_couplers_RID(0),
      S_AXI_rlast => xbar_to_m07_couplers_RLAST,
      S_AXI_rready => xbar_to_m07_couplers_RREADY(7),
      S_AXI_rresp(1 downto 0) => xbar_to_m07_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m07_couplers_RVALID,
      S_AXI_wdata(511 downto 0) => xbar_to_m07_couplers_WDATA(4095 downto 3584),
      S_AXI_wlast => xbar_to_m07_couplers_WLAST(7),
      S_AXI_wready => xbar_to_m07_couplers_WREADY,
      S_AXI_wstrb(63 downto 0) => xbar_to_m07_couplers_WSTRB(511 downto 448),
      S_AXI_wvalid => xbar_to_m07_couplers_WVALID(7)
    );
m08_couplers: entity work.m08_couplers_imp_6D5W27
     port map (
      M_ACLK => M08_ACLK_1,
      M_ARESETN => M08_ARESETN_1,
      M_AXI_araddr(39 downto 0) => m08_couplers_to_ps8_0_axi_periph1_ARADDR(39 downto 0),
      M_AXI_arready => m08_couplers_to_ps8_0_axi_periph1_ARREADY,
      M_AXI_arvalid => m08_couplers_to_ps8_0_axi_periph1_ARVALID,
      M_AXI_awaddr(39 downto 0) => m08_couplers_to_ps8_0_axi_periph1_AWADDR(39 downto 0),
      M_AXI_awready => m08_couplers_to_ps8_0_axi_periph1_AWREADY,
      M_AXI_awvalid => m08_couplers_to_ps8_0_axi_periph1_AWVALID,
      M_AXI_bready => m08_couplers_to_ps8_0_axi_periph1_BREADY,
      M_AXI_bresp(1 downto 0) => m08_couplers_to_ps8_0_axi_periph1_BRESP(1 downto 0),
      M_AXI_bvalid => m08_couplers_to_ps8_0_axi_periph1_BVALID,
      M_AXI_rdata(31 downto 0) => m08_couplers_to_ps8_0_axi_periph1_RDATA(31 downto 0),
      M_AXI_rready => m08_couplers_to_ps8_0_axi_periph1_RREADY,
      M_AXI_rresp(1 downto 0) => m08_couplers_to_ps8_0_axi_periph1_RRESP(1 downto 0),
      M_AXI_rvalid => m08_couplers_to_ps8_0_axi_periph1_RVALID,
      M_AXI_wdata(31 downto 0) => m08_couplers_to_ps8_0_axi_periph1_WDATA(31 downto 0),
      M_AXI_wready => m08_couplers_to_ps8_0_axi_periph1_WREADY,
      M_AXI_wstrb(3 downto 0) => m08_couplers_to_ps8_0_axi_periph1_WSTRB(3 downto 0),
      M_AXI_wvalid => m08_couplers_to_ps8_0_axi_periph1_WVALID,
      S_ACLK => ps8_0_axi_periph1_ACLK_net,
      S_ARESETN => ps8_0_axi_periph1_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m08_couplers_ARADDR(359 downto 320),
      S_AXI_arburst(1 downto 0) => xbar_to_m08_couplers_ARBURST(17 downto 16),
      S_AXI_arcache(3 downto 0) => xbar_to_m08_couplers_ARCACHE(35 downto 32),
      S_AXI_arid(0) => xbar_to_m08_couplers_ARID(8),
      S_AXI_arlen(7 downto 0) => xbar_to_m08_couplers_ARLEN(71 downto 64),
      S_AXI_arlock(0) => xbar_to_m08_couplers_ARLOCK(8),
      S_AXI_arprot(2 downto 0) => xbar_to_m08_couplers_ARPROT(26 downto 24),
      S_AXI_arqos(3 downto 0) => xbar_to_m08_couplers_ARQOS(35 downto 32),
      S_AXI_arready => xbar_to_m08_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m08_couplers_ARREGION(35 downto 32),
      S_AXI_arsize(2 downto 0) => xbar_to_m08_couplers_ARSIZE(26 downto 24),
      S_AXI_arvalid => xbar_to_m08_couplers_ARVALID(8),
      S_AXI_awaddr(39 downto 0) => xbar_to_m08_couplers_AWADDR(359 downto 320),
      S_AXI_awburst(1 downto 0) => xbar_to_m08_couplers_AWBURST(17 downto 16),
      S_AXI_awcache(3 downto 0) => xbar_to_m08_couplers_AWCACHE(35 downto 32),
      S_AXI_awid(0) => xbar_to_m08_couplers_AWID(8),
      S_AXI_awlen(7 downto 0) => xbar_to_m08_couplers_AWLEN(71 downto 64),
      S_AXI_awlock(0) => xbar_to_m08_couplers_AWLOCK(8),
      S_AXI_awprot(2 downto 0) => xbar_to_m08_couplers_AWPROT(26 downto 24),
      S_AXI_awqos(3 downto 0) => xbar_to_m08_couplers_AWQOS(35 downto 32),
      S_AXI_awready => xbar_to_m08_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m08_couplers_AWREGION(35 downto 32),
      S_AXI_awsize(2 downto 0) => xbar_to_m08_couplers_AWSIZE(26 downto 24),
      S_AXI_awvalid => xbar_to_m08_couplers_AWVALID(8),
      S_AXI_bid(0) => xbar_to_m08_couplers_BID(0),
      S_AXI_bready => xbar_to_m08_couplers_BREADY(8),
      S_AXI_bresp(1 downto 0) => xbar_to_m08_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m08_couplers_BVALID,
      S_AXI_rdata(511 downto 0) => xbar_to_m08_couplers_RDATA(511 downto 0),
      S_AXI_rid(0) => xbar_to_m08_couplers_RID(0),
      S_AXI_rlast => xbar_to_m08_couplers_RLAST,
      S_AXI_rready => xbar_to_m08_couplers_RREADY(8),
      S_AXI_rresp(1 downto 0) => xbar_to_m08_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m08_couplers_RVALID,
      S_AXI_wdata(511 downto 0) => xbar_to_m08_couplers_WDATA(4607 downto 4096),
      S_AXI_wlast => xbar_to_m08_couplers_WLAST(8),
      S_AXI_wready => xbar_to_m08_couplers_WREADY,
      S_AXI_wstrb(63 downto 0) => xbar_to_m08_couplers_WSTRB(575 downto 512),
      S_AXI_wvalid => xbar_to_m08_couplers_WVALID(8)
    );
m09_couplers: entity work.m09_couplers_imp_IGUVJ
     port map (
      M_ACLK => M09_ACLK_1,
      M_ARESETN => M09_ARESETN_1,
      M_AXI_araddr(39 downto 0) => m09_couplers_to_ps8_0_axi_periph1_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m09_couplers_to_ps8_0_axi_periph1_ARPROT(2 downto 0),
      M_AXI_arready => m09_couplers_to_ps8_0_axi_periph1_ARREADY,
      M_AXI_arvalid => m09_couplers_to_ps8_0_axi_periph1_ARVALID,
      M_AXI_awaddr(39 downto 0) => m09_couplers_to_ps8_0_axi_periph1_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m09_couplers_to_ps8_0_axi_periph1_AWPROT(2 downto 0),
      M_AXI_awready => m09_couplers_to_ps8_0_axi_periph1_AWREADY,
      M_AXI_awvalid => m09_couplers_to_ps8_0_axi_periph1_AWVALID,
      M_AXI_bready => m09_couplers_to_ps8_0_axi_periph1_BREADY,
      M_AXI_bresp(1 downto 0) => m09_couplers_to_ps8_0_axi_periph1_BRESP(1 downto 0),
      M_AXI_bvalid => m09_couplers_to_ps8_0_axi_periph1_BVALID,
      M_AXI_rdata(31 downto 0) => m09_couplers_to_ps8_0_axi_periph1_RDATA(31 downto 0),
      M_AXI_rready => m09_couplers_to_ps8_0_axi_periph1_RREADY,
      M_AXI_rresp(1 downto 0) => m09_couplers_to_ps8_0_axi_periph1_RRESP(1 downto 0),
      M_AXI_rvalid => m09_couplers_to_ps8_0_axi_periph1_RVALID,
      M_AXI_wdata(31 downto 0) => m09_couplers_to_ps8_0_axi_periph1_WDATA(31 downto 0),
      M_AXI_wready => m09_couplers_to_ps8_0_axi_periph1_WREADY,
      M_AXI_wstrb(3 downto 0) => m09_couplers_to_ps8_0_axi_periph1_WSTRB(3 downto 0),
      M_AXI_wvalid => m09_couplers_to_ps8_0_axi_periph1_WVALID,
      S_ACLK => ps8_0_axi_periph1_ACLK_net,
      S_ARESETN => ps8_0_axi_periph1_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m09_couplers_ARADDR(399 downto 360),
      S_AXI_arburst(1 downto 0) => xbar_to_m09_couplers_ARBURST(19 downto 18),
      S_AXI_arcache(3 downto 0) => xbar_to_m09_couplers_ARCACHE(39 downto 36),
      S_AXI_arid(0) => xbar_to_m09_couplers_ARID(9),
      S_AXI_arlen(7 downto 0) => xbar_to_m09_couplers_ARLEN(79 downto 72),
      S_AXI_arlock(0) => xbar_to_m09_couplers_ARLOCK(9),
      S_AXI_arprot(2 downto 0) => xbar_to_m09_couplers_ARPROT(29 downto 27),
      S_AXI_arqos(3 downto 0) => xbar_to_m09_couplers_ARQOS(39 downto 36),
      S_AXI_arready => xbar_to_m09_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m09_couplers_ARREGION(39 downto 36),
      S_AXI_arsize(2 downto 0) => xbar_to_m09_couplers_ARSIZE(29 downto 27),
      S_AXI_arvalid => xbar_to_m09_couplers_ARVALID(9),
      S_AXI_awaddr(39 downto 0) => xbar_to_m09_couplers_AWADDR(399 downto 360),
      S_AXI_awburst(1 downto 0) => xbar_to_m09_couplers_AWBURST(19 downto 18),
      S_AXI_awcache(3 downto 0) => xbar_to_m09_couplers_AWCACHE(39 downto 36),
      S_AXI_awid(0) => xbar_to_m09_couplers_AWID(9),
      S_AXI_awlen(7 downto 0) => xbar_to_m09_couplers_AWLEN(79 downto 72),
      S_AXI_awlock(0) => xbar_to_m09_couplers_AWLOCK(9),
      S_AXI_awprot(2 downto 0) => xbar_to_m09_couplers_AWPROT(29 downto 27),
      S_AXI_awqos(3 downto 0) => xbar_to_m09_couplers_AWQOS(39 downto 36),
      S_AXI_awready => xbar_to_m09_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m09_couplers_AWREGION(39 downto 36),
      S_AXI_awsize(2 downto 0) => xbar_to_m09_couplers_AWSIZE(29 downto 27),
      S_AXI_awvalid => xbar_to_m09_couplers_AWVALID(9),
      S_AXI_bid(0) => xbar_to_m09_couplers_BID(0),
      S_AXI_bready => xbar_to_m09_couplers_BREADY(9),
      S_AXI_bresp(1 downto 0) => xbar_to_m09_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m09_couplers_BVALID,
      S_AXI_rdata(511 downto 0) => xbar_to_m09_couplers_RDATA(511 downto 0),
      S_AXI_rid(0) => xbar_to_m09_couplers_RID(0),
      S_AXI_rlast => xbar_to_m09_couplers_RLAST,
      S_AXI_rready => xbar_to_m09_couplers_RREADY(9),
      S_AXI_rresp(1 downto 0) => xbar_to_m09_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m09_couplers_RVALID,
      S_AXI_wdata(511 downto 0) => xbar_to_m09_couplers_WDATA(5119 downto 4608),
      S_AXI_wlast => xbar_to_m09_couplers_WLAST(9),
      S_AXI_wready => xbar_to_m09_couplers_WREADY,
      S_AXI_wstrb(63 downto 0) => xbar_to_m09_couplers_WSTRB(639 downto 576),
      S_AXI_wvalid => xbar_to_m09_couplers_WVALID(9)
    );
m10_couplers: entity work.m10_couplers_imp_EMZCYJ
     port map (
      M_ACLK => M10_ACLK_1,
      M_ARESETN => M10_ARESETN_1,
      M_AXI_araddr(39 downto 0) => m10_couplers_to_ps8_0_axi_periph1_ARADDR(39 downto 0),
      M_AXI_arready => m10_couplers_to_ps8_0_axi_periph1_ARREADY,
      M_AXI_arvalid => m10_couplers_to_ps8_0_axi_periph1_ARVALID,
      M_AXI_awaddr(39 downto 0) => m10_couplers_to_ps8_0_axi_periph1_AWADDR(39 downto 0),
      M_AXI_awready => m10_couplers_to_ps8_0_axi_periph1_AWREADY,
      M_AXI_awvalid => m10_couplers_to_ps8_0_axi_periph1_AWVALID,
      M_AXI_bready => m10_couplers_to_ps8_0_axi_periph1_BREADY,
      M_AXI_bresp(1 downto 0) => m10_couplers_to_ps8_0_axi_periph1_BRESP(1 downto 0),
      M_AXI_bvalid => m10_couplers_to_ps8_0_axi_periph1_BVALID,
      M_AXI_rdata(31 downto 0) => m10_couplers_to_ps8_0_axi_periph1_RDATA(31 downto 0),
      M_AXI_rready => m10_couplers_to_ps8_0_axi_periph1_RREADY,
      M_AXI_rresp(1 downto 0) => m10_couplers_to_ps8_0_axi_periph1_RRESP(1 downto 0),
      M_AXI_rvalid => m10_couplers_to_ps8_0_axi_periph1_RVALID,
      M_AXI_wdata(31 downto 0) => m10_couplers_to_ps8_0_axi_periph1_WDATA(31 downto 0),
      M_AXI_wready => m10_couplers_to_ps8_0_axi_periph1_WREADY,
      M_AXI_wstrb(3 downto 0) => m10_couplers_to_ps8_0_axi_periph1_WSTRB(3 downto 0),
      M_AXI_wvalid => m10_couplers_to_ps8_0_axi_periph1_WVALID,
      S_ACLK => ps8_0_axi_periph1_ACLK_net,
      S_ARESETN => ps8_0_axi_periph1_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m10_couplers_ARADDR(439 downto 400),
      S_AXI_arburst(1 downto 0) => xbar_to_m10_couplers_ARBURST(21 downto 20),
      S_AXI_arcache(3 downto 0) => xbar_to_m10_couplers_ARCACHE(43 downto 40),
      S_AXI_arid(0) => xbar_to_m10_couplers_ARID(10),
      S_AXI_arlen(7 downto 0) => xbar_to_m10_couplers_ARLEN(87 downto 80),
      S_AXI_arlock(0) => xbar_to_m10_couplers_ARLOCK(10),
      S_AXI_arprot(2 downto 0) => xbar_to_m10_couplers_ARPROT(32 downto 30),
      S_AXI_arqos(3 downto 0) => xbar_to_m10_couplers_ARQOS(43 downto 40),
      S_AXI_arready => xbar_to_m10_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m10_couplers_ARREGION(43 downto 40),
      S_AXI_arsize(2 downto 0) => xbar_to_m10_couplers_ARSIZE(32 downto 30),
      S_AXI_arvalid => xbar_to_m10_couplers_ARVALID(10),
      S_AXI_awaddr(39 downto 0) => xbar_to_m10_couplers_AWADDR(439 downto 400),
      S_AXI_awburst(1 downto 0) => xbar_to_m10_couplers_AWBURST(21 downto 20),
      S_AXI_awcache(3 downto 0) => xbar_to_m10_couplers_AWCACHE(43 downto 40),
      S_AXI_awid(0) => xbar_to_m10_couplers_AWID(10),
      S_AXI_awlen(7 downto 0) => xbar_to_m10_couplers_AWLEN(87 downto 80),
      S_AXI_awlock(0) => xbar_to_m10_couplers_AWLOCK(10),
      S_AXI_awprot(2 downto 0) => xbar_to_m10_couplers_AWPROT(32 downto 30),
      S_AXI_awqos(3 downto 0) => xbar_to_m10_couplers_AWQOS(43 downto 40),
      S_AXI_awready => xbar_to_m10_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m10_couplers_AWREGION(43 downto 40),
      S_AXI_awsize(2 downto 0) => xbar_to_m10_couplers_AWSIZE(32 downto 30),
      S_AXI_awvalid => xbar_to_m10_couplers_AWVALID(10),
      S_AXI_bid(0) => xbar_to_m10_couplers_BID(0),
      S_AXI_bready => xbar_to_m10_couplers_BREADY(10),
      S_AXI_bresp(1 downto 0) => xbar_to_m10_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m10_couplers_BVALID,
      S_AXI_rdata(511 downto 0) => xbar_to_m10_couplers_RDATA(511 downto 0),
      S_AXI_rid(0) => xbar_to_m10_couplers_RID(0),
      S_AXI_rlast => xbar_to_m10_couplers_RLAST,
      S_AXI_rready => xbar_to_m10_couplers_RREADY(10),
      S_AXI_rresp(1 downto 0) => xbar_to_m10_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m10_couplers_RVALID,
      S_AXI_wdata(511 downto 0) => xbar_to_m10_couplers_WDATA(5631 downto 5120),
      S_AXI_wlast => xbar_to_m10_couplers_WLAST(10),
      S_AXI_wready => xbar_to_m10_couplers_WREADY,
      S_AXI_wstrb(63 downto 0) => xbar_to_m10_couplers_WSTRB(703 downto 640),
      S_AXI_wvalid => xbar_to_m10_couplers_WVALID(10)
    );
m11_couplers: entity work.m11_couplers_imp_9YPY1N
     port map (
      M_ACLK => M11_ACLK_1,
      M_ARESETN => M11_ARESETN_1,
      M_AXI_araddr(39 downto 0) => m11_couplers_to_ps8_0_axi_periph1_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m11_couplers_to_ps8_0_axi_periph1_ARPROT(2 downto 0),
      M_AXI_arready => m11_couplers_to_ps8_0_axi_periph1_ARREADY,
      M_AXI_arvalid => m11_couplers_to_ps8_0_axi_periph1_ARVALID,
      M_AXI_awaddr(39 downto 0) => m11_couplers_to_ps8_0_axi_periph1_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m11_couplers_to_ps8_0_axi_periph1_AWPROT(2 downto 0),
      M_AXI_awready => m11_couplers_to_ps8_0_axi_periph1_AWREADY,
      M_AXI_awvalid => m11_couplers_to_ps8_0_axi_periph1_AWVALID,
      M_AXI_bready => m11_couplers_to_ps8_0_axi_periph1_BREADY,
      M_AXI_bresp(1 downto 0) => m11_couplers_to_ps8_0_axi_periph1_BRESP(1 downto 0),
      M_AXI_bvalid => m11_couplers_to_ps8_0_axi_periph1_BVALID,
      M_AXI_rdata(31 downto 0) => m11_couplers_to_ps8_0_axi_periph1_RDATA(31 downto 0),
      M_AXI_rready => m11_couplers_to_ps8_0_axi_periph1_RREADY,
      M_AXI_rresp(1 downto 0) => m11_couplers_to_ps8_0_axi_periph1_RRESP(1 downto 0),
      M_AXI_rvalid => m11_couplers_to_ps8_0_axi_periph1_RVALID,
      M_AXI_wdata(31 downto 0) => m11_couplers_to_ps8_0_axi_periph1_WDATA(31 downto 0),
      M_AXI_wready => m11_couplers_to_ps8_0_axi_periph1_WREADY,
      M_AXI_wstrb(3 downto 0) => m11_couplers_to_ps8_0_axi_periph1_WSTRB(3 downto 0),
      M_AXI_wvalid => m11_couplers_to_ps8_0_axi_periph1_WVALID,
      S_ACLK => ps8_0_axi_periph1_ACLK_net,
      S_ARESETN => ps8_0_axi_periph1_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m11_couplers_ARADDR(479 downto 440),
      S_AXI_arburst(1 downto 0) => xbar_to_m11_couplers_ARBURST(23 downto 22),
      S_AXI_arcache(3 downto 0) => xbar_to_m11_couplers_ARCACHE(47 downto 44),
      S_AXI_arid(0) => xbar_to_m11_couplers_ARID(11),
      S_AXI_arlen(7 downto 0) => xbar_to_m11_couplers_ARLEN(95 downto 88),
      S_AXI_arlock(0) => xbar_to_m11_couplers_ARLOCK(11),
      S_AXI_arprot(2 downto 0) => xbar_to_m11_couplers_ARPROT(35 downto 33),
      S_AXI_arqos(3 downto 0) => xbar_to_m11_couplers_ARQOS(47 downto 44),
      S_AXI_arready => xbar_to_m11_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m11_couplers_ARREGION(47 downto 44),
      S_AXI_arsize(2 downto 0) => xbar_to_m11_couplers_ARSIZE(35 downto 33),
      S_AXI_arvalid => xbar_to_m11_couplers_ARVALID(11),
      S_AXI_awaddr(39 downto 0) => xbar_to_m11_couplers_AWADDR(479 downto 440),
      S_AXI_awburst(1 downto 0) => xbar_to_m11_couplers_AWBURST(23 downto 22),
      S_AXI_awcache(3 downto 0) => xbar_to_m11_couplers_AWCACHE(47 downto 44),
      S_AXI_awid(0) => xbar_to_m11_couplers_AWID(11),
      S_AXI_awlen(7 downto 0) => xbar_to_m11_couplers_AWLEN(95 downto 88),
      S_AXI_awlock(0) => xbar_to_m11_couplers_AWLOCK(11),
      S_AXI_awprot(2 downto 0) => xbar_to_m11_couplers_AWPROT(35 downto 33),
      S_AXI_awqos(3 downto 0) => xbar_to_m11_couplers_AWQOS(47 downto 44),
      S_AXI_awready => xbar_to_m11_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m11_couplers_AWREGION(47 downto 44),
      S_AXI_awsize(2 downto 0) => xbar_to_m11_couplers_AWSIZE(35 downto 33),
      S_AXI_awvalid => xbar_to_m11_couplers_AWVALID(11),
      S_AXI_bid(0) => xbar_to_m11_couplers_BID(0),
      S_AXI_bready => xbar_to_m11_couplers_BREADY(11),
      S_AXI_bresp(1 downto 0) => xbar_to_m11_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m11_couplers_BVALID,
      S_AXI_rdata(511 downto 0) => xbar_to_m11_couplers_RDATA(511 downto 0),
      S_AXI_rid(0) => xbar_to_m11_couplers_RID(0),
      S_AXI_rlast => xbar_to_m11_couplers_RLAST,
      S_AXI_rready => xbar_to_m11_couplers_RREADY(11),
      S_AXI_rresp(1 downto 0) => xbar_to_m11_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m11_couplers_RVALID,
      S_AXI_wdata(511 downto 0) => xbar_to_m11_couplers_WDATA(6143 downto 5632),
      S_AXI_wlast => xbar_to_m11_couplers_WLAST(11),
      S_AXI_wready => xbar_to_m11_couplers_WREADY,
      S_AXI_wstrb(63 downto 0) => xbar_to_m11_couplers_WSTRB(767 downto 704),
      S_AXI_wvalid => xbar_to_m11_couplers_WVALID(11)
    );
m12_couplers: entity work.m12_couplers_imp_7DDEJF
     port map (
      M_ACLK => M12_ACLK_1,
      M_ARESETN => M12_ARESETN_1,
      M_AXI_araddr(14 downto 0) => m12_couplers_to_ps8_0_axi_periph1_ARADDR(14 downto 0),
      M_AXI_arburst(1 downto 0) => m12_couplers_to_ps8_0_axi_periph1_ARBURST(1 downto 0),
      M_AXI_arcache(3 downto 0) => m12_couplers_to_ps8_0_axi_periph1_ARCACHE(3 downto 0),
      M_AXI_arlen(7 downto 0) => m12_couplers_to_ps8_0_axi_periph1_ARLEN(7 downto 0),
      M_AXI_arlock => m12_couplers_to_ps8_0_axi_periph1_ARLOCK,
      M_AXI_arprot(2 downto 0) => m12_couplers_to_ps8_0_axi_periph1_ARPROT(2 downto 0),
      M_AXI_arready => m12_couplers_to_ps8_0_axi_periph1_ARREADY,
      M_AXI_arsize(2 downto 0) => m12_couplers_to_ps8_0_axi_periph1_ARSIZE(2 downto 0),
      M_AXI_arvalid => m12_couplers_to_ps8_0_axi_periph1_ARVALID,
      M_AXI_awaddr(14 downto 0) => m12_couplers_to_ps8_0_axi_periph1_AWADDR(14 downto 0),
      M_AXI_awburst(1 downto 0) => m12_couplers_to_ps8_0_axi_periph1_AWBURST(1 downto 0),
      M_AXI_awcache(3 downto 0) => m12_couplers_to_ps8_0_axi_periph1_AWCACHE(3 downto 0),
      M_AXI_awlen(7 downto 0) => m12_couplers_to_ps8_0_axi_periph1_AWLEN(7 downto 0),
      M_AXI_awlock => m12_couplers_to_ps8_0_axi_periph1_AWLOCK,
      M_AXI_awprot(2 downto 0) => m12_couplers_to_ps8_0_axi_periph1_AWPROT(2 downto 0),
      M_AXI_awready => m12_couplers_to_ps8_0_axi_periph1_AWREADY,
      M_AXI_awsize(2 downto 0) => m12_couplers_to_ps8_0_axi_periph1_AWSIZE(2 downto 0),
      M_AXI_awvalid => m12_couplers_to_ps8_0_axi_periph1_AWVALID,
      M_AXI_bready => m12_couplers_to_ps8_0_axi_periph1_BREADY,
      M_AXI_bresp(1 downto 0) => m12_couplers_to_ps8_0_axi_periph1_BRESP(1 downto 0),
      M_AXI_bvalid => m12_couplers_to_ps8_0_axi_periph1_BVALID,
      M_AXI_rdata(127 downto 0) => m12_couplers_to_ps8_0_axi_periph1_RDATA(127 downto 0),
      M_AXI_rlast => m12_couplers_to_ps8_0_axi_periph1_RLAST,
      M_AXI_rready => m12_couplers_to_ps8_0_axi_periph1_RREADY,
      M_AXI_rresp(1 downto 0) => m12_couplers_to_ps8_0_axi_periph1_RRESP(1 downto 0),
      M_AXI_rvalid => m12_couplers_to_ps8_0_axi_periph1_RVALID,
      M_AXI_wdata(127 downto 0) => m12_couplers_to_ps8_0_axi_periph1_WDATA(127 downto 0),
      M_AXI_wlast => m12_couplers_to_ps8_0_axi_periph1_WLAST,
      M_AXI_wready => m12_couplers_to_ps8_0_axi_periph1_WREADY,
      M_AXI_wstrb(15 downto 0) => m12_couplers_to_ps8_0_axi_periph1_WSTRB(15 downto 0),
      M_AXI_wvalid => m12_couplers_to_ps8_0_axi_periph1_WVALID,
      S_ACLK => ps8_0_axi_periph1_ACLK_net,
      S_ARESETN => ps8_0_axi_periph1_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m12_couplers_ARADDR(519 downto 480),
      S_AXI_arburst(1 downto 0) => xbar_to_m12_couplers_ARBURST(25 downto 24),
      S_AXI_arcache(3 downto 0) => xbar_to_m12_couplers_ARCACHE(51 downto 48),
      S_AXI_arid(0) => xbar_to_m12_couplers_ARID(12),
      S_AXI_arlen(7 downto 0) => xbar_to_m12_couplers_ARLEN(103 downto 96),
      S_AXI_arlock(0) => xbar_to_m12_couplers_ARLOCK(12),
      S_AXI_arprot(2 downto 0) => xbar_to_m12_couplers_ARPROT(38 downto 36),
      S_AXI_arqos(3 downto 0) => xbar_to_m12_couplers_ARQOS(51 downto 48),
      S_AXI_arready => xbar_to_m12_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m12_couplers_ARREGION(51 downto 48),
      S_AXI_arsize(2 downto 0) => xbar_to_m12_couplers_ARSIZE(38 downto 36),
      S_AXI_arvalid => xbar_to_m12_couplers_ARVALID(12),
      S_AXI_awaddr(39 downto 0) => xbar_to_m12_couplers_AWADDR(519 downto 480),
      S_AXI_awburst(1 downto 0) => xbar_to_m12_couplers_AWBURST(25 downto 24),
      S_AXI_awcache(3 downto 0) => xbar_to_m12_couplers_AWCACHE(51 downto 48),
      S_AXI_awid(0) => xbar_to_m12_couplers_AWID(12),
      S_AXI_awlen(7 downto 0) => xbar_to_m12_couplers_AWLEN(103 downto 96),
      S_AXI_awlock(0) => xbar_to_m12_couplers_AWLOCK(12),
      S_AXI_awprot(2 downto 0) => xbar_to_m12_couplers_AWPROT(38 downto 36),
      S_AXI_awqos(3 downto 0) => xbar_to_m12_couplers_AWQOS(51 downto 48),
      S_AXI_awready => xbar_to_m12_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m12_couplers_AWREGION(51 downto 48),
      S_AXI_awsize(2 downto 0) => xbar_to_m12_couplers_AWSIZE(38 downto 36),
      S_AXI_awvalid => xbar_to_m12_couplers_AWVALID(12),
      S_AXI_bid(0) => xbar_to_m12_couplers_BID(0),
      S_AXI_bready => xbar_to_m12_couplers_BREADY(12),
      S_AXI_bresp(1 downto 0) => xbar_to_m12_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m12_couplers_BVALID,
      S_AXI_rdata(511 downto 0) => xbar_to_m12_couplers_RDATA(511 downto 0),
      S_AXI_rid(0) => xbar_to_m12_couplers_RID(0),
      S_AXI_rlast => xbar_to_m12_couplers_RLAST,
      S_AXI_rready => xbar_to_m12_couplers_RREADY(12),
      S_AXI_rresp(1 downto 0) => xbar_to_m12_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m12_couplers_RVALID,
      S_AXI_wdata(511 downto 0) => xbar_to_m12_couplers_WDATA(6655 downto 6144),
      S_AXI_wlast => xbar_to_m12_couplers_WLAST(12),
      S_AXI_wready => xbar_to_m12_couplers_WREADY,
      S_AXI_wstrb(63 downto 0) => xbar_to_m12_couplers_WSTRB(831 downto 768),
      S_AXI_wvalid => xbar_to_m12_couplers_WVALID(12)
    );
m13_couplers: entity work.m13_couplers_imp_3T328R
     port map (
      M_ACLK => M13_ACLK_1,
      M_ARESETN => M13_ARESETN_1,
      M_AXI_araddr(12 downto 0) => m13_couplers_to_ps8_0_axi_periph1_ARADDR(12 downto 0),
      M_AXI_arburst(1 downto 0) => m13_couplers_to_ps8_0_axi_periph1_ARBURST(1 downto 0),
      M_AXI_arcache(3 downto 0) => m13_couplers_to_ps8_0_axi_periph1_ARCACHE(3 downto 0),
      M_AXI_arlen(7 downto 0) => m13_couplers_to_ps8_0_axi_periph1_ARLEN(7 downto 0),
      M_AXI_arlock => m13_couplers_to_ps8_0_axi_periph1_ARLOCK,
      M_AXI_arprot(2 downto 0) => m13_couplers_to_ps8_0_axi_periph1_ARPROT(2 downto 0),
      M_AXI_arready => m13_couplers_to_ps8_0_axi_periph1_ARREADY,
      M_AXI_arsize(2 downto 0) => m13_couplers_to_ps8_0_axi_periph1_ARSIZE(2 downto 0),
      M_AXI_arvalid => m13_couplers_to_ps8_0_axi_periph1_ARVALID,
      M_AXI_awaddr(12 downto 0) => m13_couplers_to_ps8_0_axi_periph1_AWADDR(12 downto 0),
      M_AXI_awburst(1 downto 0) => m13_couplers_to_ps8_0_axi_periph1_AWBURST(1 downto 0),
      M_AXI_awcache(3 downto 0) => m13_couplers_to_ps8_0_axi_periph1_AWCACHE(3 downto 0),
      M_AXI_awlen(7 downto 0) => m13_couplers_to_ps8_0_axi_periph1_AWLEN(7 downto 0),
      M_AXI_awlock => m13_couplers_to_ps8_0_axi_periph1_AWLOCK,
      M_AXI_awprot(2 downto 0) => m13_couplers_to_ps8_0_axi_periph1_AWPROT(2 downto 0),
      M_AXI_awready => m13_couplers_to_ps8_0_axi_periph1_AWREADY,
      M_AXI_awsize(2 downto 0) => m13_couplers_to_ps8_0_axi_periph1_AWSIZE(2 downto 0),
      M_AXI_awvalid => m13_couplers_to_ps8_0_axi_periph1_AWVALID,
      M_AXI_bready => m13_couplers_to_ps8_0_axi_periph1_BREADY,
      M_AXI_bresp(1 downto 0) => m13_couplers_to_ps8_0_axi_periph1_BRESP(1 downto 0),
      M_AXI_bvalid => m13_couplers_to_ps8_0_axi_periph1_BVALID,
      M_AXI_rdata(31 downto 0) => m13_couplers_to_ps8_0_axi_periph1_RDATA(31 downto 0),
      M_AXI_rlast => m13_couplers_to_ps8_0_axi_periph1_RLAST,
      M_AXI_rready => m13_couplers_to_ps8_0_axi_periph1_RREADY,
      M_AXI_rresp(1 downto 0) => m13_couplers_to_ps8_0_axi_periph1_RRESP(1 downto 0),
      M_AXI_rvalid => m13_couplers_to_ps8_0_axi_periph1_RVALID,
      M_AXI_wdata(31 downto 0) => m13_couplers_to_ps8_0_axi_periph1_WDATA(31 downto 0),
      M_AXI_wlast => m13_couplers_to_ps8_0_axi_periph1_WLAST,
      M_AXI_wready => m13_couplers_to_ps8_0_axi_periph1_WREADY,
      M_AXI_wstrb(3 downto 0) => m13_couplers_to_ps8_0_axi_periph1_WSTRB(3 downto 0),
      M_AXI_wvalid => m13_couplers_to_ps8_0_axi_periph1_WVALID,
      S_ACLK => ps8_0_axi_periph1_ACLK_net,
      S_ARESETN => ps8_0_axi_periph1_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m13_couplers_ARADDR(559 downto 520),
      S_AXI_arburst(1 downto 0) => xbar_to_m13_couplers_ARBURST(27 downto 26),
      S_AXI_arcache(3 downto 0) => xbar_to_m13_couplers_ARCACHE(55 downto 52),
      S_AXI_arid(0) => xbar_to_m13_couplers_ARID(13),
      S_AXI_arlen(7 downto 0) => xbar_to_m13_couplers_ARLEN(111 downto 104),
      S_AXI_arlock(0) => xbar_to_m13_couplers_ARLOCK(13),
      S_AXI_arprot(2 downto 0) => xbar_to_m13_couplers_ARPROT(41 downto 39),
      S_AXI_arqos(3 downto 0) => xbar_to_m13_couplers_ARQOS(55 downto 52),
      S_AXI_arready => xbar_to_m13_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m13_couplers_ARREGION(55 downto 52),
      S_AXI_arsize(2 downto 0) => xbar_to_m13_couplers_ARSIZE(41 downto 39),
      S_AXI_arvalid => xbar_to_m13_couplers_ARVALID(13),
      S_AXI_awaddr(39 downto 0) => xbar_to_m13_couplers_AWADDR(559 downto 520),
      S_AXI_awburst(1 downto 0) => xbar_to_m13_couplers_AWBURST(27 downto 26),
      S_AXI_awcache(3 downto 0) => xbar_to_m13_couplers_AWCACHE(55 downto 52),
      S_AXI_awid(0) => xbar_to_m13_couplers_AWID(13),
      S_AXI_awlen(7 downto 0) => xbar_to_m13_couplers_AWLEN(111 downto 104),
      S_AXI_awlock(0) => xbar_to_m13_couplers_AWLOCK(13),
      S_AXI_awprot(2 downto 0) => xbar_to_m13_couplers_AWPROT(41 downto 39),
      S_AXI_awqos(3 downto 0) => xbar_to_m13_couplers_AWQOS(55 downto 52),
      S_AXI_awready => xbar_to_m13_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m13_couplers_AWREGION(55 downto 52),
      S_AXI_awsize(2 downto 0) => xbar_to_m13_couplers_AWSIZE(41 downto 39),
      S_AXI_awvalid => xbar_to_m13_couplers_AWVALID(13),
      S_AXI_bid(0) => xbar_to_m13_couplers_BID(0),
      S_AXI_bready => xbar_to_m13_couplers_BREADY(13),
      S_AXI_bresp(1 downto 0) => xbar_to_m13_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m13_couplers_BVALID,
      S_AXI_rdata(511 downto 0) => xbar_to_m13_couplers_RDATA(511 downto 0),
      S_AXI_rid(0) => xbar_to_m13_couplers_RID(0),
      S_AXI_rlast => xbar_to_m13_couplers_RLAST,
      S_AXI_rready => xbar_to_m13_couplers_RREADY(13),
      S_AXI_rresp(1 downto 0) => xbar_to_m13_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m13_couplers_RVALID,
      S_AXI_wdata(511 downto 0) => xbar_to_m13_couplers_WDATA(7167 downto 6656),
      S_AXI_wlast => xbar_to_m13_couplers_WLAST(13),
      S_AXI_wready => xbar_to_m13_couplers_WREADY,
      S_AXI_wstrb(63 downto 0) => xbar_to_m13_couplers_WSTRB(895 downto 832),
      S_AXI_wvalid => xbar_to_m13_couplers_WVALID(13)
    );
m14_couplers: entity work.m14_couplers_imp_SYL74R
     port map (
      M_ACLK => M14_ACLK_1,
      M_ARESETN => M14_ARESETN_1,
      M_AXI_araddr(12 downto 0) => m14_couplers_to_ps8_0_axi_periph1_ARADDR(12 downto 0),
      M_AXI_arburst(1 downto 0) => m14_couplers_to_ps8_0_axi_periph1_ARBURST(1 downto 0),
      M_AXI_arcache(3 downto 0) => m14_couplers_to_ps8_0_axi_periph1_ARCACHE(3 downto 0),
      M_AXI_arlen(7 downto 0) => m14_couplers_to_ps8_0_axi_periph1_ARLEN(7 downto 0),
      M_AXI_arlock => m14_couplers_to_ps8_0_axi_periph1_ARLOCK,
      M_AXI_arprot(2 downto 0) => m14_couplers_to_ps8_0_axi_periph1_ARPROT(2 downto 0),
      M_AXI_arready => m14_couplers_to_ps8_0_axi_periph1_ARREADY,
      M_AXI_arsize(2 downto 0) => m14_couplers_to_ps8_0_axi_periph1_ARSIZE(2 downto 0),
      M_AXI_arvalid => m14_couplers_to_ps8_0_axi_periph1_ARVALID,
      M_AXI_awaddr(12 downto 0) => m14_couplers_to_ps8_0_axi_periph1_AWADDR(12 downto 0),
      M_AXI_awburst(1 downto 0) => m14_couplers_to_ps8_0_axi_periph1_AWBURST(1 downto 0),
      M_AXI_awcache(3 downto 0) => m14_couplers_to_ps8_0_axi_periph1_AWCACHE(3 downto 0),
      M_AXI_awlen(7 downto 0) => m14_couplers_to_ps8_0_axi_periph1_AWLEN(7 downto 0),
      M_AXI_awlock => m14_couplers_to_ps8_0_axi_periph1_AWLOCK,
      M_AXI_awprot(2 downto 0) => m14_couplers_to_ps8_0_axi_periph1_AWPROT(2 downto 0),
      M_AXI_awready => m14_couplers_to_ps8_0_axi_periph1_AWREADY,
      M_AXI_awsize(2 downto 0) => m14_couplers_to_ps8_0_axi_periph1_AWSIZE(2 downto 0),
      M_AXI_awvalid => m14_couplers_to_ps8_0_axi_periph1_AWVALID,
      M_AXI_bready => m14_couplers_to_ps8_0_axi_periph1_BREADY,
      M_AXI_bresp(1 downto 0) => m14_couplers_to_ps8_0_axi_periph1_BRESP(1 downto 0),
      M_AXI_bvalid => m14_couplers_to_ps8_0_axi_periph1_BVALID,
      M_AXI_rdata(31 downto 0) => m14_couplers_to_ps8_0_axi_periph1_RDATA(31 downto 0),
      M_AXI_rlast => m14_couplers_to_ps8_0_axi_periph1_RLAST,
      M_AXI_rready => m14_couplers_to_ps8_0_axi_periph1_RREADY,
      M_AXI_rresp(1 downto 0) => m14_couplers_to_ps8_0_axi_periph1_RRESP(1 downto 0),
      M_AXI_rvalid => m14_couplers_to_ps8_0_axi_periph1_RVALID,
      M_AXI_wdata(31 downto 0) => m14_couplers_to_ps8_0_axi_periph1_WDATA(31 downto 0),
      M_AXI_wlast => m14_couplers_to_ps8_0_axi_periph1_WLAST,
      M_AXI_wready => m14_couplers_to_ps8_0_axi_periph1_WREADY,
      M_AXI_wstrb(3 downto 0) => m14_couplers_to_ps8_0_axi_periph1_WSTRB(3 downto 0),
      M_AXI_wvalid => m14_couplers_to_ps8_0_axi_periph1_WVALID,
      S_ACLK => ps8_0_axi_periph1_ACLK_net,
      S_ARESETN => ps8_0_axi_periph1_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m14_couplers_ARADDR(599 downto 560),
      S_AXI_arburst(1 downto 0) => xbar_to_m14_couplers_ARBURST(29 downto 28),
      S_AXI_arcache(3 downto 0) => xbar_to_m14_couplers_ARCACHE(59 downto 56),
      S_AXI_arid(0) => xbar_to_m14_couplers_ARID(14),
      S_AXI_arlen(7 downto 0) => xbar_to_m14_couplers_ARLEN(119 downto 112),
      S_AXI_arlock(0) => xbar_to_m14_couplers_ARLOCK(14),
      S_AXI_arprot(2 downto 0) => xbar_to_m14_couplers_ARPROT(44 downto 42),
      S_AXI_arqos(3 downto 0) => xbar_to_m14_couplers_ARQOS(59 downto 56),
      S_AXI_arready => xbar_to_m14_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m14_couplers_ARREGION(59 downto 56),
      S_AXI_arsize(2 downto 0) => xbar_to_m14_couplers_ARSIZE(44 downto 42),
      S_AXI_arvalid => xbar_to_m14_couplers_ARVALID(14),
      S_AXI_awaddr(39 downto 0) => xbar_to_m14_couplers_AWADDR(599 downto 560),
      S_AXI_awburst(1 downto 0) => xbar_to_m14_couplers_AWBURST(29 downto 28),
      S_AXI_awcache(3 downto 0) => xbar_to_m14_couplers_AWCACHE(59 downto 56),
      S_AXI_awid(0) => xbar_to_m14_couplers_AWID(14),
      S_AXI_awlen(7 downto 0) => xbar_to_m14_couplers_AWLEN(119 downto 112),
      S_AXI_awlock(0) => xbar_to_m14_couplers_AWLOCK(14),
      S_AXI_awprot(2 downto 0) => xbar_to_m14_couplers_AWPROT(44 downto 42),
      S_AXI_awqos(3 downto 0) => xbar_to_m14_couplers_AWQOS(59 downto 56),
      S_AXI_awready => xbar_to_m14_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m14_couplers_AWREGION(59 downto 56),
      S_AXI_awsize(2 downto 0) => xbar_to_m14_couplers_AWSIZE(44 downto 42),
      S_AXI_awvalid => xbar_to_m14_couplers_AWVALID(14),
      S_AXI_bid(0) => xbar_to_m14_couplers_BID(0),
      S_AXI_bready => xbar_to_m14_couplers_BREADY(14),
      S_AXI_bresp(1 downto 0) => xbar_to_m14_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m14_couplers_BVALID,
      S_AXI_rdata(511 downto 0) => xbar_to_m14_couplers_RDATA(511 downto 0),
      S_AXI_rid(0) => xbar_to_m14_couplers_RID(0),
      S_AXI_rlast => xbar_to_m14_couplers_RLAST,
      S_AXI_rready => xbar_to_m14_couplers_RREADY(14),
      S_AXI_rresp(1 downto 0) => xbar_to_m14_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m14_couplers_RVALID,
      S_AXI_wdata(511 downto 0) => xbar_to_m14_couplers_WDATA(7679 downto 7168),
      S_AXI_wlast => xbar_to_m14_couplers_WLAST(14),
      S_AXI_wready => xbar_to_m14_couplers_WREADY,
      S_AXI_wstrb(63 downto 0) => xbar_to_m14_couplers_WSTRB(959 downto 896),
      S_AXI_wvalid => xbar_to_m14_couplers_WVALID(14)
    );
m15_couplers: entity work.m15_couplers_imp_ZBDN6J
     port map (
      M_ACLK => M15_ACLK_1,
      M_ARESETN => M15_ARESETN_1,
      M_AXI_araddr(39 downto 0) => m15_couplers_to_ps8_0_axi_periph1_ARADDR(39 downto 0),
      M_AXI_arready => m15_couplers_to_ps8_0_axi_periph1_ARREADY,
      M_AXI_arvalid => m15_couplers_to_ps8_0_axi_periph1_ARVALID,
      M_AXI_awaddr(39 downto 0) => m15_couplers_to_ps8_0_axi_periph1_AWADDR(39 downto 0),
      M_AXI_awready => m15_couplers_to_ps8_0_axi_periph1_AWREADY,
      M_AXI_awvalid => m15_couplers_to_ps8_0_axi_periph1_AWVALID,
      M_AXI_bready => m15_couplers_to_ps8_0_axi_periph1_BREADY,
      M_AXI_bresp(1 downto 0) => m15_couplers_to_ps8_0_axi_periph1_BRESP(1 downto 0),
      M_AXI_bvalid => m15_couplers_to_ps8_0_axi_periph1_BVALID,
      M_AXI_rdata(31 downto 0) => m15_couplers_to_ps8_0_axi_periph1_RDATA(31 downto 0),
      M_AXI_rready => m15_couplers_to_ps8_0_axi_periph1_RREADY,
      M_AXI_rresp(1 downto 0) => m15_couplers_to_ps8_0_axi_periph1_RRESP(1 downto 0),
      M_AXI_rvalid => m15_couplers_to_ps8_0_axi_periph1_RVALID,
      M_AXI_wdata(31 downto 0) => m15_couplers_to_ps8_0_axi_periph1_WDATA(31 downto 0),
      M_AXI_wready => m15_couplers_to_ps8_0_axi_periph1_WREADY,
      M_AXI_wstrb(3 downto 0) => m15_couplers_to_ps8_0_axi_periph1_WSTRB(3 downto 0),
      M_AXI_wvalid => m15_couplers_to_ps8_0_axi_periph1_WVALID,
      S_ACLK => ps8_0_axi_periph1_ACLK_net,
      S_ARESETN => ps8_0_axi_periph1_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m15_couplers_ARADDR(639 downto 600),
      S_AXI_arburst(1 downto 0) => xbar_to_m15_couplers_ARBURST(31 downto 30),
      S_AXI_arcache(3 downto 0) => xbar_to_m15_couplers_ARCACHE(63 downto 60),
      S_AXI_arid(0) => xbar_to_m15_couplers_ARID(15),
      S_AXI_arlen(7 downto 0) => xbar_to_m15_couplers_ARLEN(127 downto 120),
      S_AXI_arlock(0) => xbar_to_m15_couplers_ARLOCK(15),
      S_AXI_arprot(2 downto 0) => xbar_to_m15_couplers_ARPROT(47 downto 45),
      S_AXI_arqos(3 downto 0) => xbar_to_m15_couplers_ARQOS(63 downto 60),
      S_AXI_arready => xbar_to_m15_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m15_couplers_ARREGION(63 downto 60),
      S_AXI_arsize(2 downto 0) => xbar_to_m15_couplers_ARSIZE(47 downto 45),
      S_AXI_arvalid => xbar_to_m15_couplers_ARVALID(15),
      S_AXI_awaddr(39 downto 0) => xbar_to_m15_couplers_AWADDR(639 downto 600),
      S_AXI_awburst(1 downto 0) => xbar_to_m15_couplers_AWBURST(31 downto 30),
      S_AXI_awcache(3 downto 0) => xbar_to_m15_couplers_AWCACHE(63 downto 60),
      S_AXI_awid(0) => xbar_to_m15_couplers_AWID(15),
      S_AXI_awlen(7 downto 0) => xbar_to_m15_couplers_AWLEN(127 downto 120),
      S_AXI_awlock(0) => xbar_to_m15_couplers_AWLOCK(15),
      S_AXI_awprot(2 downto 0) => xbar_to_m15_couplers_AWPROT(47 downto 45),
      S_AXI_awqos(3 downto 0) => xbar_to_m15_couplers_AWQOS(63 downto 60),
      S_AXI_awready => xbar_to_m15_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m15_couplers_AWREGION(63 downto 60),
      S_AXI_awsize(2 downto 0) => xbar_to_m15_couplers_AWSIZE(47 downto 45),
      S_AXI_awvalid => xbar_to_m15_couplers_AWVALID(15),
      S_AXI_bid(0) => xbar_to_m15_couplers_BID(0),
      S_AXI_bready => xbar_to_m15_couplers_BREADY(15),
      S_AXI_bresp(1 downto 0) => xbar_to_m15_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m15_couplers_BVALID,
      S_AXI_rdata(511 downto 0) => xbar_to_m15_couplers_RDATA(511 downto 0),
      S_AXI_rid(0) => xbar_to_m15_couplers_RID(0),
      S_AXI_rlast => xbar_to_m15_couplers_RLAST,
      S_AXI_rready => xbar_to_m15_couplers_RREADY(15),
      S_AXI_rresp(1 downto 0) => xbar_to_m15_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m15_couplers_RVALID,
      S_AXI_wdata(511 downto 0) => xbar_to_m15_couplers_WDATA(8191 downto 7680),
      S_AXI_wlast => xbar_to_m15_couplers_WLAST(15),
      S_AXI_wready => xbar_to_m15_couplers_WREADY,
      S_AXI_wstrb(63 downto 0) => xbar_to_m15_couplers_WSTRB(1023 downto 960),
      S_AXI_wvalid => xbar_to_m15_couplers_WVALID(15)
    );
s00_couplers: entity work.s00_couplers_imp_1DN30PO
     port map (
      M_ACLK => ps8_0_axi_periph1_ACLK_net,
      M_ARESETN => ps8_0_axi_periph1_ARESETN_net,
      M_AXI_araddr(39 downto 0) => s00_couplers_to_xbar_ARADDR(39 downto 0),
      M_AXI_arburst(1 downto 0) => s00_couplers_to_xbar_ARBURST(1 downto 0),
      M_AXI_arcache(3 downto 0) => s00_couplers_to_xbar_ARCACHE(3 downto 0),
      M_AXI_arlen(7 downto 0) => s00_couplers_to_xbar_ARLEN(7 downto 0),
      M_AXI_arlock(0) => s00_couplers_to_xbar_ARLOCK(0),
      M_AXI_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      M_AXI_arqos(3 downto 0) => s00_couplers_to_xbar_ARQOS(3 downto 0),
      M_AXI_arready => s00_couplers_to_xbar_ARREADY(0),
      M_AXI_arsize(2 downto 0) => s00_couplers_to_xbar_ARSIZE(2 downto 0),
      M_AXI_arvalid => s00_couplers_to_xbar_ARVALID,
      M_AXI_awaddr(39 downto 0) => s00_couplers_to_xbar_AWADDR(39 downto 0),
      M_AXI_awburst(1 downto 0) => s00_couplers_to_xbar_AWBURST(1 downto 0),
      M_AXI_awcache(3 downto 0) => s00_couplers_to_xbar_AWCACHE(3 downto 0),
      M_AXI_awlen(7 downto 0) => s00_couplers_to_xbar_AWLEN(7 downto 0),
      M_AXI_awlock(0) => s00_couplers_to_xbar_AWLOCK(0),
      M_AXI_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      M_AXI_awqos(3 downto 0) => s00_couplers_to_xbar_AWQOS(3 downto 0),
      M_AXI_awready => s00_couplers_to_xbar_AWREADY(0),
      M_AXI_awsize(2 downto 0) => s00_couplers_to_xbar_AWSIZE(2 downto 0),
      M_AXI_awvalid => s00_couplers_to_xbar_AWVALID,
      M_AXI_bready => s00_couplers_to_xbar_BREADY,
      M_AXI_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      M_AXI_bvalid => s00_couplers_to_xbar_BVALID(0),
      M_AXI_rdata(511 downto 0) => s00_couplers_to_xbar_RDATA(511 downto 0),
      M_AXI_rlast => s00_couplers_to_xbar_RLAST(0),
      M_AXI_rready => s00_couplers_to_xbar_RREADY,
      M_AXI_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      M_AXI_rvalid => s00_couplers_to_xbar_RVALID(0),
      M_AXI_wdata(511 downto 0) => s00_couplers_to_xbar_WDATA(511 downto 0),
      M_AXI_wlast => s00_couplers_to_xbar_WLAST,
      M_AXI_wready => s00_couplers_to_xbar_WREADY(0),
      M_AXI_wstrb(63 downto 0) => s00_couplers_to_xbar_WSTRB(63 downto 0),
      M_AXI_wvalid => s00_couplers_to_xbar_WVALID,
      S_ACLK => S00_ACLK_1,
      S_ARESETN => S00_ARESETN_1,
      S_AXI_araddr(39 downto 0) => ps8_0_axi_periph1_to_s00_couplers_ARADDR(39 downto 0),
      S_AXI_arburst(1 downto 0) => ps8_0_axi_periph1_to_s00_couplers_ARBURST(1 downto 0),
      S_AXI_arcache(3 downto 0) => ps8_0_axi_periph1_to_s00_couplers_ARCACHE(3 downto 0),
      S_AXI_arid(15 downto 0) => ps8_0_axi_periph1_to_s00_couplers_ARID(15 downto 0),
      S_AXI_arlen(7 downto 0) => ps8_0_axi_periph1_to_s00_couplers_ARLEN(7 downto 0),
      S_AXI_arlock => ps8_0_axi_periph1_to_s00_couplers_ARLOCK,
      S_AXI_arprot(2 downto 0) => ps8_0_axi_periph1_to_s00_couplers_ARPROT(2 downto 0),
      S_AXI_arqos(3 downto 0) => ps8_0_axi_periph1_to_s00_couplers_ARQOS(3 downto 0),
      S_AXI_arready => ps8_0_axi_periph1_to_s00_couplers_ARREADY,
      S_AXI_arsize(2 downto 0) => ps8_0_axi_periph1_to_s00_couplers_ARSIZE(2 downto 0),
      S_AXI_arvalid => ps8_0_axi_periph1_to_s00_couplers_ARVALID,
      S_AXI_awaddr(39 downto 0) => ps8_0_axi_periph1_to_s00_couplers_AWADDR(39 downto 0),
      S_AXI_awburst(1 downto 0) => ps8_0_axi_periph1_to_s00_couplers_AWBURST(1 downto 0),
      S_AXI_awcache(3 downto 0) => ps8_0_axi_periph1_to_s00_couplers_AWCACHE(3 downto 0),
      S_AXI_awid(15 downto 0) => ps8_0_axi_periph1_to_s00_couplers_AWID(15 downto 0),
      S_AXI_awlen(7 downto 0) => ps8_0_axi_periph1_to_s00_couplers_AWLEN(7 downto 0),
      S_AXI_awlock => ps8_0_axi_periph1_to_s00_couplers_AWLOCK,
      S_AXI_awprot(2 downto 0) => ps8_0_axi_periph1_to_s00_couplers_AWPROT(2 downto 0),
      S_AXI_awqos(3 downto 0) => ps8_0_axi_periph1_to_s00_couplers_AWQOS(3 downto 0),
      S_AXI_awready => ps8_0_axi_periph1_to_s00_couplers_AWREADY,
      S_AXI_awsize(2 downto 0) => ps8_0_axi_periph1_to_s00_couplers_AWSIZE(2 downto 0),
      S_AXI_awvalid => ps8_0_axi_periph1_to_s00_couplers_AWVALID,
      S_AXI_bid(15 downto 0) => ps8_0_axi_periph1_to_s00_couplers_BID(15 downto 0),
      S_AXI_bready => ps8_0_axi_periph1_to_s00_couplers_BREADY,
      S_AXI_bresp(1 downto 0) => ps8_0_axi_periph1_to_s00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => ps8_0_axi_periph1_to_s00_couplers_BVALID,
      S_AXI_rdata(127 downto 0) => ps8_0_axi_periph1_to_s00_couplers_RDATA(127 downto 0),
      S_AXI_rid(15 downto 0) => ps8_0_axi_periph1_to_s00_couplers_RID(15 downto 0),
      S_AXI_rlast => ps8_0_axi_periph1_to_s00_couplers_RLAST,
      S_AXI_rready => ps8_0_axi_periph1_to_s00_couplers_RREADY,
      S_AXI_rresp(1 downto 0) => ps8_0_axi_periph1_to_s00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => ps8_0_axi_periph1_to_s00_couplers_RVALID,
      S_AXI_wdata(127 downto 0) => ps8_0_axi_periph1_to_s00_couplers_WDATA(127 downto 0),
      S_AXI_wlast => ps8_0_axi_periph1_to_s00_couplers_WLAST,
      S_AXI_wready => ps8_0_axi_periph1_to_s00_couplers_WREADY,
      S_AXI_wstrb(15 downto 0) => ps8_0_axi_periph1_to_s00_couplers_WSTRB(15 downto 0),
      S_AXI_wvalid => ps8_0_axi_periph1_to_s00_couplers_WVALID
    );
s01_couplers: entity work.s01_couplers_imp_19ZONTO
     port map (
      M_ACLK => ps8_0_axi_periph1_ACLK_net,
      M_ARESETN => ps8_0_axi_periph1_ARESETN_net,
      M_AXI_araddr(39 downto 0) => s01_couplers_to_xbar_ARADDR(39 downto 0),
      M_AXI_arburst(1 downto 0) => s01_couplers_to_xbar_ARBURST(1 downto 0),
      M_AXI_arcache(3 downto 0) => s01_couplers_to_xbar_ARCACHE(3 downto 0),
      M_AXI_arlen(7 downto 0) => s01_couplers_to_xbar_ARLEN(7 downto 0),
      M_AXI_arlock(0) => s01_couplers_to_xbar_ARLOCK(0),
      M_AXI_arprot(2 downto 0) => s01_couplers_to_xbar_ARPROT(2 downto 0),
      M_AXI_arqos(3 downto 0) => s01_couplers_to_xbar_ARQOS(3 downto 0),
      M_AXI_arready => s01_couplers_to_xbar_ARREADY(1),
      M_AXI_arsize(2 downto 0) => s01_couplers_to_xbar_ARSIZE(2 downto 0),
      M_AXI_arvalid => s01_couplers_to_xbar_ARVALID,
      M_AXI_awaddr(39 downto 0) => s01_couplers_to_xbar_AWADDR(39 downto 0),
      M_AXI_awburst(1 downto 0) => s01_couplers_to_xbar_AWBURST(1 downto 0),
      M_AXI_awcache(3 downto 0) => s01_couplers_to_xbar_AWCACHE(3 downto 0),
      M_AXI_awlen(7 downto 0) => s01_couplers_to_xbar_AWLEN(7 downto 0),
      M_AXI_awlock(0) => s01_couplers_to_xbar_AWLOCK(0),
      M_AXI_awprot(2 downto 0) => s01_couplers_to_xbar_AWPROT(2 downto 0),
      M_AXI_awqos(3 downto 0) => s01_couplers_to_xbar_AWQOS(3 downto 0),
      M_AXI_awready => s01_couplers_to_xbar_AWREADY(1),
      M_AXI_awsize(2 downto 0) => s01_couplers_to_xbar_AWSIZE(2 downto 0),
      M_AXI_awvalid => s01_couplers_to_xbar_AWVALID,
      M_AXI_bready => s01_couplers_to_xbar_BREADY,
      M_AXI_bresp(1 downto 0) => s01_couplers_to_xbar_BRESP(3 downto 2),
      M_AXI_bvalid => s01_couplers_to_xbar_BVALID(1),
      M_AXI_rdata(511 downto 0) => s01_couplers_to_xbar_RDATA(1023 downto 512),
      M_AXI_rlast => s01_couplers_to_xbar_RLAST(1),
      M_AXI_rready => s01_couplers_to_xbar_RREADY,
      M_AXI_rresp(1 downto 0) => s01_couplers_to_xbar_RRESP(3 downto 2),
      M_AXI_rvalid => s01_couplers_to_xbar_RVALID(1),
      M_AXI_wdata(511 downto 0) => s01_couplers_to_xbar_WDATA(511 downto 0),
      M_AXI_wlast => s01_couplers_to_xbar_WLAST,
      M_AXI_wready => s01_couplers_to_xbar_WREADY(1),
      M_AXI_wstrb(63 downto 0) => s01_couplers_to_xbar_WSTRB(63 downto 0),
      M_AXI_wvalid => s01_couplers_to_xbar_WVALID,
      S_ACLK => S01_ACLK_1,
      S_ARESETN => S01_ARESETN_1,
      S_AXI_araddr(39 downto 0) => ps8_0_axi_periph1_to_s01_couplers_ARADDR(39 downto 0),
      S_AXI_arburst(1 downto 0) => ps8_0_axi_periph1_to_s01_couplers_ARBURST(1 downto 0),
      S_AXI_arcache(3 downto 0) => ps8_0_axi_periph1_to_s01_couplers_ARCACHE(3 downto 0),
      S_AXI_arid(15 downto 0) => ps8_0_axi_periph1_to_s01_couplers_ARID(15 downto 0),
      S_AXI_arlen(7 downto 0) => ps8_0_axi_periph1_to_s01_couplers_ARLEN(7 downto 0),
      S_AXI_arlock => ps8_0_axi_periph1_to_s01_couplers_ARLOCK,
      S_AXI_arprot(2 downto 0) => ps8_0_axi_periph1_to_s01_couplers_ARPROT(2 downto 0),
      S_AXI_arqos(3 downto 0) => ps8_0_axi_periph1_to_s01_couplers_ARQOS(3 downto 0),
      S_AXI_arready => ps8_0_axi_periph1_to_s01_couplers_ARREADY,
      S_AXI_arsize(2 downto 0) => ps8_0_axi_periph1_to_s01_couplers_ARSIZE(2 downto 0),
      S_AXI_arvalid => ps8_0_axi_periph1_to_s01_couplers_ARVALID,
      S_AXI_awaddr(39 downto 0) => ps8_0_axi_periph1_to_s01_couplers_AWADDR(39 downto 0),
      S_AXI_awburst(1 downto 0) => ps8_0_axi_periph1_to_s01_couplers_AWBURST(1 downto 0),
      S_AXI_awcache(3 downto 0) => ps8_0_axi_periph1_to_s01_couplers_AWCACHE(3 downto 0),
      S_AXI_awid(15 downto 0) => ps8_0_axi_periph1_to_s01_couplers_AWID(15 downto 0),
      S_AXI_awlen(7 downto 0) => ps8_0_axi_periph1_to_s01_couplers_AWLEN(7 downto 0),
      S_AXI_awlock => ps8_0_axi_periph1_to_s01_couplers_AWLOCK,
      S_AXI_awprot(2 downto 0) => ps8_0_axi_periph1_to_s01_couplers_AWPROT(2 downto 0),
      S_AXI_awqos(3 downto 0) => ps8_0_axi_periph1_to_s01_couplers_AWQOS(3 downto 0),
      S_AXI_awready => ps8_0_axi_periph1_to_s01_couplers_AWREADY,
      S_AXI_awsize(2 downto 0) => ps8_0_axi_periph1_to_s01_couplers_AWSIZE(2 downto 0),
      S_AXI_awvalid => ps8_0_axi_periph1_to_s01_couplers_AWVALID,
      S_AXI_bid(15 downto 0) => ps8_0_axi_periph1_to_s01_couplers_BID(15 downto 0),
      S_AXI_bready => ps8_0_axi_periph1_to_s01_couplers_BREADY,
      S_AXI_bresp(1 downto 0) => ps8_0_axi_periph1_to_s01_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => ps8_0_axi_periph1_to_s01_couplers_BVALID,
      S_AXI_rdata(127 downto 0) => ps8_0_axi_periph1_to_s01_couplers_RDATA(127 downto 0),
      S_AXI_rid(15 downto 0) => ps8_0_axi_periph1_to_s01_couplers_RID(15 downto 0),
      S_AXI_rlast => ps8_0_axi_periph1_to_s01_couplers_RLAST,
      S_AXI_rready => ps8_0_axi_periph1_to_s01_couplers_RREADY,
      S_AXI_rresp(1 downto 0) => ps8_0_axi_periph1_to_s01_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => ps8_0_axi_periph1_to_s01_couplers_RVALID,
      S_AXI_wdata(127 downto 0) => ps8_0_axi_periph1_to_s01_couplers_WDATA(127 downto 0),
      S_AXI_wlast => ps8_0_axi_periph1_to_s01_couplers_WLAST,
      S_AXI_wready => ps8_0_axi_periph1_to_s01_couplers_WREADY,
      S_AXI_wstrb(15 downto 0) => ps8_0_axi_periph1_to_s01_couplers_WSTRB(15 downto 0),
      S_AXI_wvalid => ps8_0_axi_periph1_to_s01_couplers_WVALID
    );
xbar: component bram_lutwave_xbar_3
     port map (
      aclk => ps8_0_axi_periph1_ACLK_net,
      aresetn => ps8_0_axi_periph1_ARESETN_net,
      m_axi_araddr(639 downto 600) => xbar_to_m15_couplers_ARADDR(639 downto 600),
      m_axi_araddr(599 downto 560) => xbar_to_m14_couplers_ARADDR(599 downto 560),
      m_axi_araddr(559 downto 520) => xbar_to_m13_couplers_ARADDR(559 downto 520),
      m_axi_araddr(519 downto 480) => xbar_to_m12_couplers_ARADDR(519 downto 480),
      m_axi_araddr(479 downto 440) => xbar_to_m11_couplers_ARADDR(479 downto 440),
      m_axi_araddr(439 downto 400) => xbar_to_m10_couplers_ARADDR(439 downto 400),
      m_axi_araddr(399 downto 360) => xbar_to_m09_couplers_ARADDR(399 downto 360),
      m_axi_araddr(359 downto 320) => xbar_to_m08_couplers_ARADDR(359 downto 320),
      m_axi_araddr(319 downto 280) => xbar_to_m07_couplers_ARADDR(319 downto 280),
      m_axi_araddr(279 downto 240) => xbar_to_m06_couplers_ARADDR(279 downto 240),
      m_axi_araddr(239 downto 200) => xbar_to_m05_couplers_ARADDR(239 downto 200),
      m_axi_araddr(199 downto 160) => xbar_to_m04_couplers_ARADDR(199 downto 160),
      m_axi_araddr(159 downto 120) => xbar_to_m03_couplers_ARADDR(159 downto 120),
      m_axi_araddr(119 downto 80) => xbar_to_m02_couplers_ARADDR(119 downto 80),
      m_axi_araddr(79 downto 40) => xbar_to_m01_couplers_ARADDR(79 downto 40),
      m_axi_araddr(39 downto 0) => xbar_to_m00_couplers_ARADDR(39 downto 0),
      m_axi_arburst(31 downto 30) => xbar_to_m15_couplers_ARBURST(31 downto 30),
      m_axi_arburst(29 downto 28) => xbar_to_m14_couplers_ARBURST(29 downto 28),
      m_axi_arburst(27 downto 26) => xbar_to_m13_couplers_ARBURST(27 downto 26),
      m_axi_arburst(25 downto 24) => xbar_to_m12_couplers_ARBURST(25 downto 24),
      m_axi_arburst(23 downto 22) => xbar_to_m11_couplers_ARBURST(23 downto 22),
      m_axi_arburst(21 downto 20) => xbar_to_m10_couplers_ARBURST(21 downto 20),
      m_axi_arburst(19 downto 18) => xbar_to_m09_couplers_ARBURST(19 downto 18),
      m_axi_arburst(17 downto 16) => xbar_to_m08_couplers_ARBURST(17 downto 16),
      m_axi_arburst(15 downto 14) => xbar_to_m07_couplers_ARBURST(15 downto 14),
      m_axi_arburst(13 downto 12) => xbar_to_m06_couplers_ARBURST(13 downto 12),
      m_axi_arburst(11 downto 10) => xbar_to_m05_couplers_ARBURST(11 downto 10),
      m_axi_arburst(9 downto 8) => xbar_to_m04_couplers_ARBURST(9 downto 8),
      m_axi_arburst(7 downto 6) => xbar_to_m03_couplers_ARBURST(7 downto 6),
      m_axi_arburst(5 downto 4) => xbar_to_m02_couplers_ARBURST(5 downto 4),
      m_axi_arburst(3 downto 2) => xbar_to_m01_couplers_ARBURST(3 downto 2),
      m_axi_arburst(1 downto 0) => xbar_to_m00_couplers_ARBURST(1 downto 0),
      m_axi_arcache(63 downto 60) => xbar_to_m15_couplers_ARCACHE(63 downto 60),
      m_axi_arcache(59 downto 56) => xbar_to_m14_couplers_ARCACHE(59 downto 56),
      m_axi_arcache(55 downto 52) => xbar_to_m13_couplers_ARCACHE(55 downto 52),
      m_axi_arcache(51 downto 48) => xbar_to_m12_couplers_ARCACHE(51 downto 48),
      m_axi_arcache(47 downto 44) => xbar_to_m11_couplers_ARCACHE(47 downto 44),
      m_axi_arcache(43 downto 40) => xbar_to_m10_couplers_ARCACHE(43 downto 40),
      m_axi_arcache(39 downto 36) => xbar_to_m09_couplers_ARCACHE(39 downto 36),
      m_axi_arcache(35 downto 32) => xbar_to_m08_couplers_ARCACHE(35 downto 32),
      m_axi_arcache(31 downto 28) => xbar_to_m07_couplers_ARCACHE(31 downto 28),
      m_axi_arcache(27 downto 24) => xbar_to_m06_couplers_ARCACHE(27 downto 24),
      m_axi_arcache(23 downto 20) => xbar_to_m05_couplers_ARCACHE(23 downto 20),
      m_axi_arcache(19 downto 16) => xbar_to_m04_couplers_ARCACHE(19 downto 16),
      m_axi_arcache(15 downto 12) => xbar_to_m03_couplers_ARCACHE(15 downto 12),
      m_axi_arcache(11 downto 8) => xbar_to_m02_couplers_ARCACHE(11 downto 8),
      m_axi_arcache(7 downto 4) => xbar_to_m01_couplers_ARCACHE(7 downto 4),
      m_axi_arcache(3 downto 0) => xbar_to_m00_couplers_ARCACHE(3 downto 0),
      m_axi_arid(15) => xbar_to_m15_couplers_ARID(15),
      m_axi_arid(14) => xbar_to_m14_couplers_ARID(14),
      m_axi_arid(13) => xbar_to_m13_couplers_ARID(13),
      m_axi_arid(12) => xbar_to_m12_couplers_ARID(12),
      m_axi_arid(11) => xbar_to_m11_couplers_ARID(11),
      m_axi_arid(10) => xbar_to_m10_couplers_ARID(10),
      m_axi_arid(9) => xbar_to_m09_couplers_ARID(9),
      m_axi_arid(8) => xbar_to_m08_couplers_ARID(8),
      m_axi_arid(7) => xbar_to_m07_couplers_ARID(7),
      m_axi_arid(6) => xbar_to_m06_couplers_ARID(6),
      m_axi_arid(5) => xbar_to_m05_couplers_ARID(5),
      m_axi_arid(4) => xbar_to_m04_couplers_ARID(4),
      m_axi_arid(3) => xbar_to_m03_couplers_ARID(3),
      m_axi_arid(2) => xbar_to_m02_couplers_ARID(2),
      m_axi_arid(1) => xbar_to_m01_couplers_ARID(1),
      m_axi_arid(0) => xbar_to_m00_couplers_ARID(0),
      m_axi_arlen(127 downto 120) => xbar_to_m15_couplers_ARLEN(127 downto 120),
      m_axi_arlen(119 downto 112) => xbar_to_m14_couplers_ARLEN(119 downto 112),
      m_axi_arlen(111 downto 104) => xbar_to_m13_couplers_ARLEN(111 downto 104),
      m_axi_arlen(103 downto 96) => xbar_to_m12_couplers_ARLEN(103 downto 96),
      m_axi_arlen(95 downto 88) => xbar_to_m11_couplers_ARLEN(95 downto 88),
      m_axi_arlen(87 downto 80) => xbar_to_m10_couplers_ARLEN(87 downto 80),
      m_axi_arlen(79 downto 72) => xbar_to_m09_couplers_ARLEN(79 downto 72),
      m_axi_arlen(71 downto 64) => xbar_to_m08_couplers_ARLEN(71 downto 64),
      m_axi_arlen(63 downto 56) => xbar_to_m07_couplers_ARLEN(63 downto 56),
      m_axi_arlen(55 downto 48) => xbar_to_m06_couplers_ARLEN(55 downto 48),
      m_axi_arlen(47 downto 40) => xbar_to_m05_couplers_ARLEN(47 downto 40),
      m_axi_arlen(39 downto 32) => xbar_to_m04_couplers_ARLEN(39 downto 32),
      m_axi_arlen(31 downto 24) => xbar_to_m03_couplers_ARLEN(31 downto 24),
      m_axi_arlen(23 downto 16) => xbar_to_m02_couplers_ARLEN(23 downto 16),
      m_axi_arlen(15 downto 8) => xbar_to_m01_couplers_ARLEN(15 downto 8),
      m_axi_arlen(7 downto 0) => xbar_to_m00_couplers_ARLEN(7 downto 0),
      m_axi_arlock(15) => xbar_to_m15_couplers_ARLOCK(15),
      m_axi_arlock(14) => xbar_to_m14_couplers_ARLOCK(14),
      m_axi_arlock(13) => xbar_to_m13_couplers_ARLOCK(13),
      m_axi_arlock(12) => xbar_to_m12_couplers_ARLOCK(12),
      m_axi_arlock(11) => xbar_to_m11_couplers_ARLOCK(11),
      m_axi_arlock(10) => xbar_to_m10_couplers_ARLOCK(10),
      m_axi_arlock(9) => xbar_to_m09_couplers_ARLOCK(9),
      m_axi_arlock(8) => xbar_to_m08_couplers_ARLOCK(8),
      m_axi_arlock(7) => xbar_to_m07_couplers_ARLOCK(7),
      m_axi_arlock(6) => xbar_to_m06_couplers_ARLOCK(6),
      m_axi_arlock(5) => xbar_to_m05_couplers_ARLOCK(5),
      m_axi_arlock(4) => xbar_to_m04_couplers_ARLOCK(4),
      m_axi_arlock(3) => xbar_to_m03_couplers_ARLOCK(3),
      m_axi_arlock(2) => xbar_to_m02_couplers_ARLOCK(2),
      m_axi_arlock(1) => xbar_to_m01_couplers_ARLOCK(1),
      m_axi_arlock(0) => xbar_to_m00_couplers_ARLOCK(0),
      m_axi_arprot(47 downto 45) => xbar_to_m15_couplers_ARPROT(47 downto 45),
      m_axi_arprot(44 downto 42) => xbar_to_m14_couplers_ARPROT(44 downto 42),
      m_axi_arprot(41 downto 39) => xbar_to_m13_couplers_ARPROT(41 downto 39),
      m_axi_arprot(38 downto 36) => xbar_to_m12_couplers_ARPROT(38 downto 36),
      m_axi_arprot(35 downto 33) => xbar_to_m11_couplers_ARPROT(35 downto 33),
      m_axi_arprot(32 downto 30) => xbar_to_m10_couplers_ARPROT(32 downto 30),
      m_axi_arprot(29 downto 27) => xbar_to_m09_couplers_ARPROT(29 downto 27),
      m_axi_arprot(26 downto 24) => xbar_to_m08_couplers_ARPROT(26 downto 24),
      m_axi_arprot(23 downto 21) => xbar_to_m07_couplers_ARPROT(23 downto 21),
      m_axi_arprot(20 downto 18) => xbar_to_m06_couplers_ARPROT(20 downto 18),
      m_axi_arprot(17 downto 15) => xbar_to_m05_couplers_ARPROT(17 downto 15),
      m_axi_arprot(14 downto 12) => xbar_to_m04_couplers_ARPROT(14 downto 12),
      m_axi_arprot(11 downto 9) => xbar_to_m03_couplers_ARPROT(11 downto 9),
      m_axi_arprot(8 downto 6) => xbar_to_m02_couplers_ARPROT(8 downto 6),
      m_axi_arprot(5 downto 3) => xbar_to_m01_couplers_ARPROT(5 downto 3),
      m_axi_arprot(2 downto 0) => xbar_to_m00_couplers_ARPROT(2 downto 0),
      m_axi_arqos(63 downto 60) => xbar_to_m15_couplers_ARQOS(63 downto 60),
      m_axi_arqos(59 downto 56) => xbar_to_m14_couplers_ARQOS(59 downto 56),
      m_axi_arqos(55 downto 52) => xbar_to_m13_couplers_ARQOS(55 downto 52),
      m_axi_arqos(51 downto 48) => xbar_to_m12_couplers_ARQOS(51 downto 48),
      m_axi_arqos(47 downto 44) => xbar_to_m11_couplers_ARQOS(47 downto 44),
      m_axi_arqos(43 downto 40) => xbar_to_m10_couplers_ARQOS(43 downto 40),
      m_axi_arqos(39 downto 36) => xbar_to_m09_couplers_ARQOS(39 downto 36),
      m_axi_arqos(35 downto 32) => xbar_to_m08_couplers_ARQOS(35 downto 32),
      m_axi_arqos(31 downto 28) => xbar_to_m07_couplers_ARQOS(31 downto 28),
      m_axi_arqos(27 downto 24) => xbar_to_m06_couplers_ARQOS(27 downto 24),
      m_axi_arqos(23 downto 20) => xbar_to_m05_couplers_ARQOS(23 downto 20),
      m_axi_arqos(19 downto 16) => xbar_to_m04_couplers_ARQOS(19 downto 16),
      m_axi_arqos(15 downto 12) => xbar_to_m03_couplers_ARQOS(15 downto 12),
      m_axi_arqos(11 downto 8) => xbar_to_m02_couplers_ARQOS(11 downto 8),
      m_axi_arqos(7 downto 4) => xbar_to_m01_couplers_ARQOS(7 downto 4),
      m_axi_arqos(3 downto 0) => xbar_to_m00_couplers_ARQOS(3 downto 0),
      m_axi_arready(15) => xbar_to_m15_couplers_ARREADY,
      m_axi_arready(14) => xbar_to_m14_couplers_ARREADY,
      m_axi_arready(13) => xbar_to_m13_couplers_ARREADY,
      m_axi_arready(12) => xbar_to_m12_couplers_ARREADY,
      m_axi_arready(11) => xbar_to_m11_couplers_ARREADY,
      m_axi_arready(10) => xbar_to_m10_couplers_ARREADY,
      m_axi_arready(9) => xbar_to_m09_couplers_ARREADY,
      m_axi_arready(8) => xbar_to_m08_couplers_ARREADY,
      m_axi_arready(7) => xbar_to_m07_couplers_ARREADY,
      m_axi_arready(6) => xbar_to_m06_couplers_ARREADY,
      m_axi_arready(5) => xbar_to_m05_couplers_ARREADY,
      m_axi_arready(4) => xbar_to_m04_couplers_ARREADY,
      m_axi_arready(3) => xbar_to_m03_couplers_ARREADY,
      m_axi_arready(2) => xbar_to_m02_couplers_ARREADY,
      m_axi_arready(1) => xbar_to_m01_couplers_ARREADY,
      m_axi_arready(0) => xbar_to_m00_couplers_ARREADY,
      m_axi_arregion(63 downto 60) => xbar_to_m15_couplers_ARREGION(63 downto 60),
      m_axi_arregion(59 downto 56) => xbar_to_m14_couplers_ARREGION(59 downto 56),
      m_axi_arregion(55 downto 52) => xbar_to_m13_couplers_ARREGION(55 downto 52),
      m_axi_arregion(51 downto 48) => xbar_to_m12_couplers_ARREGION(51 downto 48),
      m_axi_arregion(47 downto 44) => xbar_to_m11_couplers_ARREGION(47 downto 44),
      m_axi_arregion(43 downto 40) => xbar_to_m10_couplers_ARREGION(43 downto 40),
      m_axi_arregion(39 downto 36) => xbar_to_m09_couplers_ARREGION(39 downto 36),
      m_axi_arregion(35 downto 32) => xbar_to_m08_couplers_ARREGION(35 downto 32),
      m_axi_arregion(31 downto 28) => xbar_to_m07_couplers_ARREGION(31 downto 28),
      m_axi_arregion(27 downto 24) => xbar_to_m06_couplers_ARREGION(27 downto 24),
      m_axi_arregion(23 downto 20) => xbar_to_m05_couplers_ARREGION(23 downto 20),
      m_axi_arregion(19 downto 16) => xbar_to_m04_couplers_ARREGION(19 downto 16),
      m_axi_arregion(15 downto 12) => xbar_to_m03_couplers_ARREGION(15 downto 12),
      m_axi_arregion(11 downto 8) => xbar_to_m02_couplers_ARREGION(11 downto 8),
      m_axi_arregion(7 downto 4) => xbar_to_m01_couplers_ARREGION(7 downto 4),
      m_axi_arregion(3 downto 0) => xbar_to_m00_couplers_ARREGION(3 downto 0),
      m_axi_arsize(47 downto 45) => xbar_to_m15_couplers_ARSIZE(47 downto 45),
      m_axi_arsize(44 downto 42) => xbar_to_m14_couplers_ARSIZE(44 downto 42),
      m_axi_arsize(41 downto 39) => xbar_to_m13_couplers_ARSIZE(41 downto 39),
      m_axi_arsize(38 downto 36) => xbar_to_m12_couplers_ARSIZE(38 downto 36),
      m_axi_arsize(35 downto 33) => xbar_to_m11_couplers_ARSIZE(35 downto 33),
      m_axi_arsize(32 downto 30) => xbar_to_m10_couplers_ARSIZE(32 downto 30),
      m_axi_arsize(29 downto 27) => xbar_to_m09_couplers_ARSIZE(29 downto 27),
      m_axi_arsize(26 downto 24) => xbar_to_m08_couplers_ARSIZE(26 downto 24),
      m_axi_arsize(23 downto 21) => xbar_to_m07_couplers_ARSIZE(23 downto 21),
      m_axi_arsize(20 downto 18) => xbar_to_m06_couplers_ARSIZE(20 downto 18),
      m_axi_arsize(17 downto 15) => xbar_to_m05_couplers_ARSIZE(17 downto 15),
      m_axi_arsize(14 downto 12) => xbar_to_m04_couplers_ARSIZE(14 downto 12),
      m_axi_arsize(11 downto 9) => xbar_to_m03_couplers_ARSIZE(11 downto 9),
      m_axi_arsize(8 downto 6) => xbar_to_m02_couplers_ARSIZE(8 downto 6),
      m_axi_arsize(5 downto 3) => xbar_to_m01_couplers_ARSIZE(5 downto 3),
      m_axi_arsize(2 downto 0) => xbar_to_m00_couplers_ARSIZE(2 downto 0),
      m_axi_arvalid(15) => xbar_to_m15_couplers_ARVALID(15),
      m_axi_arvalid(14) => xbar_to_m14_couplers_ARVALID(14),
      m_axi_arvalid(13) => xbar_to_m13_couplers_ARVALID(13),
      m_axi_arvalid(12) => xbar_to_m12_couplers_ARVALID(12),
      m_axi_arvalid(11) => xbar_to_m11_couplers_ARVALID(11),
      m_axi_arvalid(10) => xbar_to_m10_couplers_ARVALID(10),
      m_axi_arvalid(9) => xbar_to_m09_couplers_ARVALID(9),
      m_axi_arvalid(8) => xbar_to_m08_couplers_ARVALID(8),
      m_axi_arvalid(7) => xbar_to_m07_couplers_ARVALID(7),
      m_axi_arvalid(6) => xbar_to_m06_couplers_ARVALID(6),
      m_axi_arvalid(5) => xbar_to_m05_couplers_ARVALID(5),
      m_axi_arvalid(4) => xbar_to_m04_couplers_ARVALID(4),
      m_axi_arvalid(3) => xbar_to_m03_couplers_ARVALID(3),
      m_axi_arvalid(2) => xbar_to_m02_couplers_ARVALID(2),
      m_axi_arvalid(1) => xbar_to_m01_couplers_ARVALID(1),
      m_axi_arvalid(0) => xbar_to_m00_couplers_ARVALID(0),
      m_axi_awaddr(639 downto 600) => xbar_to_m15_couplers_AWADDR(639 downto 600),
      m_axi_awaddr(599 downto 560) => xbar_to_m14_couplers_AWADDR(599 downto 560),
      m_axi_awaddr(559 downto 520) => xbar_to_m13_couplers_AWADDR(559 downto 520),
      m_axi_awaddr(519 downto 480) => xbar_to_m12_couplers_AWADDR(519 downto 480),
      m_axi_awaddr(479 downto 440) => xbar_to_m11_couplers_AWADDR(479 downto 440),
      m_axi_awaddr(439 downto 400) => xbar_to_m10_couplers_AWADDR(439 downto 400),
      m_axi_awaddr(399 downto 360) => xbar_to_m09_couplers_AWADDR(399 downto 360),
      m_axi_awaddr(359 downto 320) => xbar_to_m08_couplers_AWADDR(359 downto 320),
      m_axi_awaddr(319 downto 280) => xbar_to_m07_couplers_AWADDR(319 downto 280),
      m_axi_awaddr(279 downto 240) => xbar_to_m06_couplers_AWADDR(279 downto 240),
      m_axi_awaddr(239 downto 200) => xbar_to_m05_couplers_AWADDR(239 downto 200),
      m_axi_awaddr(199 downto 160) => xbar_to_m04_couplers_AWADDR(199 downto 160),
      m_axi_awaddr(159 downto 120) => xbar_to_m03_couplers_AWADDR(159 downto 120),
      m_axi_awaddr(119 downto 80) => xbar_to_m02_couplers_AWADDR(119 downto 80),
      m_axi_awaddr(79 downto 40) => xbar_to_m01_couplers_AWADDR(79 downto 40),
      m_axi_awaddr(39 downto 0) => xbar_to_m00_couplers_AWADDR(39 downto 0),
      m_axi_awburst(31 downto 30) => xbar_to_m15_couplers_AWBURST(31 downto 30),
      m_axi_awburst(29 downto 28) => xbar_to_m14_couplers_AWBURST(29 downto 28),
      m_axi_awburst(27 downto 26) => xbar_to_m13_couplers_AWBURST(27 downto 26),
      m_axi_awburst(25 downto 24) => xbar_to_m12_couplers_AWBURST(25 downto 24),
      m_axi_awburst(23 downto 22) => xbar_to_m11_couplers_AWBURST(23 downto 22),
      m_axi_awburst(21 downto 20) => xbar_to_m10_couplers_AWBURST(21 downto 20),
      m_axi_awburst(19 downto 18) => xbar_to_m09_couplers_AWBURST(19 downto 18),
      m_axi_awburst(17 downto 16) => xbar_to_m08_couplers_AWBURST(17 downto 16),
      m_axi_awburst(15 downto 14) => xbar_to_m07_couplers_AWBURST(15 downto 14),
      m_axi_awburst(13 downto 12) => xbar_to_m06_couplers_AWBURST(13 downto 12),
      m_axi_awburst(11 downto 10) => xbar_to_m05_couplers_AWBURST(11 downto 10),
      m_axi_awburst(9 downto 8) => xbar_to_m04_couplers_AWBURST(9 downto 8),
      m_axi_awburst(7 downto 6) => xbar_to_m03_couplers_AWBURST(7 downto 6),
      m_axi_awburst(5 downto 4) => xbar_to_m02_couplers_AWBURST(5 downto 4),
      m_axi_awburst(3 downto 2) => xbar_to_m01_couplers_AWBURST(3 downto 2),
      m_axi_awburst(1 downto 0) => xbar_to_m00_couplers_AWBURST(1 downto 0),
      m_axi_awcache(63 downto 60) => xbar_to_m15_couplers_AWCACHE(63 downto 60),
      m_axi_awcache(59 downto 56) => xbar_to_m14_couplers_AWCACHE(59 downto 56),
      m_axi_awcache(55 downto 52) => xbar_to_m13_couplers_AWCACHE(55 downto 52),
      m_axi_awcache(51 downto 48) => xbar_to_m12_couplers_AWCACHE(51 downto 48),
      m_axi_awcache(47 downto 44) => xbar_to_m11_couplers_AWCACHE(47 downto 44),
      m_axi_awcache(43 downto 40) => xbar_to_m10_couplers_AWCACHE(43 downto 40),
      m_axi_awcache(39 downto 36) => xbar_to_m09_couplers_AWCACHE(39 downto 36),
      m_axi_awcache(35 downto 32) => xbar_to_m08_couplers_AWCACHE(35 downto 32),
      m_axi_awcache(31 downto 28) => xbar_to_m07_couplers_AWCACHE(31 downto 28),
      m_axi_awcache(27 downto 24) => xbar_to_m06_couplers_AWCACHE(27 downto 24),
      m_axi_awcache(23 downto 20) => xbar_to_m05_couplers_AWCACHE(23 downto 20),
      m_axi_awcache(19 downto 16) => xbar_to_m04_couplers_AWCACHE(19 downto 16),
      m_axi_awcache(15 downto 12) => xbar_to_m03_couplers_AWCACHE(15 downto 12),
      m_axi_awcache(11 downto 8) => xbar_to_m02_couplers_AWCACHE(11 downto 8),
      m_axi_awcache(7 downto 4) => xbar_to_m01_couplers_AWCACHE(7 downto 4),
      m_axi_awcache(3 downto 0) => xbar_to_m00_couplers_AWCACHE(3 downto 0),
      m_axi_awid(15) => xbar_to_m15_couplers_AWID(15),
      m_axi_awid(14) => xbar_to_m14_couplers_AWID(14),
      m_axi_awid(13) => xbar_to_m13_couplers_AWID(13),
      m_axi_awid(12) => xbar_to_m12_couplers_AWID(12),
      m_axi_awid(11) => xbar_to_m11_couplers_AWID(11),
      m_axi_awid(10) => xbar_to_m10_couplers_AWID(10),
      m_axi_awid(9) => xbar_to_m09_couplers_AWID(9),
      m_axi_awid(8) => xbar_to_m08_couplers_AWID(8),
      m_axi_awid(7) => xbar_to_m07_couplers_AWID(7),
      m_axi_awid(6) => xbar_to_m06_couplers_AWID(6),
      m_axi_awid(5) => xbar_to_m05_couplers_AWID(5),
      m_axi_awid(4) => xbar_to_m04_couplers_AWID(4),
      m_axi_awid(3) => xbar_to_m03_couplers_AWID(3),
      m_axi_awid(2) => xbar_to_m02_couplers_AWID(2),
      m_axi_awid(1) => xbar_to_m01_couplers_AWID(1),
      m_axi_awid(0) => xbar_to_m00_couplers_AWID(0),
      m_axi_awlen(127 downto 120) => xbar_to_m15_couplers_AWLEN(127 downto 120),
      m_axi_awlen(119 downto 112) => xbar_to_m14_couplers_AWLEN(119 downto 112),
      m_axi_awlen(111 downto 104) => xbar_to_m13_couplers_AWLEN(111 downto 104),
      m_axi_awlen(103 downto 96) => xbar_to_m12_couplers_AWLEN(103 downto 96),
      m_axi_awlen(95 downto 88) => xbar_to_m11_couplers_AWLEN(95 downto 88),
      m_axi_awlen(87 downto 80) => xbar_to_m10_couplers_AWLEN(87 downto 80),
      m_axi_awlen(79 downto 72) => xbar_to_m09_couplers_AWLEN(79 downto 72),
      m_axi_awlen(71 downto 64) => xbar_to_m08_couplers_AWLEN(71 downto 64),
      m_axi_awlen(63 downto 56) => xbar_to_m07_couplers_AWLEN(63 downto 56),
      m_axi_awlen(55 downto 48) => xbar_to_m06_couplers_AWLEN(55 downto 48),
      m_axi_awlen(47 downto 40) => xbar_to_m05_couplers_AWLEN(47 downto 40),
      m_axi_awlen(39 downto 32) => xbar_to_m04_couplers_AWLEN(39 downto 32),
      m_axi_awlen(31 downto 24) => xbar_to_m03_couplers_AWLEN(31 downto 24),
      m_axi_awlen(23 downto 16) => xbar_to_m02_couplers_AWLEN(23 downto 16),
      m_axi_awlen(15 downto 8) => xbar_to_m01_couplers_AWLEN(15 downto 8),
      m_axi_awlen(7 downto 0) => xbar_to_m00_couplers_AWLEN(7 downto 0),
      m_axi_awlock(15) => xbar_to_m15_couplers_AWLOCK(15),
      m_axi_awlock(14) => xbar_to_m14_couplers_AWLOCK(14),
      m_axi_awlock(13) => xbar_to_m13_couplers_AWLOCK(13),
      m_axi_awlock(12) => xbar_to_m12_couplers_AWLOCK(12),
      m_axi_awlock(11) => xbar_to_m11_couplers_AWLOCK(11),
      m_axi_awlock(10) => xbar_to_m10_couplers_AWLOCK(10),
      m_axi_awlock(9) => xbar_to_m09_couplers_AWLOCK(9),
      m_axi_awlock(8) => xbar_to_m08_couplers_AWLOCK(8),
      m_axi_awlock(7) => xbar_to_m07_couplers_AWLOCK(7),
      m_axi_awlock(6) => xbar_to_m06_couplers_AWLOCK(6),
      m_axi_awlock(5) => xbar_to_m05_couplers_AWLOCK(5),
      m_axi_awlock(4) => xbar_to_m04_couplers_AWLOCK(4),
      m_axi_awlock(3) => xbar_to_m03_couplers_AWLOCK(3),
      m_axi_awlock(2) => xbar_to_m02_couplers_AWLOCK(2),
      m_axi_awlock(1) => xbar_to_m01_couplers_AWLOCK(1),
      m_axi_awlock(0) => xbar_to_m00_couplers_AWLOCK(0),
      m_axi_awprot(47 downto 45) => xbar_to_m15_couplers_AWPROT(47 downto 45),
      m_axi_awprot(44 downto 42) => xbar_to_m14_couplers_AWPROT(44 downto 42),
      m_axi_awprot(41 downto 39) => xbar_to_m13_couplers_AWPROT(41 downto 39),
      m_axi_awprot(38 downto 36) => xbar_to_m12_couplers_AWPROT(38 downto 36),
      m_axi_awprot(35 downto 33) => xbar_to_m11_couplers_AWPROT(35 downto 33),
      m_axi_awprot(32 downto 30) => xbar_to_m10_couplers_AWPROT(32 downto 30),
      m_axi_awprot(29 downto 27) => xbar_to_m09_couplers_AWPROT(29 downto 27),
      m_axi_awprot(26 downto 24) => xbar_to_m08_couplers_AWPROT(26 downto 24),
      m_axi_awprot(23 downto 21) => xbar_to_m07_couplers_AWPROT(23 downto 21),
      m_axi_awprot(20 downto 18) => xbar_to_m06_couplers_AWPROT(20 downto 18),
      m_axi_awprot(17 downto 15) => xbar_to_m05_couplers_AWPROT(17 downto 15),
      m_axi_awprot(14 downto 12) => xbar_to_m04_couplers_AWPROT(14 downto 12),
      m_axi_awprot(11 downto 9) => xbar_to_m03_couplers_AWPROT(11 downto 9),
      m_axi_awprot(8 downto 6) => xbar_to_m02_couplers_AWPROT(8 downto 6),
      m_axi_awprot(5 downto 3) => xbar_to_m01_couplers_AWPROT(5 downto 3),
      m_axi_awprot(2 downto 0) => xbar_to_m00_couplers_AWPROT(2 downto 0),
      m_axi_awqos(63 downto 60) => xbar_to_m15_couplers_AWQOS(63 downto 60),
      m_axi_awqos(59 downto 56) => xbar_to_m14_couplers_AWQOS(59 downto 56),
      m_axi_awqos(55 downto 52) => xbar_to_m13_couplers_AWQOS(55 downto 52),
      m_axi_awqos(51 downto 48) => xbar_to_m12_couplers_AWQOS(51 downto 48),
      m_axi_awqos(47 downto 44) => xbar_to_m11_couplers_AWQOS(47 downto 44),
      m_axi_awqos(43 downto 40) => xbar_to_m10_couplers_AWQOS(43 downto 40),
      m_axi_awqos(39 downto 36) => xbar_to_m09_couplers_AWQOS(39 downto 36),
      m_axi_awqos(35 downto 32) => xbar_to_m08_couplers_AWQOS(35 downto 32),
      m_axi_awqos(31 downto 28) => xbar_to_m07_couplers_AWQOS(31 downto 28),
      m_axi_awqos(27 downto 24) => xbar_to_m06_couplers_AWQOS(27 downto 24),
      m_axi_awqos(23 downto 20) => xbar_to_m05_couplers_AWQOS(23 downto 20),
      m_axi_awqos(19 downto 16) => xbar_to_m04_couplers_AWQOS(19 downto 16),
      m_axi_awqos(15 downto 12) => xbar_to_m03_couplers_AWQOS(15 downto 12),
      m_axi_awqos(11 downto 8) => xbar_to_m02_couplers_AWQOS(11 downto 8),
      m_axi_awqos(7 downto 4) => xbar_to_m01_couplers_AWQOS(7 downto 4),
      m_axi_awqos(3 downto 0) => xbar_to_m00_couplers_AWQOS(3 downto 0),
      m_axi_awready(15) => xbar_to_m15_couplers_AWREADY,
      m_axi_awready(14) => xbar_to_m14_couplers_AWREADY,
      m_axi_awready(13) => xbar_to_m13_couplers_AWREADY,
      m_axi_awready(12) => xbar_to_m12_couplers_AWREADY,
      m_axi_awready(11) => xbar_to_m11_couplers_AWREADY,
      m_axi_awready(10) => xbar_to_m10_couplers_AWREADY,
      m_axi_awready(9) => xbar_to_m09_couplers_AWREADY,
      m_axi_awready(8) => xbar_to_m08_couplers_AWREADY,
      m_axi_awready(7) => xbar_to_m07_couplers_AWREADY,
      m_axi_awready(6) => xbar_to_m06_couplers_AWREADY,
      m_axi_awready(5) => xbar_to_m05_couplers_AWREADY,
      m_axi_awready(4) => xbar_to_m04_couplers_AWREADY,
      m_axi_awready(3) => xbar_to_m03_couplers_AWREADY,
      m_axi_awready(2) => xbar_to_m02_couplers_AWREADY,
      m_axi_awready(1) => xbar_to_m01_couplers_AWREADY,
      m_axi_awready(0) => xbar_to_m00_couplers_AWREADY,
      m_axi_awregion(63 downto 60) => xbar_to_m15_couplers_AWREGION(63 downto 60),
      m_axi_awregion(59 downto 56) => xbar_to_m14_couplers_AWREGION(59 downto 56),
      m_axi_awregion(55 downto 52) => xbar_to_m13_couplers_AWREGION(55 downto 52),
      m_axi_awregion(51 downto 48) => xbar_to_m12_couplers_AWREGION(51 downto 48),
      m_axi_awregion(47 downto 44) => xbar_to_m11_couplers_AWREGION(47 downto 44),
      m_axi_awregion(43 downto 40) => xbar_to_m10_couplers_AWREGION(43 downto 40),
      m_axi_awregion(39 downto 36) => xbar_to_m09_couplers_AWREGION(39 downto 36),
      m_axi_awregion(35 downto 32) => xbar_to_m08_couplers_AWREGION(35 downto 32),
      m_axi_awregion(31 downto 28) => xbar_to_m07_couplers_AWREGION(31 downto 28),
      m_axi_awregion(27 downto 24) => xbar_to_m06_couplers_AWREGION(27 downto 24),
      m_axi_awregion(23 downto 20) => xbar_to_m05_couplers_AWREGION(23 downto 20),
      m_axi_awregion(19 downto 16) => xbar_to_m04_couplers_AWREGION(19 downto 16),
      m_axi_awregion(15 downto 12) => xbar_to_m03_couplers_AWREGION(15 downto 12),
      m_axi_awregion(11 downto 8) => xbar_to_m02_couplers_AWREGION(11 downto 8),
      m_axi_awregion(7 downto 4) => xbar_to_m01_couplers_AWREGION(7 downto 4),
      m_axi_awregion(3 downto 0) => xbar_to_m00_couplers_AWREGION(3 downto 0),
      m_axi_awsize(47 downto 45) => xbar_to_m15_couplers_AWSIZE(47 downto 45),
      m_axi_awsize(44 downto 42) => xbar_to_m14_couplers_AWSIZE(44 downto 42),
      m_axi_awsize(41 downto 39) => xbar_to_m13_couplers_AWSIZE(41 downto 39),
      m_axi_awsize(38 downto 36) => xbar_to_m12_couplers_AWSIZE(38 downto 36),
      m_axi_awsize(35 downto 33) => xbar_to_m11_couplers_AWSIZE(35 downto 33),
      m_axi_awsize(32 downto 30) => xbar_to_m10_couplers_AWSIZE(32 downto 30),
      m_axi_awsize(29 downto 27) => xbar_to_m09_couplers_AWSIZE(29 downto 27),
      m_axi_awsize(26 downto 24) => xbar_to_m08_couplers_AWSIZE(26 downto 24),
      m_axi_awsize(23 downto 21) => xbar_to_m07_couplers_AWSIZE(23 downto 21),
      m_axi_awsize(20 downto 18) => xbar_to_m06_couplers_AWSIZE(20 downto 18),
      m_axi_awsize(17 downto 15) => xbar_to_m05_couplers_AWSIZE(17 downto 15),
      m_axi_awsize(14 downto 12) => xbar_to_m04_couplers_AWSIZE(14 downto 12),
      m_axi_awsize(11 downto 9) => xbar_to_m03_couplers_AWSIZE(11 downto 9),
      m_axi_awsize(8 downto 6) => xbar_to_m02_couplers_AWSIZE(8 downto 6),
      m_axi_awsize(5 downto 3) => xbar_to_m01_couplers_AWSIZE(5 downto 3),
      m_axi_awsize(2 downto 0) => xbar_to_m00_couplers_AWSIZE(2 downto 0),
      m_axi_awvalid(15) => xbar_to_m15_couplers_AWVALID(15),
      m_axi_awvalid(14) => xbar_to_m14_couplers_AWVALID(14),
      m_axi_awvalid(13) => xbar_to_m13_couplers_AWVALID(13),
      m_axi_awvalid(12) => xbar_to_m12_couplers_AWVALID(12),
      m_axi_awvalid(11) => xbar_to_m11_couplers_AWVALID(11),
      m_axi_awvalid(10) => xbar_to_m10_couplers_AWVALID(10),
      m_axi_awvalid(9) => xbar_to_m09_couplers_AWVALID(9),
      m_axi_awvalid(8) => xbar_to_m08_couplers_AWVALID(8),
      m_axi_awvalid(7) => xbar_to_m07_couplers_AWVALID(7),
      m_axi_awvalid(6) => xbar_to_m06_couplers_AWVALID(6),
      m_axi_awvalid(5) => xbar_to_m05_couplers_AWVALID(5),
      m_axi_awvalid(4) => xbar_to_m04_couplers_AWVALID(4),
      m_axi_awvalid(3) => xbar_to_m03_couplers_AWVALID(3),
      m_axi_awvalid(2) => xbar_to_m02_couplers_AWVALID(2),
      m_axi_awvalid(1) => xbar_to_m01_couplers_AWVALID(1),
      m_axi_awvalid(0) => xbar_to_m00_couplers_AWVALID(0),
      m_axi_bid(15) => xbar_to_m15_couplers_BID(0),
      m_axi_bid(14) => xbar_to_m14_couplers_BID(0),
      m_axi_bid(13) => xbar_to_m13_couplers_BID(0),
      m_axi_bid(12) => xbar_to_m12_couplers_BID(0),
      m_axi_bid(11) => xbar_to_m11_couplers_BID(0),
      m_axi_bid(10) => xbar_to_m10_couplers_BID(0),
      m_axi_bid(9) => xbar_to_m09_couplers_BID(0),
      m_axi_bid(8) => xbar_to_m08_couplers_BID(0),
      m_axi_bid(7) => xbar_to_m07_couplers_BID(0),
      m_axi_bid(6) => xbar_to_m06_couplers_BID(0),
      m_axi_bid(5) => xbar_to_m05_couplers_BID(0),
      m_axi_bid(4) => xbar_to_m04_couplers_BID(0),
      m_axi_bid(3) => xbar_to_m03_couplers_BID(0),
      m_axi_bid(2) => xbar_to_m02_couplers_BID(0),
      m_axi_bid(1) => xbar_to_m01_couplers_BID(0),
      m_axi_bid(0) => xbar_to_m00_couplers_BID(0),
      m_axi_bready(15) => xbar_to_m15_couplers_BREADY(15),
      m_axi_bready(14) => xbar_to_m14_couplers_BREADY(14),
      m_axi_bready(13) => xbar_to_m13_couplers_BREADY(13),
      m_axi_bready(12) => xbar_to_m12_couplers_BREADY(12),
      m_axi_bready(11) => xbar_to_m11_couplers_BREADY(11),
      m_axi_bready(10) => xbar_to_m10_couplers_BREADY(10),
      m_axi_bready(9) => xbar_to_m09_couplers_BREADY(9),
      m_axi_bready(8) => xbar_to_m08_couplers_BREADY(8),
      m_axi_bready(7) => xbar_to_m07_couplers_BREADY(7),
      m_axi_bready(6) => xbar_to_m06_couplers_BREADY(6),
      m_axi_bready(5) => xbar_to_m05_couplers_BREADY(5),
      m_axi_bready(4) => xbar_to_m04_couplers_BREADY(4),
      m_axi_bready(3) => xbar_to_m03_couplers_BREADY(3),
      m_axi_bready(2) => xbar_to_m02_couplers_BREADY(2),
      m_axi_bready(1) => xbar_to_m01_couplers_BREADY(1),
      m_axi_bready(0) => xbar_to_m00_couplers_BREADY(0),
      m_axi_bresp(31 downto 30) => xbar_to_m15_couplers_BRESP(1 downto 0),
      m_axi_bresp(29 downto 28) => xbar_to_m14_couplers_BRESP(1 downto 0),
      m_axi_bresp(27 downto 26) => xbar_to_m13_couplers_BRESP(1 downto 0),
      m_axi_bresp(25 downto 24) => xbar_to_m12_couplers_BRESP(1 downto 0),
      m_axi_bresp(23 downto 22) => xbar_to_m11_couplers_BRESP(1 downto 0),
      m_axi_bresp(21 downto 20) => xbar_to_m10_couplers_BRESP(1 downto 0),
      m_axi_bresp(19 downto 18) => xbar_to_m09_couplers_BRESP(1 downto 0),
      m_axi_bresp(17 downto 16) => xbar_to_m08_couplers_BRESP(1 downto 0),
      m_axi_bresp(15 downto 14) => xbar_to_m07_couplers_BRESP(1 downto 0),
      m_axi_bresp(13 downto 12) => xbar_to_m06_couplers_BRESP(1 downto 0),
      m_axi_bresp(11 downto 10) => xbar_to_m05_couplers_BRESP(1 downto 0),
      m_axi_bresp(9 downto 8) => xbar_to_m04_couplers_BRESP(1 downto 0),
      m_axi_bresp(7 downto 6) => xbar_to_m03_couplers_BRESP(1 downto 0),
      m_axi_bresp(5 downto 4) => xbar_to_m02_couplers_BRESP(1 downto 0),
      m_axi_bresp(3 downto 2) => xbar_to_m01_couplers_BRESP(1 downto 0),
      m_axi_bresp(1 downto 0) => xbar_to_m00_couplers_BRESP(1 downto 0),
      m_axi_bvalid(15) => xbar_to_m15_couplers_BVALID,
      m_axi_bvalid(14) => xbar_to_m14_couplers_BVALID,
      m_axi_bvalid(13) => xbar_to_m13_couplers_BVALID,
      m_axi_bvalid(12) => xbar_to_m12_couplers_BVALID,
      m_axi_bvalid(11) => xbar_to_m11_couplers_BVALID,
      m_axi_bvalid(10) => xbar_to_m10_couplers_BVALID,
      m_axi_bvalid(9) => xbar_to_m09_couplers_BVALID,
      m_axi_bvalid(8) => xbar_to_m08_couplers_BVALID,
      m_axi_bvalid(7) => xbar_to_m07_couplers_BVALID,
      m_axi_bvalid(6) => xbar_to_m06_couplers_BVALID,
      m_axi_bvalid(5) => xbar_to_m05_couplers_BVALID,
      m_axi_bvalid(4) => xbar_to_m04_couplers_BVALID,
      m_axi_bvalid(3) => xbar_to_m03_couplers_BVALID,
      m_axi_bvalid(2) => xbar_to_m02_couplers_BVALID,
      m_axi_bvalid(1) => xbar_to_m01_couplers_BVALID,
      m_axi_bvalid(0) => xbar_to_m00_couplers_BVALID,
      m_axi_rdata(8191 downto 7680) => xbar_to_m15_couplers_RDATA(511 downto 0),
      m_axi_rdata(7679 downto 7168) => xbar_to_m14_couplers_RDATA(511 downto 0),
      m_axi_rdata(7167 downto 6656) => xbar_to_m13_couplers_RDATA(511 downto 0),
      m_axi_rdata(6655 downto 6144) => xbar_to_m12_couplers_RDATA(511 downto 0),
      m_axi_rdata(6143 downto 5632) => xbar_to_m11_couplers_RDATA(511 downto 0),
      m_axi_rdata(5631 downto 5120) => xbar_to_m10_couplers_RDATA(511 downto 0),
      m_axi_rdata(5119 downto 4608) => xbar_to_m09_couplers_RDATA(511 downto 0),
      m_axi_rdata(4607 downto 4096) => xbar_to_m08_couplers_RDATA(511 downto 0),
      m_axi_rdata(4095 downto 3584) => xbar_to_m07_couplers_RDATA(511 downto 0),
      m_axi_rdata(3583 downto 3072) => xbar_to_m06_couplers_RDATA(511 downto 0),
      m_axi_rdata(3071 downto 2560) => xbar_to_m05_couplers_RDATA(511 downto 0),
      m_axi_rdata(2559 downto 2048) => xbar_to_m04_couplers_RDATA(511 downto 0),
      m_axi_rdata(2047 downto 1536) => xbar_to_m03_couplers_RDATA(511 downto 0),
      m_axi_rdata(1535 downto 1024) => xbar_to_m02_couplers_RDATA(511 downto 0),
      m_axi_rdata(1023 downto 512) => xbar_to_m01_couplers_RDATA(511 downto 0),
      m_axi_rdata(511 downto 0) => xbar_to_m00_couplers_RDATA(511 downto 0),
      m_axi_rid(15) => xbar_to_m15_couplers_RID(0),
      m_axi_rid(14) => xbar_to_m14_couplers_RID(0),
      m_axi_rid(13) => xbar_to_m13_couplers_RID(0),
      m_axi_rid(12) => xbar_to_m12_couplers_RID(0),
      m_axi_rid(11) => xbar_to_m11_couplers_RID(0),
      m_axi_rid(10) => xbar_to_m10_couplers_RID(0),
      m_axi_rid(9) => xbar_to_m09_couplers_RID(0),
      m_axi_rid(8) => xbar_to_m08_couplers_RID(0),
      m_axi_rid(7) => xbar_to_m07_couplers_RID(0),
      m_axi_rid(6) => xbar_to_m06_couplers_RID(0),
      m_axi_rid(5) => xbar_to_m05_couplers_RID(0),
      m_axi_rid(4) => xbar_to_m04_couplers_RID(0),
      m_axi_rid(3) => xbar_to_m03_couplers_RID(0),
      m_axi_rid(2) => xbar_to_m02_couplers_RID(0),
      m_axi_rid(1) => xbar_to_m01_couplers_RID(0),
      m_axi_rid(0) => xbar_to_m00_couplers_RID(0),
      m_axi_rlast(15) => xbar_to_m15_couplers_RLAST,
      m_axi_rlast(14) => xbar_to_m14_couplers_RLAST,
      m_axi_rlast(13) => xbar_to_m13_couplers_RLAST,
      m_axi_rlast(12) => xbar_to_m12_couplers_RLAST,
      m_axi_rlast(11) => xbar_to_m11_couplers_RLAST,
      m_axi_rlast(10) => xbar_to_m10_couplers_RLAST,
      m_axi_rlast(9) => xbar_to_m09_couplers_RLAST,
      m_axi_rlast(8) => xbar_to_m08_couplers_RLAST,
      m_axi_rlast(7) => xbar_to_m07_couplers_RLAST,
      m_axi_rlast(6) => xbar_to_m06_couplers_RLAST,
      m_axi_rlast(5) => xbar_to_m05_couplers_RLAST,
      m_axi_rlast(4) => xbar_to_m04_couplers_RLAST,
      m_axi_rlast(3) => xbar_to_m03_couplers_RLAST,
      m_axi_rlast(2) => xbar_to_m02_couplers_RLAST,
      m_axi_rlast(1) => xbar_to_m01_couplers_RLAST,
      m_axi_rlast(0) => xbar_to_m00_couplers_RLAST,
      m_axi_rready(15) => xbar_to_m15_couplers_RREADY(15),
      m_axi_rready(14) => xbar_to_m14_couplers_RREADY(14),
      m_axi_rready(13) => xbar_to_m13_couplers_RREADY(13),
      m_axi_rready(12) => xbar_to_m12_couplers_RREADY(12),
      m_axi_rready(11) => xbar_to_m11_couplers_RREADY(11),
      m_axi_rready(10) => xbar_to_m10_couplers_RREADY(10),
      m_axi_rready(9) => xbar_to_m09_couplers_RREADY(9),
      m_axi_rready(8) => xbar_to_m08_couplers_RREADY(8),
      m_axi_rready(7) => xbar_to_m07_couplers_RREADY(7),
      m_axi_rready(6) => xbar_to_m06_couplers_RREADY(6),
      m_axi_rready(5) => xbar_to_m05_couplers_RREADY(5),
      m_axi_rready(4) => xbar_to_m04_couplers_RREADY(4),
      m_axi_rready(3) => xbar_to_m03_couplers_RREADY(3),
      m_axi_rready(2) => xbar_to_m02_couplers_RREADY(2),
      m_axi_rready(1) => xbar_to_m01_couplers_RREADY(1),
      m_axi_rready(0) => xbar_to_m00_couplers_RREADY(0),
      m_axi_rresp(31 downto 30) => xbar_to_m15_couplers_RRESP(1 downto 0),
      m_axi_rresp(29 downto 28) => xbar_to_m14_couplers_RRESP(1 downto 0),
      m_axi_rresp(27 downto 26) => xbar_to_m13_couplers_RRESP(1 downto 0),
      m_axi_rresp(25 downto 24) => xbar_to_m12_couplers_RRESP(1 downto 0),
      m_axi_rresp(23 downto 22) => xbar_to_m11_couplers_RRESP(1 downto 0),
      m_axi_rresp(21 downto 20) => xbar_to_m10_couplers_RRESP(1 downto 0),
      m_axi_rresp(19 downto 18) => xbar_to_m09_couplers_RRESP(1 downto 0),
      m_axi_rresp(17 downto 16) => xbar_to_m08_couplers_RRESP(1 downto 0),
      m_axi_rresp(15 downto 14) => xbar_to_m07_couplers_RRESP(1 downto 0),
      m_axi_rresp(13 downto 12) => xbar_to_m06_couplers_RRESP(1 downto 0),
      m_axi_rresp(11 downto 10) => xbar_to_m05_couplers_RRESP(1 downto 0),
      m_axi_rresp(9 downto 8) => xbar_to_m04_couplers_RRESP(1 downto 0),
      m_axi_rresp(7 downto 6) => xbar_to_m03_couplers_RRESP(1 downto 0),
      m_axi_rresp(5 downto 4) => xbar_to_m02_couplers_RRESP(1 downto 0),
      m_axi_rresp(3 downto 2) => xbar_to_m01_couplers_RRESP(1 downto 0),
      m_axi_rresp(1 downto 0) => xbar_to_m00_couplers_RRESP(1 downto 0),
      m_axi_rvalid(15) => xbar_to_m15_couplers_RVALID,
      m_axi_rvalid(14) => xbar_to_m14_couplers_RVALID,
      m_axi_rvalid(13) => xbar_to_m13_couplers_RVALID,
      m_axi_rvalid(12) => xbar_to_m12_couplers_RVALID,
      m_axi_rvalid(11) => xbar_to_m11_couplers_RVALID,
      m_axi_rvalid(10) => xbar_to_m10_couplers_RVALID,
      m_axi_rvalid(9) => xbar_to_m09_couplers_RVALID,
      m_axi_rvalid(8) => xbar_to_m08_couplers_RVALID,
      m_axi_rvalid(7) => xbar_to_m07_couplers_RVALID,
      m_axi_rvalid(6) => xbar_to_m06_couplers_RVALID,
      m_axi_rvalid(5) => xbar_to_m05_couplers_RVALID,
      m_axi_rvalid(4) => xbar_to_m04_couplers_RVALID,
      m_axi_rvalid(3) => xbar_to_m03_couplers_RVALID,
      m_axi_rvalid(2) => xbar_to_m02_couplers_RVALID,
      m_axi_rvalid(1) => xbar_to_m01_couplers_RVALID,
      m_axi_rvalid(0) => xbar_to_m00_couplers_RVALID,
      m_axi_wdata(8191 downto 7680) => xbar_to_m15_couplers_WDATA(8191 downto 7680),
      m_axi_wdata(7679 downto 7168) => xbar_to_m14_couplers_WDATA(7679 downto 7168),
      m_axi_wdata(7167 downto 6656) => xbar_to_m13_couplers_WDATA(7167 downto 6656),
      m_axi_wdata(6655 downto 6144) => xbar_to_m12_couplers_WDATA(6655 downto 6144),
      m_axi_wdata(6143 downto 5632) => xbar_to_m11_couplers_WDATA(6143 downto 5632),
      m_axi_wdata(5631 downto 5120) => xbar_to_m10_couplers_WDATA(5631 downto 5120),
      m_axi_wdata(5119 downto 4608) => xbar_to_m09_couplers_WDATA(5119 downto 4608),
      m_axi_wdata(4607 downto 4096) => xbar_to_m08_couplers_WDATA(4607 downto 4096),
      m_axi_wdata(4095 downto 3584) => xbar_to_m07_couplers_WDATA(4095 downto 3584),
      m_axi_wdata(3583 downto 3072) => xbar_to_m06_couplers_WDATA(3583 downto 3072),
      m_axi_wdata(3071 downto 2560) => xbar_to_m05_couplers_WDATA(3071 downto 2560),
      m_axi_wdata(2559 downto 2048) => xbar_to_m04_couplers_WDATA(2559 downto 2048),
      m_axi_wdata(2047 downto 1536) => xbar_to_m03_couplers_WDATA(2047 downto 1536),
      m_axi_wdata(1535 downto 1024) => xbar_to_m02_couplers_WDATA(1535 downto 1024),
      m_axi_wdata(1023 downto 512) => xbar_to_m01_couplers_WDATA(1023 downto 512),
      m_axi_wdata(511 downto 0) => xbar_to_m00_couplers_WDATA(511 downto 0),
      m_axi_wlast(15) => xbar_to_m15_couplers_WLAST(15),
      m_axi_wlast(14) => xbar_to_m14_couplers_WLAST(14),
      m_axi_wlast(13) => xbar_to_m13_couplers_WLAST(13),
      m_axi_wlast(12) => xbar_to_m12_couplers_WLAST(12),
      m_axi_wlast(11) => xbar_to_m11_couplers_WLAST(11),
      m_axi_wlast(10) => xbar_to_m10_couplers_WLAST(10),
      m_axi_wlast(9) => xbar_to_m09_couplers_WLAST(9),
      m_axi_wlast(8) => xbar_to_m08_couplers_WLAST(8),
      m_axi_wlast(7) => xbar_to_m07_couplers_WLAST(7),
      m_axi_wlast(6) => xbar_to_m06_couplers_WLAST(6),
      m_axi_wlast(5) => xbar_to_m05_couplers_WLAST(5),
      m_axi_wlast(4) => xbar_to_m04_couplers_WLAST(4),
      m_axi_wlast(3) => xbar_to_m03_couplers_WLAST(3),
      m_axi_wlast(2) => xbar_to_m02_couplers_WLAST(2),
      m_axi_wlast(1) => xbar_to_m01_couplers_WLAST(1),
      m_axi_wlast(0) => xbar_to_m00_couplers_WLAST(0),
      m_axi_wready(15) => xbar_to_m15_couplers_WREADY,
      m_axi_wready(14) => xbar_to_m14_couplers_WREADY,
      m_axi_wready(13) => xbar_to_m13_couplers_WREADY,
      m_axi_wready(12) => xbar_to_m12_couplers_WREADY,
      m_axi_wready(11) => xbar_to_m11_couplers_WREADY,
      m_axi_wready(10) => xbar_to_m10_couplers_WREADY,
      m_axi_wready(9) => xbar_to_m09_couplers_WREADY,
      m_axi_wready(8) => xbar_to_m08_couplers_WREADY,
      m_axi_wready(7) => xbar_to_m07_couplers_WREADY,
      m_axi_wready(6) => xbar_to_m06_couplers_WREADY,
      m_axi_wready(5) => xbar_to_m05_couplers_WREADY,
      m_axi_wready(4) => xbar_to_m04_couplers_WREADY,
      m_axi_wready(3) => xbar_to_m03_couplers_WREADY,
      m_axi_wready(2) => xbar_to_m02_couplers_WREADY,
      m_axi_wready(1) => xbar_to_m01_couplers_WREADY,
      m_axi_wready(0) => xbar_to_m00_couplers_WREADY,
      m_axi_wstrb(1023 downto 960) => xbar_to_m15_couplers_WSTRB(1023 downto 960),
      m_axi_wstrb(959 downto 896) => xbar_to_m14_couplers_WSTRB(959 downto 896),
      m_axi_wstrb(895 downto 832) => xbar_to_m13_couplers_WSTRB(895 downto 832),
      m_axi_wstrb(831 downto 768) => xbar_to_m12_couplers_WSTRB(831 downto 768),
      m_axi_wstrb(767 downto 704) => xbar_to_m11_couplers_WSTRB(767 downto 704),
      m_axi_wstrb(703 downto 640) => xbar_to_m10_couplers_WSTRB(703 downto 640),
      m_axi_wstrb(639 downto 576) => xbar_to_m09_couplers_WSTRB(639 downto 576),
      m_axi_wstrb(575 downto 512) => xbar_to_m08_couplers_WSTRB(575 downto 512),
      m_axi_wstrb(511 downto 448) => xbar_to_m07_couplers_WSTRB(511 downto 448),
      m_axi_wstrb(447 downto 384) => xbar_to_m06_couplers_WSTRB(447 downto 384),
      m_axi_wstrb(383 downto 320) => xbar_to_m05_couplers_WSTRB(383 downto 320),
      m_axi_wstrb(319 downto 256) => xbar_to_m04_couplers_WSTRB(319 downto 256),
      m_axi_wstrb(255 downto 192) => xbar_to_m03_couplers_WSTRB(255 downto 192),
      m_axi_wstrb(191 downto 128) => xbar_to_m02_couplers_WSTRB(191 downto 128),
      m_axi_wstrb(127 downto 64) => xbar_to_m01_couplers_WSTRB(127 downto 64),
      m_axi_wstrb(63 downto 0) => xbar_to_m00_couplers_WSTRB(63 downto 0),
      m_axi_wvalid(15) => xbar_to_m15_couplers_WVALID(15),
      m_axi_wvalid(14) => xbar_to_m14_couplers_WVALID(14),
      m_axi_wvalid(13) => xbar_to_m13_couplers_WVALID(13),
      m_axi_wvalid(12) => xbar_to_m12_couplers_WVALID(12),
      m_axi_wvalid(11) => xbar_to_m11_couplers_WVALID(11),
      m_axi_wvalid(10) => xbar_to_m10_couplers_WVALID(10),
      m_axi_wvalid(9) => xbar_to_m09_couplers_WVALID(9),
      m_axi_wvalid(8) => xbar_to_m08_couplers_WVALID(8),
      m_axi_wvalid(7) => xbar_to_m07_couplers_WVALID(7),
      m_axi_wvalid(6) => xbar_to_m06_couplers_WVALID(6),
      m_axi_wvalid(5) => xbar_to_m05_couplers_WVALID(5),
      m_axi_wvalid(4) => xbar_to_m04_couplers_WVALID(4),
      m_axi_wvalid(3) => xbar_to_m03_couplers_WVALID(3),
      m_axi_wvalid(2) => xbar_to_m02_couplers_WVALID(2),
      m_axi_wvalid(1) => xbar_to_m01_couplers_WVALID(1),
      m_axi_wvalid(0) => xbar_to_m00_couplers_WVALID(0),
      s_axi_araddr(79 downto 40) => s01_couplers_to_xbar_ARADDR(39 downto 0),
      s_axi_araddr(39 downto 0) => s00_couplers_to_xbar_ARADDR(39 downto 0),
      s_axi_arburst(3 downto 2) => s01_couplers_to_xbar_ARBURST(1 downto 0),
      s_axi_arburst(1 downto 0) => s00_couplers_to_xbar_ARBURST(1 downto 0),
      s_axi_arcache(7 downto 4) => s01_couplers_to_xbar_ARCACHE(3 downto 0),
      s_axi_arcache(3 downto 0) => s00_couplers_to_xbar_ARCACHE(3 downto 0),
      s_axi_arid(1 downto 0) => B"00",
      s_axi_arlen(15 downto 8) => s01_couplers_to_xbar_ARLEN(7 downto 0),
      s_axi_arlen(7 downto 0) => s00_couplers_to_xbar_ARLEN(7 downto 0),
      s_axi_arlock(1) => s01_couplers_to_xbar_ARLOCK(0),
      s_axi_arlock(0) => s00_couplers_to_xbar_ARLOCK(0),
      s_axi_arprot(5 downto 3) => s01_couplers_to_xbar_ARPROT(2 downto 0),
      s_axi_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      s_axi_arqos(7 downto 4) => s01_couplers_to_xbar_ARQOS(3 downto 0),
      s_axi_arqos(3 downto 0) => s00_couplers_to_xbar_ARQOS(3 downto 0),
      s_axi_arready(1) => s01_couplers_to_xbar_ARREADY(1),
      s_axi_arready(0) => s00_couplers_to_xbar_ARREADY(0),
      s_axi_arsize(5 downto 3) => s01_couplers_to_xbar_ARSIZE(2 downto 0),
      s_axi_arsize(2 downto 0) => s00_couplers_to_xbar_ARSIZE(2 downto 0),
      s_axi_arvalid(1) => s01_couplers_to_xbar_ARVALID,
      s_axi_arvalid(0) => s00_couplers_to_xbar_ARVALID,
      s_axi_awaddr(79 downto 40) => s01_couplers_to_xbar_AWADDR(39 downto 0),
      s_axi_awaddr(39 downto 0) => s00_couplers_to_xbar_AWADDR(39 downto 0),
      s_axi_awburst(3 downto 2) => s01_couplers_to_xbar_AWBURST(1 downto 0),
      s_axi_awburst(1 downto 0) => s00_couplers_to_xbar_AWBURST(1 downto 0),
      s_axi_awcache(7 downto 4) => s01_couplers_to_xbar_AWCACHE(3 downto 0),
      s_axi_awcache(3 downto 0) => s00_couplers_to_xbar_AWCACHE(3 downto 0),
      s_axi_awid(1 downto 0) => B"00",
      s_axi_awlen(15 downto 8) => s01_couplers_to_xbar_AWLEN(7 downto 0),
      s_axi_awlen(7 downto 0) => s00_couplers_to_xbar_AWLEN(7 downto 0),
      s_axi_awlock(1) => s01_couplers_to_xbar_AWLOCK(0),
      s_axi_awlock(0) => s00_couplers_to_xbar_AWLOCK(0),
      s_axi_awprot(5 downto 3) => s01_couplers_to_xbar_AWPROT(2 downto 0),
      s_axi_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      s_axi_awqos(7 downto 4) => s01_couplers_to_xbar_AWQOS(3 downto 0),
      s_axi_awqos(3 downto 0) => s00_couplers_to_xbar_AWQOS(3 downto 0),
      s_axi_awready(1) => s01_couplers_to_xbar_AWREADY(1),
      s_axi_awready(0) => s00_couplers_to_xbar_AWREADY(0),
      s_axi_awsize(5 downto 3) => s01_couplers_to_xbar_AWSIZE(2 downto 0),
      s_axi_awsize(2 downto 0) => s00_couplers_to_xbar_AWSIZE(2 downto 0),
      s_axi_awvalid(1) => s01_couplers_to_xbar_AWVALID,
      s_axi_awvalid(0) => s00_couplers_to_xbar_AWVALID,
      s_axi_bid(1 downto 0) => NLW_xbar_s_axi_bid_UNCONNECTED(1 downto 0),
      s_axi_bready(1) => s01_couplers_to_xbar_BREADY,
      s_axi_bready(0) => s00_couplers_to_xbar_BREADY,
      s_axi_bresp(3 downto 2) => s01_couplers_to_xbar_BRESP(3 downto 2),
      s_axi_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      s_axi_bvalid(1) => s01_couplers_to_xbar_BVALID(1),
      s_axi_bvalid(0) => s00_couplers_to_xbar_BVALID(0),
      s_axi_rdata(1023 downto 512) => s01_couplers_to_xbar_RDATA(1023 downto 512),
      s_axi_rdata(511 downto 0) => s00_couplers_to_xbar_RDATA(511 downto 0),
      s_axi_rid(1 downto 0) => NLW_xbar_s_axi_rid_UNCONNECTED(1 downto 0),
      s_axi_rlast(1) => s01_couplers_to_xbar_RLAST(1),
      s_axi_rlast(0) => s00_couplers_to_xbar_RLAST(0),
      s_axi_rready(1) => s01_couplers_to_xbar_RREADY,
      s_axi_rready(0) => s00_couplers_to_xbar_RREADY,
      s_axi_rresp(3 downto 2) => s01_couplers_to_xbar_RRESP(3 downto 2),
      s_axi_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      s_axi_rvalid(1) => s01_couplers_to_xbar_RVALID(1),
      s_axi_rvalid(0) => s00_couplers_to_xbar_RVALID(0),
      s_axi_wdata(1023 downto 512) => s01_couplers_to_xbar_WDATA(511 downto 0),
      s_axi_wdata(511 downto 0) => s00_couplers_to_xbar_WDATA(511 downto 0),
      s_axi_wlast(1) => s01_couplers_to_xbar_WLAST,
      s_axi_wlast(0) => s00_couplers_to_xbar_WLAST,
      s_axi_wready(1) => s01_couplers_to_xbar_WREADY(1),
      s_axi_wready(0) => s00_couplers_to_xbar_WREADY(0),
      s_axi_wstrb(127 downto 64) => s01_couplers_to_xbar_WSTRB(63 downto 0),
      s_axi_wstrb(63 downto 0) => s00_couplers_to_xbar_WSTRB(63 downto 0),
      s_axi_wvalid(1) => s01_couplers_to_xbar_WVALID,
      s_axi_wvalid(0) => s00_couplers_to_xbar_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity chan1_imp_PZ81UC is
  port (
    In0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    S_AXI1_araddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S_AXI1_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI1_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI1_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI1_arlock : in STD_LOGIC;
    S_AXI1_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI1_arready : out STD_LOGIC;
    S_AXI1_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI1_arvalid : in STD_LOGIC;
    S_AXI1_awaddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S_AXI1_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI1_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI1_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI1_awlock : in STD_LOGIC;
    S_AXI1_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI1_awready : out STD_LOGIC;
    S_AXI1_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI1_awvalid : in STD_LOGIC;
    S_AXI1_bready : in STD_LOGIC;
    S_AXI1_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI1_bvalid : out STD_LOGIC;
    S_AXI1_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI1_rlast : out STD_LOGIC;
    S_AXI1_rready : in STD_LOGIC;
    S_AXI1_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI1_rvalid : out STD_LOGIC;
    S_AXI1_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI1_wlast : in STD_LOGIC;
    S_AXI1_wready : out STD_LOGIC;
    S_AXI1_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI1_wvalid : in STD_LOGIC;
    S_AXI2_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    S_AXI2_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI2_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI2_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI2_arlock : in STD_LOGIC;
    S_AXI2_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI2_arready : out STD_LOGIC;
    S_AXI2_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI2_arvalid : in STD_LOGIC;
    S_AXI2_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    S_AXI2_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI2_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI2_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI2_awlock : in STD_LOGIC;
    S_AXI2_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI2_awready : out STD_LOGIC;
    S_AXI2_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI2_awvalid : in STD_LOGIC;
    S_AXI2_bready : in STD_LOGIC;
    S_AXI2_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI2_bvalid : out STD_LOGIC;
    S_AXI2_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI2_rlast : out STD_LOGIC;
    S_AXI2_rready : in STD_LOGIC;
    S_AXI2_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI2_rvalid : out STD_LOGIC;
    S_AXI2_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI2_wlast : in STD_LOGIC;
    S_AXI2_wready : out STD_LOGIC;
    S_AXI2_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI2_wvalid : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC;
    accum_snap_sync : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_aresetn1 : in STD_LOGIC
  );
end chan1_imp_PZ81UC;

architecture STRUCTURE of chan1_imp_PZ81UC is
  component bram_lutwave_ddc_concat_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    In2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    In3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component bram_lutwave_ddc_concat_0;
  component bram_lutwave_xlslice_1_1 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_xlslice_1_1;
  component bram_lutwave_xlslice_1_2 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  end component bram_lutwave_xlslice_1_2;
  component bram_lutwave_i0_6 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  end component bram_lutwave_i0_6;
  component bram_lutwave_fft_concat_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 37 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 37 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 75 downto 0 )
  );
  end component bram_lutwave_fft_concat_0;
  component bram_lutwave_i1_7 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  end component bram_lutwave_i1_7;
  component bram_lutwave_axi_gpio_0_9 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    gpio_io_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio2_io_o : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component bram_lutwave_axi_gpio_0_9;
  component bram_lutwave_I_concat_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 35 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 35 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  end component bram_lutwave_I_concat_0;
  component bram_lutwave_i0_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  end component bram_lutwave_i0_0;
  component bram_lutwave_i1_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  end component bram_lutwave_i1_0;
  component bram_lutwave_dsp_regs_0_0 is
  port (
    reg0out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reg1out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reg2out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reg3out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  end component bram_lutwave_dsp_regs_0_0;
  component bram_lutwave_axi_bram_ctrl_0_11 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC;
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC;
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    bram_rst_a : out STD_LOGIC;
    bram_clk_a : out STD_LOGIC;
    bram_en_a : out STD_LOGIC;
    bram_we_a : out STD_LOGIC_VECTOR ( 3 downto 0 );
    bram_addr_a : out STD_LOGIC_VECTOR ( 12 downto 0 );
    bram_wrdata_a : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bram_rddata_a : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component bram_lutwave_axi_bram_ctrl_0_11;
  component bram_lutwave_blk_mem_gen_0_9 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC
  );
  end component bram_lutwave_blk_mem_gen_0_9;
  component bram_lutwave_c_counter_binary_0_4 is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component bram_lutwave_c_counter_binary_0_4;
  component bram_lutwave_xlconstant_5_1 is
  port (
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  end component bram_lutwave_xlconstant_5_1;
  component bram_lutwave_load_bins_slice_3 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component bram_lutwave_load_bins_slice_3;
  component bram_lutwave_even_bin_slice_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component bram_lutwave_even_bin_slice_0;
  component bram_lutwave_xlconstant_5_2 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_xlconstant_5_2;
  component bram_lutwave_xlconstant_6_0 is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component bram_lutwave_xlconstant_6_0;
  component bram_lutwave_ila_0_0 is
  port (
    clk : in STD_LOGIC;
    probe0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    probe1 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    probe2 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    probe3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component bram_lutwave_ila_0_0;
  component bram_lutwave_xlslice_2_5 is
  port (
    Din : in STD_LOGIC_VECTOR ( 35 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  end component bram_lutwave_xlslice_2_5;
  component bram_lutwave_xlslice_3_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 37 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  end component bram_lutwave_xlslice_3_0;
  component bram_lutwave_blast_module_v6_cord_0_0 is
  port (
    accum_len : in STD_LOGIC_VECTOR ( 23 downto 0 );
    accum_reset : in STD_LOGIC;
    adc_i0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_i1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bin_num : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dds_shift : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dphi_even : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dphi_odd : in STD_LOGIC_VECTOR ( 15 downto 0 );
    fft_shift : in STD_LOGIC_VECTOR ( 9 downto 0 );
    load_bins : in STD_LOGIC_VECTOR ( 10 downto 0 );
    start_dac : in STD_LOGIC;
    clk : in STD_LOGIC;
    accum_snap_i0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    accum_snap_i1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    accum_snap_q0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    accum_snap_q1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    accum_snap_sync : out STD_LOGIC;
    ddc_snap_i0q0 : out STD_LOGIC_VECTOR ( 37 downto 0 );
    ddc_snap_i1q1 : out STD_LOGIC_VECTOR ( 37 downto 0 );
    ddc_snap_sync : out STD_LOGIC;
    fft_of : out STD_LOGIC;
    fft_snap_i0q0 : out STD_LOGIC_VECTOR ( 35 downto 0 );
    fft_snap_i1q1 : out STD_LOGIC_VECTOR ( 35 downto 0 );
    fft_snap_sync : out STD_LOGIC
  );
  end component bram_lutwave_blast_module_v6_cord_0_0;
  component bram_lutwave_c_shift_ram_0_0 is
  port (
    D : in STD_LOGIC_VECTOR ( 127 downto 0 );
    CLK : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component bram_lutwave_c_shift_ram_0_0;
  signal Conn1_ARADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal Conn1_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Conn1_ARLOCK : STD_LOGIC;
  signal Conn1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_ARREADY : STD_LOGIC;
  signal Conn1_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_ARVALID : STD_LOGIC;
  signal Conn1_AWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal Conn1_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Conn1_AWLOCK : STD_LOGIC;
  signal Conn1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_AWREADY : STD_LOGIC;
  signal Conn1_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_AWVALID : STD_LOGIC;
  signal Conn1_BREADY : STD_LOGIC;
  signal Conn1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_BVALID : STD_LOGIC;
  signal Conn1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_RLAST : STD_LOGIC;
  signal Conn1_RREADY : STD_LOGIC;
  signal Conn1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_RVALID : STD_LOGIC;
  signal Conn1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_WLAST : STD_LOGIC;
  signal Conn1_WREADY : STD_LOGIC;
  signal Conn1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_WVALID : STD_LOGIC;
  signal Din_2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal In1_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Net : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Q_concat_dout : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal accum_concat_dout : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal axi_bram_ctrl_0_BRAM_PORTA_ADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal axi_bram_ctrl_0_BRAM_PORTA_CLK : STD_LOGIC;
  signal axi_bram_ctrl_0_BRAM_PORTA_DIN : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_bram_ctrl_0_BRAM_PORTA_DOUT : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_bram_ctrl_0_BRAM_PORTA_EN : STD_LOGIC;
  signal axi_bram_ctrl_0_BRAM_PORTA_RST : STD_LOGIC;
  signal axi_bram_ctrl_0_BRAM_PORTA_WE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_gpio_0_gpio2_io_o : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_gpio_0_gpio_io_o : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal blast_module_v6_cord_0_accum_snap_i0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal blast_module_v6_cord_0_accum_snap_i1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal blast_module_v6_cord_0_accum_snap_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal blast_module_v6_cord_0_accum_snap_q1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal blast_module_v6_cord_0_accum_snap_sync : STD_LOGIC;
  signal blast_module_v6_cord_0_ddc_snap_i0q0 : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal blast_module_v6_cord_0_ddc_snap_i1q1 : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal blast_module_v6_cord_0_ddc_snap_sync : STD_LOGIC;
  signal blast_module_v6_cord_0_fft_snap_i0q0 : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal blast_module_v6_cord_0_fft_snap_i1q1 : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal blast_module_v6_cord_0_fft_snap_sync : STD_LOGIC;
  signal c_counter_binary_0_Q : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal c_shift_ram_0_Q : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal clk_wiz_0_clk_out1 : STD_LOGIC;
  signal delay_2_q : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dina_1 : STD_LOGIC_VECTOR ( 75 downto 0 );
  signal dsp_regs_0_reg0out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dsp_regs_0_reg1out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dsp_regs_0_reg3out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal even_bin_slice_Dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal gpio1_Dout : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal gpio1_Dout1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i0_Dout : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i2_Dout : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal i_splitter_i0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i_splitter_i1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal module_config_splitter_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal module_config_splitter_accum_len : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal module_config_splitter_i1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal odd_bin_slice_Dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARLOCK : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_AWADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWLOCK : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_RLAST : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_WLAST : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_WVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_WVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph1_M10_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph1_M10_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M10_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph1_M10_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M10_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph1_M10_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M10_AXI_WVALID : STD_LOGIC;
  signal q_splitter_i0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal q_splitter_i1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rst_ps8_0_99M1_peripheral_aresetn : STD_LOGIC;
  signal rst_ps8_0_99M_peripheral_aresetn : STD_LOGIC;
  signal xlconstant_5_dout : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xlconstant_6_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_7_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xlslice_1_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_2_Dout : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xlslice_3_Dout : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal xlslice_4_Dout : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal zynq_ultra_ps_e_0_pl_clk0 : STD_LOGIC;
  signal NLW_blast_module_v6_cord_0_fft_of_UNCONNECTED : STD_LOGIC;
  signal NLW_blk_mem_gen_0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_blk_mem_gen_0_rstb_busy_UNCONNECTED : STD_LOGIC;
begin
  Conn1_ARADDR(12 downto 0) <= S_AXI2_araddr(12 downto 0);
  Conn1_ARBURST(1 downto 0) <= S_AXI2_arburst(1 downto 0);
  Conn1_ARCACHE(3 downto 0) <= S_AXI2_arcache(3 downto 0);
  Conn1_ARLEN(7 downto 0) <= S_AXI2_arlen(7 downto 0);
  Conn1_ARLOCK <= S_AXI2_arlock;
  Conn1_ARPROT(2 downto 0) <= S_AXI2_arprot(2 downto 0);
  Conn1_ARSIZE(2 downto 0) <= S_AXI2_arsize(2 downto 0);
  Conn1_ARVALID <= S_AXI2_arvalid;
  Conn1_AWADDR(12 downto 0) <= S_AXI2_awaddr(12 downto 0);
  Conn1_AWBURST(1 downto 0) <= S_AXI2_awburst(1 downto 0);
  Conn1_AWCACHE(3 downto 0) <= S_AXI2_awcache(3 downto 0);
  Conn1_AWLEN(7 downto 0) <= S_AXI2_awlen(7 downto 0);
  Conn1_AWLOCK <= S_AXI2_awlock;
  Conn1_AWPROT(2 downto 0) <= S_AXI2_awprot(2 downto 0);
  Conn1_AWSIZE(2 downto 0) <= S_AXI2_awsize(2 downto 0);
  Conn1_AWVALID <= S_AXI2_awvalid;
  Conn1_BREADY <= S_AXI2_bready;
  Conn1_RREADY <= S_AXI2_rready;
  Conn1_WDATA(31 downto 0) <= S_AXI2_wdata(31 downto 0);
  Conn1_WLAST <= S_AXI2_wlast;
  Conn1_WSTRB(3 downto 0) <= S_AXI2_wstrb(3 downto 0);
  Conn1_WVALID <= S_AXI2_wvalid;
  In1_1(31 downto 0) <= In1(31 downto 0);
  Q(127 downto 0) <= c_shift_ram_0_Q(127 downto 0);
  S00_AXI_arready <= ps8_0_axi_periph1_M09_AXI_ARREADY;
  S00_AXI_awready <= ps8_0_axi_periph1_M09_AXI_AWREADY;
  S00_AXI_bresp(1 downto 0) <= ps8_0_axi_periph1_M09_AXI_BRESP(1 downto 0);
  S00_AXI_bvalid <= ps8_0_axi_periph1_M09_AXI_BVALID;
  S00_AXI_rdata(31 downto 0) <= ps8_0_axi_periph1_M09_AXI_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= ps8_0_axi_periph1_M09_AXI_RRESP(1 downto 0);
  S00_AXI_rvalid <= ps8_0_axi_periph1_M09_AXI_RVALID;
  S00_AXI_wready <= ps8_0_axi_periph1_M09_AXI_WREADY;
  S_AXI1_arready <= ps8_0_axi_periph1_M03_AXI_ARREADY;
  S_AXI1_awready <= ps8_0_axi_periph1_M03_AXI_AWREADY;
  S_AXI1_bresp(1 downto 0) <= ps8_0_axi_periph1_M03_AXI_BRESP(1 downto 0);
  S_AXI1_bvalid <= ps8_0_axi_periph1_M03_AXI_BVALID;
  S_AXI1_rdata(127 downto 0) <= ps8_0_axi_periph1_M03_AXI_RDATA(127 downto 0);
  S_AXI1_rlast <= ps8_0_axi_periph1_M03_AXI_RLAST;
  S_AXI1_rresp(1 downto 0) <= ps8_0_axi_periph1_M03_AXI_RRESP(1 downto 0);
  S_AXI1_rvalid <= ps8_0_axi_periph1_M03_AXI_RVALID;
  S_AXI1_wready <= ps8_0_axi_periph1_M03_AXI_WREADY;
  S_AXI2_arready <= Conn1_ARREADY;
  S_AXI2_awready <= Conn1_AWREADY;
  S_AXI2_bresp(1 downto 0) <= Conn1_BRESP(1 downto 0);
  S_AXI2_bvalid <= Conn1_BVALID;
  S_AXI2_rdata(31 downto 0) <= Conn1_RDATA(31 downto 0);
  S_AXI2_rlast <= Conn1_RLAST;
  S_AXI2_rresp(1 downto 0) <= Conn1_RRESP(1 downto 0);
  S_AXI2_rvalid <= Conn1_RVALID;
  S_AXI2_wready <= Conn1_WREADY;
  S_AXI_arready <= ps8_0_axi_periph1_M10_AXI_ARREADY;
  S_AXI_awready <= ps8_0_axi_periph1_M10_AXI_AWREADY;
  S_AXI_bresp(1 downto 0) <= ps8_0_axi_periph1_M10_AXI_BRESP(1 downto 0);
  S_AXI_bvalid <= ps8_0_axi_periph1_M10_AXI_BVALID;
  S_AXI_rdata(31 downto 0) <= ps8_0_axi_periph1_M10_AXI_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= ps8_0_axi_periph1_M10_AXI_RRESP(1 downto 0);
  S_AXI_rvalid <= ps8_0_axi_periph1_M10_AXI_RVALID;
  S_AXI_wready <= ps8_0_axi_periph1_M10_AXI_WREADY;
  accum_snap_sync <= blast_module_v6_cord_0_accum_snap_sync;
  clk_wiz_0_clk_out1 <= s00_axi_aclk;
  delay_2_q(31 downto 0) <= In0(31 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARADDR(14 downto 0) <= S_AXI1_araddr(14 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARBURST(1 downto 0) <= S_AXI1_arburst(1 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARCACHE(3 downto 0) <= S_AXI1_arcache(3 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARLEN(7 downto 0) <= S_AXI1_arlen(7 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARLOCK <= S_AXI1_arlock;
  ps8_0_axi_periph1_M03_AXI_ARPROT(2 downto 0) <= S_AXI1_arprot(2 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARSIZE(2 downto 0) <= S_AXI1_arsize(2 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARVALID <= S_AXI1_arvalid;
  ps8_0_axi_periph1_M03_AXI_AWADDR(14 downto 0) <= S_AXI1_awaddr(14 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWBURST(1 downto 0) <= S_AXI1_awburst(1 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWCACHE(3 downto 0) <= S_AXI1_awcache(3 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWLEN(7 downto 0) <= S_AXI1_awlen(7 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWLOCK <= S_AXI1_awlock;
  ps8_0_axi_periph1_M03_AXI_AWPROT(2 downto 0) <= S_AXI1_awprot(2 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWSIZE(2 downto 0) <= S_AXI1_awsize(2 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWVALID <= S_AXI1_awvalid;
  ps8_0_axi_periph1_M03_AXI_BREADY <= S_AXI1_bready;
  ps8_0_axi_periph1_M03_AXI_RREADY <= S_AXI1_rready;
  ps8_0_axi_periph1_M03_AXI_WDATA(127 downto 0) <= S_AXI1_wdata(127 downto 0);
  ps8_0_axi_periph1_M03_AXI_WLAST <= S_AXI1_wlast;
  ps8_0_axi_periph1_M03_AXI_WSTRB(15 downto 0) <= S_AXI1_wstrb(15 downto 0);
  ps8_0_axi_periph1_M03_AXI_WVALID <= S_AXI1_wvalid;
  ps8_0_axi_periph1_M09_AXI_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  ps8_0_axi_periph1_M09_AXI_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  ps8_0_axi_periph1_M09_AXI_ARVALID <= S00_AXI_arvalid;
  ps8_0_axi_periph1_M09_AXI_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  ps8_0_axi_periph1_M09_AXI_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  ps8_0_axi_periph1_M09_AXI_AWVALID <= S00_AXI_awvalid;
  ps8_0_axi_periph1_M09_AXI_BREADY <= S00_AXI_bready;
  ps8_0_axi_periph1_M09_AXI_RREADY <= S00_AXI_rready;
  ps8_0_axi_periph1_M09_AXI_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  ps8_0_axi_periph1_M09_AXI_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  ps8_0_axi_periph1_M09_AXI_WVALID <= S00_AXI_wvalid;
  ps8_0_axi_periph1_M10_AXI_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  ps8_0_axi_periph1_M10_AXI_ARVALID <= S_AXI_arvalid;
  ps8_0_axi_periph1_M10_AXI_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  ps8_0_axi_periph1_M10_AXI_AWVALID <= S_AXI_awvalid;
  ps8_0_axi_periph1_M10_AXI_BREADY <= S_AXI_bready;
  ps8_0_axi_periph1_M10_AXI_RREADY <= S_AXI_rready;
  ps8_0_axi_periph1_M10_AXI_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  ps8_0_axi_periph1_M10_AXI_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  ps8_0_axi_periph1_M10_AXI_WVALID <= S_AXI_wvalid;
  rst_ps8_0_99M1_peripheral_aresetn <= s_axi_aresetn1;
  rst_ps8_0_99M_peripheral_aresetn <= s_axi_aresetn;
  zynq_ultra_ps_e_0_pl_clk0 <= s_axi_aclk;
accum_concat: component bram_lutwave_ddc_concat_0
     port map (
      In0(31 downto 0) => blast_module_v6_cord_0_accum_snap_i0(31 downto 0),
      In1(31 downto 0) => blast_module_v6_cord_0_accum_snap_q0(31 downto 0),
      In2(31 downto 0) => blast_module_v6_cord_0_accum_snap_i1(31 downto 0),
      In3(31 downto 0) => blast_module_v6_cord_0_accum_snap_q1(31 downto 0),
      dout(127 downto 0) => accum_concat_dout(127 downto 0)
    );
accum_sync: entity work.accum_sync_imp_U461RD
     port map (
      Din(31 downto 0) => Din_2(31 downto 0),
      accum_len(23 downto 0) => module_config_splitter_accum_len(23 downto 0),
      accum_rst(0) => module_config_splitter_i1(0),
      sync_in(0) => module_config_splitter_Dout(0)
    );
axi_dphi_bram: component bram_lutwave_axi_bram_ctrl_0_11
     port map (
      bram_addr_a(12 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_ADDR(12 downto 0),
      bram_clk_a => axi_bram_ctrl_0_BRAM_PORTA_CLK,
      bram_en_a => axi_bram_ctrl_0_BRAM_PORTA_EN,
      bram_rddata_a(31 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_DOUT(31 downto 0),
      bram_rst_a => axi_bram_ctrl_0_BRAM_PORTA_RST,
      bram_we_a(3 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_WE(3 downto 0),
      bram_wrdata_a(31 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_DIN(31 downto 0),
      s_axi_aclk => clk_wiz_0_clk_out1,
      s_axi_araddr(12 downto 0) => Conn1_ARADDR(12 downto 0),
      s_axi_arburst(1 downto 0) => Conn1_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => Conn1_ARCACHE(3 downto 0),
      s_axi_aresetn => rst_ps8_0_99M1_peripheral_aresetn,
      s_axi_arlen(7 downto 0) => Conn1_ARLEN(7 downto 0),
      s_axi_arlock => Conn1_ARLOCK,
      s_axi_arprot(2 downto 0) => Conn1_ARPROT(2 downto 0),
      s_axi_arready => Conn1_ARREADY,
      s_axi_arsize(2 downto 0) => Conn1_ARSIZE(2 downto 0),
      s_axi_arvalid => Conn1_ARVALID,
      s_axi_awaddr(12 downto 0) => Conn1_AWADDR(12 downto 0),
      s_axi_awburst(1 downto 0) => Conn1_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => Conn1_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => Conn1_AWLEN(7 downto 0),
      s_axi_awlock => Conn1_AWLOCK,
      s_axi_awprot(2 downto 0) => Conn1_AWPROT(2 downto 0),
      s_axi_awready => Conn1_AWREADY,
      s_axi_awsize(2 downto 0) => Conn1_AWSIZE(2 downto 0),
      s_axi_awvalid => Conn1_AWVALID,
      s_axi_bready => Conn1_BREADY,
      s_axi_bresp(1 downto 0) => Conn1_BRESP(1 downto 0),
      s_axi_bvalid => Conn1_BVALID,
      s_axi_rdata(31 downto 0) => Conn1_RDATA(31 downto 0),
      s_axi_rlast => Conn1_RLAST,
      s_axi_rready => Conn1_RREADY,
      s_axi_rresp(1 downto 0) => Conn1_RRESP(1 downto 0),
      s_axi_rvalid => Conn1_RVALID,
      s_axi_wdata(31 downto 0) => Conn1_WDATA(31 downto 0),
      s_axi_wlast => Conn1_WLAST,
      s_axi_wready => Conn1_WREADY,
      s_axi_wstrb(3 downto 0) => Conn1_WSTRB(3 downto 0),
      s_axi_wvalid => Conn1_WVALID
    );
axi_wide_ctrl: component bram_lutwave_axi_gpio_0_9
     port map (
      gpio2_io_o(31 downto 0) => axi_gpio_0_gpio2_io_o(31 downto 0),
      gpio_io_o(31 downto 0) => axi_gpio_0_gpio_io_o(31 downto 0),
      s_axi_aclk => zynq_ultra_ps_e_0_pl_clk0,
      s_axi_araddr(8 downto 0) => ps8_0_axi_periph1_M10_AXI_ARADDR(8 downto 0),
      s_axi_aresetn => rst_ps8_0_99M_peripheral_aresetn,
      s_axi_arready => ps8_0_axi_periph1_M10_AXI_ARREADY,
      s_axi_arvalid => ps8_0_axi_periph1_M10_AXI_ARVALID,
      s_axi_awaddr(8 downto 0) => ps8_0_axi_periph1_M10_AXI_AWADDR(8 downto 0),
      s_axi_awready => ps8_0_axi_periph1_M10_AXI_AWREADY,
      s_axi_awvalid => ps8_0_axi_periph1_M10_AXI_AWVALID,
      s_axi_bready => ps8_0_axi_periph1_M10_AXI_BREADY,
      s_axi_bresp(1 downto 0) => ps8_0_axi_periph1_M10_AXI_BRESP(1 downto 0),
      s_axi_bvalid => ps8_0_axi_periph1_M10_AXI_BVALID,
      s_axi_rdata(31 downto 0) => ps8_0_axi_periph1_M10_AXI_RDATA(31 downto 0),
      s_axi_rready => ps8_0_axi_periph1_M10_AXI_RREADY,
      s_axi_rresp(1 downto 0) => ps8_0_axi_periph1_M10_AXI_RRESP(1 downto 0),
      s_axi_rvalid => ps8_0_axi_periph1_M10_AXI_RVALID,
      s_axi_wdata(31 downto 0) => ps8_0_axi_periph1_M10_AXI_WDATA(31 downto 0),
      s_axi_wready => ps8_0_axi_periph1_M10_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => ps8_0_axi_periph1_M10_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => ps8_0_axi_periph1_M10_AXI_WVALID
    );
bin_num_slice: component bram_lutwave_i1_0
     port map (
      Din(31 downto 0) => dsp_regs_0_reg1out(31 downto 0),
      Dout(9 downto 0) => i2_Dout(9 downto 0)
    );
blast_module_v6_cord_0: component bram_lutwave_blast_module_v6_cord_0_0
     port map (
      accum_len(23 downto 0) => module_config_splitter_accum_len(23 downto 0),
      accum_reset => module_config_splitter_i1(0),
      accum_snap_i0(31 downto 0) => blast_module_v6_cord_0_accum_snap_i0(31 downto 0),
      accum_snap_i1(31 downto 0) => blast_module_v6_cord_0_accum_snap_i1(31 downto 0),
      accum_snap_q0(31 downto 0) => blast_module_v6_cord_0_accum_snap_q0(31 downto 0),
      accum_snap_q1(31 downto 0) => blast_module_v6_cord_0_accum_snap_q1(31 downto 0),
      accum_snap_sync => blast_module_v6_cord_0_accum_snap_sync,
      adc_i0(15 downto 0) => i_splitter_i0(15 downto 0),
      adc_i1(15 downto 0) => i_splitter_i1(15 downto 0),
      adc_q0(15 downto 0) => q_splitter_i0(15 downto 0),
      adc_q1(15 downto 0) => q_splitter_i1(15 downto 0),
      bin_num(9 downto 0) => i2_Dout(9 downto 0),
      clk => clk_wiz_0_clk_out1,
      ddc_snap_i0q0(37 downto 0) => blast_module_v6_cord_0_ddc_snap_i0q0(37 downto 0),
      ddc_snap_i1q1(37 downto 0) => blast_module_v6_cord_0_ddc_snap_i1q1(37 downto 0),
      ddc_snap_sync => blast_module_v6_cord_0_ddc_snap_sync,
      dds_shift(8 downto 0) => i0_Dout(8 downto 0),
      dphi_even(15 downto 0) => even_bin_slice_Dout(15 downto 0),
      dphi_odd(15 downto 0) => odd_bin_slice_Dout(15 downto 0),
      fft_of => NLW_blast_module_v6_cord_0_fft_of_UNCONNECTED,
      fft_shift(9 downto 0) => gpio1_Dout(9 downto 0),
      fft_snap_i0q0(35 downto 0) => blast_module_v6_cord_0_fft_snap_i0q0(35 downto 0),
      fft_snap_i1q1(35 downto 0) => blast_module_v6_cord_0_fft_snap_i1q1(35 downto 0),
      fft_snap_sync => blast_module_v6_cord_0_fft_snap_sync,
      load_bins(10 downto 0) => gpio1_Dout1(10 downto 0),
      start_dac => module_config_splitter_Dout(0)
    );
blk_mem_gen_0: component bram_lutwave_blk_mem_gen_0_9
     port map (
      addra(31 downto 13) => B"0000000000000000000",
      addra(12 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_ADDR(12 downto 0),
      addrb(31 downto 0) => c_counter_binary_0_Q(31 downto 0),
      clka => axi_bram_ctrl_0_BRAM_PORTA_CLK,
      clkb => clk_wiz_0_clk_out1,
      dina(31 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_DIN(31 downto 0),
      dinb(31 downto 0) => xlconstant_7_dout(31 downto 0),
      douta(31 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_DOUT(31 downto 0),
      doutb(31 downto 0) => Net(31 downto 0),
      ena => axi_bram_ctrl_0_BRAM_PORTA_EN,
      enb => module_config_splitter_Dout(0),
      rsta => axi_bram_ctrl_0_BRAM_PORTA_RST,
      rsta_busy => NLW_blk_mem_gen_0_rsta_busy_UNCONNECTED,
      rstb => xlconstant_6_dout(0),
      rstb_busy => NLW_blk_mem_gen_0_rstb_busy_UNCONNECTED,
      wea(3 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_WE(3 downto 0),
      web(3 downto 0) => xlconstant_5_dout(3 downto 0)
    );
c_counter_binary_0: component bram_lutwave_c_counter_binary_0_4
     port map (
      CE => module_config_splitter_Dout(0),
      CLK => clk_wiz_0_clk_out1,
      Q(31 downto 0) => c_counter_binary_0_Q(31 downto 0)
    );
c_shift_ram_0: component bram_lutwave_c_shift_ram_0_0
     port map (
      CLK => clk_wiz_0_clk_out1,
      D(127 downto 0) => accum_concat_dout(127 downto 0),
      Q(127 downto 0) => c_shift_ram_0_Q(127 downto 0)
    );
ddc_concat: component bram_lutwave_fft_concat_0
     port map (
      In0(37 downto 0) => blast_module_v6_cord_0_ddc_snap_i0q0(37 downto 0),
      In1(37 downto 0) => blast_module_v6_cord_0_ddc_snap_i1q1(37 downto 0),
      dout(75 downto 0) => dina_1(75 downto 0)
    );
dds_shift_slice: component bram_lutwave_i0_6
     port map (
      Din(31 downto 0) => dsp_regs_0_reg3out(31 downto 0),
      Dout(8 downto 0) => i0_Dout(8 downto 0)
    );
dsp_regs_0: component bram_lutwave_dsp_regs_0_0
     port map (
      reg0out(31 downto 0) => dsp_regs_0_reg0out(31 downto 0),
      reg1out(31 downto 0) => dsp_regs_0_reg1out(31 downto 0),
      reg2out(31 downto 0) => Din_2(31 downto 0),
      reg3out(31 downto 0) => dsp_regs_0_reg3out(31 downto 0),
      s00_axi_aclk => clk_wiz_0_clk_out1,
      s00_axi_araddr(3 downto 0) => ps8_0_axi_periph1_M09_AXI_ARADDR(3 downto 0),
      s00_axi_aresetn => rst_ps8_0_99M1_peripheral_aresetn,
      s00_axi_arprot(2 downto 0) => ps8_0_axi_periph1_M09_AXI_ARPROT(2 downto 0),
      s00_axi_arready => ps8_0_axi_periph1_M09_AXI_ARREADY,
      s00_axi_arvalid => ps8_0_axi_periph1_M09_AXI_ARVALID,
      s00_axi_awaddr(3 downto 0) => ps8_0_axi_periph1_M09_AXI_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => ps8_0_axi_periph1_M09_AXI_AWPROT(2 downto 0),
      s00_axi_awready => ps8_0_axi_periph1_M09_AXI_AWREADY,
      s00_axi_awvalid => ps8_0_axi_periph1_M09_AXI_AWVALID,
      s00_axi_bready => ps8_0_axi_periph1_M09_AXI_BREADY,
      s00_axi_bresp(1 downto 0) => ps8_0_axi_periph1_M09_AXI_BRESP(1 downto 0),
      s00_axi_bvalid => ps8_0_axi_periph1_M09_AXI_BVALID,
      s00_axi_rdata(31 downto 0) => ps8_0_axi_periph1_M09_AXI_RDATA(31 downto 0),
      s00_axi_rready => ps8_0_axi_periph1_M09_AXI_RREADY,
      s00_axi_rresp(1 downto 0) => ps8_0_axi_periph1_M09_AXI_RRESP(1 downto 0),
      s00_axi_rvalid => ps8_0_axi_periph1_M09_AXI_RVALID,
      s00_axi_wdata(31 downto 0) => ps8_0_axi_periph1_M09_AXI_WDATA(31 downto 0),
      s00_axi_wready => ps8_0_axi_periph1_M09_AXI_WREADY,
      s00_axi_wstrb(3 downto 0) => ps8_0_axi_periph1_M09_AXI_WSTRB(3 downto 0),
      s00_axi_wvalid => ps8_0_axi_periph1_M09_AXI_WVALID
    );
even_bin_slice: component bram_lutwave_load_bins_slice_3
     port map (
      Din(31 downto 0) => Net(31 downto 0),
      Dout(15 downto 0) => even_bin_slice_Dout(15 downto 0)
    );
fft_concat: component bram_lutwave_I_concat_0
     port map (
      In0(35 downto 0) => blast_module_v6_cord_0_fft_snap_i0q0(35 downto 0),
      In1(35 downto 0) => blast_module_v6_cord_0_fft_snap_i1q1(35 downto 0),
      dout(71 downto 0) => Q_concat_dout(71 downto 0)
    );
fft_shift_slice: component bram_lutwave_i0_0
     port map (
      Din(31 downto 0) => dsp_regs_0_reg0out(31 downto 0),
      Dout(9 downto 0) => gpio1_Dout(9 downto 0)
    );
i_adc_splitter: entity work.i_adc_splitter_imp_1K88KTM
     port map (
      Din(31 downto 0) => In1_1(31 downto 0),
      i0(15 downto 0) => i_splitter_i0(15 downto 0),
      i1(15 downto 0) => i_splitter_i1(15 downto 0)
    );
ila_0: component bram_lutwave_ila_0_0
     port map (
      clk => clk_wiz_0_clk_out1,
      probe0(31 downto 0) => c_counter_binary_0_Q(31 downto 0),
      probe1(17 downto 0) => xlslice_3_Dout(17 downto 0),
      probe2(18 downto 0) => xlslice_4_Dout(18 downto 0),
      probe3(15 downto 0) => even_bin_slice_Dout(15 downto 0)
    );
load_bins_slice: component bram_lutwave_i1_7
     port map (
      Din(31 downto 0) => dsp_regs_0_reg0out(31 downto 0),
      Dout(10 downto 0) => gpio1_Dout1(10 downto 0)
    );
odd_bin_slice: component bram_lutwave_even_bin_slice_0
     port map (
      Din(31 downto 0) => Net(31 downto 0),
      Dout(15 downto 0) => odd_bin_slice_Dout(15 downto 0)
    );
q_adc_splitter: entity work.q_adc_splitter_imp_EY05GU
     port map (
      Din(31 downto 0) => delay_2_q(31 downto 0),
      i0(15 downto 0) => q_splitter_i0(15 downto 0),
      i1(15 downto 0) => q_splitter_i1(15 downto 0)
    );
wide_bram: entity work.wide_bram_imp_16Z7MIT
     port map (
      CLK => clk_wiz_0_clk_out1,
      In0(31 downto 0) => delay_2_q(31 downto 0),
      In1(31 downto 0) => In1_1(31 downto 0),
      In2(71 downto 0) => Q_concat_dout(71 downto 0),
      In3(75 downto 0) => dina_1(75 downto 0),
      S_AXI_araddr(14 downto 0) => ps8_0_axi_periph1_M03_AXI_ARADDR(14 downto 0),
      S_AXI_arburst(1 downto 0) => ps8_0_axi_periph1_M03_AXI_ARBURST(1 downto 0),
      S_AXI_arcache(3 downto 0) => ps8_0_axi_periph1_M03_AXI_ARCACHE(3 downto 0),
      S_AXI_arlen(7 downto 0) => ps8_0_axi_periph1_M03_AXI_ARLEN(7 downto 0),
      S_AXI_arlock => ps8_0_axi_periph1_M03_AXI_ARLOCK,
      S_AXI_arprot(2 downto 0) => ps8_0_axi_periph1_M03_AXI_ARPROT(2 downto 0),
      S_AXI_arready => ps8_0_axi_periph1_M03_AXI_ARREADY,
      S_AXI_arsize(2 downto 0) => ps8_0_axi_periph1_M03_AXI_ARSIZE(2 downto 0),
      S_AXI_arvalid => ps8_0_axi_periph1_M03_AXI_ARVALID,
      S_AXI_awaddr(14 downto 0) => ps8_0_axi_periph1_M03_AXI_AWADDR(14 downto 0),
      S_AXI_awburst(1 downto 0) => ps8_0_axi_periph1_M03_AXI_AWBURST(1 downto 0),
      S_AXI_awcache(3 downto 0) => ps8_0_axi_periph1_M03_AXI_AWCACHE(3 downto 0),
      S_AXI_awlen(7 downto 0) => ps8_0_axi_periph1_M03_AXI_AWLEN(7 downto 0),
      S_AXI_awlock => ps8_0_axi_periph1_M03_AXI_AWLOCK,
      S_AXI_awprot(2 downto 0) => ps8_0_axi_periph1_M03_AXI_AWPROT(2 downto 0),
      S_AXI_awready => ps8_0_axi_periph1_M03_AXI_AWREADY,
      S_AXI_awsize(2 downto 0) => ps8_0_axi_periph1_M03_AXI_AWSIZE(2 downto 0),
      S_AXI_awvalid => ps8_0_axi_periph1_M03_AXI_AWVALID,
      S_AXI_bready => ps8_0_axi_periph1_M03_AXI_BREADY,
      S_AXI_bresp(1 downto 0) => ps8_0_axi_periph1_M03_AXI_BRESP(1 downto 0),
      S_AXI_bvalid => ps8_0_axi_periph1_M03_AXI_BVALID,
      S_AXI_rdata(127 downto 0) => ps8_0_axi_periph1_M03_AXI_RDATA(127 downto 0),
      S_AXI_rlast => ps8_0_axi_periph1_M03_AXI_RLAST,
      S_AXI_rready => ps8_0_axi_periph1_M03_AXI_RREADY,
      S_AXI_rresp(1 downto 0) => ps8_0_axi_periph1_M03_AXI_RRESP(1 downto 0),
      S_AXI_rvalid => ps8_0_axi_periph1_M03_AXI_RVALID,
      S_AXI_wdata(127 downto 0) => ps8_0_axi_periph1_M03_AXI_WDATA(127 downto 0),
      S_AXI_wlast => ps8_0_axi_periph1_M03_AXI_WLAST,
      S_AXI_wready => ps8_0_axi_periph1_M03_AXI_WREADY,
      S_AXI_wstrb(15 downto 0) => ps8_0_axi_periph1_M03_AXI_WSTRB(15 downto 0),
      S_AXI_wvalid => ps8_0_axi_periph1_M03_AXI_WVALID,
      d1(0) => blast_module_v6_cord_0_fft_snap_sync,
      d2(0) => blast_module_v6_cord_0_ddc_snap_sync,
      d3(127 downto 0) => c_shift_ram_0_Q(127 downto 0),
      d4(0) => blast_module_v6_cord_0_accum_snap_sync,
      max_count_minus_one_step(31 downto 0) => axi_gpio_0_gpio_io_o(31 downto 0),
      rising_edge_start(0) => xlslice_1_Dout(0),
      s_axi_aclk => clk_wiz_0_clk_out1,
      s_axi_aresetn => rst_ps8_0_99M1_peripheral_aresetn,
      sel(1 downto 0) => xlslice_2_Dout(1 downto 0)
    );
xlconstant_5: component bram_lutwave_xlconstant_5_1
     port map (
      dout(3 downto 0) => xlconstant_5_dout(3 downto 0)
    );
xlconstant_6: component bram_lutwave_xlconstant_5_2
     port map (
      dout(0) => xlconstant_6_dout(0)
    );
xlconstant_7: component bram_lutwave_xlconstant_6_0
     port map (
      dout(31 downto 0) => xlconstant_7_dout(31 downto 0)
    );
xlslice_1: component bram_lutwave_xlslice_1_1
     port map (
      Din(31 downto 0) => axi_gpio_0_gpio2_io_o(31 downto 0),
      Dout(0) => xlslice_1_Dout(0)
    );
xlslice_2: component bram_lutwave_xlslice_1_2
     port map (
      Din(31 downto 0) => axi_gpio_0_gpio2_io_o(31 downto 0),
      Dout(1 downto 0) => xlslice_2_Dout(1 downto 0)
    );
xlslice_3: component bram_lutwave_xlslice_2_5
     port map (
      Din(35 downto 0) => blast_module_v6_cord_0_fft_snap_i0q0(35 downto 0),
      Dout(17 downto 0) => xlslice_3_Dout(17 downto 0)
    );
xlslice_4: component bram_lutwave_xlslice_3_0
     port map (
      Din(37 downto 0) => blast_module_v6_cord_0_ddc_snap_i0q0(37 downto 0),
      Dout(18 downto 0) => xlslice_4_Dout(18 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity chan2_imp_1Q9MWEY is
  port (
    In0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    S_AXI1_araddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S_AXI1_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI1_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI1_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI1_arlock : in STD_LOGIC;
    S_AXI1_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI1_arready : out STD_LOGIC;
    S_AXI1_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI1_arvalid : in STD_LOGIC;
    S_AXI1_awaddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S_AXI1_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI1_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI1_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI1_awlock : in STD_LOGIC;
    S_AXI1_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI1_awready : out STD_LOGIC;
    S_AXI1_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI1_awvalid : in STD_LOGIC;
    S_AXI1_bready : in STD_LOGIC;
    S_AXI1_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI1_bvalid : out STD_LOGIC;
    S_AXI1_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI1_rlast : out STD_LOGIC;
    S_AXI1_rready : in STD_LOGIC;
    S_AXI1_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI1_rvalid : out STD_LOGIC;
    S_AXI1_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI1_wlast : in STD_LOGIC;
    S_AXI1_wready : out STD_LOGIC;
    S_AXI1_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI1_wvalid : in STD_LOGIC;
    S_AXI2_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    S_AXI2_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI2_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI2_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI2_arlock : in STD_LOGIC;
    S_AXI2_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI2_arready : out STD_LOGIC;
    S_AXI2_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI2_arvalid : in STD_LOGIC;
    S_AXI2_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    S_AXI2_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI2_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI2_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI2_awlock : in STD_LOGIC;
    S_AXI2_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI2_awready : out STD_LOGIC;
    S_AXI2_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI2_awvalid : in STD_LOGIC;
    S_AXI2_bready : in STD_LOGIC;
    S_AXI2_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI2_bvalid : out STD_LOGIC;
    S_AXI2_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI2_rlast : out STD_LOGIC;
    S_AXI2_rready : in STD_LOGIC;
    S_AXI2_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI2_rvalid : out STD_LOGIC;
    S_AXI2_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI2_wlast : in STD_LOGIC;
    S_AXI2_wready : out STD_LOGIC;
    S_AXI2_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI2_wvalid : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC;
    accum_snap_sync : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_aresetn1 : in STD_LOGIC
  );
end chan2_imp_1Q9MWEY;

architecture STRUCTURE of chan2_imp_1Q9MWEY is
  component bram_lutwave_accum_concat_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    In2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    In3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component bram_lutwave_accum_concat_0;
  component bram_lutwave_xlslice_1_3 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_xlslice_1_3;
  component bram_lutwave_xlslice_2_6 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  end component bram_lutwave_xlslice_2_6;
  component bram_lutwave_dds_shift_slice_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  end component bram_lutwave_dds_shift_slice_0;
  component bram_lutwave_ddc_concat_1 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 37 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 37 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 75 downto 0 )
  );
  end component bram_lutwave_ddc_concat_1;
  component bram_lutwave_load_bins_slice_4 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  end component bram_lutwave_load_bins_slice_4;
  component bram_lutwave_axi_wide_ctrl_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    gpio_io_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio2_io_o : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component bram_lutwave_axi_wide_ctrl_0;
  component bram_lutwave_fft_concat_1 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 35 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 35 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  end component bram_lutwave_fft_concat_1;
  component bram_lutwave_fft_shift_slice_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  end component bram_lutwave_fft_shift_slice_0;
  component bram_lutwave_bin_num_slice_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  end component bram_lutwave_bin_num_slice_0;
  component bram_lutwave_dsp_regs_0_1 is
  port (
    reg0out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reg1out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reg2out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reg3out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  end component bram_lutwave_dsp_regs_0_1;
  component bram_lutwave_axi_dphi_bram_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC;
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC;
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    bram_rst_a : out STD_LOGIC;
    bram_clk_a : out STD_LOGIC;
    bram_en_a : out STD_LOGIC;
    bram_we_a : out STD_LOGIC_VECTOR ( 3 downto 0 );
    bram_addr_a : out STD_LOGIC_VECTOR ( 12 downto 0 );
    bram_wrdata_a : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bram_rddata_a : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component bram_lutwave_axi_dphi_bram_0;
  component bram_lutwave_blk_mem_gen_0_11 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC
  );
  end component bram_lutwave_blk_mem_gen_0_11;
  component bram_lutwave_c_counter_binary_0_6 is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component bram_lutwave_c_counter_binary_0_6;
  component bram_lutwave_xlconstant_5_3 is
  port (
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  end component bram_lutwave_xlconstant_5_3;
  component bram_lutwave_even_bin_slice_1 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component bram_lutwave_even_bin_slice_1;
  component bram_lutwave_odd_bin_slice_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component bram_lutwave_odd_bin_slice_0;
  component bram_lutwave_xlconstant_6_1 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_xlconstant_6_1;
  component bram_lutwave_xlconstant_7_0 is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component bram_lutwave_xlconstant_7_0;
  component bram_lutwave_ila_0_1 is
  port (
    clk : in STD_LOGIC;
    probe0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    probe1 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    probe2 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    probe3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component bram_lutwave_ila_0_1;
  component bram_lutwave_xlslice_3_1 is
  port (
    Din : in STD_LOGIC_VECTOR ( 35 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  end component bram_lutwave_xlslice_3_1;
  component bram_lutwave_xlslice_4_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 37 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  end component bram_lutwave_xlslice_4_0;
  component bram_lutwave_blast_module_v6_cord_0_1 is
  port (
    accum_len : in STD_LOGIC_VECTOR ( 23 downto 0 );
    accum_reset : in STD_LOGIC;
    adc_i0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_i1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bin_num : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dds_shift : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dphi_even : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dphi_odd : in STD_LOGIC_VECTOR ( 15 downto 0 );
    fft_shift : in STD_LOGIC_VECTOR ( 9 downto 0 );
    load_bins : in STD_LOGIC_VECTOR ( 10 downto 0 );
    start_dac : in STD_LOGIC;
    clk : in STD_LOGIC;
    accum_snap_i0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    accum_snap_i1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    accum_snap_q0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    accum_snap_q1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    accum_snap_sync : out STD_LOGIC;
    ddc_snap_i0q0 : out STD_LOGIC_VECTOR ( 37 downto 0 );
    ddc_snap_i1q1 : out STD_LOGIC_VECTOR ( 37 downto 0 );
    ddc_snap_sync : out STD_LOGIC;
    fft_of : out STD_LOGIC;
    fft_snap_i0q0 : out STD_LOGIC_VECTOR ( 35 downto 0 );
    fft_snap_i1q1 : out STD_LOGIC_VECTOR ( 35 downto 0 );
    fft_snap_sync : out STD_LOGIC
  );
  end component bram_lutwave_blast_module_v6_cord_0_1;
  component bram_lutwave_c_shift_ram_0_1 is
  port (
    D : in STD_LOGIC_VECTOR ( 127 downto 0 );
    CLK : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component bram_lutwave_c_shift_ram_0_1;
  signal Conn1_ARADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal Conn1_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Conn1_ARLOCK : STD_LOGIC;
  signal Conn1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_ARREADY : STD_LOGIC;
  signal Conn1_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_ARVALID : STD_LOGIC;
  signal Conn1_AWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal Conn1_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Conn1_AWLOCK : STD_LOGIC;
  signal Conn1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_AWREADY : STD_LOGIC;
  signal Conn1_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_AWVALID : STD_LOGIC;
  signal Conn1_BREADY : STD_LOGIC;
  signal Conn1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_BVALID : STD_LOGIC;
  signal Conn1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_RLAST : STD_LOGIC;
  signal Conn1_RREADY : STD_LOGIC;
  signal Conn1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_RVALID : STD_LOGIC;
  signal Conn1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_WLAST : STD_LOGIC;
  signal Conn1_WREADY : STD_LOGIC;
  signal Conn1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_WVALID : STD_LOGIC;
  signal Din_2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal In1_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Net : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Q_concat_dout : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal accum_concat_dout : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal axi_bram_ctrl_0_BRAM_PORTA_ADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal axi_bram_ctrl_0_BRAM_PORTA_CLK : STD_LOGIC;
  signal axi_bram_ctrl_0_BRAM_PORTA_DIN : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_bram_ctrl_0_BRAM_PORTA_DOUT : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_bram_ctrl_0_BRAM_PORTA_EN : STD_LOGIC;
  signal axi_bram_ctrl_0_BRAM_PORTA_RST : STD_LOGIC;
  signal axi_bram_ctrl_0_BRAM_PORTA_WE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_gpio_0_gpio2_io_o : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_gpio_0_gpio_io_o : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal blast_module_v6_cord_0_accum_snap_i0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal blast_module_v6_cord_0_accum_snap_i1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal blast_module_v6_cord_0_accum_snap_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal blast_module_v6_cord_0_accum_snap_q1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal blast_module_v6_cord_0_accum_snap_sync : STD_LOGIC;
  signal blast_module_v6_cord_0_ddc_snap_i0q0 : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal blast_module_v6_cord_0_ddc_snap_i1q1 : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal blast_module_v6_cord_0_ddc_snap_sync : STD_LOGIC;
  signal blast_module_v6_cord_0_fft_snap_i0q0 : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal blast_module_v6_cord_0_fft_snap_i1q1 : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal blast_module_v6_cord_0_fft_snap_sync : STD_LOGIC;
  signal c_counter_binary_0_Q : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal c_shift_ram_0_Q : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal clk_wiz_0_clk_out1 : STD_LOGIC;
  signal delay_2_q : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dina_1 : STD_LOGIC_VECTOR ( 75 downto 0 );
  signal dsp_regs_0_reg0out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dsp_regs_0_reg1out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dsp_regs_0_reg3out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal even_bin_slice_Dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal gpio1_Dout : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal gpio1_Dout1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i0_Dout : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i2_Dout : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal i_splitter_i0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i_splitter_i1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal module_config_splitter_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal module_config_splitter_accum_len : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal module_config_splitter_i1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal odd_bin_slice_Dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARLOCK : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_AWADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWLOCK : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_RLAST : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_WLAST : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_WVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_WVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph1_M10_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph1_M10_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M10_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph1_M10_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M10_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph1_M10_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M10_AXI_WVALID : STD_LOGIC;
  signal q_splitter_i0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal q_splitter_i1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s_axi_aresetn1_1 : STD_LOGIC;
  signal s_axi_aresetn_1 : STD_LOGIC;
  signal xlconstant_5_dout : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xlconstant_6_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_7_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xlslice_1_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_2_Dout : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xlslice_3_Dout : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal xlslice_4_Dout : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal zynq_ultra_ps_e_0_pl_clk0 : STD_LOGIC;
  signal NLW_blast_module_v6_cord_0_fft_of_UNCONNECTED : STD_LOGIC;
  signal NLW_blk_mem_gen_0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_blk_mem_gen_0_rstb_busy_UNCONNECTED : STD_LOGIC;
begin
  Conn1_ARADDR(12 downto 0) <= S_AXI2_araddr(12 downto 0);
  Conn1_ARBURST(1 downto 0) <= S_AXI2_arburst(1 downto 0);
  Conn1_ARCACHE(3 downto 0) <= S_AXI2_arcache(3 downto 0);
  Conn1_ARLEN(7 downto 0) <= S_AXI2_arlen(7 downto 0);
  Conn1_ARLOCK <= S_AXI2_arlock;
  Conn1_ARPROT(2 downto 0) <= S_AXI2_arprot(2 downto 0);
  Conn1_ARSIZE(2 downto 0) <= S_AXI2_arsize(2 downto 0);
  Conn1_ARVALID <= S_AXI2_arvalid;
  Conn1_AWADDR(12 downto 0) <= S_AXI2_awaddr(12 downto 0);
  Conn1_AWBURST(1 downto 0) <= S_AXI2_awburst(1 downto 0);
  Conn1_AWCACHE(3 downto 0) <= S_AXI2_awcache(3 downto 0);
  Conn1_AWLEN(7 downto 0) <= S_AXI2_awlen(7 downto 0);
  Conn1_AWLOCK <= S_AXI2_awlock;
  Conn1_AWPROT(2 downto 0) <= S_AXI2_awprot(2 downto 0);
  Conn1_AWSIZE(2 downto 0) <= S_AXI2_awsize(2 downto 0);
  Conn1_AWVALID <= S_AXI2_awvalid;
  Conn1_BREADY <= S_AXI2_bready;
  Conn1_RREADY <= S_AXI2_rready;
  Conn1_WDATA(31 downto 0) <= S_AXI2_wdata(31 downto 0);
  Conn1_WLAST <= S_AXI2_wlast;
  Conn1_WSTRB(3 downto 0) <= S_AXI2_wstrb(3 downto 0);
  Conn1_WVALID <= S_AXI2_wvalid;
  In1_1(31 downto 0) <= In1(31 downto 0);
  Q(127 downto 0) <= c_shift_ram_0_Q(127 downto 0);
  S00_AXI_arready <= ps8_0_axi_periph1_M09_AXI_ARREADY;
  S00_AXI_awready <= ps8_0_axi_periph1_M09_AXI_AWREADY;
  S00_AXI_bresp(1 downto 0) <= ps8_0_axi_periph1_M09_AXI_BRESP(1 downto 0);
  S00_AXI_bvalid <= ps8_0_axi_periph1_M09_AXI_BVALID;
  S00_AXI_rdata(31 downto 0) <= ps8_0_axi_periph1_M09_AXI_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= ps8_0_axi_periph1_M09_AXI_RRESP(1 downto 0);
  S00_AXI_rvalid <= ps8_0_axi_periph1_M09_AXI_RVALID;
  S00_AXI_wready <= ps8_0_axi_periph1_M09_AXI_WREADY;
  S_AXI1_arready <= ps8_0_axi_periph1_M03_AXI_ARREADY;
  S_AXI1_awready <= ps8_0_axi_periph1_M03_AXI_AWREADY;
  S_AXI1_bresp(1 downto 0) <= ps8_0_axi_periph1_M03_AXI_BRESP(1 downto 0);
  S_AXI1_bvalid <= ps8_0_axi_periph1_M03_AXI_BVALID;
  S_AXI1_rdata(127 downto 0) <= ps8_0_axi_periph1_M03_AXI_RDATA(127 downto 0);
  S_AXI1_rlast <= ps8_0_axi_periph1_M03_AXI_RLAST;
  S_AXI1_rresp(1 downto 0) <= ps8_0_axi_periph1_M03_AXI_RRESP(1 downto 0);
  S_AXI1_rvalid <= ps8_0_axi_periph1_M03_AXI_RVALID;
  S_AXI1_wready <= ps8_0_axi_periph1_M03_AXI_WREADY;
  S_AXI2_arready <= Conn1_ARREADY;
  S_AXI2_awready <= Conn1_AWREADY;
  S_AXI2_bresp(1 downto 0) <= Conn1_BRESP(1 downto 0);
  S_AXI2_bvalid <= Conn1_BVALID;
  S_AXI2_rdata(31 downto 0) <= Conn1_RDATA(31 downto 0);
  S_AXI2_rlast <= Conn1_RLAST;
  S_AXI2_rresp(1 downto 0) <= Conn1_RRESP(1 downto 0);
  S_AXI2_rvalid <= Conn1_RVALID;
  S_AXI2_wready <= Conn1_WREADY;
  S_AXI_arready <= ps8_0_axi_periph1_M10_AXI_ARREADY;
  S_AXI_awready <= ps8_0_axi_periph1_M10_AXI_AWREADY;
  S_AXI_bresp(1 downto 0) <= ps8_0_axi_periph1_M10_AXI_BRESP(1 downto 0);
  S_AXI_bvalid <= ps8_0_axi_periph1_M10_AXI_BVALID;
  S_AXI_rdata(31 downto 0) <= ps8_0_axi_periph1_M10_AXI_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= ps8_0_axi_periph1_M10_AXI_RRESP(1 downto 0);
  S_AXI_rvalid <= ps8_0_axi_periph1_M10_AXI_RVALID;
  S_AXI_wready <= ps8_0_axi_periph1_M10_AXI_WREADY;
  accum_snap_sync <= blast_module_v6_cord_0_accum_snap_sync;
  clk_wiz_0_clk_out1 <= s00_axi_aclk;
  delay_2_q(31 downto 0) <= In0(31 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARADDR(14 downto 0) <= S_AXI1_araddr(14 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARBURST(1 downto 0) <= S_AXI1_arburst(1 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARCACHE(3 downto 0) <= S_AXI1_arcache(3 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARLEN(7 downto 0) <= S_AXI1_arlen(7 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARLOCK <= S_AXI1_arlock;
  ps8_0_axi_periph1_M03_AXI_ARPROT(2 downto 0) <= S_AXI1_arprot(2 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARSIZE(2 downto 0) <= S_AXI1_arsize(2 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARVALID <= S_AXI1_arvalid;
  ps8_0_axi_periph1_M03_AXI_AWADDR(14 downto 0) <= S_AXI1_awaddr(14 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWBURST(1 downto 0) <= S_AXI1_awburst(1 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWCACHE(3 downto 0) <= S_AXI1_awcache(3 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWLEN(7 downto 0) <= S_AXI1_awlen(7 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWLOCK <= S_AXI1_awlock;
  ps8_0_axi_periph1_M03_AXI_AWPROT(2 downto 0) <= S_AXI1_awprot(2 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWSIZE(2 downto 0) <= S_AXI1_awsize(2 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWVALID <= S_AXI1_awvalid;
  ps8_0_axi_periph1_M03_AXI_BREADY <= S_AXI1_bready;
  ps8_0_axi_periph1_M03_AXI_RREADY <= S_AXI1_rready;
  ps8_0_axi_periph1_M03_AXI_WDATA(127 downto 0) <= S_AXI1_wdata(127 downto 0);
  ps8_0_axi_periph1_M03_AXI_WLAST <= S_AXI1_wlast;
  ps8_0_axi_periph1_M03_AXI_WSTRB(15 downto 0) <= S_AXI1_wstrb(15 downto 0);
  ps8_0_axi_periph1_M03_AXI_WVALID <= S_AXI1_wvalid;
  ps8_0_axi_periph1_M09_AXI_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  ps8_0_axi_periph1_M09_AXI_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  ps8_0_axi_periph1_M09_AXI_ARVALID <= S00_AXI_arvalid;
  ps8_0_axi_periph1_M09_AXI_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  ps8_0_axi_periph1_M09_AXI_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  ps8_0_axi_periph1_M09_AXI_AWVALID <= S00_AXI_awvalid;
  ps8_0_axi_periph1_M09_AXI_BREADY <= S00_AXI_bready;
  ps8_0_axi_periph1_M09_AXI_RREADY <= S00_AXI_rready;
  ps8_0_axi_periph1_M09_AXI_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  ps8_0_axi_periph1_M09_AXI_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  ps8_0_axi_periph1_M09_AXI_WVALID <= S00_AXI_wvalid;
  ps8_0_axi_periph1_M10_AXI_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  ps8_0_axi_periph1_M10_AXI_ARVALID <= S_AXI_arvalid;
  ps8_0_axi_periph1_M10_AXI_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  ps8_0_axi_periph1_M10_AXI_AWVALID <= S_AXI_awvalid;
  ps8_0_axi_periph1_M10_AXI_BREADY <= S_AXI_bready;
  ps8_0_axi_periph1_M10_AXI_RREADY <= S_AXI_rready;
  ps8_0_axi_periph1_M10_AXI_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  ps8_0_axi_periph1_M10_AXI_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  ps8_0_axi_periph1_M10_AXI_WVALID <= S_AXI_wvalid;
  s_axi_aresetn1_1 <= s_axi_aresetn1;
  s_axi_aresetn_1 <= s_axi_aresetn;
  zynq_ultra_ps_e_0_pl_clk0 <= s_axi_aclk;
accum_concat: component bram_lutwave_accum_concat_0
     port map (
      In0(31 downto 0) => blast_module_v6_cord_0_accum_snap_i0(31 downto 0),
      In1(31 downto 0) => blast_module_v6_cord_0_accum_snap_q0(31 downto 0),
      In2(31 downto 0) => blast_module_v6_cord_0_accum_snap_i1(31 downto 0),
      In3(31 downto 0) => blast_module_v6_cord_0_accum_snap_q1(31 downto 0),
      dout(127 downto 0) => accum_concat_dout(127 downto 0)
    );
accum_sync: entity work.accum_sync_imp_EL7O75
     port map (
      Din(31 downto 0) => Din_2(31 downto 0),
      accum_len(23 downto 0) => module_config_splitter_accum_len(23 downto 0),
      accum_rst(0) => module_config_splitter_i1(0),
      sync_in(0) => module_config_splitter_Dout(0)
    );
axi_dphi_bram: component bram_lutwave_axi_dphi_bram_0
     port map (
      bram_addr_a(12 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_ADDR(12 downto 0),
      bram_clk_a => axi_bram_ctrl_0_BRAM_PORTA_CLK,
      bram_en_a => axi_bram_ctrl_0_BRAM_PORTA_EN,
      bram_rddata_a(31 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_DOUT(31 downto 0),
      bram_rst_a => axi_bram_ctrl_0_BRAM_PORTA_RST,
      bram_we_a(3 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_WE(3 downto 0),
      bram_wrdata_a(31 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_DIN(31 downto 0),
      s_axi_aclk => clk_wiz_0_clk_out1,
      s_axi_araddr(12 downto 0) => Conn1_ARADDR(12 downto 0),
      s_axi_arburst(1 downto 0) => Conn1_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => Conn1_ARCACHE(3 downto 0),
      s_axi_aresetn => s_axi_aresetn1_1,
      s_axi_arlen(7 downto 0) => Conn1_ARLEN(7 downto 0),
      s_axi_arlock => Conn1_ARLOCK,
      s_axi_arprot(2 downto 0) => Conn1_ARPROT(2 downto 0),
      s_axi_arready => Conn1_ARREADY,
      s_axi_arsize(2 downto 0) => Conn1_ARSIZE(2 downto 0),
      s_axi_arvalid => Conn1_ARVALID,
      s_axi_awaddr(12 downto 0) => Conn1_AWADDR(12 downto 0),
      s_axi_awburst(1 downto 0) => Conn1_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => Conn1_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => Conn1_AWLEN(7 downto 0),
      s_axi_awlock => Conn1_AWLOCK,
      s_axi_awprot(2 downto 0) => Conn1_AWPROT(2 downto 0),
      s_axi_awready => Conn1_AWREADY,
      s_axi_awsize(2 downto 0) => Conn1_AWSIZE(2 downto 0),
      s_axi_awvalid => Conn1_AWVALID,
      s_axi_bready => Conn1_BREADY,
      s_axi_bresp(1 downto 0) => Conn1_BRESP(1 downto 0),
      s_axi_bvalid => Conn1_BVALID,
      s_axi_rdata(31 downto 0) => Conn1_RDATA(31 downto 0),
      s_axi_rlast => Conn1_RLAST,
      s_axi_rready => Conn1_RREADY,
      s_axi_rresp(1 downto 0) => Conn1_RRESP(1 downto 0),
      s_axi_rvalid => Conn1_RVALID,
      s_axi_wdata(31 downto 0) => Conn1_WDATA(31 downto 0),
      s_axi_wlast => Conn1_WLAST,
      s_axi_wready => Conn1_WREADY,
      s_axi_wstrb(3 downto 0) => Conn1_WSTRB(3 downto 0),
      s_axi_wvalid => Conn1_WVALID
    );
axi_wide_ctrl: component bram_lutwave_axi_wide_ctrl_0
     port map (
      gpio2_io_o(31 downto 0) => axi_gpio_0_gpio2_io_o(31 downto 0),
      gpio_io_o(31 downto 0) => axi_gpio_0_gpio_io_o(31 downto 0),
      s_axi_aclk => zynq_ultra_ps_e_0_pl_clk0,
      s_axi_araddr(8 downto 0) => ps8_0_axi_periph1_M10_AXI_ARADDR(8 downto 0),
      s_axi_aresetn => s_axi_aresetn_1,
      s_axi_arready => ps8_0_axi_periph1_M10_AXI_ARREADY,
      s_axi_arvalid => ps8_0_axi_periph1_M10_AXI_ARVALID,
      s_axi_awaddr(8 downto 0) => ps8_0_axi_periph1_M10_AXI_AWADDR(8 downto 0),
      s_axi_awready => ps8_0_axi_periph1_M10_AXI_AWREADY,
      s_axi_awvalid => ps8_0_axi_periph1_M10_AXI_AWVALID,
      s_axi_bready => ps8_0_axi_periph1_M10_AXI_BREADY,
      s_axi_bresp(1 downto 0) => ps8_0_axi_periph1_M10_AXI_BRESP(1 downto 0),
      s_axi_bvalid => ps8_0_axi_periph1_M10_AXI_BVALID,
      s_axi_rdata(31 downto 0) => ps8_0_axi_periph1_M10_AXI_RDATA(31 downto 0),
      s_axi_rready => ps8_0_axi_periph1_M10_AXI_RREADY,
      s_axi_rresp(1 downto 0) => ps8_0_axi_periph1_M10_AXI_RRESP(1 downto 0),
      s_axi_rvalid => ps8_0_axi_periph1_M10_AXI_RVALID,
      s_axi_wdata(31 downto 0) => ps8_0_axi_periph1_M10_AXI_WDATA(31 downto 0),
      s_axi_wready => ps8_0_axi_periph1_M10_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => ps8_0_axi_periph1_M10_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => ps8_0_axi_periph1_M10_AXI_WVALID
    );
bin_num_slice: component bram_lutwave_bin_num_slice_0
     port map (
      Din(31 downto 0) => dsp_regs_0_reg1out(31 downto 0),
      Dout(9 downto 0) => i2_Dout(9 downto 0)
    );
blast_module_v6_cord_0: component bram_lutwave_blast_module_v6_cord_0_1
     port map (
      accum_len(23 downto 0) => module_config_splitter_accum_len(23 downto 0),
      accum_reset => module_config_splitter_i1(0),
      accum_snap_i0(31 downto 0) => blast_module_v6_cord_0_accum_snap_i0(31 downto 0),
      accum_snap_i1(31 downto 0) => blast_module_v6_cord_0_accum_snap_i1(31 downto 0),
      accum_snap_q0(31 downto 0) => blast_module_v6_cord_0_accum_snap_q0(31 downto 0),
      accum_snap_q1(31 downto 0) => blast_module_v6_cord_0_accum_snap_q1(31 downto 0),
      accum_snap_sync => blast_module_v6_cord_0_accum_snap_sync,
      adc_i0(15 downto 0) => i_splitter_i0(15 downto 0),
      adc_i1(15 downto 0) => i_splitter_i1(15 downto 0),
      adc_q0(15 downto 0) => q_splitter_i0(15 downto 0),
      adc_q1(15 downto 0) => q_splitter_i1(15 downto 0),
      bin_num(9 downto 0) => i2_Dout(9 downto 0),
      clk => clk_wiz_0_clk_out1,
      ddc_snap_i0q0(37 downto 0) => blast_module_v6_cord_0_ddc_snap_i0q0(37 downto 0),
      ddc_snap_i1q1(37 downto 0) => blast_module_v6_cord_0_ddc_snap_i1q1(37 downto 0),
      ddc_snap_sync => blast_module_v6_cord_0_ddc_snap_sync,
      dds_shift(8 downto 0) => i0_Dout(8 downto 0),
      dphi_even(15 downto 0) => even_bin_slice_Dout(15 downto 0),
      dphi_odd(15 downto 0) => odd_bin_slice_Dout(15 downto 0),
      fft_of => NLW_blast_module_v6_cord_0_fft_of_UNCONNECTED,
      fft_shift(9 downto 0) => gpio1_Dout(9 downto 0),
      fft_snap_i0q0(35 downto 0) => blast_module_v6_cord_0_fft_snap_i0q0(35 downto 0),
      fft_snap_i1q1(35 downto 0) => blast_module_v6_cord_0_fft_snap_i1q1(35 downto 0),
      fft_snap_sync => blast_module_v6_cord_0_fft_snap_sync,
      load_bins(10 downto 0) => gpio1_Dout1(10 downto 0),
      start_dac => module_config_splitter_Dout(0)
    );
blk_mem_gen_0: component bram_lutwave_blk_mem_gen_0_11
     port map (
      addra(31 downto 13) => B"0000000000000000000",
      addra(12 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_ADDR(12 downto 0),
      addrb(31 downto 0) => c_counter_binary_0_Q(31 downto 0),
      clka => axi_bram_ctrl_0_BRAM_PORTA_CLK,
      clkb => clk_wiz_0_clk_out1,
      dina(31 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_DIN(31 downto 0),
      dinb(31 downto 0) => xlconstant_7_dout(31 downto 0),
      douta(31 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_DOUT(31 downto 0),
      doutb(31 downto 0) => Net(31 downto 0),
      ena => axi_bram_ctrl_0_BRAM_PORTA_EN,
      enb => module_config_splitter_Dout(0),
      rsta => axi_bram_ctrl_0_BRAM_PORTA_RST,
      rsta_busy => NLW_blk_mem_gen_0_rsta_busy_UNCONNECTED,
      rstb => xlconstant_6_dout(0),
      rstb_busy => NLW_blk_mem_gen_0_rstb_busy_UNCONNECTED,
      wea(3 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_WE(3 downto 0),
      web(3 downto 0) => xlconstant_5_dout(3 downto 0)
    );
c_counter_binary_0: component bram_lutwave_c_counter_binary_0_6
     port map (
      CE => module_config_splitter_Dout(0),
      CLK => clk_wiz_0_clk_out1,
      Q(31 downto 0) => c_counter_binary_0_Q(31 downto 0)
    );
c_shift_ram_0: component bram_lutwave_c_shift_ram_0_1
     port map (
      CLK => clk_wiz_0_clk_out1,
      D(127 downto 0) => accum_concat_dout(127 downto 0),
      Q(127 downto 0) => c_shift_ram_0_Q(127 downto 0)
    );
ddc_concat: component bram_lutwave_ddc_concat_1
     port map (
      In0(37 downto 0) => blast_module_v6_cord_0_ddc_snap_i0q0(37 downto 0),
      In1(37 downto 0) => blast_module_v6_cord_0_ddc_snap_i1q1(37 downto 0),
      dout(75 downto 0) => dina_1(75 downto 0)
    );
dds_shift_slice: component bram_lutwave_dds_shift_slice_0
     port map (
      Din(31 downto 0) => dsp_regs_0_reg3out(31 downto 0),
      Dout(8 downto 0) => i0_Dout(8 downto 0)
    );
dsp_regs_0: component bram_lutwave_dsp_regs_0_1
     port map (
      reg0out(31 downto 0) => dsp_regs_0_reg0out(31 downto 0),
      reg1out(31 downto 0) => dsp_regs_0_reg1out(31 downto 0),
      reg2out(31 downto 0) => Din_2(31 downto 0),
      reg3out(31 downto 0) => dsp_regs_0_reg3out(31 downto 0),
      s00_axi_aclk => clk_wiz_0_clk_out1,
      s00_axi_araddr(3 downto 0) => ps8_0_axi_periph1_M09_AXI_ARADDR(3 downto 0),
      s00_axi_aresetn => s_axi_aresetn1_1,
      s00_axi_arprot(2 downto 0) => ps8_0_axi_periph1_M09_AXI_ARPROT(2 downto 0),
      s00_axi_arready => ps8_0_axi_periph1_M09_AXI_ARREADY,
      s00_axi_arvalid => ps8_0_axi_periph1_M09_AXI_ARVALID,
      s00_axi_awaddr(3 downto 0) => ps8_0_axi_periph1_M09_AXI_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => ps8_0_axi_periph1_M09_AXI_AWPROT(2 downto 0),
      s00_axi_awready => ps8_0_axi_periph1_M09_AXI_AWREADY,
      s00_axi_awvalid => ps8_0_axi_periph1_M09_AXI_AWVALID,
      s00_axi_bready => ps8_0_axi_periph1_M09_AXI_BREADY,
      s00_axi_bresp(1 downto 0) => ps8_0_axi_periph1_M09_AXI_BRESP(1 downto 0),
      s00_axi_bvalid => ps8_0_axi_periph1_M09_AXI_BVALID,
      s00_axi_rdata(31 downto 0) => ps8_0_axi_periph1_M09_AXI_RDATA(31 downto 0),
      s00_axi_rready => ps8_0_axi_periph1_M09_AXI_RREADY,
      s00_axi_rresp(1 downto 0) => ps8_0_axi_periph1_M09_AXI_RRESP(1 downto 0),
      s00_axi_rvalid => ps8_0_axi_periph1_M09_AXI_RVALID,
      s00_axi_wdata(31 downto 0) => ps8_0_axi_periph1_M09_AXI_WDATA(31 downto 0),
      s00_axi_wready => ps8_0_axi_periph1_M09_AXI_WREADY,
      s00_axi_wstrb(3 downto 0) => ps8_0_axi_periph1_M09_AXI_WSTRB(3 downto 0),
      s00_axi_wvalid => ps8_0_axi_periph1_M09_AXI_WVALID
    );
even_bin_slice: component bram_lutwave_even_bin_slice_1
     port map (
      Din(31 downto 0) => Net(31 downto 0),
      Dout(15 downto 0) => even_bin_slice_Dout(15 downto 0)
    );
fft_concat: component bram_lutwave_fft_concat_1
     port map (
      In0(35 downto 0) => blast_module_v6_cord_0_fft_snap_i0q0(35 downto 0),
      In1(35 downto 0) => blast_module_v6_cord_0_fft_snap_i1q1(35 downto 0),
      dout(71 downto 0) => Q_concat_dout(71 downto 0)
    );
fft_shift_slice: component bram_lutwave_fft_shift_slice_0
     port map (
      Din(31 downto 0) => dsp_regs_0_reg0out(31 downto 0),
      Dout(9 downto 0) => gpio1_Dout(9 downto 0)
    );
i_adc_splitter: entity work.i_adc_splitter_imp_1JMGS3X
     port map (
      Din(31 downto 0) => In1_1(31 downto 0),
      i0(15 downto 0) => i_splitter_i0(15 downto 0),
      i1(15 downto 0) => i_splitter_i1(15 downto 0)
    );
ila_0: component bram_lutwave_ila_0_1
     port map (
      clk => clk_wiz_0_clk_out1,
      probe0(31 downto 0) => c_counter_binary_0_Q(31 downto 0),
      probe1(17 downto 0) => xlslice_3_Dout(17 downto 0),
      probe2(18 downto 0) => xlslice_4_Dout(18 downto 0),
      probe3(15 downto 0) => even_bin_slice_Dout(15 downto 0)
    );
load_bins_slice: component bram_lutwave_load_bins_slice_4
     port map (
      Din(31 downto 0) => dsp_regs_0_reg0out(31 downto 0),
      Dout(10 downto 0) => gpio1_Dout1(10 downto 0)
    );
odd_bin_slice: component bram_lutwave_odd_bin_slice_0
     port map (
      Din(31 downto 0) => Net(31 downto 0),
      Dout(15 downto 0) => odd_bin_slice_Dout(15 downto 0)
    );
q_adc_splitter: entity work.q_adc_splitter_imp_F9H3T5
     port map (
      Din(31 downto 0) => delay_2_q(31 downto 0),
      i0(15 downto 0) => q_splitter_i0(15 downto 0),
      i1(15 downto 0) => q_splitter_i1(15 downto 0)
    );
wide_bram: entity work.wide_bram_imp_1THCPO8
     port map (
      CLK => clk_wiz_0_clk_out1,
      In0(31 downto 0) => delay_2_q(31 downto 0),
      In1(31 downto 0) => In1_1(31 downto 0),
      In2(71 downto 0) => Q_concat_dout(71 downto 0),
      In3(75 downto 0) => dina_1(75 downto 0),
      S_AXI_araddr(14 downto 0) => ps8_0_axi_periph1_M03_AXI_ARADDR(14 downto 0),
      S_AXI_arburst(1 downto 0) => ps8_0_axi_periph1_M03_AXI_ARBURST(1 downto 0),
      S_AXI_arcache(3 downto 0) => ps8_0_axi_periph1_M03_AXI_ARCACHE(3 downto 0),
      S_AXI_arlen(7 downto 0) => ps8_0_axi_periph1_M03_AXI_ARLEN(7 downto 0),
      S_AXI_arlock => ps8_0_axi_periph1_M03_AXI_ARLOCK,
      S_AXI_arprot(2 downto 0) => ps8_0_axi_periph1_M03_AXI_ARPROT(2 downto 0),
      S_AXI_arready => ps8_0_axi_periph1_M03_AXI_ARREADY,
      S_AXI_arsize(2 downto 0) => ps8_0_axi_periph1_M03_AXI_ARSIZE(2 downto 0),
      S_AXI_arvalid => ps8_0_axi_periph1_M03_AXI_ARVALID,
      S_AXI_awaddr(14 downto 0) => ps8_0_axi_periph1_M03_AXI_AWADDR(14 downto 0),
      S_AXI_awburst(1 downto 0) => ps8_0_axi_periph1_M03_AXI_AWBURST(1 downto 0),
      S_AXI_awcache(3 downto 0) => ps8_0_axi_periph1_M03_AXI_AWCACHE(3 downto 0),
      S_AXI_awlen(7 downto 0) => ps8_0_axi_periph1_M03_AXI_AWLEN(7 downto 0),
      S_AXI_awlock => ps8_0_axi_periph1_M03_AXI_AWLOCK,
      S_AXI_awprot(2 downto 0) => ps8_0_axi_periph1_M03_AXI_AWPROT(2 downto 0),
      S_AXI_awready => ps8_0_axi_periph1_M03_AXI_AWREADY,
      S_AXI_awsize(2 downto 0) => ps8_0_axi_periph1_M03_AXI_AWSIZE(2 downto 0),
      S_AXI_awvalid => ps8_0_axi_periph1_M03_AXI_AWVALID,
      S_AXI_bready => ps8_0_axi_periph1_M03_AXI_BREADY,
      S_AXI_bresp(1 downto 0) => ps8_0_axi_periph1_M03_AXI_BRESP(1 downto 0),
      S_AXI_bvalid => ps8_0_axi_periph1_M03_AXI_BVALID,
      S_AXI_rdata(127 downto 0) => ps8_0_axi_periph1_M03_AXI_RDATA(127 downto 0),
      S_AXI_rlast => ps8_0_axi_periph1_M03_AXI_RLAST,
      S_AXI_rready => ps8_0_axi_periph1_M03_AXI_RREADY,
      S_AXI_rresp(1 downto 0) => ps8_0_axi_periph1_M03_AXI_RRESP(1 downto 0),
      S_AXI_rvalid => ps8_0_axi_periph1_M03_AXI_RVALID,
      S_AXI_wdata(127 downto 0) => ps8_0_axi_periph1_M03_AXI_WDATA(127 downto 0),
      S_AXI_wlast => ps8_0_axi_periph1_M03_AXI_WLAST,
      S_AXI_wready => ps8_0_axi_periph1_M03_AXI_WREADY,
      S_AXI_wstrb(15 downto 0) => ps8_0_axi_periph1_M03_AXI_WSTRB(15 downto 0),
      S_AXI_wvalid => ps8_0_axi_periph1_M03_AXI_WVALID,
      d1(0) => blast_module_v6_cord_0_fft_snap_sync,
      d2(0) => blast_module_v6_cord_0_ddc_snap_sync,
      d3(127 downto 0) => c_shift_ram_0_Q(127 downto 0),
      d4(0) => blast_module_v6_cord_0_accum_snap_sync,
      max_count_minus_one_step(31 downto 0) => axi_gpio_0_gpio_io_o(31 downto 0),
      rising_edge_start(0) => xlslice_1_Dout(0),
      s_axi_aclk => clk_wiz_0_clk_out1,
      s_axi_aresetn => s_axi_aresetn1_1,
      sel(1 downto 0) => xlslice_2_Dout(1 downto 0)
    );
xlconstant_5: component bram_lutwave_xlconstant_5_3
     port map (
      dout(3 downto 0) => xlconstant_5_dout(3 downto 0)
    );
xlconstant_6: component bram_lutwave_xlconstant_6_1
     port map (
      dout(0) => xlconstant_6_dout(0)
    );
xlconstant_7: component bram_lutwave_xlconstant_7_0
     port map (
      dout(31 downto 0) => xlconstant_7_dout(31 downto 0)
    );
xlslice_1: component bram_lutwave_xlslice_1_3
     port map (
      Din(31 downto 0) => axi_gpio_0_gpio2_io_o(31 downto 0),
      Dout(0) => xlslice_1_Dout(0)
    );
xlslice_2: component bram_lutwave_xlslice_2_6
     port map (
      Din(31 downto 0) => axi_gpio_0_gpio2_io_o(31 downto 0),
      Dout(1 downto 0) => xlslice_2_Dout(1 downto 0)
    );
xlslice_3: component bram_lutwave_xlslice_3_1
     port map (
      Din(35 downto 0) => blast_module_v6_cord_0_fft_snap_i0q0(35 downto 0),
      Dout(17 downto 0) => xlslice_3_Dout(17 downto 0)
    );
xlslice_4: component bram_lutwave_xlslice_4_0
     port map (
      Din(37 downto 0) => blast_module_v6_cord_0_ddc_snap_i0q0(37 downto 0),
      Dout(18 downto 0) => xlslice_4_Dout(18 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity chan3_imp_H75UZJ is
  port (
    In0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    S_AXI1_araddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S_AXI1_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI1_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI1_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI1_arlock : in STD_LOGIC;
    S_AXI1_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI1_arready : out STD_LOGIC;
    S_AXI1_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI1_arvalid : in STD_LOGIC;
    S_AXI1_awaddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S_AXI1_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI1_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI1_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI1_awlock : in STD_LOGIC;
    S_AXI1_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI1_awready : out STD_LOGIC;
    S_AXI1_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI1_awvalid : in STD_LOGIC;
    S_AXI1_bready : in STD_LOGIC;
    S_AXI1_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI1_bvalid : out STD_LOGIC;
    S_AXI1_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI1_rlast : out STD_LOGIC;
    S_AXI1_rready : in STD_LOGIC;
    S_AXI1_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI1_rvalid : out STD_LOGIC;
    S_AXI1_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI1_wlast : in STD_LOGIC;
    S_AXI1_wready : out STD_LOGIC;
    S_AXI1_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI1_wvalid : in STD_LOGIC;
    S_AXI2_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    S_AXI2_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI2_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI2_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI2_arlock : in STD_LOGIC;
    S_AXI2_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI2_arready : out STD_LOGIC;
    S_AXI2_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI2_arvalid : in STD_LOGIC;
    S_AXI2_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    S_AXI2_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI2_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI2_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI2_awlock : in STD_LOGIC;
    S_AXI2_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI2_awready : out STD_LOGIC;
    S_AXI2_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI2_awvalid : in STD_LOGIC;
    S_AXI2_bready : in STD_LOGIC;
    S_AXI2_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI2_bvalid : out STD_LOGIC;
    S_AXI2_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI2_rlast : out STD_LOGIC;
    S_AXI2_rready : in STD_LOGIC;
    S_AXI2_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI2_rvalid : out STD_LOGIC;
    S_AXI2_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI2_wlast : in STD_LOGIC;
    S_AXI2_wready : out STD_LOGIC;
    S_AXI2_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI2_wvalid : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC;
    accum_snap_sync : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_aresetn1 : in STD_LOGIC
  );
end chan3_imp_H75UZJ;

architecture STRUCTURE of chan3_imp_H75UZJ is
  component bram_lutwave_accum_concat_1 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    In2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    In3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component bram_lutwave_accum_concat_1;
  component bram_lutwave_xlslice_1_4 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_xlslice_1_4;
  component bram_lutwave_xlslice_2_7 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  end component bram_lutwave_xlslice_2_7;
  component bram_lutwave_dds_shift_slice_1 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  end component bram_lutwave_dds_shift_slice_1;
  component bram_lutwave_ddc_concat_3 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 37 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 37 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 75 downto 0 )
  );
  end component bram_lutwave_ddc_concat_3;
  component bram_lutwave_load_bins_slice_5 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  end component bram_lutwave_load_bins_slice_5;
  component bram_lutwave_axi_wide_ctrl_1 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    gpio_io_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio2_io_o : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component bram_lutwave_axi_wide_ctrl_1;
  component bram_lutwave_fft_concat_2 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 35 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 35 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  end component bram_lutwave_fft_concat_2;
  component bram_lutwave_fft_shift_slice_1 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  end component bram_lutwave_fft_shift_slice_1;
  component bram_lutwave_bin_num_slice_1 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  end component bram_lutwave_bin_num_slice_1;
  component bram_lutwave_dsp_regs_0_2 is
  port (
    reg0out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reg1out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reg2out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reg3out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  end component bram_lutwave_dsp_regs_0_2;
  component bram_lutwave_axi_dphi_bram_1 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC;
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC;
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    bram_rst_a : out STD_LOGIC;
    bram_clk_a : out STD_LOGIC;
    bram_en_a : out STD_LOGIC;
    bram_we_a : out STD_LOGIC_VECTOR ( 3 downto 0 );
    bram_addr_a : out STD_LOGIC_VECTOR ( 12 downto 0 );
    bram_wrdata_a : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bram_rddata_a : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component bram_lutwave_axi_dphi_bram_1;
  component bram_lutwave_blk_mem_gen_0_13 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC
  );
  end component bram_lutwave_blk_mem_gen_0_13;
  component bram_lutwave_c_counter_binary_0_10 is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component bram_lutwave_c_counter_binary_0_10;
  component bram_lutwave_xlconstant_5_4 is
  port (
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  end component bram_lutwave_xlconstant_5_4;
  component bram_lutwave_even_bin_slice_2 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component bram_lutwave_even_bin_slice_2;
  component bram_lutwave_odd_bin_slice_1 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component bram_lutwave_odd_bin_slice_1;
  component bram_lutwave_xlconstant_6_2 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_xlconstant_6_2;
  component bram_lutwave_xlconstant_7_1 is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component bram_lutwave_xlconstant_7_1;
  component bram_lutwave_ila_0_2 is
  port (
    clk : in STD_LOGIC;
    probe0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    probe1 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    probe2 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    probe3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component bram_lutwave_ila_0_2;
  component bram_lutwave_xlslice_3_2 is
  port (
    Din : in STD_LOGIC_VECTOR ( 35 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  end component bram_lutwave_xlslice_3_2;
  component bram_lutwave_xlslice_4_1 is
  port (
    Din : in STD_LOGIC_VECTOR ( 37 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  end component bram_lutwave_xlslice_4_1;
  component bram_lutwave_blast_module_v6_cord_0_2 is
  port (
    accum_len : in STD_LOGIC_VECTOR ( 23 downto 0 );
    accum_reset : in STD_LOGIC;
    adc_i0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_i1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bin_num : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dds_shift : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dphi_even : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dphi_odd : in STD_LOGIC_VECTOR ( 15 downto 0 );
    fft_shift : in STD_LOGIC_VECTOR ( 9 downto 0 );
    load_bins : in STD_LOGIC_VECTOR ( 10 downto 0 );
    start_dac : in STD_LOGIC;
    clk : in STD_LOGIC;
    accum_snap_i0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    accum_snap_i1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    accum_snap_q0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    accum_snap_q1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    accum_snap_sync : out STD_LOGIC;
    ddc_snap_i0q0 : out STD_LOGIC_VECTOR ( 37 downto 0 );
    ddc_snap_i1q1 : out STD_LOGIC_VECTOR ( 37 downto 0 );
    ddc_snap_sync : out STD_LOGIC;
    fft_of : out STD_LOGIC;
    fft_snap_i0q0 : out STD_LOGIC_VECTOR ( 35 downto 0 );
    fft_snap_i1q1 : out STD_LOGIC_VECTOR ( 35 downto 0 );
    fft_snap_sync : out STD_LOGIC
  );
  end component bram_lutwave_blast_module_v6_cord_0_2;
  component bram_lutwave_c_shift_ram_0_2 is
  port (
    D : in STD_LOGIC_VECTOR ( 127 downto 0 );
    CLK : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component bram_lutwave_c_shift_ram_0_2;
  signal Conn1_ARADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal Conn1_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Conn1_ARLOCK : STD_LOGIC;
  signal Conn1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_ARREADY : STD_LOGIC;
  signal Conn1_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_ARVALID : STD_LOGIC;
  signal Conn1_AWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal Conn1_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Conn1_AWLOCK : STD_LOGIC;
  signal Conn1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_AWREADY : STD_LOGIC;
  signal Conn1_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_AWVALID : STD_LOGIC;
  signal Conn1_BREADY : STD_LOGIC;
  signal Conn1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_BVALID : STD_LOGIC;
  signal Conn1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_RLAST : STD_LOGIC;
  signal Conn1_RREADY : STD_LOGIC;
  signal Conn1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_RVALID : STD_LOGIC;
  signal Conn1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_WLAST : STD_LOGIC;
  signal Conn1_WREADY : STD_LOGIC;
  signal Conn1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_WVALID : STD_LOGIC;
  signal Din_2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal In1_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Net : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Q_concat_dout : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal accum_concat_dout : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal axi_bram_ctrl_0_BRAM_PORTA_ADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal axi_bram_ctrl_0_BRAM_PORTA_CLK : STD_LOGIC;
  signal axi_bram_ctrl_0_BRAM_PORTA_DIN : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_bram_ctrl_0_BRAM_PORTA_DOUT : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_bram_ctrl_0_BRAM_PORTA_EN : STD_LOGIC;
  signal axi_bram_ctrl_0_BRAM_PORTA_RST : STD_LOGIC;
  signal axi_bram_ctrl_0_BRAM_PORTA_WE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_gpio_0_gpio2_io_o : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_gpio_0_gpio_io_o : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal blast_module_v6_cord_0_accum_snap_i0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal blast_module_v6_cord_0_accum_snap_i1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal blast_module_v6_cord_0_accum_snap_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal blast_module_v6_cord_0_accum_snap_q1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal blast_module_v6_cord_0_accum_snap_sync : STD_LOGIC;
  signal blast_module_v6_cord_0_ddc_snap_i0q0 : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal blast_module_v6_cord_0_ddc_snap_i1q1 : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal blast_module_v6_cord_0_ddc_snap_sync : STD_LOGIC;
  signal blast_module_v6_cord_0_fft_snap_i0q0 : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal blast_module_v6_cord_0_fft_snap_i1q1 : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal blast_module_v6_cord_0_fft_snap_sync : STD_LOGIC;
  signal c_counter_binary_0_Q : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal c_shift_ram_0_Q : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal clk_wiz_0_clk_out1 : STD_LOGIC;
  signal delay_2_q : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dina_1 : STD_LOGIC_VECTOR ( 75 downto 0 );
  signal dsp_regs_0_reg0out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dsp_regs_0_reg1out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dsp_regs_0_reg3out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal even_bin_slice_Dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal gpio1_Dout : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal gpio1_Dout1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i0_Dout : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i2_Dout : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal i_splitter_i0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i_splitter_i1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal module_config_splitter_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal module_config_splitter_accum_len : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal module_config_splitter_i1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal odd_bin_slice_Dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARLOCK : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_AWADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWLOCK : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_RLAST : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_WLAST : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_WVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_WVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph1_M10_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph1_M10_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M10_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph1_M10_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M10_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph1_M10_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M10_AXI_WVALID : STD_LOGIC;
  signal q_splitter_i0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal q_splitter_i1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s_axi_aresetn1_1 : STD_LOGIC;
  signal s_axi_aresetn_1 : STD_LOGIC;
  signal xlconstant_5_dout : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xlconstant_6_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_7_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xlslice_1_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_2_Dout : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xlslice_3_Dout : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal xlslice_4_Dout : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal zynq_ultra_ps_e_0_pl_clk0 : STD_LOGIC;
  signal NLW_blast_module_v6_cord_0_fft_of_UNCONNECTED : STD_LOGIC;
  signal NLW_blk_mem_gen_0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_blk_mem_gen_0_rstb_busy_UNCONNECTED : STD_LOGIC;
begin
  Conn1_ARADDR(12 downto 0) <= S_AXI2_araddr(12 downto 0);
  Conn1_ARBURST(1 downto 0) <= S_AXI2_arburst(1 downto 0);
  Conn1_ARCACHE(3 downto 0) <= S_AXI2_arcache(3 downto 0);
  Conn1_ARLEN(7 downto 0) <= S_AXI2_arlen(7 downto 0);
  Conn1_ARLOCK <= S_AXI2_arlock;
  Conn1_ARPROT(2 downto 0) <= S_AXI2_arprot(2 downto 0);
  Conn1_ARSIZE(2 downto 0) <= S_AXI2_arsize(2 downto 0);
  Conn1_ARVALID <= S_AXI2_arvalid;
  Conn1_AWADDR(12 downto 0) <= S_AXI2_awaddr(12 downto 0);
  Conn1_AWBURST(1 downto 0) <= S_AXI2_awburst(1 downto 0);
  Conn1_AWCACHE(3 downto 0) <= S_AXI2_awcache(3 downto 0);
  Conn1_AWLEN(7 downto 0) <= S_AXI2_awlen(7 downto 0);
  Conn1_AWLOCK <= S_AXI2_awlock;
  Conn1_AWPROT(2 downto 0) <= S_AXI2_awprot(2 downto 0);
  Conn1_AWSIZE(2 downto 0) <= S_AXI2_awsize(2 downto 0);
  Conn1_AWVALID <= S_AXI2_awvalid;
  Conn1_BREADY <= S_AXI2_bready;
  Conn1_RREADY <= S_AXI2_rready;
  Conn1_WDATA(31 downto 0) <= S_AXI2_wdata(31 downto 0);
  Conn1_WLAST <= S_AXI2_wlast;
  Conn1_WSTRB(3 downto 0) <= S_AXI2_wstrb(3 downto 0);
  Conn1_WVALID <= S_AXI2_wvalid;
  In1_1(31 downto 0) <= In1(31 downto 0);
  Q(127 downto 0) <= c_shift_ram_0_Q(127 downto 0);
  S00_AXI_arready <= ps8_0_axi_periph1_M09_AXI_ARREADY;
  S00_AXI_awready <= ps8_0_axi_periph1_M09_AXI_AWREADY;
  S00_AXI_bresp(1 downto 0) <= ps8_0_axi_periph1_M09_AXI_BRESP(1 downto 0);
  S00_AXI_bvalid <= ps8_0_axi_periph1_M09_AXI_BVALID;
  S00_AXI_rdata(31 downto 0) <= ps8_0_axi_periph1_M09_AXI_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= ps8_0_axi_periph1_M09_AXI_RRESP(1 downto 0);
  S00_AXI_rvalid <= ps8_0_axi_periph1_M09_AXI_RVALID;
  S00_AXI_wready <= ps8_0_axi_periph1_M09_AXI_WREADY;
  S_AXI1_arready <= ps8_0_axi_periph1_M03_AXI_ARREADY;
  S_AXI1_awready <= ps8_0_axi_periph1_M03_AXI_AWREADY;
  S_AXI1_bresp(1 downto 0) <= ps8_0_axi_periph1_M03_AXI_BRESP(1 downto 0);
  S_AXI1_bvalid <= ps8_0_axi_periph1_M03_AXI_BVALID;
  S_AXI1_rdata(127 downto 0) <= ps8_0_axi_periph1_M03_AXI_RDATA(127 downto 0);
  S_AXI1_rlast <= ps8_0_axi_periph1_M03_AXI_RLAST;
  S_AXI1_rresp(1 downto 0) <= ps8_0_axi_periph1_M03_AXI_RRESP(1 downto 0);
  S_AXI1_rvalid <= ps8_0_axi_periph1_M03_AXI_RVALID;
  S_AXI1_wready <= ps8_0_axi_periph1_M03_AXI_WREADY;
  S_AXI2_arready <= Conn1_ARREADY;
  S_AXI2_awready <= Conn1_AWREADY;
  S_AXI2_bresp(1 downto 0) <= Conn1_BRESP(1 downto 0);
  S_AXI2_bvalid <= Conn1_BVALID;
  S_AXI2_rdata(31 downto 0) <= Conn1_RDATA(31 downto 0);
  S_AXI2_rlast <= Conn1_RLAST;
  S_AXI2_rresp(1 downto 0) <= Conn1_RRESP(1 downto 0);
  S_AXI2_rvalid <= Conn1_RVALID;
  S_AXI2_wready <= Conn1_WREADY;
  S_AXI_arready <= ps8_0_axi_periph1_M10_AXI_ARREADY;
  S_AXI_awready <= ps8_0_axi_periph1_M10_AXI_AWREADY;
  S_AXI_bresp(1 downto 0) <= ps8_0_axi_periph1_M10_AXI_BRESP(1 downto 0);
  S_AXI_bvalid <= ps8_0_axi_periph1_M10_AXI_BVALID;
  S_AXI_rdata(31 downto 0) <= ps8_0_axi_periph1_M10_AXI_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= ps8_0_axi_periph1_M10_AXI_RRESP(1 downto 0);
  S_AXI_rvalid <= ps8_0_axi_periph1_M10_AXI_RVALID;
  S_AXI_wready <= ps8_0_axi_periph1_M10_AXI_WREADY;
  accum_snap_sync <= blast_module_v6_cord_0_accum_snap_sync;
  clk_wiz_0_clk_out1 <= s00_axi_aclk;
  delay_2_q(31 downto 0) <= In0(31 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARADDR(14 downto 0) <= S_AXI1_araddr(14 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARBURST(1 downto 0) <= S_AXI1_arburst(1 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARCACHE(3 downto 0) <= S_AXI1_arcache(3 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARLEN(7 downto 0) <= S_AXI1_arlen(7 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARLOCK <= S_AXI1_arlock;
  ps8_0_axi_periph1_M03_AXI_ARPROT(2 downto 0) <= S_AXI1_arprot(2 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARSIZE(2 downto 0) <= S_AXI1_arsize(2 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARVALID <= S_AXI1_arvalid;
  ps8_0_axi_periph1_M03_AXI_AWADDR(14 downto 0) <= S_AXI1_awaddr(14 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWBURST(1 downto 0) <= S_AXI1_awburst(1 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWCACHE(3 downto 0) <= S_AXI1_awcache(3 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWLEN(7 downto 0) <= S_AXI1_awlen(7 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWLOCK <= S_AXI1_awlock;
  ps8_0_axi_periph1_M03_AXI_AWPROT(2 downto 0) <= S_AXI1_awprot(2 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWSIZE(2 downto 0) <= S_AXI1_awsize(2 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWVALID <= S_AXI1_awvalid;
  ps8_0_axi_periph1_M03_AXI_BREADY <= S_AXI1_bready;
  ps8_0_axi_periph1_M03_AXI_RREADY <= S_AXI1_rready;
  ps8_0_axi_periph1_M03_AXI_WDATA(127 downto 0) <= S_AXI1_wdata(127 downto 0);
  ps8_0_axi_periph1_M03_AXI_WLAST <= S_AXI1_wlast;
  ps8_0_axi_periph1_M03_AXI_WSTRB(15 downto 0) <= S_AXI1_wstrb(15 downto 0);
  ps8_0_axi_periph1_M03_AXI_WVALID <= S_AXI1_wvalid;
  ps8_0_axi_periph1_M09_AXI_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  ps8_0_axi_periph1_M09_AXI_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  ps8_0_axi_periph1_M09_AXI_ARVALID <= S00_AXI_arvalid;
  ps8_0_axi_periph1_M09_AXI_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  ps8_0_axi_periph1_M09_AXI_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  ps8_0_axi_periph1_M09_AXI_AWVALID <= S00_AXI_awvalid;
  ps8_0_axi_periph1_M09_AXI_BREADY <= S00_AXI_bready;
  ps8_0_axi_periph1_M09_AXI_RREADY <= S00_AXI_rready;
  ps8_0_axi_periph1_M09_AXI_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  ps8_0_axi_periph1_M09_AXI_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  ps8_0_axi_periph1_M09_AXI_WVALID <= S00_AXI_wvalid;
  ps8_0_axi_periph1_M10_AXI_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  ps8_0_axi_periph1_M10_AXI_ARVALID <= S_AXI_arvalid;
  ps8_0_axi_periph1_M10_AXI_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  ps8_0_axi_periph1_M10_AXI_AWVALID <= S_AXI_awvalid;
  ps8_0_axi_periph1_M10_AXI_BREADY <= S_AXI_bready;
  ps8_0_axi_periph1_M10_AXI_RREADY <= S_AXI_rready;
  ps8_0_axi_periph1_M10_AXI_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  ps8_0_axi_periph1_M10_AXI_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  ps8_0_axi_periph1_M10_AXI_WVALID <= S_AXI_wvalid;
  s_axi_aresetn1_1 <= s_axi_aresetn1;
  s_axi_aresetn_1 <= s_axi_aresetn;
  zynq_ultra_ps_e_0_pl_clk0 <= s_axi_aclk;
accum_concat: component bram_lutwave_accum_concat_1
     port map (
      In0(31 downto 0) => blast_module_v6_cord_0_accum_snap_i0(31 downto 0),
      In1(31 downto 0) => blast_module_v6_cord_0_accum_snap_q0(31 downto 0),
      In2(31 downto 0) => blast_module_v6_cord_0_accum_snap_i1(31 downto 0),
      In3(31 downto 0) => blast_module_v6_cord_0_accum_snap_q1(31 downto 0),
      dout(127 downto 0) => accum_concat_dout(127 downto 0)
    );
accum_sync: entity work.accum_sync_imp_1EEW7ZA
     port map (
      Din(31 downto 0) => Din_2(31 downto 0),
      accum_len(23 downto 0) => module_config_splitter_accum_len(23 downto 0),
      accum_rst(0) => module_config_splitter_i1(0),
      sync_in(0) => module_config_splitter_Dout(0)
    );
axi_dphi_bram: component bram_lutwave_axi_dphi_bram_1
     port map (
      bram_addr_a(12 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_ADDR(12 downto 0),
      bram_clk_a => axi_bram_ctrl_0_BRAM_PORTA_CLK,
      bram_en_a => axi_bram_ctrl_0_BRAM_PORTA_EN,
      bram_rddata_a(31 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_DOUT(31 downto 0),
      bram_rst_a => axi_bram_ctrl_0_BRAM_PORTA_RST,
      bram_we_a(3 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_WE(3 downto 0),
      bram_wrdata_a(31 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_DIN(31 downto 0),
      s_axi_aclk => clk_wiz_0_clk_out1,
      s_axi_araddr(12 downto 0) => Conn1_ARADDR(12 downto 0),
      s_axi_arburst(1 downto 0) => Conn1_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => Conn1_ARCACHE(3 downto 0),
      s_axi_aresetn => s_axi_aresetn1_1,
      s_axi_arlen(7 downto 0) => Conn1_ARLEN(7 downto 0),
      s_axi_arlock => Conn1_ARLOCK,
      s_axi_arprot(2 downto 0) => Conn1_ARPROT(2 downto 0),
      s_axi_arready => Conn1_ARREADY,
      s_axi_arsize(2 downto 0) => Conn1_ARSIZE(2 downto 0),
      s_axi_arvalid => Conn1_ARVALID,
      s_axi_awaddr(12 downto 0) => Conn1_AWADDR(12 downto 0),
      s_axi_awburst(1 downto 0) => Conn1_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => Conn1_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => Conn1_AWLEN(7 downto 0),
      s_axi_awlock => Conn1_AWLOCK,
      s_axi_awprot(2 downto 0) => Conn1_AWPROT(2 downto 0),
      s_axi_awready => Conn1_AWREADY,
      s_axi_awsize(2 downto 0) => Conn1_AWSIZE(2 downto 0),
      s_axi_awvalid => Conn1_AWVALID,
      s_axi_bready => Conn1_BREADY,
      s_axi_bresp(1 downto 0) => Conn1_BRESP(1 downto 0),
      s_axi_bvalid => Conn1_BVALID,
      s_axi_rdata(31 downto 0) => Conn1_RDATA(31 downto 0),
      s_axi_rlast => Conn1_RLAST,
      s_axi_rready => Conn1_RREADY,
      s_axi_rresp(1 downto 0) => Conn1_RRESP(1 downto 0),
      s_axi_rvalid => Conn1_RVALID,
      s_axi_wdata(31 downto 0) => Conn1_WDATA(31 downto 0),
      s_axi_wlast => Conn1_WLAST,
      s_axi_wready => Conn1_WREADY,
      s_axi_wstrb(3 downto 0) => Conn1_WSTRB(3 downto 0),
      s_axi_wvalid => Conn1_WVALID
    );
axi_wide_ctrl: component bram_lutwave_axi_wide_ctrl_1
     port map (
      gpio2_io_o(31 downto 0) => axi_gpio_0_gpio2_io_o(31 downto 0),
      gpio_io_o(31 downto 0) => axi_gpio_0_gpio_io_o(31 downto 0),
      s_axi_aclk => zynq_ultra_ps_e_0_pl_clk0,
      s_axi_araddr(8 downto 0) => ps8_0_axi_periph1_M10_AXI_ARADDR(8 downto 0),
      s_axi_aresetn => s_axi_aresetn_1,
      s_axi_arready => ps8_0_axi_periph1_M10_AXI_ARREADY,
      s_axi_arvalid => ps8_0_axi_periph1_M10_AXI_ARVALID,
      s_axi_awaddr(8 downto 0) => ps8_0_axi_periph1_M10_AXI_AWADDR(8 downto 0),
      s_axi_awready => ps8_0_axi_periph1_M10_AXI_AWREADY,
      s_axi_awvalid => ps8_0_axi_periph1_M10_AXI_AWVALID,
      s_axi_bready => ps8_0_axi_periph1_M10_AXI_BREADY,
      s_axi_bresp(1 downto 0) => ps8_0_axi_periph1_M10_AXI_BRESP(1 downto 0),
      s_axi_bvalid => ps8_0_axi_periph1_M10_AXI_BVALID,
      s_axi_rdata(31 downto 0) => ps8_0_axi_periph1_M10_AXI_RDATA(31 downto 0),
      s_axi_rready => ps8_0_axi_periph1_M10_AXI_RREADY,
      s_axi_rresp(1 downto 0) => ps8_0_axi_periph1_M10_AXI_RRESP(1 downto 0),
      s_axi_rvalid => ps8_0_axi_periph1_M10_AXI_RVALID,
      s_axi_wdata(31 downto 0) => ps8_0_axi_periph1_M10_AXI_WDATA(31 downto 0),
      s_axi_wready => ps8_0_axi_periph1_M10_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => ps8_0_axi_periph1_M10_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => ps8_0_axi_periph1_M10_AXI_WVALID
    );
bin_num_slice: component bram_lutwave_bin_num_slice_1
     port map (
      Din(31 downto 0) => dsp_regs_0_reg1out(31 downto 0),
      Dout(9 downto 0) => i2_Dout(9 downto 0)
    );
blast_module_v6_cord_0: component bram_lutwave_blast_module_v6_cord_0_2
     port map (
      accum_len(23 downto 0) => module_config_splitter_accum_len(23 downto 0),
      accum_reset => module_config_splitter_i1(0),
      accum_snap_i0(31 downto 0) => blast_module_v6_cord_0_accum_snap_i0(31 downto 0),
      accum_snap_i1(31 downto 0) => blast_module_v6_cord_0_accum_snap_i1(31 downto 0),
      accum_snap_q0(31 downto 0) => blast_module_v6_cord_0_accum_snap_q0(31 downto 0),
      accum_snap_q1(31 downto 0) => blast_module_v6_cord_0_accum_snap_q1(31 downto 0),
      accum_snap_sync => blast_module_v6_cord_0_accum_snap_sync,
      adc_i0(15 downto 0) => i_splitter_i0(15 downto 0),
      adc_i1(15 downto 0) => i_splitter_i1(15 downto 0),
      adc_q0(15 downto 0) => q_splitter_i0(15 downto 0),
      adc_q1(15 downto 0) => q_splitter_i1(15 downto 0),
      bin_num(9 downto 0) => i2_Dout(9 downto 0),
      clk => clk_wiz_0_clk_out1,
      ddc_snap_i0q0(37 downto 0) => blast_module_v6_cord_0_ddc_snap_i0q0(37 downto 0),
      ddc_snap_i1q1(37 downto 0) => blast_module_v6_cord_0_ddc_snap_i1q1(37 downto 0),
      ddc_snap_sync => blast_module_v6_cord_0_ddc_snap_sync,
      dds_shift(8 downto 0) => i0_Dout(8 downto 0),
      dphi_even(15 downto 0) => even_bin_slice_Dout(15 downto 0),
      dphi_odd(15 downto 0) => odd_bin_slice_Dout(15 downto 0),
      fft_of => NLW_blast_module_v6_cord_0_fft_of_UNCONNECTED,
      fft_shift(9 downto 0) => gpio1_Dout(9 downto 0),
      fft_snap_i0q0(35 downto 0) => blast_module_v6_cord_0_fft_snap_i0q0(35 downto 0),
      fft_snap_i1q1(35 downto 0) => blast_module_v6_cord_0_fft_snap_i1q1(35 downto 0),
      fft_snap_sync => blast_module_v6_cord_0_fft_snap_sync,
      load_bins(10 downto 0) => gpio1_Dout1(10 downto 0),
      start_dac => module_config_splitter_Dout(0)
    );
blk_mem_gen_0: component bram_lutwave_blk_mem_gen_0_13
     port map (
      addra(31 downto 13) => B"0000000000000000000",
      addra(12 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_ADDR(12 downto 0),
      addrb(31 downto 0) => c_counter_binary_0_Q(31 downto 0),
      clka => axi_bram_ctrl_0_BRAM_PORTA_CLK,
      clkb => clk_wiz_0_clk_out1,
      dina(31 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_DIN(31 downto 0),
      dinb(31 downto 0) => xlconstant_7_dout(31 downto 0),
      douta(31 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_DOUT(31 downto 0),
      doutb(31 downto 0) => Net(31 downto 0),
      ena => axi_bram_ctrl_0_BRAM_PORTA_EN,
      enb => module_config_splitter_Dout(0),
      rsta => axi_bram_ctrl_0_BRAM_PORTA_RST,
      rsta_busy => NLW_blk_mem_gen_0_rsta_busy_UNCONNECTED,
      rstb => xlconstant_6_dout(0),
      rstb_busy => NLW_blk_mem_gen_0_rstb_busy_UNCONNECTED,
      wea(3 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_WE(3 downto 0),
      web(3 downto 0) => xlconstant_5_dout(3 downto 0)
    );
c_counter_binary_0: component bram_lutwave_c_counter_binary_0_10
     port map (
      CE => module_config_splitter_Dout(0),
      CLK => clk_wiz_0_clk_out1,
      Q(31 downto 0) => c_counter_binary_0_Q(31 downto 0)
    );
c_shift_ram_0: component bram_lutwave_c_shift_ram_0_2
     port map (
      CLK => clk_wiz_0_clk_out1,
      D(127 downto 0) => accum_concat_dout(127 downto 0),
      Q(127 downto 0) => c_shift_ram_0_Q(127 downto 0)
    );
ddc_concat: component bram_lutwave_ddc_concat_3
     port map (
      In0(37 downto 0) => blast_module_v6_cord_0_ddc_snap_i0q0(37 downto 0),
      In1(37 downto 0) => blast_module_v6_cord_0_ddc_snap_i1q1(37 downto 0),
      dout(75 downto 0) => dina_1(75 downto 0)
    );
dds_shift_slice: component bram_lutwave_dds_shift_slice_1
     port map (
      Din(31 downto 0) => dsp_regs_0_reg3out(31 downto 0),
      Dout(8 downto 0) => i0_Dout(8 downto 0)
    );
dsp_regs_0: component bram_lutwave_dsp_regs_0_2
     port map (
      reg0out(31 downto 0) => dsp_regs_0_reg0out(31 downto 0),
      reg1out(31 downto 0) => dsp_regs_0_reg1out(31 downto 0),
      reg2out(31 downto 0) => Din_2(31 downto 0),
      reg3out(31 downto 0) => dsp_regs_0_reg3out(31 downto 0),
      s00_axi_aclk => clk_wiz_0_clk_out1,
      s00_axi_araddr(3 downto 0) => ps8_0_axi_periph1_M09_AXI_ARADDR(3 downto 0),
      s00_axi_aresetn => s_axi_aresetn1_1,
      s00_axi_arprot(2 downto 0) => ps8_0_axi_periph1_M09_AXI_ARPROT(2 downto 0),
      s00_axi_arready => ps8_0_axi_periph1_M09_AXI_ARREADY,
      s00_axi_arvalid => ps8_0_axi_periph1_M09_AXI_ARVALID,
      s00_axi_awaddr(3 downto 0) => ps8_0_axi_periph1_M09_AXI_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => ps8_0_axi_periph1_M09_AXI_AWPROT(2 downto 0),
      s00_axi_awready => ps8_0_axi_periph1_M09_AXI_AWREADY,
      s00_axi_awvalid => ps8_0_axi_periph1_M09_AXI_AWVALID,
      s00_axi_bready => ps8_0_axi_periph1_M09_AXI_BREADY,
      s00_axi_bresp(1 downto 0) => ps8_0_axi_periph1_M09_AXI_BRESP(1 downto 0),
      s00_axi_bvalid => ps8_0_axi_periph1_M09_AXI_BVALID,
      s00_axi_rdata(31 downto 0) => ps8_0_axi_periph1_M09_AXI_RDATA(31 downto 0),
      s00_axi_rready => ps8_0_axi_periph1_M09_AXI_RREADY,
      s00_axi_rresp(1 downto 0) => ps8_0_axi_periph1_M09_AXI_RRESP(1 downto 0),
      s00_axi_rvalid => ps8_0_axi_periph1_M09_AXI_RVALID,
      s00_axi_wdata(31 downto 0) => ps8_0_axi_periph1_M09_AXI_WDATA(31 downto 0),
      s00_axi_wready => ps8_0_axi_periph1_M09_AXI_WREADY,
      s00_axi_wstrb(3 downto 0) => ps8_0_axi_periph1_M09_AXI_WSTRB(3 downto 0),
      s00_axi_wvalid => ps8_0_axi_periph1_M09_AXI_WVALID
    );
even_bin_slice: component bram_lutwave_even_bin_slice_2
     port map (
      Din(31 downto 0) => Net(31 downto 0),
      Dout(15 downto 0) => even_bin_slice_Dout(15 downto 0)
    );
fft_concat: component bram_lutwave_fft_concat_2
     port map (
      In0(35 downto 0) => blast_module_v6_cord_0_fft_snap_i0q0(35 downto 0),
      In1(35 downto 0) => blast_module_v6_cord_0_fft_snap_i1q1(35 downto 0),
      dout(71 downto 0) => Q_concat_dout(71 downto 0)
    );
fft_shift_slice: component bram_lutwave_fft_shift_slice_1
     port map (
      Din(31 downto 0) => dsp_regs_0_reg0out(31 downto 0),
      Dout(9 downto 0) => gpio1_Dout(9 downto 0)
    );
i_adc_splitter: entity work.i_adc_splitter_imp_1JZQB0W
     port map (
      Din(31 downto 0) => In1_1(31 downto 0),
      i0(15 downto 0) => i_splitter_i0(15 downto 0),
      i1(15 downto 0) => i_splitter_i1(15 downto 0)
    );
ila_0: component bram_lutwave_ila_0_2
     port map (
      clk => clk_wiz_0_clk_out1,
      probe0(31 downto 0) => c_counter_binary_0_Q(31 downto 0),
      probe1(17 downto 0) => xlslice_3_Dout(17 downto 0),
      probe2(18 downto 0) => xlslice_4_Dout(18 downto 0),
      probe3(15 downto 0) => even_bin_slice_Dout(15 downto 0)
    );
load_bins_slice: component bram_lutwave_load_bins_slice_5
     port map (
      Din(31 downto 0) => dsp_regs_0_reg0out(31 downto 0),
      Dout(10 downto 0) => gpio1_Dout1(10 downto 0)
    );
odd_bin_slice: component bram_lutwave_odd_bin_slice_1
     port map (
      Din(31 downto 0) => Net(31 downto 0),
      Dout(15 downto 0) => odd_bin_slice_Dout(15 downto 0)
    );
q_adc_splitter: entity work.q_adc_splitter_imp_F6JWYC
     port map (
      Din(31 downto 0) => delay_2_q(31 downto 0),
      i0(15 downto 0) => q_splitter_i0(15 downto 0),
      i1(15 downto 0) => q_splitter_i1(15 downto 0)
    );
wide_bram: entity work.wide_bram_imp_X55ZCC
     port map (
      CLK => clk_wiz_0_clk_out1,
      In0(31 downto 0) => delay_2_q(31 downto 0),
      In1(31 downto 0) => In1_1(31 downto 0),
      In2(71 downto 0) => Q_concat_dout(71 downto 0),
      In3(75 downto 0) => dina_1(75 downto 0),
      S_AXI_araddr(14 downto 0) => ps8_0_axi_periph1_M03_AXI_ARADDR(14 downto 0),
      S_AXI_arburst(1 downto 0) => ps8_0_axi_periph1_M03_AXI_ARBURST(1 downto 0),
      S_AXI_arcache(3 downto 0) => ps8_0_axi_periph1_M03_AXI_ARCACHE(3 downto 0),
      S_AXI_arlen(7 downto 0) => ps8_0_axi_periph1_M03_AXI_ARLEN(7 downto 0),
      S_AXI_arlock => ps8_0_axi_periph1_M03_AXI_ARLOCK,
      S_AXI_arprot(2 downto 0) => ps8_0_axi_periph1_M03_AXI_ARPROT(2 downto 0),
      S_AXI_arready => ps8_0_axi_periph1_M03_AXI_ARREADY,
      S_AXI_arsize(2 downto 0) => ps8_0_axi_periph1_M03_AXI_ARSIZE(2 downto 0),
      S_AXI_arvalid => ps8_0_axi_periph1_M03_AXI_ARVALID,
      S_AXI_awaddr(14 downto 0) => ps8_0_axi_periph1_M03_AXI_AWADDR(14 downto 0),
      S_AXI_awburst(1 downto 0) => ps8_0_axi_periph1_M03_AXI_AWBURST(1 downto 0),
      S_AXI_awcache(3 downto 0) => ps8_0_axi_periph1_M03_AXI_AWCACHE(3 downto 0),
      S_AXI_awlen(7 downto 0) => ps8_0_axi_periph1_M03_AXI_AWLEN(7 downto 0),
      S_AXI_awlock => ps8_0_axi_periph1_M03_AXI_AWLOCK,
      S_AXI_awprot(2 downto 0) => ps8_0_axi_periph1_M03_AXI_AWPROT(2 downto 0),
      S_AXI_awready => ps8_0_axi_periph1_M03_AXI_AWREADY,
      S_AXI_awsize(2 downto 0) => ps8_0_axi_periph1_M03_AXI_AWSIZE(2 downto 0),
      S_AXI_awvalid => ps8_0_axi_periph1_M03_AXI_AWVALID,
      S_AXI_bready => ps8_0_axi_periph1_M03_AXI_BREADY,
      S_AXI_bresp(1 downto 0) => ps8_0_axi_periph1_M03_AXI_BRESP(1 downto 0),
      S_AXI_bvalid => ps8_0_axi_periph1_M03_AXI_BVALID,
      S_AXI_rdata(127 downto 0) => ps8_0_axi_periph1_M03_AXI_RDATA(127 downto 0),
      S_AXI_rlast => ps8_0_axi_periph1_M03_AXI_RLAST,
      S_AXI_rready => ps8_0_axi_periph1_M03_AXI_RREADY,
      S_AXI_rresp(1 downto 0) => ps8_0_axi_periph1_M03_AXI_RRESP(1 downto 0),
      S_AXI_rvalid => ps8_0_axi_periph1_M03_AXI_RVALID,
      S_AXI_wdata(127 downto 0) => ps8_0_axi_periph1_M03_AXI_WDATA(127 downto 0),
      S_AXI_wlast => ps8_0_axi_periph1_M03_AXI_WLAST,
      S_AXI_wready => ps8_0_axi_periph1_M03_AXI_WREADY,
      S_AXI_wstrb(15 downto 0) => ps8_0_axi_periph1_M03_AXI_WSTRB(15 downto 0),
      S_AXI_wvalid => ps8_0_axi_periph1_M03_AXI_WVALID,
      d1(0) => blast_module_v6_cord_0_fft_snap_sync,
      d2(0) => blast_module_v6_cord_0_ddc_snap_sync,
      d3(127 downto 0) => c_shift_ram_0_Q(127 downto 0),
      d4(0) => blast_module_v6_cord_0_accum_snap_sync,
      max_count_minus_one_step(31 downto 0) => axi_gpio_0_gpio_io_o(31 downto 0),
      rising_edge_start(0) => xlslice_1_Dout(0),
      s_axi_aclk => clk_wiz_0_clk_out1,
      s_axi_aresetn => s_axi_aresetn1_1,
      sel(1 downto 0) => xlslice_2_Dout(1 downto 0)
    );
xlconstant_5: component bram_lutwave_xlconstant_5_4
     port map (
      dout(3 downto 0) => xlconstant_5_dout(3 downto 0)
    );
xlconstant_6: component bram_lutwave_xlconstant_6_2
     port map (
      dout(0) => xlconstant_6_dout(0)
    );
xlconstant_7: component bram_lutwave_xlconstant_7_1
     port map (
      dout(31 downto 0) => xlconstant_7_dout(31 downto 0)
    );
xlslice_1: component bram_lutwave_xlslice_1_4
     port map (
      Din(31 downto 0) => axi_gpio_0_gpio2_io_o(31 downto 0),
      Dout(0) => xlslice_1_Dout(0)
    );
xlslice_2: component bram_lutwave_xlslice_2_7
     port map (
      Din(31 downto 0) => axi_gpio_0_gpio2_io_o(31 downto 0),
      Dout(1 downto 0) => xlslice_2_Dout(1 downto 0)
    );
xlslice_3: component bram_lutwave_xlslice_3_2
     port map (
      Din(35 downto 0) => blast_module_v6_cord_0_fft_snap_i0q0(35 downto 0),
      Dout(17 downto 0) => xlslice_3_Dout(17 downto 0)
    );
xlslice_4: component bram_lutwave_xlslice_4_1
     port map (
      Din(37 downto 0) => blast_module_v6_cord_0_ddc_snap_i0q0(37 downto 0),
      Dout(18 downto 0) => xlslice_4_Dout(18 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity chan4_imp_HWVI2V is
  port (
    In0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    S_AXI1_araddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S_AXI1_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI1_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI1_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI1_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI1_arlock : in STD_LOGIC;
    S_AXI1_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI1_arready : out STD_LOGIC;
    S_AXI1_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI1_arvalid : in STD_LOGIC;
    S_AXI1_awaddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S_AXI1_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI1_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI1_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI1_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI1_awlock : in STD_LOGIC;
    S_AXI1_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI1_awready : out STD_LOGIC;
    S_AXI1_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI1_awvalid : in STD_LOGIC;
    S_AXI1_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI1_bready : in STD_LOGIC;
    S_AXI1_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI1_bvalid : out STD_LOGIC;
    S_AXI1_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI1_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI1_rlast : out STD_LOGIC;
    S_AXI1_rready : in STD_LOGIC;
    S_AXI1_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI1_rvalid : out STD_LOGIC;
    S_AXI1_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI1_wlast : in STD_LOGIC;
    S_AXI1_wready : out STD_LOGIC;
    S_AXI1_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI1_wvalid : in STD_LOGIC;
    S_AXI2_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    S_AXI2_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI2_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI2_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI2_arlock : in STD_LOGIC;
    S_AXI2_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI2_arready : out STD_LOGIC;
    S_AXI2_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI2_arvalid : in STD_LOGIC;
    S_AXI2_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    S_AXI2_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI2_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI2_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI2_awlock : in STD_LOGIC;
    S_AXI2_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI2_awready : out STD_LOGIC;
    S_AXI2_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI2_awvalid : in STD_LOGIC;
    S_AXI2_bready : in STD_LOGIC;
    S_AXI2_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI2_bvalid : out STD_LOGIC;
    S_AXI2_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI2_rlast : out STD_LOGIC;
    S_AXI2_rready : in STD_LOGIC;
    S_AXI2_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI2_rvalid : out STD_LOGIC;
    S_AXI2_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI2_wlast : in STD_LOGIC;
    S_AXI2_wready : out STD_LOGIC;
    S_AXI2_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI2_wvalid : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC;
    accum_snap_sync : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_aresetn1 : in STD_LOGIC
  );
end chan4_imp_HWVI2V;

architecture STRUCTURE of chan4_imp_HWVI2V is
  component bram_lutwave_accum_concat_2 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    In2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    In3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component bram_lutwave_accum_concat_2;
  component bram_lutwave_xlslice_1_5 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_xlslice_1_5;
  component bram_lutwave_xlslice_2_8 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  end component bram_lutwave_xlslice_2_8;
  component bram_lutwave_dds_shift_slice_2 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  end component bram_lutwave_dds_shift_slice_2;
  component bram_lutwave_ddc_concat_5 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 37 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 37 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 75 downto 0 )
  );
  end component bram_lutwave_ddc_concat_5;
  component bram_lutwave_load_bins_slice_6 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  end component bram_lutwave_load_bins_slice_6;
  component bram_lutwave_axi_wide_ctrl_2 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    gpio_io_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio2_io_o : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component bram_lutwave_axi_wide_ctrl_2;
  component bram_lutwave_fft_concat_3 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 35 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 35 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  end component bram_lutwave_fft_concat_3;
  component bram_lutwave_fft_shift_slice_2 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  end component bram_lutwave_fft_shift_slice_2;
  component bram_lutwave_bin_num_slice_2 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  end component bram_lutwave_bin_num_slice_2;
  component bram_lutwave_dsp_regs_0_3 is
  port (
    reg0out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reg1out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reg2out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reg3out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  end component bram_lutwave_dsp_regs_0_3;
  component bram_lutwave_axi_dphi_bram_2 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC;
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC;
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    bram_rst_a : out STD_LOGIC;
    bram_clk_a : out STD_LOGIC;
    bram_en_a : out STD_LOGIC;
    bram_we_a : out STD_LOGIC_VECTOR ( 3 downto 0 );
    bram_addr_a : out STD_LOGIC_VECTOR ( 12 downto 0 );
    bram_wrdata_a : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bram_rddata_a : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component bram_lutwave_axi_dphi_bram_2;
  component bram_lutwave_blk_mem_gen_0_15 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC
  );
  end component bram_lutwave_blk_mem_gen_0_15;
  component bram_lutwave_c_counter_binary_0_11 is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component bram_lutwave_c_counter_binary_0_11;
  component bram_lutwave_xlconstant_5_5 is
  port (
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  end component bram_lutwave_xlconstant_5_5;
  component bram_lutwave_even_bin_slice_3 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component bram_lutwave_even_bin_slice_3;
  component bram_lutwave_odd_bin_slice_2 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component bram_lutwave_odd_bin_slice_2;
  component bram_lutwave_xlconstant_6_3 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_xlconstant_6_3;
  component bram_lutwave_xlconstant_7_2 is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component bram_lutwave_xlconstant_7_2;
  component bram_lutwave_ila_0_3 is
  port (
    clk : in STD_LOGIC;
    probe0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    probe1 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    probe2 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    probe3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component bram_lutwave_ila_0_3;
  component bram_lutwave_xlslice_3_3 is
  port (
    Din : in STD_LOGIC_VECTOR ( 35 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  end component bram_lutwave_xlslice_3_3;
  component bram_lutwave_xlslice_4_2 is
  port (
    Din : in STD_LOGIC_VECTOR ( 37 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  end component bram_lutwave_xlslice_4_2;
  component bram_lutwave_blast_module_v6_cord_0_3 is
  port (
    accum_len : in STD_LOGIC_VECTOR ( 23 downto 0 );
    accum_reset : in STD_LOGIC;
    adc_i0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_i1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bin_num : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dds_shift : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dphi_even : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dphi_odd : in STD_LOGIC_VECTOR ( 15 downto 0 );
    fft_shift : in STD_LOGIC_VECTOR ( 9 downto 0 );
    load_bins : in STD_LOGIC_VECTOR ( 10 downto 0 );
    start_dac : in STD_LOGIC;
    clk : in STD_LOGIC;
    accum_snap_i0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    accum_snap_i1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    accum_snap_q0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    accum_snap_q1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    accum_snap_sync : out STD_LOGIC;
    ddc_snap_i0q0 : out STD_LOGIC_VECTOR ( 37 downto 0 );
    ddc_snap_i1q1 : out STD_LOGIC_VECTOR ( 37 downto 0 );
    ddc_snap_sync : out STD_LOGIC;
    fft_of : out STD_LOGIC;
    fft_snap_i0q0 : out STD_LOGIC_VECTOR ( 35 downto 0 );
    fft_snap_i1q1 : out STD_LOGIC_VECTOR ( 35 downto 0 );
    fft_snap_sync : out STD_LOGIC
  );
  end component bram_lutwave_blast_module_v6_cord_0_3;
  component bram_lutwave_c_shift_ram_0_3 is
  port (
    D : in STD_LOGIC_VECTOR ( 127 downto 0 );
    CLK : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component bram_lutwave_c_shift_ram_0_3;
  signal Conn1_ARADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal Conn1_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Conn1_ARLOCK : STD_LOGIC;
  signal Conn1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_ARREADY : STD_LOGIC;
  signal Conn1_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_ARVALID : STD_LOGIC;
  signal Conn1_AWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal Conn1_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Conn1_AWLOCK : STD_LOGIC;
  signal Conn1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_AWREADY : STD_LOGIC;
  signal Conn1_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_AWVALID : STD_LOGIC;
  signal Conn1_BREADY : STD_LOGIC;
  signal Conn1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_BVALID : STD_LOGIC;
  signal Conn1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_RLAST : STD_LOGIC;
  signal Conn1_RREADY : STD_LOGIC;
  signal Conn1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_RVALID : STD_LOGIC;
  signal Conn1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_WLAST : STD_LOGIC;
  signal Conn1_WREADY : STD_LOGIC;
  signal Conn1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_WVALID : STD_LOGIC;
  signal Din_2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal In1_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Net : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Q_concat_dout : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal accum_concat_dout : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal axi_bram_ctrl_0_BRAM_PORTA_ADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal axi_bram_ctrl_0_BRAM_PORTA_CLK : STD_LOGIC;
  signal axi_bram_ctrl_0_BRAM_PORTA_DIN : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_bram_ctrl_0_BRAM_PORTA_DOUT : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_bram_ctrl_0_BRAM_PORTA_EN : STD_LOGIC;
  signal axi_bram_ctrl_0_BRAM_PORTA_RST : STD_LOGIC;
  signal axi_bram_ctrl_0_BRAM_PORTA_WE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_gpio_0_gpio2_io_o : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_gpio_0_gpio_io_o : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal blast_module_v6_cord_0_accum_snap_i0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal blast_module_v6_cord_0_accum_snap_i1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal blast_module_v6_cord_0_accum_snap_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal blast_module_v6_cord_0_accum_snap_q1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal blast_module_v6_cord_0_accum_snap_sync : STD_LOGIC;
  signal blast_module_v6_cord_0_ddc_snap_i0q0 : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal blast_module_v6_cord_0_ddc_snap_i1q1 : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal blast_module_v6_cord_0_ddc_snap_sync : STD_LOGIC;
  signal blast_module_v6_cord_0_fft_snap_i0q0 : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal blast_module_v6_cord_0_fft_snap_i1q1 : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal blast_module_v6_cord_0_fft_snap_sync : STD_LOGIC;
  signal c_counter_binary_0_Q : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal c_shift_ram_0_Q : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal clk_wiz_0_clk_out1 : STD_LOGIC;
  signal delay_2_q : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dina_1 : STD_LOGIC_VECTOR ( 75 downto 0 );
  signal dsp_regs_0_reg0out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dsp_regs_0_reg1out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dsp_regs_0_reg3out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal even_bin_slice_Dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal gpio1_Dout : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal gpio1_Dout1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i0_Dout : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i2_Dout : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal i_splitter_i0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i_splitter_i1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal module_config_splitter_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal module_config_splitter_accum_len : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal module_config_splitter_i1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal odd_bin_slice_Dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARLOCK : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_AWADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWLOCK : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_RLAST : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_WLAST : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_WVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_WVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph1_M10_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph1_M10_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M10_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph1_M10_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M10_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph1_M10_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M10_AXI_WVALID : STD_LOGIC;
  signal q_splitter_i0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal q_splitter_i1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s_axi_aresetn1_1 : STD_LOGIC;
  signal s_axi_aresetn_1 : STD_LOGIC;
  signal xlconstant_5_dout : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xlconstant_6_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_7_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xlslice_1_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_2_Dout : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xlslice_3_Dout : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal xlslice_4_Dout : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal zynq_ultra_ps_e_0_pl_clk0 : STD_LOGIC;
  signal NLW_blast_module_v6_cord_0_fft_of_UNCONNECTED : STD_LOGIC;
  signal NLW_blk_mem_gen_0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_blk_mem_gen_0_rstb_busy_UNCONNECTED : STD_LOGIC;
begin
  Conn1_ARADDR(12 downto 0) <= S_AXI2_araddr(12 downto 0);
  Conn1_ARBURST(1 downto 0) <= S_AXI2_arburst(1 downto 0);
  Conn1_ARCACHE(3 downto 0) <= S_AXI2_arcache(3 downto 0);
  Conn1_ARLEN(7 downto 0) <= S_AXI2_arlen(7 downto 0);
  Conn1_ARLOCK <= S_AXI2_arlock;
  Conn1_ARPROT(2 downto 0) <= S_AXI2_arprot(2 downto 0);
  Conn1_ARSIZE(2 downto 0) <= S_AXI2_arsize(2 downto 0);
  Conn1_ARVALID <= S_AXI2_arvalid;
  Conn1_AWADDR(12 downto 0) <= S_AXI2_awaddr(12 downto 0);
  Conn1_AWBURST(1 downto 0) <= S_AXI2_awburst(1 downto 0);
  Conn1_AWCACHE(3 downto 0) <= S_AXI2_awcache(3 downto 0);
  Conn1_AWLEN(7 downto 0) <= S_AXI2_awlen(7 downto 0);
  Conn1_AWLOCK <= S_AXI2_awlock;
  Conn1_AWPROT(2 downto 0) <= S_AXI2_awprot(2 downto 0);
  Conn1_AWSIZE(2 downto 0) <= S_AXI2_awsize(2 downto 0);
  Conn1_AWVALID <= S_AXI2_awvalid;
  Conn1_BREADY <= S_AXI2_bready;
  Conn1_RREADY <= S_AXI2_rready;
  Conn1_WDATA(31 downto 0) <= S_AXI2_wdata(31 downto 0);
  Conn1_WLAST <= S_AXI2_wlast;
  Conn1_WSTRB(3 downto 0) <= S_AXI2_wstrb(3 downto 0);
  Conn1_WVALID <= S_AXI2_wvalid;
  In1_1(31 downto 0) <= In1(31 downto 0);
  Q(127 downto 0) <= c_shift_ram_0_Q(127 downto 0);
  S00_AXI_arready <= ps8_0_axi_periph1_M09_AXI_ARREADY;
  S00_AXI_awready <= ps8_0_axi_periph1_M09_AXI_AWREADY;
  S00_AXI_bresp(1 downto 0) <= ps8_0_axi_periph1_M09_AXI_BRESP(1 downto 0);
  S00_AXI_bvalid <= ps8_0_axi_periph1_M09_AXI_BVALID;
  S00_AXI_rdata(31 downto 0) <= ps8_0_axi_periph1_M09_AXI_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= ps8_0_axi_periph1_M09_AXI_RRESP(1 downto 0);
  S00_AXI_rvalid <= ps8_0_axi_periph1_M09_AXI_RVALID;
  S00_AXI_wready <= ps8_0_axi_periph1_M09_AXI_WREADY;
  S_AXI1_arready <= ps8_0_axi_periph1_M03_AXI_ARREADY;
  S_AXI1_awready <= ps8_0_axi_periph1_M03_AXI_AWREADY;
  S_AXI1_bid(15 downto 0) <= ps8_0_axi_periph1_M03_AXI_BID(15 downto 0);
  S_AXI1_bresp(1 downto 0) <= ps8_0_axi_periph1_M03_AXI_BRESP(1 downto 0);
  S_AXI1_bvalid <= ps8_0_axi_periph1_M03_AXI_BVALID;
  S_AXI1_rdata(127 downto 0) <= ps8_0_axi_periph1_M03_AXI_RDATA(127 downto 0);
  S_AXI1_rid(15 downto 0) <= ps8_0_axi_periph1_M03_AXI_RID(15 downto 0);
  S_AXI1_rlast <= ps8_0_axi_periph1_M03_AXI_RLAST;
  S_AXI1_rresp(1 downto 0) <= ps8_0_axi_periph1_M03_AXI_RRESP(1 downto 0);
  S_AXI1_rvalid <= ps8_0_axi_periph1_M03_AXI_RVALID;
  S_AXI1_wready <= ps8_0_axi_periph1_M03_AXI_WREADY;
  S_AXI2_arready <= Conn1_ARREADY;
  S_AXI2_awready <= Conn1_AWREADY;
  S_AXI2_bresp(1 downto 0) <= Conn1_BRESP(1 downto 0);
  S_AXI2_bvalid <= Conn1_BVALID;
  S_AXI2_rdata(31 downto 0) <= Conn1_RDATA(31 downto 0);
  S_AXI2_rlast <= Conn1_RLAST;
  S_AXI2_rresp(1 downto 0) <= Conn1_RRESP(1 downto 0);
  S_AXI2_rvalid <= Conn1_RVALID;
  S_AXI2_wready <= Conn1_WREADY;
  S_AXI_arready <= ps8_0_axi_periph1_M10_AXI_ARREADY;
  S_AXI_awready <= ps8_0_axi_periph1_M10_AXI_AWREADY;
  S_AXI_bresp(1 downto 0) <= ps8_0_axi_periph1_M10_AXI_BRESP(1 downto 0);
  S_AXI_bvalid <= ps8_0_axi_periph1_M10_AXI_BVALID;
  S_AXI_rdata(31 downto 0) <= ps8_0_axi_periph1_M10_AXI_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= ps8_0_axi_periph1_M10_AXI_RRESP(1 downto 0);
  S_AXI_rvalid <= ps8_0_axi_periph1_M10_AXI_RVALID;
  S_AXI_wready <= ps8_0_axi_periph1_M10_AXI_WREADY;
  accum_snap_sync <= blast_module_v6_cord_0_accum_snap_sync;
  clk_wiz_0_clk_out1 <= s00_axi_aclk;
  delay_2_q(31 downto 0) <= In0(31 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARADDR(14 downto 0) <= S_AXI1_araddr(14 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARBURST(1 downto 0) <= S_AXI1_arburst(1 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARCACHE(3 downto 0) <= S_AXI1_arcache(3 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARID(15 downto 0) <= S_AXI1_arid(15 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARLEN(7 downto 0) <= S_AXI1_arlen(7 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARLOCK <= S_AXI1_arlock;
  ps8_0_axi_periph1_M03_AXI_ARPROT(2 downto 0) <= S_AXI1_arprot(2 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARSIZE(2 downto 0) <= S_AXI1_arsize(2 downto 0);
  ps8_0_axi_periph1_M03_AXI_ARVALID <= S_AXI1_arvalid;
  ps8_0_axi_periph1_M03_AXI_AWADDR(14 downto 0) <= S_AXI1_awaddr(14 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWBURST(1 downto 0) <= S_AXI1_awburst(1 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWCACHE(3 downto 0) <= S_AXI1_awcache(3 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWID(15 downto 0) <= S_AXI1_awid(15 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWLEN(7 downto 0) <= S_AXI1_awlen(7 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWLOCK <= S_AXI1_awlock;
  ps8_0_axi_periph1_M03_AXI_AWPROT(2 downto 0) <= S_AXI1_awprot(2 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWSIZE(2 downto 0) <= S_AXI1_awsize(2 downto 0);
  ps8_0_axi_periph1_M03_AXI_AWVALID <= S_AXI1_awvalid;
  ps8_0_axi_periph1_M03_AXI_BREADY <= S_AXI1_bready;
  ps8_0_axi_periph1_M03_AXI_RREADY <= S_AXI1_rready;
  ps8_0_axi_periph1_M03_AXI_WDATA(127 downto 0) <= S_AXI1_wdata(127 downto 0);
  ps8_0_axi_periph1_M03_AXI_WLAST <= S_AXI1_wlast;
  ps8_0_axi_periph1_M03_AXI_WSTRB(15 downto 0) <= S_AXI1_wstrb(15 downto 0);
  ps8_0_axi_periph1_M03_AXI_WVALID <= S_AXI1_wvalid;
  ps8_0_axi_periph1_M09_AXI_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  ps8_0_axi_periph1_M09_AXI_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  ps8_0_axi_periph1_M09_AXI_ARVALID <= S00_AXI_arvalid;
  ps8_0_axi_periph1_M09_AXI_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  ps8_0_axi_periph1_M09_AXI_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  ps8_0_axi_periph1_M09_AXI_AWVALID <= S00_AXI_awvalid;
  ps8_0_axi_periph1_M09_AXI_BREADY <= S00_AXI_bready;
  ps8_0_axi_periph1_M09_AXI_RREADY <= S00_AXI_rready;
  ps8_0_axi_periph1_M09_AXI_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  ps8_0_axi_periph1_M09_AXI_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  ps8_0_axi_periph1_M09_AXI_WVALID <= S00_AXI_wvalid;
  ps8_0_axi_periph1_M10_AXI_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  ps8_0_axi_periph1_M10_AXI_ARVALID <= S_AXI_arvalid;
  ps8_0_axi_periph1_M10_AXI_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  ps8_0_axi_periph1_M10_AXI_AWVALID <= S_AXI_awvalid;
  ps8_0_axi_periph1_M10_AXI_BREADY <= S_AXI_bready;
  ps8_0_axi_periph1_M10_AXI_RREADY <= S_AXI_rready;
  ps8_0_axi_periph1_M10_AXI_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  ps8_0_axi_periph1_M10_AXI_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  ps8_0_axi_periph1_M10_AXI_WVALID <= S_AXI_wvalid;
  s_axi_aresetn1_1 <= s_axi_aresetn1;
  s_axi_aresetn_1 <= s_axi_aresetn;
  zynq_ultra_ps_e_0_pl_clk0 <= s_axi_aclk;
accum_concat: component bram_lutwave_accum_concat_2
     port map (
      In0(31 downto 0) => blast_module_v6_cord_0_accum_snap_i0(31 downto 0),
      In1(31 downto 0) => blast_module_v6_cord_0_accum_snap_q0(31 downto 0),
      In2(31 downto 0) => blast_module_v6_cord_0_accum_snap_i1(31 downto 0),
      In3(31 downto 0) => blast_module_v6_cord_0_accum_snap_q1(31 downto 0),
      dout(127 downto 0) => accum_concat_dout(127 downto 0)
    );
accum_sync: entity work.accum_sync_imp_10T5441
     port map (
      Din(31 downto 0) => Din_2(31 downto 0),
      accum_len(23 downto 0) => module_config_splitter_accum_len(23 downto 0),
      accum_rst(0) => module_config_splitter_i1(0),
      sync_in(0) => module_config_splitter_Dout(0)
    );
axi_dphi_bram: component bram_lutwave_axi_dphi_bram_2
     port map (
      bram_addr_a(12 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_ADDR(12 downto 0),
      bram_clk_a => axi_bram_ctrl_0_BRAM_PORTA_CLK,
      bram_en_a => axi_bram_ctrl_0_BRAM_PORTA_EN,
      bram_rddata_a(31 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_DOUT(31 downto 0),
      bram_rst_a => axi_bram_ctrl_0_BRAM_PORTA_RST,
      bram_we_a(3 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_WE(3 downto 0),
      bram_wrdata_a(31 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_DIN(31 downto 0),
      s_axi_aclk => clk_wiz_0_clk_out1,
      s_axi_araddr(12 downto 0) => Conn1_ARADDR(12 downto 0),
      s_axi_arburst(1 downto 0) => Conn1_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => Conn1_ARCACHE(3 downto 0),
      s_axi_aresetn => s_axi_aresetn1_1,
      s_axi_arlen(7 downto 0) => Conn1_ARLEN(7 downto 0),
      s_axi_arlock => Conn1_ARLOCK,
      s_axi_arprot(2 downto 0) => Conn1_ARPROT(2 downto 0),
      s_axi_arready => Conn1_ARREADY,
      s_axi_arsize(2 downto 0) => Conn1_ARSIZE(2 downto 0),
      s_axi_arvalid => Conn1_ARVALID,
      s_axi_awaddr(12 downto 0) => Conn1_AWADDR(12 downto 0),
      s_axi_awburst(1 downto 0) => Conn1_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => Conn1_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => Conn1_AWLEN(7 downto 0),
      s_axi_awlock => Conn1_AWLOCK,
      s_axi_awprot(2 downto 0) => Conn1_AWPROT(2 downto 0),
      s_axi_awready => Conn1_AWREADY,
      s_axi_awsize(2 downto 0) => Conn1_AWSIZE(2 downto 0),
      s_axi_awvalid => Conn1_AWVALID,
      s_axi_bready => Conn1_BREADY,
      s_axi_bresp(1 downto 0) => Conn1_BRESP(1 downto 0),
      s_axi_bvalid => Conn1_BVALID,
      s_axi_rdata(31 downto 0) => Conn1_RDATA(31 downto 0),
      s_axi_rlast => Conn1_RLAST,
      s_axi_rready => Conn1_RREADY,
      s_axi_rresp(1 downto 0) => Conn1_RRESP(1 downto 0),
      s_axi_rvalid => Conn1_RVALID,
      s_axi_wdata(31 downto 0) => Conn1_WDATA(31 downto 0),
      s_axi_wlast => Conn1_WLAST,
      s_axi_wready => Conn1_WREADY,
      s_axi_wstrb(3 downto 0) => Conn1_WSTRB(3 downto 0),
      s_axi_wvalid => Conn1_WVALID
    );
axi_wide_ctrl: component bram_lutwave_axi_wide_ctrl_2
     port map (
      gpio2_io_o(31 downto 0) => axi_gpio_0_gpio2_io_o(31 downto 0),
      gpio_io_o(31 downto 0) => axi_gpio_0_gpio_io_o(31 downto 0),
      s_axi_aclk => zynq_ultra_ps_e_0_pl_clk0,
      s_axi_araddr(8 downto 0) => ps8_0_axi_periph1_M10_AXI_ARADDR(8 downto 0),
      s_axi_aresetn => s_axi_aresetn_1,
      s_axi_arready => ps8_0_axi_periph1_M10_AXI_ARREADY,
      s_axi_arvalid => ps8_0_axi_periph1_M10_AXI_ARVALID,
      s_axi_awaddr(8 downto 0) => ps8_0_axi_periph1_M10_AXI_AWADDR(8 downto 0),
      s_axi_awready => ps8_0_axi_periph1_M10_AXI_AWREADY,
      s_axi_awvalid => ps8_0_axi_periph1_M10_AXI_AWVALID,
      s_axi_bready => ps8_0_axi_periph1_M10_AXI_BREADY,
      s_axi_bresp(1 downto 0) => ps8_0_axi_periph1_M10_AXI_BRESP(1 downto 0),
      s_axi_bvalid => ps8_0_axi_periph1_M10_AXI_BVALID,
      s_axi_rdata(31 downto 0) => ps8_0_axi_periph1_M10_AXI_RDATA(31 downto 0),
      s_axi_rready => ps8_0_axi_periph1_M10_AXI_RREADY,
      s_axi_rresp(1 downto 0) => ps8_0_axi_periph1_M10_AXI_RRESP(1 downto 0),
      s_axi_rvalid => ps8_0_axi_periph1_M10_AXI_RVALID,
      s_axi_wdata(31 downto 0) => ps8_0_axi_periph1_M10_AXI_WDATA(31 downto 0),
      s_axi_wready => ps8_0_axi_periph1_M10_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => ps8_0_axi_periph1_M10_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => ps8_0_axi_periph1_M10_AXI_WVALID
    );
bin_num_slice: component bram_lutwave_bin_num_slice_2
     port map (
      Din(31 downto 0) => dsp_regs_0_reg1out(31 downto 0),
      Dout(9 downto 0) => i2_Dout(9 downto 0)
    );
blast_module_v6_cord_0: component bram_lutwave_blast_module_v6_cord_0_3
     port map (
      accum_len(23 downto 0) => module_config_splitter_accum_len(23 downto 0),
      accum_reset => module_config_splitter_i1(0),
      accum_snap_i0(31 downto 0) => blast_module_v6_cord_0_accum_snap_i0(31 downto 0),
      accum_snap_i1(31 downto 0) => blast_module_v6_cord_0_accum_snap_i1(31 downto 0),
      accum_snap_q0(31 downto 0) => blast_module_v6_cord_0_accum_snap_q0(31 downto 0),
      accum_snap_q1(31 downto 0) => blast_module_v6_cord_0_accum_snap_q1(31 downto 0),
      accum_snap_sync => blast_module_v6_cord_0_accum_snap_sync,
      adc_i0(15 downto 0) => i_splitter_i0(15 downto 0),
      adc_i1(15 downto 0) => i_splitter_i1(15 downto 0),
      adc_q0(15 downto 0) => q_splitter_i0(15 downto 0),
      adc_q1(15 downto 0) => q_splitter_i1(15 downto 0),
      bin_num(9 downto 0) => i2_Dout(9 downto 0),
      clk => clk_wiz_0_clk_out1,
      ddc_snap_i0q0(37 downto 0) => blast_module_v6_cord_0_ddc_snap_i0q0(37 downto 0),
      ddc_snap_i1q1(37 downto 0) => blast_module_v6_cord_0_ddc_snap_i1q1(37 downto 0),
      ddc_snap_sync => blast_module_v6_cord_0_ddc_snap_sync,
      dds_shift(8 downto 0) => i0_Dout(8 downto 0),
      dphi_even(15 downto 0) => even_bin_slice_Dout(15 downto 0),
      dphi_odd(15 downto 0) => odd_bin_slice_Dout(15 downto 0),
      fft_of => NLW_blast_module_v6_cord_0_fft_of_UNCONNECTED,
      fft_shift(9 downto 0) => gpio1_Dout(9 downto 0),
      fft_snap_i0q0(35 downto 0) => blast_module_v6_cord_0_fft_snap_i0q0(35 downto 0),
      fft_snap_i1q1(35 downto 0) => blast_module_v6_cord_0_fft_snap_i1q1(35 downto 0),
      fft_snap_sync => blast_module_v6_cord_0_fft_snap_sync,
      load_bins(10 downto 0) => gpio1_Dout1(10 downto 0),
      start_dac => module_config_splitter_Dout(0)
    );
blk_mem_gen_0: component bram_lutwave_blk_mem_gen_0_15
     port map (
      addra(31 downto 13) => B"0000000000000000000",
      addra(12 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_ADDR(12 downto 0),
      addrb(31 downto 0) => c_counter_binary_0_Q(31 downto 0),
      clka => axi_bram_ctrl_0_BRAM_PORTA_CLK,
      clkb => clk_wiz_0_clk_out1,
      dina(31 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_DIN(31 downto 0),
      dinb(31 downto 0) => xlconstant_7_dout(31 downto 0),
      douta(31 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_DOUT(31 downto 0),
      doutb(31 downto 0) => Net(31 downto 0),
      ena => axi_bram_ctrl_0_BRAM_PORTA_EN,
      enb => module_config_splitter_Dout(0),
      rsta => axi_bram_ctrl_0_BRAM_PORTA_RST,
      rsta_busy => NLW_blk_mem_gen_0_rsta_busy_UNCONNECTED,
      rstb => xlconstant_6_dout(0),
      rstb_busy => NLW_blk_mem_gen_0_rstb_busy_UNCONNECTED,
      wea(3 downto 0) => axi_bram_ctrl_0_BRAM_PORTA_WE(3 downto 0),
      web(3 downto 0) => xlconstant_5_dout(3 downto 0)
    );
c_counter_binary_0: component bram_lutwave_c_counter_binary_0_11
     port map (
      CE => module_config_splitter_Dout(0),
      CLK => clk_wiz_0_clk_out1,
      Q(31 downto 0) => c_counter_binary_0_Q(31 downto 0)
    );
c_shift_ram_0: component bram_lutwave_c_shift_ram_0_3
     port map (
      CLK => clk_wiz_0_clk_out1,
      D(127 downto 0) => accum_concat_dout(127 downto 0),
      Q(127 downto 0) => c_shift_ram_0_Q(127 downto 0)
    );
ddc_concat: component bram_lutwave_ddc_concat_5
     port map (
      In0(37 downto 0) => blast_module_v6_cord_0_ddc_snap_i0q0(37 downto 0),
      In1(37 downto 0) => blast_module_v6_cord_0_ddc_snap_i1q1(37 downto 0),
      dout(75 downto 0) => dina_1(75 downto 0)
    );
dds_shift_slice: component bram_lutwave_dds_shift_slice_2
     port map (
      Din(31 downto 0) => dsp_regs_0_reg3out(31 downto 0),
      Dout(8 downto 0) => i0_Dout(8 downto 0)
    );
dsp_regs_0: component bram_lutwave_dsp_regs_0_3
     port map (
      reg0out(31 downto 0) => dsp_regs_0_reg0out(31 downto 0),
      reg1out(31 downto 0) => dsp_regs_0_reg1out(31 downto 0),
      reg2out(31 downto 0) => Din_2(31 downto 0),
      reg3out(31 downto 0) => dsp_regs_0_reg3out(31 downto 0),
      s00_axi_aclk => clk_wiz_0_clk_out1,
      s00_axi_araddr(3 downto 0) => ps8_0_axi_periph1_M09_AXI_ARADDR(3 downto 0),
      s00_axi_aresetn => s_axi_aresetn1_1,
      s00_axi_arprot(2 downto 0) => ps8_0_axi_periph1_M09_AXI_ARPROT(2 downto 0),
      s00_axi_arready => ps8_0_axi_periph1_M09_AXI_ARREADY,
      s00_axi_arvalid => ps8_0_axi_periph1_M09_AXI_ARVALID,
      s00_axi_awaddr(3 downto 0) => ps8_0_axi_periph1_M09_AXI_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => ps8_0_axi_periph1_M09_AXI_AWPROT(2 downto 0),
      s00_axi_awready => ps8_0_axi_periph1_M09_AXI_AWREADY,
      s00_axi_awvalid => ps8_0_axi_periph1_M09_AXI_AWVALID,
      s00_axi_bready => ps8_0_axi_periph1_M09_AXI_BREADY,
      s00_axi_bresp(1 downto 0) => ps8_0_axi_periph1_M09_AXI_BRESP(1 downto 0),
      s00_axi_bvalid => ps8_0_axi_periph1_M09_AXI_BVALID,
      s00_axi_rdata(31 downto 0) => ps8_0_axi_periph1_M09_AXI_RDATA(31 downto 0),
      s00_axi_rready => ps8_0_axi_periph1_M09_AXI_RREADY,
      s00_axi_rresp(1 downto 0) => ps8_0_axi_periph1_M09_AXI_RRESP(1 downto 0),
      s00_axi_rvalid => ps8_0_axi_periph1_M09_AXI_RVALID,
      s00_axi_wdata(31 downto 0) => ps8_0_axi_periph1_M09_AXI_WDATA(31 downto 0),
      s00_axi_wready => ps8_0_axi_periph1_M09_AXI_WREADY,
      s00_axi_wstrb(3 downto 0) => ps8_0_axi_periph1_M09_AXI_WSTRB(3 downto 0),
      s00_axi_wvalid => ps8_0_axi_periph1_M09_AXI_WVALID
    );
even_bin_slice: component bram_lutwave_even_bin_slice_3
     port map (
      Din(31 downto 0) => Net(31 downto 0),
      Dout(15 downto 0) => even_bin_slice_Dout(15 downto 0)
    );
fft_concat: component bram_lutwave_fft_concat_3
     port map (
      In0(35 downto 0) => blast_module_v6_cord_0_fft_snap_i0q0(35 downto 0),
      In1(35 downto 0) => blast_module_v6_cord_0_fft_snap_i1q1(35 downto 0),
      dout(71 downto 0) => Q_concat_dout(71 downto 0)
    );
fft_shift_slice: component bram_lutwave_fft_shift_slice_2
     port map (
      Din(31 downto 0) => dsp_regs_0_reg0out(31 downto 0),
      Dout(9 downto 0) => gpio1_Dout(9 downto 0)
    );
i_adc_splitter: entity work.i_adc_splitter_imp_1L3DJB7
     port map (
      Din(31 downto 0) => In1_1(31 downto 0),
      i0(15 downto 0) => i_splitter_i0(15 downto 0),
      i1(15 downto 0) => i_splitter_i1(15 downto 0)
    );
ila_0: component bram_lutwave_ila_0_3
     port map (
      clk => clk_wiz_0_clk_out1,
      probe0(31 downto 0) => c_counter_binary_0_Q(31 downto 0),
      probe1(17 downto 0) => xlslice_3_Dout(17 downto 0),
      probe2(18 downto 0) => xlslice_4_Dout(18 downto 0),
      probe3(15 downto 0) => even_bin_slice_Dout(15 downto 0)
    );
load_bins_slice: component bram_lutwave_load_bins_slice_6
     port map (
      Din(31 downto 0) => dsp_regs_0_reg0out(31 downto 0),
      Dout(10 downto 0) => gpio1_Dout1(10 downto 0)
    );
odd_bin_slice: component bram_lutwave_odd_bin_slice_2
     port map (
      Din(31 downto 0) => Net(31 downto 0),
      Dout(15 downto 0) => odd_bin_slice_Dout(15 downto 0)
    );
q_adc_splitter: entity work.q_adc_splitter_imp_E2V9ON
     port map (
      Din(31 downto 0) => delay_2_q(31 downto 0),
      i0(15 downto 0) => q_splitter_i0(15 downto 0),
      i1(15 downto 0) => q_splitter_i1(15 downto 0)
    );
wide_bram: entity work.wide_bram_imp_HVFYA
     port map (
      CLK => clk_wiz_0_clk_out1,
      In0(31 downto 0) => delay_2_q(31 downto 0),
      In1(31 downto 0) => In1_1(31 downto 0),
      In2(71 downto 0) => Q_concat_dout(71 downto 0),
      In3(75 downto 0) => dina_1(75 downto 0),
      S_AXI_araddr(14 downto 0) => ps8_0_axi_periph1_M03_AXI_ARADDR(14 downto 0),
      S_AXI_arburst(1 downto 0) => ps8_0_axi_periph1_M03_AXI_ARBURST(1 downto 0),
      S_AXI_arcache(3 downto 0) => ps8_0_axi_periph1_M03_AXI_ARCACHE(3 downto 0),
      S_AXI_arid(15 downto 0) => ps8_0_axi_periph1_M03_AXI_ARID(15 downto 0),
      S_AXI_arlen(7 downto 0) => ps8_0_axi_periph1_M03_AXI_ARLEN(7 downto 0),
      S_AXI_arlock => ps8_0_axi_periph1_M03_AXI_ARLOCK,
      S_AXI_arprot(2 downto 0) => ps8_0_axi_periph1_M03_AXI_ARPROT(2 downto 0),
      S_AXI_arready => ps8_0_axi_periph1_M03_AXI_ARREADY,
      S_AXI_arsize(2 downto 0) => ps8_0_axi_periph1_M03_AXI_ARSIZE(2 downto 0),
      S_AXI_arvalid => ps8_0_axi_periph1_M03_AXI_ARVALID,
      S_AXI_awaddr(14 downto 0) => ps8_0_axi_periph1_M03_AXI_AWADDR(14 downto 0),
      S_AXI_awburst(1 downto 0) => ps8_0_axi_periph1_M03_AXI_AWBURST(1 downto 0),
      S_AXI_awcache(3 downto 0) => ps8_0_axi_periph1_M03_AXI_AWCACHE(3 downto 0),
      S_AXI_awid(15 downto 0) => ps8_0_axi_periph1_M03_AXI_AWID(15 downto 0),
      S_AXI_awlen(7 downto 0) => ps8_0_axi_periph1_M03_AXI_AWLEN(7 downto 0),
      S_AXI_awlock => ps8_0_axi_periph1_M03_AXI_AWLOCK,
      S_AXI_awprot(2 downto 0) => ps8_0_axi_periph1_M03_AXI_AWPROT(2 downto 0),
      S_AXI_awready => ps8_0_axi_periph1_M03_AXI_AWREADY,
      S_AXI_awsize(2 downto 0) => ps8_0_axi_periph1_M03_AXI_AWSIZE(2 downto 0),
      S_AXI_awvalid => ps8_0_axi_periph1_M03_AXI_AWVALID,
      S_AXI_bid(15 downto 0) => ps8_0_axi_periph1_M03_AXI_BID(15 downto 0),
      S_AXI_bready => ps8_0_axi_periph1_M03_AXI_BREADY,
      S_AXI_bresp(1 downto 0) => ps8_0_axi_periph1_M03_AXI_BRESP(1 downto 0),
      S_AXI_bvalid => ps8_0_axi_periph1_M03_AXI_BVALID,
      S_AXI_rdata(127 downto 0) => ps8_0_axi_periph1_M03_AXI_RDATA(127 downto 0),
      S_AXI_rid(15 downto 0) => ps8_0_axi_periph1_M03_AXI_RID(15 downto 0),
      S_AXI_rlast => ps8_0_axi_periph1_M03_AXI_RLAST,
      S_AXI_rready => ps8_0_axi_periph1_M03_AXI_RREADY,
      S_AXI_rresp(1 downto 0) => ps8_0_axi_periph1_M03_AXI_RRESP(1 downto 0),
      S_AXI_rvalid => ps8_0_axi_periph1_M03_AXI_RVALID,
      S_AXI_wdata(127 downto 0) => ps8_0_axi_periph1_M03_AXI_WDATA(127 downto 0),
      S_AXI_wlast => ps8_0_axi_periph1_M03_AXI_WLAST,
      S_AXI_wready => ps8_0_axi_periph1_M03_AXI_WREADY,
      S_AXI_wstrb(15 downto 0) => ps8_0_axi_periph1_M03_AXI_WSTRB(15 downto 0),
      S_AXI_wvalid => ps8_0_axi_periph1_M03_AXI_WVALID,
      d1(0) => blast_module_v6_cord_0_fft_snap_sync,
      d2(0) => blast_module_v6_cord_0_ddc_snap_sync,
      d3(127 downto 0) => c_shift_ram_0_Q(127 downto 0),
      d4(0) => blast_module_v6_cord_0_accum_snap_sync,
      max_count_minus_one_step(31 downto 0) => axi_gpio_0_gpio_io_o(31 downto 0),
      rising_edge_start(0) => xlslice_1_Dout(0),
      s_axi_aclk => clk_wiz_0_clk_out1,
      s_axi_aresetn => s_axi_aresetn1_1,
      sel(1 downto 0) => xlslice_2_Dout(1 downto 0)
    );
xlconstant_5: component bram_lutwave_xlconstant_5_5
     port map (
      dout(3 downto 0) => xlconstant_5_dout(3 downto 0)
    );
xlconstant_6: component bram_lutwave_xlconstant_6_3
     port map (
      dout(0) => xlconstant_6_dout(0)
    );
xlconstant_7: component bram_lutwave_xlconstant_7_2
     port map (
      dout(31 downto 0) => xlconstant_7_dout(31 downto 0)
    );
xlslice_1: component bram_lutwave_xlslice_1_5
     port map (
      Din(31 downto 0) => axi_gpio_0_gpio2_io_o(31 downto 0),
      Dout(0) => xlslice_1_Dout(0)
    );
xlslice_2: component bram_lutwave_xlslice_2_8
     port map (
      Din(31 downto 0) => axi_gpio_0_gpio2_io_o(31 downto 0),
      Dout(1 downto 0) => xlslice_2_Dout(1 downto 0)
    );
xlslice_3: component bram_lutwave_xlslice_3_3
     port map (
      Din(35 downto 0) => blast_module_v6_cord_0_fft_snap_i0q0(35 downto 0),
      Dout(17 downto 0) => xlslice_3_Dout(17 downto 0)
    );
xlslice_4: component bram_lutwave_xlslice_4_2
     port map (
      Din(37 downto 0) => blast_module_v6_cord_0_ddc_snap_i0q0(37 downto 0),
      Dout(18 downto 0) => xlslice_4_Dout(18 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_lutwave is
  port (
    adc0_clk_clk_n : in STD_LOGIC;
    adc0_clk_clk_p : in STD_LOGIC;
    adc1_clk_clk_n : in STD_LOGIC;
    adc1_clk_clk_p : in STD_LOGIC;
    dac1_clk_clk_n : in STD_LOGIC;
    dac1_clk_clk_p : in STD_LOGIC;
    ddr4_sdram_act_n : out STD_LOGIC;
    ddr4_sdram_adr : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ddr4_sdram_ba : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr4_sdram_bg : out STD_LOGIC;
    ddr4_sdram_ck_c : out STD_LOGIC;
    ddr4_sdram_ck_t : out STD_LOGIC;
    ddr4_sdram_cke : out STD_LOGIC;
    ddr4_sdram_cs_n : out STD_LOGIC;
    ddr4_sdram_dm_n : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    ddr4_sdram_dq : inout STD_LOGIC_VECTOR ( 63 downto 0 );
    ddr4_sdram_dqs_c : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    ddr4_sdram_dqs_t : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    ddr4_sdram_odt : out STD_LOGIC;
    ddr4_sdram_reset_n : out STD_LOGIC;
    default_sysclk1_300mhz_clk_n : in STD_LOGIC;
    default_sysclk1_300mhz_clk_p : in STD_LOGIC;
    default_sysclk2_125mhz_clk_n : in STD_LOGIC;
    default_sysclk2_125mhz_clk_p : in STD_LOGIC;
    eth_mdc_0 : out STD_LOGIC;
    eth_mdc_1 : out STD_LOGIC;
    eth_mdc_2 : out STD_LOGIC;
    eth_mdc_3 : out STD_LOGIC;
    eth_mdio_0 : inout STD_LOGIC;
    eth_mdio_1 : inout STD_LOGIC;
    eth_mdio_2 : inout STD_LOGIC;
    eth_mdio_3 : inout STD_LOGIC;
    eth_rst_b_0 : out STD_LOGIC;
    eth_rst_b_1 : out STD_LOGIC;
    eth_rst_b_2 : out STD_LOGIC;
    eth_rst_b_3 : out STD_LOGIC;
    eth_rxclk_0 : in STD_LOGIC;
    eth_rxclk_1 : in STD_LOGIC;
    eth_rxclk_2 : in STD_LOGIC;
    eth_rxclk_3 : in STD_LOGIC;
    eth_rxctl_0 : in STD_LOGIC;
    eth_rxctl_1 : in STD_LOGIC;
    eth_rxctl_2 : in STD_LOGIC;
    eth_rxctl_3 : in STD_LOGIC;
    eth_rxd_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    eth_rxd_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    eth_rxd_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    eth_rxd_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    eth_txclk_0 : out STD_LOGIC;
    eth_txclk_1 : out STD_LOGIC;
    eth_txclk_2 : out STD_LOGIC;
    eth_txclk_3 : out STD_LOGIC;
    eth_txctl_0 : out STD_LOGIC;
    eth_txctl_1 : out STD_LOGIC;
    eth_txctl_2 : out STD_LOGIC;
    eth_txctl_3 : out STD_LOGIC;
    eth_txd_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    eth_txd_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    eth_txd_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    eth_txd_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sysref_in_diff_n : in STD_LOGIC;
    sysref_in_diff_p : in STD_LOGIC;
    vin0_01_v_n : in STD_LOGIC;
    vin0_01_v_p : in STD_LOGIC;
    vin0_23_v_n : in STD_LOGIC;
    vin0_23_v_p : in STD_LOGIC;
    vin1_01_v_n : in STD_LOGIC;
    vin1_01_v_p : in STD_LOGIC;
    vin1_23_v_n : in STD_LOGIC;
    vin1_23_v_p : in STD_LOGIC;
    vout10_0_v_n : out STD_LOGIC;
    vout10_0_v_p : out STD_LOGIC;
    vout11_0_v_n : out STD_LOGIC;
    vout11_0_v_p : out STD_LOGIC;
    vout12_0_v_n : out STD_LOGIC;
    vout12_0_v_p : out STD_LOGIC;
    vout13_0_v_n : out STD_LOGIC;
    vout13_0_v_p : out STD_LOGIC
  );
  attribute core_generation_info : string;
  attribute core_generation_info of bram_lutwave : entity is "bram_lutwave,IP_Integrator,{x_ipVendor=xilinx.com,x_ipLibrary=BlockDiagram,x_ipName=bram_lutwave,x_ipVersion=1.00.a,x_ipLanguage=VHDL,numBlks=396,numReposBlks=338,numNonXlnxBlks=16,numHierBlks=58,maxHierDepth=0,numSysgenBlks=8,numHlsBlks=0,numHdlrefBlks=34,numPkgbdBlks=0,bdsource=USER,da_axi4_cnt=47,da_board_cnt=9,da_clkrst_cnt=5,da_rf_converter_usp_cnt=6,da_xxv_ethernet_cnt=1,da_zynq_ultra_ps_e_cnt=1,synth_mode=OOC_per_IP}";
  attribute hw_handoff : string;
  attribute hw_handoff of bram_lutwave : entity is "bram_lutwave.hwdef";
end bram_lutwave;

architecture STRUCTURE of bram_lutwave is
  component bram_lutwave_rst_ps8_0_99M_0 is
  port (
    slowest_sync_clk : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    aux_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    mb_reset : out STD_LOGIC;
    bus_struct_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_rst_ps8_0_99M_0;
  component bram_lutwave_rst_ps8_0_99M_1 is
  port (
    slowest_sync_clk : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    aux_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    mb_reset : out STD_LOGIC;
    bus_struct_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_rst_ps8_0_99M_1;
  component bram_lutwave_clk_wiz_0_0 is
  port (
    resetn : in STD_LOGIC;
    clk_in1 : in STD_LOGIC;
    clk_out1 : out STD_LOGIC;
    clk_out2 : out STD_LOGIC
  );
  end component bram_lutwave_clk_wiz_0_0;
  component bram_lutwave_usp_rf_data_converter_0_0 is
  port (
    adc0_clk_p : in STD_LOGIC;
    adc0_clk_n : in STD_LOGIC;
    clk_adc0 : out STD_LOGIC;
    adc1_clk_p : in STD_LOGIC;
    adc1_clk_n : in STD_LOGIC;
    clk_adc1 : out STD_LOGIC;
    dac1_clk_p : in STD_LOGIC;
    dac1_clk_n : in STD_LOGIC;
    clk_dac1 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    irq : out STD_LOGIC;
    sysref_in_p : in STD_LOGIC;
    sysref_in_n : in STD_LOGIC;
    vin0_01_p : in STD_LOGIC;
    vin0_01_n : in STD_LOGIC;
    vin0_23_p : in STD_LOGIC;
    vin0_23_n : in STD_LOGIC;
    vin1_01_p : in STD_LOGIC;
    vin1_01_n : in STD_LOGIC;
    vin1_23_p : in STD_LOGIC;
    vin1_23_n : in STD_LOGIC;
    vout10_p : out STD_LOGIC;
    vout10_n : out STD_LOGIC;
    vout11_p : out STD_LOGIC;
    vout11_n : out STD_LOGIC;
    vout12_p : out STD_LOGIC;
    vout12_n : out STD_LOGIC;
    vout13_p : out STD_LOGIC;
    vout13_n : out STD_LOGIC;
    m0_axis_aresetn : in STD_LOGIC;
    m0_axis_aclk : in STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    m01_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m01_axis_tvalid : out STD_LOGIC;
    m01_axis_tready : in STD_LOGIC;
    m02_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m02_axis_tvalid : out STD_LOGIC;
    m02_axis_tready : in STD_LOGIC;
    m03_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m03_axis_tvalid : out STD_LOGIC;
    m03_axis_tready : in STD_LOGIC;
    m1_axis_aresetn : in STD_LOGIC;
    m1_axis_aclk : in STD_LOGIC;
    m10_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m10_axis_tvalid : out STD_LOGIC;
    m10_axis_tready : in STD_LOGIC;
    m11_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m11_axis_tvalid : out STD_LOGIC;
    m11_axis_tready : in STD_LOGIC;
    m12_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m12_axis_tvalid : out STD_LOGIC;
    m12_axis_tready : in STD_LOGIC;
    m13_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m13_axis_tvalid : out STD_LOGIC;
    m13_axis_tready : in STD_LOGIC;
    s1_axis_aresetn : in STD_LOGIC;
    s1_axis_aclk : in STD_LOGIC;
    s10_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s10_axis_tvalid : in STD_LOGIC;
    s10_axis_tready : out STD_LOGIC;
    s11_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s11_axis_tvalid : in STD_LOGIC;
    s11_axis_tready : out STD_LOGIC;
    s12_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s12_axis_tvalid : in STD_LOGIC;
    s12_axis_tready : out STD_LOGIC;
    s13_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s13_axis_tvalid : in STD_LOGIC;
    s13_axis_tready : out STD_LOGIC
  );
  end component bram_lutwave_usp_rf_data_converter_0_0;
  component bram_lutwave_xlconstant_0_1 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_xlconstant_0_1;
  component bram_lutwave_zynq_ultra_ps_e_0_0 is
  port (
    maxihpm0_fpd_aclk : in STD_LOGIC;
    maxigp0_awid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp0_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    maxigp0_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    maxigp0_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maxigp0_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    maxigp0_awlock : out STD_LOGIC;
    maxigp0_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    maxigp0_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maxigp0_awvalid : out STD_LOGIC;
    maxigp0_awuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp0_awready : in STD_LOGIC;
    maxigp0_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    maxigp0_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp0_wlast : out STD_LOGIC;
    maxigp0_wvalid : out STD_LOGIC;
    maxigp0_wready : in STD_LOGIC;
    maxigp0_bid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp0_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    maxigp0_bvalid : in STD_LOGIC;
    maxigp0_bready : out STD_LOGIC;
    maxigp0_arid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp0_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    maxigp0_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    maxigp0_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maxigp0_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    maxigp0_arlock : out STD_LOGIC;
    maxigp0_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    maxigp0_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maxigp0_arvalid : out STD_LOGIC;
    maxigp0_aruser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp0_arready : in STD_LOGIC;
    maxigp0_rid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp0_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    maxigp0_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    maxigp0_rlast : in STD_LOGIC;
    maxigp0_rvalid : in STD_LOGIC;
    maxigp0_rready : out STD_LOGIC;
    maxigp0_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    maxigp0_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    maxihpm1_fpd_aclk : in STD_LOGIC;
    maxigp1_awid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp1_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    maxigp1_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    maxigp1_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maxigp1_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    maxigp1_awlock : out STD_LOGIC;
    maxigp1_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    maxigp1_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maxigp1_awvalid : out STD_LOGIC;
    maxigp1_awuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp1_awready : in STD_LOGIC;
    maxigp1_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    maxigp1_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp1_wlast : out STD_LOGIC;
    maxigp1_wvalid : out STD_LOGIC;
    maxigp1_wready : in STD_LOGIC;
    maxigp1_bid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp1_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    maxigp1_bvalid : in STD_LOGIC;
    maxigp1_bready : out STD_LOGIC;
    maxigp1_arid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp1_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    maxigp1_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    maxigp1_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maxigp1_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    maxigp1_arlock : out STD_LOGIC;
    maxigp1_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    maxigp1_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maxigp1_arvalid : out STD_LOGIC;
    maxigp1_aruser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp1_arready : in STD_LOGIC;
    maxigp1_rid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp1_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    maxigp1_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    maxigp1_rlast : in STD_LOGIC;
    maxigp1_rvalid : in STD_LOGIC;
    maxigp1_rready : out STD_LOGIC;
    maxigp1_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    maxigp1_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    maxihpm0_lpd_aclk : in STD_LOGIC;
    maxigp2_awid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp2_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    maxigp2_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    maxigp2_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maxigp2_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    maxigp2_awlock : out STD_LOGIC;
    maxigp2_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    maxigp2_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maxigp2_awvalid : out STD_LOGIC;
    maxigp2_awuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp2_awready : in STD_LOGIC;
    maxigp2_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    maxigp2_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp2_wlast : out STD_LOGIC;
    maxigp2_wvalid : out STD_LOGIC;
    maxigp2_wready : in STD_LOGIC;
    maxigp2_bid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp2_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    maxigp2_bvalid : in STD_LOGIC;
    maxigp2_bready : out STD_LOGIC;
    maxigp2_arid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp2_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    maxigp2_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    maxigp2_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maxigp2_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    maxigp2_arlock : out STD_LOGIC;
    maxigp2_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    maxigp2_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maxigp2_arvalid : out STD_LOGIC;
    maxigp2_aruser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp2_arready : in STD_LOGIC;
    maxigp2_rid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp2_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    maxigp2_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    maxigp2_rlast : in STD_LOGIC;
    maxigp2_rvalid : in STD_LOGIC;
    maxigp2_rready : out STD_LOGIC;
    maxigp2_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    maxigp2_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    emio_uart1_txd : out STD_LOGIC;
    emio_uart1_rxd : in STD_LOGIC;
    pl_ps_irq0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    pl_resetn0 : out STD_LOGIC;
    pl_clk0 : out STD_LOGIC
  );
  end component bram_lutwave_zynq_ultra_ps_e_0_0;
  component bram_lutwave_rst_ps8_0_99M1_0 is
  port (
    slowest_sync_clk : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    aux_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    mb_reset : out STD_LOGIC;
    bus_struct_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_rst_ps8_0_99M1_0;
  component bram_lutwave_ddr4_0_0 is
  port (
    c0_init_calib_complete : out STD_LOGIC;
    dbg_clk : out STD_LOGIC;
    c0_sys_clk_p : in STD_LOGIC;
    c0_sys_clk_n : in STD_LOGIC;
    dbg_bus : out STD_LOGIC_VECTOR ( 511 downto 0 );
    c0_ddr4_adr : out STD_LOGIC_VECTOR ( 16 downto 0 );
    c0_ddr4_ba : out STD_LOGIC_VECTOR ( 1 downto 0 );
    c0_ddr4_cke : out STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr4_cs_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr4_dm_dbi_n : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    c0_ddr4_dq : inout STD_LOGIC_VECTOR ( 63 downto 0 );
    c0_ddr4_dqs_c : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    c0_ddr4_dqs_t : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    c0_ddr4_odt : out STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr4_bg : out STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr4_reset_n : out STD_LOGIC;
    c0_ddr4_act_n : out STD_LOGIC;
    c0_ddr4_ck_c : out STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr4_ck_t : out STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr4_ui_clk : out STD_LOGIC;
    c0_ddr4_ui_clk_sync_rst : out STD_LOGIC;
    c0_ddr4_app_ref_req : in STD_LOGIC;
    c0_ddr4_app_ref_ack : out STD_LOGIC;
    c0_ddr4_app_zq_req : in STD_LOGIC;
    c0_ddr4_app_zq_ack : out STD_LOGIC;
    c0_ddr4_aresetn : in STD_LOGIC;
    c0_ddr4_s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr4_s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    c0_ddr4_s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    c0_ddr4_s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    c0_ddr4_s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    c0_ddr4_s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr4_s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    c0_ddr4_s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    c0_ddr4_s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    c0_ddr4_s_axi_awvalid : in STD_LOGIC;
    c0_ddr4_s_axi_awready : out STD_LOGIC;
    c0_ddr4_s_axi_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    c0_ddr4_s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    c0_ddr4_s_axi_wlast : in STD_LOGIC;
    c0_ddr4_s_axi_wvalid : in STD_LOGIC;
    c0_ddr4_s_axi_wready : out STD_LOGIC;
    c0_ddr4_s_axi_bready : in STD_LOGIC;
    c0_ddr4_s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr4_s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    c0_ddr4_s_axi_bvalid : out STD_LOGIC;
    c0_ddr4_s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr4_s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    c0_ddr4_s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    c0_ddr4_s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    c0_ddr4_s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    c0_ddr4_s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr4_s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    c0_ddr4_s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    c0_ddr4_s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    c0_ddr4_s_axi_arvalid : in STD_LOGIC;
    c0_ddr4_s_axi_arready : out STD_LOGIC;
    c0_ddr4_s_axi_rready : in STD_LOGIC;
    c0_ddr4_s_axi_rlast : out STD_LOGIC;
    c0_ddr4_s_axi_rvalid : out STD_LOGIC;
    c0_ddr4_s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    c0_ddr4_s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr4_s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    addn_ui_clkout1 : out STD_LOGIC;
    sys_rst : in STD_LOGIC
  );
  end component bram_lutwave_ddr4_0_0;
  component bram_lutwave_mymux_0_8 is
  port (
    a_0 : in STD_LOGIC_VECTOR ( 511 downto 0 );
    b_1 : in STD_LOGIC_VECTOR ( 511 downto 0 );
    sel : in STD_LOGIC;
    clk : in STD_LOGIC;
    z : out STD_LOGIC_VECTOR ( 511 downto 0 )
  );
  end component bram_lutwave_mymux_0_8;
  component bram_lutwave_xlconstant_0_6 is
  port (
    dout : out STD_LOGIC_VECTOR ( 511 downto 0 )
  );
  end component bram_lutwave_xlconstant_0_6;
  component bram_lutwave_mymux_0_9 is
  port (
    a_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    b_1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sel : in STD_LOGIC;
    clk : in STD_LOGIC;
    z : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component bram_lutwave_mymux_0_9;
  component bram_lutwave_mymux_1_0 is
  port (
    a_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    b_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sel : in STD_LOGIC;
    clk : in STD_LOGIC;
    z : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_mymux_1_0;
  component bram_lutwave_mymux_2_0 is
  port (
    a_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    b_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sel : in STD_LOGIC;
    clk : in STD_LOGIC;
    z : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_mymux_2_0;
  component bram_lutwave_axi_gpio_0_10 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    gpio_io_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio2_io_o : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component bram_lutwave_axi_gpio_0_10;
  component bram_lutwave_xlslice_0_10 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_xlslice_0_10;
  component bram_lutwave_xlslice_0_11 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component bram_lutwave_xlslice_0_11;
  component bram_lutwave_xlslice_2_3 is
  port (
    Din : in STD_LOGIC_VECTOR ( 511 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component bram_lutwave_xlslice_2_3;
  component bram_lutwave_slice_chan1_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 511 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component bram_lutwave_slice_chan1_0;
  component bram_lutwave_slice_chan2_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 511 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component bram_lutwave_slice_chan2_0;
  component bram_lutwave_slice_chan3_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 511 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component bram_lutwave_slice_chan3_0;
  component bram_lutwave_mymux_3_0 is
  port (
    a_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    b_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sel : in STD_LOGIC;
    clk : in STD_LOGIC;
    z : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  end component bram_lutwave_mymux_3_0;
  component bram_lutwave_mymux_arlen_0 is
  port (
    a_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    b_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sel : in STD_LOGIC;
    clk : in STD_LOGIC;
    z : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  end component bram_lutwave_mymux_arlen_0;
  component bram_lutwave_mymux_arsize_0 is
  port (
    a_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    b_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sel : in STD_LOGIC;
    clk : in STD_LOGIC;
    z : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  end component bram_lutwave_mymux_arsize_0;
  component bram_lutwave_xlconstant_5_0 is
  port (
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  end component bram_lutwave_xlconstant_5_0;
  component bram_lutwave_arlen_0 is
  port (
    dout : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  end component bram_lutwave_arlen_0;
  component bram_lutwave_arsize_0 is
  port (
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  end component bram_lutwave_arsize_0;
  component bram_lutwave_clk_wiz_0_1 is
  port (
    clk_in1_p : in STD_LOGIC;
    clk_in1_n : in STD_LOGIC;
    clk_out1 : out STD_LOGIC
  );
  end component bram_lutwave_clk_wiz_0_1;
  signal Din_1 : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal Din_2 : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal In1_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal In1_2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal M04_ARESETN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal M04_AXI_rdata_1 : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal Net : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal Net1 : STD_LOGIC;
  signal Net2 : STD_LOGIC;
  signal Net3 : STD_LOGIC;
  signal Net4 : STD_LOGIC;
  signal Net5 : STD_LOGIC;
  signal adc0_clk_1_CLK_N : STD_LOGIC;
  signal adc0_clk_1_CLK_P : STD_LOGIC;
  signal adc1_clk_1_CLK_N : STD_LOGIC;
  signal adc1_clk_1_CLK_P : STD_LOGIC;
  signal arlen_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal arsize1_dout : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal arsize_dout : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_ddr4_mux_gpio2_io_o : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_ddr4_mux_gpio_io_o : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal chan1_Q : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal chan1_accum_snap_sync : STD_LOGIC;
  signal chan2ts_z : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal chan3ts1_z : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal chan3ts_z : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal clk_wiz_0_clk_out1 : STD_LOGIC;
  signal dac1_clk_1_1_CLK_N : STD_LOGIC;
  signal dac1_clk_1_1_CLK_P : STD_LOGIC;
  signal ddr4_0_C0_DDR4_ACT_N : STD_LOGIC;
  signal ddr4_0_C0_DDR4_ADR : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal ddr4_0_C0_DDR4_BA : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ddr4_0_C0_DDR4_BG : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ddr4_0_C0_DDR4_CKE : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ddr4_0_C0_DDR4_CK_C : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ddr4_0_C0_DDR4_CK_T : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ddr4_0_C0_DDR4_CS_N : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ddr4_0_C0_DDR4_DM_N : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ddr4_0_C0_DDR4_DQ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal ddr4_0_C0_DDR4_DQS_C : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ddr4_0_C0_DDR4_DQS_T : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ddr4_0_C0_DDR4_ODT : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ddr4_0_C0_DDR4_RESET_N : STD_LOGIC;
  signal ddr4_0_c0_ddr4_app_ref_ack : STD_LOGIC;
  signal ddr4_0_c0_ddr4_app_zq_ack : STD_LOGIC;
  signal ddr4_0_c0_ddr4_s_axi_rdata : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal ddr4_0_c0_ddr4_s_axi_rvalid : STD_LOGIC;
  signal ddr4_0_c0_init_calib_complete : STD_LOGIC;
  signal default_sysclk1_300mhz_1_CLK_N : STD_LOGIC;
  signal default_sysclk1_300mhz_1_CLK_P : STD_LOGIC;
  signal default_sysclk2_125mhz_1_CLK_N : STD_LOGIC;
  signal default_sysclk2_125mhz_1_CLK_P : STD_LOGIC;
  signal dina_1 : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal dina_2 : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal dina_3 : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal ethWrapPort1_eth_mdc_0 : STD_LOGIC;
  signal ethWrapPort1_eth_rst_b_0 : STD_LOGIC;
  signal ethWrapPort1_eth_txclk_0 : STD_LOGIC;
  signal ethWrapPort1_eth_txctl_0 : STD_LOGIC;
  signal ethWrapPort1_eth_txd_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ethWrapPort2_eth_mdc_0 : STD_LOGIC;
  signal ethWrapPort2_eth_rst_b_0 : STD_LOGIC;
  signal ethWrapPort2_eth_txclk_0 : STD_LOGIC;
  signal ethWrapPort2_eth_txctl_0 : STD_LOGIC;
  signal ethWrapPort2_eth_txd_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ethWrapPort3_eth_mdc_0 : STD_LOGIC;
  signal ethWrapPort3_eth_rst_b_0 : STD_LOGIC;
  signal ethWrapPort3_eth_txclk_0 : STD_LOGIC;
  signal ethWrapPort3_eth_txctl_0 : STD_LOGIC;
  signal ethWrapPort3_eth_txd_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal eth_rxck_0_0_1 : STD_LOGIC;
  signal eth_rxck_0_0_2 : STD_LOGIC;
  signal eth_rxck_0_0_3 : STD_LOGIC;
  signal eth_rxck_0_1 : STD_LOGIC;
  signal eth_rxctl_0_0_1 : STD_LOGIC;
  signal eth_rxctl_0_0_2 : STD_LOGIC;
  signal eth_rxctl_0_0_3 : STD_LOGIC;
  signal eth_rxctl_0_1 : STD_LOGIC;
  signal eth_rxd_0_0_1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal eth_rxd_0_0_2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal eth_rxd_0_0_3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal eth_rxd_0_1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal eth_wrap_tx_clk125MHz : STD_LOGIC;
  signal ethernet_top_2_0_eth_mdc : STD_LOGIC;
  signal ethernet_top_2_0_eth_rst_b : STD_LOGIC;
  signal ethernet_top_2_0_eth_txck : STD_LOGIC;
  signal ethernet_top_2_0_eth_txctl : STD_LOGIC;
  signal ethernet_top_2_0_eth_txd : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mux_0_z : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal mymux_1_z : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mymux_2_z : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mymux_3_z : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mymux_arburst_z : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mymux_arlen_z : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mymux_arsize_z : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M00_AXI_ARADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal ps8_0_axi_periph1_M00_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M00_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M00_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ps8_0_axi_periph1_M00_AXI_ARLOCK : STD_LOGIC;
  signal ps8_0_axi_periph1_M00_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M00_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M00_AXI_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M00_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M00_AXI_AWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal ps8_0_axi_periph1_M00_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M00_AXI_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M00_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ps8_0_axi_periph1_M00_AXI_AWLOCK : STD_LOGIC;
  signal ps8_0_axi_periph1_M00_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M00_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M00_AXI_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M00_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M00_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M00_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M00_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M00_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph1_M00_AXI_RLAST : STD_LOGIC;
  signal ps8_0_axi_periph1_M00_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M00_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M00_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M00_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph1_M00_AXI_WLAST : STD_LOGIC;
  signal ps8_0_axi_periph1_M00_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M00_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M00_AXI_WVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M01_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph1_M01_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M01_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M01_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph1_M01_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M01_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M01_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M01_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M01_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M01_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph1_M01_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M01_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M01_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M01_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph1_M01_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M01_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M01_AXI_WVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M02_AXI_ARADDR : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal ps8_0_axi_periph1_M02_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M02_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M02_AXI_AWADDR : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal ps8_0_axi_periph1_M02_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M02_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M02_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M02_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M02_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M02_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph1_M02_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M02_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M02_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M02_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph1_M02_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M02_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M02_AXI_WVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_ARADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARLOCK : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_AWADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWLOCK : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_RLAST : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_WLAST : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M03_AXI_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph1_M03_AXI_WVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M04_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M04_AXI_ARID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ps8_0_axi_periph1_M04_AXI_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ps8_0_axi_periph1_M04_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M04_AXI_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M04_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M04_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph1_M04_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M04_AXI_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M04_AXI_AWID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ps8_0_axi_periph1_M04_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ps8_0_axi_periph1_M04_AXI_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ps8_0_axi_periph1_M04_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M04_AXI_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M04_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M04_AXI_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M04_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M04_AXI_BID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ps8_0_axi_periph1_M04_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M04_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M04_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M04_AXI_RID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ps8_0_axi_periph1_M04_AXI_RLAST : STD_LOGIC;
  signal ps8_0_axi_periph1_M04_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M04_AXI_WDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal ps8_0_axi_periph1_M04_AXI_WLAST : STD_LOGIC;
  signal ps8_0_axi_periph1_M04_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M04_AXI_WSTRB : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal ps8_0_axi_periph1_M04_AXI_WVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M04_AXI_araddr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph1_M04_AXI_arburst : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M04_AXI_arlen : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ps8_0_axi_periph1_M04_AXI_arsize : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M04_AXI_arvalid : STD_LOGIC;
  signal ps8_0_axi_periph1_M04_AXI_rready : STD_LOGIC;
  signal ps8_0_axi_periph1_M05_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph1_M05_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M05_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M05_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M05_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph1_M05_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M05_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M05_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M05_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M05_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M05_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M05_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph1_M05_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M05_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M05_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M05_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph1_M05_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M05_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M05_AXI_WVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M06_AXI_ARADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ps8_0_axi_periph1_M06_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M06_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M06_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ps8_0_axi_periph1_M06_AXI_ARLOCK : STD_LOGIC;
  signal ps8_0_axi_periph1_M06_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M06_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M06_AXI_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M06_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M06_AXI_AWADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ps8_0_axi_periph1_M06_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M06_AXI_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M06_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ps8_0_axi_periph1_M06_AXI_AWLOCK : STD_LOGIC;
  signal ps8_0_axi_periph1_M06_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M06_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M06_AXI_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M06_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M06_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M06_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M06_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M06_AXI_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal ps8_0_axi_periph1_M06_AXI_RLAST : STD_LOGIC;
  signal ps8_0_axi_periph1_M06_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M06_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M06_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M06_AXI_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal ps8_0_axi_periph1_M06_AXI_WLAST : STD_LOGIC;
  signal ps8_0_axi_periph1_M06_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M06_AXI_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph1_M06_AXI_WVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M07_AXI_ARADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal ps8_0_axi_periph1_M07_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M07_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M07_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ps8_0_axi_periph1_M07_AXI_ARLOCK : STD_LOGIC;
  signal ps8_0_axi_periph1_M07_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M07_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M07_AXI_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M07_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M07_AXI_AWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal ps8_0_axi_periph1_M07_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M07_AXI_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M07_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ps8_0_axi_periph1_M07_AXI_AWLOCK : STD_LOGIC;
  signal ps8_0_axi_periph1_M07_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M07_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M07_AXI_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M07_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M07_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M07_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M07_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M07_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph1_M07_AXI_RLAST : STD_LOGIC;
  signal ps8_0_axi_periph1_M07_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M07_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M07_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M07_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph1_M07_AXI_WLAST : STD_LOGIC;
  signal ps8_0_axi_periph1_M07_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M07_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M07_AXI_WVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M08_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph1_M08_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M08_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M08_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph1_M08_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M08_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M08_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M08_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M08_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M08_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph1_M08_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M08_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M08_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M08_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph1_M08_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M08_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M08_AXI_WVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M09_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M09_AXI_WVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph1_M10_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph1_M10_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M10_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph1_M10_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M10_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph1_M10_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M10_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M10_AXI_WVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M11_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph1_M11_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M11_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M11_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M11_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph1_M11_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M11_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M11_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M11_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M11_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M11_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M11_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph1_M11_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M11_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M11_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M11_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph1_M11_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M11_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M11_AXI_WVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M12_AXI_ARADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ps8_0_axi_periph1_M12_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M12_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M12_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ps8_0_axi_periph1_M12_AXI_ARLOCK : STD_LOGIC;
  signal ps8_0_axi_periph1_M12_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M12_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M12_AXI_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M12_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M12_AXI_AWADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ps8_0_axi_periph1_M12_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M12_AXI_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M12_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ps8_0_axi_periph1_M12_AXI_AWLOCK : STD_LOGIC;
  signal ps8_0_axi_periph1_M12_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M12_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M12_AXI_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M12_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M12_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M12_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M12_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M12_AXI_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal ps8_0_axi_periph1_M12_AXI_RLAST : STD_LOGIC;
  signal ps8_0_axi_periph1_M12_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M12_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M12_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M12_AXI_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal ps8_0_axi_periph1_M12_AXI_WLAST : STD_LOGIC;
  signal ps8_0_axi_periph1_M12_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M12_AXI_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph1_M12_AXI_WVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M13_AXI_ARADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal ps8_0_axi_periph1_M13_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M13_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M13_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ps8_0_axi_periph1_M13_AXI_ARLOCK : STD_LOGIC;
  signal ps8_0_axi_periph1_M13_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M13_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M13_AXI_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M13_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M13_AXI_AWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal ps8_0_axi_periph1_M13_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M13_AXI_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M13_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ps8_0_axi_periph1_M13_AXI_AWLOCK : STD_LOGIC;
  signal ps8_0_axi_periph1_M13_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M13_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M13_AXI_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M13_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M13_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M13_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M13_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M13_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph1_M13_AXI_RLAST : STD_LOGIC;
  signal ps8_0_axi_periph1_M13_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M13_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M13_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M13_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph1_M13_AXI_WLAST : STD_LOGIC;
  signal ps8_0_axi_periph1_M13_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M13_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M13_AXI_WVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M14_AXI_ARADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal ps8_0_axi_periph1_M14_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M14_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M14_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ps8_0_axi_periph1_M14_AXI_ARLOCK : STD_LOGIC;
  signal ps8_0_axi_periph1_M14_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M14_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M14_AXI_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M14_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M14_AXI_AWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal ps8_0_axi_periph1_M14_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M14_AXI_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M14_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ps8_0_axi_periph1_M14_AXI_AWLOCK : STD_LOGIC;
  signal ps8_0_axi_periph1_M14_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M14_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M14_AXI_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph1_M14_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M14_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M14_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M14_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M14_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph1_M14_AXI_RLAST : STD_LOGIC;
  signal ps8_0_axi_periph1_M14_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M14_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M14_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M14_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph1_M14_AXI_WLAST : STD_LOGIC;
  signal ps8_0_axi_periph1_M14_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M14_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M14_AXI_WVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M15_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph1_M15_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M15_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M15_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph1_M15_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M15_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M15_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M15_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M15_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M15_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph1_M15_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M15_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph1_M15_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph1_M15_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph1_M15_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph1_M15_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph1_M15_AXI_WVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M00_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph2_M00_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M00_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M00_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph2_M00_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M00_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M00_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M00_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph2_M00_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M00_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph2_M00_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M00_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph2_M00_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M00_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph2_M00_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M00_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph2_M00_AXI_WVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M01_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph2_M01_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph2_M01_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M01_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M01_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph2_M01_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph2_M01_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M01_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M01_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M01_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph2_M01_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M01_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph2_M01_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M01_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph2_M01_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M01_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph2_M01_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M01_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph2_M01_AXI_WVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M02_AXI_ARADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ps8_0_axi_periph2_M02_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph2_M02_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph2_M02_AXI_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph2_M02_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ps8_0_axi_periph2_M02_AXI_ARLOCK : STD_LOGIC;
  signal ps8_0_axi_periph2_M02_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph2_M02_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M02_AXI_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph2_M02_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M02_AXI_AWADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ps8_0_axi_periph2_M02_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph2_M02_AXI_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph2_M02_AXI_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph2_M02_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ps8_0_axi_periph2_M02_AXI_AWLOCK : STD_LOGIC;
  signal ps8_0_axi_periph2_M02_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph2_M02_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M02_AXI_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph2_M02_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M02_AXI_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph2_M02_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M02_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph2_M02_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M02_AXI_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal ps8_0_axi_periph2_M02_AXI_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph2_M02_AXI_RLAST : STD_LOGIC;
  signal ps8_0_axi_periph2_M02_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M02_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph2_M02_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M02_AXI_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal ps8_0_axi_periph2_M02_AXI_WLAST : STD_LOGIC;
  signal ps8_0_axi_periph2_M02_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M02_AXI_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ps8_0_axi_periph2_M02_AXI_WVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M03_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph2_M03_AXI_WVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M04_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph2_M04_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph2_M04_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M04_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M04_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph2_M04_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph2_M04_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M04_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M04_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M04_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph2_M04_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M04_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph2_M04_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M04_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph2_M04_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M04_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph2_M04_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M04_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph2_M04_AXI_WVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M05_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph2_M05_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph2_M05_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M05_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M05_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph2_M05_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph2_M05_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M05_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M05_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M05_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph2_M05_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M05_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph2_M05_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M05_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph2_M05_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M05_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph2_M05_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M05_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph2_M05_AXI_WVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M06_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph2_M06_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph2_M06_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M06_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M06_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph2_M06_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ps8_0_axi_periph2_M06_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M06_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M06_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M06_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph2_M06_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M06_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph2_M06_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M06_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph2_M06_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph2_M06_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph2_M06_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph2_M06_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ps8_0_axi_periph2_M06_AXI_WVALID : STD_LOGIC;
  signal read_machine_dout1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal read_machine_q : STD_LOGIC;
  signal refresh_machine_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal refresh_machine_THRESH0 : STD_LOGIC;
  signal rst_125MHz_bus_struct_reset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_125MHz_peripheral_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_ps8_0_99M1_peripheral_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_ps8_0_99M_interconnect_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_ps8_0_99M_peripheral_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal slice_chan2_Dout : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal slice_chan4_Dout : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal start_1 : STD_LOGIC;
  signal start_2 : STD_LOGIC;
  signal start_3 : STD_LOGIC;
  signal sysref_in_1_diff_n : STD_LOGIC;
  signal sysref_in_1_diff_p : STD_LOGIC;
  signal usp_rf_data_converter_0_clk_dac1 : STD_LOGIC;
  signal usp_rf_data_converter_0_m00_axis_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal usp_rf_data_converter_0_m01_axis_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal usp_rf_data_converter_0_m02_axis_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal usp_rf_data_converter_0_m03_axis_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal usp_rf_data_converter_0_m10_axis_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal usp_rf_data_converter_0_m12_axis_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal usp_rf_data_converter_0_vout10_V_N : STD_LOGIC;
  signal usp_rf_data_converter_0_vout10_V_P : STD_LOGIC;
  signal usp_rf_data_converter_0_vout11_V_N : STD_LOGIC;
  signal usp_rf_data_converter_0_vout11_V_P : STD_LOGIC;
  signal usp_rf_data_converter_0_vout12_V_N : STD_LOGIC;
  signal usp_rf_data_converter_0_vout12_V_P : STD_LOGIC;
  signal usp_rf_data_converter_0_vout13_V_N : STD_LOGIC;
  signal usp_rf_data_converter_0_vout13_V_P : STD_LOGIC;
  signal vin0_01_1_V_N : STD_LOGIC;
  signal vin0_01_1_V_P : STD_LOGIC;
  signal vin0_23_1_V_N : STD_LOGIC;
  signal vin0_23_1_V_P : STD_LOGIC;
  signal vin1_01_1_V_N : STD_LOGIC;
  signal vin1_01_1_V_P : STD_LOGIC;
  signal vin1_23_1_V_N : STD_LOGIC;
  signal vin1_23_1_V_P : STD_LOGIC;
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_0_dout1 : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal xlslice_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_1_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARLOCK : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARREADY : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARVALID : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWLOCK : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWREADY : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWVALID : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_BREADY : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_BVALID : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RLAST : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RREADY : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RVALID : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WLAST : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WREADY : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WVALID : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARLOCK : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARREADY : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARVALID : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWLOCK : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWREADY : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWVALID : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_BREADY : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_BVALID : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_RLAST : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_RREADY : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_RVALID : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_WLAST : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_WREADY : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_WVALID : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_ARLOCK : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_ARREADY : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_ARVALID : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_AWLOCK : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_AWREADY : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_AWVALID : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_BREADY : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_BVALID : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_RLAST : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_RREADY : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_RVALID : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_WLAST : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_WREADY : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_WVALID : STD_LOGIC;
  signal zynq_ultra_ps_e_0_pl_clk0 : STD_LOGIC;
  signal zynq_ultra_ps_e_0_pl_resetn0 : STD_LOGIC;
  signal NLW_clk_wiz_1_clk_out2_UNCONNECTED : STD_LOGIC;
  signal NLW_ddr4_0_addn_ui_clkout1_UNCONNECTED : STD_LOGIC;
  signal NLW_ddr4_0_c0_ddr4_ui_clk_sync_rst_UNCONNECTED : STD_LOGIC;
  signal NLW_ddr4_0_dbg_clk_UNCONNECTED : STD_LOGIC;
  signal NLW_ddr4_0_dbg_bus_UNCONNECTED : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal NLW_rst_125MHz_mb_reset_UNCONNECTED : STD_LOGIC;
  signal NLW_rst_125MHz_peripheral_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_256MHz_mb_reset_UNCONNECTED : STD_LOGIC;
  signal NLW_rst_256MHz_bus_struct_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_256MHz_interconnect_aresetn_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_256MHz_peripheral_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_ps8_0_99M_mb_reset_UNCONNECTED : STD_LOGIC;
  signal NLW_rst_ps8_0_99M_bus_struct_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_ps8_0_99M_peripheral_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_usp_rf_data_converter_0_clk_adc0_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_clk_adc1_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_irq_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_m00_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_m01_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_m02_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_m03_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_m10_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_m11_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_m12_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_m13_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_s10_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_s11_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_s12_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_s13_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_zynq_ultra_ps_e_0_emio_uart1_txd_UNCONNECTED : STD_LOGIC;
  signal NLW_zynq_ultra_ps_e_0_maxigp0_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_zynq_ultra_ps_e_0_maxigp0_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_zynq_ultra_ps_e_0_maxigp1_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_zynq_ultra_ps_e_0_maxigp1_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute x_interface_info : string;
  attribute x_interface_info of adc0_clk_clk_n : signal is "xilinx.com:interface:diff_clock:1.0 adc0_clk CLK_N";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of adc0_clk_clk_n : signal is "XIL_INTERFACENAME adc0_clk, CAN_DEBUG false, FREQ_HZ 409600000.0";
  attribute x_interface_info of adc0_clk_clk_p : signal is "xilinx.com:interface:diff_clock:1.0 adc0_clk CLK_P";
  attribute x_interface_info of adc1_clk_clk_n : signal is "xilinx.com:interface:diff_clock:1.0 adc1_clk CLK_N";
  attribute x_interface_parameter of adc1_clk_clk_n : signal is "XIL_INTERFACENAME adc1_clk, CAN_DEBUG false, FREQ_HZ 409600000.0";
  attribute x_interface_info of adc1_clk_clk_p : signal is "xilinx.com:interface:diff_clock:1.0 adc1_clk CLK_P";
  attribute x_interface_info of dac1_clk_clk_n : signal is "xilinx.com:interface:diff_clock:1.0 dac1_clk CLK_N";
  attribute x_interface_parameter of dac1_clk_clk_n : signal is "XIL_INTERFACENAME dac1_clk, CAN_DEBUG false, FREQ_HZ 409600000.0";
  attribute x_interface_info of dac1_clk_clk_p : signal is "xilinx.com:interface:diff_clock:1.0 dac1_clk CLK_P";
  attribute x_interface_info of ddr4_sdram_act_n : signal is "xilinx.com:interface:ddr4:1.0 ddr4_sdram ACT_N";
  attribute x_interface_parameter of ddr4_sdram_act_n : signal is "XIL_INTERFACENAME ddr4_sdram, AXI_ARBITRATION_SCHEME RD_PRI_REG, BURST_LENGTH 8, CAN_DEBUG false, CAS_LATENCY 18, CAS_WRITE_LATENCY 12, CS_ENABLED true, CUSTOM_PARTS no_file_loaded, DATA_MASK_ENABLED DM_NO_DBI, DATA_WIDTH 64, MEMORY_PART MT40A512M16HA-075E, MEMORY_TYPE Components, MEM_ADDR_MAP ROW_COLUMN_BANK, SLOT Single, TIMEPERIOD_PS 833";
  attribute x_interface_info of ddr4_sdram_bg : signal is "xilinx.com:interface:ddr4:1.0 ddr4_sdram BG";
  attribute x_interface_info of ddr4_sdram_ck_c : signal is "xilinx.com:interface:ddr4:1.0 ddr4_sdram CK_C";
  attribute x_interface_info of ddr4_sdram_ck_t : signal is "xilinx.com:interface:ddr4:1.0 ddr4_sdram CK_T";
  attribute x_interface_info of ddr4_sdram_cke : signal is "xilinx.com:interface:ddr4:1.0 ddr4_sdram CKE";
  attribute x_interface_info of ddr4_sdram_cs_n : signal is "xilinx.com:interface:ddr4:1.0 ddr4_sdram CS_N";
  attribute x_interface_info of ddr4_sdram_odt : signal is "xilinx.com:interface:ddr4:1.0 ddr4_sdram ODT";
  attribute x_interface_info of ddr4_sdram_reset_n : signal is "xilinx.com:interface:ddr4:1.0 ddr4_sdram RESET_N";
  attribute x_interface_info of default_sysclk1_300mhz_clk_n : signal is "xilinx.com:interface:diff_clock:1.0 default_sysclk1_300mhz CLK_N";
  attribute x_interface_parameter of default_sysclk1_300mhz_clk_n : signal is "XIL_INTERFACENAME default_sysclk1_300mhz, CAN_DEBUG false, FREQ_HZ 300000000";
  attribute x_interface_info of default_sysclk1_300mhz_clk_p : signal is "xilinx.com:interface:diff_clock:1.0 default_sysclk1_300mhz CLK_P";
  attribute x_interface_info of default_sysclk2_125mhz_clk_n : signal is "xilinx.com:interface:diff_clock:1.0 default_sysclk2_125mhz CLK_N";
  attribute x_interface_parameter of default_sysclk2_125mhz_clk_n : signal is "XIL_INTERFACENAME default_sysclk2_125mhz, CAN_DEBUG false, FREQ_HZ 125000000";
  attribute x_interface_info of default_sysclk2_125mhz_clk_p : signal is "xilinx.com:interface:diff_clock:1.0 default_sysclk2_125mhz CLK_P";
  attribute x_interface_info of sysref_in_diff_n : signal is "xilinx.com:display_usp_rf_data_converter:diff_pins:1.0 sysref_in diff_n";
  attribute x_interface_info of sysref_in_diff_p : signal is "xilinx.com:display_usp_rf_data_converter:diff_pins:1.0 sysref_in diff_p";
  attribute x_interface_info of vin0_01_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vin0_01 V_N";
  attribute x_interface_info of vin0_01_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vin0_01 V_P";
  attribute x_interface_info of vin0_23_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vin0_23 V_N";
  attribute x_interface_info of vin0_23_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vin0_23 V_P";
  attribute x_interface_info of vin1_01_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vin1_01 V_N";
  attribute x_interface_info of vin1_01_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vin1_01 V_P";
  attribute x_interface_info of vin1_23_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vin1_23 V_N";
  attribute x_interface_info of vin1_23_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vin1_23 V_P";
  attribute x_interface_info of vout10_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vout10_0 V_N";
  attribute x_interface_info of vout10_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vout10_0 V_P";
  attribute x_interface_info of vout11_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vout11_0 V_N";
  attribute x_interface_info of vout11_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vout11_0 V_P";
  attribute x_interface_info of vout12_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vout12_0 V_N";
  attribute x_interface_info of vout12_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vout12_0 V_P";
  attribute x_interface_info of vout13_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vout13_0 V_N";
  attribute x_interface_info of vout13_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vout13_0 V_P";
  attribute x_interface_info of ddr4_sdram_adr : signal is "xilinx.com:interface:ddr4:1.0 ddr4_sdram ADR";
  attribute x_interface_info of ddr4_sdram_ba : signal is "xilinx.com:interface:ddr4:1.0 ddr4_sdram BA";
  attribute x_interface_info of ddr4_sdram_dm_n : signal is "xilinx.com:interface:ddr4:1.0 ddr4_sdram DM_N";
  attribute x_interface_info of ddr4_sdram_dq : signal is "xilinx.com:interface:ddr4:1.0 ddr4_sdram DQ";
  attribute x_interface_info of ddr4_sdram_dqs_c : signal is "xilinx.com:interface:ddr4:1.0 ddr4_sdram DQS_C";
  attribute x_interface_info of ddr4_sdram_dqs_t : signal is "xilinx.com:interface:ddr4:1.0 ddr4_sdram DQS_T";
begin
  adc0_clk_1_CLK_N <= adc0_clk_clk_n;
  adc0_clk_1_CLK_P <= adc0_clk_clk_p;
  adc1_clk_1_CLK_N <= adc1_clk_clk_n;
  adc1_clk_1_CLK_P <= adc1_clk_clk_p;
  dac1_clk_1_1_CLK_N <= dac1_clk_clk_n;
  dac1_clk_1_1_CLK_P <= dac1_clk_clk_p;
  ddr4_sdram_act_n <= ddr4_0_C0_DDR4_ACT_N;
  ddr4_sdram_adr(16 downto 0) <= ddr4_0_C0_DDR4_ADR(16 downto 0);
  ddr4_sdram_ba(1 downto 0) <= ddr4_0_C0_DDR4_BA(1 downto 0);
  ddr4_sdram_bg <= ddr4_0_C0_DDR4_BG(0);
  ddr4_sdram_ck_c <= ddr4_0_C0_DDR4_CK_C(0);
  ddr4_sdram_ck_t <= ddr4_0_C0_DDR4_CK_T(0);
  ddr4_sdram_cke <= ddr4_0_C0_DDR4_CKE(0);
  ddr4_sdram_cs_n <= ddr4_0_C0_DDR4_CS_N(0);
  ddr4_sdram_odt <= ddr4_0_C0_DDR4_ODT(0);
  ddr4_sdram_reset_n <= ddr4_0_C0_DDR4_RESET_N;
  default_sysclk1_300mhz_1_CLK_N <= default_sysclk1_300mhz_clk_n;
  default_sysclk1_300mhz_1_CLK_P <= default_sysclk1_300mhz_clk_p;
  default_sysclk2_125mhz_1_CLK_N <= default_sysclk2_125mhz_clk_n;
  default_sysclk2_125mhz_1_CLK_P <= default_sysclk2_125mhz_clk_p;
  eth_mdc_0 <= ethernet_top_2_0_eth_mdc;
  eth_mdc_1 <= ethWrapPort1_eth_mdc_0;
  eth_mdc_2 <= ethWrapPort2_eth_mdc_0;
  eth_mdc_3 <= ethWrapPort3_eth_mdc_0;
  eth_rst_b_0 <= ethernet_top_2_0_eth_rst_b;
  eth_rst_b_1 <= ethWrapPort1_eth_rst_b_0;
  eth_rst_b_2 <= ethWrapPort2_eth_rst_b_0;
  eth_rst_b_3 <= ethWrapPort3_eth_rst_b_0;
  eth_rxck_0_0_1 <= eth_rxclk_1;
  eth_rxck_0_0_2 <= eth_rxclk_2;
  eth_rxck_0_0_3 <= eth_rxclk_3;
  eth_rxck_0_1 <= eth_rxclk_0;
  eth_rxctl_0_0_1 <= eth_rxctl_1;
  eth_rxctl_0_0_2 <= eth_rxctl_2;
  eth_rxctl_0_0_3 <= eth_rxctl_3;
  eth_rxctl_0_1 <= eth_rxctl_0;
  eth_rxd_0_0_1(3 downto 0) <= eth_rxd_1(3 downto 0);
  eth_rxd_0_0_2(3 downto 0) <= eth_rxd_2(3 downto 0);
  eth_rxd_0_0_3(3 downto 0) <= eth_rxd_3(3 downto 0);
  eth_rxd_0_1(3 downto 0) <= eth_rxd_0(3 downto 0);
  eth_txclk_0 <= ethernet_top_2_0_eth_txck;
  eth_txclk_1 <= ethWrapPort1_eth_txclk_0;
  eth_txclk_2 <= ethWrapPort2_eth_txclk_0;
  eth_txclk_3 <= ethWrapPort3_eth_txclk_0;
  eth_txctl_0 <= ethernet_top_2_0_eth_txctl;
  eth_txctl_1 <= ethWrapPort1_eth_txctl_0;
  eth_txctl_2 <= ethWrapPort2_eth_txctl_0;
  eth_txctl_3 <= ethWrapPort3_eth_txctl_0;
  eth_txd_0(3 downto 0) <= ethernet_top_2_0_eth_txd(3 downto 0);
  eth_txd_1(3 downto 0) <= ethWrapPort1_eth_txd_0(3 downto 0);
  eth_txd_2(3 downto 0) <= ethWrapPort2_eth_txd_0(3 downto 0);
  eth_txd_3(3 downto 0) <= ethWrapPort3_eth_txd_0(3 downto 0);
  sysref_in_1_diff_n <= sysref_in_diff_n;
  sysref_in_1_diff_p <= sysref_in_diff_p;
  vin0_01_1_V_N <= vin0_01_v_n;
  vin0_01_1_V_P <= vin0_01_v_p;
  vin0_23_1_V_N <= vin0_23_v_n;
  vin0_23_1_V_P <= vin0_23_v_p;
  vin1_01_1_V_N <= vin1_01_v_n;
  vin1_01_1_V_P <= vin1_01_v_p;
  vin1_23_1_V_N <= vin1_23_v_n;
  vin1_23_1_V_P <= vin1_23_v_p;
  vout10_0_v_n <= usp_rf_data_converter_0_vout10_V_N;
  vout10_0_v_p <= usp_rf_data_converter_0_vout10_V_P;
  vout11_0_v_n <= usp_rf_data_converter_0_vout11_V_N;
  vout11_0_v_p <= usp_rf_data_converter_0_vout11_V_P;
  vout12_0_v_n <= usp_rf_data_converter_0_vout12_V_N;
  vout12_0_v_p <= usp_rf_data_converter_0_vout12_V_P;
  vout13_0_v_n <= usp_rf_data_converter_0_vout13_V_N;
  vout13_0_v_p <= usp_rf_data_converter_0_vout13_V_P;
arburst: component bram_lutwave_arsize_0
     port map (
      dout(1 downto 0) => arsize1_dout(1 downto 0)
    );
arlen: component bram_lutwave_xlconstant_5_0
     port map (
      dout(7 downto 0) => arlen_dout(7 downto 0)
    );
arsize: component bram_lutwave_arlen_0
     port map (
      dout(2 downto 0) => arsize_dout(2 downto 0)
    );
axi_ddr4_mux: component bram_lutwave_axi_gpio_0_10
     port map (
      gpio2_io_o(31 downto 0) => axi_ddr4_mux_gpio2_io_o(31 downto 0),
      gpio_io_o(31 downto 0) => axi_ddr4_mux_gpio_io_o(31 downto 0),
      s_axi_aclk => eth_wrap_tx_clk125MHz,
      s_axi_araddr(8 downto 0) => ps8_0_axi_periph2_M00_AXI_ARADDR(8 downto 0),
      s_axi_aresetn => M04_ARESETN_1(0),
      s_axi_arready => ps8_0_axi_periph2_M00_AXI_ARREADY,
      s_axi_arvalid => ps8_0_axi_periph2_M00_AXI_ARVALID,
      s_axi_awaddr(8 downto 0) => ps8_0_axi_periph2_M00_AXI_AWADDR(8 downto 0),
      s_axi_awready => ps8_0_axi_periph2_M00_AXI_AWREADY,
      s_axi_awvalid => ps8_0_axi_periph2_M00_AXI_AWVALID,
      s_axi_bready => ps8_0_axi_periph2_M00_AXI_BREADY,
      s_axi_bresp(1 downto 0) => ps8_0_axi_periph2_M00_AXI_BRESP(1 downto 0),
      s_axi_bvalid => ps8_0_axi_periph2_M00_AXI_BVALID,
      s_axi_rdata(31 downto 0) => ps8_0_axi_periph2_M00_AXI_RDATA(31 downto 0),
      s_axi_rready => ps8_0_axi_periph2_M00_AXI_RREADY,
      s_axi_rresp(1 downto 0) => ps8_0_axi_periph2_M00_AXI_RRESP(1 downto 0),
      s_axi_rvalid => ps8_0_axi_periph2_M00_AXI_RVALID,
      s_axi_wdata(31 downto 0) => ps8_0_axi_periph2_M00_AXI_WDATA(31 downto 0),
      s_axi_wready => ps8_0_axi_periph2_M00_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => ps8_0_axi_periph2_M00_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => ps8_0_axi_periph2_M00_AXI_WVALID
    );
bool_true: component bram_lutwave_xlconstant_0_1
     port map (
      dout(0) => xlconstant_0_dout(0)
    );
chan1: entity work.chan1_imp_PZ81UC
     port map (
      In0(31 downto 0) => usp_rf_data_converter_0_m00_axis_tdata(31 downto 0),
      In1(31 downto 0) => usp_rf_data_converter_0_m01_axis_tdata(31 downto 0),
      Q(127 downto 0) => chan1_Q(127 downto 0),
      S00_AXI_araddr(39 downto 0) => ps8_0_axi_periph1_M09_AXI_ARADDR(39 downto 0),
      S00_AXI_arprot(2 downto 0) => ps8_0_axi_periph1_M09_AXI_ARPROT(2 downto 0),
      S00_AXI_arready => ps8_0_axi_periph1_M09_AXI_ARREADY,
      S00_AXI_arvalid => ps8_0_axi_periph1_M09_AXI_ARVALID,
      S00_AXI_awaddr(39 downto 0) => ps8_0_axi_periph1_M09_AXI_AWADDR(39 downto 0),
      S00_AXI_awprot(2 downto 0) => ps8_0_axi_periph1_M09_AXI_AWPROT(2 downto 0),
      S00_AXI_awready => ps8_0_axi_periph1_M09_AXI_AWREADY,
      S00_AXI_awvalid => ps8_0_axi_periph1_M09_AXI_AWVALID,
      S00_AXI_bready => ps8_0_axi_periph1_M09_AXI_BREADY,
      S00_AXI_bresp(1 downto 0) => ps8_0_axi_periph1_M09_AXI_BRESP(1 downto 0),
      S00_AXI_bvalid => ps8_0_axi_periph1_M09_AXI_BVALID,
      S00_AXI_rdata(31 downto 0) => ps8_0_axi_periph1_M09_AXI_RDATA(31 downto 0),
      S00_AXI_rready => ps8_0_axi_periph1_M09_AXI_RREADY,
      S00_AXI_rresp(1 downto 0) => ps8_0_axi_periph1_M09_AXI_RRESP(1 downto 0),
      S00_AXI_rvalid => ps8_0_axi_periph1_M09_AXI_RVALID,
      S00_AXI_wdata(31 downto 0) => ps8_0_axi_periph1_M09_AXI_WDATA(31 downto 0),
      S00_AXI_wready => ps8_0_axi_periph1_M09_AXI_WREADY,
      S00_AXI_wstrb(3 downto 0) => ps8_0_axi_periph1_M09_AXI_WSTRB(3 downto 0),
      S00_AXI_wvalid => ps8_0_axi_periph1_M09_AXI_WVALID,
      S_AXI1_araddr(14 downto 0) => ps8_0_axi_periph1_M03_AXI_ARADDR(14 downto 0),
      S_AXI1_arburst(1 downto 0) => ps8_0_axi_periph1_M03_AXI_ARBURST(1 downto 0),
      S_AXI1_arcache(3 downto 0) => ps8_0_axi_periph1_M03_AXI_ARCACHE(3 downto 0),
      S_AXI1_arlen(7 downto 0) => ps8_0_axi_periph1_M03_AXI_ARLEN(7 downto 0),
      S_AXI1_arlock => ps8_0_axi_periph1_M03_AXI_ARLOCK,
      S_AXI1_arprot(2 downto 0) => ps8_0_axi_periph1_M03_AXI_ARPROT(2 downto 0),
      S_AXI1_arready => ps8_0_axi_periph1_M03_AXI_ARREADY,
      S_AXI1_arsize(2 downto 0) => ps8_0_axi_periph1_M03_AXI_ARSIZE(2 downto 0),
      S_AXI1_arvalid => ps8_0_axi_periph1_M03_AXI_ARVALID,
      S_AXI1_awaddr(14 downto 0) => ps8_0_axi_periph1_M03_AXI_AWADDR(14 downto 0),
      S_AXI1_awburst(1 downto 0) => ps8_0_axi_periph1_M03_AXI_AWBURST(1 downto 0),
      S_AXI1_awcache(3 downto 0) => ps8_0_axi_periph1_M03_AXI_AWCACHE(3 downto 0),
      S_AXI1_awlen(7 downto 0) => ps8_0_axi_periph1_M03_AXI_AWLEN(7 downto 0),
      S_AXI1_awlock => ps8_0_axi_periph1_M03_AXI_AWLOCK,
      S_AXI1_awprot(2 downto 0) => ps8_0_axi_periph1_M03_AXI_AWPROT(2 downto 0),
      S_AXI1_awready => ps8_0_axi_periph1_M03_AXI_AWREADY,
      S_AXI1_awsize(2 downto 0) => ps8_0_axi_periph1_M03_AXI_AWSIZE(2 downto 0),
      S_AXI1_awvalid => ps8_0_axi_periph1_M03_AXI_AWVALID,
      S_AXI1_bready => ps8_0_axi_periph1_M03_AXI_BREADY,
      S_AXI1_bresp(1 downto 0) => ps8_0_axi_periph1_M03_AXI_BRESP(1 downto 0),
      S_AXI1_bvalid => ps8_0_axi_periph1_M03_AXI_BVALID,
      S_AXI1_rdata(127 downto 0) => ps8_0_axi_periph1_M03_AXI_RDATA(127 downto 0),
      S_AXI1_rlast => ps8_0_axi_periph1_M03_AXI_RLAST,
      S_AXI1_rready => ps8_0_axi_periph1_M03_AXI_RREADY,
      S_AXI1_rresp(1 downto 0) => ps8_0_axi_periph1_M03_AXI_RRESP(1 downto 0),
      S_AXI1_rvalid => ps8_0_axi_periph1_M03_AXI_RVALID,
      S_AXI1_wdata(127 downto 0) => ps8_0_axi_periph1_M03_AXI_WDATA(127 downto 0),
      S_AXI1_wlast => ps8_0_axi_periph1_M03_AXI_WLAST,
      S_AXI1_wready => ps8_0_axi_periph1_M03_AXI_WREADY,
      S_AXI1_wstrb(15 downto 0) => ps8_0_axi_periph1_M03_AXI_WSTRB(15 downto 0),
      S_AXI1_wvalid => ps8_0_axi_periph1_M03_AXI_WVALID,
      S_AXI2_araddr(12 downto 0) => ps8_0_axi_periph1_M14_AXI_ARADDR(12 downto 0),
      S_AXI2_arburst(1 downto 0) => ps8_0_axi_periph1_M14_AXI_ARBURST(1 downto 0),
      S_AXI2_arcache(3 downto 0) => ps8_0_axi_periph1_M14_AXI_ARCACHE(3 downto 0),
      S_AXI2_arlen(7 downto 0) => ps8_0_axi_periph1_M14_AXI_ARLEN(7 downto 0),
      S_AXI2_arlock => ps8_0_axi_periph1_M14_AXI_ARLOCK,
      S_AXI2_arprot(2 downto 0) => ps8_0_axi_periph1_M14_AXI_ARPROT(2 downto 0),
      S_AXI2_arready => ps8_0_axi_periph1_M14_AXI_ARREADY,
      S_AXI2_arsize(2 downto 0) => ps8_0_axi_periph1_M14_AXI_ARSIZE(2 downto 0),
      S_AXI2_arvalid => ps8_0_axi_periph1_M14_AXI_ARVALID,
      S_AXI2_awaddr(12 downto 0) => ps8_0_axi_periph1_M14_AXI_AWADDR(12 downto 0),
      S_AXI2_awburst(1 downto 0) => ps8_0_axi_periph1_M14_AXI_AWBURST(1 downto 0),
      S_AXI2_awcache(3 downto 0) => ps8_0_axi_periph1_M14_AXI_AWCACHE(3 downto 0),
      S_AXI2_awlen(7 downto 0) => ps8_0_axi_periph1_M14_AXI_AWLEN(7 downto 0),
      S_AXI2_awlock => ps8_0_axi_periph1_M14_AXI_AWLOCK,
      S_AXI2_awprot(2 downto 0) => ps8_0_axi_periph1_M14_AXI_AWPROT(2 downto 0),
      S_AXI2_awready => ps8_0_axi_periph1_M14_AXI_AWREADY,
      S_AXI2_awsize(2 downto 0) => ps8_0_axi_periph1_M14_AXI_AWSIZE(2 downto 0),
      S_AXI2_awvalid => ps8_0_axi_periph1_M14_AXI_AWVALID,
      S_AXI2_bready => ps8_0_axi_periph1_M14_AXI_BREADY,
      S_AXI2_bresp(1 downto 0) => ps8_0_axi_periph1_M14_AXI_BRESP(1 downto 0),
      S_AXI2_bvalid => ps8_0_axi_periph1_M14_AXI_BVALID,
      S_AXI2_rdata(31 downto 0) => ps8_0_axi_periph1_M14_AXI_RDATA(31 downto 0),
      S_AXI2_rlast => ps8_0_axi_periph1_M14_AXI_RLAST,
      S_AXI2_rready => ps8_0_axi_periph1_M14_AXI_RREADY,
      S_AXI2_rresp(1 downto 0) => ps8_0_axi_periph1_M14_AXI_RRESP(1 downto 0),
      S_AXI2_rvalid => ps8_0_axi_periph1_M14_AXI_RVALID,
      S_AXI2_wdata(31 downto 0) => ps8_0_axi_periph1_M14_AXI_WDATA(31 downto 0),
      S_AXI2_wlast => ps8_0_axi_periph1_M14_AXI_WLAST,
      S_AXI2_wready => ps8_0_axi_periph1_M14_AXI_WREADY,
      S_AXI2_wstrb(3 downto 0) => ps8_0_axi_periph1_M14_AXI_WSTRB(3 downto 0),
      S_AXI2_wvalid => ps8_0_axi_periph1_M14_AXI_WVALID,
      S_AXI_araddr(39 downto 0) => ps8_0_axi_periph1_M10_AXI_ARADDR(39 downto 0),
      S_AXI_arready => ps8_0_axi_periph1_M10_AXI_ARREADY,
      S_AXI_arvalid => ps8_0_axi_periph1_M10_AXI_ARVALID,
      S_AXI_awaddr(39 downto 0) => ps8_0_axi_periph1_M10_AXI_AWADDR(39 downto 0),
      S_AXI_awready => ps8_0_axi_periph1_M10_AXI_AWREADY,
      S_AXI_awvalid => ps8_0_axi_periph1_M10_AXI_AWVALID,
      S_AXI_bready => ps8_0_axi_periph1_M10_AXI_BREADY,
      S_AXI_bresp(1 downto 0) => ps8_0_axi_periph1_M10_AXI_BRESP(1 downto 0),
      S_AXI_bvalid => ps8_0_axi_periph1_M10_AXI_BVALID,
      S_AXI_rdata(31 downto 0) => ps8_0_axi_periph1_M10_AXI_RDATA(31 downto 0),
      S_AXI_rready => ps8_0_axi_periph1_M10_AXI_RREADY,
      S_AXI_rresp(1 downto 0) => ps8_0_axi_periph1_M10_AXI_RRESP(1 downto 0),
      S_AXI_rvalid => ps8_0_axi_periph1_M10_AXI_RVALID,
      S_AXI_wdata(31 downto 0) => ps8_0_axi_periph1_M10_AXI_WDATA(31 downto 0),
      S_AXI_wready => ps8_0_axi_periph1_M10_AXI_WREADY,
      S_AXI_wstrb(3 downto 0) => ps8_0_axi_periph1_M10_AXI_WSTRB(3 downto 0),
      S_AXI_wvalid => ps8_0_axi_periph1_M10_AXI_WVALID,
      accum_snap_sync => chan1_accum_snap_sync,
      s00_axi_aclk => clk_wiz_0_clk_out1,
      s_axi_aclk => zynq_ultra_ps_e_0_pl_clk0,
      s_axi_aresetn => rst_ps8_0_99M_peripheral_aresetn(0),
      s_axi_aresetn1 => rst_ps8_0_99M1_peripheral_aresetn(0)
    );
chan1ts: entity work.chan1ts_imp_18EZ7L5
     port map (
      CLK => clk_wiz_0_clk_out1,
      Din(127 downto 0) => slice_chan4_Dout(127 downto 0),
      z(63 downto 0) => mux_0_z(63 downto 0)
    );
chan2: entity work.chan2_imp_1Q9MWEY
     port map (
      In0(31 downto 0) => usp_rf_data_converter_0_m02_axis_tdata(31 downto 0),
      In1(31 downto 0) => usp_rf_data_converter_0_m03_axis_tdata(31 downto 0),
      Q(127 downto 0) => dina_1(127 downto 0),
      S00_AXI_araddr(39 downto 0) => ps8_0_axi_periph1_M05_AXI_ARADDR(39 downto 0),
      S00_AXI_arprot(2 downto 0) => ps8_0_axi_periph1_M05_AXI_ARPROT(2 downto 0),
      S00_AXI_arready => ps8_0_axi_periph1_M05_AXI_ARREADY,
      S00_AXI_arvalid => ps8_0_axi_periph1_M05_AXI_ARVALID,
      S00_AXI_awaddr(39 downto 0) => ps8_0_axi_periph1_M05_AXI_AWADDR(39 downto 0),
      S00_AXI_awprot(2 downto 0) => ps8_0_axi_periph1_M05_AXI_AWPROT(2 downto 0),
      S00_AXI_awready => ps8_0_axi_periph1_M05_AXI_AWREADY,
      S00_AXI_awvalid => ps8_0_axi_periph1_M05_AXI_AWVALID,
      S00_AXI_bready => ps8_0_axi_periph1_M05_AXI_BREADY,
      S00_AXI_bresp(1 downto 0) => ps8_0_axi_periph1_M05_AXI_BRESP(1 downto 0),
      S00_AXI_bvalid => ps8_0_axi_periph1_M05_AXI_BVALID,
      S00_AXI_rdata(31 downto 0) => ps8_0_axi_periph1_M05_AXI_RDATA(31 downto 0),
      S00_AXI_rready => ps8_0_axi_periph1_M05_AXI_RREADY,
      S00_AXI_rresp(1 downto 0) => ps8_0_axi_periph1_M05_AXI_RRESP(1 downto 0),
      S00_AXI_rvalid => ps8_0_axi_periph1_M05_AXI_RVALID,
      S00_AXI_wdata(31 downto 0) => ps8_0_axi_periph1_M05_AXI_WDATA(31 downto 0),
      S00_AXI_wready => ps8_0_axi_periph1_M05_AXI_WREADY,
      S00_AXI_wstrb(3 downto 0) => ps8_0_axi_periph1_M05_AXI_WSTRB(3 downto 0),
      S00_AXI_wvalid => ps8_0_axi_periph1_M05_AXI_WVALID,
      S_AXI1_araddr(14 downto 0) => ps8_0_axi_periph1_M06_AXI_ARADDR(14 downto 0),
      S_AXI1_arburst(1 downto 0) => ps8_0_axi_periph1_M06_AXI_ARBURST(1 downto 0),
      S_AXI1_arcache(3 downto 0) => ps8_0_axi_periph1_M06_AXI_ARCACHE(3 downto 0),
      S_AXI1_arlen(7 downto 0) => ps8_0_axi_periph1_M06_AXI_ARLEN(7 downto 0),
      S_AXI1_arlock => ps8_0_axi_periph1_M06_AXI_ARLOCK,
      S_AXI1_arprot(2 downto 0) => ps8_0_axi_periph1_M06_AXI_ARPROT(2 downto 0),
      S_AXI1_arready => ps8_0_axi_periph1_M06_AXI_ARREADY,
      S_AXI1_arsize(2 downto 0) => ps8_0_axi_periph1_M06_AXI_ARSIZE(2 downto 0),
      S_AXI1_arvalid => ps8_0_axi_periph1_M06_AXI_ARVALID,
      S_AXI1_awaddr(14 downto 0) => ps8_0_axi_periph1_M06_AXI_AWADDR(14 downto 0),
      S_AXI1_awburst(1 downto 0) => ps8_0_axi_periph1_M06_AXI_AWBURST(1 downto 0),
      S_AXI1_awcache(3 downto 0) => ps8_0_axi_periph1_M06_AXI_AWCACHE(3 downto 0),
      S_AXI1_awlen(7 downto 0) => ps8_0_axi_periph1_M06_AXI_AWLEN(7 downto 0),
      S_AXI1_awlock => ps8_0_axi_periph1_M06_AXI_AWLOCK,
      S_AXI1_awprot(2 downto 0) => ps8_0_axi_periph1_M06_AXI_AWPROT(2 downto 0),
      S_AXI1_awready => ps8_0_axi_periph1_M06_AXI_AWREADY,
      S_AXI1_awsize(2 downto 0) => ps8_0_axi_periph1_M06_AXI_AWSIZE(2 downto 0),
      S_AXI1_awvalid => ps8_0_axi_periph1_M06_AXI_AWVALID,
      S_AXI1_bready => ps8_0_axi_periph1_M06_AXI_BREADY,
      S_AXI1_bresp(1 downto 0) => ps8_0_axi_periph1_M06_AXI_BRESP(1 downto 0),
      S_AXI1_bvalid => ps8_0_axi_periph1_M06_AXI_BVALID,
      S_AXI1_rdata(127 downto 0) => ps8_0_axi_periph1_M06_AXI_RDATA(127 downto 0),
      S_AXI1_rlast => ps8_0_axi_periph1_M06_AXI_RLAST,
      S_AXI1_rready => ps8_0_axi_periph1_M06_AXI_RREADY,
      S_AXI1_rresp(1 downto 0) => ps8_0_axi_periph1_M06_AXI_RRESP(1 downto 0),
      S_AXI1_rvalid => ps8_0_axi_periph1_M06_AXI_RVALID,
      S_AXI1_wdata(127 downto 0) => ps8_0_axi_periph1_M06_AXI_WDATA(127 downto 0),
      S_AXI1_wlast => ps8_0_axi_periph1_M06_AXI_WLAST,
      S_AXI1_wready => ps8_0_axi_periph1_M06_AXI_WREADY,
      S_AXI1_wstrb(15 downto 0) => ps8_0_axi_periph1_M06_AXI_WSTRB(15 downto 0),
      S_AXI1_wvalid => ps8_0_axi_periph1_M06_AXI_WVALID,
      S_AXI2_araddr(12 downto 0) => ps8_0_axi_periph1_M00_AXI_ARADDR(12 downto 0),
      S_AXI2_arburst(1 downto 0) => ps8_0_axi_periph1_M00_AXI_ARBURST(1 downto 0),
      S_AXI2_arcache(3 downto 0) => ps8_0_axi_periph1_M00_AXI_ARCACHE(3 downto 0),
      S_AXI2_arlen(7 downto 0) => ps8_0_axi_periph1_M00_AXI_ARLEN(7 downto 0),
      S_AXI2_arlock => ps8_0_axi_periph1_M00_AXI_ARLOCK,
      S_AXI2_arprot(2 downto 0) => ps8_0_axi_periph1_M00_AXI_ARPROT(2 downto 0),
      S_AXI2_arready => ps8_0_axi_periph1_M00_AXI_ARREADY,
      S_AXI2_arsize(2 downto 0) => ps8_0_axi_periph1_M00_AXI_ARSIZE(2 downto 0),
      S_AXI2_arvalid => ps8_0_axi_periph1_M00_AXI_ARVALID,
      S_AXI2_awaddr(12 downto 0) => ps8_0_axi_periph1_M00_AXI_AWADDR(12 downto 0),
      S_AXI2_awburst(1 downto 0) => ps8_0_axi_periph1_M00_AXI_AWBURST(1 downto 0),
      S_AXI2_awcache(3 downto 0) => ps8_0_axi_periph1_M00_AXI_AWCACHE(3 downto 0),
      S_AXI2_awlen(7 downto 0) => ps8_0_axi_periph1_M00_AXI_AWLEN(7 downto 0),
      S_AXI2_awlock => ps8_0_axi_periph1_M00_AXI_AWLOCK,
      S_AXI2_awprot(2 downto 0) => ps8_0_axi_periph1_M00_AXI_AWPROT(2 downto 0),
      S_AXI2_awready => ps8_0_axi_periph1_M00_AXI_AWREADY,
      S_AXI2_awsize(2 downto 0) => ps8_0_axi_periph1_M00_AXI_AWSIZE(2 downto 0),
      S_AXI2_awvalid => ps8_0_axi_periph1_M00_AXI_AWVALID,
      S_AXI2_bready => ps8_0_axi_periph1_M00_AXI_BREADY,
      S_AXI2_bresp(1 downto 0) => ps8_0_axi_periph1_M00_AXI_BRESP(1 downto 0),
      S_AXI2_bvalid => ps8_0_axi_periph1_M00_AXI_BVALID,
      S_AXI2_rdata(31 downto 0) => ps8_0_axi_periph1_M00_AXI_RDATA(31 downto 0),
      S_AXI2_rlast => ps8_0_axi_periph1_M00_AXI_RLAST,
      S_AXI2_rready => ps8_0_axi_periph1_M00_AXI_RREADY,
      S_AXI2_rresp(1 downto 0) => ps8_0_axi_periph1_M00_AXI_RRESP(1 downto 0),
      S_AXI2_rvalid => ps8_0_axi_periph1_M00_AXI_RVALID,
      S_AXI2_wdata(31 downto 0) => ps8_0_axi_periph1_M00_AXI_WDATA(31 downto 0),
      S_AXI2_wlast => ps8_0_axi_periph1_M00_AXI_WLAST,
      S_AXI2_wready => ps8_0_axi_periph1_M00_AXI_WREADY,
      S_AXI2_wstrb(3 downto 0) => ps8_0_axi_periph1_M00_AXI_WSTRB(3 downto 0),
      S_AXI2_wvalid => ps8_0_axi_periph1_M00_AXI_WVALID,
      S_AXI_araddr(39 downto 0) => ps8_0_axi_periph1_M01_AXI_ARADDR(39 downto 0),
      S_AXI_arready => ps8_0_axi_periph1_M01_AXI_ARREADY,
      S_AXI_arvalid => ps8_0_axi_periph1_M01_AXI_ARVALID,
      S_AXI_awaddr(39 downto 0) => ps8_0_axi_periph1_M01_AXI_AWADDR(39 downto 0),
      S_AXI_awready => ps8_0_axi_periph1_M01_AXI_AWREADY,
      S_AXI_awvalid => ps8_0_axi_periph1_M01_AXI_AWVALID,
      S_AXI_bready => ps8_0_axi_periph1_M01_AXI_BREADY,
      S_AXI_bresp(1 downto 0) => ps8_0_axi_periph1_M01_AXI_BRESP(1 downto 0),
      S_AXI_bvalid => ps8_0_axi_periph1_M01_AXI_BVALID,
      S_AXI_rdata(31 downto 0) => ps8_0_axi_periph1_M01_AXI_RDATA(31 downto 0),
      S_AXI_rready => ps8_0_axi_periph1_M01_AXI_RREADY,
      S_AXI_rresp(1 downto 0) => ps8_0_axi_periph1_M01_AXI_RRESP(1 downto 0),
      S_AXI_rvalid => ps8_0_axi_periph1_M01_AXI_RVALID,
      S_AXI_wdata(31 downto 0) => ps8_0_axi_periph1_M01_AXI_WDATA(31 downto 0),
      S_AXI_wready => ps8_0_axi_periph1_M01_AXI_WREADY,
      S_AXI_wstrb(3 downto 0) => ps8_0_axi_periph1_M01_AXI_WSTRB(3 downto 0),
      S_AXI_wvalid => ps8_0_axi_periph1_M01_AXI_WVALID,
      accum_snap_sync => start_1,
      s00_axi_aclk => clk_wiz_0_clk_out1,
      s_axi_aclk => zynq_ultra_ps_e_0_pl_clk0,
      s_axi_aresetn => rst_ps8_0_99M_peripheral_aresetn(0),
      s_axi_aresetn1 => rst_ps8_0_99M1_peripheral_aresetn(0)
    );
chan2ts: entity work.chan2ts_imp_1D846DS
     port map (
      CLK => clk_wiz_0_clk_out1,
      Din(127 downto 0) => slice_chan2_Dout(127 downto 0),
      z(63 downto 0) => chan2ts_z(63 downto 0)
    );
chan3: entity work.chan3_imp_H75UZJ
     port map (
      In0(31 downto 0) => usp_rf_data_converter_0_m10_axis_tdata(31 downto 0),
      In1(31 downto 0) => In1_1(31 downto 0),
      Q(127 downto 0) => dina_2(127 downto 0),
      S00_AXI_araddr(39 downto 0) => ps8_0_axi_periph1_M11_AXI_ARADDR(39 downto 0),
      S00_AXI_arprot(2 downto 0) => ps8_0_axi_periph1_M11_AXI_ARPROT(2 downto 0),
      S00_AXI_arready => ps8_0_axi_periph1_M11_AXI_ARREADY,
      S00_AXI_arvalid => ps8_0_axi_periph1_M11_AXI_ARVALID,
      S00_AXI_awaddr(39 downto 0) => ps8_0_axi_periph1_M11_AXI_AWADDR(39 downto 0),
      S00_AXI_awprot(2 downto 0) => ps8_0_axi_periph1_M11_AXI_AWPROT(2 downto 0),
      S00_AXI_awready => ps8_0_axi_periph1_M11_AXI_AWREADY,
      S00_AXI_awvalid => ps8_0_axi_periph1_M11_AXI_AWVALID,
      S00_AXI_bready => ps8_0_axi_periph1_M11_AXI_BREADY,
      S00_AXI_bresp(1 downto 0) => ps8_0_axi_periph1_M11_AXI_BRESP(1 downto 0),
      S00_AXI_bvalid => ps8_0_axi_periph1_M11_AXI_BVALID,
      S00_AXI_rdata(31 downto 0) => ps8_0_axi_periph1_M11_AXI_RDATA(31 downto 0),
      S00_AXI_rready => ps8_0_axi_periph1_M11_AXI_RREADY,
      S00_AXI_rresp(1 downto 0) => ps8_0_axi_periph1_M11_AXI_RRESP(1 downto 0),
      S00_AXI_rvalid => ps8_0_axi_periph1_M11_AXI_RVALID,
      S00_AXI_wdata(31 downto 0) => ps8_0_axi_periph1_M11_AXI_WDATA(31 downto 0),
      S00_AXI_wready => ps8_0_axi_periph1_M11_AXI_WREADY,
      S00_AXI_wstrb(3 downto 0) => ps8_0_axi_periph1_M11_AXI_WSTRB(3 downto 0),
      S00_AXI_wvalid => ps8_0_axi_periph1_M11_AXI_WVALID,
      S_AXI1_araddr(14 downto 0) => ps8_0_axi_periph1_M12_AXI_ARADDR(14 downto 0),
      S_AXI1_arburst(1 downto 0) => ps8_0_axi_periph1_M12_AXI_ARBURST(1 downto 0),
      S_AXI1_arcache(3 downto 0) => ps8_0_axi_periph1_M12_AXI_ARCACHE(3 downto 0),
      S_AXI1_arlen(7 downto 0) => ps8_0_axi_periph1_M12_AXI_ARLEN(7 downto 0),
      S_AXI1_arlock => ps8_0_axi_periph1_M12_AXI_ARLOCK,
      S_AXI1_arprot(2 downto 0) => ps8_0_axi_periph1_M12_AXI_ARPROT(2 downto 0),
      S_AXI1_arready => ps8_0_axi_periph1_M12_AXI_ARREADY,
      S_AXI1_arsize(2 downto 0) => ps8_0_axi_periph1_M12_AXI_ARSIZE(2 downto 0),
      S_AXI1_arvalid => ps8_0_axi_periph1_M12_AXI_ARVALID,
      S_AXI1_awaddr(14 downto 0) => ps8_0_axi_periph1_M12_AXI_AWADDR(14 downto 0),
      S_AXI1_awburst(1 downto 0) => ps8_0_axi_periph1_M12_AXI_AWBURST(1 downto 0),
      S_AXI1_awcache(3 downto 0) => ps8_0_axi_periph1_M12_AXI_AWCACHE(3 downto 0),
      S_AXI1_awlen(7 downto 0) => ps8_0_axi_periph1_M12_AXI_AWLEN(7 downto 0),
      S_AXI1_awlock => ps8_0_axi_periph1_M12_AXI_AWLOCK,
      S_AXI1_awprot(2 downto 0) => ps8_0_axi_periph1_M12_AXI_AWPROT(2 downto 0),
      S_AXI1_awready => ps8_0_axi_periph1_M12_AXI_AWREADY,
      S_AXI1_awsize(2 downto 0) => ps8_0_axi_periph1_M12_AXI_AWSIZE(2 downto 0),
      S_AXI1_awvalid => ps8_0_axi_periph1_M12_AXI_AWVALID,
      S_AXI1_bready => ps8_0_axi_periph1_M12_AXI_BREADY,
      S_AXI1_bresp(1 downto 0) => ps8_0_axi_periph1_M12_AXI_BRESP(1 downto 0),
      S_AXI1_bvalid => ps8_0_axi_periph1_M12_AXI_BVALID,
      S_AXI1_rdata(127 downto 0) => ps8_0_axi_periph1_M12_AXI_RDATA(127 downto 0),
      S_AXI1_rlast => ps8_0_axi_periph1_M12_AXI_RLAST,
      S_AXI1_rready => ps8_0_axi_periph1_M12_AXI_RREADY,
      S_AXI1_rresp(1 downto 0) => ps8_0_axi_periph1_M12_AXI_RRESP(1 downto 0),
      S_AXI1_rvalid => ps8_0_axi_periph1_M12_AXI_RVALID,
      S_AXI1_wdata(127 downto 0) => ps8_0_axi_periph1_M12_AXI_WDATA(127 downto 0),
      S_AXI1_wlast => ps8_0_axi_periph1_M12_AXI_WLAST,
      S_AXI1_wready => ps8_0_axi_periph1_M12_AXI_WREADY,
      S_AXI1_wstrb(15 downto 0) => ps8_0_axi_periph1_M12_AXI_WSTRB(15 downto 0),
      S_AXI1_wvalid => ps8_0_axi_periph1_M12_AXI_WVALID,
      S_AXI2_araddr(12 downto 0) => ps8_0_axi_periph1_M07_AXI_ARADDR(12 downto 0),
      S_AXI2_arburst(1 downto 0) => ps8_0_axi_periph1_M07_AXI_ARBURST(1 downto 0),
      S_AXI2_arcache(3 downto 0) => ps8_0_axi_periph1_M07_AXI_ARCACHE(3 downto 0),
      S_AXI2_arlen(7 downto 0) => ps8_0_axi_periph1_M07_AXI_ARLEN(7 downto 0),
      S_AXI2_arlock => ps8_0_axi_periph1_M07_AXI_ARLOCK,
      S_AXI2_arprot(2 downto 0) => ps8_0_axi_periph1_M07_AXI_ARPROT(2 downto 0),
      S_AXI2_arready => ps8_0_axi_periph1_M07_AXI_ARREADY,
      S_AXI2_arsize(2 downto 0) => ps8_0_axi_periph1_M07_AXI_ARSIZE(2 downto 0),
      S_AXI2_arvalid => ps8_0_axi_periph1_M07_AXI_ARVALID,
      S_AXI2_awaddr(12 downto 0) => ps8_0_axi_periph1_M07_AXI_AWADDR(12 downto 0),
      S_AXI2_awburst(1 downto 0) => ps8_0_axi_periph1_M07_AXI_AWBURST(1 downto 0),
      S_AXI2_awcache(3 downto 0) => ps8_0_axi_periph1_M07_AXI_AWCACHE(3 downto 0),
      S_AXI2_awlen(7 downto 0) => ps8_0_axi_periph1_M07_AXI_AWLEN(7 downto 0),
      S_AXI2_awlock => ps8_0_axi_periph1_M07_AXI_AWLOCK,
      S_AXI2_awprot(2 downto 0) => ps8_0_axi_periph1_M07_AXI_AWPROT(2 downto 0),
      S_AXI2_awready => ps8_0_axi_periph1_M07_AXI_AWREADY,
      S_AXI2_awsize(2 downto 0) => ps8_0_axi_periph1_M07_AXI_AWSIZE(2 downto 0),
      S_AXI2_awvalid => ps8_0_axi_periph1_M07_AXI_AWVALID,
      S_AXI2_bready => ps8_0_axi_periph1_M07_AXI_BREADY,
      S_AXI2_bresp(1 downto 0) => ps8_0_axi_periph1_M07_AXI_BRESP(1 downto 0),
      S_AXI2_bvalid => ps8_0_axi_periph1_M07_AXI_BVALID,
      S_AXI2_rdata(31 downto 0) => ps8_0_axi_periph1_M07_AXI_RDATA(31 downto 0),
      S_AXI2_rlast => ps8_0_axi_periph1_M07_AXI_RLAST,
      S_AXI2_rready => ps8_0_axi_periph1_M07_AXI_RREADY,
      S_AXI2_rresp(1 downto 0) => ps8_0_axi_periph1_M07_AXI_RRESP(1 downto 0),
      S_AXI2_rvalid => ps8_0_axi_periph1_M07_AXI_RVALID,
      S_AXI2_wdata(31 downto 0) => ps8_0_axi_periph1_M07_AXI_WDATA(31 downto 0),
      S_AXI2_wlast => ps8_0_axi_periph1_M07_AXI_WLAST,
      S_AXI2_wready => ps8_0_axi_periph1_M07_AXI_WREADY,
      S_AXI2_wstrb(3 downto 0) => ps8_0_axi_periph1_M07_AXI_WSTRB(3 downto 0),
      S_AXI2_wvalid => ps8_0_axi_periph1_M07_AXI_WVALID,
      S_AXI_araddr(39 downto 0) => ps8_0_axi_periph1_M08_AXI_ARADDR(39 downto 0),
      S_AXI_arready => ps8_0_axi_periph1_M08_AXI_ARREADY,
      S_AXI_arvalid => ps8_0_axi_periph1_M08_AXI_ARVALID,
      S_AXI_awaddr(39 downto 0) => ps8_0_axi_periph1_M08_AXI_AWADDR(39 downto 0),
      S_AXI_awready => ps8_0_axi_periph1_M08_AXI_AWREADY,
      S_AXI_awvalid => ps8_0_axi_periph1_M08_AXI_AWVALID,
      S_AXI_bready => ps8_0_axi_periph1_M08_AXI_BREADY,
      S_AXI_bresp(1 downto 0) => ps8_0_axi_periph1_M08_AXI_BRESP(1 downto 0),
      S_AXI_bvalid => ps8_0_axi_periph1_M08_AXI_BVALID,
      S_AXI_rdata(31 downto 0) => ps8_0_axi_periph1_M08_AXI_RDATA(31 downto 0),
      S_AXI_rready => ps8_0_axi_periph1_M08_AXI_RREADY,
      S_AXI_rresp(1 downto 0) => ps8_0_axi_periph1_M08_AXI_RRESP(1 downto 0),
      S_AXI_rvalid => ps8_0_axi_periph1_M08_AXI_RVALID,
      S_AXI_wdata(31 downto 0) => ps8_0_axi_periph1_M08_AXI_WDATA(31 downto 0),
      S_AXI_wready => ps8_0_axi_periph1_M08_AXI_WREADY,
      S_AXI_wstrb(3 downto 0) => ps8_0_axi_periph1_M08_AXI_WSTRB(3 downto 0),
      S_AXI_wvalid => ps8_0_axi_periph1_M08_AXI_WVALID,
      accum_snap_sync => start_2,
      s00_axi_aclk => clk_wiz_0_clk_out1,
      s_axi_aclk => zynq_ultra_ps_e_0_pl_clk0,
      s_axi_aresetn => rst_ps8_0_99M_peripheral_aresetn(0),
      s_axi_aresetn1 => rst_ps8_0_99M1_peripheral_aresetn(0)
    );
chan3ts: entity work.chan3ts_imp_2DMVNC
     port map (
      CLK => clk_wiz_0_clk_out1,
      Din(127 downto 0) => Din_1(127 downto 0),
      z(63 downto 0) => chan3ts_z(63 downto 0)
    );
chan3ts1: entity work.chan3ts1_imp_1JFZPP7
     port map (
      CLK => clk_wiz_0_clk_out1,
      Din(127 downto 0) => Din_2(127 downto 0),
      z(63 downto 0) => chan3ts1_z(63 downto 0)
    );
chan4: entity work.chan4_imp_HWVI2V
     port map (
      In0(31 downto 0) => usp_rf_data_converter_0_m12_axis_tdata(31 downto 0),
      In1(31 downto 0) => In1_2(31 downto 0),
      Q(127 downto 0) => dina_3(127 downto 0),
      S00_AXI_araddr(39 downto 0) => ps8_0_axi_periph2_M01_AXI_ARADDR(39 downto 0),
      S00_AXI_arprot(2 downto 0) => ps8_0_axi_periph2_M01_AXI_ARPROT(2 downto 0),
      S00_AXI_arready => ps8_0_axi_periph2_M01_AXI_ARREADY,
      S00_AXI_arvalid => ps8_0_axi_periph2_M01_AXI_ARVALID,
      S00_AXI_awaddr(39 downto 0) => ps8_0_axi_periph2_M01_AXI_AWADDR(39 downto 0),
      S00_AXI_awprot(2 downto 0) => ps8_0_axi_periph2_M01_AXI_AWPROT(2 downto 0),
      S00_AXI_awready => ps8_0_axi_periph2_M01_AXI_AWREADY,
      S00_AXI_awvalid => ps8_0_axi_periph2_M01_AXI_AWVALID,
      S00_AXI_bready => ps8_0_axi_periph2_M01_AXI_BREADY,
      S00_AXI_bresp(1 downto 0) => ps8_0_axi_periph2_M01_AXI_BRESP(1 downto 0),
      S00_AXI_bvalid => ps8_0_axi_periph2_M01_AXI_BVALID,
      S00_AXI_rdata(31 downto 0) => ps8_0_axi_periph2_M01_AXI_RDATA(31 downto 0),
      S00_AXI_rready => ps8_0_axi_periph2_M01_AXI_RREADY,
      S00_AXI_rresp(1 downto 0) => ps8_0_axi_periph2_M01_AXI_RRESP(1 downto 0),
      S00_AXI_rvalid => ps8_0_axi_periph2_M01_AXI_RVALID,
      S00_AXI_wdata(31 downto 0) => ps8_0_axi_periph2_M01_AXI_WDATA(31 downto 0),
      S00_AXI_wready => ps8_0_axi_periph2_M01_AXI_WREADY,
      S00_AXI_wstrb(3 downto 0) => ps8_0_axi_periph2_M01_AXI_WSTRB(3 downto 0),
      S00_AXI_wvalid => ps8_0_axi_periph2_M01_AXI_WVALID,
      S_AXI1_araddr(14 downto 0) => ps8_0_axi_periph2_M02_AXI_ARADDR(14 downto 0),
      S_AXI1_arburst(1 downto 0) => ps8_0_axi_periph2_M02_AXI_ARBURST(1 downto 0),
      S_AXI1_arcache(3 downto 0) => ps8_0_axi_periph2_M02_AXI_ARCACHE(3 downto 0),
      S_AXI1_arid(15 downto 0) => ps8_0_axi_periph2_M02_AXI_ARID(15 downto 0),
      S_AXI1_arlen(7 downto 0) => ps8_0_axi_periph2_M02_AXI_ARLEN(7 downto 0),
      S_AXI1_arlock => ps8_0_axi_periph2_M02_AXI_ARLOCK,
      S_AXI1_arprot(2 downto 0) => ps8_0_axi_periph2_M02_AXI_ARPROT(2 downto 0),
      S_AXI1_arready => ps8_0_axi_periph2_M02_AXI_ARREADY,
      S_AXI1_arsize(2 downto 0) => ps8_0_axi_periph2_M02_AXI_ARSIZE(2 downto 0),
      S_AXI1_arvalid => ps8_0_axi_periph2_M02_AXI_ARVALID,
      S_AXI1_awaddr(14 downto 0) => ps8_0_axi_periph2_M02_AXI_AWADDR(14 downto 0),
      S_AXI1_awburst(1 downto 0) => ps8_0_axi_periph2_M02_AXI_AWBURST(1 downto 0),
      S_AXI1_awcache(3 downto 0) => ps8_0_axi_periph2_M02_AXI_AWCACHE(3 downto 0),
      S_AXI1_awid(15 downto 0) => ps8_0_axi_periph2_M02_AXI_AWID(15 downto 0),
      S_AXI1_awlen(7 downto 0) => ps8_0_axi_periph2_M02_AXI_AWLEN(7 downto 0),
      S_AXI1_awlock => ps8_0_axi_periph2_M02_AXI_AWLOCK,
      S_AXI1_awprot(2 downto 0) => ps8_0_axi_periph2_M02_AXI_AWPROT(2 downto 0),
      S_AXI1_awready => ps8_0_axi_periph2_M02_AXI_AWREADY,
      S_AXI1_awsize(2 downto 0) => ps8_0_axi_periph2_M02_AXI_AWSIZE(2 downto 0),
      S_AXI1_awvalid => ps8_0_axi_periph2_M02_AXI_AWVALID,
      S_AXI1_bid(15 downto 0) => ps8_0_axi_periph2_M02_AXI_BID(15 downto 0),
      S_AXI1_bready => ps8_0_axi_periph2_M02_AXI_BREADY,
      S_AXI1_bresp(1 downto 0) => ps8_0_axi_periph2_M02_AXI_BRESP(1 downto 0),
      S_AXI1_bvalid => ps8_0_axi_periph2_M02_AXI_BVALID,
      S_AXI1_rdata(127 downto 0) => ps8_0_axi_periph2_M02_AXI_RDATA(127 downto 0),
      S_AXI1_rid(15 downto 0) => ps8_0_axi_periph2_M02_AXI_RID(15 downto 0),
      S_AXI1_rlast => ps8_0_axi_periph2_M02_AXI_RLAST,
      S_AXI1_rready => ps8_0_axi_periph2_M02_AXI_RREADY,
      S_AXI1_rresp(1 downto 0) => ps8_0_axi_periph2_M02_AXI_RRESP(1 downto 0),
      S_AXI1_rvalid => ps8_0_axi_periph2_M02_AXI_RVALID,
      S_AXI1_wdata(127 downto 0) => ps8_0_axi_periph2_M02_AXI_WDATA(127 downto 0),
      S_AXI1_wlast => ps8_0_axi_periph2_M02_AXI_WLAST,
      S_AXI1_wready => ps8_0_axi_periph2_M02_AXI_WREADY,
      S_AXI1_wstrb(15 downto 0) => ps8_0_axi_periph2_M02_AXI_WSTRB(15 downto 0),
      S_AXI1_wvalid => ps8_0_axi_periph2_M02_AXI_WVALID,
      S_AXI2_araddr(12 downto 0) => ps8_0_axi_periph1_M13_AXI_ARADDR(12 downto 0),
      S_AXI2_arburst(1 downto 0) => ps8_0_axi_periph1_M13_AXI_ARBURST(1 downto 0),
      S_AXI2_arcache(3 downto 0) => ps8_0_axi_periph1_M13_AXI_ARCACHE(3 downto 0),
      S_AXI2_arlen(7 downto 0) => ps8_0_axi_periph1_M13_AXI_ARLEN(7 downto 0),
      S_AXI2_arlock => ps8_0_axi_periph1_M13_AXI_ARLOCK,
      S_AXI2_arprot(2 downto 0) => ps8_0_axi_periph1_M13_AXI_ARPROT(2 downto 0),
      S_AXI2_arready => ps8_0_axi_periph1_M13_AXI_ARREADY,
      S_AXI2_arsize(2 downto 0) => ps8_0_axi_periph1_M13_AXI_ARSIZE(2 downto 0),
      S_AXI2_arvalid => ps8_0_axi_periph1_M13_AXI_ARVALID,
      S_AXI2_awaddr(12 downto 0) => ps8_0_axi_periph1_M13_AXI_AWADDR(12 downto 0),
      S_AXI2_awburst(1 downto 0) => ps8_0_axi_periph1_M13_AXI_AWBURST(1 downto 0),
      S_AXI2_awcache(3 downto 0) => ps8_0_axi_periph1_M13_AXI_AWCACHE(3 downto 0),
      S_AXI2_awlen(7 downto 0) => ps8_0_axi_periph1_M13_AXI_AWLEN(7 downto 0),
      S_AXI2_awlock => ps8_0_axi_periph1_M13_AXI_AWLOCK,
      S_AXI2_awprot(2 downto 0) => ps8_0_axi_periph1_M13_AXI_AWPROT(2 downto 0),
      S_AXI2_awready => ps8_0_axi_periph1_M13_AXI_AWREADY,
      S_AXI2_awsize(2 downto 0) => ps8_0_axi_periph1_M13_AXI_AWSIZE(2 downto 0),
      S_AXI2_awvalid => ps8_0_axi_periph1_M13_AXI_AWVALID,
      S_AXI2_bready => ps8_0_axi_periph1_M13_AXI_BREADY,
      S_AXI2_bresp(1 downto 0) => ps8_0_axi_periph1_M13_AXI_BRESP(1 downto 0),
      S_AXI2_bvalid => ps8_0_axi_periph1_M13_AXI_BVALID,
      S_AXI2_rdata(31 downto 0) => ps8_0_axi_periph1_M13_AXI_RDATA(31 downto 0),
      S_AXI2_rlast => ps8_0_axi_periph1_M13_AXI_RLAST,
      S_AXI2_rready => ps8_0_axi_periph1_M13_AXI_RREADY,
      S_AXI2_rresp(1 downto 0) => ps8_0_axi_periph1_M13_AXI_RRESP(1 downto 0),
      S_AXI2_rvalid => ps8_0_axi_periph1_M13_AXI_RVALID,
      S_AXI2_wdata(31 downto 0) => ps8_0_axi_periph1_M13_AXI_WDATA(31 downto 0),
      S_AXI2_wlast => ps8_0_axi_periph1_M13_AXI_WLAST,
      S_AXI2_wready => ps8_0_axi_periph1_M13_AXI_WREADY,
      S_AXI2_wstrb(3 downto 0) => ps8_0_axi_periph1_M13_AXI_WSTRB(3 downto 0),
      S_AXI2_wvalid => ps8_0_axi_periph1_M13_AXI_WVALID,
      S_AXI_araddr(39 downto 0) => ps8_0_axi_periph1_M15_AXI_ARADDR(39 downto 0),
      S_AXI_arready => ps8_0_axi_periph1_M15_AXI_ARREADY,
      S_AXI_arvalid => ps8_0_axi_periph1_M15_AXI_ARVALID,
      S_AXI_awaddr(39 downto 0) => ps8_0_axi_periph1_M15_AXI_AWADDR(39 downto 0),
      S_AXI_awready => ps8_0_axi_periph1_M15_AXI_AWREADY,
      S_AXI_awvalid => ps8_0_axi_periph1_M15_AXI_AWVALID,
      S_AXI_bready => ps8_0_axi_periph1_M15_AXI_BREADY,
      S_AXI_bresp(1 downto 0) => ps8_0_axi_periph1_M15_AXI_BRESP(1 downto 0),
      S_AXI_bvalid => ps8_0_axi_periph1_M15_AXI_BVALID,
      S_AXI_rdata(31 downto 0) => ps8_0_axi_periph1_M15_AXI_RDATA(31 downto 0),
      S_AXI_rready => ps8_0_axi_periph1_M15_AXI_RREADY,
      S_AXI_rresp(1 downto 0) => ps8_0_axi_periph1_M15_AXI_RRESP(1 downto 0),
      S_AXI_rvalid => ps8_0_axi_periph1_M15_AXI_RVALID,
      S_AXI_wdata(31 downto 0) => ps8_0_axi_periph1_M15_AXI_WDATA(31 downto 0),
      S_AXI_wready => ps8_0_axi_periph1_M15_AXI_WREADY,
      S_AXI_wstrb(3 downto 0) => ps8_0_axi_periph1_M15_AXI_WSTRB(3 downto 0),
      S_AXI_wvalid => ps8_0_axi_periph1_M15_AXI_WVALID,
      accum_snap_sync => start_3,
      s00_axi_aclk => clk_wiz_0_clk_out1,
      s_axi_aclk => zynq_ultra_ps_e_0_pl_clk0,
      s_axi_aresetn => rst_ps8_0_99M_peripheral_aresetn(0),
      s_axi_aresetn1 => rst_ps8_0_99M1_peripheral_aresetn(0)
    );
clk_wiz_0: component bram_lutwave_clk_wiz_0_1
     port map (
      clk_in1_n => default_sysclk2_125mhz_1_CLK_N,
      clk_in1_p => default_sysclk2_125mhz_1_CLK_P,
      clk_out1 => Net2
    );
clk_wiz_1: component bram_lutwave_clk_wiz_0_0
     port map (
      clk_in1 => usp_rf_data_converter_0_clk_dac1,
      clk_out1 => clk_wiz_0_clk_out1,
      clk_out2 => NLW_clk_wiz_1_clk_out2_UNCONNECTED,
      resetn => zynq_ultra_ps_e_0_pl_resetn0
    );
ddr4_0: component bram_lutwave_ddr4_0_0
     port map (
      addn_ui_clkout1 => NLW_ddr4_0_addn_ui_clkout1_UNCONNECTED,
      c0_ddr4_act_n => ddr4_0_C0_DDR4_ACT_N,
      c0_ddr4_adr(16 downto 0) => ddr4_0_C0_DDR4_ADR(16 downto 0),
      c0_ddr4_app_ref_ack => ddr4_0_c0_ddr4_app_ref_ack,
      c0_ddr4_app_ref_req => refresh_machine_THRESH0,
      c0_ddr4_app_zq_ack => ddr4_0_c0_ddr4_app_zq_ack,
      c0_ddr4_app_zq_req => refresh_machine_THRESH0,
      c0_ddr4_aresetn => rst_125MHz_peripheral_aresetn(0),
      c0_ddr4_ba(1 downto 0) => ddr4_0_C0_DDR4_BA(1 downto 0),
      c0_ddr4_bg(0) => ddr4_0_C0_DDR4_BG(0),
      c0_ddr4_ck_c(0) => ddr4_0_C0_DDR4_CK_C(0),
      c0_ddr4_ck_t(0) => ddr4_0_C0_DDR4_CK_T(0),
      c0_ddr4_cke(0) => ddr4_0_C0_DDR4_CKE(0),
      c0_ddr4_cs_n(0) => ddr4_0_C0_DDR4_CS_N(0),
      c0_ddr4_dm_dbi_n(7 downto 0) => ddr4_sdram_dm_n(7 downto 0),
      c0_ddr4_dq(63 downto 0) => ddr4_sdram_dq(63 downto 0),
      c0_ddr4_dqs_c(7 downto 0) => ddr4_sdram_dqs_c(7 downto 0),
      c0_ddr4_dqs_t(7 downto 0) => ddr4_sdram_dqs_t(7 downto 0),
      c0_ddr4_odt(0) => ddr4_0_C0_DDR4_ODT(0),
      c0_ddr4_reset_n => ddr4_0_C0_DDR4_RESET_N,
      c0_ddr4_s_axi_araddr(31 downto 0) => mymux_1_z(31 downto 0),
      c0_ddr4_s_axi_arburst(1 downto 0) => mymux_arburst_z(1 downto 0),
      c0_ddr4_s_axi_arcache(3 downto 0) => ps8_0_axi_periph1_M04_AXI_ARCACHE(3 downto 0),
      c0_ddr4_s_axi_arid(0) => ps8_0_axi_periph1_M04_AXI_ARID(0),
      c0_ddr4_s_axi_arlen(7 downto 0) => mymux_arlen_z(7 downto 0),
      c0_ddr4_s_axi_arlock(0) => ps8_0_axi_periph1_M04_AXI_ARLOCK(0),
      c0_ddr4_s_axi_arprot(2 downto 0) => ps8_0_axi_periph1_M04_AXI_ARPROT(2 downto 0),
      c0_ddr4_s_axi_arqos(3 downto 0) => ps8_0_axi_periph1_M04_AXI_ARQOS(3 downto 0),
      c0_ddr4_s_axi_arready => ps8_0_axi_periph1_M04_AXI_ARREADY,
      c0_ddr4_s_axi_arsize(2 downto 0) => mymux_arsize_z(2 downto 0),
      c0_ddr4_s_axi_arvalid => mymux_2_z(0),
      c0_ddr4_s_axi_awaddr(31 downto 0) => ps8_0_axi_periph1_M04_AXI_AWADDR(31 downto 0),
      c0_ddr4_s_axi_awburst(1 downto 0) => ps8_0_axi_periph1_M04_AXI_AWBURST(1 downto 0),
      c0_ddr4_s_axi_awcache(3 downto 0) => ps8_0_axi_periph1_M04_AXI_AWCACHE(3 downto 0),
      c0_ddr4_s_axi_awid(0) => ps8_0_axi_periph1_M04_AXI_AWID(0),
      c0_ddr4_s_axi_awlen(7 downto 0) => ps8_0_axi_periph1_M04_AXI_AWLEN(7 downto 0),
      c0_ddr4_s_axi_awlock(0) => ps8_0_axi_periph1_M04_AXI_AWLOCK(0),
      c0_ddr4_s_axi_awprot(2 downto 0) => ps8_0_axi_periph1_M04_AXI_AWPROT(2 downto 0),
      c0_ddr4_s_axi_awqos(3 downto 0) => ps8_0_axi_periph1_M04_AXI_AWQOS(3 downto 0),
      c0_ddr4_s_axi_awready => ps8_0_axi_periph1_M04_AXI_AWREADY,
      c0_ddr4_s_axi_awsize(2 downto 0) => ps8_0_axi_periph1_M04_AXI_AWSIZE(2 downto 0),
      c0_ddr4_s_axi_awvalid => ps8_0_axi_periph1_M04_AXI_AWVALID,
      c0_ddr4_s_axi_bid(0) => ps8_0_axi_periph1_M04_AXI_BID(0),
      c0_ddr4_s_axi_bready => ps8_0_axi_periph1_M04_AXI_BREADY,
      c0_ddr4_s_axi_bresp(1 downto 0) => ps8_0_axi_periph1_M04_AXI_BRESP(1 downto 0),
      c0_ddr4_s_axi_bvalid => ps8_0_axi_periph1_M04_AXI_BVALID,
      c0_ddr4_s_axi_rdata(511 downto 0) => ddr4_0_c0_ddr4_s_axi_rdata(511 downto 0),
      c0_ddr4_s_axi_rid(0) => ps8_0_axi_periph1_M04_AXI_RID(0),
      c0_ddr4_s_axi_rlast => ps8_0_axi_periph1_M04_AXI_RLAST,
      c0_ddr4_s_axi_rready => mymux_3_z(0),
      c0_ddr4_s_axi_rresp(1 downto 0) => ps8_0_axi_periph1_M04_AXI_RRESP(1 downto 0),
      c0_ddr4_s_axi_rvalid => ddr4_0_c0_ddr4_s_axi_rvalid,
      c0_ddr4_s_axi_wdata(511 downto 0) => ps8_0_axi_periph1_M04_AXI_WDATA(511 downto 0),
      c0_ddr4_s_axi_wlast => ps8_0_axi_periph1_M04_AXI_WLAST,
      c0_ddr4_s_axi_wready => ps8_0_axi_periph1_M04_AXI_WREADY,
      c0_ddr4_s_axi_wstrb(63 downto 0) => ps8_0_axi_periph1_M04_AXI_WSTRB(63 downto 0),
      c0_ddr4_s_axi_wvalid => ps8_0_axi_periph1_M04_AXI_WVALID,
      c0_ddr4_ui_clk => eth_wrap_tx_clk125MHz,
      c0_ddr4_ui_clk_sync_rst => NLW_ddr4_0_c0_ddr4_ui_clk_sync_rst_UNCONNECTED,
      c0_init_calib_complete => ddr4_0_c0_init_calib_complete,
      c0_sys_clk_n => default_sysclk1_300mhz_1_CLK_N,
      c0_sys_clk_p => default_sysclk1_300mhz_1_CLK_P,
      dbg_bus(511 downto 0) => NLW_ddr4_0_dbg_bus_UNCONNECTED(511 downto 0),
      dbg_clk => NLW_ddr4_0_dbg_clk_UNCONNECTED,
      sys_rst => rst_125MHz_bus_struct_reset(0)
    );
ethWrapPort0: entity work.ethWrapPort0_imp_1T715BA
     port map (
      S00_AXI_araddr(39 downto 0) => ps8_0_axi_periph2_M03_AXI_ARADDR(39 downto 0),
      S00_AXI_arprot(2 downto 0) => ps8_0_axi_periph2_M03_AXI_ARPROT(2 downto 0),
      S00_AXI_arready => ps8_0_axi_periph2_M03_AXI_ARREADY,
      S00_AXI_arvalid => ps8_0_axi_periph2_M03_AXI_ARVALID,
      S00_AXI_awaddr(39 downto 0) => ps8_0_axi_periph2_M03_AXI_AWADDR(39 downto 0),
      S00_AXI_awprot(2 downto 0) => ps8_0_axi_periph2_M03_AXI_AWPROT(2 downto 0),
      S00_AXI_awready => ps8_0_axi_periph2_M03_AXI_AWREADY,
      S00_AXI_awvalid => ps8_0_axi_periph2_M03_AXI_AWVALID,
      S00_AXI_bready => ps8_0_axi_periph2_M03_AXI_BREADY,
      S00_AXI_bresp(1 downto 0) => ps8_0_axi_periph2_M03_AXI_BRESP(1 downto 0),
      S00_AXI_bvalid => ps8_0_axi_periph2_M03_AXI_BVALID,
      S00_AXI_rdata(31 downto 0) => ps8_0_axi_periph2_M03_AXI_RDATA(31 downto 0),
      S00_AXI_rready => ps8_0_axi_periph2_M03_AXI_RREADY,
      S00_AXI_rresp(1 downto 0) => ps8_0_axi_periph2_M03_AXI_RRESP(1 downto 0),
      S00_AXI_rvalid => ps8_0_axi_periph2_M03_AXI_RVALID,
      S00_AXI_wdata(31 downto 0) => ps8_0_axi_periph2_M03_AXI_WDATA(31 downto 0),
      S00_AXI_wready => ps8_0_axi_periph2_M03_AXI_WREADY,
      S00_AXI_wstrb(3 downto 0) => ps8_0_axi_periph2_M03_AXI_WSTRB(3 downto 0),
      S00_AXI_wvalid => ps8_0_axi_periph2_M03_AXI_WVALID,
      clkb => Net2,
      dina(127 downto 0) => chan1_Q(127 downto 0),
      eth_mdc_0 => ethernet_top_2_0_eth_mdc,
      eth_mdio_0 => eth_mdio_0,
      eth_rst_b_0 => ethernet_top_2_0_eth_rst_b,
      eth_rxck_0 => eth_rxck_0_1,
      eth_rxctl_0 => eth_rxctl_0_1,
      eth_rxd_0(3 downto 0) => eth_rxd_0_1(3 downto 0),
      eth_txclk_0 => ethernet_top_2_0_eth_txck,
      eth_txctl_0 => ethernet_top_2_0_eth_txctl,
      eth_txd_0(3 downto 0) => ethernet_top_2_0_eth_txd(3 downto 0),
      s00_axi_aclk => clk_wiz_0_clk_out1,
      s00_axi_aresetn => rst_ps8_0_99M1_peripheral_aresetn(0),
      start => chan1_accum_snap_sync
    );
ethWrapPort1: entity work.ethWrapPort1_imp_FD5Y8Z
     port map (
      S00_AXI_araddr(39 downto 0) => ps8_0_axi_periph2_M04_AXI_ARADDR(39 downto 0),
      S00_AXI_arprot(2 downto 0) => ps8_0_axi_periph2_M04_AXI_ARPROT(2 downto 0),
      S00_AXI_arready => ps8_0_axi_periph2_M04_AXI_ARREADY,
      S00_AXI_arvalid => ps8_0_axi_periph2_M04_AXI_ARVALID,
      S00_AXI_awaddr(39 downto 0) => ps8_0_axi_periph2_M04_AXI_AWADDR(39 downto 0),
      S00_AXI_awprot(2 downto 0) => ps8_0_axi_periph2_M04_AXI_AWPROT(2 downto 0),
      S00_AXI_awready => ps8_0_axi_periph2_M04_AXI_AWREADY,
      S00_AXI_awvalid => ps8_0_axi_periph2_M04_AXI_AWVALID,
      S00_AXI_bready => ps8_0_axi_periph2_M04_AXI_BREADY,
      S00_AXI_bresp(1 downto 0) => ps8_0_axi_periph2_M04_AXI_BRESP(1 downto 0),
      S00_AXI_bvalid => ps8_0_axi_periph2_M04_AXI_BVALID,
      S00_AXI_rdata(31 downto 0) => ps8_0_axi_periph2_M04_AXI_RDATA(31 downto 0),
      S00_AXI_rready => ps8_0_axi_periph2_M04_AXI_RREADY,
      S00_AXI_rresp(1 downto 0) => ps8_0_axi_periph2_M04_AXI_RRESP(1 downto 0),
      S00_AXI_rvalid => ps8_0_axi_periph2_M04_AXI_RVALID,
      S00_AXI_wdata(31 downto 0) => ps8_0_axi_periph2_M04_AXI_WDATA(31 downto 0),
      S00_AXI_wready => ps8_0_axi_periph2_M04_AXI_WREADY,
      S00_AXI_wstrb(3 downto 0) => ps8_0_axi_periph2_M04_AXI_WSTRB(3 downto 0),
      S00_AXI_wvalid => ps8_0_axi_periph2_M04_AXI_WVALID,
      clkb => Net2,
      dina(127 downto 0) => dina_1(127 downto 0),
      eth_mdc_0 => ethWrapPort1_eth_mdc_0,
      eth_mdio_0 => eth_mdio_1,
      eth_rst_b_0 => ethWrapPort1_eth_rst_b_0,
      eth_rxck_0 => eth_rxck_0_0_1,
      eth_rxctl_0 => eth_rxctl_0_0_1,
      eth_rxd_0(3 downto 0) => eth_rxd_0_0_1(3 downto 0),
      eth_txclk_0 => ethWrapPort1_eth_txclk_0,
      eth_txctl_0 => ethWrapPort1_eth_txctl_0,
      eth_txd_0(3 downto 0) => ethWrapPort1_eth_txd_0(3 downto 0),
      s00_axi_aclk => clk_wiz_0_clk_out1,
      s00_axi_aresetn => rst_ps8_0_99M1_peripheral_aresetn(0),
      start => start_1
    );
ethWrapPort2: entity work.ethWrapPort2_imp_12H4QR1
     port map (
      S00_AXI_araddr(39 downto 0) => ps8_0_axi_periph2_M05_AXI_ARADDR(39 downto 0),
      S00_AXI_arprot(2 downto 0) => ps8_0_axi_periph2_M05_AXI_ARPROT(2 downto 0),
      S00_AXI_arready => ps8_0_axi_periph2_M05_AXI_ARREADY,
      S00_AXI_arvalid => ps8_0_axi_periph2_M05_AXI_ARVALID,
      S00_AXI_awaddr(39 downto 0) => ps8_0_axi_periph2_M05_AXI_AWADDR(39 downto 0),
      S00_AXI_awprot(2 downto 0) => ps8_0_axi_periph2_M05_AXI_AWPROT(2 downto 0),
      S00_AXI_awready => ps8_0_axi_periph2_M05_AXI_AWREADY,
      S00_AXI_awvalid => ps8_0_axi_periph2_M05_AXI_AWVALID,
      S00_AXI_bready => ps8_0_axi_periph2_M05_AXI_BREADY,
      S00_AXI_bresp(1 downto 0) => ps8_0_axi_periph2_M05_AXI_BRESP(1 downto 0),
      S00_AXI_bvalid => ps8_0_axi_periph2_M05_AXI_BVALID,
      S00_AXI_rdata(31 downto 0) => ps8_0_axi_periph2_M05_AXI_RDATA(31 downto 0),
      S00_AXI_rready => ps8_0_axi_periph2_M05_AXI_RREADY,
      S00_AXI_rresp(1 downto 0) => ps8_0_axi_periph2_M05_AXI_RRESP(1 downto 0),
      S00_AXI_rvalid => ps8_0_axi_periph2_M05_AXI_RVALID,
      S00_AXI_wdata(31 downto 0) => ps8_0_axi_periph2_M05_AXI_WDATA(31 downto 0),
      S00_AXI_wready => ps8_0_axi_periph2_M05_AXI_WREADY,
      S00_AXI_wstrb(3 downto 0) => ps8_0_axi_periph2_M05_AXI_WSTRB(3 downto 0),
      S00_AXI_wvalid => ps8_0_axi_periph2_M05_AXI_WVALID,
      clkb => Net2,
      dina(127 downto 0) => dina_2(127 downto 0),
      eth_mdc_0 => ethWrapPort2_eth_mdc_0,
      eth_mdio_0 => eth_mdio_2,
      eth_rst_b_0 => ethWrapPort2_eth_rst_b_0,
      eth_rxck_0 => eth_rxck_0_0_2,
      eth_rxctl_0 => eth_rxctl_0_0_2,
      eth_rxd_0(3 downto 0) => eth_rxd_0_0_2(3 downto 0),
      eth_txclk_0 => ethWrapPort2_eth_txclk_0,
      eth_txctl_0 => ethWrapPort2_eth_txctl_0,
      eth_txd_0(3 downto 0) => ethWrapPort2_eth_txd_0(3 downto 0),
      s00_axi_aclk => clk_wiz_0_clk_out1,
      s00_axi_aresetn => rst_ps8_0_99M1_peripheral_aresetn(0),
      start => start_2
    );
ethWrapPort3: entity work.ethWrapPort3_imp_O7FBVS
     port map (
      S00_AXI_araddr(39 downto 0) => ps8_0_axi_periph2_M06_AXI_ARADDR(39 downto 0),
      S00_AXI_arprot(2 downto 0) => ps8_0_axi_periph2_M06_AXI_ARPROT(2 downto 0),
      S00_AXI_arready => ps8_0_axi_periph2_M06_AXI_ARREADY,
      S00_AXI_arvalid => ps8_0_axi_periph2_M06_AXI_ARVALID,
      S00_AXI_awaddr(39 downto 0) => ps8_0_axi_periph2_M06_AXI_AWADDR(39 downto 0),
      S00_AXI_awprot(2 downto 0) => ps8_0_axi_periph2_M06_AXI_AWPROT(2 downto 0),
      S00_AXI_awready => ps8_0_axi_periph2_M06_AXI_AWREADY,
      S00_AXI_awvalid => ps8_0_axi_periph2_M06_AXI_AWVALID,
      S00_AXI_bready => ps8_0_axi_periph2_M06_AXI_BREADY,
      S00_AXI_bresp(1 downto 0) => ps8_0_axi_periph2_M06_AXI_BRESP(1 downto 0),
      S00_AXI_bvalid => ps8_0_axi_periph2_M06_AXI_BVALID,
      S00_AXI_rdata(31 downto 0) => ps8_0_axi_periph2_M06_AXI_RDATA(31 downto 0),
      S00_AXI_rready => ps8_0_axi_periph2_M06_AXI_RREADY,
      S00_AXI_rresp(1 downto 0) => ps8_0_axi_periph2_M06_AXI_RRESP(1 downto 0),
      S00_AXI_rvalid => ps8_0_axi_periph2_M06_AXI_RVALID,
      S00_AXI_wdata(31 downto 0) => ps8_0_axi_periph2_M06_AXI_WDATA(31 downto 0),
      S00_AXI_wready => ps8_0_axi_periph2_M06_AXI_WREADY,
      S00_AXI_wstrb(3 downto 0) => ps8_0_axi_periph2_M06_AXI_WSTRB(3 downto 0),
      S00_AXI_wvalid => ps8_0_axi_periph2_M06_AXI_WVALID,
      clkb => Net2,
      dina(127 downto 0) => dina_3(127 downto 0),
      eth_mdc_0 => ethWrapPort3_eth_mdc_0,
      eth_mdio_0 => eth_mdio_3,
      eth_rst_b_0 => ethWrapPort3_eth_rst_b_0,
      eth_rxck_0 => eth_rxck_0_0_3,
      eth_rxctl_0 => eth_rxctl_0_0_3,
      eth_rxd_0(3 downto 0) => eth_rxd_0_0_3(3 downto 0),
      eth_txclk_0 => ethWrapPort3_eth_txclk_0,
      eth_txctl_0 => ethWrapPort3_eth_txctl_0,
      eth_txd_0(3 downto 0) => ethWrapPort3_eth_txd_0(3 downto 0),
      s00_axi_aclk => clk_wiz_0_clk_out1,
      s00_axi_aresetn => rst_ps8_0_99M1_peripheral_aresetn(0),
      start => start_3
    );
mymux_3: component bram_lutwave_mymux_2_0
     port map (
      a_0(0) => ps8_0_axi_periph1_M04_AXI_rready,
      b_1(0) => xlslice_0_Dout(0),
      clk => eth_wrap_tx_clk125MHz,
      sel => xlslice_1_Dout(0),
      z(0) => mymux_3_z(0)
    );
mymux_araddr: component bram_lutwave_mymux_0_9
     port map (
      a_0(31 downto 0) => ps8_0_axi_periph1_M04_AXI_araddr(31 downto 0),
      b_1(31 downto 0) => read_machine_dout1(31 downto 0),
      clk => eth_wrap_tx_clk125MHz,
      sel => xlslice_1_Dout(0),
      z(31 downto 0) => mymux_1_z(31 downto 0)
    );
mymux_arburst: component bram_lutwave_mymux_arsize_0
     port map (
      a_0(1 downto 0) => ps8_0_axi_periph1_M04_AXI_arburst(1 downto 0),
      b_1(1 downto 0) => arsize1_dout(1 downto 0),
      clk => eth_wrap_tx_clk125MHz,
      sel => xlslice_1_Dout(0),
      z(1 downto 0) => mymux_arburst_z(1 downto 0)
    );
mymux_arlen: component bram_lutwave_mymux_3_0
     port map (
      a_0(7 downto 0) => ps8_0_axi_periph1_M04_AXI_arlen(7 downto 0),
      b_1(7 downto 0) => arlen_dout(7 downto 0),
      clk => eth_wrap_tx_clk125MHz,
      sel => xlslice_1_Dout(0),
      z(7 downto 0) => mymux_arlen_z(7 downto 0)
    );
mymux_arsize: component bram_lutwave_mymux_arlen_0
     port map (
      a_0(2 downto 0) => ps8_0_axi_periph1_M04_AXI_arsize(2 downto 0),
      b_1(2 downto 0) => arsize_dout(2 downto 0),
      clk => eth_wrap_tx_clk125MHz,
      sel => xlslice_1_Dout(0),
      z(2 downto 0) => mymux_arsize_z(2 downto 0)
    );
mymux_arvalid: component bram_lutwave_mymux_1_0
     port map (
      a_0(0) => ps8_0_axi_periph1_M04_AXI_arvalid,
      b_1(0) => read_machine_q,
      clk => eth_wrap_tx_clk125MHz,
      sel => xlslice_1_Dout(0),
      z(0) => mymux_2_z(0)
    );
mymux_data: component bram_lutwave_mymux_0_8
     port map (
      a_0(511 downto 0) => ddr4_0_c0_ddr4_s_axi_rdata(511 downto 0),
      b_1(511 downto 0) => xlconstant_0_dout1(511 downto 0),
      clk => eth_wrap_tx_clk125MHz,
      sel => xlslice_1_Dout(0),
      z(511 downto 0) => M04_AXI_rdata_1(511 downto 0)
    );
ps8_0_axi_periph1: entity work.bram_lutwave_ps8_0_axi_periph_1
     port map (
      ACLK => zynq_ultra_ps_e_0_pl_clk0,
      ARESETN => rst_ps8_0_99M_interconnect_aresetn(0),
      M00_ACLK => clk_wiz_0_clk_out1,
      M00_ARESETN => rst_ps8_0_99M1_peripheral_aresetn(0),
      M00_AXI_araddr(12 downto 0) => ps8_0_axi_periph1_M00_AXI_ARADDR(12 downto 0),
      M00_AXI_arburst(1 downto 0) => ps8_0_axi_periph1_M00_AXI_ARBURST(1 downto 0),
      M00_AXI_arcache(3 downto 0) => ps8_0_axi_periph1_M00_AXI_ARCACHE(3 downto 0),
      M00_AXI_arlen(7 downto 0) => ps8_0_axi_periph1_M00_AXI_ARLEN(7 downto 0),
      M00_AXI_arlock => ps8_0_axi_periph1_M00_AXI_ARLOCK,
      M00_AXI_arprot(2 downto 0) => ps8_0_axi_periph1_M00_AXI_ARPROT(2 downto 0),
      M00_AXI_arready => ps8_0_axi_periph1_M00_AXI_ARREADY,
      M00_AXI_arsize(2 downto 0) => ps8_0_axi_periph1_M00_AXI_ARSIZE(2 downto 0),
      M00_AXI_arvalid => ps8_0_axi_periph1_M00_AXI_ARVALID,
      M00_AXI_awaddr(12 downto 0) => ps8_0_axi_periph1_M00_AXI_AWADDR(12 downto 0),
      M00_AXI_awburst(1 downto 0) => ps8_0_axi_periph1_M00_AXI_AWBURST(1 downto 0),
      M00_AXI_awcache(3 downto 0) => ps8_0_axi_periph1_M00_AXI_AWCACHE(3 downto 0),
      M00_AXI_awlen(7 downto 0) => ps8_0_axi_periph1_M00_AXI_AWLEN(7 downto 0),
      M00_AXI_awlock => ps8_0_axi_periph1_M00_AXI_AWLOCK,
      M00_AXI_awprot(2 downto 0) => ps8_0_axi_periph1_M00_AXI_AWPROT(2 downto 0),
      M00_AXI_awready => ps8_0_axi_periph1_M00_AXI_AWREADY,
      M00_AXI_awsize(2 downto 0) => ps8_0_axi_periph1_M00_AXI_AWSIZE(2 downto 0),
      M00_AXI_awvalid => ps8_0_axi_periph1_M00_AXI_AWVALID,
      M00_AXI_bready => ps8_0_axi_periph1_M00_AXI_BREADY,
      M00_AXI_bresp(1 downto 0) => ps8_0_axi_periph1_M00_AXI_BRESP(1 downto 0),
      M00_AXI_bvalid => ps8_0_axi_periph1_M00_AXI_BVALID,
      M00_AXI_rdata(31 downto 0) => ps8_0_axi_periph1_M00_AXI_RDATA(31 downto 0),
      M00_AXI_rlast => ps8_0_axi_periph1_M00_AXI_RLAST,
      M00_AXI_rready => ps8_0_axi_periph1_M00_AXI_RREADY,
      M00_AXI_rresp(1 downto 0) => ps8_0_axi_periph1_M00_AXI_RRESP(1 downto 0),
      M00_AXI_rvalid => ps8_0_axi_periph1_M00_AXI_RVALID,
      M00_AXI_wdata(31 downto 0) => ps8_0_axi_periph1_M00_AXI_WDATA(31 downto 0),
      M00_AXI_wlast => ps8_0_axi_periph1_M00_AXI_WLAST,
      M00_AXI_wready => ps8_0_axi_periph1_M00_AXI_WREADY,
      M00_AXI_wstrb(3 downto 0) => ps8_0_axi_periph1_M00_AXI_WSTRB(3 downto 0),
      M00_AXI_wvalid => ps8_0_axi_periph1_M00_AXI_WVALID,
      M01_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M01_ARESETN => rst_ps8_0_99M_interconnect_aresetn(0),
      M01_AXI_araddr(39 downto 0) => ps8_0_axi_periph1_M01_AXI_ARADDR(39 downto 0),
      M01_AXI_arready => ps8_0_axi_periph1_M01_AXI_ARREADY,
      M01_AXI_arvalid => ps8_0_axi_periph1_M01_AXI_ARVALID,
      M01_AXI_awaddr(39 downto 0) => ps8_0_axi_periph1_M01_AXI_AWADDR(39 downto 0),
      M01_AXI_awready => ps8_0_axi_periph1_M01_AXI_AWREADY,
      M01_AXI_awvalid => ps8_0_axi_periph1_M01_AXI_AWVALID,
      M01_AXI_bready => ps8_0_axi_periph1_M01_AXI_BREADY,
      M01_AXI_bresp(1 downto 0) => ps8_0_axi_periph1_M01_AXI_BRESP(1 downto 0),
      M01_AXI_bvalid => ps8_0_axi_periph1_M01_AXI_BVALID,
      M01_AXI_rdata(31 downto 0) => ps8_0_axi_periph1_M01_AXI_RDATA(31 downto 0),
      M01_AXI_rready => ps8_0_axi_periph1_M01_AXI_RREADY,
      M01_AXI_rresp(1 downto 0) => ps8_0_axi_periph1_M01_AXI_RRESP(1 downto 0),
      M01_AXI_rvalid => ps8_0_axi_periph1_M01_AXI_RVALID,
      M01_AXI_wdata(31 downto 0) => ps8_0_axi_periph1_M01_AXI_WDATA(31 downto 0),
      M01_AXI_wready => ps8_0_axi_periph1_M01_AXI_WREADY,
      M01_AXI_wstrb(3 downto 0) => ps8_0_axi_periph1_M01_AXI_WSTRB(3 downto 0),
      M01_AXI_wvalid => ps8_0_axi_periph1_M01_AXI_WVALID,
      M02_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M02_ARESETN => rst_ps8_0_99M_interconnect_aresetn(0),
      M02_AXI_araddr(17 downto 0) => ps8_0_axi_periph1_M02_AXI_ARADDR(17 downto 0),
      M02_AXI_arready => ps8_0_axi_periph1_M02_AXI_ARREADY,
      M02_AXI_arvalid => ps8_0_axi_periph1_M02_AXI_ARVALID,
      M02_AXI_awaddr(17 downto 0) => ps8_0_axi_periph1_M02_AXI_AWADDR(17 downto 0),
      M02_AXI_awready => ps8_0_axi_periph1_M02_AXI_AWREADY,
      M02_AXI_awvalid => ps8_0_axi_periph1_M02_AXI_AWVALID,
      M02_AXI_bready => ps8_0_axi_periph1_M02_AXI_BREADY,
      M02_AXI_bresp(1 downto 0) => ps8_0_axi_periph1_M02_AXI_BRESP(1 downto 0),
      M02_AXI_bvalid => ps8_0_axi_periph1_M02_AXI_BVALID,
      M02_AXI_rdata(31 downto 0) => ps8_0_axi_periph1_M02_AXI_RDATA(31 downto 0),
      M02_AXI_rready => ps8_0_axi_periph1_M02_AXI_RREADY,
      M02_AXI_rresp(1 downto 0) => ps8_0_axi_periph1_M02_AXI_RRESP(1 downto 0),
      M02_AXI_rvalid => ps8_0_axi_periph1_M02_AXI_RVALID,
      M02_AXI_wdata(31 downto 0) => ps8_0_axi_periph1_M02_AXI_WDATA(31 downto 0),
      M02_AXI_wready => ps8_0_axi_periph1_M02_AXI_WREADY,
      M02_AXI_wstrb(3 downto 0) => ps8_0_axi_periph1_M02_AXI_WSTRB(3 downto 0),
      M02_AXI_wvalid => ps8_0_axi_periph1_M02_AXI_WVALID,
      M03_ACLK => clk_wiz_0_clk_out1,
      M03_ARESETN => rst_ps8_0_99M1_peripheral_aresetn(0),
      M03_AXI_araddr(14 downto 0) => ps8_0_axi_periph1_M03_AXI_ARADDR(14 downto 0),
      M03_AXI_arburst(1 downto 0) => ps8_0_axi_periph1_M03_AXI_ARBURST(1 downto 0),
      M03_AXI_arcache(3 downto 0) => ps8_0_axi_periph1_M03_AXI_ARCACHE(3 downto 0),
      M03_AXI_arlen(7 downto 0) => ps8_0_axi_periph1_M03_AXI_ARLEN(7 downto 0),
      M03_AXI_arlock => ps8_0_axi_periph1_M03_AXI_ARLOCK,
      M03_AXI_arprot(2 downto 0) => ps8_0_axi_periph1_M03_AXI_ARPROT(2 downto 0),
      M03_AXI_arready => ps8_0_axi_periph1_M03_AXI_ARREADY,
      M03_AXI_arsize(2 downto 0) => ps8_0_axi_periph1_M03_AXI_ARSIZE(2 downto 0),
      M03_AXI_arvalid => ps8_0_axi_periph1_M03_AXI_ARVALID,
      M03_AXI_awaddr(14 downto 0) => ps8_0_axi_periph1_M03_AXI_AWADDR(14 downto 0),
      M03_AXI_awburst(1 downto 0) => ps8_0_axi_periph1_M03_AXI_AWBURST(1 downto 0),
      M03_AXI_awcache(3 downto 0) => ps8_0_axi_periph1_M03_AXI_AWCACHE(3 downto 0),
      M03_AXI_awlen(7 downto 0) => ps8_0_axi_periph1_M03_AXI_AWLEN(7 downto 0),
      M03_AXI_awlock => ps8_0_axi_periph1_M03_AXI_AWLOCK,
      M03_AXI_awprot(2 downto 0) => ps8_0_axi_periph1_M03_AXI_AWPROT(2 downto 0),
      M03_AXI_awready => ps8_0_axi_periph1_M03_AXI_AWREADY,
      M03_AXI_awsize(2 downto 0) => ps8_0_axi_periph1_M03_AXI_AWSIZE(2 downto 0),
      M03_AXI_awvalid => ps8_0_axi_periph1_M03_AXI_AWVALID,
      M03_AXI_bready => ps8_0_axi_periph1_M03_AXI_BREADY,
      M03_AXI_bresp(1 downto 0) => ps8_0_axi_periph1_M03_AXI_BRESP(1 downto 0),
      M03_AXI_bvalid => ps8_0_axi_periph1_M03_AXI_BVALID,
      M03_AXI_rdata(127 downto 0) => ps8_0_axi_periph1_M03_AXI_RDATA(127 downto 0),
      M03_AXI_rlast => ps8_0_axi_periph1_M03_AXI_RLAST,
      M03_AXI_rready => ps8_0_axi_periph1_M03_AXI_RREADY,
      M03_AXI_rresp(1 downto 0) => ps8_0_axi_periph1_M03_AXI_RRESP(1 downto 0),
      M03_AXI_rvalid => ps8_0_axi_periph1_M03_AXI_RVALID,
      M03_AXI_wdata(127 downto 0) => ps8_0_axi_periph1_M03_AXI_WDATA(127 downto 0),
      M03_AXI_wlast => ps8_0_axi_periph1_M03_AXI_WLAST,
      M03_AXI_wready => ps8_0_axi_periph1_M03_AXI_WREADY,
      M03_AXI_wstrb(15 downto 0) => ps8_0_axi_periph1_M03_AXI_WSTRB(15 downto 0),
      M03_AXI_wvalid => ps8_0_axi_periph1_M03_AXI_WVALID,
      M04_ACLK => eth_wrap_tx_clk125MHz,
      M04_ARESETN => M04_ARESETN_1(0),
      M04_AXI_araddr(31 downto 0) => ps8_0_axi_periph1_M04_AXI_araddr(31 downto 0),
      M04_AXI_arburst(1 downto 0) => ps8_0_axi_periph1_M04_AXI_arburst(1 downto 0),
      M04_AXI_arcache(3 downto 0) => ps8_0_axi_periph1_M04_AXI_ARCACHE(3 downto 0),
      M04_AXI_arid(0) => ps8_0_axi_periph1_M04_AXI_ARID(0),
      M04_AXI_arlen(7 downto 0) => ps8_0_axi_periph1_M04_AXI_arlen(7 downto 0),
      M04_AXI_arlock(0) => ps8_0_axi_periph1_M04_AXI_ARLOCK(0),
      M04_AXI_arprot(2 downto 0) => ps8_0_axi_periph1_M04_AXI_ARPROT(2 downto 0),
      M04_AXI_arqos(3 downto 0) => ps8_0_axi_periph1_M04_AXI_ARQOS(3 downto 0),
      M04_AXI_arready => ps8_0_axi_periph1_M04_AXI_ARREADY,
      M04_AXI_arsize(2 downto 0) => ps8_0_axi_periph1_M04_AXI_arsize(2 downto 0),
      M04_AXI_arvalid => ps8_0_axi_periph1_M04_AXI_arvalid,
      M04_AXI_awaddr(31 downto 0) => ps8_0_axi_periph1_M04_AXI_AWADDR(31 downto 0),
      M04_AXI_awburst(1 downto 0) => ps8_0_axi_periph1_M04_AXI_AWBURST(1 downto 0),
      M04_AXI_awcache(3 downto 0) => ps8_0_axi_periph1_M04_AXI_AWCACHE(3 downto 0),
      M04_AXI_awid(0) => ps8_0_axi_periph1_M04_AXI_AWID(0),
      M04_AXI_awlen(7 downto 0) => ps8_0_axi_periph1_M04_AXI_AWLEN(7 downto 0),
      M04_AXI_awlock(0) => ps8_0_axi_periph1_M04_AXI_AWLOCK(0),
      M04_AXI_awprot(2 downto 0) => ps8_0_axi_periph1_M04_AXI_AWPROT(2 downto 0),
      M04_AXI_awqos(3 downto 0) => ps8_0_axi_periph1_M04_AXI_AWQOS(3 downto 0),
      M04_AXI_awready => ps8_0_axi_periph1_M04_AXI_AWREADY,
      M04_AXI_awsize(2 downto 0) => ps8_0_axi_periph1_M04_AXI_AWSIZE(2 downto 0),
      M04_AXI_awvalid => ps8_0_axi_periph1_M04_AXI_AWVALID,
      M04_AXI_bid(0) => ps8_0_axi_periph1_M04_AXI_BID(0),
      M04_AXI_bready => ps8_0_axi_periph1_M04_AXI_BREADY,
      M04_AXI_bresp(1 downto 0) => ps8_0_axi_periph1_M04_AXI_BRESP(1 downto 0),
      M04_AXI_bvalid => ps8_0_axi_periph1_M04_AXI_BVALID,
      M04_AXI_rdata(511 downto 0) => M04_AXI_rdata_1(511 downto 0),
      M04_AXI_rid(0) => ps8_0_axi_periph1_M04_AXI_RID(0),
      M04_AXI_rlast => ps8_0_axi_periph1_M04_AXI_RLAST,
      M04_AXI_rready => ps8_0_axi_periph1_M04_AXI_rready,
      M04_AXI_rresp(1 downto 0) => ps8_0_axi_periph1_M04_AXI_RRESP(1 downto 0),
      M04_AXI_rvalid => ddr4_0_c0_ddr4_s_axi_rvalid,
      M04_AXI_wdata(511 downto 0) => ps8_0_axi_periph1_M04_AXI_WDATA(511 downto 0),
      M04_AXI_wlast => ps8_0_axi_periph1_M04_AXI_WLAST,
      M04_AXI_wready => ps8_0_axi_periph1_M04_AXI_WREADY,
      M04_AXI_wstrb(63 downto 0) => ps8_0_axi_periph1_M04_AXI_WSTRB(63 downto 0),
      M04_AXI_wvalid => ps8_0_axi_periph1_M04_AXI_WVALID,
      M05_ACLK => clk_wiz_0_clk_out1,
      M05_ARESETN => rst_ps8_0_99M1_peripheral_aresetn(0),
      M05_AXI_araddr(39 downto 0) => ps8_0_axi_periph1_M05_AXI_ARADDR(39 downto 0),
      M05_AXI_arprot(2 downto 0) => ps8_0_axi_periph1_M05_AXI_ARPROT(2 downto 0),
      M05_AXI_arready => ps8_0_axi_periph1_M05_AXI_ARREADY,
      M05_AXI_arvalid => ps8_0_axi_periph1_M05_AXI_ARVALID,
      M05_AXI_awaddr(39 downto 0) => ps8_0_axi_periph1_M05_AXI_AWADDR(39 downto 0),
      M05_AXI_awprot(2 downto 0) => ps8_0_axi_periph1_M05_AXI_AWPROT(2 downto 0),
      M05_AXI_awready => ps8_0_axi_periph1_M05_AXI_AWREADY,
      M05_AXI_awvalid => ps8_0_axi_periph1_M05_AXI_AWVALID,
      M05_AXI_bready => ps8_0_axi_periph1_M05_AXI_BREADY,
      M05_AXI_bresp(1 downto 0) => ps8_0_axi_periph1_M05_AXI_BRESP(1 downto 0),
      M05_AXI_bvalid => ps8_0_axi_periph1_M05_AXI_BVALID,
      M05_AXI_rdata(31 downto 0) => ps8_0_axi_periph1_M05_AXI_RDATA(31 downto 0),
      M05_AXI_rready => ps8_0_axi_periph1_M05_AXI_RREADY,
      M05_AXI_rresp(1 downto 0) => ps8_0_axi_periph1_M05_AXI_RRESP(1 downto 0),
      M05_AXI_rvalid => ps8_0_axi_periph1_M05_AXI_RVALID,
      M05_AXI_wdata(31 downto 0) => ps8_0_axi_periph1_M05_AXI_WDATA(31 downto 0),
      M05_AXI_wready => ps8_0_axi_periph1_M05_AXI_WREADY,
      M05_AXI_wstrb(3 downto 0) => ps8_0_axi_periph1_M05_AXI_WSTRB(3 downto 0),
      M05_AXI_wvalid => ps8_0_axi_periph1_M05_AXI_WVALID,
      M06_ACLK => clk_wiz_0_clk_out1,
      M06_ARESETN => rst_ps8_0_99M1_peripheral_aresetn(0),
      M06_AXI_araddr(14 downto 0) => ps8_0_axi_periph1_M06_AXI_ARADDR(14 downto 0),
      M06_AXI_arburst(1 downto 0) => ps8_0_axi_periph1_M06_AXI_ARBURST(1 downto 0),
      M06_AXI_arcache(3 downto 0) => ps8_0_axi_periph1_M06_AXI_ARCACHE(3 downto 0),
      M06_AXI_arlen(7 downto 0) => ps8_0_axi_periph1_M06_AXI_ARLEN(7 downto 0),
      M06_AXI_arlock => ps8_0_axi_periph1_M06_AXI_ARLOCK,
      M06_AXI_arprot(2 downto 0) => ps8_0_axi_periph1_M06_AXI_ARPROT(2 downto 0),
      M06_AXI_arready => ps8_0_axi_periph1_M06_AXI_ARREADY,
      M06_AXI_arsize(2 downto 0) => ps8_0_axi_periph1_M06_AXI_ARSIZE(2 downto 0),
      M06_AXI_arvalid => ps8_0_axi_periph1_M06_AXI_ARVALID,
      M06_AXI_awaddr(14 downto 0) => ps8_0_axi_periph1_M06_AXI_AWADDR(14 downto 0),
      M06_AXI_awburst(1 downto 0) => ps8_0_axi_periph1_M06_AXI_AWBURST(1 downto 0),
      M06_AXI_awcache(3 downto 0) => ps8_0_axi_periph1_M06_AXI_AWCACHE(3 downto 0),
      M06_AXI_awlen(7 downto 0) => ps8_0_axi_periph1_M06_AXI_AWLEN(7 downto 0),
      M06_AXI_awlock => ps8_0_axi_periph1_M06_AXI_AWLOCK,
      M06_AXI_awprot(2 downto 0) => ps8_0_axi_periph1_M06_AXI_AWPROT(2 downto 0),
      M06_AXI_awready => ps8_0_axi_periph1_M06_AXI_AWREADY,
      M06_AXI_awsize(2 downto 0) => ps8_0_axi_periph1_M06_AXI_AWSIZE(2 downto 0),
      M06_AXI_awvalid => ps8_0_axi_periph1_M06_AXI_AWVALID,
      M06_AXI_bready => ps8_0_axi_periph1_M06_AXI_BREADY,
      M06_AXI_bresp(1 downto 0) => ps8_0_axi_periph1_M06_AXI_BRESP(1 downto 0),
      M06_AXI_bvalid => ps8_0_axi_periph1_M06_AXI_BVALID,
      M06_AXI_rdata(127 downto 0) => ps8_0_axi_periph1_M06_AXI_RDATA(127 downto 0),
      M06_AXI_rlast => ps8_0_axi_periph1_M06_AXI_RLAST,
      M06_AXI_rready => ps8_0_axi_periph1_M06_AXI_RREADY,
      M06_AXI_rresp(1 downto 0) => ps8_0_axi_periph1_M06_AXI_RRESP(1 downto 0),
      M06_AXI_rvalid => ps8_0_axi_periph1_M06_AXI_RVALID,
      M06_AXI_wdata(127 downto 0) => ps8_0_axi_periph1_M06_AXI_WDATA(127 downto 0),
      M06_AXI_wlast => ps8_0_axi_periph1_M06_AXI_WLAST,
      M06_AXI_wready => ps8_0_axi_periph1_M06_AXI_WREADY,
      M06_AXI_wstrb(15 downto 0) => ps8_0_axi_periph1_M06_AXI_WSTRB(15 downto 0),
      M06_AXI_wvalid => ps8_0_axi_periph1_M06_AXI_WVALID,
      M07_ACLK => clk_wiz_0_clk_out1,
      M07_ARESETN => rst_ps8_0_99M1_peripheral_aresetn(0),
      M07_AXI_araddr(12 downto 0) => ps8_0_axi_periph1_M07_AXI_ARADDR(12 downto 0),
      M07_AXI_arburst(1 downto 0) => ps8_0_axi_periph1_M07_AXI_ARBURST(1 downto 0),
      M07_AXI_arcache(3 downto 0) => ps8_0_axi_periph1_M07_AXI_ARCACHE(3 downto 0),
      M07_AXI_arlen(7 downto 0) => ps8_0_axi_periph1_M07_AXI_ARLEN(7 downto 0),
      M07_AXI_arlock => ps8_0_axi_periph1_M07_AXI_ARLOCK,
      M07_AXI_arprot(2 downto 0) => ps8_0_axi_periph1_M07_AXI_ARPROT(2 downto 0),
      M07_AXI_arready => ps8_0_axi_periph1_M07_AXI_ARREADY,
      M07_AXI_arsize(2 downto 0) => ps8_0_axi_periph1_M07_AXI_ARSIZE(2 downto 0),
      M07_AXI_arvalid => ps8_0_axi_periph1_M07_AXI_ARVALID,
      M07_AXI_awaddr(12 downto 0) => ps8_0_axi_periph1_M07_AXI_AWADDR(12 downto 0),
      M07_AXI_awburst(1 downto 0) => ps8_0_axi_periph1_M07_AXI_AWBURST(1 downto 0),
      M07_AXI_awcache(3 downto 0) => ps8_0_axi_periph1_M07_AXI_AWCACHE(3 downto 0),
      M07_AXI_awlen(7 downto 0) => ps8_0_axi_periph1_M07_AXI_AWLEN(7 downto 0),
      M07_AXI_awlock => ps8_0_axi_periph1_M07_AXI_AWLOCK,
      M07_AXI_awprot(2 downto 0) => ps8_0_axi_periph1_M07_AXI_AWPROT(2 downto 0),
      M07_AXI_awready => ps8_0_axi_periph1_M07_AXI_AWREADY,
      M07_AXI_awsize(2 downto 0) => ps8_0_axi_periph1_M07_AXI_AWSIZE(2 downto 0),
      M07_AXI_awvalid => ps8_0_axi_periph1_M07_AXI_AWVALID,
      M07_AXI_bready => ps8_0_axi_periph1_M07_AXI_BREADY,
      M07_AXI_bresp(1 downto 0) => ps8_0_axi_periph1_M07_AXI_BRESP(1 downto 0),
      M07_AXI_bvalid => ps8_0_axi_periph1_M07_AXI_BVALID,
      M07_AXI_rdata(31 downto 0) => ps8_0_axi_periph1_M07_AXI_RDATA(31 downto 0),
      M07_AXI_rlast => ps8_0_axi_periph1_M07_AXI_RLAST,
      M07_AXI_rready => ps8_0_axi_periph1_M07_AXI_RREADY,
      M07_AXI_rresp(1 downto 0) => ps8_0_axi_periph1_M07_AXI_RRESP(1 downto 0),
      M07_AXI_rvalid => ps8_0_axi_periph1_M07_AXI_RVALID,
      M07_AXI_wdata(31 downto 0) => ps8_0_axi_periph1_M07_AXI_WDATA(31 downto 0),
      M07_AXI_wlast => ps8_0_axi_periph1_M07_AXI_WLAST,
      M07_AXI_wready => ps8_0_axi_periph1_M07_AXI_WREADY,
      M07_AXI_wstrb(3 downto 0) => ps8_0_axi_periph1_M07_AXI_WSTRB(3 downto 0),
      M07_AXI_wvalid => ps8_0_axi_periph1_M07_AXI_WVALID,
      M08_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M08_ARESETN => rst_ps8_0_99M_interconnect_aresetn(0),
      M08_AXI_araddr(39 downto 0) => ps8_0_axi_periph1_M08_AXI_ARADDR(39 downto 0),
      M08_AXI_arready => ps8_0_axi_periph1_M08_AXI_ARREADY,
      M08_AXI_arvalid => ps8_0_axi_periph1_M08_AXI_ARVALID,
      M08_AXI_awaddr(39 downto 0) => ps8_0_axi_periph1_M08_AXI_AWADDR(39 downto 0),
      M08_AXI_awready => ps8_0_axi_periph1_M08_AXI_AWREADY,
      M08_AXI_awvalid => ps8_0_axi_periph1_M08_AXI_AWVALID,
      M08_AXI_bready => ps8_0_axi_periph1_M08_AXI_BREADY,
      M08_AXI_bresp(1 downto 0) => ps8_0_axi_periph1_M08_AXI_BRESP(1 downto 0),
      M08_AXI_bvalid => ps8_0_axi_periph1_M08_AXI_BVALID,
      M08_AXI_rdata(31 downto 0) => ps8_0_axi_periph1_M08_AXI_RDATA(31 downto 0),
      M08_AXI_rready => ps8_0_axi_periph1_M08_AXI_RREADY,
      M08_AXI_rresp(1 downto 0) => ps8_0_axi_periph1_M08_AXI_RRESP(1 downto 0),
      M08_AXI_rvalid => ps8_0_axi_periph1_M08_AXI_RVALID,
      M08_AXI_wdata(31 downto 0) => ps8_0_axi_periph1_M08_AXI_WDATA(31 downto 0),
      M08_AXI_wready => ps8_0_axi_periph1_M08_AXI_WREADY,
      M08_AXI_wstrb(3 downto 0) => ps8_0_axi_periph1_M08_AXI_WSTRB(3 downto 0),
      M08_AXI_wvalid => ps8_0_axi_periph1_M08_AXI_WVALID,
      M09_ACLK => clk_wiz_0_clk_out1,
      M09_ARESETN => rst_ps8_0_99M1_peripheral_aresetn(0),
      M09_AXI_araddr(39 downto 0) => ps8_0_axi_periph1_M09_AXI_ARADDR(39 downto 0),
      M09_AXI_arprot(2 downto 0) => ps8_0_axi_periph1_M09_AXI_ARPROT(2 downto 0),
      M09_AXI_arready => ps8_0_axi_periph1_M09_AXI_ARREADY,
      M09_AXI_arvalid => ps8_0_axi_periph1_M09_AXI_ARVALID,
      M09_AXI_awaddr(39 downto 0) => ps8_0_axi_periph1_M09_AXI_AWADDR(39 downto 0),
      M09_AXI_awprot(2 downto 0) => ps8_0_axi_periph1_M09_AXI_AWPROT(2 downto 0),
      M09_AXI_awready => ps8_0_axi_periph1_M09_AXI_AWREADY,
      M09_AXI_awvalid => ps8_0_axi_periph1_M09_AXI_AWVALID,
      M09_AXI_bready => ps8_0_axi_periph1_M09_AXI_BREADY,
      M09_AXI_bresp(1 downto 0) => ps8_0_axi_periph1_M09_AXI_BRESP(1 downto 0),
      M09_AXI_bvalid => ps8_0_axi_periph1_M09_AXI_BVALID,
      M09_AXI_rdata(31 downto 0) => ps8_0_axi_periph1_M09_AXI_RDATA(31 downto 0),
      M09_AXI_rready => ps8_0_axi_periph1_M09_AXI_RREADY,
      M09_AXI_rresp(1 downto 0) => ps8_0_axi_periph1_M09_AXI_RRESP(1 downto 0),
      M09_AXI_rvalid => ps8_0_axi_periph1_M09_AXI_RVALID,
      M09_AXI_wdata(31 downto 0) => ps8_0_axi_periph1_M09_AXI_WDATA(31 downto 0),
      M09_AXI_wready => ps8_0_axi_periph1_M09_AXI_WREADY,
      M09_AXI_wstrb(3 downto 0) => ps8_0_axi_periph1_M09_AXI_WSTRB(3 downto 0),
      M09_AXI_wvalid => ps8_0_axi_periph1_M09_AXI_WVALID,
      M10_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M10_ARESETN => rst_ps8_0_99M_interconnect_aresetn(0),
      M10_AXI_araddr(39 downto 0) => ps8_0_axi_periph1_M10_AXI_ARADDR(39 downto 0),
      M10_AXI_arready => ps8_0_axi_periph1_M10_AXI_ARREADY,
      M10_AXI_arvalid => ps8_0_axi_periph1_M10_AXI_ARVALID,
      M10_AXI_awaddr(39 downto 0) => ps8_0_axi_periph1_M10_AXI_AWADDR(39 downto 0),
      M10_AXI_awready => ps8_0_axi_periph1_M10_AXI_AWREADY,
      M10_AXI_awvalid => ps8_0_axi_periph1_M10_AXI_AWVALID,
      M10_AXI_bready => ps8_0_axi_periph1_M10_AXI_BREADY,
      M10_AXI_bresp(1 downto 0) => ps8_0_axi_periph1_M10_AXI_BRESP(1 downto 0),
      M10_AXI_bvalid => ps8_0_axi_periph1_M10_AXI_BVALID,
      M10_AXI_rdata(31 downto 0) => ps8_0_axi_periph1_M10_AXI_RDATA(31 downto 0),
      M10_AXI_rready => ps8_0_axi_periph1_M10_AXI_RREADY,
      M10_AXI_rresp(1 downto 0) => ps8_0_axi_periph1_M10_AXI_RRESP(1 downto 0),
      M10_AXI_rvalid => ps8_0_axi_periph1_M10_AXI_RVALID,
      M10_AXI_wdata(31 downto 0) => ps8_0_axi_periph1_M10_AXI_WDATA(31 downto 0),
      M10_AXI_wready => ps8_0_axi_periph1_M10_AXI_WREADY,
      M10_AXI_wstrb(3 downto 0) => ps8_0_axi_periph1_M10_AXI_WSTRB(3 downto 0),
      M10_AXI_wvalid => ps8_0_axi_periph1_M10_AXI_WVALID,
      M11_ACLK => clk_wiz_0_clk_out1,
      M11_ARESETN => rst_ps8_0_99M1_peripheral_aresetn(0),
      M11_AXI_araddr(39 downto 0) => ps8_0_axi_periph1_M11_AXI_ARADDR(39 downto 0),
      M11_AXI_arprot(2 downto 0) => ps8_0_axi_periph1_M11_AXI_ARPROT(2 downto 0),
      M11_AXI_arready => ps8_0_axi_periph1_M11_AXI_ARREADY,
      M11_AXI_arvalid => ps8_0_axi_periph1_M11_AXI_ARVALID,
      M11_AXI_awaddr(39 downto 0) => ps8_0_axi_periph1_M11_AXI_AWADDR(39 downto 0),
      M11_AXI_awprot(2 downto 0) => ps8_0_axi_periph1_M11_AXI_AWPROT(2 downto 0),
      M11_AXI_awready => ps8_0_axi_periph1_M11_AXI_AWREADY,
      M11_AXI_awvalid => ps8_0_axi_periph1_M11_AXI_AWVALID,
      M11_AXI_bready => ps8_0_axi_periph1_M11_AXI_BREADY,
      M11_AXI_bresp(1 downto 0) => ps8_0_axi_periph1_M11_AXI_BRESP(1 downto 0),
      M11_AXI_bvalid => ps8_0_axi_periph1_M11_AXI_BVALID,
      M11_AXI_rdata(31 downto 0) => ps8_0_axi_periph1_M11_AXI_RDATA(31 downto 0),
      M11_AXI_rready => ps8_0_axi_periph1_M11_AXI_RREADY,
      M11_AXI_rresp(1 downto 0) => ps8_0_axi_periph1_M11_AXI_RRESP(1 downto 0),
      M11_AXI_rvalid => ps8_0_axi_periph1_M11_AXI_RVALID,
      M11_AXI_wdata(31 downto 0) => ps8_0_axi_periph1_M11_AXI_WDATA(31 downto 0),
      M11_AXI_wready => ps8_0_axi_periph1_M11_AXI_WREADY,
      M11_AXI_wstrb(3 downto 0) => ps8_0_axi_periph1_M11_AXI_WSTRB(3 downto 0),
      M11_AXI_wvalid => ps8_0_axi_periph1_M11_AXI_WVALID,
      M12_ACLK => clk_wiz_0_clk_out1,
      M12_ARESETN => rst_ps8_0_99M1_peripheral_aresetn(0),
      M12_AXI_araddr(14 downto 0) => ps8_0_axi_periph1_M12_AXI_ARADDR(14 downto 0),
      M12_AXI_arburst(1 downto 0) => ps8_0_axi_periph1_M12_AXI_ARBURST(1 downto 0),
      M12_AXI_arcache(3 downto 0) => ps8_0_axi_periph1_M12_AXI_ARCACHE(3 downto 0),
      M12_AXI_arlen(7 downto 0) => ps8_0_axi_periph1_M12_AXI_ARLEN(7 downto 0),
      M12_AXI_arlock => ps8_0_axi_periph1_M12_AXI_ARLOCK,
      M12_AXI_arprot(2 downto 0) => ps8_0_axi_periph1_M12_AXI_ARPROT(2 downto 0),
      M12_AXI_arready => ps8_0_axi_periph1_M12_AXI_ARREADY,
      M12_AXI_arsize(2 downto 0) => ps8_0_axi_periph1_M12_AXI_ARSIZE(2 downto 0),
      M12_AXI_arvalid => ps8_0_axi_periph1_M12_AXI_ARVALID,
      M12_AXI_awaddr(14 downto 0) => ps8_0_axi_periph1_M12_AXI_AWADDR(14 downto 0),
      M12_AXI_awburst(1 downto 0) => ps8_0_axi_periph1_M12_AXI_AWBURST(1 downto 0),
      M12_AXI_awcache(3 downto 0) => ps8_0_axi_periph1_M12_AXI_AWCACHE(3 downto 0),
      M12_AXI_awlen(7 downto 0) => ps8_0_axi_periph1_M12_AXI_AWLEN(7 downto 0),
      M12_AXI_awlock => ps8_0_axi_periph1_M12_AXI_AWLOCK,
      M12_AXI_awprot(2 downto 0) => ps8_0_axi_periph1_M12_AXI_AWPROT(2 downto 0),
      M12_AXI_awready => ps8_0_axi_periph1_M12_AXI_AWREADY,
      M12_AXI_awsize(2 downto 0) => ps8_0_axi_periph1_M12_AXI_AWSIZE(2 downto 0),
      M12_AXI_awvalid => ps8_0_axi_periph1_M12_AXI_AWVALID,
      M12_AXI_bready => ps8_0_axi_periph1_M12_AXI_BREADY,
      M12_AXI_bresp(1 downto 0) => ps8_0_axi_periph1_M12_AXI_BRESP(1 downto 0),
      M12_AXI_bvalid => ps8_0_axi_periph1_M12_AXI_BVALID,
      M12_AXI_rdata(127 downto 0) => ps8_0_axi_periph1_M12_AXI_RDATA(127 downto 0),
      M12_AXI_rlast => ps8_0_axi_periph1_M12_AXI_RLAST,
      M12_AXI_rready => ps8_0_axi_periph1_M12_AXI_RREADY,
      M12_AXI_rresp(1 downto 0) => ps8_0_axi_periph1_M12_AXI_RRESP(1 downto 0),
      M12_AXI_rvalid => ps8_0_axi_periph1_M12_AXI_RVALID,
      M12_AXI_wdata(127 downto 0) => ps8_0_axi_periph1_M12_AXI_WDATA(127 downto 0),
      M12_AXI_wlast => ps8_0_axi_periph1_M12_AXI_WLAST,
      M12_AXI_wready => ps8_0_axi_periph1_M12_AXI_WREADY,
      M12_AXI_wstrb(15 downto 0) => ps8_0_axi_periph1_M12_AXI_WSTRB(15 downto 0),
      M12_AXI_wvalid => ps8_0_axi_periph1_M12_AXI_WVALID,
      M13_ACLK => clk_wiz_0_clk_out1,
      M13_ARESETN => rst_ps8_0_99M1_peripheral_aresetn(0),
      M13_AXI_araddr(12 downto 0) => ps8_0_axi_periph1_M13_AXI_ARADDR(12 downto 0),
      M13_AXI_arburst(1 downto 0) => ps8_0_axi_periph1_M13_AXI_ARBURST(1 downto 0),
      M13_AXI_arcache(3 downto 0) => ps8_0_axi_periph1_M13_AXI_ARCACHE(3 downto 0),
      M13_AXI_arlen(7 downto 0) => ps8_0_axi_periph1_M13_AXI_ARLEN(7 downto 0),
      M13_AXI_arlock => ps8_0_axi_periph1_M13_AXI_ARLOCK,
      M13_AXI_arprot(2 downto 0) => ps8_0_axi_periph1_M13_AXI_ARPROT(2 downto 0),
      M13_AXI_arready => ps8_0_axi_periph1_M13_AXI_ARREADY,
      M13_AXI_arsize(2 downto 0) => ps8_0_axi_periph1_M13_AXI_ARSIZE(2 downto 0),
      M13_AXI_arvalid => ps8_0_axi_periph1_M13_AXI_ARVALID,
      M13_AXI_awaddr(12 downto 0) => ps8_0_axi_periph1_M13_AXI_AWADDR(12 downto 0),
      M13_AXI_awburst(1 downto 0) => ps8_0_axi_periph1_M13_AXI_AWBURST(1 downto 0),
      M13_AXI_awcache(3 downto 0) => ps8_0_axi_periph1_M13_AXI_AWCACHE(3 downto 0),
      M13_AXI_awlen(7 downto 0) => ps8_0_axi_periph1_M13_AXI_AWLEN(7 downto 0),
      M13_AXI_awlock => ps8_0_axi_periph1_M13_AXI_AWLOCK,
      M13_AXI_awprot(2 downto 0) => ps8_0_axi_periph1_M13_AXI_AWPROT(2 downto 0),
      M13_AXI_awready => ps8_0_axi_periph1_M13_AXI_AWREADY,
      M13_AXI_awsize(2 downto 0) => ps8_0_axi_periph1_M13_AXI_AWSIZE(2 downto 0),
      M13_AXI_awvalid => ps8_0_axi_periph1_M13_AXI_AWVALID,
      M13_AXI_bready => ps8_0_axi_periph1_M13_AXI_BREADY,
      M13_AXI_bresp(1 downto 0) => ps8_0_axi_periph1_M13_AXI_BRESP(1 downto 0),
      M13_AXI_bvalid => ps8_0_axi_periph1_M13_AXI_BVALID,
      M13_AXI_rdata(31 downto 0) => ps8_0_axi_periph1_M13_AXI_RDATA(31 downto 0),
      M13_AXI_rlast => ps8_0_axi_periph1_M13_AXI_RLAST,
      M13_AXI_rready => ps8_0_axi_periph1_M13_AXI_RREADY,
      M13_AXI_rresp(1 downto 0) => ps8_0_axi_periph1_M13_AXI_RRESP(1 downto 0),
      M13_AXI_rvalid => ps8_0_axi_periph1_M13_AXI_RVALID,
      M13_AXI_wdata(31 downto 0) => ps8_0_axi_periph1_M13_AXI_WDATA(31 downto 0),
      M13_AXI_wlast => ps8_0_axi_periph1_M13_AXI_WLAST,
      M13_AXI_wready => ps8_0_axi_periph1_M13_AXI_WREADY,
      M13_AXI_wstrb(3 downto 0) => ps8_0_axi_periph1_M13_AXI_WSTRB(3 downto 0),
      M13_AXI_wvalid => ps8_0_axi_periph1_M13_AXI_WVALID,
      M14_ACLK => clk_wiz_0_clk_out1,
      M14_ARESETN => rst_ps8_0_99M1_peripheral_aresetn(0),
      M14_AXI_araddr(12 downto 0) => ps8_0_axi_periph1_M14_AXI_ARADDR(12 downto 0),
      M14_AXI_arburst(1 downto 0) => ps8_0_axi_periph1_M14_AXI_ARBURST(1 downto 0),
      M14_AXI_arcache(3 downto 0) => ps8_0_axi_periph1_M14_AXI_ARCACHE(3 downto 0),
      M14_AXI_arlen(7 downto 0) => ps8_0_axi_periph1_M14_AXI_ARLEN(7 downto 0),
      M14_AXI_arlock => ps8_0_axi_periph1_M14_AXI_ARLOCK,
      M14_AXI_arprot(2 downto 0) => ps8_0_axi_periph1_M14_AXI_ARPROT(2 downto 0),
      M14_AXI_arready => ps8_0_axi_periph1_M14_AXI_ARREADY,
      M14_AXI_arsize(2 downto 0) => ps8_0_axi_periph1_M14_AXI_ARSIZE(2 downto 0),
      M14_AXI_arvalid => ps8_0_axi_periph1_M14_AXI_ARVALID,
      M14_AXI_awaddr(12 downto 0) => ps8_0_axi_periph1_M14_AXI_AWADDR(12 downto 0),
      M14_AXI_awburst(1 downto 0) => ps8_0_axi_periph1_M14_AXI_AWBURST(1 downto 0),
      M14_AXI_awcache(3 downto 0) => ps8_0_axi_periph1_M14_AXI_AWCACHE(3 downto 0),
      M14_AXI_awlen(7 downto 0) => ps8_0_axi_periph1_M14_AXI_AWLEN(7 downto 0),
      M14_AXI_awlock => ps8_0_axi_periph1_M14_AXI_AWLOCK,
      M14_AXI_awprot(2 downto 0) => ps8_0_axi_periph1_M14_AXI_AWPROT(2 downto 0),
      M14_AXI_awready => ps8_0_axi_periph1_M14_AXI_AWREADY,
      M14_AXI_awsize(2 downto 0) => ps8_0_axi_periph1_M14_AXI_AWSIZE(2 downto 0),
      M14_AXI_awvalid => ps8_0_axi_periph1_M14_AXI_AWVALID,
      M14_AXI_bready => ps8_0_axi_periph1_M14_AXI_BREADY,
      M14_AXI_bresp(1 downto 0) => ps8_0_axi_periph1_M14_AXI_BRESP(1 downto 0),
      M14_AXI_bvalid => ps8_0_axi_periph1_M14_AXI_BVALID,
      M14_AXI_rdata(31 downto 0) => ps8_0_axi_periph1_M14_AXI_RDATA(31 downto 0),
      M14_AXI_rlast => ps8_0_axi_periph1_M14_AXI_RLAST,
      M14_AXI_rready => ps8_0_axi_periph1_M14_AXI_RREADY,
      M14_AXI_rresp(1 downto 0) => ps8_0_axi_periph1_M14_AXI_RRESP(1 downto 0),
      M14_AXI_rvalid => ps8_0_axi_periph1_M14_AXI_RVALID,
      M14_AXI_wdata(31 downto 0) => ps8_0_axi_periph1_M14_AXI_WDATA(31 downto 0),
      M14_AXI_wlast => ps8_0_axi_periph1_M14_AXI_WLAST,
      M14_AXI_wready => ps8_0_axi_periph1_M14_AXI_WREADY,
      M14_AXI_wstrb(3 downto 0) => ps8_0_axi_periph1_M14_AXI_WSTRB(3 downto 0),
      M14_AXI_wvalid => ps8_0_axi_periph1_M14_AXI_WVALID,
      M15_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M15_ARESETN => rst_ps8_0_99M_interconnect_aresetn(0),
      M15_AXI_araddr(39 downto 0) => ps8_0_axi_periph1_M15_AXI_ARADDR(39 downto 0),
      M15_AXI_arready => ps8_0_axi_periph1_M15_AXI_ARREADY,
      M15_AXI_arvalid => ps8_0_axi_periph1_M15_AXI_ARVALID,
      M15_AXI_awaddr(39 downto 0) => ps8_0_axi_periph1_M15_AXI_AWADDR(39 downto 0),
      M15_AXI_awready => ps8_0_axi_periph1_M15_AXI_AWREADY,
      M15_AXI_awvalid => ps8_0_axi_periph1_M15_AXI_AWVALID,
      M15_AXI_bready => ps8_0_axi_periph1_M15_AXI_BREADY,
      M15_AXI_bresp(1 downto 0) => ps8_0_axi_periph1_M15_AXI_BRESP(1 downto 0),
      M15_AXI_bvalid => ps8_0_axi_periph1_M15_AXI_BVALID,
      M15_AXI_rdata(31 downto 0) => ps8_0_axi_periph1_M15_AXI_RDATA(31 downto 0),
      M15_AXI_rready => ps8_0_axi_periph1_M15_AXI_RREADY,
      M15_AXI_rresp(1 downto 0) => ps8_0_axi_periph1_M15_AXI_RRESP(1 downto 0),
      M15_AXI_rvalid => ps8_0_axi_periph1_M15_AXI_RVALID,
      M15_AXI_wdata(31 downto 0) => ps8_0_axi_periph1_M15_AXI_WDATA(31 downto 0),
      M15_AXI_wready => ps8_0_axi_periph1_M15_AXI_WREADY,
      M15_AXI_wstrb(3 downto 0) => ps8_0_axi_periph1_M15_AXI_WSTRB(3 downto 0),
      M15_AXI_wvalid => ps8_0_axi_periph1_M15_AXI_WVALID,
      S00_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      S00_ARESETN => rst_ps8_0_99M_interconnect_aresetn(0),
      S00_AXI_araddr(39 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARADDR(39 downto 0),
      S00_AXI_arburst(1 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARBURST(1 downto 0),
      S00_AXI_arcache(3 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARCACHE(3 downto 0),
      S00_AXI_arid(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARID(15 downto 0),
      S00_AXI_arlen(7 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARLEN(7 downto 0),
      S00_AXI_arlock => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARLOCK,
      S00_AXI_arprot(2 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARPROT(2 downto 0),
      S00_AXI_arqos(3 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARQOS(3 downto 0),
      S00_AXI_arready => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARREADY,
      S00_AXI_arsize(2 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARSIZE(2 downto 0),
      S00_AXI_arvalid => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARVALID,
      S00_AXI_awaddr(39 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWADDR(39 downto 0),
      S00_AXI_awburst(1 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWBURST(1 downto 0),
      S00_AXI_awcache(3 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWCACHE(3 downto 0),
      S00_AXI_awid(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWID(15 downto 0),
      S00_AXI_awlen(7 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWLEN(7 downto 0),
      S00_AXI_awlock => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWLOCK,
      S00_AXI_awprot(2 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWPROT(2 downto 0),
      S00_AXI_awqos(3 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWQOS(3 downto 0),
      S00_AXI_awready => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWREADY,
      S00_AXI_awsize(2 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWSIZE(2 downto 0),
      S00_AXI_awvalid => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWVALID,
      S00_AXI_bid(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_BID(15 downto 0),
      S00_AXI_bready => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_BREADY,
      S00_AXI_bresp(1 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_BRESP(1 downto 0),
      S00_AXI_bvalid => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_BVALID,
      S00_AXI_rdata(127 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RDATA(127 downto 0),
      S00_AXI_rid(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RID(15 downto 0),
      S00_AXI_rlast => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RLAST,
      S00_AXI_rready => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RREADY,
      S00_AXI_rresp(1 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RRESP(1 downto 0),
      S00_AXI_rvalid => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RVALID,
      S00_AXI_wdata(127 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WDATA(127 downto 0),
      S00_AXI_wlast => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WLAST,
      S00_AXI_wready => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WREADY,
      S00_AXI_wstrb(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WSTRB(15 downto 0),
      S00_AXI_wvalid => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WVALID,
      S01_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      S01_ARESETN => rst_ps8_0_99M_interconnect_aresetn(0),
      S01_AXI_araddr(39 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_ARADDR(39 downto 0),
      S01_AXI_arburst(1 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_ARBURST(1 downto 0),
      S01_AXI_arcache(3 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_ARCACHE(3 downto 0),
      S01_AXI_arid(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_ARID(15 downto 0),
      S01_AXI_arlen(7 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_ARLEN(7 downto 0),
      S01_AXI_arlock => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_ARLOCK,
      S01_AXI_arprot(2 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_ARPROT(2 downto 0),
      S01_AXI_arqos(3 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_ARQOS(3 downto 0),
      S01_AXI_arready => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_ARREADY,
      S01_AXI_arsize(2 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_ARSIZE(2 downto 0),
      S01_AXI_arvalid => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_ARVALID,
      S01_AXI_awaddr(39 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_AWADDR(39 downto 0),
      S01_AXI_awburst(1 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_AWBURST(1 downto 0),
      S01_AXI_awcache(3 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_AWCACHE(3 downto 0),
      S01_AXI_awid(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_AWID(15 downto 0),
      S01_AXI_awlen(7 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_AWLEN(7 downto 0),
      S01_AXI_awlock => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_AWLOCK,
      S01_AXI_awprot(2 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_AWPROT(2 downto 0),
      S01_AXI_awqos(3 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_AWQOS(3 downto 0),
      S01_AXI_awready => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_AWREADY,
      S01_AXI_awsize(2 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_AWSIZE(2 downto 0),
      S01_AXI_awvalid => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_AWVALID,
      S01_AXI_bid(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_BID(15 downto 0),
      S01_AXI_bready => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_BREADY,
      S01_AXI_bresp(1 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_BRESP(1 downto 0),
      S01_AXI_bvalid => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_BVALID,
      S01_AXI_rdata(127 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_RDATA(127 downto 0),
      S01_AXI_rid(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_RID(15 downto 0),
      S01_AXI_rlast => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_RLAST,
      S01_AXI_rready => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_RREADY,
      S01_AXI_rresp(1 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_RRESP(1 downto 0),
      S01_AXI_rvalid => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_RVALID,
      S01_AXI_wdata(127 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_WDATA(127 downto 0),
      S01_AXI_wlast => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_WLAST,
      S01_AXI_wready => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_WREADY,
      S01_AXI_wstrb(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_WSTRB(15 downto 0),
      S01_AXI_wvalid => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_WVALID
    );
ps8_0_axi_periph2: entity work.bram_lutwave_ps8_0_axi_periph1_0
     port map (
      ACLK => zynq_ultra_ps_e_0_pl_clk0,
      ARESETN => rst_ps8_0_99M_peripheral_aresetn(0),
      M00_ACLK => eth_wrap_tx_clk125MHz,
      M00_ARESETN => rst_ps8_0_99M_interconnect_aresetn(0),
      M00_AXI_araddr(39 downto 0) => ps8_0_axi_periph2_M00_AXI_ARADDR(39 downto 0),
      M00_AXI_arready => ps8_0_axi_periph2_M00_AXI_ARREADY,
      M00_AXI_arvalid => ps8_0_axi_periph2_M00_AXI_ARVALID,
      M00_AXI_awaddr(39 downto 0) => ps8_0_axi_periph2_M00_AXI_AWADDR(39 downto 0),
      M00_AXI_awready => ps8_0_axi_periph2_M00_AXI_AWREADY,
      M00_AXI_awvalid => ps8_0_axi_periph2_M00_AXI_AWVALID,
      M00_AXI_bready => ps8_0_axi_periph2_M00_AXI_BREADY,
      M00_AXI_bresp(1 downto 0) => ps8_0_axi_periph2_M00_AXI_BRESP(1 downto 0),
      M00_AXI_bvalid => ps8_0_axi_periph2_M00_AXI_BVALID,
      M00_AXI_rdata(31 downto 0) => ps8_0_axi_periph2_M00_AXI_RDATA(31 downto 0),
      M00_AXI_rready => ps8_0_axi_periph2_M00_AXI_RREADY,
      M00_AXI_rresp(1 downto 0) => ps8_0_axi_periph2_M00_AXI_RRESP(1 downto 0),
      M00_AXI_rvalid => ps8_0_axi_periph2_M00_AXI_RVALID,
      M00_AXI_wdata(31 downto 0) => ps8_0_axi_periph2_M00_AXI_WDATA(31 downto 0),
      M00_AXI_wready => ps8_0_axi_periph2_M00_AXI_WREADY,
      M00_AXI_wstrb(3 downto 0) => ps8_0_axi_periph2_M00_AXI_WSTRB(3 downto 0),
      M00_AXI_wvalid => ps8_0_axi_periph2_M00_AXI_WVALID,
      M01_ACLK => clk_wiz_0_clk_out1,
      M01_ARESETN => rst_ps8_0_99M1_peripheral_aresetn(0),
      M01_AXI_araddr(39 downto 0) => ps8_0_axi_periph2_M01_AXI_ARADDR(39 downto 0),
      M01_AXI_arprot(2 downto 0) => ps8_0_axi_periph2_M01_AXI_ARPROT(2 downto 0),
      M01_AXI_arready => ps8_0_axi_periph2_M01_AXI_ARREADY,
      M01_AXI_arvalid => ps8_0_axi_periph2_M01_AXI_ARVALID,
      M01_AXI_awaddr(39 downto 0) => ps8_0_axi_periph2_M01_AXI_AWADDR(39 downto 0),
      M01_AXI_awprot(2 downto 0) => ps8_0_axi_periph2_M01_AXI_AWPROT(2 downto 0),
      M01_AXI_awready => ps8_0_axi_periph2_M01_AXI_AWREADY,
      M01_AXI_awvalid => ps8_0_axi_periph2_M01_AXI_AWVALID,
      M01_AXI_bready => ps8_0_axi_periph2_M01_AXI_BREADY,
      M01_AXI_bresp(1 downto 0) => ps8_0_axi_periph2_M01_AXI_BRESP(1 downto 0),
      M01_AXI_bvalid => ps8_0_axi_periph2_M01_AXI_BVALID,
      M01_AXI_rdata(31 downto 0) => ps8_0_axi_periph2_M01_AXI_RDATA(31 downto 0),
      M01_AXI_rready => ps8_0_axi_periph2_M01_AXI_RREADY,
      M01_AXI_rresp(1 downto 0) => ps8_0_axi_periph2_M01_AXI_RRESP(1 downto 0),
      M01_AXI_rvalid => ps8_0_axi_periph2_M01_AXI_RVALID,
      M01_AXI_wdata(31 downto 0) => ps8_0_axi_periph2_M01_AXI_WDATA(31 downto 0),
      M01_AXI_wready => ps8_0_axi_periph2_M01_AXI_WREADY,
      M01_AXI_wstrb(3 downto 0) => ps8_0_axi_periph2_M01_AXI_WSTRB(3 downto 0),
      M01_AXI_wvalid => ps8_0_axi_periph2_M01_AXI_WVALID,
      M02_ACLK => clk_wiz_0_clk_out1,
      M02_ARESETN => rst_ps8_0_99M1_peripheral_aresetn(0),
      M02_AXI_araddr(14 downto 0) => ps8_0_axi_periph2_M02_AXI_ARADDR(14 downto 0),
      M02_AXI_arburst(1 downto 0) => ps8_0_axi_periph2_M02_AXI_ARBURST(1 downto 0),
      M02_AXI_arcache(3 downto 0) => ps8_0_axi_periph2_M02_AXI_ARCACHE(3 downto 0),
      M02_AXI_arid(15 downto 0) => ps8_0_axi_periph2_M02_AXI_ARID(15 downto 0),
      M02_AXI_arlen(7 downto 0) => ps8_0_axi_periph2_M02_AXI_ARLEN(7 downto 0),
      M02_AXI_arlock => ps8_0_axi_periph2_M02_AXI_ARLOCK,
      M02_AXI_arprot(2 downto 0) => ps8_0_axi_periph2_M02_AXI_ARPROT(2 downto 0),
      M02_AXI_arready => ps8_0_axi_periph2_M02_AXI_ARREADY,
      M02_AXI_arsize(2 downto 0) => ps8_0_axi_periph2_M02_AXI_ARSIZE(2 downto 0),
      M02_AXI_arvalid => ps8_0_axi_periph2_M02_AXI_ARVALID,
      M02_AXI_awaddr(14 downto 0) => ps8_0_axi_periph2_M02_AXI_AWADDR(14 downto 0),
      M02_AXI_awburst(1 downto 0) => ps8_0_axi_periph2_M02_AXI_AWBURST(1 downto 0),
      M02_AXI_awcache(3 downto 0) => ps8_0_axi_periph2_M02_AXI_AWCACHE(3 downto 0),
      M02_AXI_awid(15 downto 0) => ps8_0_axi_periph2_M02_AXI_AWID(15 downto 0),
      M02_AXI_awlen(7 downto 0) => ps8_0_axi_periph2_M02_AXI_AWLEN(7 downto 0),
      M02_AXI_awlock => ps8_0_axi_periph2_M02_AXI_AWLOCK,
      M02_AXI_awprot(2 downto 0) => ps8_0_axi_periph2_M02_AXI_AWPROT(2 downto 0),
      M02_AXI_awready => ps8_0_axi_periph2_M02_AXI_AWREADY,
      M02_AXI_awsize(2 downto 0) => ps8_0_axi_periph2_M02_AXI_AWSIZE(2 downto 0),
      M02_AXI_awvalid => ps8_0_axi_periph2_M02_AXI_AWVALID,
      M02_AXI_bid(15 downto 0) => ps8_0_axi_periph2_M02_AXI_BID(15 downto 0),
      M02_AXI_bready => ps8_0_axi_periph2_M02_AXI_BREADY,
      M02_AXI_bresp(1 downto 0) => ps8_0_axi_periph2_M02_AXI_BRESP(1 downto 0),
      M02_AXI_bvalid => ps8_0_axi_periph2_M02_AXI_BVALID,
      M02_AXI_rdata(127 downto 0) => ps8_0_axi_periph2_M02_AXI_RDATA(127 downto 0),
      M02_AXI_rid(15 downto 0) => ps8_0_axi_periph2_M02_AXI_RID(15 downto 0),
      M02_AXI_rlast => ps8_0_axi_periph2_M02_AXI_RLAST,
      M02_AXI_rready => ps8_0_axi_periph2_M02_AXI_RREADY,
      M02_AXI_rresp(1 downto 0) => ps8_0_axi_periph2_M02_AXI_RRESP(1 downto 0),
      M02_AXI_rvalid => ps8_0_axi_periph2_M02_AXI_RVALID,
      M02_AXI_wdata(127 downto 0) => ps8_0_axi_periph2_M02_AXI_WDATA(127 downto 0),
      M02_AXI_wlast => ps8_0_axi_periph2_M02_AXI_WLAST,
      M02_AXI_wready => ps8_0_axi_periph2_M02_AXI_WREADY,
      M02_AXI_wstrb(15 downto 0) => ps8_0_axi_periph2_M02_AXI_WSTRB(15 downto 0),
      M02_AXI_wvalid => ps8_0_axi_periph2_M02_AXI_WVALID,
      M03_ACLK => clk_wiz_0_clk_out1,
      M03_ARESETN => rst_ps8_0_99M1_peripheral_aresetn(0),
      M03_AXI_araddr(39 downto 0) => ps8_0_axi_periph2_M03_AXI_ARADDR(39 downto 0),
      M03_AXI_arprot(2 downto 0) => ps8_0_axi_periph2_M03_AXI_ARPROT(2 downto 0),
      M03_AXI_arready => ps8_0_axi_periph2_M03_AXI_ARREADY,
      M03_AXI_arvalid => ps8_0_axi_periph2_M03_AXI_ARVALID,
      M03_AXI_awaddr(39 downto 0) => ps8_0_axi_periph2_M03_AXI_AWADDR(39 downto 0),
      M03_AXI_awprot(2 downto 0) => ps8_0_axi_periph2_M03_AXI_AWPROT(2 downto 0),
      M03_AXI_awready => ps8_0_axi_periph2_M03_AXI_AWREADY,
      M03_AXI_awvalid => ps8_0_axi_periph2_M03_AXI_AWVALID,
      M03_AXI_bready => ps8_0_axi_periph2_M03_AXI_BREADY,
      M03_AXI_bresp(1 downto 0) => ps8_0_axi_periph2_M03_AXI_BRESP(1 downto 0),
      M03_AXI_bvalid => ps8_0_axi_periph2_M03_AXI_BVALID,
      M03_AXI_rdata(31 downto 0) => ps8_0_axi_periph2_M03_AXI_RDATA(31 downto 0),
      M03_AXI_rready => ps8_0_axi_periph2_M03_AXI_RREADY,
      M03_AXI_rresp(1 downto 0) => ps8_0_axi_periph2_M03_AXI_RRESP(1 downto 0),
      M03_AXI_rvalid => ps8_0_axi_periph2_M03_AXI_RVALID,
      M03_AXI_wdata(31 downto 0) => ps8_0_axi_periph2_M03_AXI_WDATA(31 downto 0),
      M03_AXI_wready => ps8_0_axi_periph2_M03_AXI_WREADY,
      M03_AXI_wstrb(3 downto 0) => ps8_0_axi_periph2_M03_AXI_WSTRB(3 downto 0),
      M03_AXI_wvalid => ps8_0_axi_periph2_M03_AXI_WVALID,
      M04_ACLK => clk_wiz_0_clk_out1,
      M04_ARESETN => rst_ps8_0_99M1_peripheral_aresetn(0),
      M04_AXI_araddr(39 downto 0) => ps8_0_axi_periph2_M04_AXI_ARADDR(39 downto 0),
      M04_AXI_arprot(2 downto 0) => ps8_0_axi_periph2_M04_AXI_ARPROT(2 downto 0),
      M04_AXI_arready => ps8_0_axi_periph2_M04_AXI_ARREADY,
      M04_AXI_arvalid => ps8_0_axi_periph2_M04_AXI_ARVALID,
      M04_AXI_awaddr(39 downto 0) => ps8_0_axi_periph2_M04_AXI_AWADDR(39 downto 0),
      M04_AXI_awprot(2 downto 0) => ps8_0_axi_periph2_M04_AXI_AWPROT(2 downto 0),
      M04_AXI_awready => ps8_0_axi_periph2_M04_AXI_AWREADY,
      M04_AXI_awvalid => ps8_0_axi_periph2_M04_AXI_AWVALID,
      M04_AXI_bready => ps8_0_axi_periph2_M04_AXI_BREADY,
      M04_AXI_bresp(1 downto 0) => ps8_0_axi_periph2_M04_AXI_BRESP(1 downto 0),
      M04_AXI_bvalid => ps8_0_axi_periph2_M04_AXI_BVALID,
      M04_AXI_rdata(31 downto 0) => ps8_0_axi_periph2_M04_AXI_RDATA(31 downto 0),
      M04_AXI_rready => ps8_0_axi_periph2_M04_AXI_RREADY,
      M04_AXI_rresp(1 downto 0) => ps8_0_axi_periph2_M04_AXI_RRESP(1 downto 0),
      M04_AXI_rvalid => ps8_0_axi_periph2_M04_AXI_RVALID,
      M04_AXI_wdata(31 downto 0) => ps8_0_axi_periph2_M04_AXI_WDATA(31 downto 0),
      M04_AXI_wready => ps8_0_axi_periph2_M04_AXI_WREADY,
      M04_AXI_wstrb(3 downto 0) => ps8_0_axi_periph2_M04_AXI_WSTRB(3 downto 0),
      M04_AXI_wvalid => ps8_0_axi_periph2_M04_AXI_WVALID,
      M05_ACLK => clk_wiz_0_clk_out1,
      M05_ARESETN => rst_ps8_0_99M1_peripheral_aresetn(0),
      M05_AXI_araddr(39 downto 0) => ps8_0_axi_periph2_M05_AXI_ARADDR(39 downto 0),
      M05_AXI_arprot(2 downto 0) => ps8_0_axi_periph2_M05_AXI_ARPROT(2 downto 0),
      M05_AXI_arready => ps8_0_axi_periph2_M05_AXI_ARREADY,
      M05_AXI_arvalid => ps8_0_axi_periph2_M05_AXI_ARVALID,
      M05_AXI_awaddr(39 downto 0) => ps8_0_axi_periph2_M05_AXI_AWADDR(39 downto 0),
      M05_AXI_awprot(2 downto 0) => ps8_0_axi_periph2_M05_AXI_AWPROT(2 downto 0),
      M05_AXI_awready => ps8_0_axi_periph2_M05_AXI_AWREADY,
      M05_AXI_awvalid => ps8_0_axi_periph2_M05_AXI_AWVALID,
      M05_AXI_bready => ps8_0_axi_periph2_M05_AXI_BREADY,
      M05_AXI_bresp(1 downto 0) => ps8_0_axi_periph2_M05_AXI_BRESP(1 downto 0),
      M05_AXI_bvalid => ps8_0_axi_periph2_M05_AXI_BVALID,
      M05_AXI_rdata(31 downto 0) => ps8_0_axi_periph2_M05_AXI_RDATA(31 downto 0),
      M05_AXI_rready => ps8_0_axi_periph2_M05_AXI_RREADY,
      M05_AXI_rresp(1 downto 0) => ps8_0_axi_periph2_M05_AXI_RRESP(1 downto 0),
      M05_AXI_rvalid => ps8_0_axi_periph2_M05_AXI_RVALID,
      M05_AXI_wdata(31 downto 0) => ps8_0_axi_periph2_M05_AXI_WDATA(31 downto 0),
      M05_AXI_wready => ps8_0_axi_periph2_M05_AXI_WREADY,
      M05_AXI_wstrb(3 downto 0) => ps8_0_axi_periph2_M05_AXI_WSTRB(3 downto 0),
      M05_AXI_wvalid => ps8_0_axi_periph2_M05_AXI_WVALID,
      M06_ACLK => clk_wiz_0_clk_out1,
      M06_ARESETN => rst_ps8_0_99M1_peripheral_aresetn(0),
      M06_AXI_araddr(39 downto 0) => ps8_0_axi_periph2_M06_AXI_ARADDR(39 downto 0),
      M06_AXI_arprot(2 downto 0) => ps8_0_axi_periph2_M06_AXI_ARPROT(2 downto 0),
      M06_AXI_arready => ps8_0_axi_periph2_M06_AXI_ARREADY,
      M06_AXI_arvalid => ps8_0_axi_periph2_M06_AXI_ARVALID,
      M06_AXI_awaddr(39 downto 0) => ps8_0_axi_periph2_M06_AXI_AWADDR(39 downto 0),
      M06_AXI_awprot(2 downto 0) => ps8_0_axi_periph2_M06_AXI_AWPROT(2 downto 0),
      M06_AXI_awready => ps8_0_axi_periph2_M06_AXI_AWREADY,
      M06_AXI_awvalid => ps8_0_axi_periph2_M06_AXI_AWVALID,
      M06_AXI_bready => ps8_0_axi_periph2_M06_AXI_BREADY,
      M06_AXI_bresp(1 downto 0) => ps8_0_axi_periph2_M06_AXI_BRESP(1 downto 0),
      M06_AXI_bvalid => ps8_0_axi_periph2_M06_AXI_BVALID,
      M06_AXI_rdata(31 downto 0) => ps8_0_axi_periph2_M06_AXI_RDATA(31 downto 0),
      M06_AXI_rready => ps8_0_axi_periph2_M06_AXI_RREADY,
      M06_AXI_rresp(1 downto 0) => ps8_0_axi_periph2_M06_AXI_RRESP(1 downto 0),
      M06_AXI_rvalid => ps8_0_axi_periph2_M06_AXI_RVALID,
      M06_AXI_wdata(31 downto 0) => ps8_0_axi_periph2_M06_AXI_WDATA(31 downto 0),
      M06_AXI_wready => ps8_0_axi_periph2_M06_AXI_WREADY,
      M06_AXI_wstrb(3 downto 0) => ps8_0_axi_periph2_M06_AXI_WSTRB(3 downto 0),
      M06_AXI_wvalid => ps8_0_axi_periph2_M06_AXI_WVALID,
      S00_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      S00_ARESETN => M04_ARESETN_1(0),
      S00_AXI_araddr(39 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARADDR(39 downto 0),
      S00_AXI_arburst(1 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARBURST(1 downto 0),
      S00_AXI_arcache(3 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARCACHE(3 downto 0),
      S00_AXI_arid(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARID(15 downto 0),
      S00_AXI_arlen(7 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARLEN(7 downto 0),
      S00_AXI_arlock => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARLOCK,
      S00_AXI_arprot(2 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARPROT(2 downto 0),
      S00_AXI_arqos(3 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARQOS(3 downto 0),
      S00_AXI_arready => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARREADY,
      S00_AXI_arsize(2 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARSIZE(2 downto 0),
      S00_AXI_aruser(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARUSER(15 downto 0),
      S00_AXI_arvalid => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARVALID,
      S00_AXI_awaddr(39 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWADDR(39 downto 0),
      S00_AXI_awburst(1 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWBURST(1 downto 0),
      S00_AXI_awcache(3 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWCACHE(3 downto 0),
      S00_AXI_awid(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWID(15 downto 0),
      S00_AXI_awlen(7 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWLEN(7 downto 0),
      S00_AXI_awlock => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWLOCK,
      S00_AXI_awprot(2 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWPROT(2 downto 0),
      S00_AXI_awqos(3 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWQOS(3 downto 0),
      S00_AXI_awready => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWREADY,
      S00_AXI_awsize(2 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWSIZE(2 downto 0),
      S00_AXI_awuser(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWUSER(15 downto 0),
      S00_AXI_awvalid => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWVALID,
      S00_AXI_bid(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_BID(15 downto 0),
      S00_AXI_bready => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_BREADY,
      S00_AXI_bresp(1 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_BRESP(1 downto 0),
      S00_AXI_bvalid => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_BVALID,
      S00_AXI_rdata(127 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_RDATA(127 downto 0),
      S00_AXI_rid(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_RID(15 downto 0),
      S00_AXI_rlast => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_RLAST,
      S00_AXI_rready => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_RREADY,
      S00_AXI_rresp(1 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_RRESP(1 downto 0),
      S00_AXI_rvalid => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_RVALID,
      S00_AXI_wdata(127 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_WDATA(127 downto 0),
      S00_AXI_wlast => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_WLAST,
      S00_AXI_wready => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_WREADY,
      S00_AXI_wstrb(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_WSTRB(15 downto 0),
      S00_AXI_wvalid => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_WVALID
    );
read_machine: entity work.read_machine_imp_6I2HS9
     port map (
      Op1(0) => refresh_machine_Res(0),
      din(511 downto 0) => ddr4_0_c0_ddr4_s_axi_rdata(511 downto 0),
      dout(511 downto 0) => Net(511 downto 0),
      dout1(31 downto 0) => read_machine_dout1(31 downto 0),
      q => read_machine_q,
      rd_clk => clk_wiz_0_clk_out1,
      wr_clk => eth_wrap_tx_clk125MHz,
      wr_en => ddr4_0_c0_ddr4_s_axi_rvalid
    );
refresh_machine: entity work.refresh_machine_imp_1O1ONWR
     port map (
      CE => ddr4_0_c0_init_calib_complete,
      Res(0) => refresh_machine_Res(0),
      THRESH0 => refresh_machine_THRESH0,
      clk => eth_wrap_tx_clk125MHz,
      rst => ddr4_0_c0_ddr4_app_ref_ack,
      rst1 => ddr4_0_c0_ddr4_app_zq_ack
    );
rst_125MHz: component bram_lutwave_rst_ps8_0_99M1_0
     port map (
      aux_reset_in => '1',
      bus_struct_reset(0) => rst_125MHz_bus_struct_reset(0),
      dcm_locked => '1',
      ext_reset_in => zynq_ultra_ps_e_0_pl_resetn0,
      interconnect_aresetn(0) => M04_ARESETN_1(0),
      mb_debug_sys_rst => '0',
      mb_reset => NLW_rst_125MHz_mb_reset_UNCONNECTED,
      peripheral_aresetn(0) => rst_125MHz_peripheral_aresetn(0),
      peripheral_reset(0) => NLW_rst_125MHz_peripheral_reset_UNCONNECTED(0),
      slowest_sync_clk => eth_wrap_tx_clk125MHz
    );
rst_256MHz: component bram_lutwave_rst_ps8_0_99M_1
     port map (
      aux_reset_in => '1',
      bus_struct_reset(0) => NLW_rst_256MHz_bus_struct_reset_UNCONNECTED(0),
      dcm_locked => '1',
      ext_reset_in => zynq_ultra_ps_e_0_pl_resetn0,
      interconnect_aresetn(0) => NLW_rst_256MHz_interconnect_aresetn_UNCONNECTED(0),
      mb_debug_sys_rst => '0',
      mb_reset => NLW_rst_256MHz_mb_reset_UNCONNECTED,
      peripheral_aresetn(0) => rst_ps8_0_99M1_peripheral_aresetn(0),
      peripheral_reset(0) => NLW_rst_256MHz_peripheral_reset_UNCONNECTED(0),
      slowest_sync_clk => clk_wiz_0_clk_out1
    );
rst_ps8_0_99M: component bram_lutwave_rst_ps8_0_99M_0
     port map (
      aux_reset_in => '1',
      bus_struct_reset(0) => NLW_rst_ps8_0_99M_bus_struct_reset_UNCONNECTED(0),
      dcm_locked => '1',
      ext_reset_in => zynq_ultra_ps_e_0_pl_resetn0,
      interconnect_aresetn(0) => rst_ps8_0_99M_interconnect_aresetn(0),
      mb_debug_sys_rst => '0',
      mb_reset => NLW_rst_ps8_0_99M_mb_reset_UNCONNECTED,
      peripheral_aresetn(0) => rst_ps8_0_99M_peripheral_aresetn(0),
      peripheral_reset(0) => NLW_rst_ps8_0_99M_peripheral_reset_UNCONNECTED(0),
      slowest_sync_clk => zynq_ultra_ps_e_0_pl_clk0
    );
slice_chan1: component bram_lutwave_slice_chan3_0
     port map (
      Din(511 downto 0) => Net(511 downto 0),
      Dout(127 downto 0) => slice_chan4_Dout(127 downto 0)
    );
slice_chan2: component bram_lutwave_slice_chan1_0
     port map (
      Din(511 downto 0) => Net(511 downto 0),
      Dout(127 downto 0) => slice_chan2_Dout(127 downto 0)
    );
slice_chan3: component bram_lutwave_slice_chan2_0
     port map (
      Din(511 downto 0) => Net(511 downto 0),
      Dout(127 downto 0) => Din_1(127 downto 0)
    );
slice_chan4: component bram_lutwave_xlslice_2_3
     port map (
      Din(511 downto 0) => Net(511 downto 0),
      Dout(127 downto 0) => Din_2(127 downto 0)
    );
usp_rf_data_converter_0: component bram_lutwave_usp_rf_data_converter_0_0
     port map (
      adc0_clk_n => adc0_clk_1_CLK_N,
      adc0_clk_p => adc0_clk_1_CLK_P,
      adc1_clk_n => adc1_clk_1_CLK_N,
      adc1_clk_p => adc1_clk_1_CLK_P,
      clk_adc0 => NLW_usp_rf_data_converter_0_clk_adc0_UNCONNECTED,
      clk_adc1 => NLW_usp_rf_data_converter_0_clk_adc1_UNCONNECTED,
      clk_dac1 => usp_rf_data_converter_0_clk_dac1,
      dac1_clk_n => dac1_clk_1_1_CLK_N,
      dac1_clk_p => dac1_clk_1_1_CLK_P,
      irq => NLW_usp_rf_data_converter_0_irq_UNCONNECTED,
      m00_axis_tdata(31 downto 0) => usp_rf_data_converter_0_m00_axis_tdata(31 downto 0),
      m00_axis_tready => xlconstant_0_dout(0),
      m00_axis_tvalid => NLW_usp_rf_data_converter_0_m00_axis_tvalid_UNCONNECTED,
      m01_axis_tdata(31 downto 0) => usp_rf_data_converter_0_m01_axis_tdata(31 downto 0),
      m01_axis_tready => xlconstant_0_dout(0),
      m01_axis_tvalid => NLW_usp_rf_data_converter_0_m01_axis_tvalid_UNCONNECTED,
      m02_axis_tdata(31 downto 0) => usp_rf_data_converter_0_m02_axis_tdata(31 downto 0),
      m02_axis_tready => xlconstant_0_dout(0),
      m02_axis_tvalid => NLW_usp_rf_data_converter_0_m02_axis_tvalid_UNCONNECTED,
      m03_axis_tdata(31 downto 0) => usp_rf_data_converter_0_m03_axis_tdata(31 downto 0),
      m03_axis_tready => xlconstant_0_dout(0),
      m03_axis_tvalid => NLW_usp_rf_data_converter_0_m03_axis_tvalid_UNCONNECTED,
      m0_axis_aclk => clk_wiz_0_clk_out1,
      m0_axis_aresetn => rst_ps8_0_99M1_peripheral_aresetn(0),
      m10_axis_tdata(31 downto 0) => usp_rf_data_converter_0_m10_axis_tdata(31 downto 0),
      m10_axis_tready => xlconstant_0_dout(0),
      m10_axis_tvalid => NLW_usp_rf_data_converter_0_m10_axis_tvalid_UNCONNECTED,
      m11_axis_tdata(31 downto 0) => In1_1(31 downto 0),
      m11_axis_tready => xlconstant_0_dout(0),
      m11_axis_tvalid => NLW_usp_rf_data_converter_0_m11_axis_tvalid_UNCONNECTED,
      m12_axis_tdata(31 downto 0) => usp_rf_data_converter_0_m12_axis_tdata(31 downto 0),
      m12_axis_tready => xlconstant_0_dout(0),
      m12_axis_tvalid => NLW_usp_rf_data_converter_0_m12_axis_tvalid_UNCONNECTED,
      m13_axis_tdata(31 downto 0) => In1_2(31 downto 0),
      m13_axis_tready => xlconstant_0_dout(0),
      m13_axis_tvalid => NLW_usp_rf_data_converter_0_m13_axis_tvalid_UNCONNECTED,
      m1_axis_aclk => clk_wiz_0_clk_out1,
      m1_axis_aresetn => rst_ps8_0_99M1_peripheral_aresetn(0),
      s10_axis_tdata(63 downto 0) => chan3ts1_z(63 downto 0),
      s10_axis_tready => NLW_usp_rf_data_converter_0_s10_axis_tready_UNCONNECTED,
      s10_axis_tvalid => xlconstant_0_dout(0),
      s11_axis_tdata(63 downto 0) => chan3ts_z(63 downto 0),
      s11_axis_tready => NLW_usp_rf_data_converter_0_s11_axis_tready_UNCONNECTED,
      s11_axis_tvalid => xlconstant_0_dout(0),
      s12_axis_tdata(63 downto 0) => chan2ts_z(63 downto 0),
      s12_axis_tready => NLW_usp_rf_data_converter_0_s12_axis_tready_UNCONNECTED,
      s12_axis_tvalid => xlconstant_0_dout(0),
      s13_axis_tdata(63 downto 0) => mux_0_z(63 downto 0),
      s13_axis_tready => NLW_usp_rf_data_converter_0_s13_axis_tready_UNCONNECTED,
      s13_axis_tvalid => xlconstant_0_dout(0),
      s1_axis_aclk => clk_wiz_0_clk_out1,
      s1_axis_aresetn => rst_ps8_0_99M1_peripheral_aresetn(0),
      s_axi_aclk => zynq_ultra_ps_e_0_pl_clk0,
      s_axi_araddr(17 downto 0) => ps8_0_axi_periph1_M02_AXI_ARADDR(17 downto 0),
      s_axi_aresetn => rst_ps8_0_99M_peripheral_aresetn(0),
      s_axi_arready => ps8_0_axi_periph1_M02_AXI_ARREADY,
      s_axi_arvalid => ps8_0_axi_periph1_M02_AXI_ARVALID,
      s_axi_awaddr(17 downto 0) => ps8_0_axi_periph1_M02_AXI_AWADDR(17 downto 0),
      s_axi_awready => ps8_0_axi_periph1_M02_AXI_AWREADY,
      s_axi_awvalid => ps8_0_axi_periph1_M02_AXI_AWVALID,
      s_axi_bready => ps8_0_axi_periph1_M02_AXI_BREADY,
      s_axi_bresp(1 downto 0) => ps8_0_axi_periph1_M02_AXI_BRESP(1 downto 0),
      s_axi_bvalid => ps8_0_axi_periph1_M02_AXI_BVALID,
      s_axi_rdata(31 downto 0) => ps8_0_axi_periph1_M02_AXI_RDATA(31 downto 0),
      s_axi_rready => ps8_0_axi_periph1_M02_AXI_RREADY,
      s_axi_rresp(1 downto 0) => ps8_0_axi_periph1_M02_AXI_RRESP(1 downto 0),
      s_axi_rvalid => ps8_0_axi_periph1_M02_AXI_RVALID,
      s_axi_wdata(31 downto 0) => ps8_0_axi_periph1_M02_AXI_WDATA(31 downto 0),
      s_axi_wready => ps8_0_axi_periph1_M02_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => ps8_0_axi_periph1_M02_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => ps8_0_axi_periph1_M02_AXI_WVALID,
      sysref_in_n => sysref_in_1_diff_n,
      sysref_in_p => sysref_in_1_diff_p,
      vin0_01_n => vin0_01_1_V_N,
      vin0_01_p => vin0_01_1_V_P,
      vin0_23_n => vin0_23_1_V_N,
      vin0_23_p => vin0_23_1_V_P,
      vin1_01_n => vin1_01_1_V_N,
      vin1_01_p => vin1_01_1_V_P,
      vin1_23_n => vin1_23_1_V_N,
      vin1_23_p => vin1_23_1_V_P,
      vout10_n => usp_rf_data_converter_0_vout10_V_N,
      vout10_p => usp_rf_data_converter_0_vout10_V_P,
      vout11_n => usp_rf_data_converter_0_vout11_V_N,
      vout11_p => usp_rf_data_converter_0_vout11_V_P,
      vout12_n => usp_rf_data_converter_0_vout12_V_N,
      vout12_p => usp_rf_data_converter_0_vout12_V_P,
      vout13_n => usp_rf_data_converter_0_vout13_V_N,
      vout13_p => usp_rf_data_converter_0_vout13_V_P
    );
xlconstant_0: component bram_lutwave_xlconstant_0_6
     port map (
      dout(511 downto 0) => xlconstant_0_dout1(511 downto 0)
    );
xlslice_0: component bram_lutwave_xlslice_0_10
     port map (
      Din(31 downto 0) => axi_ddr4_mux_gpio2_io_o(31 downto 0),
      Dout(0) => xlslice_0_Dout(0)
    );
xlslice_1: component bram_lutwave_xlslice_0_11
     port map (
      Din(31 downto 0) => axi_ddr4_mux_gpio_io_o(31 downto 0),
      Dout(0) => xlslice_1_Dout(0)
    );
zynq_ultra_ps_e_0: component bram_lutwave_zynq_ultra_ps_e_0_0
     port map (
      emio_uart1_rxd => '0',
      emio_uart1_txd => NLW_zynq_ultra_ps_e_0_emio_uart1_txd_UNCONNECTED,
      maxigp0_araddr(39 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARADDR(39 downto 0),
      maxigp0_arburst(1 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARBURST(1 downto 0),
      maxigp0_arcache(3 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARCACHE(3 downto 0),
      maxigp0_arid(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARID(15 downto 0),
      maxigp0_arlen(7 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARLEN(7 downto 0),
      maxigp0_arlock => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARLOCK,
      maxigp0_arprot(2 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARPROT(2 downto 0),
      maxigp0_arqos(3 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARQOS(3 downto 0),
      maxigp0_arready => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARREADY,
      maxigp0_arsize(2 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARSIZE(2 downto 0),
      maxigp0_aruser(15 downto 0) => NLW_zynq_ultra_ps_e_0_maxigp0_aruser_UNCONNECTED(15 downto 0),
      maxigp0_arvalid => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARVALID,
      maxigp0_awaddr(39 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWADDR(39 downto 0),
      maxigp0_awburst(1 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWBURST(1 downto 0),
      maxigp0_awcache(3 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWCACHE(3 downto 0),
      maxigp0_awid(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWID(15 downto 0),
      maxigp0_awlen(7 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWLEN(7 downto 0),
      maxigp0_awlock => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWLOCK,
      maxigp0_awprot(2 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWPROT(2 downto 0),
      maxigp0_awqos(3 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWQOS(3 downto 0),
      maxigp0_awready => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWREADY,
      maxigp0_awsize(2 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWSIZE(2 downto 0),
      maxigp0_awuser(15 downto 0) => NLW_zynq_ultra_ps_e_0_maxigp0_awuser_UNCONNECTED(15 downto 0),
      maxigp0_awvalid => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWVALID,
      maxigp0_bid(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_BID(15 downto 0),
      maxigp0_bready => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_BREADY,
      maxigp0_bresp(1 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_BRESP(1 downto 0),
      maxigp0_bvalid => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_BVALID,
      maxigp0_rdata(127 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RDATA(127 downto 0),
      maxigp0_rid(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RID(15 downto 0),
      maxigp0_rlast => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RLAST,
      maxigp0_rready => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RREADY,
      maxigp0_rresp(1 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RRESP(1 downto 0),
      maxigp0_rvalid => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RVALID,
      maxigp0_wdata(127 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WDATA(127 downto 0),
      maxigp0_wlast => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WLAST,
      maxigp0_wready => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WREADY,
      maxigp0_wstrb(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WSTRB(15 downto 0),
      maxigp0_wvalid => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WVALID,
      maxigp1_araddr(39 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_ARADDR(39 downto 0),
      maxigp1_arburst(1 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_ARBURST(1 downto 0),
      maxigp1_arcache(3 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_ARCACHE(3 downto 0),
      maxigp1_arid(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_ARID(15 downto 0),
      maxigp1_arlen(7 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_ARLEN(7 downto 0),
      maxigp1_arlock => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_ARLOCK,
      maxigp1_arprot(2 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_ARPROT(2 downto 0),
      maxigp1_arqos(3 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_ARQOS(3 downto 0),
      maxigp1_arready => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_ARREADY,
      maxigp1_arsize(2 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_ARSIZE(2 downto 0),
      maxigp1_aruser(15 downto 0) => NLW_zynq_ultra_ps_e_0_maxigp1_aruser_UNCONNECTED(15 downto 0),
      maxigp1_arvalid => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_ARVALID,
      maxigp1_awaddr(39 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_AWADDR(39 downto 0),
      maxigp1_awburst(1 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_AWBURST(1 downto 0),
      maxigp1_awcache(3 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_AWCACHE(3 downto 0),
      maxigp1_awid(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_AWID(15 downto 0),
      maxigp1_awlen(7 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_AWLEN(7 downto 0),
      maxigp1_awlock => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_AWLOCK,
      maxigp1_awprot(2 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_AWPROT(2 downto 0),
      maxigp1_awqos(3 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_AWQOS(3 downto 0),
      maxigp1_awready => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_AWREADY,
      maxigp1_awsize(2 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_AWSIZE(2 downto 0),
      maxigp1_awuser(15 downto 0) => NLW_zynq_ultra_ps_e_0_maxigp1_awuser_UNCONNECTED(15 downto 0),
      maxigp1_awvalid => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_AWVALID,
      maxigp1_bid(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_BID(15 downto 0),
      maxigp1_bready => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_BREADY,
      maxigp1_bresp(1 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_BRESP(1 downto 0),
      maxigp1_bvalid => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_BVALID,
      maxigp1_rdata(127 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_RDATA(127 downto 0),
      maxigp1_rid(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_RID(15 downto 0),
      maxigp1_rlast => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_RLAST,
      maxigp1_rready => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_RREADY,
      maxigp1_rresp(1 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_RRESP(1 downto 0),
      maxigp1_rvalid => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_RVALID,
      maxigp1_wdata(127 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_WDATA(127 downto 0),
      maxigp1_wlast => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_WLAST,
      maxigp1_wready => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_WREADY,
      maxigp1_wstrb(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_WSTRB(15 downto 0),
      maxigp1_wvalid => zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_WVALID,
      maxigp2_araddr(39 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARADDR(39 downto 0),
      maxigp2_arburst(1 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARBURST(1 downto 0),
      maxigp2_arcache(3 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARCACHE(3 downto 0),
      maxigp2_arid(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARID(15 downto 0),
      maxigp2_arlen(7 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARLEN(7 downto 0),
      maxigp2_arlock => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARLOCK,
      maxigp2_arprot(2 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARPROT(2 downto 0),
      maxigp2_arqos(3 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARQOS(3 downto 0),
      maxigp2_arready => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARREADY,
      maxigp2_arsize(2 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARSIZE(2 downto 0),
      maxigp2_aruser(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARUSER(15 downto 0),
      maxigp2_arvalid => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARVALID,
      maxigp2_awaddr(39 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWADDR(39 downto 0),
      maxigp2_awburst(1 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWBURST(1 downto 0),
      maxigp2_awcache(3 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWCACHE(3 downto 0),
      maxigp2_awid(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWID(15 downto 0),
      maxigp2_awlen(7 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWLEN(7 downto 0),
      maxigp2_awlock => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWLOCK,
      maxigp2_awprot(2 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWPROT(2 downto 0),
      maxigp2_awqos(3 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWQOS(3 downto 0),
      maxigp2_awready => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWREADY,
      maxigp2_awsize(2 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWSIZE(2 downto 0),
      maxigp2_awuser(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWUSER(15 downto 0),
      maxigp2_awvalid => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWVALID,
      maxigp2_bid(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_BID(15 downto 0),
      maxigp2_bready => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_BREADY,
      maxigp2_bresp(1 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_BRESP(1 downto 0),
      maxigp2_bvalid => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_BVALID,
      maxigp2_rdata(127 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_RDATA(127 downto 0),
      maxigp2_rid(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_RID(15 downto 0),
      maxigp2_rlast => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_RLAST,
      maxigp2_rready => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_RREADY,
      maxigp2_rresp(1 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_RRESP(1 downto 0),
      maxigp2_rvalid => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_RVALID,
      maxigp2_wdata(127 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_WDATA(127 downto 0),
      maxigp2_wlast => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_WLAST,
      maxigp2_wready => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_WREADY,
      maxigp2_wstrb(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_WSTRB(15 downto 0),
      maxigp2_wvalid => zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_WVALID,
      maxihpm0_fpd_aclk => zynq_ultra_ps_e_0_pl_clk0,
      maxihpm0_lpd_aclk => zynq_ultra_ps_e_0_pl_clk0,
      maxihpm1_fpd_aclk => zynq_ultra_ps_e_0_pl_clk0,
      pl_clk0 => zynq_ultra_ps_e_0_pl_clk0,
      pl_ps_irq0(0) => '0',
      pl_resetn0 => zynq_ultra_ps_e_0_pl_resetn0
    );
end STRUCTURE;
