<profile>

<ReportVersion>
<Version>2021.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>virtexuplus</ProductFamily>
<Part>xcvu9p-flgb2104-2-i</Part>
<TopModelName>narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_s</TopModelName>
<TargetClockPeriod>4.00</TargetClockPeriod>
<ClockUncertainty>1.08</ClockUncertainty>
<FlowTarget>vitis</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>loop rewind stp(delay=0 clock cycles(s))</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>2.706</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>33</Best-caseLatency>
<Average-caseLatency>33</Average-caseLatency>
<Worst-caseLatency>34</Worst-caseLatency>
<Best-caseRealTimeLatency>0.132 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.132 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.136 us</Worst-caseRealTimeLatency>
<Interval-min>32</Interval-min>
<Interval-max>32</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<narroToWideConverter_LOOP>
<TripCount>32</TripCount>
<Latency>33</Latency>
<AbsoluteTimeLatency>132</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</narroToWideConverter_LOOP>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<FF>1309</FF>
<LUT>3384</LUT>
<BRAM_18K>0</BRAM_18K>
<DSP>0</DSP>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>4320</BRAM_18K>
<DSP>6840</DSP>
<FF>2364480</FF>
<LUT>1182240</LUT>
<URAM>960</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ext_blocking_n</name>
<Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_str_blocking_n</name>
<Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_int_blocking_n</name>
<Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ssrWideStream4kernelOut_dout</name>
<Object>ssrWideStream4kernelOut</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ssrWideStream4kernelOut_empty_n</name>
<Object>ssrWideStream4kernelOut</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ssrWideStream4kernelOut_read</name>
<Object>ssrWideStream4kernelOut</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_0_0_0_0_din</name>
<Object>p_wideStreamOut_0_0_0_0_0_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_0_0_0_0_full_n</name>
<Object>p_wideStreamOut_0_0_0_0_0_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_0_0_0_0_write</name>
<Object>p_wideStreamOut_0_0_0_0_0_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_0_0_0_01_din</name>
<Object>p_wideStreamOut_0_0_0_0_0_01</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_0_0_0_01_full_n</name>
<Object>p_wideStreamOut_0_0_0_0_0_01</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_0_0_0_01_write</name>
<Object>p_wideStreamOut_0_0_0_0_0_01</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_0_0_0_02_din</name>
<Object>p_wideStreamOut_0_0_0_0_0_02</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_0_0_0_02_full_n</name>
<Object>p_wideStreamOut_0_0_0_0_0_02</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_0_0_0_02_write</name>
<Object>p_wideStreamOut_0_0_0_0_0_02</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_0_0_0_03_din</name>
<Object>p_wideStreamOut_0_0_0_0_0_03</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_0_0_0_03_full_n</name>
<Object>p_wideStreamOut_0_0_0_0_0_03</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_0_0_0_03_write</name>
<Object>p_wideStreamOut_0_0_0_0_0_03</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_0_0_0_04_din</name>
<Object>p_wideStreamOut_0_0_0_0_0_04</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_0_0_0_04_full_n</name>
<Object>p_wideStreamOut_0_0_0_0_0_04</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_0_0_0_04_write</name>
<Object>p_wideStreamOut_0_0_0_0_0_04</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_0_0_0_05_din</name>
<Object>p_wideStreamOut_0_0_0_0_0_05</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_0_0_0_05_full_n</name>
<Object>p_wideStreamOut_0_0_0_0_0_05</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_0_0_0_05_write</name>
<Object>p_wideStreamOut_0_0_0_0_0_05</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_0_0_0_06_din</name>
<Object>p_wideStreamOut_0_0_0_0_0_06</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_0_0_0_06_full_n</name>
<Object>p_wideStreamOut_0_0_0_0_0_06</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_0_0_0_06_write</name>
<Object>p_wideStreamOut_0_0_0_0_0_06</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_0_0_0_07_din</name>
<Object>p_wideStreamOut_0_0_0_0_0_07</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_0_0_0_07_full_n</name>
<Object>p_wideStreamOut_0_0_0_0_0_07</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_0_0_0_07_write</name>
<Object>p_wideStreamOut_0_0_0_0_0_07</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_1_0_0_0_din</name>
<Object>p_wideStreamOut_0_0_1_0_0_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_1_0_0_0_full_n</name>
<Object>p_wideStreamOut_0_0_1_0_0_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_1_0_0_0_write</name>
<Object>p_wideStreamOut_0_0_1_0_0_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_1_0_0_016_din</name>
<Object>p_wideStreamOut_0_0_1_0_0_016</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_1_0_0_016_full_n</name>
<Object>p_wideStreamOut_0_0_1_0_0_016</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_1_0_0_016_write</name>
<Object>p_wideStreamOut_0_0_1_0_0_016</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_1_0_0_017_din</name>
<Object>p_wideStreamOut_0_0_1_0_0_017</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_1_0_0_017_full_n</name>
<Object>p_wideStreamOut_0_0_1_0_0_017</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_1_0_0_017_write</name>
<Object>p_wideStreamOut_0_0_1_0_0_017</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_1_0_0_018_din</name>
<Object>p_wideStreamOut_0_0_1_0_0_018</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_1_0_0_018_full_n</name>
<Object>p_wideStreamOut_0_0_1_0_0_018</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_1_0_0_018_write</name>
<Object>p_wideStreamOut_0_0_1_0_0_018</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_1_0_0_019_din</name>
<Object>p_wideStreamOut_0_0_1_0_0_019</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_1_0_0_019_full_n</name>
<Object>p_wideStreamOut_0_0_1_0_0_019</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_1_0_0_019_write</name>
<Object>p_wideStreamOut_0_0_1_0_0_019</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_1_0_0_020_din</name>
<Object>p_wideStreamOut_0_0_1_0_0_020</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_1_0_0_020_full_n</name>
<Object>p_wideStreamOut_0_0_1_0_0_020</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_1_0_0_020_write</name>
<Object>p_wideStreamOut_0_0_1_0_0_020</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_1_0_0_021_din</name>
<Object>p_wideStreamOut_0_0_1_0_0_021</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_1_0_0_021_full_n</name>
<Object>p_wideStreamOut_0_0_1_0_0_021</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_1_0_0_021_write</name>
<Object>p_wideStreamOut_0_0_1_0_0_021</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_1_0_0_022_din</name>
<Object>p_wideStreamOut_0_0_1_0_0_022</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_1_0_0_022_full_n</name>
<Object>p_wideStreamOut_0_0_1_0_0_022</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_wideStreamOut_0_0_1_0_0_022_write</name>
<Object>p_wideStreamOut_0_0_1_0_0_022</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
