

================================================================
== Vitis HLS Report for 'guitar_effects_Pipeline_LPF_Loop'
================================================================
* Date:           Wed Apr 24 17:03:05 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Guitar_Effects
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6635|     6635|  66.350 us|  66.350 us|  6635|  6635|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LPF_Loop  |     6633|     6633|        34|         15|         15|   441|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 15, depth = 34


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 1
  Pipeline-0 : II = 15, D = 34, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%ret = alloca i32 1"   --->   Operation 37 'alloca' 'ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 38 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln67_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %sext_ln67"   --->   Operation 39 'read' 'sext_ln67_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln67_cast = sext i10 %sext_ln67_read"   --->   Operation 40 'sext' 'sext_ln67_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %i"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %ret"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 43 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%i_1 = load i9 %i" [guitar_effects.cpp:173]   --->   Operation 44 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.66ns)   --->   "%icmp_ln173 = icmp_eq  i9 %i_1, i9 441" [guitar_effects.cpp:173]   --->   Operation 45 'icmp' 'icmp_ln173' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 441, i64 441, i64 441"   --->   Operation 46 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.82ns)   --->   "%add_ln173 = add i9 %i_1, i9 1" [guitar_effects.cpp:173]   --->   Operation 47 'add' 'add_ln173' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln173 = br i1 %icmp_ln173, void %for.inc.i.split, void %for.end.i.exitStub" [guitar_effects.cpp:173]   --->   Operation 48 'br' 'br_ln173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i9 %i_1" [guitar_effects.cpp:176]   --->   Operation 49 'zext' 'zext_ln176' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.73ns)   --->   "%add_ln176 = add i11 %zext_ln176, i11 %sext_ln67_cast" [guitar_effects.cpp:176]   --->   Operation 50 'add' 'add_ln176' <Predicate = (!icmp_ln173)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [15/15] (3.22ns)   --->   "%coeff_index = srem i11 %add_ln176, i11 441" [guitar_effects.cpp:176]   --->   Operation 51 'srem' 'coeff_index' <Predicate = (!icmp_ln173)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln173 = store i9 %add_ln173, i9 %i" [guitar_effects.cpp:173]   --->   Operation 52 'store' 'store_ln173' <Predicate = (!icmp_ln173)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.22>
ST_2 : Operation 53 [14/15] (3.22ns)   --->   "%coeff_index = srem i11 %add_ln176, i11 441" [guitar_effects.cpp:176]   --->   Operation 53 'srem' 'coeff_index' <Predicate = (!icmp_ln173)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.22>
ST_3 : Operation 54 [13/15] (3.22ns)   --->   "%coeff_index = srem i11 %add_ln176, i11 441" [guitar_effects.cpp:176]   --->   Operation 54 'srem' 'coeff_index' <Predicate = (!icmp_ln173)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.22>
ST_4 : Operation 55 [12/15] (3.22ns)   --->   "%coeff_index = srem i11 %add_ln176, i11 441" [guitar_effects.cpp:176]   --->   Operation 55 'srem' 'coeff_index' <Predicate = (!icmp_ln173)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.22>
ST_5 : Operation 56 [11/15] (3.22ns)   --->   "%coeff_index = srem i11 %add_ln176, i11 441" [guitar_effects.cpp:176]   --->   Operation 56 'srem' 'coeff_index' <Predicate = (!icmp_ln173)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.22>
ST_6 : Operation 57 [10/15] (3.22ns)   --->   "%coeff_index = srem i11 %add_ln176, i11 441" [guitar_effects.cpp:176]   --->   Operation 57 'srem' 'coeff_index' <Predicate = (!icmp_ln173)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.22>
ST_7 : Operation 58 [9/15] (3.22ns)   --->   "%coeff_index = srem i11 %add_ln176, i11 441" [guitar_effects.cpp:176]   --->   Operation 58 'srem' 'coeff_index' <Predicate = (!icmp_ln173)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.22>
ST_8 : Operation 59 [8/15] (3.22ns)   --->   "%coeff_index = srem i11 %add_ln176, i11 441" [guitar_effects.cpp:176]   --->   Operation 59 'srem' 'coeff_index' <Predicate = (!icmp_ln173)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.22>
ST_9 : Operation 60 [7/15] (3.22ns)   --->   "%coeff_index = srem i11 %add_ln176, i11 441" [guitar_effects.cpp:176]   --->   Operation 60 'srem' 'coeff_index' <Predicate = (!icmp_ln173)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.22>
ST_10 : Operation 61 [6/15] (3.22ns)   --->   "%coeff_index = srem i11 %add_ln176, i11 441" [guitar_effects.cpp:176]   --->   Operation 61 'srem' 'coeff_index' <Predicate = (!icmp_ln173)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.22>
ST_11 : Operation 62 [5/15] (3.22ns)   --->   "%coeff_index = srem i11 %add_ln176, i11 441" [guitar_effects.cpp:176]   --->   Operation 62 'srem' 'coeff_index' <Predicate = (!icmp_ln173)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.22>
ST_12 : Operation 63 [4/15] (3.22ns)   --->   "%coeff_index = srem i11 %add_ln176, i11 441" [guitar_effects.cpp:176]   --->   Operation 63 'srem' 'coeff_index' <Predicate = (!icmp_ln173)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.22>
ST_13 : Operation 64 [3/15] (3.22ns)   --->   "%coeff_index = srem i11 %add_ln176, i11 441" [guitar_effects.cpp:176]   --->   Operation 64 'srem' 'coeff_index' <Predicate = (!icmp_ln173)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.22>
ST_14 : Operation 65 [2/15] (3.22ns)   --->   "%coeff_index = srem i11 %add_ln176, i11 441" [guitar_effects.cpp:176]   --->   Operation 65 'srem' 'coeff_index' <Predicate = (!icmp_ln173)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.48>
ST_15 : Operation 66 [1/15] (3.22ns)   --->   "%coeff_index = srem i11 %add_ln176, i11 441" [guitar_effects.cpp:176]   --->   Operation 66 'srem' 'coeff_index' <Predicate = (!icmp_ln173)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln177 = trunc i9 %coeff_index" [guitar_effects.cpp:177]   --->   Operation 67 'trunc' 'trunc_ln177' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_15 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i9 %trunc_ln177" [guitar_effects.cpp:177]   --->   Operation 68 'zext' 'zext_ln177' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_15 : Operation 69 [1/1] (0.00ns)   --->   "%compression_buffer_addr = getelementptr i32 %compression_buffer, i64 0, i64 %zext_ln177" [guitar_effects.cpp:177]   --->   Operation 69 'getelementptr' 'compression_buffer_addr' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_15 : Operation 70 [2/2] (3.25ns)   --->   "%compression_buffer_load = load i9 %compression_buffer_addr" [guitar_effects.cpp:177]   --->   Operation 70 'load' 'compression_buffer_load' <Predicate = (!icmp_ln173)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i9 %i_1" [guitar_effects.cpp:173]   --->   Operation 71 'zext' 'zext_ln173' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 72 [1/2] (3.25ns)   --->   "%compression_buffer_load = load i9 %compression_buffer_addr" [guitar_effects.cpp:177]   --->   Operation 72 'load' 'compression_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_16 : Operation 73 [1/1] (0.00ns)   --->   "%lpf_coefficients_addr = getelementptr i32 %lpf_coefficients, i64 0, i64 %zext_ln173" [guitar_effects.cpp:177]   --->   Operation 73 'getelementptr' 'lpf_coefficients_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 74 [2/2] (3.25ns)   --->   "%lpf_coefficients_load = load i9 %lpf_coefficients_addr" [guitar_effects.cpp:177]   --->   Operation 74 'load' 'lpf_coefficients_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 441> <ROM>

State 17 <SV = 16> <Delay = 6.41>
ST_17 : Operation 75 [6/6] (6.41ns)   --->   "%conv_i = sitofp i32 %compression_buffer_load" [guitar_effects.cpp:177]   --->   Operation 75 'sitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 76 [1/2] (3.25ns)   --->   "%lpf_coefficients_load = load i9 %lpf_coefficients_addr" [guitar_effects.cpp:177]   --->   Operation 76 'load' 'lpf_coefficients_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 441> <ROM>

State 18 <SV = 17> <Delay = 6.41>
ST_18 : Operation 77 [5/6] (6.41ns)   --->   "%conv_i = sitofp i32 %compression_buffer_load" [guitar_effects.cpp:177]   --->   Operation 77 'sitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.41>
ST_19 : Operation 78 [4/6] (6.41ns)   --->   "%conv_i = sitofp i32 %compression_buffer_load" [guitar_effects.cpp:177]   --->   Operation 78 'sitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 124 [1/1] (0.00ns)   --->   "%ret_load = load i32 %ret"   --->   Operation 124 'load' 'ret_load' <Predicate = (icmp_ln173)> <Delay = 0.00>
ST_19 : Operation 125 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out, i32 %ret_load"   --->   Operation 125 'write' 'write_ln0' <Predicate = (icmp_ln173)> <Delay = 0.00>
ST_19 : Operation 126 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 126 'ret' 'ret_ln0' <Predicate = (icmp_ln173)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 6.41>
ST_20 : Operation 79 [1/1] (0.00ns)   --->   "%ret_load_1 = load i32 %ret" [guitar_effects.cpp:177]   --->   Operation 79 'load' 'ret_load_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 80 [3/6] (6.41ns)   --->   "%conv_i = sitofp i32 %compression_buffer_load" [guitar_effects.cpp:177]   --->   Operation 80 'sitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 81 [6/6] (6.41ns)   --->   "%conv8_i = sitofp i32 %ret_load_1" [guitar_effects.cpp:177]   --->   Operation 81 'sitofp' 'conv8_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.41>
ST_21 : Operation 82 [2/6] (6.41ns)   --->   "%conv_i = sitofp i32 %compression_buffer_load" [guitar_effects.cpp:177]   --->   Operation 82 'sitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 83 [5/6] (6.41ns)   --->   "%conv8_i = sitofp i32 %ret_load_1" [guitar_effects.cpp:177]   --->   Operation 83 'sitofp' 'conv8_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.41>
ST_22 : Operation 84 [1/6] (6.41ns)   --->   "%conv_i = sitofp i32 %compression_buffer_load" [guitar_effects.cpp:177]   --->   Operation 84 'sitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 85 [4/6] (6.41ns)   --->   "%conv8_i = sitofp i32 %ret_load_1" [guitar_effects.cpp:177]   --->   Operation 85 'sitofp' 'conv8_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.41>
ST_23 : Operation 86 [4/4] (5.70ns)   --->   "%mul_i = fmul i32 %conv_i, i32 %lpf_coefficients_load" [guitar_effects.cpp:177]   --->   Operation 86 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 87 [3/6] (6.41ns)   --->   "%conv8_i = sitofp i32 %ret_load_1" [guitar_effects.cpp:177]   --->   Operation 87 'sitofp' 'conv8_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.41>
ST_24 : Operation 88 [3/4] (5.70ns)   --->   "%mul_i = fmul i32 %conv_i, i32 %lpf_coefficients_load" [guitar_effects.cpp:177]   --->   Operation 88 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 89 [2/6] (6.41ns)   --->   "%conv8_i = sitofp i32 %ret_load_1" [guitar_effects.cpp:177]   --->   Operation 89 'sitofp' 'conv8_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.41>
ST_25 : Operation 90 [2/4] (5.70ns)   --->   "%mul_i = fmul i32 %conv_i, i32 %lpf_coefficients_load" [guitar_effects.cpp:177]   --->   Operation 90 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 91 [1/6] (6.41ns)   --->   "%conv8_i = sitofp i32 %ret_load_1" [guitar_effects.cpp:177]   --->   Operation 91 'sitofp' 'conv8_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.70>
ST_26 : Operation 92 [1/4] (5.70ns)   --->   "%mul_i = fmul i32 %conv_i, i32 %lpf_coefficients_load" [guitar_effects.cpp:177]   --->   Operation 92 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 93 [5/5] (7.25ns)   --->   "%dc = fadd i32 %conv8_i, i32 %mul_i" [guitar_effects.cpp:177]   --->   Operation 93 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 94 [4/5] (7.25ns)   --->   "%dc = fadd i32 %conv8_i, i32 %mul_i" [guitar_effects.cpp:177]   --->   Operation 94 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 95 [3/5] (7.25ns)   --->   "%dc = fadd i32 %conv8_i, i32 %mul_i" [guitar_effects.cpp:177]   --->   Operation 95 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 96 [2/5] (7.25ns)   --->   "%dc = fadd i32 %conv8_i, i32 %mul_i" [guitar_effects.cpp:177]   --->   Operation 96 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 97 [1/5] (7.25ns)   --->   "%dc = fadd i32 %conv8_i, i32 %mul_i" [guitar_effects.cpp:177]   --->   Operation 97 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.88>
ST_32 : Operation 98 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 98 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 99 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 99 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 100 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 100 'partselect' 'xs_exp_V' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 101 [1/1] (0.00ns)   --->   "%p_Result_1 = trunc i32 %data_V"   --->   Operation 101 'trunc' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i8 %xs_exp_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 102 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 103 [1/1] (1.91ns)   --->   "%add_ln346 = add i9 %zext_ln346, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 103 'add' 'add_ln346' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 104 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8"   --->   Operation 104 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 105 [1/1] (1.91ns)   --->   "%sub_ln1512 = sub i8 127, i8 %xs_exp_V"   --->   Operation 105 'sub' 'sub_ln1512' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i8 %sub_ln1512"   --->   Operation 106 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 107 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346"   --->   Operation 107 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.42>
ST_33 : Operation 108 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_1, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 108 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 109 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i9 %ush"   --->   Operation 110 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 111 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 112 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 113 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V, i32 24"   --->   Operation 114 'bitselect' 'tmp' <Predicate = (isNeg)> <Delay = 0.00>
ST_33 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp"   --->   Operation 115 'zext' 'zext_ln818' <Predicate = (isNeg)> <Delay = 0.00>
ST_33 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_1, i32 24, i32 55"   --->   Operation 116 'partselect' 'tmp_6' <Predicate = (!isNeg)> <Delay = 0.00>
ST_33 : Operation 117 [1/1] (4.42ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln818, i32 %tmp_6"   --->   Operation 117 'select' 'val' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.83>
ST_34 : Operation 118 [1/1] (0.00ns)   --->   "%specpipeline_ln174 = specpipeline void @_ssdm_op_SpecPipeline, i32 15, i32 0, i32 0, i32 0, void @empty_0" [guitar_effects.cpp:174]   --->   Operation 118 'specpipeline' 'specpipeline_ln174' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln173 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [guitar_effects.cpp:173]   --->   Operation 119 'specloopname' 'specloopname_ln173' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 120 [1/1] (2.55ns)   --->   "%result_V_1 = sub i32 0, i32 %val"   --->   Operation 120 'sub' 'result_V_1' <Predicate = (p_Result_s)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 121 [1/1] (0.69ns)   --->   "%result_V = select i1 %p_Result_s, i32 %result_V_1, i32 %val" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 121 'select' 'result_V' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 122 [1/1] (1.58ns)   --->   "%store_ln173 = store i32 %result_V, i32 %ret" [guitar_effects.cpp:173]   --->   Operation 122 'store' 'store_ln173' <Predicate = true> <Delay = 1.58>
ST_34 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln173 = br void %for.inc.i" [guitar_effects.cpp:173]   --->   Operation 123 'br' 'br_ln173' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.96ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'load' operation ('i', guitar_effects.cpp:173) on local variable 'i' [13]  (0 ns)
	'add' operation ('add_ln176', guitar_effects.cpp:176) [24]  (1.73 ns)
	'srem' operation ('coeff_index', guitar_effects.cpp:176) [25]  (3.23 ns)

 <State 2>: 3.23ns
The critical path consists of the following:
	'srem' operation ('coeff_index', guitar_effects.cpp:176) [25]  (3.23 ns)

 <State 3>: 3.23ns
The critical path consists of the following:
	'srem' operation ('coeff_index', guitar_effects.cpp:176) [25]  (3.23 ns)

 <State 4>: 3.23ns
The critical path consists of the following:
	'srem' operation ('coeff_index', guitar_effects.cpp:176) [25]  (3.23 ns)

 <State 5>: 3.23ns
The critical path consists of the following:
	'srem' operation ('coeff_index', guitar_effects.cpp:176) [25]  (3.23 ns)

 <State 6>: 3.23ns
The critical path consists of the following:
	'srem' operation ('coeff_index', guitar_effects.cpp:176) [25]  (3.23 ns)

 <State 7>: 3.23ns
The critical path consists of the following:
	'srem' operation ('coeff_index', guitar_effects.cpp:176) [25]  (3.23 ns)

 <State 8>: 3.23ns
The critical path consists of the following:
	'srem' operation ('coeff_index', guitar_effects.cpp:176) [25]  (3.23 ns)

 <State 9>: 3.23ns
The critical path consists of the following:
	'srem' operation ('coeff_index', guitar_effects.cpp:176) [25]  (3.23 ns)

 <State 10>: 3.23ns
The critical path consists of the following:
	'srem' operation ('coeff_index', guitar_effects.cpp:176) [25]  (3.23 ns)

 <State 11>: 3.23ns
The critical path consists of the following:
	'srem' operation ('coeff_index', guitar_effects.cpp:176) [25]  (3.23 ns)

 <State 12>: 3.23ns
The critical path consists of the following:
	'srem' operation ('coeff_index', guitar_effects.cpp:176) [25]  (3.23 ns)

 <State 13>: 3.23ns
The critical path consists of the following:
	'srem' operation ('coeff_index', guitar_effects.cpp:176) [25]  (3.23 ns)

 <State 14>: 3.23ns
The critical path consists of the following:
	'srem' operation ('coeff_index', guitar_effects.cpp:176) [25]  (3.23 ns)

 <State 15>: 6.48ns
The critical path consists of the following:
	'srem' operation ('coeff_index', guitar_effects.cpp:176) [25]  (3.23 ns)
	'getelementptr' operation ('compression_buffer_addr', guitar_effects.cpp:177) [28]  (0 ns)
	'load' operation ('compression_buffer_load', guitar_effects.cpp:177) on array 'compression_buffer' [29]  (3.25 ns)

 <State 16>: 3.25ns
The critical path consists of the following:
	'load' operation ('compression_buffer_load', guitar_effects.cpp:177) on array 'compression_buffer' [29]  (3.25 ns)

 <State 17>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv_i', guitar_effects.cpp:177) [30]  (6.41 ns)

 <State 18>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv_i', guitar_effects.cpp:177) [30]  (6.41 ns)

 <State 19>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv_i', guitar_effects.cpp:177) [30]  (6.41 ns)

 <State 20>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv_i', guitar_effects.cpp:177) [30]  (6.41 ns)

 <State 21>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv_i', guitar_effects.cpp:177) [30]  (6.41 ns)

 <State 22>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv_i', guitar_effects.cpp:177) [30]  (6.41 ns)

 <State 23>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv8_i', guitar_effects.cpp:177) [34]  (6.41 ns)

 <State 24>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv8_i', guitar_effects.cpp:177) [34]  (6.41 ns)

 <State 25>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv8_i', guitar_effects.cpp:177) [34]  (6.41 ns)

 <State 26>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_i', guitar_effects.cpp:177) [33]  (5.7 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', guitar_effects.cpp:177) [35]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', guitar_effects.cpp:177) [35]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', guitar_effects.cpp:177) [35]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', guitar_effects.cpp:177) [35]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', guitar_effects.cpp:177) [35]  (7.26 ns)

 <State 32>: 2.88ns
The critical path consists of the following:
	'add' operation ('sh', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346) [43]  (1.92 ns)
	'select' operation ('ush') [47]  (0.968 ns)

 <State 33>: 4.42ns
The critical path consists of the following:
	'shl' operation ('r.V') [51]  (0 ns)
	'select' operation ('val') [55]  (4.42 ns)

 <State 34>: 4.84ns
The critical path consists of the following:
	'sub' operation ('result.V') [56]  (2.55 ns)
	'select' operation ('result.V', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) [57]  (0.698 ns)
	'store' operation ('store_ln173', guitar_effects.cpp:173) of variable 'result.V', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59 on local variable 'ret' [59]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
