module andN
#(parameter width = 8)
(input logic [width-1:0] a,
output logic y);



endmodule
