Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb 28 15:58:52 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.695        0.000                      0                  274        0.178        0.000                      0                  274        3.500        0.000                       0                   140  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.695        0.000                      0                  233        0.178        0.000                      0                  233        3.500        0.000                       0                   140  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.825        0.000                      0                   41        0.617        0.000                      0                   41  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.695ns  (required time - arrival time)
  Source:                 Inst_PWM/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_PWM/pwm_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 1.375ns (36.377%)  route 2.405ns (63.623%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 12.925 - 8.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.743     5.377    Inst_PWM/CLK
    SLICE_X41Y28         FDRE                                         r  Inst_PWM/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.419     5.796 r  Inst_PWM/counter_reg[2]/Q
                         net (fo=7, routed)           0.830     6.626    Inst_PWM/counter_reg[2]
    SLICE_X42Y28         LUT4 (Prop_lut4_I0_O)        0.299     6.925 r  Inst_PWM/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.925    Inst_PWM/i__carry_i_7_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.458 r  Inst_PWM/pwm0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.766     8.224    Inst_PWM/pwm0
    SLICE_X38Y26         LUT3 (Prop_lut3_I0_O)        0.124     8.348 r  Inst_PWM/pwm_i_1/O
                         net (fo=1, routed)           0.809     9.157    Inst_PWM/pwm_i_1_n_0
    SLICE_X39Y20         FDRE                                         r  Inst_PWM/pwm_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.567    12.925    Inst_PWM/CLK
    SLICE_X39Y20         FDRE                                         r  Inst_PWM/pwm_reg/C
                         clock pessimism              0.391    13.316    
                         clock uncertainty           -0.035    13.281    
    SLICE_X39Y20         FDRE (Setup_fdre_C_R)       -0.429    12.852    Inst_PWM/pwm_reg
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                          -9.157    
  -------------------------------------------------------------------
                         slack                                  3.695    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 0.959ns (27.067%)  route 2.584ns (72.933%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.739     5.373    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X41Y23         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDCE (Prop_fdce_C_Q)         0.456     5.829 r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[4]/Q
                         net (fo=13, routed)          1.354     7.183    Inst_i2c_adc_user/Inst_i2c_master/count[4]
    SLICE_X42Y24         LUT5 (Prop_lut5_I4_O)        0.146     7.329 f  Inst_i2c_adc_user/Inst_i2c_master/count[5]_i_2/O
                         net (fo=4, routed)           0.848     8.177    Inst_i2c_adc_user/Inst_i2c_master/count[5]_i_2_n_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I1_O)        0.357     8.534 r  Inst_i2c_adc_user/Inst_i2c_master/count[5]_i_1/O
                         net (fo=1, routed)           0.382     8.916    Inst_i2c_adc_user/Inst_i2c_master/count__0[5]
    SLICE_X42Y24         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.562    12.920    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X42Y24         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[5]/C
                         clock pessimism              0.429    13.349    
                         clock uncertainty           -0.035    13.314    
    SLICE_X42Y24         FDCE (Setup_fdce_C_D)       -0.238    13.076    Inst_i2c_adc_user/Inst_i2c_master/count_reg[5]
  -------------------------------------------------------------------
                         required time                         13.076    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.163ns  (required time - arrival time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/sda_int_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.828ns (21.731%)  route 2.982ns (78.269%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.737     5.371    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X41Y25         FDPE                                         r  Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDPE (Prop_fdpe_C_Q)         0.456     5.827 r  Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[0]/Q
                         net (fo=24, routed)          1.354     7.182    Inst_i2c_adc_user/Inst_i2c_master/bit_cnt[0]
    SLICE_X38Y27         LUT2 (Prop_lut2_I0_O)        0.124     7.306 r  Inst_i2c_adc_user/Inst_i2c_master/sda_int_i_10/O
                         net (fo=1, routed)           0.658     7.963    Inst_i2c_adc_user/Inst_i2c_master/sda_int_i_10_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I1_O)        0.124     8.087 r  Inst_i2c_adc_user/Inst_i2c_master/sda_int_i_4/O
                         net (fo=1, routed)           0.970     9.057    Inst_i2c_adc_user/Inst_i2c_master/sda_int_i_4_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I2_O)        0.124     9.181 r  Inst_i2c_adc_user/Inst_i2c_master/sda_int_i_1/O
                         net (fo=1, routed)           0.000     9.181    Inst_i2c_adc_user/Inst_i2c_master/sda_int_i_1_n_0
    SLICE_X40Y25         FDPE                                         r  Inst_i2c_adc_user/Inst_i2c_master/sda_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.562    12.920    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X40Y25         FDPE                                         r  Inst_i2c_adc_user/Inst_i2c_master/sda_int_reg/C
                         clock pessimism              0.429    13.349    
                         clock uncertainty           -0.035    13.314    
    SLICE_X40Y25         FDPE (Setup_fdpe_C_D)        0.031    13.345    Inst_i2c_adc_user/Inst_i2c_master/sda_int_reg
  -------------------------------------------------------------------
                         required time                         13.345    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                  4.163    

Slack (MET) :             4.320ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 1.064ns (29.010%)  route 2.604ns (70.990%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 12.922 - 8.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.735     5.369    Inst_reset_deb/CLK
    SLICE_X37Y24         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456     5.825 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=12, routed)          0.895     6.720    Inst_reset_deb/btn_o
    SLICE_X38Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.844 f  Inst_reset_deb/reset_h_inferred__0_i_1/O
                         net (fo=58, routed)          0.970     7.814    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.153     7.967 r  Inst_i2c_adc_user/Inst_i2c_master/data_rx[7]_i_2/O
                         net (fo=7, routed)           0.739     8.706    Inst_i2c_adc_user/Inst_i2c_master/data_rx[7]_i_2_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I3_O)        0.331     9.037 r  Inst_i2c_adc_user/Inst_i2c_master/data_rx[1]_i_1/O
                         net (fo=1, routed)           0.000     9.037    Inst_i2c_adc_user/Inst_i2c_master/data_rx[1]_i_1_n_0
    SLICE_X42Y26         FDRE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.564    12.922    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X42Y26         FDRE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[1]/C
                         clock pessimism              0.391    13.313    
                         clock uncertainty           -0.035    13.278    
    SLICE_X42Y26         FDRE (Setup_fdre_C_D)        0.079    13.357    Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[1]
  -------------------------------------------------------------------
                         required time                         13.357    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                  4.320    

Slack (MET) :             4.392ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 1.064ns (29.963%)  route 2.487ns (70.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 12.925 - 8.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.735     5.369    Inst_reset_deb/CLK
    SLICE_X37Y24         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456     5.825 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=12, routed)          0.895     6.720    Inst_reset_deb/btn_o
    SLICE_X38Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.844 f  Inst_reset_deb/reset_h_inferred__0_i_1/O
                         net (fo=58, routed)          0.970     7.814    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.153     7.967 r  Inst_i2c_adc_user/Inst_i2c_master/data_rx[7]_i_2/O
                         net (fo=7, routed)           0.622     8.589    Inst_i2c_adc_user/Inst_i2c_master/data_rx[7]_i_2_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I3_O)        0.331     8.920 r  Inst_i2c_adc_user/Inst_i2c_master/data_rx[6]_i_1/O
                         net (fo=1, routed)           0.000     8.920    Inst_i2c_adc_user/Inst_i2c_master/data_rx[6]_i_1_n_0
    SLICE_X43Y28         FDRE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.567    12.925    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X43Y28         FDRE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[6]/C
                         clock pessimism              0.391    13.316    
                         clock uncertainty           -0.035    13.281    
    SLICE_X43Y28         FDRE (Setup_fdre_C_D)        0.031    13.312    Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[6]
  -------------------------------------------------------------------
                         required time                         13.312    
                         arrival time                          -8.920    
  -------------------------------------------------------------------
                         slack                                  4.392    

Slack (MET) :             4.394ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 1.064ns (29.971%)  route 2.486ns (70.029%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 12.925 - 8.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.735     5.369    Inst_reset_deb/CLK
    SLICE_X37Y24         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456     5.825 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=12, routed)          0.895     6.720    Inst_reset_deb/btn_o
    SLICE_X38Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.844 f  Inst_reset_deb/reset_h_inferred__0_i_1/O
                         net (fo=58, routed)          0.970     7.814    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X42Y26         LUT4 (Prop_lut4_I0_O)        0.153     7.967 r  Inst_i2c_adc_user/Inst_i2c_master/data_rx[7]_i_2/O
                         net (fo=7, routed)           0.621     8.588    Inst_i2c_adc_user/Inst_i2c_master/data_rx[7]_i_2_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I3_O)        0.331     8.919 r  Inst_i2c_adc_user/Inst_i2c_master/data_rx[7]_i_1/O
                         net (fo=1, routed)           0.000     8.919    Inst_i2c_adc_user/Inst_i2c_master/data_rx[7]_i_1_n_0
    SLICE_X43Y28         FDRE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.567    12.925    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X43Y28         FDRE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[7]/C
                         clock pessimism              0.391    13.316    
                         clock uncertainty           -0.035    13.281    
    SLICE_X43Y28         FDRE (Setup_fdre_C_D)        0.032    13.313    Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[7]
  -------------------------------------------------------------------
                         required time                         13.313    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                  4.394    

Slack (MET) :             4.477ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_cntr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_reset_deb/btn_cntr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.704ns (23.466%)  route 2.296ns (76.534%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 12.919 - 8.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.735     5.369    Inst_reset_deb/CLK
    SLICE_X36Y25         FDRE                                         r  Inst_reset_deb/btn_cntr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.456     5.825 f  Inst_reset_deb/btn_cntr_reg[12]/Q
                         net (fo=2, routed)           0.682     6.507    Inst_reset_deb/btn_cntr_reg[12]
    SLICE_X37Y25         LUT4 (Prop_lut4_I3_O)        0.124     6.631 r  Inst_reset_deb/btn_cntr[0]_i_5__0/O
                         net (fo=2, routed)           0.975     7.606    Inst_reset_deb/btn_cntr[0]_i_5__0_n_0
    SLICE_X37Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.730 r  Inst_reset_deb/btn_cntr[0]_i_1__0/O
                         net (fo=16, routed)          0.639     8.369    Inst_reset_deb/btn_cntr[0]_i_1__0_n_0
    SLICE_X36Y24         FDRE                                         r  Inst_reset_deb/btn_cntr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.561    12.919    Inst_reset_deb/CLK
    SLICE_X36Y24         FDRE                                         r  Inst_reset_deb/btn_cntr_reg[10]/C
                         clock pessimism              0.391    13.310    
                         clock uncertainty           -0.035    13.275    
    SLICE_X36Y24         FDRE (Setup_fdre_C_R)       -0.429    12.846    Inst_reset_deb/btn_cntr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                          -8.369    
  -------------------------------------------------------------------
                         slack                                  4.477    

Slack (MET) :             4.477ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_cntr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_reset_deb/btn_cntr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.704ns (23.466%)  route 2.296ns (76.534%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 12.919 - 8.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.735     5.369    Inst_reset_deb/CLK
    SLICE_X36Y25         FDRE                                         r  Inst_reset_deb/btn_cntr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.456     5.825 f  Inst_reset_deb/btn_cntr_reg[12]/Q
                         net (fo=2, routed)           0.682     6.507    Inst_reset_deb/btn_cntr_reg[12]
    SLICE_X37Y25         LUT4 (Prop_lut4_I3_O)        0.124     6.631 r  Inst_reset_deb/btn_cntr[0]_i_5__0/O
                         net (fo=2, routed)           0.975     7.606    Inst_reset_deb/btn_cntr[0]_i_5__0_n_0
    SLICE_X37Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.730 r  Inst_reset_deb/btn_cntr[0]_i_1__0/O
                         net (fo=16, routed)          0.639     8.369    Inst_reset_deb/btn_cntr[0]_i_1__0_n_0
    SLICE_X36Y24         FDRE                                         r  Inst_reset_deb/btn_cntr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.561    12.919    Inst_reset_deb/CLK
    SLICE_X36Y24         FDRE                                         r  Inst_reset_deb/btn_cntr_reg[11]/C
                         clock pessimism              0.391    13.310    
                         clock uncertainty           -0.035    13.275    
    SLICE_X36Y24         FDRE (Setup_fdre_C_R)       -0.429    12.846    Inst_reset_deb/btn_cntr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                          -8.369    
  -------------------------------------------------------------------
                         slack                                  4.477    

Slack (MET) :             4.477ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_cntr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_reset_deb/btn_cntr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.704ns (23.466%)  route 2.296ns (76.534%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 12.919 - 8.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.735     5.369    Inst_reset_deb/CLK
    SLICE_X36Y25         FDRE                                         r  Inst_reset_deb/btn_cntr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.456     5.825 f  Inst_reset_deb/btn_cntr_reg[12]/Q
                         net (fo=2, routed)           0.682     6.507    Inst_reset_deb/btn_cntr_reg[12]
    SLICE_X37Y25         LUT4 (Prop_lut4_I3_O)        0.124     6.631 r  Inst_reset_deb/btn_cntr[0]_i_5__0/O
                         net (fo=2, routed)           0.975     7.606    Inst_reset_deb/btn_cntr[0]_i_5__0_n_0
    SLICE_X37Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.730 r  Inst_reset_deb/btn_cntr[0]_i_1__0/O
                         net (fo=16, routed)          0.639     8.369    Inst_reset_deb/btn_cntr[0]_i_1__0_n_0
    SLICE_X36Y24         FDRE                                         r  Inst_reset_deb/btn_cntr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.561    12.919    Inst_reset_deb/CLK
    SLICE_X36Y24         FDRE                                         r  Inst_reset_deb/btn_cntr_reg[8]/C
                         clock pessimism              0.391    13.310    
                         clock uncertainty           -0.035    13.275    
    SLICE_X36Y24         FDRE (Setup_fdre_C_R)       -0.429    12.846    Inst_reset_deb/btn_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                          -8.369    
  -------------------------------------------------------------------
                         slack                                  4.477    

Slack (MET) :             4.477ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_cntr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_reset_deb/btn_cntr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.704ns (23.466%)  route 2.296ns (76.534%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 12.919 - 8.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.735     5.369    Inst_reset_deb/CLK
    SLICE_X36Y25         FDRE                                         r  Inst_reset_deb/btn_cntr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.456     5.825 f  Inst_reset_deb/btn_cntr_reg[12]/Q
                         net (fo=2, routed)           0.682     6.507    Inst_reset_deb/btn_cntr_reg[12]
    SLICE_X37Y25         LUT4 (Prop_lut4_I3_O)        0.124     6.631 r  Inst_reset_deb/btn_cntr[0]_i_5__0/O
                         net (fo=2, routed)           0.975     7.606    Inst_reset_deb/btn_cntr[0]_i_5__0_n_0
    SLICE_X37Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.730 r  Inst_reset_deb/btn_cntr[0]_i_1__0/O
                         net (fo=16, routed)          0.639     8.369    Inst_reset_deb/btn_cntr[0]_i_1__0_n_0
    SLICE_X36Y24         FDRE                                         r  Inst_reset_deb/btn_cntr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.561    12.919    Inst_reset_deb/CLK
    SLICE_X36Y24         FDRE                                         r  Inst_reset_deb/btn_cntr_reg[9]/C
                         clock pessimism              0.391    13.310    
                         clock uncertainty           -0.035    13.275    
    SLICE_X36Y24         FDRE (Setup_fdre_C_R)       -0.429    12.846    Inst_reset_deb/btn_cntr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                          -8.369    
  -------------------------------------------------------------------
                         slack                                  4.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.539%)  route 0.126ns (40.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.581     1.459    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X43Y24         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDCE (Prop_fdce_C_Q)         0.141     1.600 f  Inst_i2c_adc_user/Inst_i2c_master/count_reg[0]/Q
                         net (fo=12, routed)          0.126     1.726    Inst_i2c_adc_user/Inst_i2c_master/count[0]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.771 r  Inst_i2c_adc_user/Inst_i2c_master/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.771    Inst_i2c_adc_user/Inst_i2c_master/count_1[8]
    SLICE_X42Y24         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.847     1.972    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X42Y24         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[8]/C
                         clock pessimism             -0.500     1.472    
    SLICE_X42Y24         FDCE (Hold_fdce_C_D)         0.121     1.593    Inst_i2c_adc_user/Inst_i2c_master/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.190ns (63.350%)  route 0.110ns (36.649%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.582     1.460    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X40Y26         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDCE (Prop_fdce_C_Q)         0.141     1.601 r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[6]/Q
                         net (fo=11, routed)          0.110     1.711    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg_n_0_[6]
    SLICE_X41Y26         LUT4 (Prop_lut4_I0_O)        0.049     1.760 r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state[7]_i_1/O
                         net (fo=1, routed)           0.000     1.760    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state[7]_i_1_n_0
    SLICE_X41Y26         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.848     1.973    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X41Y26         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.500     1.473    
    SLICE_X41Y26         FDCE (Hold_fdce_C_D)         0.107     1.580    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.402%)  route 0.133ns (48.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.584     1.462    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X43Y28         FDRE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[7]/Q
                         net (fo=3, routed)           0.133     1.736    Inst_i2c_adc_user/Inst_i2c_master/data_rx[7]
    SLICE_X43Y29         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.852     1.977    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X43Y29         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[7]_lopt_replica/C
                         clock pessimism             -0.500     1.477    
    SLICE_X43Y29         FDCE (Hold_fdce_C_D)         0.071     1.548    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Inst_i2c_adc_user/i2c_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_tx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.189ns (55.158%)  route 0.154ns (44.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.580     1.458    Inst_i2c_adc_user/CLK
    SLICE_X37Y26         FDRE                                         r  Inst_i2c_adc_user/i2c_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  Inst_i2c_adc_user/i2c_data_reg[0]/Q
                         net (fo=3, routed)           0.154     1.753    Inst_i2c_adc_user/Inst_i2c_master/i2c_data[0]
    SLICE_X38Y27         LUT3 (Prop_lut3_I0_O)        0.048     1.801 r  Inst_i2c_adc_user/Inst_i2c_master/data_tx[0]_i_1/O
                         net (fo=1, routed)           0.000     1.801    Inst_i2c_adc_user/Inst_i2c_master/data_tx[0]_i_1_n_0
    SLICE_X38Y27         FDRE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.848     1.973    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X38Y27         FDRE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_tx_reg[0]/C
                         clock pessimism             -0.500     1.473    
    SLICE_X38Y27         FDRE (Hold_fdre_C_D)         0.131     1.604    Inst_i2c_adc_user/Inst_i2c_master/data_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.247%)  route 0.145ns (43.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.582     1.460    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X43Y23         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDCE (Prop_fdce_C_Q)         0.141     1.601 r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[3]/Q
                         net (fo=18, routed)          0.145     1.746    Inst_i2c_adc_user/Inst_i2c_master/count[3]
    SLICE_X42Y23         LUT6 (Prop_lut6_I2_O)        0.045     1.791 r  Inst_i2c_adc_user/Inst_i2c_master/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.791    Inst_i2c_adc_user/Inst_i2c_master/count__0[2]
    SLICE_X42Y23         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.848     1.973    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X42Y23         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[2]/C
                         clock pessimism             -0.500     1.473    
    SLICE_X42Y23         FDCE (Hold_fdce_C_D)         0.120     1.593    Inst_i2c_adc_user/Inst_i2c_master/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Inst_PWM/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_PWM/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.189ns (54.003%)  route 0.161ns (45.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.584     1.462    Inst_PWM/CLK
    SLICE_X41Y28         FDRE                                         r  Inst_PWM/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  Inst_PWM/counter_reg[1]/Q
                         net (fo=8, routed)           0.161     1.764    Inst_PWM/counter_reg[1]
    SLICE_X42Y29         LUT5 (Prop_lut5_I2_O)        0.048     1.812 r  Inst_PWM/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.812    Inst_PWM/plusOp[4]
    SLICE_X42Y29         FDRE                                         r  Inst_PWM/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.852     1.977    Inst_PWM/CLK
    SLICE_X42Y29         FDRE                                         r  Inst_PWM/counter_reg[4]/C
                         clock pessimism             -0.500     1.477    
    SLICE_X42Y29         FDRE (Hold_fdre_C_D)         0.131     1.608    Inst_PWM/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Inst_state_toggle/btn_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_state_toggle/btn_pulse_f_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.583     1.461    Inst_state_toggle/CLK
    SLICE_X37Y29         FDRE                                         r  Inst_state_toggle/btn_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.128     1.589 f  Inst_state_toggle/btn_sync_reg[0]/Q
                         net (fo=2, routed)           0.069     1.658    Inst_state_toggle/btn_sync_reg_n_0_[0]
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.099     1.757 r  Inst_state_toggle/btn_pulse_f_i_1/O
                         net (fo=1, routed)           0.000     1.757    Inst_state_toggle/btn_pulse_f0
    SLICE_X37Y29         FDRE                                         r  Inst_state_toggle/btn_pulse_f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.850     1.975    Inst_state_toggle/CLK
    SLICE_X37Y29         FDRE                                         r  Inst_state_toggle/btn_pulse_f_reg/C
                         clock pessimism             -0.514     1.461    
    SLICE_X37Y29         FDRE (Hold_fdre_C_D)         0.091     1.552    Inst_state_toggle/btn_pulse_f_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.284%)  route 0.139ns (49.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.584     1.462    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X43Y28         FDRE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[3]/Q
                         net (fo=3, routed)           0.139     1.742    Inst_i2c_adc_user/Inst_i2c_master/data_rx[3]
    SLICE_X42Y28         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.851     1.976    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X42Y28         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[3]/C
                         clock pessimism             -0.501     1.475    
    SLICE_X42Y28         FDCE (Hold_fdce_C_D)         0.059     1.534    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Inst_PWM/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_PWM/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.605%)  route 0.161ns (46.395%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.584     1.462    Inst_PWM/CLK
    SLICE_X41Y28         FDRE                                         r  Inst_PWM/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  Inst_PWM/counter_reg[1]/Q
                         net (fo=8, routed)           0.161     1.764    Inst_PWM/counter_reg[1]
    SLICE_X42Y29         LUT4 (Prop_lut4_I0_O)        0.045     1.809 r  Inst_PWM/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.809    Inst_PWM/plusOp[3]
    SLICE_X42Y29         FDRE                                         r  Inst_PWM/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.852     1.977    Inst_PWM/CLK
    SLICE_X42Y29         FDRE                                         r  Inst_PWM/counter_reg[3]/C
                         clock pessimism             -0.500     1.477    
    SLICE_X42Y29         FDRE (Hold_fdre_C_D)         0.120     1.597    Inst_PWM/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.582     1.460    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X41Y23         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDCE (Prop_fdce_C_Q)         0.141     1.601 r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[4]/Q
                         net (fo=13, routed)          0.131     1.732    Inst_i2c_adc_user/Inst_i2c_master/count[4]
    SLICE_X40Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.777 r  Inst_i2c_adc_user/Inst_i2c_master/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.777    Inst_i2c_adc_user/Inst_i2c_master/count__0[6]
    SLICE_X40Y23         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.848     1.973    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X40Y23         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[6]/C
                         clock pessimism             -0.500     1.473    
    SLICE_X40Y23         FDCE (Hold_fdce_C_D)         0.091     1.564    Inst_i2c_adc_user/Inst_i2c_master/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y29    Inst_PWM/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y28    Inst_PWM/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y28    Inst_PWM/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y29    Inst_PWM/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y29    Inst_PWM/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y29    Inst_PWM/counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y28    Inst_PWM/counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y28    Inst_PWM/counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y20    Inst_PWM/pwm_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y29    Inst_PWM/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y29    Inst_PWM/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y29    Inst_PWM/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y29    Inst_PWM/counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y20    Inst_PWM/pwm_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X36Y27    Inst_i2c_adc_user/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y27    Inst_i2c_adc_user/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y27    Inst_i2c_adc_user/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y27    Inst_i2c_adc_user/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y26    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y29    Inst_PWM/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y29    Inst_PWM/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y29    Inst_PWM/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y29    Inst_PWM/counter_reg[5]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X36Y27    Inst_i2c_adc_user/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y27    Inst_i2c_adc_user/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y26    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y26    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y26    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y27    Inst_i2c_adc_user/Inst_i2c_master/addr_rw_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.617ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.825ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[3]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.580ns (21.623%)  route 2.102ns (78.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 12.926 - 8.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.735     5.369    Inst_reset_deb/CLK
    SLICE_X37Y24         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456     5.825 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=12, routed)          0.895     6.720    Inst_reset_deb/btn_o
    SLICE_X38Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.844 f  Inst_reset_deb/reset_h_inferred__0_i_1/O
                         net (fo=58, routed)          1.208     8.052    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X43Y29         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.568    12.926    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X43Y29         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[3]_lopt_replica/C
                         clock pessimism              0.391    13.317    
                         clock uncertainty           -0.035    13.282    
    SLICE_X43Y29         FDCE (Recov_fdce_C_CLR)     -0.405    12.877    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         12.877    
                         arrival time                          -8.052    
  -------------------------------------------------------------------
                         slack                                  4.825    

Slack (MET) :             4.825ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[4]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.580ns (21.623%)  route 2.102ns (78.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 12.926 - 8.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.735     5.369    Inst_reset_deb/CLK
    SLICE_X37Y24         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456     5.825 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=12, routed)          0.895     6.720    Inst_reset_deb/btn_o
    SLICE_X38Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.844 f  Inst_reset_deb/reset_h_inferred__0_i_1/O
                         net (fo=58, routed)          1.208     8.052    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X43Y29         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.568    12.926    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X43Y29         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[4]_lopt_replica/C
                         clock pessimism              0.391    13.317    
                         clock uncertainty           -0.035    13.282    
    SLICE_X43Y29         FDCE (Recov_fdce_C_CLR)     -0.405    12.877    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         12.877    
                         arrival time                          -8.052    
  -------------------------------------------------------------------
                         slack                                  4.825    

Slack (MET) :             4.825ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[5]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.580ns (21.623%)  route 2.102ns (78.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 12.926 - 8.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.735     5.369    Inst_reset_deb/CLK
    SLICE_X37Y24         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456     5.825 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=12, routed)          0.895     6.720    Inst_reset_deb/btn_o
    SLICE_X38Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.844 f  Inst_reset_deb/reset_h_inferred__0_i_1/O
                         net (fo=58, routed)          1.208     8.052    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X43Y29         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[5]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.568    12.926    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X43Y29         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[5]_lopt_replica/C
                         clock pessimism              0.391    13.317    
                         clock uncertainty           -0.035    13.282    
    SLICE_X43Y29         FDCE (Recov_fdce_C_CLR)     -0.405    12.877    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         12.877    
                         arrival time                          -8.052    
  -------------------------------------------------------------------
                         slack                                  4.825    

Slack (MET) :             4.825ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.580ns (21.623%)  route 2.102ns (78.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 12.926 - 8.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.735     5.369    Inst_reset_deb/CLK
    SLICE_X37Y24         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456     5.825 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=12, routed)          0.895     6.720    Inst_reset_deb/btn_o
    SLICE_X38Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.844 f  Inst_reset_deb/reset_h_inferred__0_i_1/O
                         net (fo=58, routed)          1.208     8.052    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X43Y29         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.568    12.926    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X43Y29         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[6]/C
                         clock pessimism              0.391    13.317    
                         clock uncertainty           -0.035    13.282    
    SLICE_X43Y29         FDCE (Recov_fdce_C_CLR)     -0.405    12.877    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[6]
  -------------------------------------------------------------------
                         required time                         12.877    
                         arrival time                          -8.052    
  -------------------------------------------------------------------
                         slack                                  4.825    

Slack (MET) :             4.825ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[6]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.580ns (21.623%)  route 2.102ns (78.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 12.926 - 8.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.735     5.369    Inst_reset_deb/CLK
    SLICE_X37Y24         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456     5.825 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=12, routed)          0.895     6.720    Inst_reset_deb/btn_o
    SLICE_X38Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.844 f  Inst_reset_deb/reset_h_inferred__0_i_1/O
                         net (fo=58, routed)          1.208     8.052    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X43Y29         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[6]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.568    12.926    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X43Y29         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[6]_lopt_replica/C
                         clock pessimism              0.391    13.317    
                         clock uncertainty           -0.035    13.282    
    SLICE_X43Y29         FDCE (Recov_fdce_C_CLR)     -0.405    12.877    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         12.877    
                         arrival time                          -8.052    
  -------------------------------------------------------------------
                         slack                                  4.825    

Slack (MET) :             4.825ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[7]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.580ns (21.623%)  route 2.102ns (78.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 12.926 - 8.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.735     5.369    Inst_reset_deb/CLK
    SLICE_X37Y24         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456     5.825 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=12, routed)          0.895     6.720    Inst_reset_deb/btn_o
    SLICE_X38Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.844 f  Inst_reset_deb/reset_h_inferred__0_i_1/O
                         net (fo=58, routed)          1.208     8.052    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X43Y29         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[7]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.568    12.926    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X43Y29         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[7]_lopt_replica/C
                         clock pessimism              0.391    13.317    
                         clock uncertainty           -0.035    13.282    
    SLICE_X43Y29         FDCE (Recov_fdce_C_CLR)     -0.405    12.877    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         12.877    
                         arrival time                          -8.052    
  -------------------------------------------------------------------
                         slack                                  4.825    

Slack (MET) :             4.859ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 0.580ns (21.922%)  route 2.066ns (78.078%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 12.923 - 8.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.735     5.369    Inst_reset_deb/CLK
    SLICE_X37Y24         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456     5.825 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=12, routed)          0.895     6.720    Inst_reset_deb/btn_o
    SLICE_X38Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.844 f  Inst_reset_deb/reset_h_inferred__0_i_1/O
                         net (fo=58, routed)          1.171     8.015    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X41Y27         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.565    12.923    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X41Y27         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.391    13.314    
                         clock uncertainty           -0.035    13.279    
    SLICE_X41Y27         FDCE (Recov_fdce_C_CLR)     -0.405    12.874    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.874    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                  4.859    

Slack (MET) :             4.859ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 0.580ns (21.922%)  route 2.066ns (78.078%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 12.923 - 8.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.735     5.369    Inst_reset_deb/CLK
    SLICE_X37Y24         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456     5.825 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=12, routed)          0.895     6.720    Inst_reset_deb/btn_o
    SLICE_X38Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.844 f  Inst_reset_deb/reset_h_inferred__0_i_1/O
                         net (fo=58, routed)          1.171     8.015    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X41Y27         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.565    12.923    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X41Y27         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.391    13.314    
                         clock uncertainty           -0.035    13.279    
    SLICE_X41Y27         FDCE (Recov_fdce_C_CLR)     -0.405    12.874    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.874    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                  4.859    

Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.580ns (21.886%)  route 2.070ns (78.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 12.923 - 8.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.735     5.369    Inst_reset_deb/CLK
    SLICE_X37Y24         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456     5.825 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=12, routed)          0.895     6.720    Inst_reset_deb/btn_o
    SLICE_X38Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.844 f  Inst_reset_deb/reset_h_inferred__0_i_1/O
                         net (fo=58, routed)          1.175     8.019    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X40Y27         FDPE                                         f  Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.565    12.923    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X40Y27         FDPE                                         r  Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[1]/C
                         clock pessimism              0.391    13.314    
                         clock uncertainty           -0.035    13.279    
    SLICE_X40Y27         FDPE (Recov_fdpe_C_PRE)     -0.359    12.920    Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.920    
                         arrival time                          -8.019    
  -------------------------------------------------------------------
                         slack                                  4.901    

Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/busy_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.580ns (21.886%)  route 2.070ns (78.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 12.923 - 8.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.735     5.369    Inst_reset_deb/CLK
    SLICE_X37Y24         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456     5.825 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=12, routed)          0.895     6.720    Inst_reset_deb/btn_o
    SLICE_X38Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.844 f  Inst_reset_deb/reset_h_inferred__0_i_1/O
                         net (fo=58, routed)          1.175     8.019    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X40Y27         FDPE                                         f  Inst_i2c_adc_user/Inst_i2c_master/busy_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.565    12.923    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X40Y27         FDPE                                         r  Inst_i2c_adc_user/Inst_i2c_master/busy_reg/C
                         clock pessimism              0.391    13.314    
                         clock uncertainty           -0.035    13.279    
    SLICE_X40Y27         FDPE (Recov_fdpe_C_PRE)     -0.359    12.920    Inst_i2c_adc_user/Inst_i2c_master/busy_reg
  -------------------------------------------------------------------
                         required time                         12.920    
                         arrival time                          -8.019    
  -------------------------------------------------------------------
                         slack                                  4.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.227ns (40.498%)  route 0.334ns (59.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.579     1.457    Inst_reset_delay/CLK
    SLICE_X37Y25         FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.128     1.585 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=10, routed)          0.147     1.732    Inst_reset_deb/oRESET
    SLICE_X38Y26         LUT2 (Prop_lut2_I1_O)        0.099     1.831 f  Inst_reset_deb/reset_h_inferred__0_i_1/O
                         net (fo=58, routed)          0.187     2.018    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X41Y26         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.848     1.973    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X41Y26         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.480     1.493    
    SLICE_X41Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.401    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.227ns (40.498%)  route 0.334ns (59.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.579     1.457    Inst_reset_delay/CLK
    SLICE_X37Y25         FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.128     1.585 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=10, routed)          0.147     1.732    Inst_reset_deb/oRESET
    SLICE_X38Y26         LUT2 (Prop_lut2_I1_O)        0.099     1.831 f  Inst_reset_deb/reset_h_inferred__0_i_1/O
                         net (fo=58, routed)          0.187     2.018    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X41Y26         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.848     1.973    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X41Y26         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.480     1.493    
    SLICE_X41Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.401    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.227ns (40.498%)  route 0.334ns (59.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.579     1.457    Inst_reset_delay/CLK
    SLICE_X37Y25         FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.128     1.585 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=10, routed)          0.147     1.732    Inst_reset_deb/oRESET
    SLICE_X38Y26         LUT2 (Prop_lut2_I1_O)        0.099     1.831 f  Inst_reset_deb/reset_h_inferred__0_i_1/O
                         net (fo=58, routed)          0.187     2.018    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X41Y26         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.848     1.973    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X41Y26         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.480     1.493    
    SLICE_X41Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.401    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.227ns (40.498%)  route 0.334ns (59.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.579     1.457    Inst_reset_delay/CLK
    SLICE_X37Y25         FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.128     1.585 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=10, routed)          0.147     1.732    Inst_reset_deb/oRESET
    SLICE_X38Y26         LUT2 (Prop_lut2_I1_O)        0.099     1.831 f  Inst_reset_deb/reset_h_inferred__0_i_1/O
                         net (fo=58, routed)          0.187     2.018    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X41Y26         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.848     1.973    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X41Y26         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.480     1.493    
    SLICE_X41Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.401    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.227ns (40.186%)  route 0.338ns (59.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.579     1.457    Inst_reset_delay/CLK
    SLICE_X37Y25         FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.128     1.585 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=10, routed)          0.147     1.732    Inst_reset_deb/oRESET
    SLICE_X38Y26         LUT2 (Prop_lut2_I1_O)        0.099     1.831 f  Inst_reset_deb/reset_h_inferred__0_i_1/O
                         net (fo=58, routed)          0.191     2.022    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X40Y26         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.848     1.973    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X40Y26         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.480     1.493    
    SLICE_X40Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.401    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.227ns (40.186%)  route 0.338ns (59.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.579     1.457    Inst_reset_delay/CLK
    SLICE_X37Y25         FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.128     1.585 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=10, routed)          0.147     1.732    Inst_reset_deb/oRESET
    SLICE_X38Y26         LUT2 (Prop_lut2_I1_O)        0.099     1.831 f  Inst_reset_deb/reset_h_inferred__0_i_1/O
                         net (fo=58, routed)          0.191     2.022    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X40Y26         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.848     1.973    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X40Y26         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[8]/C
                         clock pessimism             -0.480     1.493    
    SLICE_X40Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.401    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.227ns (35.790%)  route 0.407ns (64.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.579     1.457    Inst_reset_delay/CLK
    SLICE_X37Y25         FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.128     1.585 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=10, routed)          0.147     1.732    Inst_reset_deb/oRESET
    SLICE_X38Y26         LUT2 (Prop_lut2_I1_O)        0.099     1.831 f  Inst_reset_deb/reset_h_inferred__0_i_1/O
                         net (fo=58, routed)          0.261     2.091    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X41Y25         FDPE                                         f  Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.847     1.972    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X41Y25         FDPE                                         r  Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[0]/C
                         clock pessimism             -0.480     1.492    
    SLICE_X41Y25         FDPE (Remov_fdpe_C_PRE)     -0.095     1.397    Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/scl_ena_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.227ns (35.546%)  route 0.412ns (64.454%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.579     1.457    Inst_reset_delay/CLK
    SLICE_X37Y25         FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.128     1.585 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=10, routed)          0.147     1.732    Inst_reset_deb/oRESET
    SLICE_X38Y26         LUT2 (Prop_lut2_I1_O)        0.099     1.831 f  Inst_reset_deb/reset_h_inferred__0_i_1/O
                         net (fo=58, routed)          0.265     2.096    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X40Y25         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/scl_ena_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.847     1.972    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X40Y25         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/scl_ena_reg/C
                         clock pessimism             -0.480     1.492    
    SLICE_X40Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.400    Inst_i2c_adc_user/Inst_i2c_master/scl_ena_reg
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.227ns (36.804%)  route 0.390ns (63.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.579     1.457    Inst_reset_delay/CLK
    SLICE_X37Y25         FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.128     1.585 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=10, routed)          0.147     1.732    Inst_reset_deb/oRESET
    SLICE_X38Y26         LUT2 (Prop_lut2_I1_O)        0.099     1.831 f  Inst_reset_deb/reset_h_inferred__0_i_1/O
                         net (fo=58, routed)          0.243     2.074    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X39Y27         FDPE                                         f  Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.848     1.973    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X39Y27         FDPE                                         r  Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[2]/C
                         clock pessimism             -0.500     1.473    
    SLICE_X39Y27         FDPE (Remov_fdpe_C_PRE)     -0.095     1.378    Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/sda_int_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.227ns (35.546%)  route 0.412ns (64.454%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.579     1.457    Inst_reset_delay/CLK
    SLICE_X37Y25         FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.128     1.585 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=10, routed)          0.147     1.732    Inst_reset_deb/oRESET
    SLICE_X38Y26         LUT2 (Prop_lut2_I1_O)        0.099     1.831 f  Inst_reset_deb/reset_h_inferred__0_i_1/O
                         net (fo=58, routed)          0.265     2.096    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X40Y25         FDPE                                         f  Inst_i2c_adc_user/Inst_i2c_master/sda_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.847     1.972    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X40Y25         FDPE                                         r  Inst_i2c_adc_user/Inst_i2c_master/sda_int_reg/C
                         clock pessimism             -0.480     1.492    
    SLICE_X40Y25         FDPE (Remov_fdpe_C_PRE)     -0.095     1.397    Inst_i2c_adc_user/Inst_i2c_master/sda_int_reg
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.699    





