$date
	Tue Jun 20 05:45:30 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module PIPO_TB $end
$var wire 4 ! data_out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # clr $end
$var reg 4 $ data_in [3:0] $end
$scope module DUT $end
$var wire 1 % clk $end
$var wire 1 & clr $end
$var wire 4 ' data_in [3:0] $end
$var reg 4 ( data_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
b0 '
0&
0%
b0 $
0#
0"
bx !
$end
#5
b0 (
b0 !
1#
1&
1"
1%
#10
0#
0&
0"
0%
#15
1"
1%
#20
0"
0%
b1001 $
b1001 '
#25
b1001 (
b1001 !
1"
1%
#30
0"
0%
b1010 $
b1010 '
#35
b1010 (
b1010 !
1"
1%
#40
0"
0%
b1011 $
b1011 '
#45
b1011 (
b1011 !
1"
1%
#50
0"
0%
b1110 $
b1110 '
#55
b1110 (
b1110 !
1"
1%
#60
0"
0%
b1111 $
b1111 '
#65
b1111 (
b1111 !
1"
1%
#70
0"
0%
b0 $
b0 '
#75
b0 (
b0 !
1"
1%
#80
0"
0%
#85
1"
1%
#90
0"
0%
#95
1"
1%
#100
0"
0%
#105
1"
1%
#110
0"
0%
#115
1"
1%
#120
0"
0%
#125
1"
1%
#130
0"
0%
#135
1"
1%
#140
0"
0%
#145
1"
1%
#150
0"
0%
#155
1"
1%
#160
0"
0%
#165
1"
1%
#170
0"
0%
#175
1"
1%
#180
0"
0%
#185
1"
1%
#190
0"
0%
#195
1"
1%
#200
0"
0%
#205
1"
1%
#210
0"
0%
#215
1"
1%
#220
0"
0%
