--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml cpu_top.twx cpu_top.ncd -o cpu_top.twr cpu_top.pcf -ucf
cpu_top.ucf

Design file:              cpu_top.ncd
Physical constraint file: cpu_top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock port_clk_50 to Pad
------------------+------------+------------------+--------+
                  | clk (edge) |                  | Clock  |
Destination       |   to PAD   |Internal Clock(s) | Phase  |
------------------+------------+------------------+--------+
port_led<2>       |   11.391(R)|port_clk_50_BUFGP |   0.000|
port_led<3>       |   10.210(R)|port_clk_50_BUFGP |   0.000|
port_led<4>       |   10.572(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<0> |    8.927(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<1> |    9.463(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<2> |    9.725(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<3> |    9.471(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<4> |    9.978(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<5> |    9.732(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<6> |    9.614(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<7> |    9.926(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<8> |    9.862(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<9> |   10.174(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<10>|    9.361(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<11>|    9.404(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<12>|    9.361(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<13>|    9.670(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<14>|   10.396(R)|port_clk_50_BUFGP |   0.000|
port_mem1_data<15>|   10.378(R)|port_clk_50_BUFGP |   0.000|
port_mem1_oe      |    9.696(R)|port_clk_50_BUFGP |   0.000|
port_mem1_we      |   10.152(R)|port_clk_50_BUFGP |   0.000|
------------------+------------+------------------+--------+

Clock to Setup on destination clock port_clk_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
port_clk_50    |    3.114|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat May 20 13:14:02 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 364 MB



