$date
	Sat Oct 22 22:59:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#666657
b1100 !
1"
#666658
b1100 &
b1100 %
1$
#666659
0"
#666662
b110 &
b110 %
#666666
b11 &
b11 %
#666670
b1010 &
b1010 %
#666674
b101 &
b101 %
#666678
b10000 &
b10000 %
#666682
b1000 &
b1000 %
#666686
b100 &
b100 %
#666690
b10 &
b10 %
#666694
b1 &
1#
b1 %
#666698
b0 &
b0 %
0#
0$
#1680781
1"
#1680782
b1100 &
b1100 %
1$
#1680783
0"
#1680786
b110 &
b110 %
#1680790
b11 &
b11 %
#1680794
b1010 &
b1010 %
#1680798
b101 &
b101 %
#1680802
b10000 &
b10000 %
#1680806
b1000 &
b1000 %
#1680810
b100 &
b100 %
#1680814
b10 &
b10 %
#1680818
b1 &
b1 %
1#
#1680822
b0 &
0#
b0 %
0$
#2714375
b1011 !
1"
#2714378
b1011 &
b1011 %
1$
#2714379
0"
#2714382
b100010 &
b100010 %
#2714386
b10001 &
b10001 %
#2714390
b110100 &
b110100 %
#2714394
b11010 &
b11010 %
#2714398
b1101 &
b1101 %
#2714402
b101000 &
b101000 %
#2714406
b10100 &
b10100 %
#2714410
b1010 &
b1010 %
#2714414
b101 &
b101 %
#2714418
b10000 &
b10000 %
#2714422
b1000 &
b1000 %
#2714426
b100 &
b100 %
#2714430
b10 &
b10 %
#2714434
b1 &
b1 %
1#
#2714438
b0 &
0#
b0 %
0$
#4500012
