# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab_3.srcs/sources_1/imports/new/addFull.vhd" \
"../../../../lab_3.srcs/sources_1/imports/new/addSubtract.vhd" \
"../../../../lab_3.srcs/sources_1/imports/new/addSubtractFull.vhd" \
"../../../../lab_3.srcs/sources_1/new/control.vhd" \
"../../../../lab_3.srcs/sources_1/imports/lab3/flipflop.vhd" \
"../../../../lab_3.srcs/sources_1/new/myRegister.vhd" \
"../../../../lab_3.srcs/sources_1/new/shift_register_left.vhd" \
"../../../../lab_3.srcs/sources_1/new/shift_register_right.vhd" \
"../../../../lab_3.srcs/sources_1/new/Multiplication.vhd" \

# Do not sort compile order
nosort
