<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="system/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="system/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="system/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="system/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_0_avalon_jtag_slave_translator" />
 <file
   path="system/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="riscv_core_0_avalon_master_translator" />
 <file
   path="system/simulation/submodules/system_jtag_uart_0.v"
   type="VERILOG"
   library="jtag_uart_0" />
 <file
   path="system/simulation/submodules/fpu_add_sub.qip"
   type="OTHER"
   library="riscv_core_0" />
 <file
   path="system/simulation/submodules/fpu_compare.qip"
   type="OTHER"
   library="riscv_core_0" />
 <file
   path="system/simulation/submodules/fpu_convert.qip"
   type="OTHER"
   library="riscv_core_0" />
 <file
   path="system/simulation/submodules/fpu_convert_float_integer.qip"
   type="OTHER"
   library="riscv_core_0" />
 <file
   path="system/simulation/submodules/fpu_div.hex"
   type="HEX"
   library="riscv_core_0" />
 <file
   path="system/simulation/submodules/fpu_div.qip"
   type="OTHER"
   library="riscv_core_0" />
 <file
   path="system/simulation/submodules/fpu_mult.qip"
   type="OTHER"
   library="riscv_core_0" />
 <file
   path="system/simulation/submodules/fpu_sqrt.qip"
   type="OTHER"
   library="riscv_core_0" />
 <file
   path="system/simulation/submodules/dmem.hex"
   type="HEX"
   library="riscv_core_0" />
 <file
   path="system/simulation/submodules/imem.hex"
   type="HEX"
   library="riscv_core_0" />
 <file
   path="system/simulation/submodules/riscv.v"
   type="VERILOG"
   library="riscv_core_0" />
 <file
   path="system/simulation/submodules/alu.v"
   type="VERILOG"
   library="riscv_core_0" />
 <file
   path="system/simulation/submodules/aluSource.v"
   type="VERILOG"
   library="riscv_core_0" />
 <file
   path="system/simulation/submodules/controlUnit.v"
   type="VERILOG"
   library="riscv_core_0" />
 <file
   path="system/simulation/submodules/DRAM.v"
   type="VERILOG"
   library="riscv_core_0" />
 <file
   path="system/simulation/submodules/forwadingUnit.v"
   type="VERILOG"
   library="riscv_core_0" />
 <file
   path="system/simulation/submodules/FPU.v"
   type="VERILOG"
   library="riscv_core_0" />
 <file
   path="system/simulation/submodules/Fpu_Controller.v"
   type="VERILOG"
   library="riscv_core_0" />
 <file
   path="system/simulation/submodules/hdu.v"
   type="VERILOG"
   library="riscv_core_0" />
 <file
   path="system/simulation/submodules/immGen.v"
   type="VERILOG"
   library="riscv_core_0" />
 <file
   path="system/simulation/submodules/IRAM.v"
   type="VERILOG"
   library="riscv_core_0" />
 <file
   path="system/simulation/submodules/mux.v"
   type="VERILOG"
   library="riscv_core_0" />
 <file
   path="system/simulation/submodules/regFile.v"
   type="VERILOG"
   library="riscv_core_0" />
 <file
   path="system/simulation/submodules/fpu_add_sub.v"
   type="VERILOG"
   library="riscv_core_0" />
 <file
   path="system/simulation/submodules/fpu_compare.v"
   type="VERILOG"
   library="riscv_core_0" />
 <file
   path="system/simulation/submodules/fpu_convert.v"
   type="VERILOG"
   library="riscv_core_0" />
 <file
   path="system/simulation/submodules/fpu_convert_float_integer.v"
   type="VERILOG"
   library="riscv_core_0" />
 <file
   path="system/simulation/submodules/fpu_div.v"
   type="VERILOG"
   library="riscv_core_0" />
 <file
   path="system/simulation/submodules/fpu_mult.v"
   type="VERILOG"
   library="riscv_core_0" />
 <file
   path="system/simulation/submodules/fpu_sqrt.v"
   type="VERILOG"
   library="riscv_core_0" />
 <file path="system/simulation/system.v" type="VERILOG" />
 <topLevel name="system" />
 <deviceFamily name="cycloneii" />
</simPackage>
