----------------------------------------------------------------------------------
-- Company: University
-- Engineer: student
-- Create Date: 16.11.2016 
-- Module Name: clk_div - behavioral
-- Project Name: Bipolar stepper controll
-- Target Devices: 
-- HDL: VHDL
-- Tool Versions: Quartus 15.0
-- Description: Clock devider to frequencies 1Hz,2Hz,5Hz,10Hz,50Hz.
--------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;

entity clk_div is
port(iclk_50			:in std_logic;
		ipresc		:in std_logic_vector(2 downto 0);
		oclk		:out std_logic);
		
end entity clk_div;

architecture behav of clk_div is

signal s_count		:std_logic;

begin

oclk <= s_count;

cnt_process:process(iclk_50)
variable count: integer := 1;
begin
	
	if(rising_edge(iclk_50)) then
		--1 Hz frequency
		if(ipresc = "000") then
				if(count = 25000000) then
					s_count <= not s_count;
				else
					count := 1;
				end if;
		--2 Hz frequency
		elsif(ipresc = "001") then
			if(count = 12500000) then
					s_count <= not s_count;
				else
					count := 1;
				end if;
		--5Hz frequency
		elsif(ipresc = "010") then
			if(count = 5000000) then
					s_count <= not s_count;
				else
					count := 1;
				end if;

		--10Hz frequency
		elsif(ipresc = "011") then
			if(count = 2500000) then
					s_count <= not s_count;
				else
					count := 1;
				end if;
		--50Hz frequency
		elsif(ipresc = "100") then
			if(count = 500000) then
					s_count <= not s_count;
				else
					count := 1;
				end if;
		end if;
	end if;
end process cnt_process;

end architecture behav;
