Reading OpenROAD database at '/Users/anorris/Documents/Github/tt/runs/wokwi/40-openroad-repairantennas/1-diodeinsertion/tt_um_audio_player.odb'…
Reading library file at '/Users/anorris/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/qsxr83k568wxryhcsdjmplzdfkqpp30g-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 500
[INFO] Setting input delay to: 500
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   tt_um_audio_player
Die area:                 ( 0 0 ) ( 161000 111520 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     1303
Number of terminals:      45
Number of snets:          2
Number of nets:           1003

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 297.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 29375.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 3318.
[INFO DRT-0033] via shape region query size = 800.
[INFO DRT-0033] met2 shape region query size = 480.
[INFO DRT-0033] via2 shape region query size = 640.
[INFO DRT-0033] met3 shape region query size = 480.
[INFO DRT-0033] via3 shape region query size = 640.
[INFO DRT-0033] met4 shape region query size = 219.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1197 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 291 unique inst patterns.
[INFO DRT-0084]   Complete 557 groups.
#scanned instances     = 1303
#unique  instances     = 297
#stdCellGenAp          = 9012
#stdCellValidPlanarAp  = 40
#stdCellValidViaAp     = 7136
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 3782
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:02, memory = 120.46 (MB), peak = 120.46 (MB)

Number of guides:     10489

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 23 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 16 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 3203.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 2711.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1694.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 488.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 172.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 5069 vertical wires in 1 frboxes and 3199 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 972 vertical wires in 1 frboxes and 1375 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 133.71 (MB), peak = 133.71 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 133.71 (MB), peak = 133.71 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 182.55 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:02, memory = 176.60 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:04, memory = 155.90 (MB).
    Completing 40% with 354 violations.
    elapsed time = 00:00:11, memory = 244.01 (MB).
    Completing 50% with 354 violations.
    elapsed time = 00:00:18, memory = 209.83 (MB).
    Completing 60% with 836 violations.
    elapsed time = 00:00:19, memory = 226.97 (MB).
    Completing 70% with 836 violations.
    elapsed time = 00:00:19, memory = 226.97 (MB).
    Completing 80% with 836 violations.
    elapsed time = 00:00:26, memory = 234.97 (MB).
    Completing 90% with 1200 violations.
    elapsed time = 00:00:27, memory = 270.59 (MB).
    Completing 100% with 1686 violations.
    elapsed time = 00:00:41, memory = 234.97 (MB).
[INFO DRT-0199]   Number of violations = 2096.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0      2      0      0      0      0      0
Metal Spacing        1      0    133      0     83     28      2
Recheck              1      0    198      0    135     61     15
Short                0      0   1095      1    295     46      0
[INFO DRT-0267] cpu time = 00:01:00, elapsed time = 00:00:41, memory = 569.15 (MB), peak = 569.15 (MB)
Total wire length = 49440 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 18364 um.
Total wire length on LAYER met2 = 16804 um.
Total wire length on LAYER met3 = 10518 um.
Total wire length on LAYER met4 = 3753 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9801.
Up-via summary (total 9801):

-----------------------
 FR_MASTERSLICE       0
            li1    3764
           met1    4729
           met2     955
           met3     353
           met4       0
-----------------------
                   9801


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 2096 violations.
    elapsed time = 00:00:00, memory = 598.39 (MB).
    Completing 20% with 2096 violations.
    elapsed time = 00:00:00, memory = 613.27 (MB).
    Completing 30% with 2096 violations.
    elapsed time = 00:00:01, memory = 613.27 (MB).
    Completing 40% with 1994 violations.
    elapsed time = 00:00:05, memory = 656.58 (MB).
    Completing 50% with 1994 violations.
    elapsed time = 00:00:18, memory = 623.27 (MB).
    Completing 60% with 1786 violations.
    elapsed time = 00:00:19, memory = 632.87 (MB).
    Completing 70% with 1786 violations.
    elapsed time = 00:00:19, memory = 632.87 (MB).
    Completing 80% with 1786 violations.
    elapsed time = 00:00:19, memory = 632.87 (MB).
    Completing 90% with 1718 violations.
    elapsed time = 00:00:24, memory = 664.37 (MB).
    Completing 100% with 1333 violations.
    elapsed time = 00:00:33, memory = 664.37 (MB).
[INFO DRT-0199]   Number of violations = 1333.
Viol/Layer        met1   met2   met3   met4
Metal Spacing      135     68     20      2
Short              949    156      3      0
[INFO DRT-0267] cpu time = 00:00:51, elapsed time = 00:00:33, memory = 667.37 (MB), peak = 667.37 (MB)
Total wire length = 48765 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 18055 um.
Total wire length on LAYER met2 = 16550 um.
Total wire length on LAYER met3 = 10442 um.
Total wire length on LAYER met4 = 3717 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9736.
Up-via summary (total 9736):

-----------------------
 FR_MASTERSLICE       0
            li1    3760
           met1    4679
           met2     969
           met3     328
           met4       0
-----------------------
                   9736


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1333 violations.
    elapsed time = 00:00:00, memory = 667.37 (MB).
    Completing 20% with 1333 violations.
    elapsed time = 00:00:00, memory = 698.46 (MB).
    Completing 30% with 1333 violations.
    elapsed time = 00:00:07, memory = 689.37 (MB).
    Completing 40% with 1227 violations.
    elapsed time = 00:00:07, memory = 689.37 (MB).
    Completing 50% with 1227 violations.
    elapsed time = 00:00:19, memory = 689.37 (MB).
    Completing 60% with 1175 violations.
    elapsed time = 00:00:19, memory = 689.37 (MB).
    Completing 70% with 1175 violations.
    elapsed time = 00:00:25, memory = 723.99 (MB).
    Completing 80% with 1175 violations.
    elapsed time = 00:00:28, memory = 713.99 (MB).
    Completing 90% with 1103 violations.
    elapsed time = 00:00:35, memory = 713.99 (MB).
    Completing 100% with 1126 violations.
    elapsed time = 00:00:38, memory = 713.99 (MB).
[INFO DRT-0199]   Number of violations = 1126.
Viol/Layer        met1   met2   met3
Metal Spacing       77     51     21
Min Hole             3      0      0
Short              847    122      5
[INFO DRT-0267] cpu time = 00:00:58, elapsed time = 00:00:38, memory = 713.99 (MB), peak = 723.99 (MB)
Total wire length = 48335 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 18137 um.
Total wire length on LAYER met2 = 16333 um.
Total wire length on LAYER met3 = 10202 um.
Total wire length on LAYER met4 = 3662 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9574.
Up-via summary (total 9574):

-----------------------
 FR_MASTERSLICE       0
            li1    3760
           met1    4591
           met2     905
           met3     318
           met4       0
-----------------------
                   9574


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1126 violations.
    elapsed time = 00:00:00, memory = 752.33 (MB).
    Completing 20% with 1126 violations.
    elapsed time = 00:00:02, memory = 759.14 (MB).
    Completing 30% with 1126 violations.
    elapsed time = 00:00:07, memory = 768.57 (MB).
    Completing 40% with 1062 violations.
    elapsed time = 00:00:18, memory = 811.64 (MB).
    Completing 50% with 1062 violations.
    elapsed time = 00:00:26, memory = 774.82 (MB).
    Completing 60% with 886 violations.
    elapsed time = 00:00:26, memory = 776.95 (MB).
    Completing 70% with 886 violations.
    elapsed time = 00:00:26, memory = 790.36 (MB).
    Completing 80% with 886 violations.
    elapsed time = 00:00:33, memory = 780.36 (MB).
    Completing 90% with 821 violations.
    elapsed time = 00:00:35, memory = 780.36 (MB).
    Completing 100% with 649 violations.
    elapsed time = 00:00:50, memory = 780.36 (MB).
[INFO DRT-0199]   Number of violations = 649.
Viol/Layer        met1   met2   met3   met4
Metal Spacing       73     41     18      1
Min Hole             0      1      0      0
Short              427     73     15      0
[INFO DRT-0267] cpu time = 00:01:13, elapsed time = 00:00:50, memory = 780.36 (MB), peak = 825.64 (MB)
Total wire length = 48368 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 17277 um.
Total wire length on LAYER met2 = 16121 um.
Total wire length on LAYER met3 = 10947 um.
Total wire length on LAYER met4 = 4023 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9908.
Up-via summary (total 9908):

-----------------------
 FR_MASTERSLICE       0
            li1    3760
           met1    4672
           met2    1113
           met3     363
           met4       0
-----------------------
                   9908


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 649 violations.
    elapsed time = 00:00:00, memory = 780.36 (MB).
    Completing 20% with 649 violations.
    elapsed time = 00:00:00, memory = 780.36 (MB).
    Completing 30% with 649 violations.
    elapsed time = 00:00:00, memory = 780.36 (MB).
    Completing 40% with 600 violations.
    elapsed time = 00:00:02, memory = 850.75 (MB).
    Completing 50% with 600 violations.
    elapsed time = 00:00:08, memory = 825.93 (MB).
    Completing 60% with 449 violations.
    elapsed time = 00:00:08, memory = 825.93 (MB).
    Completing 70% with 449 violations.
    elapsed time = 00:00:09, memory = 825.93 (MB).
    Completing 80% with 449 violations.
    elapsed time = 00:00:10, memory = 825.93 (MB).
    Completing 90% with 400 violations.
    elapsed time = 00:00:11, memory = 865.43 (MB).
    Completing 100% with 243 violations.
    elapsed time = 00:00:26, memory = 826.00 (MB).
[INFO DRT-0199]   Number of violations = 243.
Viol/Layer        mcon   met1   met2
Cut Spacing          1      0      0
Metal Spacing        0     37     22
Short                0    137     46
[INFO DRT-0267] cpu time = 00:00:36, elapsed time = 00:00:26, memory = 826.00 (MB), peak = 865.43 (MB)
Total wire length = 48335 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 16852 um.
Total wire length on LAYER met2 = 15965 um.
Total wire length on LAYER met3 = 11233 um.
Total wire length on LAYER met4 = 4283 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10027.
Up-via summary (total 10027):

------------------------
 FR_MASTERSLICE        0
            li1     3760
           met1     4715
           met2     1163
           met3      389
           met4        0
------------------------
                   10027


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 243 violations.
    elapsed time = 00:00:00, memory = 826.00 (MB).
    Completing 20% with 243 violations.
    elapsed time = 00:00:00, memory = 826.00 (MB).
    Completing 30% with 243 violations.
    elapsed time = 00:00:00, memory = 826.00 (MB).
    Completing 40% with 239 violations.
    elapsed time = 00:00:00, memory = 826.00 (MB).
    Completing 50% with 239 violations.
    elapsed time = 00:00:07, memory = 830.06 (MB).
    Completing 60% with 189 violations.
    elapsed time = 00:00:07, memory = 830.06 (MB).
    Completing 70% with 189 violations.
    elapsed time = 00:00:07, memory = 830.06 (MB).
    Completing 80% with 189 violations.
    elapsed time = 00:00:08, memory = 830.06 (MB).
    Completing 90% with 169 violations.
    elapsed time = 00:00:08, memory = 832.56 (MB).
    Completing 100% with 160 violations.
    elapsed time = 00:00:25, memory = 832.56 (MB).
[INFO DRT-0199]   Number of violations = 160.
Viol/Layer        met1   met2   met3
Metal Spacing       29      8      6
Short               92     25      0
[INFO DRT-0267] cpu time = 00:00:31, elapsed time = 00:00:25, memory = 832.56 (MB), peak = 868.68 (MB)
Total wire length = 48409 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 16748 um.
Total wire length on LAYER met2 = 15966 um.
Total wire length on LAYER met3 = 11373 um.
Total wire length on LAYER met4 = 4321 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10093.
Up-via summary (total 10093):

------------------------
 FR_MASTERSLICE        0
            li1     3760
           met1     4747
           met2     1189
           met3      397
           met4        0
------------------------
                   10093


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 160 violations.
    elapsed time = 00:00:00, memory = 832.56 (MB).
    Completing 20% with 160 violations.
    elapsed time = 00:00:00, memory = 832.56 (MB).
    Completing 30% with 160 violations.
    elapsed time = 00:00:00, memory = 832.56 (MB).
    Completing 40% with 160 violations.
    elapsed time = 00:00:00, memory = 832.56 (MB).
    Completing 50% with 160 violations.
    elapsed time = 00:00:11, memory = 834.98 (MB).
    Completing 60% with 160 violations.
    elapsed time = 00:00:11, memory = 834.98 (MB).
    Completing 70% with 160 violations.
    elapsed time = 00:00:11, memory = 834.98 (MB).
    Completing 80% with 160 violations.
    elapsed time = 00:00:11, memory = 834.98 (MB).
    Completing 90% with 138 violations.
    elapsed time = 00:00:11, memory = 834.98 (MB).
    Completing 100% with 47 violations.
    elapsed time = 00:00:19, memory = 835.02 (MB).
[INFO DRT-0199]   Number of violations = 47.
Viol/Layer        met1   met2
Metal Spacing        7      2
Short               24     14
[INFO DRT-0267] cpu time = 00:00:23, elapsed time = 00:00:19, memory = 835.02 (MB), peak = 874.98 (MB)
Total wire length = 48403 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 16729 um.
Total wire length on LAYER met2 = 15966 um.
Total wire length on LAYER met3 = 11368 um.
Total wire length on LAYER met4 = 4338 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10085.
Up-via summary (total 10085):

------------------------
 FR_MASTERSLICE        0
            li1     3760
           met1     4743
           met2     1182
           met3      400
           met4        0
------------------------
                   10085


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 47 violations.
    elapsed time = 00:00:00, memory = 835.02 (MB).
    Completing 20% with 47 violations.
    elapsed time = 00:00:00, memory = 835.02 (MB).
    Completing 30% with 47 violations.
    elapsed time = 00:00:00, memory = 835.02 (MB).
    Completing 40% with 47 violations.
    elapsed time = 00:00:00, memory = 835.02 (MB).
    Completing 50% with 47 violations.
    elapsed time = 00:00:10, memory = 839.36 (MB).
    Completing 60% with 36 violations.
    elapsed time = 00:00:10, memory = 839.36 (MB).
    Completing 70% with 36 violations.
    elapsed time = 00:00:10, memory = 839.36 (MB).
    Completing 80% with 36 violations.
    elapsed time = 00:00:16, memory = 839.36 (MB).
    Completing 90% with 36 violations.
    elapsed time = 00:00:16, memory = 839.36 (MB).
    Completing 100% with 32 violations.
    elapsed time = 00:00:16, memory = 839.36 (MB).
[INFO DRT-0199]   Number of violations = 32.
Viol/Layer        met1   met2
Metal Spacing        8      7
Short               14      3
[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:16, memory = 839.36 (MB), peak = 877.36 (MB)
Total wire length = 48398 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 16776 um.
Total wire length on LAYER met2 = 15971 um.
Total wire length on LAYER met3 = 11301 um.
Total wire length on LAYER met4 = 4349 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10068.
Up-via summary (total 10068):

------------------------
 FR_MASTERSLICE        0
            li1     3760
           met1     4736
           met2     1177
           met3      395
           met4        0
------------------------
                   10068


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 32 violations.
    elapsed time = 00:00:00, memory = 839.36 (MB).
    Completing 20% with 32 violations.
    elapsed time = 00:00:00, memory = 839.36 (MB).
    Completing 30% with 32 violations.
    elapsed time = 00:00:00, memory = 839.36 (MB).
    Completing 40% with 32 violations.
    elapsed time = 00:00:00, memory = 839.36 (MB).
    Completing 50% with 32 violations.
    elapsed time = 00:00:15, memory = 839.43 (MB).
    Completing 60% with 32 violations.
    elapsed time = 00:00:15, memory = 839.43 (MB).
    Completing 70% with 32 violations.
    elapsed time = 00:00:15, memory = 839.43 (MB).
    Completing 80% with 32 violations.
    elapsed time = 00:00:24, memory = 849.08 (MB).
    Completing 90% with 32 violations.
    elapsed time = 00:00:24, memory = 849.08 (MB).
    Completing 100% with 32 violations.
    elapsed time = 00:00:24, memory = 849.08 (MB).
[INFO DRT-0199]   Number of violations = 32.
Viol/Layer        met1   met2
Metal Spacing        8      7
Short               14      3
[INFO DRT-0267] cpu time = 00:00:28, elapsed time = 00:00:24, memory = 849.08 (MB), peak = 877.36 (MB)
Total wire length = 48398 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 16776 um.
Total wire length on LAYER met2 = 15971 um.
Total wire length on LAYER met3 = 11301 um.
Total wire length on LAYER met4 = 4349 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10068.
Up-via summary (total 10068):

------------------------
 FR_MASTERSLICE        0
            li1     3760
           met1     4736
           met2     1177
           met3      395
           met4        0
------------------------
                   10068


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 32 violations.
    elapsed time = 00:00:00, memory = 849.08 (MB).
    Completing 20% with 32 violations.
    elapsed time = 00:00:00, memory = 849.08 (MB).
    Completing 30% with 28 violations.
    elapsed time = 00:00:04, memory = 898.11 (MB).
    Completing 40% with 28 violations.
    elapsed time = 00:00:04, memory = 898.11 (MB).
    Completing 50% with 28 violations.
    elapsed time = 00:00:04, memory = 898.11 (MB).
    Completing 60% with 28 violations.
    elapsed time = 00:00:07, memory = 898.11 (MB).
    Completing 70% with 28 violations.
    elapsed time = 00:00:07, memory = 898.11 (MB).
    Completing 80% with 28 violations.
    elapsed time = 00:00:07, memory = 898.11 (MB).
    Completing 90% with 28 violations.
    elapsed time = 00:00:07, memory = 898.11 (MB).
    Completing 100% with 28 violations.
    elapsed time = 00:00:07, memory = 898.11 (MB).
[INFO DRT-0199]   Number of violations = 28.
Viol/Layer        met1   met2
Metal Spacing        6      7
Short               13      2
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:07, memory = 898.11 (MB), peak = 936.03 (MB)
Total wire length = 48373 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 16758 um.
Total wire length on LAYER met2 = 15947 um.
Total wire length on LAYER met3 = 11276 um.
Total wire length on LAYER met4 = 4390 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10071.
Up-via summary (total 10071):

------------------------
 FR_MASTERSLICE        0
            li1     3760
           met1     4732
           met2     1180
           met3      399
           met4        0
------------------------
                   10071


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 28 violations.
    elapsed time = 00:00:00, memory = 898.11 (MB).
    Completing 20% with 28 violations.
    elapsed time = 00:00:00, memory = 898.11 (MB).
    Completing 30% with 28 violations.
    elapsed time = 00:00:00, memory = 904.03 (MB).
    Completing 40% with 27 violations.
    elapsed time = 00:00:00, memory = 904.03 (MB).
    Completing 50% with 27 violations.
    elapsed time = 00:00:03, memory = 904.03 (MB).
    Completing 60% with 27 violations.
    elapsed time = 00:00:03, memory = 904.03 (MB).
    Completing 70% with 27 violations.
    elapsed time = 00:00:03, memory = 904.03 (MB).
    Completing 80% with 27 violations.
    elapsed time = 00:00:03, memory = 907.91 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:03, memory = 907.91 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:03, memory = 907.91 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1   met2
Metal Spacing        3      6
Short               13      2
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:03, memory = 907.91 (MB), peak = 941.28 (MB)
Total wire length = 48372 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 16759 um.
Total wire length on LAYER met2 = 15946 um.
Total wire length on LAYER met3 = 11276 um.
Total wire length on LAYER met4 = 4390 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10071.
Up-via summary (total 10071):

------------------------
 FR_MASTERSLICE        0
            li1     3760
           met1     4732
           met2     1180
           met3      399
           met4        0
------------------------
                   10071


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 907.91 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 907.91 (MB).
    Completing 30% with 24 violations.
    elapsed time = 00:00:00, memory = 907.91 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:00, memory = 907.91 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:04, memory = 955.20 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:04, memory = 955.20 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:04, memory = 955.20 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:04, memory = 955.20 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:04, memory = 955.20 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:04, memory = 955.20 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1   met2
Metal Spacing        3      6
Short               13      2
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:04, memory = 913.20 (MB), peak = 955.20 (MB)
Total wire length = 48372 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 16759 um.
Total wire length on LAYER met2 = 15946 um.
Total wire length on LAYER met3 = 11276 um.
Total wire length on LAYER met4 = 4390 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10071.
Up-via summary (total 10071):

------------------------
 FR_MASTERSLICE        0
            li1     3760
           met1     4732
           met2     1180
           met3      399
           met4        0
------------------------
                   10071


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 913.20 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 913.20 (MB).
    Completing 30% with 24 violations.
    elapsed time = 00:00:00, memory = 913.20 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:00, memory = 913.20 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:01, memory = 913.31 (MB).
    Completing 60% with 15 violations.
    elapsed time = 00:00:02, memory = 913.31 (MB).
    Completing 70% with 15 violations.
    elapsed time = 00:00:02, memory = 913.31 (MB).
    Completing 80% with 15 violations.
    elapsed time = 00:00:02, memory = 913.31 (MB).
    Completing 90% with 15 violations.
    elapsed time = 00:00:02, memory = 913.31 (MB).
    Completing 100% with 15 violations.
    elapsed time = 00:00:02, memory = 913.31 (MB).
[INFO DRT-0199]   Number of violations = 15.
Viol/Layer        met1
Metal Spacing        1
Short               14
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 913.31 (MB), peak = 955.20 (MB)
Total wire length = 48402 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 16750 um.
Total wire length on LAYER met2 = 15924 um.
Total wire length on LAYER met3 = 11280 um.
Total wire length on LAYER met4 = 4446 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10087.
Up-via summary (total 10087):

------------------------
 FR_MASTERSLICE        0
            li1     3760
           met1     4744
           met2     1178
           met3      405
           met4        0
------------------------
                   10087


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 15 violations.
    elapsed time = 00:00:00, memory = 913.31 (MB).
    Completing 20% with 15 violations.
    elapsed time = 00:00:00, memory = 913.31 (MB).
    Completing 30% with 15 violations.
    elapsed time = 00:00:00, memory = 913.31 (MB).
    Completing 40% with 15 violations.
    elapsed time = 00:00:00, memory = 913.31 (MB).
    Completing 50% with 15 violations.
    elapsed time = 00:00:00, memory = 913.32 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 913.32 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 913.32 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 913.32 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 913.32 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 913.32 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 913.32 (MB), peak = 955.20 (MB)
Total wire length = 48397 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 16748 um.
Total wire length on LAYER met2 = 15921 um.
Total wire length on LAYER met3 = 11281 um.
Total wire length on LAYER met4 = 4446 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10087.
Up-via summary (total 10087):

------------------------
 FR_MASTERSLICE        0
            li1     3760
           met1     4744
           met2     1178
           met3      405
           met4        0
------------------------
                   10087


[INFO DRT-0198] Complete detail routing.
Total wire length = 48397 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 16748 um.
Total wire length on LAYER met2 = 15921 um.
Total wire length on LAYER met3 = 11281 um.
Total wire length on LAYER met4 = 4446 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10087.
Up-via summary (total 10087):

------------------------
 FR_MASTERSLICE        0
            li1     3760
           met1     4744
           met2     1178
           met3      405
           met4        0
------------------------
                   10087


[INFO DRT-0267] cpu time = 00:06:56, elapsed time = 00:04:56, memory = 913.32 (MB), peak = 955.20 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/Users/anorris/Documents/Github/tt/runs/wokwi/42-openroad-detailedrouting/tt_um_audio_player.odb'…
Writing netlist to '/Users/anorris/Documents/Github/tt/runs/wokwi/42-openroad-detailedrouting/tt_um_audio_player.nl.v'…
Writing powered netlist to '/Users/anorris/Documents/Github/tt/runs/wokwi/42-openroad-detailedrouting/tt_um_audio_player.pnl.v'…
Writing layout to '/Users/anorris/Documents/Github/tt/runs/wokwi/42-openroad-detailedrouting/tt_um_audio_player.def'…
Writing timing constraints to '/Users/anorris/Documents/Github/tt/runs/wokwi/42-openroad-detailedrouting/tt_um_audio_player.sdc'…
