<dec f='llvm/llvm/include/llvm/MC/MCAsmInfo.h' l='143' type='const char *'/>
<use f='llvm/llvm/include/llvm/MC/MCAsmInfo.h' l='511' u='r' c='_ZNK4llvm9MCAsmInfo15getInlineAsmEndEv'/>
<offset>1088</offset>
<use f='llvm/llvm/lib/MC/MCAsmInfo.cpp' l='39' u='w' c='_ZN4llvm9MCAsmInfoC1Ev'/>
<use f='llvm/llvm/lib/MC/MCAsmInfoDarwin.cpp' l='70' u='w' c='_ZN4llvm15MCAsmInfoDarwinC1Ev'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUMCAsmInfo.cpp' l='31' u='w' c='_ZN4llvm15AMDGPUMCAsmInfoC1ERKNS_6TripleE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCAsmInfo.cpp' l='29' u='w' c='_ZN4llvm16HexagonMCAsmInfoC1ERKNS_6TripleE'/>
<use f='llvm/llvm/lib/Target/NVPTX/MCTargetDesc/NVPTXMCAsmInfo.cpp' l='30' u='w' c='_ZN4llvm14NVPTXMCAsmInfoC1ERKNS_6TripleE'/>
