{:input (genetic.crossover/dumb-crossover 159631278 (genetic.mutation/change-constant-value 37146181 (genetic.mutation/change-constant-value 472290878 (genetic.mutation/change-constant-value 268082848 (genetic.representation/genetic-representation "examples/58421.E7775C3B.blif")))) (genetic.mutation/change-constant-value 1673778805 (genetic.mutation/change-constant-value 1880459976 (genetic.mutation/change-constant-value 1692461434 (genetic.mutation/change-constant-value 1432476812 (genetic.representation/genetic-representation "examples/58179.C2FA80B0.blif")))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_30, wire1_36, wire2_41, wire3_47, wire4_52, \\wire27_39_31_25_57_5_45_53_:missing_42_37_49 , wire6_26, wire7_52, \\wire:missing_edge , wire11_51, wire12_55, wire13_52, \\wire59_:missing , \\wire60_:missing , \\wire61_:missing , \\wire64_:missing , \\wire65_:missing , wire66_52, wire67_83, wire68_52);\n  wire \\:missing_edge ;\n  input wire0_30;\n  wire wire0_30;\n  wire \\wire101_92_15_108_90_82_:missing_79_87_96_105_84 ;\n  wire wire102_103;\n  wire wire106_107;\n  wire wire109_110;\n  output wire11_51;\n  wire wire11_51;\n  output wire12_55;\n  wire wire12_55;\n  output wire13_52;\n  wire wire13_52;\n  wire wire15_104;\n  wire wire15_106;\n  wire wire15_109;\n  wire wire15_34;\n  wire wire15_35;\n  wire wire15_40;\n  wire wire15_44;\n  wire wire15_50;\n  wire wire15_52;\n  wire wire15_54;\n  wire wire15_56;\n  wire wire15_80;\n  wire wire15_83;\n  wire wire15_85;\n  wire wire15_86;\n  wire wire15_88;\n  wire wire15_89;\n  wire wire15_91;\n  wire wire15_98;\n  wire wire15_99;\n  wire \\wire15_:missing ;\n  wire wire16_27;\n  wire wire16_52;\n  wire \\wire16_:missing ;\n  wire wire17_43;\n  wire wire17_44;\n  wire wire17_45;\n  wire wire18_52;\n  wire wire18_58;\n  wire \\wire18_:missing ;\n  wire wire19_28;\n  wire wire19_30;\n  wire wire19_52;\n  input wire1_36;\n  wire wire1_36;\n  wire wire20_52;\n  wire \\wire20_:missing ;\n  wire wire21_32;\n  wire wire21_34;\n  wire wire21_52;\n  wire wire22_36;\n  wire \\wire22_:missing ;\n  wire wire23_52;\n  wire \\wire23_:missing ;\n  wire wire24_41;\n  wire wire24_42;\n  input \\wire27_39_31_25_57_5_45_53_:missing_42_37_49 ;\n  wire \\wire27_39_31_25_57_5_45_53_:missing_42_37_49 ;\n  wire wire28_29;\n  input wire2_41;\n  wire wire2_41;\n  wire wire32_33;\n  input wire3_47;\n  wire wire3_47;\n  wire \\wire43_:missing ;\n  input wire4_52;\n  wire wire4_52;\n  wire wire50_51;\n  wire wire54_55;\n  input \\wire59_:missing ;\n  wire \\wire59_:missing ;\n  input \\wire60_:missing ;\n  wire \\wire60_:missing ;\n  input \\wire61_:missing ;\n  wire \\wire61_:missing ;\n  input \\wire64_:missing ;\n  wire \\wire64_:missing ;\n  input \\wire65_:missing ;\n  wire \\wire65_:missing ;\n  output wire66_52;\n  wire wire66_52;\n  output wire67_83;\n  wire wire67_83;\n  output wire68_52;\n  wire wire68_52;\n  output wire6_26;\n  wire wire6_26;\n  wire wire72_52;\n  wire wire72_77;\n  wire wire72_79;\n  wire wire73_52;\n  wire \\wire73_:missing ;\n  wire wire74_102;\n  wire wire74_105;\n  wire wire75_95;\n  wire wire75_96;\n  wire wire76_52;\n  wire wire76_97;\n  wire wire76_98;\n  output wire7_52;\n  wire wire7_52;\n  wire \\wire86_:missing ;\n  wire \\wire91_:missing ;\n  wire wire93_94;\n  wire \\wire97_:missing ;\n  wire wire99_100;\n  wire \\wire:missing_101 ;\n  wire \\wire:missing_103 ;\n  wire \\wire:missing_108 ;\n  wire \\wire:missing_110 ;\n  wire \\wire:missing_29 ;\n  wire \\wire:missing_31 ;\n  wire \\wire:missing_35 ;\n  wire \\wire:missing_38 ;\n  wire \\wire:missing_47 ;\n  wire \\wire:missing_48 ;\n  wire \\wire:missing_49 ;\n  wire \\wire:missing_52 ;\n  wire \\wire:missing_53 ;\n  wire \\wire:missing_56 ;\n  wire \\wire:missing_57 ;\n  wire \\wire:missing_78 ;\n  wire \\wire:missing_80 ;\n  wire \\wire:missing_85 ;\n  wire \\wire:missing_87 ;\n  wire \\wire:missing_89 ;\n  wire \\wire:missing_90 ;\n  wire \\wire:missing_92 ;\n  wire \\wire:missing_94 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire15_:missing  = 4'h8 >> { \\wire:missing_edge , wire15_52 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire24_42, wire24_41 };\n  assign \\wire16_:missing  = 4'h8 >> { wire16_27, wire16_52 };\n  assign wire17_43 = 4'h8 >> { wire17_45, wire17_44 };\n  assign \\wire18_:missing  = 4'h8 >> { wire18_52, wire18_58 };\n  assign wire72_77 = 4'h8 >> { wire72_79, wire72_52 };\n  assign \\wire73_:missing  = 4'h8 >> { \\wire:missing_edge , wire73_52 };\n  assign wire74_102 = 4'h8 >> { wire74_105, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire75_96, wire75_95 };\n  assign wire76_97 = 4'h8 >> { wire76_52, wire76_98 };\n  assign wire19_28 = 4'h8 >> { wire19_52, wire19_30 };\n  assign \\wire20_:missing  = 4'h8 >> { \\wire:missing_edge , wire20_52 };\n  assign wire21_32 = 4'h8 >> { wire21_52, wire21_34 };\n  assign \\wire22_:missing  = 4'h8 >> { \\wire:missing_edge , wire22_36 };\n  assign \\wire23_:missing  = 4'h8 >> { \\wire:missing_edge , wire23_52 };\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_110  = wire109_110;\n  assign wire109_110 = wire15_109;\n  assign \\wire:missing_108  = \\wire101_92_15_108_90_82_:missing_79_87_96_105_84 ;\n  assign \\wire:missing_edge  = wire106_107;\n  assign wire106_107 = wire15_106;\n  assign wire74_105 = \\wire101_92_15_108_90_82_:missing_79_87_96_105_84 ;\n  assign \\wire:missing_edge  = wire15_104;\n  assign \\wire:missing_103  = wire102_103;\n  assign wire102_103 = wire74_102;\n  assign \\wire:missing_101  = \\wire101_92_15_108_90_82_:missing_79_87_96_105_84 ;\n  assign \\wire:missing_edge  = wire99_100;\n  assign wire99_100 = wire15_99;\n  assign wire76_98 = wire15_98;\n  assign \\wire97_:missing  = wire76_97;\n  assign wire75_96 = \\wire101_92_15_108_90_82_:missing_79_87_96_105_84 ;\n  assign wire75_95 = \\wire:missing_edge ;\n  assign \\wire:missing_94  = wire93_94;\n  assign wire93_94 = \\wire:missing_edge ;\n  assign \\wire:missing_92  = \\wire101_92_15_108_90_82_:missing_79_87_96_105_84 ;\n  assign \\wire91_:missing  = wire15_91;\n  assign \\wire:missing_90  = \\wire101_92_15_108_90_82_:missing_79_87_96_105_84 ;\n  assign \\wire:missing_89  = wire15_89;\n  assign \\wire:missing_edge  = wire15_88;\n  assign \\wire:missing_87  = \\wire101_92_15_108_90_82_:missing_79_87_96_105_84 ;\n  assign \\wire86_:missing  = wire15_86;\n  assign \\wire:missing_85  = wire15_85;\n  assign \\wire:missing_edge  = \\wire101_92_15_108_90_82_:missing_79_87_96_105_84 ;\n  assign wire67_83 = wire15_83;\n  assign \\wire:missing_edge  = \\wire101_92_15_108_90_82_:missing_79_87_96_105_84 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_80  = wire15_80;\n  assign wire72_79 = \\wire101_92_15_108_90_82_:missing_79_87_96_105_84 ;\n  assign \\wire:missing_78  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire72_77;\n  assign wire18_58 = \\wire:missing_edge ;\n  assign \\wire:missing_57  = \\wire27_39_31_25_57_5_45_53_:missing_42_37_49 ;\n  assign \\wire:missing_56  = wire15_56;\n  assign wire12_55 = wire54_55;\n  assign wire54_55 = wire15_54;\n  assign \\wire:missing_53  = \\wire27_39_31_25_57_5_45_53_:missing_42_37_49 ;\n  assign \\wire:missing_52  = wire4_52;\n  assign wire11_51 = wire50_51;\n  assign wire50_51 = wire15_50;\n  assign \\wire:missing_49  = \\wire27_39_31_25_57_5_45_53_:missing_42_37_49 ;\n  assign \\wire:missing_48  = \\wire:missing_edge ;\n  assign \\wire:missing_47  = wire3_47;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire17_45 = \\wire27_39_31_25_57_5_45_53_:missing_42_37_49 ;\n  assign wire17_44 = wire15_44;\n  assign \\wire43_:missing  = wire17_43;\n  assign wire24_42 = \\wire27_39_31_25_57_5_45_53_:missing_42_37_49 ;\n  assign wire24_41 = wire2_41;\n  assign \\wire:missing_edge  = wire15_40;\n  assign \\wire:missing_edge  = \\wire27_39_31_25_57_5_45_53_:missing_42_37_49 ;\n  assign \\wire:missing_38  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire27_39_31_25_57_5_45_53_:missing_42_37_49 ;\n  assign wire22_36 = wire1_36;\n  assign \\wire:missing_35  = wire15_35;\n  assign wire21_34 = wire15_34;\n  assign \\wire:missing_edge  = wire32_33;\n  assign wire32_33 = wire21_32;\n  assign \\wire:missing_31  = \\wire27_39_31_25_57_5_45_53_:missing_42_37_49 ;\n  assign wire19_30 = wire0_30;\n  assign \\wire:missing_29  = wire28_29;\n  assign wire28_29 = wire19_28;\n  assign wire16_27 = \\wire27_39_31_25_57_5_45_53_:missing_42_37_49 ;\n  assign wire6_26 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire27_39_31_25_57_5_45_53_:missing_42_37_49 ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/8A3B616.v:3.1-226.10\" *)\nmodule postsynth(wire0_30, wire1_36, wire2_41, wire3_47, wire4_52, \\wire27_39_31_25_57_5_45_53_:missing_42_37_49 , wire6_26, wire7_52, \\wire:missing_edge , wire11_51, wire12_55, wire13_52, \\wire59_:missing , \\wire60_:missing , \\wire61_:missing , \\wire64_:missing , \\wire65_:missing , wire66_52, wire67_83, wire68_52);\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:5.9-5.17\" *)\n  input wire0_30;\n  wire wire0_30;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:7.8-7.57\" *)\n  wire \\wire101_92_15_108_90_82_:missing_79_87_96_105_84 ;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:8.8-8.19\" *)\n  wire wire102_103;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:9.8-9.19\" *)\n  wire wire106_107;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:11.10-11.19\" *)\n  output wire11_51;\n  wire wire11_51;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:13.10-13.19\" *)\n  output wire12_55;\n  wire wire12_55;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:15.10-15.19\" *)\n  output wire13_52;\n  wire wire13_52;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:17.8-17.18\" *)\n  wire wire15_104;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:18.8-18.18\" *)\n  wire wire15_106;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:22.8-22.17\" *)\n  wire wire15_40;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:24.8-24.17\" *)\n  wire wire15_50;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:26.8-26.17\" *)\n  wire wire15_54;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:29.8-29.17\" *)\n  wire wire15_83;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:32.8-32.17\" *)\n  wire wire15_88;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:36.8-36.17\" *)\n  wire wire15_99;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:38.8-38.17\" *)\n  wire wire16_27;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:43.8-43.17\" *)\n  wire wire17_45;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:45.8-45.17\" *)\n  wire wire18_58;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:48.8-48.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire19_30;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:50.9-50.17\" *)\n  input wire1_36;\n  wire wire1_36;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:54.8-54.17\" *)\n  wire wire21_32;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:57.8-57.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire22_36;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:61.8-61.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire24_41;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:62.8-62.17\" *)\n  wire wire24_42;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:63.9-63.54\" *)\n  input \\wire27_39_31_25_57_5_45_53_:missing_42_37_49 ;\n  wire \\wire27_39_31_25_57_5_45_53_:missing_42_37_49 ;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:66.9-66.17\" *)\n  input wire2_41;\n  wire wire2_41;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:68.8-68.17\" *)\n  wire wire32_33;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:69.9-69.17\" *)\n  input wire3_47;\n  wire wire3_47;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:72.9-72.17\" *)\n  input wire4_52;\n  wire wire4_52;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:74.8-74.17\" *)\n  wire wire50_51;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:75.8-75.17\" *)\n  wire wire54_55;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:76.9-76.25\" *)\n  input \\wire59_:missing ;\n  wire \\wire59_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:78.9-78.25\" *)\n  input \\wire60_:missing ;\n  wire \\wire60_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:80.9-80.25\" *)\n  input \\wire61_:missing ;\n  wire \\wire61_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:82.9-82.25\" *)\n  input \\wire64_:missing ;\n  wire \\wire64_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:84.9-84.25\" *)\n  input \\wire65_:missing ;\n  wire \\wire65_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:86.10-86.19\" *)\n  output wire66_52;\n  wire wire66_52;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:88.10-88.19\" *)\n  output wire67_83;\n  wire wire67_83;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:90.10-90.19\" *)\n  output wire68_52;\n  wire wire68_52;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:92.10-92.18\" *)\n  output wire6_26;\n  wire wire6_26;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:95.8-95.17\" *)\n  wire wire72_77;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:96.8-96.17\" *)\n  wire wire72_79;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:99.8-99.18\" *)\n  wire wire74_102;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:100.8-100.18\" *)\n  wire wire74_105;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:101.8-101.17\" *)\n  wire wire75_95;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:102.8-102.17\" *)\n  wire wire75_96;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:106.10-106.18\" *)\n  output wire7_52;\n  wire wire7_52;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:110.8-110.17\" *)\n  wire wire93_94;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:112.8-112.18\" *)\n  wire wire99_100;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:113.8-113.25\" *)\n  wire \\wire:missing_101 ;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:114.8-114.25\" *)\n  wire \\wire:missing_103 ;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:115.8-115.25\" *)\n  wire \\wire:missing_108 ;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:118.8-118.24\" *)\n  wire \\wire:missing_31 ;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:120.8-120.24\" *)\n  wire \\wire:missing_38 ;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:121.8-121.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_47 ;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:122.8-122.24\" *)\n  wire \\wire:missing_48 ;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:123.8-123.24\" *)\n  wire \\wire:missing_49 ;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:124.8-124.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_52 ;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:125.8-125.24\" *)\n  wire \\wire:missing_53 ;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:127.8-127.24\" *)\n  wire \\wire:missing_57 ;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:128.8-128.24\" *)\n  wire \\wire:missing_78 ;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:131.8-131.24\" *)\n  wire \\wire:missing_87 ;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:133.8-133.24\" *)\n  wire \\wire:missing_90 ;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:134.8-134.24\" *)\n  wire \\wire:missing_92 ;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:135.8-135.24\" *)\n  wire \\wire:missing_94 ;\n  (* src = \"/tmp/fuzzmount745B5940/8A3B616.v:136.9-136.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire101_92_15_108_90_82_:missing_79_87_96_105_84  = 1'h1;\n  assign wire102_103 = 1'h1;\n  assign wire106_107 = 1'h1;\n  assign wire11_51 = 1'hx;\n  assign wire12_55 = 1'hx;\n  assign wire13_52 = 1'hx;\n  assign wire15_104 = 1'h1;\n  assign wire15_106 = 1'h1;\n  assign wire15_40 = 1'h1;\n  assign wire15_50 = 1'hx;\n  assign wire15_54 = 1'hx;\n  assign wire15_83 = 1'hx;\n  assign wire15_88 = 1'h1;\n  assign wire15_99 = 1'h1;\n  assign wire16_27 = 1'h1;\n  assign wire17_45 = 1'h1;\n  assign wire18_58 = 1'h1;\n  assign wire19_30 = wire0_30;\n  assign wire21_32 = 1'h1;\n  assign wire22_36 = wire1_36;\n  assign wire24_41 = wire2_41;\n  assign wire24_42 = 1'h1;\n  assign \\wire27_39_31_25_57_5_45_53_:missing_42_37_49  = 1'h1;\n  assign wire32_33 = 1'h1;\n  assign wire50_51 = 1'hx;\n  assign wire54_55 = 1'hx;\n  assign wire66_52 = 1'hx;\n  assign wire67_83 = 1'hx;\n  assign wire68_52 = 1'hx;\n  assign wire6_26 = 1'h1;\n  assign wire72_77 = 1'h1;\n  assign wire72_79 = 1'h1;\n  assign wire74_102 = 1'h1;\n  assign wire74_105 = 1'h1;\n  assign wire75_95 = 1'h1;\n  assign wire75_96 = 1'h1;\n  assign wire7_52 = 1'hx;\n  assign wire93_94 = 1'h1;\n  assign wire99_100 = 1'h1;\n  assign \\wire:missing_101  = 1'h1;\n  assign \\wire:missing_103  = 1'h1;\n  assign \\wire:missing_108  = 1'h1;\n  assign \\wire:missing_31  = 1'h1;\n  assign \\wire:missing_38  = 1'h1;\n  assign \\wire:missing_47  = wire3_47;\n  assign \\wire:missing_48  = 1'h1;\n  assign \\wire:missing_49  = 1'h1;\n  assign \\wire:missing_52  = wire4_52;\n  assign \\wire:missing_53  = 1'h1;\n  assign \\wire:missing_57  = 1'h1;\n  assign \\wire:missing_78  = 1'h1;\n  assign \\wire:missing_87  = 1'h1;\n  assign \\wire:missing_90  = 1'h1;\n  assign \\wire:missing_92  = 1'h1;\n  assign \\wire:missing_94  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  0:02:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0/src/top.v'.\nSBY  0:02:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] Copy '/tmp/fuzzmount745B5940/8A3B616.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0/src/8A3B616.v'.\nSBY  0:02:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] Copy '/tmp/fuzzmount745B5940/8A3B616.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0/src/8A3B616.post.v'.\nSBY  0:02:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] engine_0: abc pdr\nSBY  0:02:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  0:02:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] base: /tmp/fuzzmount745B5940/top.v:39: Warning: Identifier `\\clk' is implicitly declared.\nSBY  0:02:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/8A3B616.v:150$91_Y [0] between cell $shr$/tmp/fuzzmount745B5940/8A3B616.v:150$91.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  0:02:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/8A3B616.v:143$84_Y [0] between cell $shr$/tmp/fuzzmount745B5940/8A3B616.v:143$84.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  0:02:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/8A3B616.v:139$80_Y [0] between cell $shr$/tmp/fuzzmount745B5940/8A3B616.v:139$80.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  0:02:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] base: Warning: Wire presynth.\\wire7_52 is used but has no driver.\nSBY  0:02:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] base: Warning: Wire presynth.\\wire68_52 is used but has no driver.\nSBY  0:02:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] base: Warning: Wire presynth.\\wire67_83 is used but has no driver.\nSBY  0:02:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] base: Warning: Wire presynth.\\wire66_52 is used but has no driver.\nSBY  0:02:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] base: Warning: Wire presynth.\\wire13_52 is used but has no driver.\nSBY  0:02:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] base: Warning: Wire presynth.\\wire12_55 is used but has no driver.\nSBY  0:02:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] base: Warning: Wire presynth.\\wire11_51 is used but has no driver.\nSBY  0:02:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] base: Warning: Wire top.\\clk is used but has no driver.\nSBY  0:02:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] base: Warning: Wire top.\\y_post_3 is used but has no driver.\nSBY  0:02:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] base: Warning: Wire top.\\y_pre_3 is used but has no driver.\nSBY  0:02:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] base: Warning: Wire top.\\y_post_2 is used but has no driver.\nSBY  0:02:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] base: Warning: Wire top.\\y_pre_2 is used but has no driver.\nSBY  0:02:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] base: finished (returncode=0)\nSBY  0:02:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  0:02:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] aig: Warning: Wire presynth.\\wire7_52 is used but has no driver.\nSBY  0:02:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] aig: Warning: Wire presynth.\\wire68_52 is used but has no driver.\nSBY  0:02:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] aig: Warning: Wire presynth.\\wire67_83 is used but has no driver.\nSBY  0:02:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] aig: Warning: Wire presynth.\\wire66_52 is used but has no driver.\nSBY  0:02:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] aig: Warning: Wire presynth.\\wire13_52 is used but has no driver.\nSBY  0:02:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] aig: Warning: Wire presynth.\\wire12_55 is used but has no driver.\nSBY  0:02:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] aig: Warning: Wire presynth.\\wire11_51 is used but has no driver.\nSBY  0:02:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] aig: Warning: Wire top.\\y_post_3 is used but has no driver.\nSBY  0:02:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] aig: Warning: Wire top.\\y_pre_3 is used but has no driver.\nSBY  0:02:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] aig: Warning: Wire top.\\y_post_2 is used but has no driver.\nSBY  0:02:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] aig: Warning: Wire top.\\y_pre_2 is used but has no driver.\nSBY  0:02:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY  0:02:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] aig: finished (returncode=0)\nSBY  0:02:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  0:02:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  0:02:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] engine_0: Warning: The network has no constraints.\nSBY  0:02:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  0:02:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] engine_0: finished (returncode=0)\nSBY  0:02:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] engine_0: Status returned by engine: FAIL\nSBY  0:02:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY  0:02:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  0:02:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] summary: engine_0 (abc pdr) returned FAIL\nSBY  0:02:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0'.\nSBY  0:02:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp1c9nuvn0] DONE (FAIL, rc=2)\n", :err ""}}}