c ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK          0          0 -2147483648 -2147483648
c      mem_refclk ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK       4700       4700 -2147483648 -2147483648
c ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK          0          0 -2147483648 -2147483648
c      mem_refclk ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK       4700       4700 -2147483648 -2147483648
s         phy_clk     po_fine_inc      11590 -2147483648 -2147483648      11590
s         phy_clk po_coarse_enable      12380 -2147483648 -2147483648      12380
s         phy_clk  po_fine_enable      12760 -2147483648 -2147483648      12760
s         phy_clk calib_in_common       8490 -2147483648 -2147483648       8490
s         phy_clk po_counter_read_val[0]       6080 -2147483648 -2147483648       6080
s         phy_clk po_counter_read_val[1]       6080 -2147483648 -2147483648       6080
s         phy_clk po_counter_read_val[2]       6080 -2147483648 -2147483648       6080
s         phy_clk po_counter_read_val[3]       6080 -2147483648 -2147483648       6080
s         phy_clk po_counter_read_val[4]       6080 -2147483648 -2147483648       6080
s         phy_clk po_counter_read_val[5]       6080 -2147483648 -2147483648       6080
s         phy_clk po_counter_read_val[6]       6080 -2147483648 -2147483648       6080
s         phy_clk po_counter_read_val[7]       6080 -2147483648 -2147483648       6080
s         phy_clk po_counter_read_val[8]       6080 -2147483648 -2147483648       6080
s         phy_clk    calib_sel[0]      14360 -2147483648 -2147483648      14360
s         phy_clk    calib_sel[1]      14360 -2147483648 -2147483648      14360
s         phy_clk    calib_sel[2]       8490 -2147483648 -2147483648       8490
s         phy_clk     PHYCTLWD[0]       6990 -2147483648 -2147483648       6990
s         phy_clk     PHYCTLWD[1]       6990 -2147483648 -2147483648       6990
s         phy_clk     PHYCTLWD[2]       6990 -2147483648 -2147483648       6990
s         phy_clk    PHYCTLWD[17]       6990 -2147483648 -2147483648       6990
s         phy_clk    PHYCTLWD[18]       6990 -2147483648 -2147483648       6990
s         phy_clk    PHYCTLWD[19]       6990 -2147483648 -2147483648       6990
s         phy_clk    PHYCTLWD[20]       6990 -2147483648 -2147483648       6990
s         phy_clk    PHYCTLWD[21]       6990 -2147483648 -2147483648       6990
s         phy_clk    PHYCTLWD[22]       6990 -2147483648 -2147483648       6990
s         phy_clk    PHYCTLWD[23]       6990 -2147483648 -2147483648       6990
s         phy_clk    PHYCTLWD[24]       6990 -2147483648 -2147483648       6990
s         phy_clk      phy_ctl_wr       8180 -2147483648 -2147483648       8180
s         phy_clk   phy_cmd_wr_en      14620 -2147483648 -2147483648      14620
s         phy_clk    phy_dout[32]      14310 -2147483648 -2147483648      14310
s         phy_clk    phy_dout[33]      14310 -2147483648 -2147483648      14310
s         phy_clk    phy_dout[34]      14310 -2147483648 -2147483648      14310
s         phy_clk    phy_dout[35]      14310 -2147483648 -2147483648      14310
s         phy_clk    phy_dout[40]      14450 -2147483648 -2147483648      14450
s         phy_clk    phy_dout[41]      14450 -2147483648 -2147483648      14450
s         phy_clk    phy_dout[42]      14450 -2147483648 -2147483648      14450
s         phy_clk    phy_dout[43]      14450 -2147483648 -2147483648      14450
s         phy_clk    phy_dout[44]      14450 -2147483648 -2147483648      14450
s         phy_clk    phy_dout[45]      14450 -2147483648 -2147483648      14450
s         phy_clk    phy_dout[46]      14450 -2147483648 -2147483648      14450
s         phy_clk    phy_dout[47]      14450 -2147483648 -2147483648      14450
s         phy_clk    phy_dout[52]      14330 -2147483648 -2147483648      14330
s         phy_clk    phy_dout[53]      14330 -2147483648 -2147483648      14330
s         phy_clk    phy_dout[54]      14330 -2147483648 -2147483648      14330
s         phy_clk    phy_dout[55]      14330 -2147483648 -2147483648      14330
s         phy_clk    phy_dout[64]      14330 -2147483648 -2147483648      14330
s         phy_clk    phy_dout[65]      14330 -2147483648 -2147483648      14330
s         phy_clk    phy_dout[66]      14330 -2147483648 -2147483648      14330
s         phy_clk    phy_dout[67]      14330 -2147483648 -2147483648      14330
s         phy_clk    phy_dout[72]      14330 -2147483648 -2147483648      14330
s         phy_clk    phy_dout[73]      14330 -2147483648 -2147483648      14330
s         phy_clk    phy_dout[74]      14330 -2147483648 -2147483648      14330
s         phy_clk    phy_dout[75]      14330 -2147483648 -2147483648      14330
s         phy_clk    phy_dout[88]      14710 -2147483648 -2147483648      14710
s         phy_clk    phy_dout[89]      14710 -2147483648 -2147483648      14710
s         phy_clk    phy_dout[90]      14710 -2147483648 -2147483648      14710
s         phy_clk    phy_dout[91]      14710 -2147483648 -2147483648      14710
s         phy_clk    phy_dout[96]      14560 -2147483648 -2147483648      14560
s         phy_clk    phy_dout[97]      14560 -2147483648 -2147483648      14560
s         phy_clk    phy_dout[98]      14560 -2147483648 -2147483648      14560
s         phy_clk    phy_dout[99]      14560 -2147483648 -2147483648      14560
s         phy_clk   phy_dout[104]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[105]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[106]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[107]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[112]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[113]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[114]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[115]      14310 -2147483648 -2147483648      14310
s         phy_clk   phy_dout[120]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[121]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[122]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[123]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[124]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[125]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[126]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[127]      14450 -2147483648 -2147483648      14450
s         phy_clk   phy_dout[128]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[129]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[130]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[131]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[132]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[133]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[134]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[135]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[136]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[137]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[138]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[139]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[144]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[145]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[146]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[147]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[152]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[153]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[154]      14330 -2147483648 -2147483648      14330
s         phy_clk   phy_dout[155]      14330 -2147483648 -2147483648      14330
s      mem_refclk      sync_pulse       6380 -2147483648 -2147483648       6380
c po_sel_fine_oclk_delay B_po_sel_fine_oclk_delay119_out       6300       6300 -2147483648 -2147483648
c calib_in_common B_po_sel_fine_oclk_delay119_out       2030       2030 -2147483648 -2147483648
c    calib_sel[0] B_po_sel_fine_oclk_delay119_out       7900       7900 -2147483648 -2147483648
c    calib_sel[1] B_po_sel_fine_oclk_delay119_out       3630       3630 -2147483648 -2147483648
c    calib_sel[2] B_po_sel_fine_oclk_delay119_out       2030       2030 -2147483648 -2147483648
c calib_in_common B_po_counter_read_en116_out       2030       2030 -2147483648 -2147483648
c    calib_sel[0] B_po_counter_read_en116_out       7900       7900 -2147483648 -2147483648
c    calib_sel[1] B_po_counter_read_en116_out       3630       3630 -2147483648 -2147483648
c    calib_sel[2] B_po_counter_read_en116_out        430        430 -2147483648 -2147483648
c     po_fine_inc B_po_fine_inc107_out       6300       6300 -2147483648 -2147483648
c calib_in_common B_po_fine_inc107_out       2030       2030 -2147483648 -2147483648
c    calib_sel[0] B_po_fine_inc107_out       7900       7900 -2147483648 -2147483648
c    calib_sel[1] B_po_fine_inc107_out       3630       3630 -2147483648 -2147483648
c    calib_sel[2] B_po_fine_inc107_out       2030       2030 -2147483648 -2147483648
c po_coarse_enable B_po_coarse_enable104_out       6300       6300 -2147483648 -2147483648
c calib_in_common B_po_coarse_enable104_out       2030       2030 -2147483648 -2147483648
c    calib_sel[0] B_po_coarse_enable104_out       7900       7900 -2147483648 -2147483648
c    calib_sel[1] B_po_coarse_enable104_out       3630       3630 -2147483648 -2147483648
c    calib_sel[2] B_po_coarse_enable104_out       2030       2030 -2147483648 -2147483648
c  po_fine_enable B_po_fine_enable101_out       6300       6300 -2147483648 -2147483648
c calib_in_common B_po_fine_enable101_out       2030       2030 -2147483648 -2147483648
c    calib_sel[0] B_po_fine_enable101_out       7900       7900 -2147483648 -2147483648
c    calib_sel[1] B_po_fine_enable101_out       3630       3630 -2147483648 -2147483648
c    calib_sel[2] B_po_fine_enable101_out       2030       2030 -2147483648 -2147483648
t         phy_clk pi_counter_read_val[0]       1460 -2147483648 -2147483648       1460
t         phy_clk pi_counter_read_val[1]       1460 -2147483648 -2147483648       1460
t         phy_clk pi_counter_read_val[2]       1460 -2147483648 -2147483648       1460
t         phy_clk pi_counter_read_val[3]       1460 -2147483648 -2147483648       1460
t         phy_clk pi_counter_read_val[4]       1460 -2147483648 -2147483648       1460
t         phy_clk pi_counter_read_val[5]       1460 -2147483648 -2147483648       1460
t         phy_clk           O1[0]       1460 -2147483648 -2147483648       1460
t         phy_clk           O1[1]       1460 -2147483648 -2147483648       1460
t         phy_clk           O1[2]       1460 -2147483648 -2147483648       1460
t         phy_clk           O1[3]       1460 -2147483648 -2147483648       1460
t         phy_clk           O1[4]       1460 -2147483648 -2147483648       1460
t         phy_clk           O1[5]       1460 -2147483648 -2147483648       1460
t         phy_clk           O1[6]       1460 -2147483648 -2147483648       1460
t         phy_clk           O1[7]       1460 -2147483648 -2147483648       1460
t         phy_clk           O1[8]       1460 -2147483648 -2147483648       1460
t         phy_clk            mcGo       1460 -2147483648 -2147483648       1460
c       B_of_full     of_ctl_full       6300       6300 -2147483648 -2147483648
t         phy_clk     of_ctl_full      10230 -2147483648 -2147483648      10230
t         phy_clk    phy_ctl_full       3420 -2147483648 -2147483648       3420
t      mem_refclk   phy_ctl_empty       5760 -2147483648 -2147483648       5760
s      mem_refclk   phy_ctl_empty       4780 -2147483648 -2147483648       4780
t      mem_refclk  pi_en_calib[0]       6290 -2147483648 -2147483648       6290
t      mem_refclk  pi_en_calib[1]       6290 -2147483648 -2147483648       6290
t      mem_refclk phaser_ctl_bus[1]       7210 -2147483648 -2147483648       7210
t         phy_clk B_rst_primitives       1460 -2147483648 -2147483648       1460
s         phy_clk B_rst_primitives       4280 -2147483648 -2147483648       4280
t ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK   mem_dq_out[0]       3660 -2147483648 -2147483648       3660
t ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK   mem_dq_out[1]       3660 -2147483648 -2147483648       3660
t ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK   mem_dq_out[2]       3660 -2147483648 -2147483648       3660
t ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK   mem_dq_out[3]       3660 -2147483648 -2147483648       3660
t ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK   mem_dq_out[4]       3660 -2147483648 -2147483648       3660
t ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK   mem_dq_out[5]       3660 -2147483648 -2147483648       3660
t ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK   mem_dq_out[6]       3660 -2147483648 -2147483648       3660
t ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK   mem_dq_out[7]       3660 -2147483648 -2147483648       3660
t ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK   mem_dq_out[8]       3660 -2147483648 -2147483648       3660
t ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK   mem_dq_out[9]       3660 -2147483648 -2147483648       3660
t ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK  mem_dq_out[10]       3660 -2147483648 -2147483648       3660
t ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK  mem_dq_out[11]       3660 -2147483648 -2147483648       3660
t ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK  mem_dq_out[12]       3660 -2147483648 -2147483648       3660
t ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK  mem_dq_out[13]       3660 -2147483648 -2147483648       3660
t ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK  mem_dq_out[14]       3660 -2147483648 -2147483648       3660
t ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK  mem_dq_out[15]       3660 -2147483648 -2147483648       3660
t ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK  mem_dq_out[16]       3660 -2147483648 -2147483648       3660
