<stg><name>forward.1</name>


<trans_list>

<trans id="80" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="5" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="10" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call fastcc void @forward_pool.1([1600 x i16]* %pool_layer_2_2_1_10_10_16_input_data_V, [400 x i16]* %pool_layer_2_2_1_10_10_16_output_data_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call fastcc void @forward_pool.1([1600 x i16]* %pool_layer_2_2_1_10_10_16_input_data_V, [400 x i16]* %pool_layer_2_2_1_10_10_16_output_data_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="14" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %p_i0_0_i = phi i9 [ 0, %0 ], [ %p_i0, %2 ]

]]></Node>
<StgValue><ssdm name="p_i0_0_i"/></StgValue>
</operation>

<operation id="15" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="9">
<![CDATA[
:1  %p_i0_0_i_cast7 = zext i9 %p_i0_0_i to i64

]]></Node>
<StgValue><ssdm name="p_i0_0_i_cast7"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %tmp = icmp eq i9 %p_i0_0_i, -112

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %p_i0 = add i9 %p_i0_0_i, 1

]]></Node>
<StgValue><ssdm name="p_i0"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp, label %"operator=.exit.preheader", label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %pool_layer_output_d = getelementptr [400 x i16]* %pool_layer_2_2_1_10_10_16_output_data_V, i64 0, i64 %p_i0_0_i_cast7

]]></Node>
<StgValue><ssdm name="pool_layer_output_d"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="9">
<![CDATA[
:1  %pool_layer_output_d_1 = load i16* %pool_layer_output_d, align 2

]]></Node>
<StgValue><ssdm name="pool_layer_output_d_1"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
operator=.exit.preheader:0  br label %"operator=.exit"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="23" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="9">
<![CDATA[
:1  %pool_layer_output_d_1 = load i16* %pool_layer_output_d, align 2

]]></Node>
<StgValue><ssdm name="pool_layer_output_d_1"/></StgValue>
</operation>

<operation id="24" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %pool_layer_relu1_inp = getelementptr [400 x i16]* %pool_layer_2_2_1_10_10_16_relu1_input_data_V, i64 0, i64 %p_i0_0_i_cast7

]]></Node>
<StgValue><ssdm name="pool_layer_relu1_inp"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:3  store i16 %pool_layer_output_d_1, i16* %pool_layer_relu1_inp, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="27" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
operator=.exit:0  %p_x_assign = phi i3 [ %ix, %"operator=.exit.loopexit" ], [ 0, %"operator=.exit.preheader" ]

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>

<operation id="28" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="3">
<![CDATA[
operator=.exit:1  %p_x_assign_cast6 = zext i3 %p_x_assign to i9

]]></Node>
<StgValue><ssdm name="p_x_assign_cast6"/></StgValue>
</operation>

<operation id="29" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
operator=.exit:2  %exitcond1_i = icmp eq i3 %p_x_assign, -3

]]></Node>
<StgValue><ssdm name="exitcond1_i"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
operator=.exit:3  %empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
operator=.exit:4  %ix = add i3 %p_x_assign, 1

]]></Node>
<StgValue><ssdm name="ix"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
operator=.exit:5  br i1 %exitcond1_i, label %forward.exit.preheader, label %.preheader62.i.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
.preheader62.i.preheader:0  br label %.preheader62.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
forward.exit.preheader:0  br label %forward.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="35" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader62.i:0  %p_y_assign = phi i3 [ %iy, %.preheader62.i.loopexit ], [ 0, %.preheader62.i.preheader ]

]]></Node>
<StgValue><ssdm name="p_y_assign"/></StgValue>
</operation>

<operation id="36" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="3">
<![CDATA[
.preheader62.i:1  %p_y_assign_cast5 = zext i3 %p_y_assign to i5

]]></Node>
<StgValue><ssdm name="p_y_assign_cast5"/></StgValue>
</operation>

<operation id="37" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.i:2  %exitcond2_i = icmp eq i3 %p_y_assign, -3

]]></Node>
<StgValue><ssdm name="exitcond2_i"/></StgValue>
</operation>

<operation id="38" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader62.i:3  %empty_92 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.i:4  %iy = add i3 %p_y_assign, 1

]]></Node>
<StgValue><ssdm name="iy"/></StgValue>
</operation>

<operation id="40" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader62.i:5  br i1 %exitcond2_i, label %"operator=.exit.loopexit", label %.preheader.i.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader.i.preheader:0  %p_shl_i = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %p_y_assign, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl_i"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i.preheader:1  %tmp1 = add i5 %p_y_assign_cast5, %p_shl_i

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="5">
<![CDATA[
.preheader.i.preheader:2  %tmp1_cast = zext i5 %tmp1 to i9

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:3  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
operator=.exit.loopexit:0  br label %"operator=.exit"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="46" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader.i:0  %p_z_assign = phi i5 [ %iz, %_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="p_z_assign"/></StgValue>
</operation>

<operation id="47" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader.i:1  %phi_mul = phi i9 [ %next_mul, %_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i:2  %exitcond_i = icmp eq i5 %p_z_assign, -16

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:3  %empty_93 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="50" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i:4  %iz = add i5 %p_z_assign, 1

]]></Node>
<StgValue><ssdm name="iz"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:5  br i1 %exitcond_i, label %.preheader62.i.loopexit, label %_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:0  %next_mul = add i9 25, %phi_mul

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:1  %tmp2 = add i9 %p_x_assign_cast6, %phi_mul

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:2  %tmp_3_i = add i9 %tmp2, %tmp1_cast

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="9">
<![CDATA[
_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:3  %tmp_4_i = zext i9 %tmp_3_i to i64

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:4  %pool_layer_relu1_inp_1 = getelementptr [400 x i16]* %pool_layer_2_2_1_10_10_16_relu1_input_data_V, i64 0, i64 %tmp_4_i

]]></Node>
<StgValue><ssdm name="pool_layer_relu1_inp_1"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="9">
<![CDATA[
_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:5  %temp_V = load i16* %pool_layer_relu1_inp_1, align 2

]]></Node>
<StgValue><ssdm name="temp_V"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
.preheader62.i.loopexit:0  br label %.preheader62.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="59" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="9">
<![CDATA[
_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:5  %temp_V = load i16* %pool_layer_relu1_inp_1, align 2

]]></Node>
<StgValue><ssdm name="temp_V"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="16">
<![CDATA[
_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:6  %tmp_77 = trunc i16 %temp_V to i15

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:7  %tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %temp_V, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:8  %pool_layer_relu1_out = getelementptr [400 x i15]* %pool_layer_2_2_1_10_10_16_relu1_output_data_V, i64 0, i64 %tmp_4_i

]]></Node>
<StgValue><ssdm name="pool_layer_relu1_out"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:9  %temp_V_2 = select i1 %tmp_78, i15 0, i15 %tmp_77

]]></Node>
<StgValue><ssdm name="temp_V_2"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="15" op_1_bw="9">
<![CDATA[
_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:10  store i15 %temp_V_2, i15* %pool_layer_relu1_out, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:11  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="66" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
forward.exit:0  %p_i0_0_i1 = phi i9 [ %p_i0_2, %3 ], [ 0, %forward.exit.preheader ]

]]></Node>
<StgValue><ssdm name="p_i0_0_i1"/></StgValue>
</operation>

<operation id="67" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="9">
<![CDATA[
forward.exit:1  %p_i0_0_i1_cast3 = zext i9 %p_i0_0_i1 to i64

]]></Node>
<StgValue><ssdm name="p_i0_0_i1_cast3"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
forward.exit:2  %tmp_s = icmp eq i9 %p_i0_0_i1, -112

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
forward.exit:3  %empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400)

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
forward.exit:4  %p_i0_2 = add i9 %p_i0_0_i1, 1

]]></Node>
<StgValue><ssdm name="p_i0_2"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
forward.exit:5  br i1 %tmp_s, label %"operator=.exit2", label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %pool_layer_relu1_out_1 = getelementptr [400 x i15]* %pool_layer_2_2_1_10_10_16_relu1_output_data_V, i64 0, i64 %p_i0_0_i1_cast3

]]></Node>
<StgValue><ssdm name="pool_layer_relu1_out_1"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="15" op_0_bw="9">
<![CDATA[
:1  %pool_layer_relu1_out_2 = load i15* %pool_layer_relu1_out_1, align 2

]]></Node>
<StgValue><ssdm name="pool_layer_relu1_out_2"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0">
<![CDATA[
operator=.exit2:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="75" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="15" op_0_bw="9">
<![CDATA[
:1  %pool_layer_relu1_out_2 = load i15* %pool_layer_relu1_out_1, align 2

]]></Node>
<StgValue><ssdm name="pool_layer_relu1_out_2"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="15">
<![CDATA[
:2  %extLd = zext i15 %pool_layer_relu1_out_2 to i16

]]></Node>
<StgValue><ssdm name="extLd"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %pool_layer_output_d_2 = getelementptr [400 x i16]* %pool_layer_2_2_1_10_10_16_output_data_V, i64 0, i64 %p_i0_0_i1_cast3

]]></Node>
<StgValue><ssdm name="pool_layer_output_d_2"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:4  store i16 %extLd, i16* %pool_layer_output_d_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %forward.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="97" name="pool_layer_2_2_1_10_10_16_input_data_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="pool_layer_2_2_1_10_10_16_input_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="98" name="pool_layer_2_2_1_10_10_16_output_data_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="pool_layer_2_2_1_10_10_16_output_data_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="99" name="pool_layer_2_2_1_10_10_16_relu1_input_data_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="pool_layer_2_2_1_10_10_16_relu1_input_data_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="100" name="pool_layer_2_2_1_10_10_16_relu1_output_data_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="pool_layer_2_2_1_10_10_16_relu1_output_data_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="102" from="forward_pool.1" to="StgValue_11" fromId="101" toId="11">
</dataflow>
<dataflow id="103" from="pool_layer_2_2_1_10_10_16_input_data_V" to="StgValue_11" fromId="97" toId="11">
</dataflow>
<dataflow id="104" from="pool_layer_2_2_1_10_10_16_output_data_V" to="StgValue_11" fromId="98" toId="11">
</dataflow>
<dataflow id="105" from="forward_pool.1" to="StgValue_12" fromId="101" toId="12">
</dataflow>
<dataflow id="106" from="pool_layer_2_2_1_10_10_16_input_data_V" to="StgValue_12" fromId="97" toId="12">
</dataflow>
<dataflow id="107" from="pool_layer_2_2_1_10_10_16_output_data_V" to="StgValue_12" fromId="98" toId="12">
</dataflow>
<dataflow id="109" from="StgValue_108" to="p_i0_0_i" fromId="108" toId="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="110" from="StgValue_13" to="p_i0_0_i" fromId="13" toId="14">
</dataflow>
<dataflow id="111" from="p_i0" to="p_i0_0_i" fromId="18" toId="14">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="112" from="StgValue_26" to="p_i0_0_i" fromId="26" toId="14">
<BackEdge/>
</dataflow>
<dataflow id="113" from="p_i0_0_i" to="p_i0_0_i_cast7" fromId="14" toId="15">
</dataflow>
<dataflow id="114" from="p_i0_0_i" to="tmp" fromId="14" toId="16">
</dataflow>
<dataflow id="116" from="StgValue_115" to="tmp" fromId="115" toId="16">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="117" toId="17">
</dataflow>
<dataflow id="120" from="StgValue_119" to="empty" fromId="119" toId="17">
</dataflow>
<dataflow id="121" from="StgValue_119" to="empty" fromId="119" toId="17">
</dataflow>
<dataflow id="122" from="StgValue_119" to="empty" fromId="119" toId="17">
</dataflow>
<dataflow id="123" from="p_i0_0_i" to="p_i0" fromId="14" toId="18">
</dataflow>
<dataflow id="125" from="StgValue_124" to="p_i0" fromId="124" toId="18">
</dataflow>
<dataflow id="126" from="tmp" to="StgValue_19" fromId="16" toId="19">
</dataflow>
<dataflow id="127" from="pool_layer_2_2_1_10_10_16_output_data_V" to="pool_layer_output_d" fromId="98" toId="20">
</dataflow>
<dataflow id="129" from="StgValue_128" to="pool_layer_output_d" fromId="128" toId="20">
</dataflow>
<dataflow id="130" from="p_i0_0_i_cast7" to="pool_layer_output_d" fromId="15" toId="20">
</dataflow>
<dataflow id="131" from="pool_layer_output_d" to="pool_layer_output_d_1" fromId="20" toId="21">
</dataflow>
<dataflow id="132" from="pool_layer_output_d" to="pool_layer_output_d_1" fromId="20" toId="23">
</dataflow>
<dataflow id="133" from="pool_layer_2_2_1_10_10_16_relu1_input_data_V" to="pool_layer_relu1_inp" fromId="99" toId="24">
</dataflow>
<dataflow id="134" from="StgValue_128" to="pool_layer_relu1_inp" fromId="128" toId="24">
</dataflow>
<dataflow id="135" from="p_i0_0_i_cast7" to="pool_layer_relu1_inp" fromId="15" toId="24">
</dataflow>
<dataflow id="136" from="pool_layer_output_d_1" to="StgValue_25" fromId="23" toId="25">
</dataflow>
<dataflow id="137" from="pool_layer_relu1_inp" to="StgValue_25" fromId="24" toId="25">
</dataflow>
<dataflow id="138" from="ix" to="p_x_assign" fromId="31" toId="27">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_i" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="139" from="StgValue_45" to="p_x_assign" fromId="45" toId="27">
<BackEdge/>
</dataflow>
<dataflow id="141" from="StgValue_140" to="p_x_assign" fromId="140" toId="27">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="142" from="StgValue_22" to="p_x_assign" fromId="22" toId="27">
</dataflow>
<dataflow id="143" from="p_x_assign" to="p_x_assign_cast6" fromId="27" toId="28">
</dataflow>
<dataflow id="144" from="p_x_assign" to="exitcond1_i" fromId="27" toId="29">
</dataflow>
<dataflow id="146" from="StgValue_145" to="exitcond1_i" fromId="145" toId="29">
</dataflow>
<dataflow id="147" from="_ssdm_op_SpecLoopTripCount" to="empty_91" fromId="117" toId="30">
</dataflow>
<dataflow id="149" from="StgValue_148" to="empty_91" fromId="148" toId="30">
</dataflow>
<dataflow id="150" from="StgValue_148" to="empty_91" fromId="148" toId="30">
</dataflow>
<dataflow id="151" from="StgValue_148" to="empty_91" fromId="148" toId="30">
</dataflow>
<dataflow id="152" from="p_x_assign" to="ix" fromId="27" toId="31">
</dataflow>
<dataflow id="154" from="StgValue_153" to="ix" fromId="153" toId="31">
</dataflow>
<dataflow id="155" from="exitcond1_i" to="StgValue_32" fromId="29" toId="32">
</dataflow>
<dataflow id="156" from="iy" to="p_y_assign" fromId="39" toId="35">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="157" from="StgValue_58" to="p_y_assign" fromId="58" toId="35">
<BackEdge/>
</dataflow>
<dataflow id="158" from="StgValue_140" to="p_y_assign" fromId="140" toId="35">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="159" from="StgValue_33" to="p_y_assign" fromId="33" toId="35">
</dataflow>
<dataflow id="160" from="p_y_assign" to="p_y_assign_cast5" fromId="35" toId="36">
</dataflow>
<dataflow id="161" from="p_y_assign" to="exitcond2_i" fromId="35" toId="37">
</dataflow>
<dataflow id="162" from="StgValue_145" to="exitcond2_i" fromId="145" toId="37">
</dataflow>
<dataflow id="163" from="_ssdm_op_SpecLoopTripCount" to="empty_92" fromId="117" toId="38">
</dataflow>
<dataflow id="164" from="StgValue_148" to="empty_92" fromId="148" toId="38">
</dataflow>
<dataflow id="165" from="StgValue_148" to="empty_92" fromId="148" toId="38">
</dataflow>
<dataflow id="166" from="StgValue_148" to="empty_92" fromId="148" toId="38">
</dataflow>
<dataflow id="167" from="p_y_assign" to="iy" fromId="35" toId="39">
</dataflow>
<dataflow id="168" from="StgValue_153" to="iy" fromId="153" toId="39">
</dataflow>
<dataflow id="169" from="exitcond2_i" to="StgValue_40" fromId="37" toId="40">
</dataflow>
<dataflow id="171" from="_ssdm_op_BitConcatenate.i5.i3.i2" to="p_shl_i" fromId="170" toId="41">
</dataflow>
<dataflow id="172" from="p_y_assign" to="p_shl_i" fromId="35" toId="41">
</dataflow>
<dataflow id="174" from="StgValue_173" to="p_shl_i" fromId="173" toId="41">
</dataflow>
<dataflow id="175" from="p_y_assign_cast5" to="tmp1" fromId="36" toId="42">
</dataflow>
<dataflow id="176" from="p_shl_i" to="tmp1" fromId="41" toId="42">
</dataflow>
<dataflow id="177" from="tmp1" to="tmp1_cast" fromId="42" toId="43">
</dataflow>
<dataflow id="178" from="iz" to="p_z_assign" fromId="50" toId="46">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="179" from="StgValue_65" to="p_z_assign" fromId="65" toId="46">
<BackEdge/>
</dataflow>
<dataflow id="181" from="StgValue_180" to="p_z_assign" fromId="180" toId="46">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="182" from="StgValue_44" to="p_z_assign" fromId="44" toId="46">
</dataflow>
<dataflow id="183" from="next_mul" to="phi_mul" fromId="52" toId="47">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="184" from="StgValue_65" to="phi_mul" fromId="65" toId="47">
<BackEdge/>
</dataflow>
<dataflow id="185" from="StgValue_108" to="phi_mul" fromId="108" toId="47">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="186" from="StgValue_44" to="phi_mul" fromId="44" toId="47">
</dataflow>
<dataflow id="187" from="p_z_assign" to="exitcond_i" fromId="46" toId="48">
</dataflow>
<dataflow id="189" from="StgValue_188" to="exitcond_i" fromId="188" toId="48">
</dataflow>
<dataflow id="190" from="_ssdm_op_SpecLoopTripCount" to="empty_93" fromId="117" toId="49">
</dataflow>
<dataflow id="192" from="StgValue_191" to="empty_93" fromId="191" toId="49">
</dataflow>
<dataflow id="193" from="StgValue_191" to="empty_93" fromId="191" toId="49">
</dataflow>
<dataflow id="194" from="StgValue_191" to="empty_93" fromId="191" toId="49">
</dataflow>
<dataflow id="195" from="p_z_assign" to="iz" fromId="46" toId="50">
</dataflow>
<dataflow id="197" from="StgValue_196" to="iz" fromId="196" toId="50">
</dataflow>
<dataflow id="198" from="exitcond_i" to="StgValue_51" fromId="48" toId="51">
</dataflow>
<dataflow id="200" from="StgValue_199" to="next_mul" fromId="199" toId="52">
</dataflow>
<dataflow id="201" from="phi_mul" to="next_mul" fromId="47" toId="52">
</dataflow>
<dataflow id="202" from="p_x_assign_cast6" to="tmp2" fromId="28" toId="53">
</dataflow>
<dataflow id="203" from="phi_mul" to="tmp2" fromId="47" toId="53">
</dataflow>
<dataflow id="204" from="tmp2" to="tmp_3_i" fromId="53" toId="54">
</dataflow>
<dataflow id="205" from="tmp1_cast" to="tmp_3_i" fromId="43" toId="54">
</dataflow>
<dataflow id="206" from="tmp_3_i" to="tmp_4_i" fromId="54" toId="55">
</dataflow>
<dataflow id="207" from="pool_layer_2_2_1_10_10_16_relu1_input_data_V" to="pool_layer_relu1_inp_1" fromId="99" toId="56">
</dataflow>
<dataflow id="208" from="StgValue_128" to="pool_layer_relu1_inp_1" fromId="128" toId="56">
</dataflow>
<dataflow id="209" from="tmp_4_i" to="pool_layer_relu1_inp_1" fromId="55" toId="56">
</dataflow>
<dataflow id="210" from="pool_layer_relu1_inp_1" to="temp_V" fromId="56" toId="57">
</dataflow>
<dataflow id="211" from="pool_layer_relu1_inp_1" to="temp_V" fromId="56" toId="59">
</dataflow>
<dataflow id="212" from="temp_V" to="tmp_77" fromId="59" toId="60">
</dataflow>
<dataflow id="214" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp_78" fromId="213" toId="61">
</dataflow>
<dataflow id="215" from="temp_V" to="tmp_78" fromId="59" toId="61">
</dataflow>
<dataflow id="217" from="StgValue_216" to="tmp_78" fromId="216" toId="61">
</dataflow>
<dataflow id="218" from="pool_layer_2_2_1_10_10_16_relu1_output_data_V" to="pool_layer_relu1_out" fromId="100" toId="62">
</dataflow>
<dataflow id="219" from="StgValue_128" to="pool_layer_relu1_out" fromId="128" toId="62">
</dataflow>
<dataflow id="220" from="tmp_4_i" to="pool_layer_relu1_out" fromId="55" toId="62">
</dataflow>
<dataflow id="221" from="tmp_78" to="temp_V_2" fromId="61" toId="63">
</dataflow>
<dataflow id="223" from="StgValue_222" to="temp_V_2" fromId="222" toId="63">
</dataflow>
<dataflow id="224" from="tmp_77" to="temp_V_2" fromId="60" toId="63">
</dataflow>
<dataflow id="225" from="temp_V_2" to="StgValue_64" fromId="63" toId="64">
</dataflow>
<dataflow id="226" from="pool_layer_relu1_out" to="StgValue_64" fromId="62" toId="64">
</dataflow>
<dataflow id="227" from="p_i0_2" to="p_i0_0_i1" fromId="70" toId="66">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="228" from="StgValue_79" to="p_i0_0_i1" fromId="79" toId="66">
<BackEdge/>
</dataflow>
<dataflow id="229" from="StgValue_108" to="p_i0_0_i1" fromId="108" toId="66">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="230" from="StgValue_34" to="p_i0_0_i1" fromId="34" toId="66">
</dataflow>
<dataflow id="231" from="p_i0_0_i1" to="p_i0_0_i1_cast3" fromId="66" toId="67">
</dataflow>
<dataflow id="232" from="p_i0_0_i1" to="tmp_s" fromId="66" toId="68">
</dataflow>
<dataflow id="233" from="StgValue_115" to="tmp_s" fromId="115" toId="68">
</dataflow>
<dataflow id="234" from="_ssdm_op_SpecLoopTripCount" to="empty_94" fromId="117" toId="69">
</dataflow>
<dataflow id="235" from="StgValue_119" to="empty_94" fromId="119" toId="69">
</dataflow>
<dataflow id="236" from="StgValue_119" to="empty_94" fromId="119" toId="69">
</dataflow>
<dataflow id="237" from="StgValue_119" to="empty_94" fromId="119" toId="69">
</dataflow>
<dataflow id="238" from="p_i0_0_i1" to="p_i0_2" fromId="66" toId="70">
</dataflow>
<dataflow id="239" from="StgValue_124" to="p_i0_2" fromId="124" toId="70">
</dataflow>
<dataflow id="240" from="tmp_s" to="StgValue_71" fromId="68" toId="71">
</dataflow>
<dataflow id="241" from="pool_layer_2_2_1_10_10_16_relu1_output_data_V" to="pool_layer_relu1_out_1" fromId="100" toId="72">
</dataflow>
<dataflow id="242" from="StgValue_128" to="pool_layer_relu1_out_1" fromId="128" toId="72">
</dataflow>
<dataflow id="243" from="p_i0_0_i1_cast3" to="pool_layer_relu1_out_1" fromId="67" toId="72">
</dataflow>
<dataflow id="244" from="pool_layer_relu1_out_1" to="pool_layer_relu1_out_2" fromId="72" toId="73">
</dataflow>
<dataflow id="245" from="pool_layer_relu1_out_1" to="pool_layer_relu1_out_2" fromId="72" toId="75">
</dataflow>
<dataflow id="246" from="pool_layer_relu1_out_2" to="extLd" fromId="75" toId="76">
</dataflow>
<dataflow id="247" from="pool_layer_2_2_1_10_10_16_output_data_V" to="pool_layer_output_d_2" fromId="98" toId="77">
</dataflow>
<dataflow id="248" from="StgValue_128" to="pool_layer_output_d_2" fromId="128" toId="77">
</dataflow>
<dataflow id="249" from="p_i0_0_i1_cast3" to="pool_layer_output_d_2" fromId="67" toId="77">
</dataflow>
<dataflow id="250" from="extLd" to="StgValue_78" fromId="76" toId="78">
</dataflow>
<dataflow id="251" from="pool_layer_output_d_2" to="StgValue_78" fromId="77" toId="78">
</dataflow>
<dataflow id="252" from="tmp" to="StgValue_3" fromId="16" toId="3">
</dataflow>
<dataflow id="253" from="exitcond1_i" to="StgValue_5" fromId="29" toId="5">
</dataflow>
<dataflow id="254" from="exitcond2_i" to="StgValue_6" fromId="37" toId="6">
</dataflow>
<dataflow id="255" from="exitcond_i" to="StgValue_7" fromId="48" toId="7">
</dataflow>
<dataflow id="256" from="tmp_s" to="StgValue_9" fromId="68" toId="9">
</dataflow>
</dataflows>


</stg>
