// Seed: 1704558569
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 ();
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    input supply0 id_0,
    output supply0 id_1,
    input supply1 id_2,
    output supply0 id_3,
    input tri1 id_4,
    output supply1 id_5
);
  wire id_7;
  assign module_3.id_0 = 0;
endmodule
module module_3 (
    input  tri1 id_0,
    output tri  id_1,
    output tri0 id_2
);
  assign id_1 = -1;
  module_2 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1
  );
endmodule
