// Seed: 639321084
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_1;
endmodule
module module_1 (
    output tri0  id_0,
    input  wor   id_1,
    input  uwire id_2,
    input  tri1  id_3,
    input  wand  id_4,
    input  tri0  id_5,
    input  tri0  id_6
);
  wire id_8;
  module_0(
      id_8, id_8, id_8, id_8
  );
endmodule
module module_2 (
    output wor id_0,
    output wand id_1,
    input supply1 id_2,
    input supply0 id_3,
    output tri0 id_4
    , id_9,
    output supply1 id_5,
    input tri1 id_6,
    input tri id_7
);
  assign id_5 = id_2;
  xnor (id_0, id_3, id_2, id_7, id_6);
  module_0(
      id_9, id_9, id_9, id_9
  ); id_10(
      .id_0(id_6), .id_1(""), .id_2(1 - id_6)
  );
  wire id_11;
  tri0 id_12 = id_3;
endmodule
