

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                 2700 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               48e293453df1fbca85f95b4ef3d81d0c  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Extracting PTX file and ptxas options    1: mri-gridding.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: mri-gridding.2.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Extracting specific PTX file named mri-gridding.1.sm_70.ptx 
Extracting specific PTX file named mri-gridding.2.sm_70.ptx 
EExtracting PTX file and ptxas options    3: mri-gridding.3.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    4: mri-gridding.4.sm_70.ptx -arch=sm_70
xtracting specific PTX file named mri-gridding.3.sm_70.ptx 
Extracting specific PTX file named mri-gridding.4.sm_70.ptx 
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404c94, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: allocating constant region for "cutoff2_c" from 0x100 to 0x104 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "cutoff_c" from 0x104 to 0x108 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "gridSize_c" from 0x180 to 0x18c (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "size_xy_c" from 0x18c to 0x190 (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "_1overCutoff2_c" from 0x190 to 0x194 (global memory space) 5
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x200 to 0x4000200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000200 to 0x4400200 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14reorder_kerneliPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ12gridding_GPUP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot10" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZZ17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot11" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZZ17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: allocating shared region for "s_data" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14scan_L1_kerneljPjS_E6s_data" from 0x0 to 0x1110 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14scan_L1_kerneljPjS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18scan_inter1_kernelPjj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18scan_inter2_kernelPjj'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10uniformAddjPjS_E3uni" from 0x0 to 0x4 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10uniformAddjPjS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "NVM_log1" from 0x4400200 to 0x8400200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log2" from 0x8400200 to 0xc400200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log3" from 0xc400200 to 0x10400200 (global memory space)
GPGPU-Sim PTX: Warning NVM_flag was declared previous at mri-gridding.2.sm_70.ptx:20 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_ZZ9splitSortiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ9splitSortiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z9splitSortiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmoiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmoiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmoiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmqiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmqiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmqiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmuiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmuiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmuiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmwiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmwiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmwiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm1iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm1iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm1iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm2iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm2iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm2iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmbiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmbiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmbiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmdiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmdiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmdiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmbiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmbiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmbiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmdiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmdiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmdiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmoiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmoiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmoiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmqiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmqiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmqiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmuiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmuiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmuiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmwiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmwiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmwiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm1iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm1iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm1iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm2iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm2iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm2iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmgiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmgiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmgiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm3iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm3iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm3iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm4iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm4iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm4iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmiiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmiiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmiiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm5iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm5iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm5iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm6iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm6iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm6iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmgiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmgiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmgiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm3iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm3iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm3iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm4iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm4iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm4iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmiiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmiiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmiiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm6iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm6iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm6iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm5iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm5iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm5iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitRearrangeiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitRearrangeiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitRearrangeiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=71303168, cmem=28
GPGPU-Sim PTX: Kernel '_Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff' : regs=40, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff' : regs=40, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff' : regs=39, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z14reorder_kerneliPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z10uniformAddjPjS_' : regs=8, lmem=0, smem=16, cmem=376
GPGPU-Sim PTX: Kernel '_Z18scan_inter2_kernelPjj' : regs=19, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z18scan_inter1_kernelPjj' : regs=20, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z14scan_L1_kerneljPjS_' : regs=22, lmem=0, smem=4368, cmem=376
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z14splitRearrangeiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm5iiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm6iiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmiiiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm4iiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm3iiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmgiiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm6iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm5iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmiiiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm4iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm3iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmgiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm2iiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm1iiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmwiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmuiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmqiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmoiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmdiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmbiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmdiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmbiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm2iiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm1iiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmwiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmuiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmqiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmoiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z9splitSortiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404aee, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404948, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_ : hostFun 0x0x4047b2, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_ : hostFun 0x0x40463d, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_ : hostFun 0x0x4044c8, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_ : hostFun 0x0x404353, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_ : hostFun 0x0x4041de, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14reorder_kerneliPjP20ReconstructionSampleS1_ : hostFun 0x0x404069, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403ede, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403ce5, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403aec, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c470; deviceAddress = cutoff2_c; deviceName = cutoff2_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant cutoff2_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c474; deviceAddress = cutoff_c; deviceName = cutoff_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant cutoff_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c478; deviceAddress = gridSize_c; deviceName = gridSize_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 12 bytes
GPGPU-Sim PTX registering constant gridSize_c (12 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c484; deviceAddress = size_xy_c; deviceName = size_xy_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant size_xy_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c488; deviceAddress = _1overCutoff2_c; deviceName = _1overCutoff2_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant _1overCutoff2_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c4a0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x461c4a0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z10uniformAddjPjS_ : hostFun 0x0x405ec1, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z18scan_inter2_kernelPjj : hostFun 0x0x405d6f, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z18scan_inter1_kernelPjj : hostFun 0x0x405c33, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z14scan_L1_kerneljPjS_ : hostFun 0x0x405aef, fat_cubin_handle = 3
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitRearrangeiiPjS_S_S_S_ : hostFun 0x0x40a3f5, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm5iiPjS_S_S_S_ : hostFun 0x0x40a1fd, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm6iiPjS_S_S_S_ : hostFun 0x0x40a005, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmiiiPjS_S_S_S_ : hostFun 0x0x409e0d, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm4iiPjS_S_S_S_ : hostFun 0x0x409c15, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm3iiPjS_S_S_S_ : hostFun 0x0x409a1d, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmgiiPjS_S_S_S_ : hostFun 0x0x409825, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm6iiPjS_S_ : hostFun 0x0x40963a, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm5iiPjS_S_ : hostFun 0x0x4094a4, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmiiiPjS_S_ : hostFun 0x0x40930e, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm4iiPjS_S_ : hostFun 0x0x409178, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm3iiPjS_S_ : hostFun 0x0x408fe2, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmgiiPjS_S_ : hostFun 0x0x408e4c, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm2iiPjS_S_S_S_ : hostFun 0x0x408ca9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm1iiPjS_S_S_S_ : hostFun 0x0x408ab1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmwiiPjS_S_S_S_ : hostFun 0x0x4088b9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmuiiPjS_S_S_S_ : hostFun 0x0x4086c1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmqiiPjS_S_S_S_ : hostFun 0x0x4084c9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmoiiPjS_S_S_S_ : hostFun 0x0x4082d1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmdiiPjS_S_S_S_ : hostFun 0x0x4080d9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmbiiPjS_S_S_S_ : hostFun 0x0x407ee1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmdiiPjS_S_ : hostFun 0x0x407cf6, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmbiiPjS_S_ : hostFun 0x0x407b60, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm2iiPjS_S_ : hostFun 0x0x4079ca, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm1iiPjS_S_ : hostFun 0x0x407834, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmwiiPjS_S_ : hostFun 0x0x40769e, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmuiiPjS_S_ : hostFun 0x0x407508, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmqiiPjS_S_ : hostFun 0x0x407372, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmoiiPjS_S_ : hostFun 0x0x4071dc, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z9splitSortiiPjS_S_ : hostFun 0x0x407046, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x4a1c580; deviceAddress = NVM_log1; deviceName = NVM_log1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log1 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x8a1c580; deviceAddress = NVM_log2; deviceName = NVM_log2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log2 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0xca1c580; deviceAddress = NVM_log3; deviceName = NVM_log3
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log3 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x10a1c580; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping

Reading parameters
  Total amount of GPU memory: 2147483648 bytes
  Number of samples = 2655910
  Grid Size = 256x256x256
  Input Matrix Size = 60x60x60
  Recon Matrix Size = 60x60x60
  Kernel Width = 5.000000
  KMax = 150.00 150.00 150.00
  Oversampling = 5.000000
  GPU Binsize = 32
  Use LUT = Yes
Reading input data from files
Generating Look-Up Table
Running gold version
Running CUDA version
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c470
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c470
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c470
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol cutoff2_c+0 @0x100 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c474
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c474
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c474
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol cutoff_c+0 @0x104 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c478
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c478
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c478
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 12 bytes  to  symbol gridSize_c+0 @0x180 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c484
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c484
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c484
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol size_xy_c+0 @0x18c ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c488
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c488
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c488
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol _1overCutoff2_c+0 @0x190 ...
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0d80579c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0d805798..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0d805790..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0d805788..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0d805780..

GPGPU-Sim PTX: cudaLaunch for 0x0x40769e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14splitSort_nvmwiiPjS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z14splitSort_nvmwiiPjS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14splitSort_nvmwiiPjS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14splitSort_nvmwiiPjS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14splitSort_nvmwiiPjS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14splitSort_nvmwiiPjS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z14splitSort_nvmwiiPjS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7c70 (mri-gridding.4.sm_70.ptx:1874) @%p1 bra BB4_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ca0 (mri-gridding.4.sm_70.ptx:1883) shl.b32 %r83, %r3, 2;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x7cc0 (mri-gridding.4.sm_70.ptx:1887) @%p2 bra BB4_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7cd8 (mri-gridding.4.sm_70.ptx:1893) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x8178 (mri-gridding.4.sm_70.ptx:2043) @%p3 bra BB4_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8268 (mri-gridding.4.sm_70.ptx:2080) setp.ne.s32%p6, %r3, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x8190 (mri-gridding.4.sm_70.ptx:2048) @%p4 bra BB4_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8248 (mri-gridding.4.sm_70.ptx:2074) shl.b32 %r315, %r315, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x8260 (mri-gridding.4.sm_70.ptx:2077) @%p5 bra BB4_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8268 (mri-gridding.4.sm_70.ptx:2080) setp.ne.s32%p6, %r3, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x8270 (mri-gridding.4.sm_70.ptx:2081) @%p6 bra BB4_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82a8 (mri-gridding.4.sm_70.ptx:2091) mov.u32 %r316, %r87;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x82b0 (mri-gridding.4.sm_70.ptx:2092) @%p3 bra BB4_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83b0 (mri-gridding.4.sm_70.ptx:2131) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x82d0 (mri-gridding.4.sm_70.ptx:2098) @%p8 bra BB4_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8398 (mri-gridding.4.sm_70.ptx:2126) shl.b32 %r316, %r316, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x83a8 (mri-gridding.4.sm_70.ptx:2128) @%p9 bra BB4_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83b0 (mri-gridding.4.sm_70.ptx:2131) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x8530 (mri-gridding.4.sm_70.ptx:2179) @%p14 bra BB4_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8538 (mri-gridding.4.sm_70.ptx:2181) @%p1 bra BB4_18;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x8538 (mri-gridding.4.sm_70.ptx:2181) @%p1 bra BB4_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8600 (mri-gridding.4.sm_70.ptx:2209) mov.u32 %r274, %nctaid.x;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x8610 (mri-gridding.4.sm_70.ptx:2211) @%p2 bra BB4_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8638 (mri-gridding.4.sm_70.ptx:2219) add.s32 %r285, %r310, %r2;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14splitSort_nvmwiiPjS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14splitSort_nvmwiiPjS_S_'.
GPGPU-Sim PTX: pushing kernel '_Z14splitSort_nvmwiiPjS_S_' to stream 0, gridDim= (2594,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 96KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z14splitSort_nvmwiiPjS_S_'
Destroy streams for kernel 1: size 0
kernel_name = _Z14splitSort_nvmwiiPjS_S_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 389908
gpu_sim_insn = 984565942
gpu_ipc =    2525.1238
gpu_tot_sim_cycle = 389908
gpu_tot_sim_insn = 984565942
gpu_tot_ipc =    2525.1238
gpu_tot_issued_cta = 2594
gpu_occupancy = 59.3278% 
gpu_tot_occupancy = 59.3278% 
max_total_param_size = 0
gpu_stall_dramfull = 25477
gpu_stall_icnt2sh    = 12009
partiton_level_parallism =      20.1687
partiton_level_parallism_total  =      20.1687
partiton_level_parallism_util =      23.8564
partiton_level_parallism_util_total  =      23.8564
L2_BW  =     730.5925 GB/Sec
L2_BW_total  =     730.5925 GB/Sec
gpu_total_sim_rate=250972
############## bottleneck_stats #############
cycles: core 389908, icnt 389908, l2 389908, dram 292775
gpu_ipc	2525.124
gpu_tot_issued_cta = 2594, average cycles = 150
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 663978 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 408311 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.268	80
L1D data util	0.429	80	0.437	2
L1D tag util	0.129	80	0.133	61
L2 data util	0.344	64	0.354	53
L2 tag util	0.262	64	0.271	49
n_l2_access	 6536560
icnt s2m util	0.000	0	0.000	49	flits per packet: -nan
icnt m2s util	0.000	0	0.000	49	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.185	32	0.190	11

latency_l1_hit:	14049112, num_l1_reqs:	26007
L1 hit latency:	540
latency_l2_hit:	156209614, num_l2_reqs:	5729577
L2 hit latency:	776
latency_dram:	1118279165, num_dram_reqs:	780434
DRAM latency:	1432

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.859
smem size	0.228
thread slot	0.625
TB slot    	0.156
L1I tag util	0.599	80	0.609	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.144	80	0.147	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.144	80	0.147	0

smem port	0.603	80

n_reg_bank	16
reg port	0.141	16	0.225	3
L1D tag util	0.129	80	0.133	61
L1D fill util	0.021	80	0.022	0
n_l1d_mshr	4096
L1D mshr util	0.008	80
n_l1d_missq	16
L1D missq util	0.031	80
L1D hit rate	0.006
L1D miss rate	0.831
L1D rsfail rate	0.163
L2 tag util	0.262	64	0.271	49
L2 fill util	0.027	64	0.027	1
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.085	64	0.086	7
L2 missq util	0.002	64	0.002	57
L2 hit rate	0.881
L2 miss rate	0.119
L2 rsfail rate	0.000

dram activity	0.416	32	0.432	23

load trans eff	0.250
load trans sz	32.000
load_useful_bytes 5311824, load_transaction_bytes 21247296, icnt_m2s_bytes 0
n_gmem_load_insns 41500, n_gmem_load_accesses 663978
n_smem_access_insn 3937719, n_smem_accesses 18796160

tmp_counter/12	0.316

run 0.046, fetch 0.001, sync 0.590, control 0.004, data 0.343, struct 0.016
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 6873
	L1D_cache_core[1]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 7467
	L1D_cache_core[2]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 5039
	L1D_cache_core[3]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 5359
	L1D_cache_core[4]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 7486
	L1D_cache_core[5]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 7038
	L1D_cache_core[6]: Access = 42768, Miss = 42463, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 5759
	L1D_cache_core[7]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 5692
	L1D_cache_core[8]: Access = 42768, Miss = 42489, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 6467
	L1D_cache_core[9]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 7683
	L1D_cache_core[10]: Access = 42768, Miss = 42434, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 7020
	L1D_cache_core[11]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 6945
	L1D_cache_core[12]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 7285
	L1D_cache_core[13]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 7436
	L1D_cache_core[14]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 7120
	L1D_cache_core[15]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 7128
	L1D_cache_core[16]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 6608
	L1D_cache_core[17]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 7301
	L1D_cache_core[18]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 6889
	L1D_cache_core[19]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 6998
	L1D_cache_core[20]: Access = 42768, Miss = 42407, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 7014
	L1D_cache_core[21]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 7183
	L1D_cache_core[22]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 7217
	L1D_cache_core[23]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 7387
	L1D_cache_core[24]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 7492
	L1D_cache_core[25]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 7648
	L1D_cache_core[26]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 7099
	L1D_cache_core[27]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 7099
	L1D_cache_core[28]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 8031
	L1D_cache_core[29]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 7749
	L1D_cache_core[30]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 6690
	L1D_cache_core[31]: Access = 42768, Miss = 42488, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 6987
	L1D_cache_core[32]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 7775
	L1D_cache_core[33]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 8766
	L1D_cache_core[34]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 7076
	L1D_cache_core[35]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 7858
	L1D_cache_core[36]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 7694
	L1D_cache_core[37]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 8427
	L1D_cache_core[38]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 7435
	L1D_cache_core[39]: Access = 42338, Miss = 41954, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 7599
	L1D_cache_core[40]: Access = 41472, Miss = 41136, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 8216
	L1D_cache_core[41]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 8770
	L1D_cache_core[42]: Access = 41472, Miss = 41114, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 7606
	L1D_cache_core[43]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 8320
	L1D_cache_core[44]: Access = 42768, Miss = 42385, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 7652
	L1D_cache_core[45]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 8758
	L1D_cache_core[46]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 9987
	L1D_cache_core[47]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 8391
	L1D_cache_core[48]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 8938
	L1D_cache_core[49]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 9569
	L1D_cache_core[50]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 9497
	L1D_cache_core[51]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 9102
	L1D_cache_core[52]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 9183
	L1D_cache_core[53]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 10225
	L1D_cache_core[54]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 10137
	L1D_cache_core[55]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 8499
	L1D_cache_core[56]: Access = 41472, Miss = 41145, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 9659
	L1D_cache_core[57]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 9957
	L1D_cache_core[58]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 9278
	L1D_cache_core[59]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 8656
	L1D_cache_core[60]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 9048
	L1D_cache_core[61]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 10396
	L1D_cache_core[62]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 9086
	L1D_cache_core[63]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 9210
	L1D_cache_core[64]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 9412
	L1D_cache_core[65]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 9257
	L1D_cache_core[66]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 9552
	L1D_cache_core[67]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 9222
	L1D_cache_core[68]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 8751
	L1D_cache_core[69]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 9750
	L1D_cache_core[70]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 9145
	L1D_cache_core[71]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 8716
	L1D_cache_core[72]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 9447
	L1D_cache_core[73]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 9870
	L1D_cache_core[74]: Access = 41472, Miss = 41213, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 9554
	L1D_cache_core[75]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 9000
	L1D_cache_core[76]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 9353
	L1D_cache_core[77]: Access = 41472, Miss = 41072, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 10041
	L1D_cache_core[78]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 9576
	L1D_cache_core[79]: Access = 41472, Miss = 41103, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 8935
	L1D_total_cache_accesses = 3361394
	L1D_total_cache_misses = 3335387
	L1D_total_cache_miss_rate = 0.9923
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 653540
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.022
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 663978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 600731
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26007
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2671409
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 52809
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 663978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2697416

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 600731
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 52809
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
19852, 11914, 10626, 10626, 9338, 9338, 9338, 9338, 19852, 11914, 10626, 10626, 9338, 9338, 9338, 9338, 19852, 11914, 10626, 10626, 9338, 9338, 9338, 9338, 17016, 10212, 9108, 9108, 8004, 8004, 8004, 8004, 17016, 10212, 9108, 9108, 8004, 8004, 8004, 8004, 
gpgpu_n_tot_thrd_icount = 1071631424
gpgpu_n_tot_w_icount = 33488482
gpgpu_n_stall_shd_mem = 24195534
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 663978
gpgpu_n_mem_write_global = 7199976
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1327956
gpgpu_n_store_insn = 11993008
gpgpu_n_shmem_insn = 114251096
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3320320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14858441
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3776565
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4295070
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:54644757	W0_Idle:5017700	W0_Scoreboard:28582213	W1:539552	W2:477296	W3:0	W4:477296	W5:0	W6:0	W7:0	W8:477296	W9:0	W10:29	W11:0	W12:0	W13:0	W14:0	W15:0	W16:492860	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:31024153
single_issue_nums: WS0:10816980	WS1:7875384	WS2:7398059	WS3:7398059	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5311824 {8:663978,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 143917120 {8:4502560,40:2697416,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26559120 {40:663978,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 57599808 {8:7199976,}
maxmflatency = 8844 
max_icnt2mem_latency = 8193 
maxmrqlatency = 472 
max_icnt2sh_latency = 1204 
averagemflatency = 877 
avg_icnt2mem_latency = 494 
avg_mrq_latency = 32 
avg_icnt2sh_latency = 64 
mrq_lat_table:166861 	114976 	73526 	90350 	189438 	274049 	133972 	28252 	865 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	430799 	1321562 	4091621 	1849410 	119773 	48696 	2093 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	150213 	123500 	99889 	376629 	545628 	776983 	1027464 	1373521 	2851917 	462999 	30556 	44639 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1387183 	1019184 	1180152 	1229023 	1082801 	874801 	608896 	328053 	152862 	999 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	34 	58 	491 	69 	8 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        95        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        95        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        66        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        99        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        72        98        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        72        97        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        70        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        72        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        72        64 
dram[18]:        64        64        64        64        72        64        64        64        64        64        64        64        64        64        98        64 
dram[19]:        64        64        64        64        72        64        64        64        64        64        64        64        64        64        71        64 
dram[20]:        64        64        72        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        72        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        96        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64       101        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        99        64        89        92 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        74 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     36123     35089     36732     37840     39864     40270     42340     41830     44777     44317     31137     32406     31896     31243     33612     33257 
dram[1]:     36270     34879     36654     37966     39854     40743     42844     42632     44958     45172     31138     31952     31749     31624     30185     34034 
dram[2]:     36315     34982     34422     35107     39733     40579     42759     42528     45007     45242     31137     32040     31757     31717     32329     34292 
dram[3]:     36441     35143     34414     35292     39759     40465     42917     42941     45043     45249     31157     32143     31992     31721     33678     31321 
dram[4]:     35720     35764     35260     35568     39641     40288     42775     43315     44350     45776     31300     32298     31946     32084     33884     33165 
dram[5]:     35673     35907     34701     35892     39635     40310     42761     43398     44343     44770     31314     32246     31952     32078     33706     34590 
dram[6]:     35874     35437     34720     35651     39762     40395     43133     43225     44791     44902     31278     32126     31899     31713     33003     34670 
dram[7]:     35759     36009     34700     35689     39763     40374     43130     43277     44811     44939     31279     32149     31896     31716     33589     34557 
dram[8]:     35729     36228     34547     35898     39628     40326     42387     43282     44320     44434     31046     32270     31517     31441     33477     34542 
dram[9]:     36212     34995     36365     37880     39607     40632     42326     41789     44334     43936     31032     31953     31689     31449     33476     33864 
dram[10]:     36204     34955     34677     37940     39704     40501     42576     41652     44484     44225     31271     31988     31623     31655     33313     30342 
dram[11]:     36249     34980     34687     35100     39707     40449     42823     42113     44374     44621     30624     32036     31576     31382     33312     34450 
dram[12]:     53047     54290     52952     55440     40902     40684     42523     42185     45381     44895     46737     46819     49707     48270     34463     39959 
dram[13]:     34703     36311     36954     38026     40231     40561     42349     41980     44983     44570     31760     32085     32100     32697     34363     36356 
dram[14]:     34969     36144     36364     37360     40204     40803     42310     41858     45755     44366     31719     31724     32530     32429     34393     30230 
dram[15]:     34740     36143     36276     37286     40176     40715     42393     41888     45846     44423     31797     31672     32352     32357     34108     33614 
dram[16]:     34654     36016     36267     37511     40201     40828     42376     41884     44823     44341     31488     31711     32384     31036     34071     35061 
dram[17]:     33521     36356     36296     38082     40210     40615     42771     42539     45381     44643     30872     32236     32111     32485     33600     35067 
dram[18]:     33513     36204     36431     37740     39837     40519     42756     42699     45409     45045     30921     32217     32097     32924     30255     35085 
dram[19]:     33628     36240     36541     37725     39830     40506     43317     42657     45515     45109     31254     32527     32201     33487     32429     35847 
dram[20]:     33821     36415     36586     37688     39700     40332     43388     43639     46057     45035     30876     31634     31988     32999     33647     30902 
dram[21]:     35108     36285     36510     37644     39708     40386     43203     42686     45483     45023     30853     31623     31939     33005     33916     31768 
dram[22]:     35003     36405     36473     37681     39788     40436     43275     42847     45653     45050     31407     32139     32017     33295     33507     34614 
dram[23]:     35016     36297     36399     37538     39783     40385     43262     42830     45690     45042     31447     32185     32055     31292     32889     35738 
dram[24]:     35054     36231     36543     37339     39715     40406     43022     42623     45823     44827     30938     31676     32243     33206     33401     35638 
dram[25]:     34823     36211     36355     37311     39683     40711     42310     42009     44337     44802     30536     31603     31916     32566     30057     34731 
dram[26]:     35034     36013     36352     37451     39747     40640     42246     42132     44467     44905     30500     31735     32033     32627     33379     34975 
dram[27]:     34786     36162     36412     37528     39755     40630     42366     42644     44941     44906     30747     31929     32107     32683     33501     30804 
dram[28]:     52418     53343     55712     39132     40247     40716     42233     43378     44733     45383     45679     46033     48642     49793     43509     33710 
dram[29]:     35537     37047     38394     37746     40182     40402     42114     43394     44366     45328     32557     31761     31661     32161     29868     34870 
dram[30]:     35391     36749     37905     37418     40275     39788     41867     43115     45096     45272     32522     31679     31365     31981     33274     34749 
dram[31]:     35168     36582     37857     37153     40327     39762     41832     43183     45262     45357     32462     31669     29929     31839     33109     34757 
average row accesses per activate:
dram[0]: 19.169811 17.367521 17.367521 16.000000 15.278195 17.669565 16.387096 15.630769 17.538462 16.236221 16.000000 15.478261 16.328466 14.202532 13.937853 12.781250 
dram[1]: 18.472727 16.126984 17.075630 15.278195 15.051852 17.220339 17.669565 15.511451 17.623932 16.109375 15.200000 16.558140 16.375000 18.344263 12.248756 11.013514 
dram[2]: 17.982302 17.367521 16.793388 15.751938 16.655737 17.220339 16.793388 15.393939 17.775862 15.984496 15.309353 17.508196 15.872340 15.900709 12.396985 11.542056 
dram[3]: 16.655737 16.793388 16.387096 15.278195 16.655737 18.142857 15.751938 16.126984 17.327730 15.388060 14.985915 16.430769 14.710526 13.699387 12.088670 14.502958 
dram[4]: 16.655737 16.793388 16.000000 14.724638 16.387096 17.824562 15.511451 15.630769 16.901640 15.984496 14.675862 15.705882 15.335616 14.750000 12.505051 12.711340 
dram[5]: 16.793388 17.220339 16.256001 14.941176 15.511451 16.933332 16.000000 14.941176 15.503759 15.740458 14.378378 14.240000 15.238095 17.468750 11.980392 12.371860 
dram[6]: 17.982302 16.655737 17.517241 15.164179 15.751938 18.472727 16.000000 15.751938 17.474577 15.984496 14.476191 14.937063 15.448276 15.148648 11.789474 11.627358 
dram[7]: 17.220339 16.655737 16.520325 14.832117 15.875000 18.472727 16.256001 15.875000 17.327730 16.365080 15.532846 15.148936 15.985714 15.321918 12.507614 13.360656 
dram[8]: 18.642202 16.256001 17.220339 15.164179 16.520325 18.990654 15.511451 16.126984 16.764227 15.861539 14.777778 15.591241 15.162162 15.013423 13.031579 11.912621 
dram[9]: 17.367521 16.933332 17.669565 15.630769 16.793388 17.220339 17.220339 16.387096 17.041323 16.236221 15.647058 15.822222 15.971429 16.555555 11.625592 14.562130 
dram[10]: 16.793388 16.933332 17.220339 15.751938 16.000000 18.642202 17.220339 15.751938 17.327730 15.861539 16.496124 15.822222 14.887417 15.907143 12.000000 11.301370 
dram[11]: 18.472727 16.387096 16.126984 15.875000 14.941176 17.824562 16.387096 15.278195 17.775862 16.236221 15.880597 14.937063 14.423077 16.909090 13.415300 12.265000 
dram[12]:  8.847059  8.795321  9.766233  9.115151  8.795321  8.847059  8.795321  9.341615  9.011765  8.666667  9.126437  9.612122  8.556123  8.888889  8.530973  9.142180 
dram[13]: 17.669565 17.517241 16.793388 15.393939 16.793388 16.520325 14.618705 16.933332 16.612904 16.496000 16.244274 16.290077 15.760564 17.582678 11.594339 13.309783 
dram[14]: 17.669565 17.220339 16.655737 15.278195 17.075630 17.669565 14.832117 15.875000 17.166666 15.984496 15.880597 16.542635 15.342465 15.858156 11.723809 11.625592 
dram[15]: 18.642202 17.824562 16.387096 15.511451 16.793388 17.075630 15.164179 15.630769 18.230089 15.503759 16.121212 16.415384 15.308219 15.328767 12.548717 12.625641 
dram[16]: 17.075630 18.472727 16.793388 15.164179 16.793388 17.075630 15.278195 15.511451 17.166666 15.161765 15.762963 16.290077 16.007143 15.393104 12.807292 11.608491 
dram[17]: 18.814816 17.367521 16.520325 14.941176 17.367521 16.387096 15.630769 14.941176 16.629032 16.496000 16.244274 17.209677 16.115108 14.993289 12.952632 12.720207 
dram[18]: 18.472727 17.517241 15.511451 15.511451 17.000000 15.875000 15.875000 15.051852 16.109375 16.901640 16.755905 17.072001 14.697369 15.711267 14.068966 10.977678 
dram[19]: 17.075630 17.220339 15.511451 15.278195 16.451612 15.278195 14.111111 15.278195 17.930435 16.109375 16.000000 16.542635 15.210884 16.210144 13.122340 12.772020 
dram[20]: 15.511451 17.075630 17.000000 15.751938 16.256001 14.832117 15.278195 15.630769 16.365080 16.629032 14.881119 16.415384 16.107914 14.229300 12.525510 12.836843 
dram[21]: 17.982302 16.793388 16.585365 14.832117 15.164179 15.164179 15.511451 15.164179 16.629032 17.327730 14.777778 16.936508 15.128378 15.513889 12.644330 12.024390 
dram[22]: 17.220339 17.517241 16.000000 15.393939 15.393939 15.751938 16.520325 16.126984 15.861539 16.901640 15.647058 16.290077 15.217687 13.832298 12.904762 10.785088 
dram[23]: 17.517241 16.520325 16.655737 16.000000 16.387096 15.875000 15.630769 14.832117 16.496000 16.496000 16.369230 16.166666 14.145570 13.664671 12.316583 12.957894 
dram[24]: 17.669565 16.387096 16.387096 16.520325 16.126984 16.000000 15.164179 14.411347 16.109375 16.629032 15.092198 16.415384 16.397058 14.398734 13.602210 12.910053 
dram[25]: 16.387096 17.075630 16.520325 15.630769 17.075630 16.520325 15.511451 14.724638 16.365080 16.496000 15.309353 16.803150 17.738094 15.547945 12.043902 12.034314 
dram[26]: 17.220339 17.075630 15.751938 15.511451 16.256001 16.520325 15.511451 14.309859 15.984496 17.327730 15.092198 17.349594 16.924242 13.871951 12.163366 13.915255 
dram[27]: 15.164179 16.933332 16.793388 15.751938 16.387096 17.075630 15.751938 14.618705 16.236221 16.496000 16.221375 15.814815 14.854304 12.483517 12.510204 12.947369 
dram[28]:  9.005988  8.497175  9.400000  9.341615  9.459120  8.449438  9.170732  9.005988  8.617977  8.715909  9.263158  8.910112  8.494898  9.631285  8.958139  9.307693 
dram[29]: 17.517241 17.669565 17.367521 14.618705 18.142857 16.256001 15.278195 15.511451 15.740458 17.930435 15.822222 15.940298 16.849625 15.153334 11.589622 12.305000 
dram[30]: 17.075630 17.982302 16.520325 14.832117 18.306307 15.511451 17.220339 14.724638 16.496000 17.183332 15.257143 15.705882 15.046980 14.024692 12.477158 12.826316 
dram[31]: 17.220339 17.517241 16.387096 15.630769 18.306307 15.630769 16.000000 15.511451 16.236221 16.629032 15.148936 16.687500 14.177216 12.752809 13.324325 12.441026 
average row locality = 1072289/71735 = 14.947920
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1280      1280      1280      1280      1280      1280      1280      1280      1296      1304      1344      1344      1328      1328      1280      1280 
dram[1]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[2]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[3]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[4]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[5]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[6]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[7]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[8]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[9]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[10]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[11]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[12]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[13]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[14]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[15]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[16]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[17]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[18]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[19]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[20]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[21]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[22]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1325      1280      1280 
dram[23]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[24]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[25]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[26]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[27]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1341      1344      1328      1320      1280      1280 
dram[28]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[29]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[30]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[31]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
total dram reads = 663978
bank skew: 1344/1280 = 1.05
chip skew: 20752/20741 = 1.00
number of total write accesses:
dram[0]:      2048      2048      2048      2048      2048      2048      2048      2048      2064      2072      2152      2172      2318      2324      2599      2606 
dram[1]:      2048      2048      2048      2048      2048      2048      2048      2048      2072      2072      2152      2172      2311      2318      2578      2586 
dram[2]:      2048      2048      2048      2048      2048      2048      2048      2048      2072      2072      2152      2172      2306      2322      2616      2618 
dram[3]:      2048      2048      2048      2048      2048      2048      2048      2048      2072      2072      2152      2172      2307      2311      2578      2598 
dram[4]:      2048      2048      2048      2048      2048      2048      2048      2048      2072      2072      2152      2172      2306      2333      2619      2596 
dram[5]:      2048      2048      2048      2048      2048      2048      2048      2048      2072      2072      2152      2172      2323      2305      2585      2598 
dram[6]:      2048      2048      2048      2048      2048      2048      2048      2048      2072      2072      2152      2172      2324      2316      2604      2611 
dram[7]:      2048      2048      2048      2048      2048      2048      2048      2048      2072      2072      2152      2172      2325      2309      2580      2595 
dram[8]:      2048      2048      2048      2048      2048      2048      2048      2048      2072      2072      2152      2172      2332      2315      2609      2584 
dram[9]:      2048      2048      2048      2048      2048      2048      2048      2048      2072      2072      2152      2172      2315      2326      2601      2598 
dram[10]:      2048      2048      2048      2048      2048      2048      2048      2048      2072      2072      2152      2172      2348      2290      2588      2589 
dram[11]:      2048      2048      2048      2048      2048      2048      2048      2048      2072      2072      2152      2172      2351      2304      2632      2603 
dram[12]:       896       896       896       896       896       896       896       896       912       920       976       968      1109      1092      1425      1436 
dram[13]:      2048      2048      2048      2048      2048      2048      2048      2048      2064      2072      2152      2164      2319      2302      2594      2614 
dram[14]:      2048      2048      2048      2048      2048      2048      2048      2048      2064      2072      2152      2164      2307      2302      2577      2599 
dram[15]:      2048      2048      2048      2048      2048      2048      2048      2048      2064      2072      2152      2164      2305      2313      2593      2589 
dram[16]:      2048      2048      2048      2048      2048      2048      2048      2048      2064      2072      2152      2164      2310      2306      2607      2578 
dram[17]:      2048      2048      2048      2048      2048      2048      2048      2048      2072      2072      2152      2164      2321      2303      2600      2605 
dram[18]:      2048      2048      2048      2048      2068      2048      2048      2048      2072      2072      2152      2164      2315      2308      2568      2588 
dram[19]:      2048      2048      2048      2048      2068      2048      2048      2048      2072      2072      2152      2164      2306      2314      2593      2613 
dram[20]:      2048      2048      2080      2048      2048      2048      2048      2048      2072      2072      2152      2164      2312      2312      2575      2567 
dram[21]:      2048      2048      2080      2048      2048      2048      2048      2048      2072      2072      2152      2164      2311      2318      2592      2596 
dram[22]:      2048      2048      2048      2048      2048      2048      2048      2048      2072      2072      2152      2164      2311      2290      2570      2576 
dram[23]:      2048      2048      2048      2048      2048      2048      2048      2048      2072      2072      2152      2164      2308      2386      2572      2620 
dram[24]:      2048      2048      2048      2048      2048      2048      2048      2048      2072      2072      2152      2164      2305      2360      2584      2578 
dram[25]:      2048      2048      2048      2048      2048      2048      2048      2048      2072      2072      2152      2164      2301      2374      2613      2574 
dram[26]:      2048      2048      2048      2048      2048      2048      2048      2048      2072      2072      2152      2164      2302      2375      2589      2613 
dram[27]:      2048      2048      2048      2048      2048      2048      2048      2048      2072      2072      2152      2168      2311      2364      2587      2580 
dram[28]:       896       896       896       896       896       896       896       896       920       920       960       968      1078      1166      1472      1461 
dram[29]:      2048      2048      2048      2048      2048      2048      2048      2048      2072      2072      2172      2172      2314      2341      2583      2587 
dram[30]:      2048      2048      2048      2048      2048      2048      2048      2048      2072      2072      2172      2172      2322      2354      2594      2585 
dram[31]:      2048      2048      2048      2048      2048      2048      2048      2048      2072      2072      2172      2172      2323      2357      2582      2558 
total dram writes = 1072472
bank skew: 2632/896 = 2.94
chip skew: 34742/16006 = 2.17
average mf latency per bank:
dram[0]:       9391      9571      3122      3215      3121      3099      3196      3193      3079      3172      2908      3022      3093      3296      3898      4227
dram[1]:       9448      9314      3061      3144      3137      3105      3267      3066      3127      3059      2996      2949      3126      3204      3657      3991
dram[2]:       9457      9353      3049      3197      3129      3069      3223      2951      3123      2948      2951      3018      3046      3258      3827      3888
dram[3]:       9482      9339      3089      3106      3128      2965      3186      2928      3056      2957      2899      2954      3002      3178      3919      3796
dram[4]:       9612      9807      3160      3374      3223      3283      3332      3187      3220      3168      3063      3157      3159      3325      4120      3955
dram[5]:       9719      9621      3234      3335      3249      3235      3371      3119      3255      3095      3066      3113      3181      3265      4120      3972
dram[6]:       9521      9762      3166      3292      3199      3197      3269      3127      3107      3109      2948      3095      3109      3287      3898      4233
dram[7]:       9436      9669      3125      3321      3218      3163      3298      2998      3120      3014      2954      3100      3144      3328      3897      4188
dram[8]:       9528      9549      3101      3331      3179      3195      3275      3013      3156      3021      3012      3032      3140      3255      3881      3939
dram[9]:       9644      9487      3130      3266      3136      3126      3305      2978      3230      2966      3102      3043      3282      3319      4088      3977
dram[10]:       9719      9463      3235      3265      3236      3174      3256      3077      3156      3040      3074      3003      3318      3190      4013      3735
dram[11]:       9715      9704      3244      3275      3227      3190      3334      3116      3214      3168      3143      3170      3362      3365      4012      4099
dram[12]:      11245     11224      2101      2165      2126      2109      2106      2097      2007      2027      1928      1993      2373      2274      3345      3451
dram[13]:       9375      9340      3100      3139      3107      3109      3084      2980      3002      3030      2873      3088      3151      3223      3951      4075
dram[14]:       9327      9464      3065      3152      3061      3076      2979      2925      2900      2969      2847      2989      2993      3206      3770      4025
dram[15]:       9321      9561      3039      3240      3090      3153      3043      2918      2927      2955      2808      2999      3005      3167      3947      4085
dram[16]:       9296      9354      3039      3194      3051      3162      3016      2958      2896      2935      2802      3002      2921      3239      3923      3796
dram[17]:       9305      9158      2993      3074      3083      3102      3174      3044      3069      2950      2900      2835      3091      3112      3908      3851
dram[18]:       9462      9322      3052      3085      3150      3135      3196      3096      3168      3011      2981      2872      3131      3123      3790      3887
dram[19]:       9377      9264      3039      3110      3118      3121      3165      3005      3041      2951      2856      2840      3018      3162      3849      3853
dram[20]:       9507      9404      3082      3196      3212      3187      3236      3093      3136      2978      3012      2969      3149      3275      3963      4024
dram[21]:       9602      9356      3095      3179      3226      3230      3236      3135      3211      3066      3088      3018      3174      3205      4193      3874
dram[22]:       9465      9484      3202      3176      3205      3231      3041      3162      2948      3109      2865      2983      3053      3186      4071      3927
dram[23]:       9607      9485      3188      3192      3308      3254      3305      3137      3180      3081      3050      2929      3139      3213      3994      4034
dram[24]:       9663      9441      3172      3233      3272      3199      3304      3085      3239      3038      3065      2961      3250      3313      4091      4018
dram[25]:       9793      9439      3253      3260      3269      3132      3287      2975      3207      2915      3050      2959      3194      3352      4038      4014
dram[26]:       9658      9526      3191      3279      3163      3207      3083      3065      3083      3041      3015      2983      3184      3346      4267      4016
dram[27]:       9647      9329      3142      3122      3218      3070      3273      2894      3193      2885      3071      2957      3180      3353      4304      3823
dram[28]:      11193     11172      2194      2150      2051      2089      2110      2101      2073      2043      1978      1925      2376      2586      3558      3429
dram[29]:       9396      9291      3206      3160      3076      3141      3077      3183      3051      3053      2977      2892      3201      3173      3974      3995
dram[30]:       9210      9415      3103      3122      2987      3065      2970      3252      2945      3043      2903      2922      3199      3298      3973      4122
dram[31]:       9390      9339      3199      3115      3049      3111      3079      3251      3085      3082      2882      2880      3045      3211      3816      3928
maximum mf latency per bank:
dram[0]:       6786      7021      6822      7030      6357      7344      6891      7991      8234      8076      8273      7997      5088      4983      5876      6015
dram[1]:       5692      6593      6293      6623      7540      7552      8391      8551      8311      8384      8216      8106      5147      5195      5379      5281
dram[2]:       5608      6030      6288      6064      7529      7561      8337      8492      8294      8367      8225      8122      5546      5516      6131      5531
dram[3]:       5991      6156      6170      6192      7379      7486      8007      8116      8318      8378      8329      8280      5869      6121      6269      5683
dram[4]:       6251      7124      7636      7786      7677      7798      8103      8120      8069      8106      6572      6213      5945      6249      5908      5779
dram[5]:       6501      7150      7613      7778      7715      7828      8237      8372      8239      8263      6747      6309      5744      5892      6475      5697
dram[6]:       6377      6961      6701      7135      7435      7450      8163      8247      8166      8230      7611      7451      5793      5958      6314      5671
dram[7]:       5861      6985      6628      7051      7417      7450      8110      8154      8103      8136      7679      7540      6039      6860      4835      4871
dram[8]:       6284      7135      7935      7898      7982      8011      8343      8318      8283      8232      6736      6403      6132      7016      5224      5274
dram[9]:       7597      7511      7955      7999      8027      8140      6611      6967      6848      6947      6898      6547      5088      5024      7119      6114
dram[10]:       7618      7395      7654      7653      7335      7761      6743      7062      7143      7032      7223      6849      3832      4088      7361      6108
dram[11]:       6947      7015      7220      7275      7256      7365      7692      7802      7696      7757      7164      6967      4559      4840      6919      5845
dram[12]:       6801      6444      6792      6479      6510      6483      7770      8190      7740      8235      7368      8175      4696      4912      6752      6011
dram[13]:       7598      7538      7629      7646      5780      6336      7155      8037      7603      8278      7560      8275      4562      4829      7125      6161
dram[14]:       7507      7413      7577      7448      6076      6820      7670      8566      8137      8615      8000      8572      4564      5354      7155      6239
dram[15]:       7196      6835      7322      6855      6018      6855      7777      8611      8131      8696      8049      8614      4639      5492      6994      6151
dram[16]:       7131      6745      7245      6766      6345      6535      7611      8163      7728      8413      7706      8361      4390      4984      6959      5934
dram[17]:       5718      5887      6761      6545      8633      7784      8844      8294      8644      8470      7741      8408      4899      5099      4507      5246
dram[18]:       5611      5873      6710      6078      8557      7781      8765      8423      8604      8510      7810      8472      5006      5545      5301      5691
dram[19]:       5985      6092      6425      6178      8179      7713      8274      8486      8511      8638      7998      8520      6163      5694      5819      5796
dram[20]:       5985      6380      7428      7885      8143      7913      8268      7838      8200      7744      6487      6729      6378      5399      5908      5779
dram[21]:       6473      6466      7312      7628      8523      7775      8665      7995      8547      8002      6120      6857      5982      5277      5889      5728
dram[22]:       6387      6288      6743      6928      8509      7744      8555      7943      8523      7946      7080      7878      6055      5085      5908      5690
dram[23]:       5797      5926      6661      6851      8449      7745      8480      7905      8475      7999      7153      7996      6417      6058      4835      4871
dram[24]:       6000      6400      7610      8190      8266      8216      8423      8136      8300      7853      6436      6904      6515      6213      5224      5274
dram[25]:       7364      7154      7546      7933      7531      7886      7163      6273      7114      7037      6027      7107      5088      5024      6213      5936
dram[26]:       7373      7098      7380      7587      7054      7638      7233      6682      7248      7339      6405      7468      3964      3699      6180      5956
dram[27]:       6743      6553      6877      7128      7689      7115      8041      7196      8032      7407      6450      7470      4604      4403      5942      5798
dram[28]:       6680      6427      6668      6449      7876      6832      8091      7356      8103      7963      7786      7877      4716      4856      6127      5844
dram[29]:       7536      7203      7618      7202      6984      5964      7460      6778      7956      8120      7922      8041      4690      4921      6288      5976
dram[30]:       7445      7140      7479      7150      7049      6137      7594      7406      8332      8398      8304      8327      5258      5281      6312      5956
dram[31]:       7017      6777      7042      6791      7181      6269      7849      7517      8354      8443      8354      8366      5420      5444      6138      5934
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292775 n_nop=234230 n_act=2148 n_pre=2132 n_ref_event=0 n_req=34036 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=34691 bw_util=0.1893
n_activity=139484 dram_eff=0.3974
bk0: 1280a 283127i bk1: 1280a 282228i bk2: 1280a 283462i bk3: 1280a 282679i bk4: 1280a 282820i bk5: 1280a 283209i bk6: 1280a 282815i bk7: 1280a 282756i bk8: 1296a 283541i bk9: 1304a 282888i bk10: 1344a 282626i bk11: 1344a 281750i bk12: 1328a 281480i bk13: 1328a 281345i bk14: 1280a 279905i bk15: 1280a 278257i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936890
Row_Buffer_Locality_read = 0.948033
Row_Buffer_Locality_write = 0.919500
Bank_Level_Parallism = 1.663708
Bank_Level_Parallism_Col = 1.566904
Bank_Level_Parallism_Ready = 1.126076
write_to_read_ratio_blp_rw_average = 0.602128
GrpLevelPara = 1.441540 

BW Util details:
bwutil = 0.189343 
total_CMD = 292775 
util_bw = 55435 
Wasted_Col = 54459 
Wasted_Row = 12452 
Idle = 170429 

BW Util Bottlenecks: 
RCDc_limit = 9279 
RCDWRc_limit = 7189 
WTRc_limit = 11886 
RTWc_limit = 14967 
CCDLc_limit = 36642 
rwq = 0 
CCDLc_limit_alone = 34251 
WTRc_limit_alone = 10127 
RTWc_limit_alone = 14335 

Commands details: 
total_CMD = 292775 
n_nop = 234230 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 34691 
n_act = 2148 
n_pre = 2132 
n_ref = 0 
n_req = 34036 
total_req = 55435 

Dual Bus Interface Util: 
issued_total_row = 4280 
issued_total_col = 55435 
Row_Bus_Util =  0.014619 
CoL_Bus_Util = 0.189343 
Either_Row_CoL_Bus_Util = 0.199966 
Issued_on_Two_Bus_Simul_Util = 0.003996 
issued_two_Eff = 0.019985 
queue_avg = 2.594323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=2.59432
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292775 n_nop=234264 n_act=2182 n_pre=2166 n_ref_event=0 n_req=34016 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=34645 bw_util=0.1892
n_activity=140192 dram_eff=0.3952
bk0: 1280a 283376i bk1: 1280a 282372i bk2: 1280a 282980i bk3: 1280a 282908i bk4: 1280a 282417i bk5: 1280a 282594i bk6: 1280a 283281i bk7: 1280a 283124i bk8: 1304a 282913i bk9: 1304a 282670i bk10: 1344a 281931i bk11: 1344a 282328i bk12: 1328a 281627i bk13: 1328a 282312i bk14: 1280a 280253i bk15: 1280a 278434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935854
Row_Buffer_Locality_read = 0.947668
Row_Buffer_Locality_write = 0.917370
Bank_Level_Parallism = 1.658311
Bank_Level_Parallism_Col = 1.557692
Bank_Level_Parallism_Ready = 1.128473
write_to_read_ratio_blp_rw_average = 0.605862
GrpLevelPara = 1.437545 

BW Util details:
bwutil = 0.189214 
total_CMD = 292775 
util_bw = 55397 
Wasted_Col = 54531 
Wasted_Row = 12423 
Idle = 170424 

BW Util Bottlenecks: 
RCDc_limit = 9280 
RCDWRc_limit = 7328 
WTRc_limit = 11526 
RTWc_limit = 14708 
CCDLc_limit = 36870 
rwq = 0 
CCDLc_limit_alone = 34487 
WTRc_limit_alone = 9664 
RTWc_limit_alone = 14187 

Commands details: 
total_CMD = 292775 
n_nop = 234264 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 34645 
n_act = 2182 
n_pre = 2166 
n_ref = 0 
n_req = 34016 
total_req = 55397 

Dual Bus Interface Util: 
issued_total_row = 4348 
issued_total_col = 55397 
Row_Bus_Util =  0.014851 
CoL_Bus_Util = 0.189214 
Either_Row_CoL_Bus_Util = 0.199850 
Issued_on_Two_Bus_Simul_Util = 0.004215 
issued_two_Eff = 0.021090 
queue_avg = 2.637647 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=2.63765
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292775 n_nop=234147 n_act=2174 n_pre=2158 n_ref_event=0 n_req=34061 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=34714 bw_util=0.1894
n_activity=140192 dram_eff=0.3956
bk0: 1280a 283526i bk1: 1280a 282844i bk2: 1280a 283186i bk3: 1280a 282740i bk4: 1280a 282821i bk5: 1280a 282761i bk6: 1280a 282844i bk7: 1280a 283054i bk8: 1304a 283194i bk9: 1304a 282607i bk10: 1344a 282146i bk11: 1344a 283032i bk12: 1328a 281989i bk13: 1328a 281509i bk14: 1280a 279696i bk15: 1280a 278171i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936173
Row_Buffer_Locality_read = 0.947812
Row_Buffer_Locality_write = 0.918025
Bank_Level_Parallism = 1.652451
Bank_Level_Parallism_Col = 1.550279
Bank_Level_Parallism_Ready = 1.129881
write_to_read_ratio_blp_rw_average = 0.597265
GrpLevelPara = 1.437934 

BW Util details:
bwutil = 0.189449 
total_CMD = 292775 
util_bw = 55466 
Wasted_Col = 54446 
Wasted_Row = 12537 
Idle = 170326 

BW Util Bottlenecks: 
RCDc_limit = 9342 
RCDWRc_limit = 7434 
WTRc_limit = 12010 
RTWc_limit = 13897 
CCDLc_limit = 36768 
rwq = 0 
CCDLc_limit_alone = 34371 
WTRc_limit_alone = 10126 
RTWc_limit_alone = 13384 

Commands details: 
total_CMD = 292775 
n_nop = 234147 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 34714 
n_act = 2174 
n_pre = 2158 
n_ref = 0 
n_req = 34061 
total_req = 55466 

Dual Bus Interface Util: 
issued_total_row = 4332 
issued_total_col = 55466 
Row_Bus_Util =  0.014796 
CoL_Bus_Util = 0.189449 
Either_Row_CoL_Bus_Util = 0.200249 
Issued_on_Two_Bus_Simul_Util = 0.003996 
issued_two_Eff = 0.019956 
queue_avg = 2.612566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=2.61257
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292775 n_nop=234258 n_act=2201 n_pre=2185 n_ref_event=0 n_req=34018 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=34646 bw_util=0.1892
n_activity=138685 dram_eff=0.3995
bk0: 1280a 282560i bk1: 1280a 282442i bk2: 1280a 283227i bk3: 1280a 282408i bk4: 1280a 282733i bk5: 1280a 283139i bk6: 1280a 282988i bk7: 1280a 283057i bk8: 1304a 283034i bk9: 1304a 282700i bk10: 1344a 282217i bk11: 1344a 282324i bk12: 1328a 282319i bk13: 1328a 280583i bk14: 1280a 279581i bk15: 1280a 278956i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935299
Row_Buffer_Locality_read = 0.947089
Row_Buffer_Locality_write = 0.916855
Bank_Level_Parallism = 1.686117
Bank_Level_Parallism_Col = 1.579336
Bank_Level_Parallism_Ready = 1.141882
write_to_read_ratio_blp_rw_average = 0.606997
GrpLevelPara = 1.471788 

BW Util details:
bwutil = 0.189217 
total_CMD = 292775 
util_bw = 55398 
Wasted_Col = 53469 
Wasted_Row = 12210 
Idle = 171698 

BW Util Bottlenecks: 
RCDc_limit = 9334 
RCDWRc_limit = 7239 
WTRc_limit = 11700 
RTWc_limit = 15327 
CCDLc_limit = 35659 
rwq = 0 
CCDLc_limit_alone = 33484 
WTRc_limit_alone = 10152 
RTWc_limit_alone = 14700 

Commands details: 
total_CMD = 292775 
n_nop = 234258 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 34646 
n_act = 2201 
n_pre = 2185 
n_ref = 0 
n_req = 34018 
total_req = 55398 

Dual Bus Interface Util: 
issued_total_row = 4386 
issued_total_col = 55398 
Row_Bus_Util =  0.014981 
CoL_Bus_Util = 0.189217 
Either_Row_CoL_Bus_Util = 0.199870 
Issued_on_Two_Bus_Simul_Util = 0.004328 
issued_two_Eff = 0.021652 
queue_avg = 2.705125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=2.70513
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292775 n_nop=234056 n_act=2229 n_pre=2213 n_ref_event=0 n_req=34067 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=34706 bw_util=0.1894
n_activity=142070 dram_eff=0.3904
bk0: 1280a 282498i bk1: 1280a 282957i bk2: 1280a 283163i bk3: 1280a 282921i bk4: 1280a 282904i bk5: 1280a 283305i bk6: 1280a 282540i bk7: 1280a 283125i bk8: 1304a 282830i bk9: 1304a 282873i bk10: 1344a 282023i bk11: 1344a 282937i bk12: 1328a 282276i bk13: 1328a 281566i bk14: 1280a 278490i bk15: 1280a 279302i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934570
Row_Buffer_Locality_read = 0.944150
Row_Buffer_Locality_write = 0.919640
Bank_Level_Parallism = 1.632530
Bank_Level_Parallism_Col = 1.534053
Bank_Level_Parallism_Ready = 1.120452
write_to_read_ratio_blp_rw_average = 0.600466
GrpLevelPara = 1.423046 

BW Util details:
bwutil = 0.189422 
total_CMD = 292775 
util_bw = 55458 
Wasted_Col = 55572 
Wasted_Row = 13168 
Idle = 168577 

BW Util Bottlenecks: 
RCDc_limit = 9884 
RCDWRc_limit = 7285 
WTRc_limit = 11332 
RTWc_limit = 14205 
CCDLc_limit = 37334 
rwq = 0 
CCDLc_limit_alone = 35116 
WTRc_limit_alone = 9687 
RTWc_limit_alone = 13632 

Commands details: 
total_CMD = 292775 
n_nop = 234056 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 34706 
n_act = 2229 
n_pre = 2213 
n_ref = 0 
n_req = 34067 
total_req = 55458 

Dual Bus Interface Util: 
issued_total_row = 4442 
issued_total_col = 55458 
Row_Bus_Util =  0.015172 
CoL_Bus_Util = 0.189422 
Either_Row_CoL_Bus_Util = 0.200560 
Issued_on_Two_Bus_Simul_Util = 0.004034 
issued_two_Eff = 0.020113 
queue_avg = 2.735842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=2.73584
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292775 n_nop=234067 n_act=2254 n_pre=2238 n_ref_event=0 n_req=34026 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=34663 bw_util=0.1893
n_activity=142894 dram_eff=0.3878
bk0: 1280a 282557i bk1: 1280a 282672i bk2: 1280a 283477i bk3: 1280a 282833i bk4: 1280a 283308i bk5: 1280a 282949i bk6: 1280a 282766i bk7: 1280a 283034i bk8: 1304a 282589i bk9: 1304a 282979i bk10: 1344a 282214i bk11: 1344a 282379i bk12: 1328a 282087i bk13: 1328a 282004i bk14: 1280a 278213i bk15: 1280a 279837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933757
Row_Buffer_Locality_read = 0.943427
Row_Buffer_Locality_write = 0.918638
Bank_Level_Parallism = 1.625504
Bank_Level_Parallism_Col = 1.527132
Bank_Level_Parallism_Ready = 1.125291
write_to_read_ratio_blp_rw_average = 0.596355
GrpLevelPara = 1.428086 

BW Util details:
bwutil = 0.189275 
total_CMD = 292775 
util_bw = 55415 
Wasted_Col = 56026 
Wasted_Row = 13153 
Idle = 168181 

BW Util Bottlenecks: 
RCDc_limit = 10171 
RCDWRc_limit = 7213 
WTRc_limit = 11081 
RTWc_limit = 14542 
CCDLc_limit = 37108 
rwq = 0 
CCDLc_limit_alone = 35251 
WTRc_limit_alone = 9737 
RTWc_limit_alone = 14029 

Commands details: 
total_CMD = 292775 
n_nop = 234067 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 34663 
n_act = 2254 
n_pre = 2238 
n_ref = 0 
n_req = 34026 
total_req = 55415 

Dual Bus Interface Util: 
issued_total_row = 4492 
issued_total_col = 55415 
Row_Bus_Util =  0.015343 
CoL_Bus_Util = 0.189275 
Either_Row_CoL_Bus_Util = 0.200523 
Issued_on_Two_Bus_Simul_Util = 0.004095 
issued_two_Eff = 0.020423 
queue_avg = 2.689864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.68986
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292775 n_nop=234024 n_act=2231 n_pre=2215 n_ref_event=0 n_req=34055 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=34707 bw_util=0.1894
n_activity=142847 dram_eff=0.3882
bk0: 1280a 282858i bk1: 1280a 283212i bk2: 1280a 283419i bk3: 1280a 282771i bk4: 1280a 282314i bk5: 1280a 283678i bk6: 1280a 283444i bk7: 1280a 283045i bk8: 1304a 283297i bk9: 1304a 282468i bk10: 1344a 282048i bk11: 1344a 282066i bk12: 1328a 281601i bk13: 1328a 282180i bk14: 1280a 278842i bk15: 1280a 278196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934488
Row_Buffer_Locality_read = 0.945692
Row_Buffer_Locality_write = 0.917011
Bank_Level_Parallism = 1.627396
Bank_Level_Parallism_Col = 1.527581
Bank_Level_Parallism_Ready = 1.111975
write_to_read_ratio_blp_rw_average = 0.594313
GrpLevelPara = 1.424901 

BW Util details:
bwutil = 0.189425 
total_CMD = 292775 
util_bw = 55459 
Wasted_Col = 56089 
Wasted_Row = 13201 
Idle = 168026 

BW Util Bottlenecks: 
RCDc_limit = 10035 
RCDWRc_limit = 7487 
WTRc_limit = 11738 
RTWc_limit = 14507 
CCDLc_limit = 37177 
rwq = 0 
CCDLc_limit_alone = 34959 
WTRc_limit_alone = 10085 
RTWc_limit_alone = 13942 

Commands details: 
total_CMD = 292775 
n_nop = 234024 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 34707 
n_act = 2231 
n_pre = 2215 
n_ref = 0 
n_req = 34055 
total_req = 55459 

Dual Bus Interface Util: 
issued_total_row = 4446 
issued_total_col = 55459 
Row_Bus_Util =  0.015186 
CoL_Bus_Util = 0.189425 
Either_Row_CoL_Bus_Util = 0.200669 
Issued_on_Two_Bus_Simul_Util = 0.003942 
issued_two_Eff = 0.019642 
queue_avg = 2.690886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=2.69089
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292775 n_nop=234141 n_act=2180 n_pre=2164 n_ref_event=0 n_req=34028 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=34661 bw_util=0.1893
n_activity=143080 dram_eff=0.3873
bk0: 1280a 283289i bk1: 1280a 283357i bk2: 1280a 282991i bk3: 1280a 282690i bk4: 1280a 282235i bk5: 1280a 283142i bk6: 1280a 283225i bk7: 1280a 282874i bk8: 1304a 283316i bk9: 1304a 282908i bk10: 1344a 282911i bk11: 1344a 281890i bk12: 1328a 281948i bk13: 1328a 281652i bk14: 1280a 279552i bk15: 1280a 278899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935935
Row_Buffer_Locality_read = 0.946559
Row_Buffer_Locality_write = 0.919328
Bank_Level_Parallism = 1.619453
Bank_Level_Parallism_Col = 1.526907
Bank_Level_Parallism_Ready = 1.111418
write_to_read_ratio_blp_rw_average = 0.596663
GrpLevelPara = 1.420914 

BW Util details:
bwutil = 0.189268 
total_CMD = 292775 
util_bw = 55413 
Wasted_Col = 55753 
Wasted_Row = 13289 
Idle = 168320 

BW Util Bottlenecks: 
RCDc_limit = 9861 
RCDWRc_limit = 7189 
WTRc_limit = 11390 
RTWc_limit = 14535 
CCDLc_limit = 37373 
rwq = 0 
CCDLc_limit_alone = 35181 
WTRc_limit_alone = 9805 
RTWc_limit_alone = 13928 

Commands details: 
total_CMD = 292775 
n_nop = 234141 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 34661 
n_act = 2180 
n_pre = 2164 
n_ref = 0 
n_req = 34028 
total_req = 55413 

Dual Bus Interface Util: 
issued_total_row = 4344 
issued_total_col = 55413 
Row_Bus_Util =  0.014837 
CoL_Bus_Util = 0.189268 
Either_Row_CoL_Bus_Util = 0.200270 
Issued_on_Two_Bus_Simul_Util = 0.003836 
issued_two_Eff = 0.019153 
queue_avg = 2.568741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=2.56874
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292775 n_nop=234057 n_act=2200 n_pre=2184 n_ref_event=0 n_req=34055 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=34692 bw_util=0.1894
n_activity=142893 dram_eff=0.388
bk0: 1280a 283164i bk1: 1280a 282630i bk2: 1280a 283308i bk3: 1280a 282756i bk4: 1280a 283146i bk5: 1280a 283812i bk6: 1280a 282633i bk7: 1280a 283047i bk8: 1304a 282709i bk9: 1304a 283123i bk10: 1344a 282605i bk11: 1344a 282453i bk12: 1328a 281873i bk13: 1328a 281949i bk14: 1280a 279765i bk15: 1280a 279114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935399
Row_Buffer_Locality_read = 0.946367
Row_Buffer_Locality_write = 0.918289
Bank_Level_Parallism = 1.606581
Bank_Level_Parallism_Col = 1.510802
Bank_Level_Parallism_Ready = 1.123855
write_to_read_ratio_blp_rw_average = 0.602596
GrpLevelPara = 1.413137 

BW Util details:
bwutil = 0.189374 
total_CMD = 292775 
util_bw = 55444 
Wasted_Col = 56019 
Wasted_Row = 13254 
Idle = 168058 

BW Util Bottlenecks: 
RCDc_limit = 9967 
RCDWRc_limit = 7324 
WTRc_limit = 10533 
RTWc_limit = 14679 
CCDLc_limit = 36865 
rwq = 0 
CCDLc_limit_alone = 34908 
WTRc_limit_alone = 9237 
RTWc_limit_alone = 14018 

Commands details: 
total_CMD = 292775 
n_nop = 234057 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 34692 
n_act = 2200 
n_pre = 2184 
n_ref = 0 
n_req = 34055 
total_req = 55444 

Dual Bus Interface Util: 
issued_total_row = 4384 
issued_total_col = 55444 
Row_Bus_Util =  0.014974 
CoL_Bus_Util = 0.189374 
Either_Row_CoL_Bus_Util = 0.200557 
Issued_on_Two_Bus_Simul_Util = 0.003791 
issued_two_Eff = 0.018904 
queue_avg = 2.667817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=2.66782
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292775 n_nop=234238 n_act=2137 n_pre=2121 n_ref_event=0 n_req=34029 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=34692 bw_util=0.1894
n_activity=140688 dram_eff=0.3941
bk0: 1280a 282414i bk1: 1280a 282584i bk2: 1280a 283469i bk3: 1280a 282974i bk4: 1280a 283289i bk5: 1280a 283568i bk6: 1280a 282390i bk7: 1280a 282952i bk8: 1304a 283251i bk9: 1304a 282916i bk10: 1344a 282248i bk11: 1344a 281861i bk12: 1328a 282300i bk13: 1328a 281490i bk14: 1280a 279037i bk15: 1280a 279468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937201
Row_Buffer_Locality_read = 0.947860
Row_Buffer_Locality_write = 0.920539
Bank_Level_Parallism = 1.655326
Bank_Level_Parallism_Col = 1.556228
Bank_Level_Parallism_Ready = 1.133630
write_to_read_ratio_blp_rw_average = 0.594946
GrpLevelPara = 1.435959 

BW Util details:
bwutil = 0.189374 
total_CMD = 292775 
util_bw = 55444 
Wasted_Col = 54562 
Wasted_Row = 12156 
Idle = 170613 

BW Util Bottlenecks: 
RCDc_limit = 9202 
RCDWRc_limit = 7173 
WTRc_limit = 11696 
RTWc_limit = 14244 
CCDLc_limit = 37103 
rwq = 0 
CCDLc_limit_alone = 34601 
WTRc_limit_alone = 9813 
RTWc_limit_alone = 13625 

Commands details: 
total_CMD = 292775 
n_nop = 234238 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 34692 
n_act = 2137 
n_pre = 2121 
n_ref = 0 
n_req = 34029 
total_req = 55444 

Dual Bus Interface Util: 
issued_total_row = 4258 
issued_total_col = 55444 
Row_Bus_Util =  0.014544 
CoL_Bus_Util = 0.189374 
Either_Row_CoL_Bus_Util = 0.199939 
Issued_on_Two_Bus_Simul_Util = 0.003979 
issued_two_Eff = 0.019902 
queue_avg = 2.677524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=2.67752
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292775 n_nop=234144 n_act=2199 n_pre=2183 n_ref_event=0 n_req=34054 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=34667 bw_util=0.1893
n_activity=139923 dram_eff=0.3961
bk0: 1280a 282799i bk1: 1280a 282977i bk2: 1280a 283550i bk3: 1280a 282898i bk4: 1280a 282115i bk5: 1280a 283366i bk6: 1280a 282394i bk7: 1280a 282984i bk8: 1304a 282473i bk9: 1304a 282747i bk10: 1344a 282041i bk11: 1344a 282353i bk12: 1328a 280982i bk13: 1328a 281792i bk14: 1280a 278602i bk15: 1280a 279044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935426
Row_Buffer_Locality_read = 0.947860
Row_Buffer_Locality_write = 0.916028
Bank_Level_Parallism = 1.675769
Bank_Level_Parallism_Col = 1.572006
Bank_Level_Parallism_Ready = 1.140529
write_to_read_ratio_blp_rw_average = 0.600619
GrpLevelPara = 1.447827 

BW Util details:
bwutil = 0.189289 
total_CMD = 292775 
util_bw = 55419 
Wasted_Col = 54685 
Wasted_Row = 12429 
Idle = 170242 

BW Util Bottlenecks: 
RCDc_limit = 9320 
RCDWRc_limit = 7347 
WTRc_limit = 11920 
RTWc_limit = 15263 
CCDLc_limit = 37467 
rwq = 0 
CCDLc_limit_alone = 34948 
WTRc_limit_alone = 10035 
RTWc_limit_alone = 14629 

Commands details: 
total_CMD = 292775 
n_nop = 234144 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 34667 
n_act = 2199 
n_pre = 2183 
n_ref = 0 
n_req = 34054 
total_req = 55419 

Dual Bus Interface Util: 
issued_total_row = 4382 
issued_total_col = 55419 
Row_Bus_Util =  0.014967 
CoL_Bus_Util = 0.189289 
Either_Row_CoL_Bus_Util = 0.200260 
Issued_on_Two_Bus_Simul_Util = 0.003996 
issued_two_Eff = 0.019955 
queue_avg = 2.657583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=2.65758
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292775 n_nop=234158 n_act=2186 n_pre=2170 n_ref_event=0 n_req=34034 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=34742 bw_util=0.1895
n_activity=137970 dram_eff=0.4022
bk0: 1280a 283132i bk1: 1280a 282374i bk2: 1280a 282570i bk3: 1280a 283326i bk4: 1280a 282534i bk5: 1280a 283000i bk6: 1280a 282293i bk7: 1280a 282834i bk8: 1304a 282714i bk9: 1304a 282273i bk10: 1344a 282372i bk11: 1344a 281964i bk12: 1328a 280989i bk13: 1328a 281993i bk14: 1280a 279362i bk15: 1280a 279200i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935770
Row_Buffer_Locality_read = 0.947234
Row_Buffer_Locality_write = 0.917859
Bank_Level_Parallism = 1.695046
Bank_Level_Parallism_Col = 1.586702
Bank_Level_Parallism_Ready = 1.123797
write_to_read_ratio_blp_rw_average = 0.606727
GrpLevelPara = 1.468653 

BW Util details:
bwutil = 0.189545 
total_CMD = 292775 
util_bw = 55494 
Wasted_Col = 53916 
Wasted_Row = 11828 
Idle = 171537 

BW Util Bottlenecks: 
RCDc_limit = 9404 
RCDWRc_limit = 7165 
WTRc_limit = 11961 
RTWc_limit = 15887 
CCDLc_limit = 36398 
rwq = 0 
CCDLc_limit_alone = 34040 
WTRc_limit_alone = 10311 
RTWc_limit_alone = 15179 

Commands details: 
total_CMD = 292775 
n_nop = 234158 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 34742 
n_act = 2186 
n_pre = 2170 
n_ref = 0 
n_req = 34034 
total_req = 55494 

Dual Bus Interface Util: 
issued_total_row = 4356 
issued_total_col = 55494 
Row_Bus_Util =  0.014878 
CoL_Bus_Util = 0.189545 
Either_Row_CoL_Bus_Util = 0.200212 
Issued_on_Two_Bus_Simul_Util = 0.004211 
issued_two_Eff = 0.021035 
queue_avg = 2.712527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=2.71253
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292775 n_nop=251585 n_act=2841 n_pre=2825 n_ref_event=0 n_req=25486 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=16006 bw_util=0.1256
n_activity=116843 dram_eff=0.3146
bk0: 1280a 284146i bk1: 1280a 284443i bk2: 1280a 284202i bk3: 1280a 283928i bk4: 1280a 284234i bk5: 1280a 283822i bk6: 1280a 284265i bk7: 1280a 284263i bk8: 1304a 284355i bk9: 1304a 284055i bk10: 1344a 283514i bk11: 1344a 283859i bk12: 1328a 283018i bk13: 1328a 283070i bk14: 1280a 280767i bk15: 1280a 281127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888527
Row_Buffer_Locality_read = 0.932296
Row_Buffer_Locality_write = 0.696662
Bank_Level_Parallism = 1.729546
Bank_Level_Parallism_Col = 1.546531
Bank_Level_Parallism_Ready = 1.111676
write_to_read_ratio_blp_rw_average = 0.514053
GrpLevelPara = 1.467998 

BW Util details:
bwutil = 0.125550 
total_CMD = 292775 
util_bw = 36758 
Wasted_Col = 47684 
Wasted_Row = 15479 
Idle = 192854 

BW Util Bottlenecks: 
RCDc_limit = 13402 
RCDWRc_limit = 9737 
WTRc_limit = 5686 
RTWc_limit = 20670 
CCDLc_limit = 22512 
rwq = 0 
CCDLc_limit_alone = 21141 
WTRc_limit_alone = 5229 
RTWc_limit_alone = 19756 

Commands details: 
total_CMD = 292775 
n_nop = 251585 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 16006 
n_act = 2841 
n_pre = 2825 
n_ref = 0 
n_req = 25486 
total_req = 36758 

Dual Bus Interface Util: 
issued_total_row = 5666 
issued_total_col = 36758 
Row_Bus_Util =  0.019353 
CoL_Bus_Util = 0.125550 
Either_Row_CoL_Bus_Util = 0.140688 
Issued_on_Two_Bus_Simul_Util = 0.004215 
issued_two_Eff = 0.029959 
queue_avg = 1.905125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=1.90513
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292775 n_nop=234198 n_act=2163 n_pre=2147 n_ref_event=0 n_req=34018 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=34665 bw_util=0.1893
n_activity=139275 dram_eff=0.3979
bk0: 1280a 283370i bk1: 1280a 282504i bk2: 1280a 283088i bk3: 1280a 282580i bk4: 1280a 283257i bk5: 1280a 283050i bk6: 1280a 282643i bk7: 1280a 282794i bk8: 1304a 282485i bk9: 1304a 282485i bk10: 1344a 282459i bk11: 1344a 282102i bk12: 1328a 281672i bk13: 1328a 282590i bk14: 1280a 278972i bk15: 1280a 278547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936416
Row_Buffer_Locality_read = 0.946752
Row_Buffer_Locality_write = 0.920247
Bank_Level_Parallism = 1.672932
Bank_Level_Parallism_Col = 1.572846
Bank_Level_Parallism_Ready = 1.123536
write_to_read_ratio_blp_rw_average = 0.596541
GrpLevelPara = 1.456716 

BW Util details:
bwutil = 0.189282 
total_CMD = 292775 
util_bw = 55417 
Wasted_Col = 54090 
Wasted_Row = 12327 
Idle = 170941 

BW Util Bottlenecks: 
RCDc_limit = 9584 
RCDWRc_limit = 7083 
WTRc_limit = 12343 
RTWc_limit = 14359 
CCDLc_limit = 36845 
rwq = 0 
CCDLc_limit_alone = 34369 
WTRc_limit_alone = 10549 
RTWc_limit_alone = 13677 

Commands details: 
total_CMD = 292775 
n_nop = 234198 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 34665 
n_act = 2163 
n_pre = 2147 
n_ref = 0 
n_req = 34018 
total_req = 55417 

Dual Bus Interface Util: 
issued_total_row = 4310 
issued_total_col = 55417 
Row_Bus_Util =  0.014721 
CoL_Bus_Util = 0.189282 
Either_Row_CoL_Bus_Util = 0.200075 
Issued_on_Two_Bus_Simul_Util = 0.003928 
issued_two_Eff = 0.019632 
queue_avg = 2.739052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=2.73905
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292775 n_nop=234221 n_act=2207 n_pre=2191 n_ref_event=0 n_req=34031 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=34621 bw_util=0.1891
n_activity=140337 dram_eff=0.3946
bk0: 1280a 283223i bk1: 1280a 283314i bk2: 1280a 283510i bk3: 1280a 283056i bk4: 1280a 283288i bk5: 1280a 282921i bk6: 1280a 282427i bk7: 1280a 282641i bk8: 1304a 282867i bk9: 1304a 282768i bk10: 1344a 282368i bk11: 1344a 282406i bk12: 1328a 281513i bk13: 1328a 281844i bk14: 1280a 279500i bk15: 1280a 278119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935147
Row_Buffer_Locality_read = 0.946656
Row_Buffer_Locality_write = 0.917162
Bank_Level_Parallism = 1.654146
Bank_Level_Parallism_Col = 1.545563
Bank_Level_Parallism_Ready = 1.118180
write_to_read_ratio_blp_rw_average = 0.599975
GrpLevelPara = 1.436205 

BW Util details:
bwutil = 0.189132 
total_CMD = 292775 
util_bw = 55373 
Wasted_Col = 54640 
Wasted_Row = 12507 
Idle = 170255 

BW Util Bottlenecks: 
RCDc_limit = 9511 
RCDWRc_limit = 7464 
WTRc_limit = 11681 
RTWc_limit = 14474 
CCDLc_limit = 36872 
rwq = 0 
CCDLc_limit_alone = 34573 
WTRc_limit_alone = 9981 
RTWc_limit_alone = 13875 

Commands details: 
total_CMD = 292775 
n_nop = 234221 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 34621 
n_act = 2207 
n_pre = 2191 
n_ref = 0 
n_req = 34031 
total_req = 55373 

Dual Bus Interface Util: 
issued_total_row = 4398 
issued_total_col = 55373 
Row_Bus_Util =  0.015022 
CoL_Bus_Util = 0.189132 
Either_Row_CoL_Bus_Util = 0.199997 
Issued_on_Two_Bus_Simul_Util = 0.004157 
issued_two_Eff = 0.020784 
queue_avg = 2.736241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=2.73624
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292775 n_nop=234247 n_act=2172 n_pre=2156 n_ref_event=0 n_req=34022 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=34636 bw_util=0.1892
n_activity=140710 dram_eff=0.3936
bk0: 1280a 282712i bk1: 1280a 283588i bk2: 1280a 282920i bk3: 1280a 282585i bk4: 1280a 283533i bk5: 1280a 283011i bk6: 1280a 282346i bk7: 1280a 282965i bk8: 1304a 282904i bk9: 1304a 282404i bk10: 1344a 282310i bk11: 1344a 282727i bk12: 1328a 281532i bk13: 1328a 281529i bk14: 1280a 279424i bk15: 1280a 278899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936159
Row_Buffer_Locality_read = 0.948053
Row_Buffer_Locality_write = 0.917558
Bank_Level_Parallism = 1.651857
Bank_Level_Parallism_Col = 1.551810
Bank_Level_Parallism_Ready = 1.117823
write_to_read_ratio_blp_rw_average = 0.598378
GrpLevelPara = 1.440287 

BW Util details:
bwutil = 0.189183 
total_CMD = 292775 
util_bw = 55388 
Wasted_Col = 54763 
Wasted_Row = 12761 
Idle = 169863 

BW Util Bottlenecks: 
RCDc_limit = 9370 
RCDWRc_limit = 7469 
WTRc_limit = 11803 
RTWc_limit = 14735 
CCDLc_limit = 36897 
rwq = 0 
CCDLc_limit_alone = 34563 
WTRc_limit_alone = 10087 
RTWc_limit_alone = 14117 

Commands details: 
total_CMD = 292775 
n_nop = 234247 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 34636 
n_act = 2172 
n_pre = 2156 
n_ref = 0 
n_req = 34022 
total_req = 55388 

Dual Bus Interface Util: 
issued_total_row = 4328 
issued_total_col = 55388 
Row_Bus_Util =  0.014783 
CoL_Bus_Util = 0.189183 
Either_Row_CoL_Bus_Util = 0.199908 
Issued_on_Two_Bus_Simul_Util = 0.004058 
issued_two_Eff = 0.020298 
queue_avg = 2.717865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=2.71787
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292775 n_nop=234184 n_act=2199 n_pre=2183 n_ref_event=0 n_req=34033 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=34637 bw_util=0.1892
n_activity=140873 dram_eff=0.3932
bk0: 1280a 282695i bk1: 1280a 283098i bk2: 1280a 283159i bk3: 1280a 282822i bk4: 1280a 282672i bk5: 1280a 282888i bk6: 1280a 282776i bk7: 1280a 282384i bk8: 1304a 283028i bk9: 1304a 282346i bk10: 1344a 282748i bk11: 1344a 282392i bk12: 1328a 281688i bk13: 1328a 281382i bk14: 1280a 278997i bk15: 1280a 278646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935386
Row_Buffer_Locality_read = 0.946849
Row_Buffer_Locality_write = 0.917476
Bank_Level_Parallism = 1.663270
Bank_Level_Parallism_Col = 1.554930
Bank_Level_Parallism_Ready = 1.126343
write_to_read_ratio_blp_rw_average = 0.600126
GrpLevelPara = 1.434678 

BW Util details:
bwutil = 0.189186 
total_CMD = 292775 
util_bw = 55389 
Wasted_Col = 55381 
Wasted_Row = 12308 
Idle = 169697 

BW Util Bottlenecks: 
RCDc_limit = 9574 
RCDWRc_limit = 7289 
WTRc_limit = 12349 
RTWc_limit = 15038 
CCDLc_limit = 37666 
rwq = 0 
CCDLc_limit_alone = 35025 
WTRc_limit_alone = 10399 
RTWc_limit_alone = 14347 

Commands details: 
total_CMD = 292775 
n_nop = 234184 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 34637 
n_act = 2199 
n_pre = 2183 
n_ref = 0 
n_req = 34033 
total_req = 55389 

Dual Bus Interface Util: 
issued_total_row = 4382 
issued_total_col = 55389 
Row_Bus_Util =  0.014967 
CoL_Bus_Util = 0.189186 
Either_Row_CoL_Bus_Util = 0.200123 
Issued_on_Two_Bus_Simul_Util = 0.004030 
issued_two_Eff = 0.020140 
queue_avg = 2.703373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=2.70337
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292775 n_nop=234158 n_act=2166 n_pre=2150 n_ref_event=0 n_req=34032 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=34673 bw_util=0.1893
n_activity=141592 dram_eff=0.3914
bk0: 1280a 282651i bk1: 1280a 283158i bk2: 1280a 283135i bk3: 1280a 282825i bk4: 1280a 283325i bk5: 1280a 283167i bk6: 1280a 282889i bk7: 1280a 282287i bk8: 1304a 282671i bk9: 1304a 282499i bk10: 1344a 282550i bk11: 1344a 282913i bk12: 1328a 281812i bk13: 1328a 281227i bk14: 1280a 279013i bk15: 1280a 279030i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936354
Row_Buffer_Locality_read = 0.947812
Row_Buffer_Locality_write = 0.918449
Bank_Level_Parallism = 1.645246
Bank_Level_Parallism_Col = 1.545359
Bank_Level_Parallism_Ready = 1.125647
write_to_read_ratio_blp_rw_average = 0.598939
GrpLevelPara = 1.418823 

BW Util details:
bwutil = 0.189309 
total_CMD = 292775 
util_bw = 55425 
Wasted_Col = 55436 
Wasted_Row = 12695 
Idle = 169219 

BW Util Bottlenecks: 
RCDc_limit = 9442 
RCDWRc_limit = 7428 
WTRc_limit = 11835 
RTWc_limit = 14622 
CCDLc_limit = 37946 
rwq = 0 
CCDLc_limit_alone = 35393 
WTRc_limit_alone = 9920 
RTWc_limit_alone = 13984 

Commands details: 
total_CMD = 292775 
n_nop = 234158 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 34673 
n_act = 2166 
n_pre = 2150 
n_ref = 0 
n_req = 34032 
total_req = 55425 

Dual Bus Interface Util: 
issued_total_row = 4316 
issued_total_col = 55425 
Row_Bus_Util =  0.014742 
CoL_Bus_Util = 0.189309 
Either_Row_CoL_Bus_Util = 0.200212 
Issued_on_Two_Bus_Simul_Util = 0.003839 
issued_two_Eff = 0.019175 
queue_avg = 2.642480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=2.64248
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292775 n_nop=234162 n_act=2193 n_pre=2177 n_ref_event=0 n_req=34022 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=34643 bw_util=0.1892
n_activity=142329 dram_eff=0.3892
bk0: 1280a 283098i bk1: 1280a 283279i bk2: 1280a 282439i bk3: 1280a 282897i bk4: 1280a 283048i bk5: 1280a 282930i bk6: 1280a 282912i bk7: 1280a 282069i bk8: 1304a 282446i bk9: 1304a 283325i bk10: 1344a 283071i bk11: 1344a 282768i bk12: 1328a 280913i bk13: 1328a 281356i bk14: 1280a 280186i bk15: 1280a 277683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935542
Row_Buffer_Locality_read = 0.947668
Row_Buffer_Locality_write = 0.916579
Bank_Level_Parallism = 1.638873
Bank_Level_Parallism_Col = 1.540491
Bank_Level_Parallism_Ready = 1.115967
write_to_read_ratio_blp_rw_average = 0.598581
GrpLevelPara = 1.422119 

BW Util details:
bwutil = 0.189207 
total_CMD = 292775 
util_bw = 55395 
Wasted_Col = 56045 
Wasted_Row = 13037 
Idle = 168298 

BW Util Bottlenecks: 
RCDc_limit = 9402 
RCDWRc_limit = 7429 
WTRc_limit = 12387 
RTWc_limit = 14394 
CCDLc_limit = 37748 
rwq = 0 
CCDLc_limit_alone = 35303 
WTRc_limit_alone = 10497 
RTWc_limit_alone = 13839 

Commands details: 
total_CMD = 292775 
n_nop = 234162 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 34643 
n_act = 2193 
n_pre = 2177 
n_ref = 0 
n_req = 34022 
total_req = 55395 

Dual Bus Interface Util: 
issued_total_row = 4370 
issued_total_col = 55395 
Row_Bus_Util =  0.014926 
CoL_Bus_Util = 0.189207 
Either_Row_CoL_Bus_Util = 0.200198 
Issued_on_Two_Bus_Simul_Util = 0.003935 
issued_two_Eff = 0.019654 
queue_avg = 2.704736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.70474
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292775 n_nop=234185 n_act=2206 n_pre=2190 n_ref_event=0 n_req=34055 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=34690 bw_util=0.1894
n_activity=137760 dram_eff=0.4025
bk0: 1280a 282722i bk1: 1280a 283309i bk2: 1280a 282683i bk3: 1280a 282716i bk4: 1280a 282593i bk5: 1280a 282505i bk6: 1280a 282555i bk7: 1280a 282261i bk8: 1304a 282659i bk9: 1304a 282704i bk10: 1344a 282658i bk11: 1344a 282766i bk12: 1328a 281283i bk13: 1328a 280720i bk14: 1280a 279868i bk15: 1280a 279107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935222
Row_Buffer_Locality_read = 0.946800
Row_Buffer_Locality_write = 0.917162
Bank_Level_Parallism = 1.698183
Bank_Level_Parallism_Col = 1.584488
Bank_Level_Parallism_Ready = 1.136070
write_to_read_ratio_blp_rw_average = 0.607803
GrpLevelPara = 1.471581 

BW Util details:
bwutil = 0.189367 
total_CMD = 292775 
util_bw = 55442 
Wasted_Col = 53611 
Wasted_Row = 11868 
Idle = 171854 

BW Util Bottlenecks: 
RCDc_limit = 9167 
RCDWRc_limit = 7226 
WTRc_limit = 12061 
RTWc_limit = 15157 
CCDLc_limit = 36335 
rwq = 0 
CCDLc_limit_alone = 33898 
WTRc_limit_alone = 10308 
RTWc_limit_alone = 14473 

Commands details: 
total_CMD = 292775 
n_nop = 234185 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 34690 
n_act = 2206 
n_pre = 2190 
n_ref = 0 
n_req = 34055 
total_req = 55442 

Dual Bus Interface Util: 
issued_total_row = 4396 
issued_total_col = 55442 
Row_Bus_Util =  0.015015 
CoL_Bus_Util = 0.189367 
Either_Row_CoL_Bus_Util = 0.200120 
Issued_on_Two_Bus_Simul_Util = 0.004263 
issued_two_Eff = 0.021301 
queue_avg = 2.868506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.86851
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292775 n_nop=234146 n_act=2229 n_pre=2213 n_ref_event=0 n_req=34017 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=34642 bw_util=0.1892
n_activity=142405 dram_eff=0.389
bk0: 1280a 282495i bk1: 1280a 282717i bk2: 1280a 282906i bk3: 1280a 282775i bk4: 1280a 282680i bk5: 1280a 282586i bk6: 1280a 282887i bk7: 1280a 282895i bk8: 1304a 283208i bk9: 1304a 282612i bk10: 1344a 281635i bk11: 1344a 282182i bk12: 1328a 281988i bk13: 1328a 281630i bk14: 1280a 279585i bk15: 1280a 278965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934474
Row_Buffer_Locality_read = 0.943764
Row_Buffer_Locality_write = 0.919940
Bank_Level_Parallism = 1.642334
Bank_Level_Parallism_Col = 1.543554
Bank_Level_Parallism_Ready = 1.117630
write_to_read_ratio_blp_rw_average = 0.590476
GrpLevelPara = 1.432022 

BW Util details:
bwutil = 0.189203 
total_CMD = 292775 
util_bw = 55394 
Wasted_Col = 56118 
Wasted_Row = 13110 
Idle = 168153 

BW Util Bottlenecks: 
RCDc_limit = 10129 
RCDWRc_limit = 7243 
WTRc_limit = 12868 
RTWc_limit = 14042 
CCDLc_limit = 38146 
rwq = 0 
CCDLc_limit_alone = 35790 
WTRc_limit_alone = 11132 
RTWc_limit_alone = 13422 

Commands details: 
total_CMD = 292775 
n_nop = 234146 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 34642 
n_act = 2229 
n_pre = 2213 
n_ref = 0 
n_req = 34017 
total_req = 55394 

Dual Bus Interface Util: 
issued_total_row = 4442 
issued_total_col = 55394 
Row_Bus_Util =  0.015172 
CoL_Bus_Util = 0.189203 
Either_Row_CoL_Bus_Util = 0.200253 
Issued_on_Two_Bus_Simul_Util = 0.004123 
issued_two_Eff = 0.020587 
queue_avg = 2.869022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=2.86902
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292775 n_nop=234081 n_act=2231 n_pre=2215 n_ref_event=0 n_req=34041 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=34693 bw_util=0.1894
n_activity=142165 dram_eff=0.39
bk0: 1280a 282943i bk1: 1280a 282638i bk2: 1280a 282805i bk3: 1280a 282773i bk4: 1280a 282665i bk5: 1280a 282369i bk6: 1280a 283058i bk7: 1280a 283064i bk8: 1304a 283207i bk9: 1304a 283253i bk10: 1344a 282635i bk11: 1344a 282664i bk12: 1328a 281722i bk13: 1328a 281980i bk14: 1280a 279102i bk15: 1280a 278834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934461
Row_Buffer_Locality_read = 0.943764
Row_Buffer_Locality_write = 0.919934
Bank_Level_Parallism = 1.636601
Bank_Level_Parallism_Col = 1.533404
Bank_Level_Parallism_Ready = 1.113879
write_to_read_ratio_blp_rw_average = 0.590241
GrpLevelPara = 1.416351 

BW Util details:
bwutil = 0.189378 
total_CMD = 292775 
util_bw = 55445 
Wasted_Col = 55727 
Wasted_Row = 12700 
Idle = 168903 

BW Util Bottlenecks: 
RCDc_limit = 10031 
RCDWRc_limit = 7193 
WTRc_limit = 12076 
RTWc_limit = 13678 
CCDLc_limit = 37991 
rwq = 0 
CCDLc_limit_alone = 35621 
WTRc_limit_alone = 10308 
RTWc_limit_alone = 13076 

Commands details: 
total_CMD = 292775 
n_nop = 234081 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 34693 
n_act = 2231 
n_pre = 2215 
n_ref = 0 
n_req = 34041 
total_req = 55445 

Dual Bus Interface Util: 
issued_total_row = 4446 
issued_total_col = 55445 
Row_Bus_Util =  0.015186 
CoL_Bus_Util = 0.189378 
Either_Row_CoL_Bus_Util = 0.200475 
Issued_on_Two_Bus_Simul_Util = 0.004088 
issued_two_Eff = 0.020394 
queue_avg = 2.739981 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=2.73998
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292775 n_nop=234130 n_act=2247 n_pre=2231 n_ref_event=0 n_req=34004 n_rd=20749 n_rd_L2_A=0 n_write=0 n_wr_bk=34591 bw_util=0.189
n_activity=143597 dram_eff=0.3854
bk0: 1280a 282915i bk1: 1280a 283568i bk2: 1280a 282960i bk3: 1280a 282923i bk4: 1280a 283104i bk5: 1280a 282407i bk6: 1280a 283188i bk7: 1280a 282790i bk8: 1304a 283306i bk9: 1304a 283115i bk10: 1344a 282792i bk11: 1344a 282673i bk12: 1328a 281513i bk13: 1325a 281347i bk14: 1280a 279787i bk15: 1280a 278380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933920
Row_Buffer_Locality_read = 0.944624
Row_Buffer_Locality_write = 0.917163
Bank_Level_Parallism = 1.615233
Bank_Level_Parallism_Col = 1.510525
Bank_Level_Parallism_Ready = 1.108330
write_to_read_ratio_blp_rw_average = 0.598153
GrpLevelPara = 1.406686 

BW Util details:
bwutil = 0.189019 
total_CMD = 292775 
util_bw = 55340 
Wasted_Col = 56186 
Wasted_Row = 13308 
Idle = 167941 

BW Util Bottlenecks: 
RCDc_limit = 10156 
RCDWRc_limit = 7439 
WTRc_limit = 11131 
RTWc_limit = 14298 
CCDLc_limit = 37232 
rwq = 0 
CCDLc_limit_alone = 35014 
WTRc_limit_alone = 9600 
RTWc_limit_alone = 13611 

Commands details: 
total_CMD = 292775 
n_nop = 234130 
Read = 20749 
Write = 0 
L2_Alloc = 0 
L2_WB = 34591 
n_act = 2247 
n_pre = 2231 
n_ref = 0 
n_req = 34004 
total_req = 55340 

Dual Bus Interface Util: 
issued_total_row = 4478 
issued_total_col = 55340 
Row_Bus_Util =  0.015295 
CoL_Bus_Util = 0.189019 
Either_Row_CoL_Bus_Util = 0.200307 
Issued_on_Two_Bus_Simul_Util = 0.004006 
issued_two_Eff = 0.020002 
queue_avg = 2.729140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.72914
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292775 n_nop=233977 n_act=2233 n_pre=2217 n_ref_event=0 n_req=34072 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=34730 bw_util=0.1895
n_activity=144343 dram_eff=0.3843
bk0: 1280a 283214i bk1: 1280a 283096i bk2: 1280a 283304i bk3: 1280a 283065i bk4: 1280a 283301i bk5: 1280a 282302i bk6: 1280a 282573i bk7: 1280a 282497i bk8: 1304a 283399i bk9: 1304a 282809i bk10: 1344a 282612i bk11: 1344a 282430i bk12: 1328a 281578i bk13: 1320a 281087i bk14: 1280a 278840i bk15: 1280a 279648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934462
Row_Buffer_Locality_read = 0.945912
Row_Buffer_Locality_write = 0.916642
Bank_Level_Parallism = 1.603723
Bank_Level_Parallism_Col = 1.512839
Bank_Level_Parallism_Ready = 1.112016
write_to_read_ratio_blp_rw_average = 0.601804
GrpLevelPara = 1.404226 

BW Util details:
bwutil = 0.189477 
total_CMD = 292775 
util_bw = 55474 
Wasted_Col = 56894 
Wasted_Row = 14036 
Idle = 166371 

BW Util Bottlenecks: 
RCDc_limit = 9994 
RCDWRc_limit = 7540 
WTRc_limit = 11135 
RTWc_limit = 14779 
CCDLc_limit = 37851 
rwq = 0 
CCDLc_limit_alone = 35714 
WTRc_limit_alone = 9705 
RTWc_limit_alone = 14072 

Commands details: 
total_CMD = 292775 
n_nop = 233977 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 34730 
n_act = 2233 
n_pre = 2217 
n_ref = 0 
n_req = 34072 
total_req = 55474 

Dual Bus Interface Util: 
issued_total_row = 4450 
issued_total_col = 55474 
Row_Bus_Util =  0.015199 
CoL_Bus_Util = 0.189477 
Either_Row_CoL_Bus_Util = 0.200830 
Issued_on_Two_Bus_Simul_Util = 0.003846 
issued_two_Eff = 0.019150 
queue_avg = 2.677090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=2.67709
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292775 n_nop=234150 n_act=2201 n_pre=2185 n_ref_event=0 n_req=34049 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=34671 bw_util=0.1893
n_activity=142047 dram_eff=0.3901
bk0: 1280a 283273i bk1: 1280a 283132i bk2: 1280a 282846i bk3: 1280a 282738i bk4: 1280a 283076i bk5: 1280a 283440i bk6: 1280a 282459i bk7: 1280a 282252i bk8: 1304a 282772i bk9: 1304a 282978i bk10: 1344a 282226i bk11: 1344a 282510i bk12: 1328a 281962i bk13: 1320a 281104i bk14: 1280a 280292i bk15: 1280a 279116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935358
Row_Buffer_Locality_read = 0.945816
Row_Buffer_Locality_write = 0.919053
Bank_Level_Parallism = 1.641413
Bank_Level_Parallism_Col = 1.538021
Bank_Level_Parallism_Ready = 1.120798
write_to_read_ratio_blp_rw_average = 0.592512
GrpLevelPara = 1.431145 

BW Util details:
bwutil = 0.189275 
total_CMD = 292775 
util_bw = 55415 
Wasted_Col = 55161 
Wasted_Row = 12655 
Idle = 169544 

BW Util Bottlenecks: 
RCDc_limit = 9779 
RCDWRc_limit = 7198 
WTRc_limit = 11559 
RTWc_limit = 14410 
CCDLc_limit = 36723 
rwq = 0 
CCDLc_limit_alone = 34622 
WTRc_limit_alone = 10047 
RTWc_limit_alone = 13821 

Commands details: 
total_CMD = 292775 
n_nop = 234150 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 34671 
n_act = 2201 
n_pre = 2185 
n_ref = 0 
n_req = 34049 
total_req = 55415 

Dual Bus Interface Util: 
issued_total_row = 4386 
issued_total_col = 55415 
Row_Bus_Util =  0.014981 
CoL_Bus_Util = 0.189275 
Either_Row_CoL_Bus_Util = 0.200239 
Issued_on_Two_Bus_Simul_Util = 0.004017 
issued_two_Eff = 0.020060 
queue_avg = 2.724194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=2.72419
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292775 n_nop=234124 n_act=2205 n_pre=2189 n_ref_event=0 n_req=34071 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=34706 bw_util=0.1894
n_activity=141371 dram_eff=0.3922
bk0: 1280a 282847i bk1: 1280a 282763i bk2: 1280a 282587i bk3: 1280a 282674i bk4: 1280a 283151i bk5: 1280a 283223i bk6: 1280a 282515i bk7: 1280a 281859i bk8: 1304a 282691i bk9: 1304a 283140i bk10: 1344a 282046i bk11: 1344a 282296i bk12: 1328a 282269i bk13: 1320a 280415i bk14: 1280a 279054i bk15: 1280a 278065i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935282
Row_Buffer_Locality_read = 0.946828
Row_Buffer_Locality_write = 0.917311
Bank_Level_Parallism = 1.676005
Bank_Level_Parallism_Col = 1.575117
Bank_Level_Parallism_Ready = 1.145735
write_to_read_ratio_blp_rw_average = 0.599993
GrpLevelPara = 1.439441 

BW Util details:
bwutil = 0.189395 
total_CMD = 292775 
util_bw = 55450 
Wasted_Col = 55367 
Wasted_Row = 12617 
Idle = 169341 

BW Util Bottlenecks: 
RCDc_limit = 9528 
RCDWRc_limit = 7380 
WTRc_limit = 12052 
RTWc_limit = 15485 
CCDLc_limit = 37996 
rwq = 0 
CCDLc_limit_alone = 35284 
WTRc_limit_alone = 10064 
RTWc_limit_alone = 14761 

Commands details: 
total_CMD = 292775 
n_nop = 234124 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 34706 
n_act = 2205 
n_pre = 2189 
n_ref = 0 
n_req = 34071 
total_req = 55450 

Dual Bus Interface Util: 
issued_total_row = 4394 
issued_total_col = 55450 
Row_Bus_Util =  0.015008 
CoL_Bus_Util = 0.189395 
Either_Row_CoL_Bus_Util = 0.200328 
Issued_on_Two_Bus_Simul_Util = 0.004075 
issued_two_Eff = 0.020341 
queue_avg = 2.772938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=2.77294
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292775 n_nop=234148 n_act=2205 n_pre=2189 n_ref_event=0 n_req=34071 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=34723 bw_util=0.1895
n_activity=139671 dram_eff=0.3971
bk0: 1280a 283057i bk1: 1280a 283148i bk2: 1280a 283235i bk3: 1280a 282908i bk4: 1280a 282206i bk5: 1280a 282772i bk6: 1280a 282620i bk7: 1280a 282405i bk8: 1304a 282213i bk9: 1304a 282891i bk10: 1344a 282363i bk11: 1344a 282401i bk12: 1328a 282156i bk13: 1320a 280268i bk14: 1280a 278765i bk15: 1280a 279482i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935282
Row_Buffer_Locality_read = 0.946539
Row_Buffer_Locality_write = 0.917761
Bank_Level_Parallism = 1.691579
Bank_Level_Parallism_Col = 1.578387
Bank_Level_Parallism_Ready = 1.137559
write_to_read_ratio_blp_rw_average = 0.599444
GrpLevelPara = 1.447746 

BW Util details:
bwutil = 0.189453 
total_CMD = 292775 
util_bw = 55467 
Wasted_Col = 54020 
Wasted_Row = 12045 
Idle = 171243 

BW Util Bottlenecks: 
RCDc_limit = 9237 
RCDWRc_limit = 7321 
WTRc_limit = 12300 
RTWc_limit = 14020 
CCDLc_limit = 37557 
rwq = 0 
CCDLc_limit_alone = 35161 
WTRc_limit_alone = 10537 
RTWc_limit_alone = 13387 

Commands details: 
total_CMD = 292775 
n_nop = 234148 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 34723 
n_act = 2205 
n_pre = 2189 
n_ref = 0 
n_req = 34071 
total_req = 55467 

Dual Bus Interface Util: 
issued_total_row = 4394 
issued_total_col = 55467 
Row_Bus_Util =  0.015008 
CoL_Bus_Util = 0.189453 
Either_Row_CoL_Bus_Util = 0.200246 
Issued_on_Two_Bus_Simul_Util = 0.004215 
issued_two_Eff = 0.021048 
queue_avg = 2.749456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=2.74946
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292775 n_nop=234161 n_act=2252 n_pre=2236 n_ref_event=0 n_req=34067 n_rd=20741 n_rd_L2_A=0 n_write=0 n_wr_bk=34690 bw_util=0.1893
n_activity=139890 dram_eff=0.3962
bk0: 1280a 282248i bk1: 1280a 283032i bk2: 1280a 283254i bk3: 1280a 282948i bk4: 1280a 282827i bk5: 1280a 283061i bk6: 1280a 282156i bk7: 1280a 282005i bk8: 1304a 282185i bk9: 1304a 282972i bk10: 1341a 282384i bk11: 1344a 281927i bk12: 1328a 281926i bk13: 1320a 279558i bk14: 1280a 278679i bk15: 1280a 279629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933895
Row_Buffer_Locality_read = 0.946194
Row_Buffer_Locality_write = 0.914753
Bank_Level_Parallism = 1.692330
Bank_Level_Parallism_Col = 1.577751
Bank_Level_Parallism_Ready = 1.132092
write_to_read_ratio_blp_rw_average = 0.606026
GrpLevelPara = 1.450015 

BW Util details:
bwutil = 0.189330 
total_CMD = 292775 
util_bw = 55431 
Wasted_Col = 54860 
Wasted_Row = 12425 
Idle = 170059 

BW Util Bottlenecks: 
RCDc_limit = 9465 
RCDWRc_limit = 7535 
WTRc_limit = 11706 
RTWc_limit = 15882 
CCDLc_limit = 37422 
rwq = 0 
CCDLc_limit_alone = 35066 
WTRc_limit_alone = 10103 
RTWc_limit_alone = 15129 

Commands details: 
total_CMD = 292775 
n_nop = 234161 
Read = 20741 
Write = 0 
L2_Alloc = 0 
L2_WB = 34690 
n_act = 2252 
n_pre = 2236 
n_ref = 0 
n_req = 34067 
total_req = 55431 

Dual Bus Interface Util: 
issued_total_row = 4488 
issued_total_col = 55431 
Row_Bus_Util =  0.015329 
CoL_Bus_Util = 0.189330 
Either_Row_CoL_Bus_Util = 0.200202 
Issued_on_Two_Bus_Simul_Util = 0.004457 
issued_two_Eff = 0.022264 
queue_avg = 2.876158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.87616
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292775 n_nop=251484 n_act=2834 n_pre=2818 n_ref_event=0 n_req=25521 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=16113 bw_util=0.1259
n_activity=117469 dram_eff=0.3138
bk0: 1280a 284078i bk1: 1280a 283621i bk2: 1280a 284666i bk3: 1280a 284439i bk4: 1280a 284438i bk5: 1280a 283887i bk6: 1280a 284328i bk7: 1280a 284268i bk8: 1304a 283922i bk9: 1304a 283963i bk10: 1344a 283624i bk11: 1344a 283761i bk12: 1328a 283034i bk13: 1320a 282884i bk14: 1280a 280666i bk15: 1280a 281639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888954
Row_Buffer_Locality_read = 0.932414
Row_Buffer_Locality_write = 0.700230
Bank_Level_Parallism = 1.713799
Bank_Level_Parallism_Col = 1.537156
Bank_Level_Parallism_Ready = 1.114931
write_to_read_ratio_blp_rw_average = 0.517372
GrpLevelPara = 1.454518 

BW Util details:
bwutil = 0.125888 
total_CMD = 292775 
util_bw = 36857 
Wasted_Col = 47970 
Wasted_Row = 15945 
Idle = 192003 

BW Util Bottlenecks: 
RCDc_limit = 13250 
RCDWRc_limit = 9750 
WTRc_limit = 5241 
RTWc_limit = 20965 
CCDLc_limit = 22805 
rwq = 0 
CCDLc_limit_alone = 21465 
WTRc_limit_alone = 4802 
RTWc_limit_alone = 20064 

Commands details: 
total_CMD = 292775 
n_nop = 251484 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 16113 
n_act = 2834 
n_pre = 2818 
n_ref = 0 
n_req = 25521 
total_req = 36857 

Dual Bus Interface Util: 
issued_total_row = 5652 
issued_total_col = 36857 
Row_Bus_Util =  0.019305 
CoL_Bus_Util = 0.125888 
Either_Row_CoL_Bus_Util = 0.141033 
Issued_on_Two_Bus_Simul_Util = 0.004160 
issued_two_Eff = 0.029498 
queue_avg = 1.926736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=1.92674
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292775 n_nop=234180 n_act=2198 n_pre=2182 n_ref_event=0 n_req=34084 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=34697 bw_util=0.1894
n_activity=140228 dram_eff=0.3954
bk0: 1280a 283071i bk1: 1280a 283395i bk2: 1280a 282851i bk3: 1280a 282561i bk4: 1280a 282879i bk5: 1280a 282835i bk6: 1280a 282224i bk7: 1280a 282670i bk8: 1304a 283052i bk9: 1304a 283199i bk10: 1344a 282393i bk11: 1344a 282308i bk12: 1328a 282232i bk13: 1320a 281279i bk14: 1280a 279003i bk15: 1280a 279150i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935512
Row_Buffer_Locality_read = 0.946009
Row_Buffer_Locality_write = 0.919190
Bank_Level_Parallism = 1.661848
Bank_Level_Parallism_Col = 1.554474
Bank_Level_Parallism_Ready = 1.119226
write_to_read_ratio_blp_rw_average = 0.598154
GrpLevelPara = 1.447156 

BW Util details:
bwutil = 0.189364 
total_CMD = 292775 
util_bw = 55441 
Wasted_Col = 54712 
Wasted_Row = 12230 
Idle = 170392 

BW Util Bottlenecks: 
RCDc_limit = 9597 
RCDWRc_limit = 7235 
WTRc_limit = 12090 
RTWc_limit = 14717 
CCDLc_limit = 36426 
rwq = 0 
CCDLc_limit_alone = 34308 
WTRc_limit_alone = 10580 
RTWc_limit_alone = 14109 

Commands details: 
total_CMD = 292775 
n_nop = 234180 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 34697 
n_act = 2198 
n_pre = 2182 
n_ref = 0 
n_req = 34084 
total_req = 55441 

Dual Bus Interface Util: 
issued_total_row = 4380 
issued_total_col = 55441 
Row_Bus_Util =  0.014960 
CoL_Bus_Util = 0.189364 
Either_Row_CoL_Bus_Util = 0.200137 
Issued_on_Two_Bus_Simul_Util = 0.004188 
issued_two_Eff = 0.020923 
queue_avg = 2.702686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=2.70269
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292775 n_nop=234090 n_act=2209 n_pre=2193 n_ref_event=0 n_req=34061 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=34727 bw_util=0.1895
n_activity=139772 dram_eff=0.3969
bk0: 1280a 282811i bk1: 1280a 282805i bk2: 1280a 282737i bk3: 1280a 282558i bk4: 1280a 283510i bk5: 1280a 282771i bk6: 1280a 283467i bk7: 1280a 282386i bk8: 1304a 283124i bk9: 1304a 282921i bk10: 1344a 282191i bk11: 1344a 281877i bk12: 1328a 281250i bk13: 1320a 280714i bk14: 1280a 278615i bk15: 1280a 278773i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935146
Row_Buffer_Locality_read = 0.947117
Row_Buffer_Locality_write = 0.916498
Bank_Level_Parallism = 1.683899
Bank_Level_Parallism_Col = 1.579764
Bank_Level_Parallism_Ready = 1.129816
write_to_read_ratio_blp_rw_average = 0.596255
GrpLevelPara = 1.460222 

BW Util details:
bwutil = 0.189466 
total_CMD = 292775 
util_bw = 55471 
Wasted_Col = 54262 
Wasted_Row = 12573 
Idle = 170469 

BW Util Bottlenecks: 
RCDc_limit = 9502 
RCDWRc_limit = 7405 
WTRc_limit = 12278 
RTWc_limit = 14644 
CCDLc_limit = 36960 
rwq = 0 
CCDLc_limit_alone = 34559 
WTRc_limit_alone = 10458 
RTWc_limit_alone = 14063 

Commands details: 
total_CMD = 292775 
n_nop = 234090 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 34727 
n_act = 2209 
n_pre = 2193 
n_ref = 0 
n_req = 34061 
total_req = 55471 

Dual Bus Interface Util: 
issued_total_row = 4402 
issued_total_col = 55471 
Row_Bus_Util =  0.015035 
CoL_Bus_Util = 0.189466 
Either_Row_CoL_Bus_Util = 0.200444 
Issued_on_Two_Bus_Simul_Util = 0.004058 
issued_two_Eff = 0.020244 
queue_avg = 2.780699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.7807
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292775 n_nop=234132 n_act=2223 n_pre=2207 n_ref_event=0 n_req=34053 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=34692 bw_util=0.1893
n_activity=141198 dram_eff=0.3926
bk0: 1280a 282912i bk1: 1280a 282991i bk2: 1280a 282570i bk3: 1280a 282485i bk4: 1280a 283437i bk5: 1280a 282762i bk6: 1280a 283031i bk7: 1280a 282978i bk8: 1304a 282671i bk9: 1304a 282716i bk10: 1344a 281976i bk11: 1344a 282116i bk12: 1328a 281161i bk13: 1320a 280608i bk14: 1280a 279479i bk15: 1280a 279124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934719
Row_Buffer_Locality_read = 0.947599
Row_Buffer_Locality_write = 0.914644
Bank_Level_Parallism = 1.671598
Bank_Level_Parallism_Col = 1.569058
Bank_Level_Parallism_Ready = 1.128833
write_to_read_ratio_blp_rw_average = 0.596596
GrpLevelPara = 1.446875 

BW Util details:
bwutil = 0.189347 
total_CMD = 292775 
util_bw = 55436 
Wasted_Col = 54569 
Wasted_Row = 12893 
Idle = 169877 

BW Util Bottlenecks: 
RCDc_limit = 9341 
RCDWRc_limit = 7618 
WTRc_limit = 11890 
RTWc_limit = 14893 
CCDLc_limit = 36815 
rwq = 0 
CCDLc_limit_alone = 34421 
WTRc_limit_alone = 10125 
RTWc_limit_alone = 14264 

Commands details: 
total_CMD = 292775 
n_nop = 234132 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 34692 
n_act = 2223 
n_pre = 2207 
n_ref = 0 
n_req = 34053 
total_req = 55436 

Dual Bus Interface Util: 
issued_total_row = 4430 
issued_total_col = 55436 
Row_Bus_Util =  0.015131 
CoL_Bus_Util = 0.189347 
Either_Row_CoL_Bus_Util = 0.200301 
Issued_on_Two_Bus_Simul_Util = 0.004177 
issued_two_Eff = 0.020855 
queue_avg = 2.736870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=2.73687

========= L2 cache stats =========
L2_cache_bank[0]: Access = 104896, Miss = 12352, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 105008, Miss = 12068, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 104936, Miss = 12297, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 105008, Miss = 12212, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[4]: Access = 104936, Miss = 12216, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 105008, Miss = 12212, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 104936, Miss = 12304, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 105008, Miss = 12313, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 104936, Miss = 12272, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 105008, Miss = 12216, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 104936, Miss = 12297, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 36
L2_cache_bank[11]: Access = 105008, Miss = 12104, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 104936, Miss = 12288, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 105008, Miss = 12208, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 104936, Miss = 12336, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 105008, Miss = 12244, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 104936, Miss = 12377, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 105008, Miss = 12184, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 104936, Miss = 12192, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 105008, Miss = 12052, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 104936, Miss = 12236, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 105008, Miss = 11997, Miss_rate = 0.114, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 104936, Miss = 12216, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 78
L2_cache_bank[23]: Access = 105008, Miss = 12080, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 58280, Miss = 11993, Miss_rate = 0.206, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 58280, Miss = 12024, Miss_rate = 0.206, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 104936, Miss = 12176, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 105008, Miss = 12256, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 104936, Miss = 12236, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 105008, Miss = 12353, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 104936, Miss = 12328, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 105008, Miss = 12436, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 104936, Miss = 12172, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 105008, Miss = 12381, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 104936, Miss = 12192, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 105008, Miss = 12212, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 104936, Miss = 12269, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 105008, Miss = 12208, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 104936, Miss = 12304, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 118
L2_cache_bank[39]: Access = 105008, Miss = 12208, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 104936, Miss = 12144, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 105008, Miss = 11993, Miss_rate = 0.114, Pending_hits = 0, Reservation_fails = 108
L2_cache_bank[42]: Access = 104936, Miss = 12116, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 105008, Miss = 12016, Miss_rate = 0.114, Pending_hits = 0, Reservation_fails = 3
L2_cache_bank[44]: Access = 104936, Miss = 12137, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 92
L2_cache_bank[45]: Access = 104921, Miss = 12173, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 104936, Miss = 12216, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 52
L2_cache_bank[47]: Access = 105536, Miss = 12360, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 104936, Miss = 12180, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 105536, Miss = 12380, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 54
L2_cache_bank[50]: Access = 104936, Miss = 12100, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 105536, Miss = 12324, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 104936, Miss = 12080, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 105536, Miss = 12232, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 104921, Miss = 12005, Miss_rate = 0.114, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 105536, Miss = 12296, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 58280, Miss = 11928, Miss_rate = 0.205, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 58880, Miss = 12072, Miss_rate = 0.205, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 105008, Miss = 12044, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 105536, Miss = 12156, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 105008, Miss = 12024, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 105536, Miss = 12192, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 105008, Miss = 12049, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 105216, Miss = 12196, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6536018
L2_total_cache_misses = 780434
L2_total_cache_miss_rate = 0.1194
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 542
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 165996
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 542
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 497982
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5755584
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5118
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 111338
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 663978
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5872040
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 542
L2_cache_data_port_util = 0.234
L2_cache_fill_port_util = 0.027

icnt_total_pkts_mem_to_simt=7863954
icnt_total_pkts_simt_to_mem=7863954
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 7863954
Req_Network_cycles = 389908
Req_Network_injected_packets_per_cycle =      20.1687 
Req_Network_conflicts_per_cycle =      12.9144
Req_Network_conflicts_per_cycle_util =      15.2756
Req_Bank_Level_Parallism =      23.8564
Req_Network_in_buffer_full_per_cycle =       5.0422
Req_Network_in_buffer_avg_util =     120.9785
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.4639

Reply_Network_injected_packets_num = 7863954
Reply_Network_cycles = 389908
Reply_Network_injected_packets_per_cycle =       20.1687
Reply_Network_conflicts_per_cycle =       22.8185
Reply_Network_conflicts_per_cycle_util =      26.9127
Reply_Bank_Level_Parallism =      23.7875
Reply_Network_in_buffer_full_per_cycle =       0.0308
Reply_Network_in_buffer_avg_util =      19.5975
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2521
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 5 min, 23 sec (3923 sec)
gpgpu_simulation_rate = 250972 (inst/sec)
gpgpu_simulation_rate = 99 (cycle/sec)
gpgpu_silicon_slowdown = 11434343x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0d80576c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0d805768..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0d805760..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0d805758..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0d805750..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0d805748..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc0d805800..

GPGPU-Sim PTX: cudaLaunch for 0x0x4088b9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z19splitRearrange_nvmwiiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z19splitRearrange_nvmwiiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19splitRearrange_nvmwiiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z19splitRearrange_nvmwiiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19splitRearrange_nvmwiiPjS_S_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19splitRearrange_nvmwiiPjS_S_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z19splitRearrange_nvmwiiPjS_S_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc6d0 (mri-gridding.4.sm_70.ptx:4948) @%p1 bra BB14_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc720 (mri-gridding.4.sm_70.ptx:4961) mov.u32 %r101, -1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xc748 (mri-gridding.4.sm_70.ptx:4966) @%p2 bra BB14_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc788 (mri-gridding.4.sm_70.ptx:4977) add.s32 %r60, %r39, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xc898 (mri-gridding.4.sm_70.ptx:5011) @%p3 bra BB14_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc8e8 (mri-gridding.4.sm_70.ptx:5026) cvta.to.global.u64 %rd1, %rd6;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xc8c0 (mri-gridding.4.sm_70.ptx:5018) @%p4 bra BB14_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc8e8 (mri-gridding.4.sm_70.ptx:5026) cvta.to.global.u64 %rd1, %rd6;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xc8e0 (mri-gridding.4.sm_70.ptx:5023) @%p5 bra BB14_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc8e8 (mri-gridding.4.sm_70.ptx:5026) cvta.to.global.u64 %rd1, %rd6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xc940 (mri-gridding.4.sm_70.ptx:5037) @%p2 bra BB14_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca70 (mri-gridding.4.sm_70.ptx:5095) membar.gl;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19splitRearrange_nvmwiiPjS_S_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19splitRearrange_nvmwiiPjS_S_S_S_'.
GPGPU-Sim PTX: pushing kernel '_Z19splitRearrange_nvmwiiPjS_S_S_S_' to stream 0, gridDim= (2594,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z19splitRearrange_nvmwiiPjS_S_S_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z19splitRearrange_nvmwiiPjS_S_S_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 769149
gpu_sim_insn = 2784288012
gpu_ipc =    3619.9592
gpu_tot_sim_cycle = 1159057
gpu_tot_sim_insn = 3768853954
gpu_tot_ipc =    3251.6555
gpu_tot_issued_cta = 5188
gpu_occupancy = 55.3356% 
gpu_tot_occupancy = 56.6746% 
max_total_param_size = 0
gpu_stall_dramfull = 1233325
gpu_stall_icnt2sh    = 12009
partiton_level_parallism =       9.7960
partiton_level_parallism_total  =      13.2854
partiton_level_parallism_util =      10.0063
partiton_level_parallism_util_total  =      14.2234
L2_BW  =     354.8493 GB/Sec
L2_BW_total  =     481.2497 GB/Sec
gpu_total_sim_rate=276288
############## bottleneck_stats #############
cycles: core 769149, icnt 769149, l2 769149, dram 577541
gpu_ipc	3619.959
gpu_tot_issued_cta = 5188, average cycles = 148
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 669166 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 816125 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.444	80
L1D data util	0.223	80	0.235	63
L1D tag util	0.091	80	0.106	52
L2 data util	0.175	64	0.563	19
L2 tag util	0.139	64	0.380	15
n_l2_access	 6832259
icnt s2m util	0.000	0	0.000	15	flits per packet: -nan
icnt m2s util	0.000	0	0.000	15	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.141	32	0.246	9

latency_l1_hit:	200, num_l1_reqs:	10
L1 hit latency:	20
latency_l2_hit:	-1006221405, num_l2_reqs:	2794258
L2 hit latency:	1176
latency_dram:	-154464046, num_dram_reqs:	3412368
DRAM latency:	1213

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.875
smem size	0.339
thread slot	1.000
TB slot    	0.250
L1I tag util	0.985	80	1.032	10

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.204	80	0.214	10
sp pipe util	0.000	0	0.000	10
sfu pipe util	0.000	0	0.000	10
ldst mem cycle	0.067	80	0.070	10

smem port	0.710	80

n_reg_bank	16
reg port	0.196	16	0.511	12
L1D tag util	0.091	80	0.106	52
L1D fill util	0.011	80	0.012	42
n_l1d_mshr	4096
L1D mshr util	0.006	80
n_l1d_missq	16
L1D missq util	0.043	80
L1D hit rate	0.000
L1D miss rate	0.617
L1D rsfail rate	0.383
L2 tag util	0.139	64	0.380	15
L2 fill util	0.014	64	0.014	1
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.053	64	0.063	57
L2 missq util	0.001	64	0.003	7
L2 hit rate	0.409
L2 miss rate	0.499
L2 rsfail rate	0.092

dram activity	0.283	32	0.496	7

load trans eff	0.243
load trans sz	32.000
load_useful_bytes 5477840, load_transaction_bytes 22575424, icnt_m2s_bytes 0
n_gmem_load_insns 44094, n_gmem_load_accesses 705482
n_smem_access_insn 11975056, n_smem_accesses 43657936

tmp_counter/12	0.186

run 0.100, fetch 0.001, sync 0.093, control 0.011, data 0.791, struct 0.004
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 85184, Miss = 84800, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 38164
	L1D_cache_core[1]: Access = 86640, Miss = 86256, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 28424
	L1D_cache_core[2]: Access = 85088, Miss = 84832, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 38456
	L1D_cache_core[3]: Access = 85040, Miss = 84784, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 36713
	L1D_cache_core[4]: Access = 85360, Miss = 84976, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 35411
	L1D_cache_core[5]: Access = 83840, Miss = 83584, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 46042
	L1D_cache_core[6]: Access = 85312, Miss = 85007, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 25137
	L1D_cache_core[7]: Access = 86592, Miss = 86336, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 24626
	L1D_cache_core[8]: Access = 85264, Miss = 84985, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 43354
	L1D_cache_core[9]: Access = 85280, Miss = 85024, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 41297
	L1D_cache_core[10]: Access = 87936, Miss = 87602, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 26880
	L1D_cache_core[11]: Access = 85088, Miss = 84832, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 35119
	L1D_cache_core[12]: Access = 85216, Miss = 84832, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 27200
	L1D_cache_core[13]: Access = 85344, Miss = 85088, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 36482
	L1D_cache_core[14]: Access = 86560, Miss = 86304, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 31389
	L1D_cache_core[15]: Access = 86464, Miss = 86080, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 40142
	L1D_cache_core[16]: Access = 83856, Miss = 83600, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 38449
	L1D_cache_core[17]: Access = 86624, Miss = 86368, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 38990
	L1D_cache_core[18]: Access = 85200, Miss = 84944, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 30244
	L1D_cache_core[19]: Access = 86304, Miss = 85920, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 36814
	L1D_cache_core[20]: Access = 83872, Miss = 83511, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 40990
	L1D_cache_core[21]: Access = 85232, Miss = 84848, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 31371
	L1D_cache_core[22]: Access = 86768, Miss = 86384, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 30356
	L1D_cache_core[23]: Access = 85248, Miss = 84864, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 40182
	L1D_cache_core[24]: Access = 82592, Miss = 82208, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 44894
	L1D_cache_core[25]: Access = 83904, Miss = 83648, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 38225
	L1D_cache_core[26]: Access = 85136, Miss = 84752, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 42871
	L1D_cache_core[27]: Access = 84048, Miss = 83792, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 43682
	L1D_cache_core[28]: Access = 85232, Miss = 84848, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 35629
	L1D_cache_core[29]: Access = 85040, Miss = 84656, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 39768
	L1D_cache_core[30]: Access = 86400, Miss = 86144, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 25952
	L1D_cache_core[31]: Access = 86528, Miss = 86248, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 25388
	L1D_cache_core[32]: Access = 82560, Miss = 82176, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 39813
	L1D_cache_core[33]: Access = 83856, Miss = 83472, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 34816
	L1D_cache_core[34]: Access = 85264, Miss = 85008, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 29318
	L1D_cache_core[35]: Access = 86352, Miss = 86096, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 26372
	L1D_cache_core[36]: Access = 83840, Miss = 83456, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 43314
	L1D_cache_core[37]: Access = 85408, Miss = 85022, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 33214
	L1D_cache_core[38]: Access = 86512, Miss = 86256, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 39096
	L1D_cache_core[39]: Access = 86146, Miss = 85762, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 26855
	L1D_cache_core[40]: Access = 83888, Miss = 83552, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 38186
	L1D_cache_core[41]: Access = 82560, Miss = 82176, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 45396
	L1D_cache_core[42]: Access = 86336, Miss = 85978, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 26450
	L1D_cache_core[43]: Access = 86464, Miss = 86208, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 28282
	L1D_cache_core[44]: Access = 83888, Miss = 83505, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 38662
	L1D_cache_core[45]: Access = 83984, Miss = 83728, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 38264
	L1D_cache_core[46]: Access = 86368, Miss = 85984, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 22895
	L1D_cache_core[47]: Access = 86416, Miss = 86160, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 28421
	L1D_cache_core[48]: Access = 83920, Miss = 83536, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 37969
	L1D_cache_core[49]: Access = 85280, Miss = 85020, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 34707
	L1D_cache_core[50]: Access = 84976, Miss = 84588, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 32264
	L1D_cache_core[51]: Access = 83904, Miss = 83648, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 35457
	L1D_cache_core[52]: Access = 83712, Miss = 83328, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 48530
	L1D_cache_core[53]: Access = 83792, Miss = 83408, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 48448
	L1D_cache_core[54]: Access = 85312, Miss = 84928, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 26763
	L1D_cache_core[55]: Access = 85248, Miss = 84864, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 28926
	L1D_cache_core[56]: Access = 83776, Miss = 83449, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 32286
	L1D_cache_core[57]: Access = 85280, Miss = 85024, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 37345
	L1D_cache_core[58]: Access = 86384, Miss = 86128, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 26089
	L1D_cache_core[59]: Access = 82544, Miss = 82288, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 42532
	L1D_cache_core[60]: Access = 85056, Miss = 84800, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 34071
	L1D_cache_core[61]: Access = 82576, Miss = 82320, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 48399
	L1D_cache_core[62]: Access = 86416, Miss = 86160, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 18518
	L1D_cache_core[63]: Access = 86688, Miss = 86304, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 23079
	L1D_cache_core[64]: Access = 83952, Miss = 83568, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 38510
	L1D_cache_core[65]: Access = 82704, Miss = 82320, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 48876
	L1D_cache_core[66]: Access = 85264, Miss = 84880, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 33954
	L1D_cache_core[67]: Access = 82752, Miss = 82368, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 45208
	L1D_cache_core[68]: Access = 83744, Miss = 83360, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 32648
	L1D_cache_core[69]: Access = 83840, Miss = 83584, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 32908
	L1D_cache_core[70]: Access = 85360, Miss = 85104, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 32123
	L1D_cache_core[71]: Access = 85280, Miss = 85024, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 35046
	L1D_cache_core[72]: Access = 82528, Miss = 82144, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 39395
	L1D_cache_core[73]: Access = 86006, Miss = 85622, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 28831
	L1D_cache_core[74]: Access = 86464, Miss = 86205, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 18438
	L1D_cache_core[75]: Access = 82736, Miss = 82480, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 46876
	L1D_cache_core[76]: Access = 85296, Miss = 84912, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 35037
	L1D_cache_core[77]: Access = 86288, Miss = 85888, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 29402
	L1D_cache_core[78]: Access = 85184, Miss = 84800, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 28399
	L1D_cache_core[79]: Access = 85216, Miss = 84847, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 29025
	L1D_total_cache_accesses = 6799512
	L1D_total_cache_misses = 6773495
	L1D_total_cache_miss_rate = 0.9962
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2788054
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1369376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1283643
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 74
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26007
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5404045
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1504411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1369460
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5430052

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1283643
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1504411
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
24820, 21454, 24774, 29382, 32702, 37310, 41918, 46526, 24820, 21454, 24774, 29382, 32702, 37310, 41918, 46526, 24820, 21454, 24774, 29382, 32702, 37310, 41918, 46526, 21984, 19752, 23256, 27864, 31368, 35976, 40584, 45192, 21984, 19752, 23256, 27864, 31368, 35976, 40584, 45192, 4968, 9540, 14148, 18756, 23364, 27972, 32580, 37188, 4968, 9540, 14148, 18756, 23364, 27972, 32580, 37188, 4968, 9540, 14148, 18756, 23364, 27972, 32580, 37188, 
gpgpu_n_tot_thrd_icount = 4568257088
gpgpu_n_tot_w_icount = 142758034
gpgpu_n_stall_shd_mem = 68250571
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1369408
gpgpu_n_mem_write_global = 14029108
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2697416
gpgpu_n_store_insn = 23280624
gpgpu_n_shmem_insn = 456227434
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7968768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 46541321
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8640282
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8204817
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:128465952	W0_Idle:14370257	W0_Scoreboard:77359993	W1:1286624	W2:1224368	W3:747072	W4:1224368	W5:747072	W6:747072	W7:747072	W8:1224368	W9:747072	W10:752090	W11:747072	W12:747072	W13:747072	W14:747072	W15:747072	W16:1263278	W17:747072	W18:747072	W19:747072	W20:747072	W21:747072	W22:747072	W23:747072	W24:747072	W25:747072	W26:747072	W27:747072	W28:747072	W29:747072	W30:747072	W31:747072	W32:117106138
single_issue_nums: WS0:29190282	WS1:32201124	WS2:37695026	WS3:43671602	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10955264 {8:1369408,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 285994528 {8:8599056,40:5430052,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54776320 {40:1369408,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 112232864 {8:14029108,}
maxmflatency = 25299 
max_icnt2mem_latency = 25125 
maxmrqlatency = 11002 
max_icnt2sh_latency = 1204 
averagemflatency = 1050 
avg_icnt2mem_latency = 670 
avg_mrq_latency = 52 
avg_icnt2sh_latency = 39 
mrq_lat_table:326782 	251446 	218524 	218965 	349585 	554536 	394130 	185476 	40411 	12800 	4525 	346 	0 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3245460 	2597563 	6161982 	2348675 	380452 	432276 	187655 	44453 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	971611 	503551 	377012 	2486592 	1451176 	1411166 	1546264 	1816814 	3231721 	735260 	270311 	397218 	158869 	40951 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5469192 	2166777 	2008687 	1827464 	1582633 	1144442 	697757 	345192 	155373 	999 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	39 	900 	728 	166 	152 	122 	78 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64      7501        64        64        64        64        64        64        64        64        95        64        64        64 
dram[1]:        64        64        64      7196        64        64        64        64        64        64        64        64        95        64        64        64 
dram[2]:        64        64        64      6340        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64      7057        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64      6463        64        64        64        64        64        64        64        64        84        64        64        64 
dram[5]:        64        64        64      4120        64        64        64        64        64        64        64        64       106        64        64        64 
dram[6]:        64        64        64      4007        64        64        64        64        64        64        64        64       103        64        64        64 
dram[7]:        64        64        64      4434        64        64        64        64        64        64        64        64       100        64        64        64 
dram[8]:        64        64        64      4314        64        64        64        64        64        64        64        64        64        66        64        64 
dram[9]:        64        64        64      4040        64        64        64        64        64        64        64        64        64        99        64        64 
dram[10]:        64        64        64      3886        64        64        64        64        64        64        64        64        72        98        64        64 
dram[11]:        64        64        64       730        64        64        64        64        64        64        64        64        72        97        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        70       101 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64       101        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64       102        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64       104        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        79        72        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        72        64 
dram[18]:        64        64        64        64        72        64        64        64        64        64        64        64        64        64        98        64 
dram[19]:        64        64        64        64        72        64        64        64        64        64        64        64        64        64        71        64 
dram[20]:        64        64        72        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        72        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64       108        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        96        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64       101        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        99        64        89        92 
dram[27]:        64        64      9681        64        64        64        64        64        64        64        64        64        64        64        64        74 
dram[28]:        64        64     11092        64        64        64        64        64        64        64        64        64        64        64        64        85 
dram[29]:        64        64     10600        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64      9351        64        64        64        64        64        64        64        64        64       105        64        64        94 
dram[31]:        64        64      8459        64        64        64        64        64        64        64        64        64        77        64        64        82 
maximum service time to same row:
dram[0]:    162493    147337    149200     94077    153009    153645    169163    169326    174554    172103    175187    178219    187371    186699    173041    191595 
dram[1]:    145601    147422    146273     94060    146416    151733    165215    115631    170518    160558    171807    177829    141968    185208    182750    125361 
dram[2]:    196518    147357    146205     72726    146389    151817    165252    167603    170079    160851    171897    178985    167024    187530    190919    150684 
dram[3]:    199450    148702    149280     74769    152544    152739    169339    169530    174589    162839    175385    172812    183662    189586    194124    146024 
dram[4]:    198342    199536    150440     90213    153695    153980    169054    163609    174062    162246    174349    169475    186282    187249    193510    169072 
dram[5]:    147276    200898    148639     92058    152034    155196    167327    165601    171516    164667    171613    171998    185920    189958    144639    184553 
dram[6]:    198359    147641    148601    105640    153277    152383    113792    169358    174278    163354    176808    170969    187158    188332    168359    191934 
dram[7]:    198269    147958    148717    105604    153192    152532     92400    169379    176234    162880    179897    171240    186627    188955    180877    144919 
dram[8]:    199140    147970    149460    120219    152961    153557     93166    169342    175359    163142    179644    170748    187341    188138    193035    164077 
dram[9]:    147614    146925    149924    120175    153386    152283     92404    169439    171946    163932    178740    170967    188170    149077    193528    178848 
dram[10]:    147354    146822    153493    135864    152982    152338     92201    173112    171726    164798    178534    177941    189048    163177    195759    190477 
dram[11]:    198991    146877    151071    135824    152620    152338    109702    171758    173068    163004    176819    175879    188752    177374    148392    193703 
dram[12]:    141806    145975    117975    119599    142496    150548    102775    159904    152175    168254    163522    168833    174715    177145    153065    191264 
dram[13]:    198358    146774    118600    119598    155593    152410    120940    160505    167777    168897    173913    177206    180554    185461    173464    146274 
dram[14]:    198246    150320    145414    149573    156414    155125    122680    156726    170947    171514    176018    179385    184994    188593    188355    156517 
dram[15]:    198336    150638    145176    149522    156372    155294    138192    163776    171576    172761    177301    180975    185925    188554    192100    175336 
dram[16]:    198621    149581    149789    148895    157167    156899    166872    162747    172083    171603    177766    179987    186088    187697    148459    187361 
dram[17]:    165614    196294    147617    145768    124082    151928    148601    144915    170574    169346    178640    176872    184661    184789    170072    190112 
dram[18]:    165830    197165    146780    146781    124521    152608    165323    145602    169576    170153    177770    177889    146149    185524    181564    191549 
dram[19]:    147762    145010    153852    148293    157686    147316    168133    148606    170590    171109    175136    180055    170346    188206    194615    194170 
dram[20]:    147388    146698    144885    150517    153570    149668    149351    150828    171164    172850    174809    181476    184107    189185    192274    150479 
dram[21]:    149120    149324    146932    148032    155003    153885    150892    148361    173850    170836    176159    179319    188410    187075    193639    168500 
dram[22]:    147760    149408    154871    147568    157705    154393    166978    150356    171711    170701    175926    180305    187149    185958    149810    181139 
dram[23]:    147228    198550    154137    147929    156197    155059    166227    150657    170884    171149    174614    180746    185716    187459    167332    192886 
dram[24]:    147068    199846    153924    148605    156845    154892    166520    148807    170715    171858    177832    181337    185839    189511    178702    149087 
dram[25]:    147231    144648    154069    147607    157466    147023    167951    156867    170337    170796    177415    181025    186428    188458    192635    162306 
dram[26]:    147255    145992    154258    149431    157934    149370    168403    158290    169941    172199    177366    182936    186841    147044    194382    179466 
dram[27]:    147273    145922    145966    148803    157894    147908    168125    157983    172806    171818    177548    180743    187029    160559    194367    191862 
dram[28]:    143002    125616    144239    135513    146304    140653    149582    148016    154438    149883    167605    168411    175563    171935    140777    179722 
dram[29]:    144183    129477    145203    147239    150935    154627    166233    166216    168384    169246    175926    176356    184532    186224    153450    191766 
dram[30]:    147349    199016    117092    149653    153520    156375    169124    167857    170901    171794    177636    175412    187194    188226    175689    145276 
dram[31]:    147752    149484    117066    149135    153913    155964    169836    167503    172717    171859    179019    174988    187626    187810    188282    152176 
average row accesses per activate:
dram[0]: 20.363636 18.983051 18.983051 134.273453 18.360655 18.983051 18.876404 17.872341 19.186441 17.070000 19.005405 18.061539 17.108490 15.938597 15.015564 12.949495 
dram[1]: 20.613497 18.260870 19.881657 143.671875 17.591623 19.534883 20.119761 18.563536 19.288136 17.507692 17.938776 17.969387 19.446236 18.701031 13.243986 12.258786 
dram[2]: 21.401274 18.770950 19.090910 147.841492 18.666666 19.534883 19.649122 17.777779 19.397728 18.159575 17.668343 19.141304 18.994764 17.717073 12.694079 13.003367 
dram[3]: 18.666666 17.055838 18.461538 129.767609 18.983051 19.649122 17.872341 17.777779 17.418367 16.900990 17.405941 17.969387 15.299578 15.417022 12.094339 13.071428 
dram[4]: 19.310345 18.064516 18.983051 133.981766 18.876404 18.876404 17.684210 16.969696 19.288136 16.572815 18.312500 17.435644 16.879070 15.389831 14.116788 12.365385 
dram[5]: 18.876404 19.090910 19.200001 131.410065 18.360655 18.360655 18.770950 17.684210 17.781250 17.968422 16.822966 17.014492 17.536232 18.984293 12.495114 13.428572 
dram[6]: 19.764706 18.876404 19.421965 131.361984 18.563536 20.613497 18.770950 18.876404 20.201183 17.968422 17.580000 18.061539 17.280952 18.069653 12.726072 12.244445 
dram[7]: 19.421965 19.881657 18.260870 140.959595 18.770950 20.740740 18.666666 19.090910 19.072626 18.256685 18.123711 18.536842 16.943926 18.318182 13.250859 13.703571 
dram[8]: 18.983051 18.461538 18.563536 140.899994 18.360655 21.538462 18.360655 19.200001 17.968422 18.554348 16.985508 18.734043 16.070797 17.028170 13.292096 13.354167 
dram[9]: 19.421965 19.764706 19.534883 145.428574 18.360655 20.119761 19.421965 19.764706 17.874346 18.554348 19.005405 19.351648 17.940594 19.179893 12.483767 15.536290 
dram[10]: 17.872341 18.064516 18.360655 147.892044 16.153847 19.881657 18.064516 18.983051 16.103773 17.418367 18.903225 18.734043 14.901639 18.272728 12.797342 12.084375 
dram[11]: 19.090910 17.500000 17.591623 33.563831 17.230770 19.649122 18.770950 17.872341 17.781250 17.329948 18.312500 17.787878 15.748918 18.211056 13.498245 12.859531 
dram[12]: 11.520000 11.566265 11.851851 12.000000 11.294118 11.162790 10.909091 12.687224 10.786765 10.907063 12.000000 12.813560 10.971831 10.562712 10.293578 10.366154 
dram[13]: 19.421965 18.983051 18.260870 17.684210 18.461538 18.260870 17.777779 19.649122 17.507692 17.597939 18.802139 18.834225 16.342342 18.494898 12.500000 13.620567 
dram[14]: 20.240963 18.666666 18.983051 17.142857 19.200001 19.649122 17.684210 17.500000 19.179775 18.159575 18.408377 18.439791 17.717073 18.701031 12.976431 12.363344 
dram[15]: 21.677420 19.649122 19.090910 17.872341 19.090910 18.983051 17.872341 17.591623 19.734104 17.874346 18.603174 17.969387 16.791666 17.358852 13.423077 13.570422 
dram[16]: 19.310345 19.200001 18.360655 17.591623 18.770950 19.534883 18.162163 17.777779 19.734104 18.256685 18.702127 18.061539 17.808823 16.691244 14.210332 12.154574 
dram[17]: 20.487804 19.421965 18.983051 18.260870 19.764706 18.360655 18.983051 17.230770 18.966667 18.758242 18.603174 18.343750 17.707317 16.855814 14.165442 13.265517 
dram[18]: 20.363636 18.360655 17.967915 18.666666 19.245714 18.360655 19.310345 17.055838 18.354839 18.966667 18.505262 17.698492 17.175356 16.459091 14.169742 11.885802 
dram[19]: 16.969696 18.983051 16.799999 16.470589 17.010101 16.969696 16.633663 17.500000 18.063492 17.070000 17.938776 18.536842 16.115555 17.028170 12.863334 12.942953 
dram[20]: 16.231884 18.461538 17.541666 18.563536 16.716417 16.884422 17.230770 17.409327 17.874346 18.454054 16.202765 18.634920 16.495455 15.688312 13.085034 12.727574 
dram[21]: 20.363636 18.162163 18.711111 17.591623 16.969696 16.390244 17.230770 17.230770 18.966667 17.968422 17.151220 18.634920 17.037560 17.339712 13.586573 13.824372 
dram[22]: 19.649122 20.000000 18.360655 18.162163 16.551723 17.409327 18.360655 18.260870 17.329948 18.063492 19.108696 19.037838 17.779411 16.288288 13.537103 11.959627 
dram[23]: 19.310345 18.360655 18.162163 17.409327 17.055838 17.319588 18.260870 17.500000 17.689119 17.968422 19.108696 18.343750 15.557940 15.364017 13.206185 12.761589 
dram[24]: 19.764706 18.260870 18.461538 18.563536 17.055838 18.064516 17.500000 17.142857 16.900990 17.597939 16.985508 18.536842 17.745098 15.595745 14.598485 13.213793 
dram[25]: 20.119761 17.967915 18.770950 16.470589 17.967915 16.470589 17.777779 16.231884 18.063492 16.900990 18.505262 17.787878 18.782383 15.982533 13.043919 13.040678 
dram[26]: 19.649122 18.876404 17.055838 17.777779 16.633663 18.162163 18.360655 16.633663 16.572815 18.159575 17.492537 19.351648 18.875000 15.136364 12.376205 14.018182 
dram[27]: 16.716417 17.967915 124.946327 17.319588 16.884422 17.872341 18.666666 16.231884 16.985075 17.689119 17.462687 17.878172 16.438913 13.973283 12.942760 12.926174 
dram[28]: 11.294118 10.786517 119.866829 11.612904 11.383399 10.666667 12.307693 11.119691 10.947762 10.669091 11.905512 11.117647 10.767361 10.972222 10.132530  9.779710 
dram[29]: 18.064516 19.421965 143.794601 16.470589 19.534883 17.500000 18.461538 18.064516 17.418367 18.861879 18.834225 18.061539 17.891626 16.574661 13.047458 13.016891 
dram[30]: 19.421965 20.363636 134.755493 16.551723 21.132076 17.409327 20.487804 17.142857 18.256685 18.256685 18.154638 17.969387 17.803921 16.348215 13.321799 13.675000 
dram[31]: 19.200001 19.090910 137.568878 17.684210 20.363636 17.500000 18.563536 18.770950 17.507692 18.454054 18.061539 19.458563 16.351351 15.313807 12.899666 13.524822 
average row locality = 2557580/109225 = 23.415701
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2560      2560      2560      2560      2560      2560      2560      2560      2592      2608      2688      2688      2672      2672      2624      2624 
dram[1]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[2]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[3]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[4]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[5]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[6]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[7]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[8]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[9]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[10]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[11]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[12]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[13]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[14]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[15]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[16]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[17]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[18]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[19]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[20]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[21]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[22]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2666      2624      2624 
dram[23]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[24]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[25]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[26]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[27]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2682      2688      2672      2664      2624      2624 
dram[28]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[29]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[30]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[31]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2620 
total dram reads = 1333144
bank skew: 2688/2560 = 1.05
chip skew: 41664/41648 = 1.00
number of total write accesses:
dram[0]:      2240      2240      2240    112635      2240      2240      2240      2240      2256      2264      2328      2340      2502      2508      2791      2798 
dram[1]:      2240      2240      2240    118595      2240      2240      2240      2240      2264      2264      2328      2340      2495      2502      2770      2778 
dram[2]:      2240      2240      2240    117290      2240      2240      2240      2240      2264      2264      2328      2340      2490      2506      2808      2810 
dram[3]:      2240      2240      2240    116811      2240      2240      2240      2240      2264      2264      2328      2340      2491      2495      2770      2790 
dram[4]:      2240      2240      2240    114988      2240      2240      2240      2240      2264      2264      2328      2340      2490      2517      2811      2788 
dram[5]:      2240      2240      2240    117574      2240      2240      2240      2240      2264      2264      2328      2340      2507      2489      2777      2790 
dram[6]:      2240      2240      2240    114576      2240      2240      2240      2240      2264      2264      2328      2340      2504      2500      2796      2803 
dram[7]:      2240      2240      2240    120149      2240      2240      2240      2240      2264      2264      2328      2340      2501      2493      2772      2787 
dram[8]:      2240      2240      2240    118388      2240      2240      2240      2240      2264      2264      2328      2340      2508      2499      2801      2776 
dram[9]:      2240      2240      2240    120355      2240      2240      2240      2240      2264      2264      2328      2340      2491      2510      2793      2790 
dram[10]:      2240      2240      2240    117182      2240      2240      2240      2240      2264      2264      2328      2340      2524      2478      2780      2781 
dram[11]:      2240      2240      2240     14741      2240      2240      2240      2240      2264      2264      2328      2340      2527      2496      2824      2795 
dram[12]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1489      1460      1801      1820 
dram[13]:      2240      2240      2240      2240      2240      2240      2240      2240      2264      2264      2328      2340      2503      2494      2786      2806 
dram[14]:      2240      2240      2240      2240      2240      2240      2240      2240      2264      2264      2328      2340      2499      2494      2769      2791 
dram[15]:      2240      2240      2240      2240      2240      2240      2240      2240      2264      2264      2328      2340      2497      2497      2785      2781 
dram[16]:      2240      2240      2240      2240      2240      2240      2240      2240      2264      2264      2328      2340      2502      2490      2799      2770 
dram[17]:      2240      2240      2240      2240      2240      2240      2240      2240      2264      2264      2328      2340      2505      2487      2792      2797 
dram[18]:      2240      2240      2240      2240      2260      2240      2240      2240      2264      2264      2328      2340      2499      2492      2760      2780 
dram[19]:      2240      2240      2240      2240      2260      2240      2240      2240      2264      2264      2328      2340      2490      2498      2785      2805 
dram[20]:      2240      2240      2272      2240      2240      2240      2240      2240      2264      2264      2328      2340      2496      2496      2767      2759 
dram[21]:      2240      2240      2272      2240      2240      2240      2240      2240      2264      2264      2328      2340      2495      2502      2784      2788 
dram[22]:      2240      2240      2240      2240      2240      2240      2240      2240      2264      2264      2328      2340      2495      2479      2762      2768 
dram[23]:      2240      2240      2240      2240      2240      2240      2240      2240      2264      2264      2328      2340      2492      2570      2764      2812 
dram[24]:      2240      2240      2240      2240      2240      2240      2240      2240      2264      2264      2328      2340      2489      2544      2776      2770 
dram[25]:      2240      2240      2240      2240      2240      2240      2240      2240      2264      2264      2328      2340      2485      2558      2805      2766 
dram[26]:      2240      2240      2240      2240      2240      2240      2240      2240      2264      2264      2328      2340      2486      2551      2781      2805 
dram[27]:      2240      2240    107809      2240      2240      2240      2240      2240      2264      2264      2325      2340      2495      2544      2779      2772 
dram[28]:      1280      1280    110969      1280      1280      1280      1280      1280      1304      1304      1344      1344      1446      1534      1848      1837 
dram[29]:      2240      2240    114043      2240      2240      2240      2240      2240      2264      2264      2340      2340      2502      2525      2775      2779 
dram[30]:      2240      2240    110920      2240      2240      2240      2240      2240      2264      2264      2340      2340      2506      2538      2786      2777 
dram[31]:      2240      2240    115277      2240      2240      2240      2240      2240      2264      2264      2340      2340      2507      2541      2774      2750 
total dram writes = 3000448
bank skew: 120355/1280 = 94.03
chip skew: 155815/22106 = 7.05
average mf latency per bank:
dram[0]:      42325     13631      2665      2570      2647      2784      2747      2900      2636      2870      2534      2782      2719      3000      3387      3964
dram[1]:      46844     13203      2636      1803      2693      2632      2788      2644      2696      2640      2649      2592      2759      2812      3216      3529
dram[2]:      42549     13298      2652      1607      2695      2604      2771      2590      2719      2584      2635      2663      2719      2873      3376      3479
dram[3]:      38289     13432      2757      2434      2740      2625      2804      2630      2716      2654      2583      2663      2689      2902      3505      3467
dram[4]:      31059     13896      2773      2441      2794      2925      2892      2880      2823      2851      2711      2868      2806      3107      3617      3672
dram[5]:      28299     13589      2897      2166      2863      2864      2976      2807      2893      2777      2782      2775      2868      2986      3670      3560
dram[6]:      24269     13699      2747      1970      2763      2824      2823      2808      2728      2814      2594      2786      2719      3030      3425      3752
dram[7]:      22517     13657      2747      1554      2790      2747      2866      2655      2764      2686      2627      2750      2789      3043      3488      3689
dram[8]:      22399     13500      2794      1327      2842      2738      2913      2648      2845      2659      2721      2646      2854      2919      3560      3427
dram[9]:      21810     13492      2817      1413      2802      2687      2937      2605      2893      2622      2807      2688      2968      2960      3720      3486
dram[10]:      23962     13476      2877      1295      2850      2722      2896      2707      2842      2672      2793      2668      3003      2830      3670      3345
dram[11]:      23361     13238      2737      1989      2707      2718      2817      2738      2746      2742      2691      2750      2907      2946      3504      3589
dram[12]:      24410     14392      1870      1817      1856      1742      1897      1757      1858      1733      1810      1697      2208      1968      2877      2794
dram[13]:      19714     12885      2641      2642      2614      2589      2630      2510      2564      2557      2499      2588      2814      2761      3433      3471
dram[14]:      19149     13110      2619      2799      2625      2689      2579      2600      2546      2637      2491      2649      2672      2841      3272      3547
dram[15]:      18627     13169      2572      2851      2669      2727      2612      2579      2567      2602      2466      2639      2693      2817      3417      3593
dram[16]:      13921     12996      2641      2771      2670      2690      2653      2575      2578      2558      2498      2599      2700      2835      3400      3361
dram[17]:      12896     12894      2555      2641      2579      2611      2667      2570      2605      2551      2507      2526      2730      2739      3318      3385
dram[18]:      13023     12982      2592      2630      2633      2640      2685      2593      2684      2573      2580      2531      2741      2742      3248      3398
dram[19]:      13018     12977      2644      2732      2674      2710      2716      2649      2631      2578      2500      2522      2671      2812      3368      3460
dram[20]:      13231     12990      2792      2739      2831      2697      2888      2662      2814      2539      2742      2542      2850      2833      3606      3460
dram[21]:      13167     13102      2698      2828      2751      2817      2819      2770      2790      2688      2714      2686      2791      2921      3646      3486
dram[22]:      13044     13134      2745      2763      2710      2764      2633      2733      2592      2692      2503      2607      2666      2847      3506      3464
dram[23]:      13205     13146      2784      2793      2813      2795      2842      2735      2776      2684      2675      2575      2771      2906      3507      3547
dram[24]:      13218     13145      2739      2857      2742      2786      2814      2731      2774      2676      2672      2642      2817      3028      3543      3562
dram[25]:      13298     13144      2765      2889      2752      2757      2781      2690      2745      2656      2637      2673      2761      3104      3501      3584
dram[26]:      13305     13096      2818      2799      2773      2720      2740      2660      2753      2633      2707      2583      2840      2964      3816      3452
dram[27]:      13480     13076      5051      2736      2756      2667      2852      2610      2780      2551      2681      2605      2784      2975      3784      3387
dram[28]:      15007     14690      5830      1938      1816      1903      1934      1939      1860      1856      1842      1826      2133      2311      3087      3069
dram[29]:      13281     13011      4566      2688      2627      2718      2685      2769      2636      2619      2618      2556      2799      2799      3501      3492
dram[30]:      13197     13188      3972      2769      2568      2742      2618      2905      2570      2707      2589      2663      2807      3019      3550      3677
dram[31]:      13359     13021      2870      2651      2707      2661      2768      2782      2757      2646      2646      2538      2768      2838      3575      3417
maximum mf latency per bank:
dram[0]:      21515     21472      8233     17186      7148     11310      9329     11230      8234     10930      9232     11323      9148     10563      9093     11040
dram[1]:      21514     21474      8454     17216      8367      8366      8620      9062      8650      8384      9843      8106      8756     10404      8989     12139
dram[2]:      21516     21471      8773     13661      9456      8376      8830      9999      9053      8473      9914      8227      9156      8621      9094     12140
dram[3]:      21512     21473      8777     17599      9429     10309      8656     10892      8851     10229      8876      9766      8711     10877      8878     11075
dram[4]:      21514     21471      9314     17746      9843     10751      9148     12335      8808     11886      9122     11678      8953     11838      9164     11598
dram[5]:      21512     21473     12012     16550     11810      8347     12268      9543     11392      9218     11205      9164     12182      8880     12102      9276
dram[6]:      21514     21471      9520     13610      8938      9308      8163      8918      8660      9999      7818     10038      7841     10107      7989      9151
dram[7]:      21512     21473      9970     13369      8799      8859      8190      9220      8842      9768      9544     10133      8435     10275      8275      9745
dram[8]:      21514     21471      9822      9175     10393      8941      9418      8319      9591      9618     10129      8944      9799      9188      9589      8265
dram[9]:      21512     21473     10974      8918     11179      8140     11619      8118     11376      9914     10743      8173     11137      8378     10786      8230
dram[10]:      21514     21471     10960      8515     10999      7761     11780      7911     11321      8148     11282      8286     10719      8529     10860      9012
dram[11]:      21512     21473      7681      8420      9263      7693      8944      8140      9212      8209      8521      8188      8412      8565      9030      9034
dram[12]:      21514     21471     20175     20271     12224      7060     14274      8190     13294      8235     12575      8175     12233      8591     10293      7820
dram[13]:      21512     21473     20176     20276      9048      7090     11018      9144     11195      8940     10644      8275     10059      9085      9496      8599
dram[14]:      21514     21471     10809      9963      8905      9995     11000     10075      8947      9538      8322      9398      8463     10695     10220     10535
dram[15]:      21512     21473      7322      9753      9468      9992     11169      9697      9117      9915      8871      9278      9131     10681     10633     10488
dram[16]:      21514     21471      9363      9258     11031      7552     10692      8805     10438      8413      9284      8361     10677      9209     11063      9161
dram[17]:      21512     21473      8257     10319      8633     10485      8844      9500      8644      8470      7741      9359      8232      9068      7640      8558
dram[18]:      21514     21471      8002      9773      8614     11329      8877      8423      9089      8510      7810      8472      9012      8473      7963     11582
dram[19]:      21512     21473     11154     10725      8575     10936      8274     10323      8676      9898      8963      9801      8798     11095      8428     10974
dram[20]:      21514     21471     11961      9319     11289      9186     11730      7838     10995      9335     12094      7826     12362      9169     11921      9119
dram[21]:      21512     21473      9969     11675      9479     11779      9795     10592      8866     11802     10312     10050     10237     11293      9928     11302
dram[22]:      21514     21471      9933      9809      8509      9960      8669      9803      9456      9617      9538      8074      9444      8610      9298     11329
dram[23]:      21512     21473     11288      9713      9179      9909      9308     10101     10649     10099     10153      8782     10158      8713      9687     10650
dram[24]:      21514     21471     11850     10652      9242      9970      8851     10523     10244     10498      9905     10291      9201     10312      8929      9686
dram[25]:      21512     21473      8781     10574      9267     11284     10716     12068      9438     12294      8235     11667      8015     10908      8795     10847
dram[26]:      21514     21471     11092      8304     10566      8490     11578     10186     11780     10145     10519      9732     10421      9108     12254      9926
dram[27]:      21601     21473     24598      8724      8524      8561      8320     10459      9108     10291      8575      9753      8147      9590      8484     10233
dram[28]:      22298     21561     25299     15005      9101     10228      8861      9693      8968     10382      9115     11053     10644     10148      9920     21525
dram[29]:      21478     21563     24373      8942      8922      9217      7927      9297      8855      8120      8678      8908      9897      8641      9212      9202
dram[30]:      21472     21561     20674      9640      7959      9900      8129     10499      8332      9409      8661     10635     10044     10841      8319     10671
dram[31]:      21470     21563     20408      8279     10763      7175     10765      9082     10483      8900     10792      8615     10301      9206     10482      9331
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870316 n_nop=676060 n_act=3369 n_pre=3353 n_ref_event=0 n_req=102418 n_rd=41648 n_rd_L2_A=0 n_write=0 n_wr_bk=148102 bw_util=0.218
n_activity=430458 dram_eff=0.4408
bk0: 2560a 843624i bk1: 2560a 846078i bk2: 2560a 848461i bk3: 2560a 675729i bk4: 2560a 848175i bk5: 2560a 845638i bk6: 2560a 843497i bk7: 2560a 843428i bk8: 2592a 842927i bk9: 2608a 841028i bk10: 2688a 842703i bk11: 2688a 844622i bk12: 2672a 842705i bk13: 2672a 843405i bk14: 2624a 835665i bk15: 2624a 835633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967105
Row_Buffer_Locality_read = 0.953323
Row_Buffer_Locality_write = 0.976551
Bank_Level_Parallism = 1.803960
Bank_Level_Parallism_Col = 1.746294
Bank_Level_Parallism_Ready = 1.089628
write_to_read_ratio_blp_rw_average = 0.648793
GrpLevelPara = 1.546032 

BW Util details:
bwutil = 0.218024 
total_CMD = 870316 
util_bw = 189750 
Wasted_Col = 183810 
Wasted_Row = 16779 
Idle = 479977 

BW Util Bottlenecks: 
RCDc_limit = 15083 
RCDWRc_limit = 9141 
WTRc_limit = 102237 
RTWc_limit = 24754 
CCDLc_limit = 174638 
rwq = 0 
CCDLc_limit_alone = 153651 
WTRc_limit_alone = 82752 
RTWc_limit_alone = 23252 

Commands details: 
total_CMD = 870316 
n_nop = 676060 
Read = 41648 
Write = 0 
L2_Alloc = 0 
L2_WB = 148102 
n_act = 3369 
n_pre = 3353 
n_ref = 0 
n_req = 102418 
total_req = 189750 

Dual Bus Interface Util: 
issued_total_row = 6722 
issued_total_col = 189750 
Row_Bus_Util =  0.007724 
CoL_Bus_Util = 0.218024 
Either_Row_CoL_Bus_Util = 0.223202 
Issued_on_Two_Bus_Simul_Util = 0.002546 
issued_two_Eff = 0.011408 
queue_avg = 5.940138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.94014
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870316 n_nop=670110 n_act=3359 n_pre=3343 n_ref_event=0 n_req=107492 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=154016 bw_util=0.2248
n_activity=456664 dram_eff=0.4285
bk0: 2560a 847390i bk1: 2560a 847632i bk2: 2560a 849317i bk3: 2560a 665029i bk4: 2560a 848695i bk5: 2560a 848566i bk6: 2560a 844298i bk7: 2560a 845870i bk8: 2608a 846422i bk9: 2608a 846629i bk10: 2688a 846734i bk11: 2688a 844755i bk12: 2672a 844340i bk13: 2672a 845017i bk14: 2624a 838977i bk15: 2624a 840068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968751
Row_Buffer_Locality_read = 0.953965
Row_Buffer_Locality_write = 0.978110
Bank_Level_Parallism = 1.684530
Bank_Level_Parallism_Col = 1.629148
Bank_Level_Parallism_Ready = 1.088522
write_to_read_ratio_blp_rw_average = 0.686196
GrpLevelPara = 1.448477 

BW Util details:
bwutil = 0.224838 
total_CMD = 870316 
util_bw = 195680 
Wasted_Col = 192181 
Wasted_Row = 17480 
Idle = 464975 

BW Util Bottlenecks: 
RCDc_limit = 15113 
RCDWRc_limit = 9351 
WTRc_limit = 85121 
RTWc_limit = 28541 
CCDLc_limit = 175944 
rwq = 0 
CCDLc_limit_alone = 157309 
WTRc_limit_alone = 68104 
RTWc_limit_alone = 26923 

Commands details: 
total_CMD = 870316 
n_nop = 670110 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 154016 
n_act = 3359 
n_pre = 3343 
n_ref = 0 
n_req = 107492 
total_req = 195680 

Dual Bus Interface Util: 
issued_total_row = 6702 
issued_total_col = 195680 
Row_Bus_Util =  0.007701 
CoL_Bus_Util = 0.224838 
Either_Row_CoL_Bus_Util = 0.230038 
Issued_on_Two_Bus_Simul_Util = 0.002500 
issued_two_Eff = 0.010869 
queue_avg = 5.144804 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.1448
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870316 n_nop=671414 n_act=3315 n_pre=3299 n_ref_event=0 n_req=103668 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=152780 bw_util=0.2234
n_activity=438757 dram_eff=0.4432
bk0: 2560a 847467i bk1: 2560a 844448i bk2: 2560a 845647i bk3: 2560a 666521i bk4: 2560a 845870i bk5: 2560a 848237i bk6: 2560a 842260i bk7: 2560a 843533i bk8: 2608a 843526i bk9: 2608a 844592i bk10: 2688a 842719i bk11: 2688a 844281i bk12: 2672a 841348i bk13: 2672a 843822i bk14: 2624a 835002i bk15: 2624a 836357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968023
Row_Buffer_Locality_read = 0.954469
Row_Buffer_Locality_write = 0.977131
Bank_Level_Parallism = 1.781354
Bank_Level_Parallism_Col = 1.728603
Bank_Level_Parallism_Ready = 1.089800
write_to_read_ratio_blp_rw_average = 0.657285
GrpLevelPara = 1.529904 

BW Util details:
bwutil = 0.223418 
total_CMD = 870316 
util_bw = 194444 
Wasted_Col = 188875 
Wasted_Row = 16991 
Idle = 470006 

BW Util Bottlenecks: 
RCDc_limit = 15023 
RCDWRc_limit = 9218 
WTRc_limit = 102451 
RTWc_limit = 23740 
CCDLc_limit = 181477 
rwq = 0 
CCDLc_limit_alone = 159168 
WTRc_limit_alone = 81694 
RTWc_limit_alone = 22188 

Commands details: 
total_CMD = 870316 
n_nop = 671414 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 152780 
n_act = 3315 
n_pre = 3299 
n_ref = 0 
n_req = 103668 
total_req = 194444 

Dual Bus Interface Util: 
issued_total_row = 6614 
issued_total_col = 194444 
Row_Bus_Util =  0.007600 
CoL_Bus_Util = 0.223418 
Either_Row_CoL_Bus_Util = 0.228540 
Issued_on_Two_Bus_Simul_Util = 0.002477 
issued_two_Eff = 0.010840 
queue_avg = 6.290515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.29051
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870316 n_nop=671739 n_act=3590 n_pre=3574 n_ref_event=0 n_req=107605 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=152233 bw_util=0.2228
n_activity=453691 dram_eff=0.4274
bk0: 2560a 848035i bk1: 2560a 847029i bk2: 2560a 847000i bk3: 2560a 666039i bk4: 2560a 846285i bk5: 2560a 845962i bk6: 2560a 848818i bk7: 2560a 846834i bk8: 2608a 845978i bk9: 2608a 846468i bk10: 2688a 845953i bk11: 2688a 848489i bk12: 2672a 847940i bk13: 2672a 846347i bk14: 2624a 839838i bk15: 2624a 838652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966637
Row_Buffer_Locality_read = 0.949237
Row_Buffer_Locality_write = 0.977632
Bank_Level_Parallism = 1.684538
Bank_Level_Parallism_Col = 1.616073
Bank_Level_Parallism_Ready = 1.084112
write_to_read_ratio_blp_rw_average = 0.685854
GrpLevelPara = 1.468397 

BW Util details:
bwutil = 0.222789 
total_CMD = 870316 
util_bw = 193897 
Wasted_Col = 190310 
Wasted_Row = 17680 
Idle = 468429 

BW Util Bottlenecks: 
RCDc_limit = 16378 
RCDWRc_limit = 9250 
WTRc_limit = 81388 
RTWc_limit = 31021 
CCDLc_limit = 170436 
rwq = 0 
CCDLc_limit_alone = 153929 
WTRc_limit_alone = 66754 
RTWc_limit_alone = 29148 

Commands details: 
total_CMD = 870316 
n_nop = 671739 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 152233 
n_act = 3590 
n_pre = 3574 
n_ref = 0 
n_req = 107605 
total_req = 193897 

Dual Bus Interface Util: 
issued_total_row = 7164 
issued_total_col = 193897 
Row_Bus_Util =  0.008231 
CoL_Bus_Util = 0.222789 
Either_Row_CoL_Bus_Util = 0.228167 
Issued_on_Two_Bus_Simul_Util = 0.002854 
issued_two_Eff = 0.012509 
queue_avg = 4.756961 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.75696
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870316 n_nop=673523 n_act=3479 n_pre=3463 n_ref_event=0 n_req=103822 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=150470 bw_util=0.2208
n_activity=432971 dram_eff=0.4438
bk0: 2560a 848134i bk1: 2560a 845037i bk2: 2560a 843108i bk3: 2560a 671627i bk4: 2560a 843372i bk5: 2560a 843918i bk6: 2560a 844253i bk7: 2560a 844556i bk8: 2608a 844021i bk9: 2608a 843994i bk10: 2688a 845770i bk11: 2688a 845003i bk12: 2672a 843631i bk13: 2672a 842790i bk14: 2624a 836641i bk15: 2624a 835648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966491
Row_Buffer_Locality_read = 0.950461
Row_Buffer_Locality_write = 0.977235
Bank_Level_Parallism = 1.792361
Bank_Level_Parallism_Col = 1.729993
Bank_Level_Parallism_Ready = 1.086117
write_to_read_ratio_blp_rw_average = 0.668763
GrpLevelPara = 1.531333 

BW Util details:
bwutil = 0.220763 
total_CMD = 870316 
util_bw = 192134 
Wasted_Col = 185318 
Wasted_Row = 17209 
Idle = 475655 

BW Util Bottlenecks: 
RCDc_limit = 15982 
RCDWRc_limit = 9141 
WTRc_limit = 101227 
RTWc_limit = 23732 
CCDLc_limit = 176208 
rwq = 0 
CCDLc_limit_alone = 155419 
WTRc_limit_alone = 81795 
RTWc_limit_alone = 22375 

Commands details: 
total_CMD = 870316 
n_nop = 673523 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 150470 
n_act = 3479 
n_pre = 3463 
n_ref = 0 
n_req = 103822 
total_req = 192134 

Dual Bus Interface Util: 
issued_total_row = 6942 
issued_total_col = 192134 
Row_Bus_Util =  0.007976 
CoL_Bus_Util = 0.220763 
Either_Row_CoL_Bus_Util = 0.226117 
Issued_on_Two_Bus_Simul_Util = 0.002623 
issued_two_Eff = 0.011601 
queue_avg = 5.847198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.8472
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870316 n_nop=670947 n_act=3471 n_pre=3455 n_ref_event=0 n_req=107130 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=153013 bw_util=0.2237
n_activity=454277 dram_eff=0.4285
bk0: 2560a 845286i bk1: 2560a 849042i bk2: 2560a 844552i bk3: 2560a 664254i bk4: 2560a 847095i bk5: 2560a 838499i bk6: 2560a 844368i bk7: 2560a 843016i bk8: 2608a 845121i bk9: 2608a 844253i bk10: 2688a 842508i bk11: 2688a 846997i bk12: 2672a 846481i bk13: 2672a 845286i bk14: 2624a 838439i bk15: 2624a 839160i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967600
Row_Buffer_Locality_read = 0.951253
Row_Buffer_Locality_write = 0.978004
Bank_Level_Parallism = 1.748093
Bank_Level_Parallism_Col = 1.689433
Bank_Level_Parallism_Ready = 1.084114
write_to_read_ratio_blp_rw_average = 0.664045
GrpLevelPara = 1.523394 

BW Util details:
bwutil = 0.223685 
total_CMD = 870316 
util_bw = 194677 
Wasted_Col = 192742 
Wasted_Row = 17496 
Idle = 465401 

BW Util Bottlenecks: 
RCDc_limit = 16147 
RCDWRc_limit = 9247 
WTRc_limit = 98198 
RTWc_limit = 30011 
CCDLc_limit = 175714 
rwq = 0 
CCDLc_limit_alone = 156071 
WTRc_limit_alone = 80347 
RTWc_limit_alone = 28219 

Commands details: 
total_CMD = 870316 
n_nop = 670947 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 153013 
n_act = 3471 
n_pre = 3455 
n_ref = 0 
n_req = 107130 
total_req = 194677 

Dual Bus Interface Util: 
issued_total_row = 6926 
issued_total_col = 194677 
Row_Bus_Util =  0.007958 
CoL_Bus_Util = 0.223685 
Either_Row_CoL_Bus_Util = 0.229077 
Issued_on_Two_Bus_Simul_Util = 0.002567 
issued_two_Eff = 0.011205 
queue_avg = 5.309613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.30961
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870316 n_nop=674047 n_act=3389 n_pre=3373 n_ref_event=0 n_req=102803 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=150055 bw_util=0.2203
n_activity=431382 dram_eff=0.4444
bk0: 2560a 844382i bk1: 2560a 845078i bk2: 2560a 839002i bk3: 2560a 669413i bk4: 2560a 840212i bk5: 2560a 839834i bk6: 2560a 842006i bk7: 2560a 840514i bk8: 2608a 843141i bk9: 2608a 841123i bk10: 2688a 841724i bk11: 2688a 844008i bk12: 2672a 844179i bk13: 2672a 843568i bk14: 2624a 833007i bk15: 2624a 838084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967034
Row_Buffer_Locality_read = 0.953221
Row_Buffer_Locality_write = 0.976447
Bank_Level_Parallism = 1.871956
Bank_Level_Parallism_Col = 1.820217
Bank_Level_Parallism_Ready = 1.090247
write_to_read_ratio_blp_rw_average = 0.646145
GrpLevelPara = 1.626542 

BW Util details:
bwutil = 0.220287 
total_CMD = 870316 
util_bw = 191719 
Wasted_Col = 185729 
Wasted_Row = 17104 
Idle = 475764 

BW Util Bottlenecks: 
RCDc_limit = 15584 
RCDWRc_limit = 9278 
WTRc_limit = 118527 
RTWc_limit = 24159 
CCDLc_limit = 176614 
rwq = 0 
CCDLc_limit_alone = 154417 
WTRc_limit_alone = 97669 
RTWc_limit_alone = 22820 

Commands details: 
total_CMD = 870316 
n_nop = 674047 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 150055 
n_act = 3389 
n_pre = 3373 
n_ref = 0 
n_req = 102803 
total_req = 191719 

Dual Bus Interface Util: 
issued_total_row = 6762 
issued_total_col = 191719 
Row_Bus_Util =  0.007770 
CoL_Bus_Util = 0.220287 
Either_Row_CoL_Bus_Util = 0.225515 
Issued_on_Two_Bus_Simul_Util = 0.002542 
issued_two_Eff = 0.011270 
queue_avg = 6.314970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.31497
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870316 n_nop=668522 n_act=3352 n_pre=3336 n_ref_event=0 n_req=108152 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=155578 bw_util=0.2266
n_activity=460089 dram_eff=0.4287
bk0: 2560a 844944i bk1: 2560a 849364i bk2: 2560a 843830i bk3: 2560a 660457i bk4: 2560a 843891i bk5: 2560a 845881i bk6: 2560a 843829i bk7: 2560a 846419i bk8: 2608a 840606i bk9: 2608a 842210i bk10: 2688a 846231i bk11: 2688a 844607i bk12: 2672a 843504i bk13: 2672a 845113i bk14: 2624a 838570i bk15: 2624a 839220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969007
Row_Buffer_Locality_read = 0.953485
Row_Buffer_Locality_write = 0.978733
Bank_Level_Parallism = 1.738089
Bank_Level_Parallism_Col = 1.688204
Bank_Level_Parallism_Ready = 1.076804
write_to_read_ratio_blp_rw_average = 0.663581
GrpLevelPara = 1.514235 

BW Util details:
bwutil = 0.226633 
total_CMD = 870316 
util_bw = 197242 
Wasted_Col = 195786 
Wasted_Row = 18074 
Idle = 459214 

BW Util Bottlenecks: 
RCDc_limit = 15606 
RCDWRc_limit = 9119 
WTRc_limit = 100500 
RTWc_limit = 29789 
CCDLc_limit = 178839 
rwq = 0 
CCDLc_limit_alone = 159637 
WTRc_limit_alone = 83002 
RTWc_limit_alone = 28085 

Commands details: 
total_CMD = 870316 
n_nop = 668522 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 155578 
n_act = 3352 
n_pre = 3336 
n_ref = 0 
n_req = 108152 
total_req = 197242 

Dual Bus Interface Util: 
issued_total_row = 6688 
issued_total_col = 197242 
Row_Bus_Util =  0.007685 
CoL_Bus_Util = 0.226633 
Either_Row_CoL_Bus_Util = 0.231863 
Issued_on_Two_Bus_Simul_Util = 0.002454 
issued_two_Eff = 0.010585 
queue_avg = 5.365418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.36542
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870316 n_nop=670203 n_act=3394 n_pre=3378 n_ref_event=0 n_req=104492 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=153848 bw_util=0.2246
n_activity=441248 dram_eff=0.4431
bk0: 2560a 842521i bk1: 2560a 845598i bk2: 2560a 844237i bk3: 2560a 664202i bk4: 2560a 843620i bk5: 2560a 843503i bk6: 2560a 843270i bk7: 2560a 842625i bk8: 2608a 839566i bk9: 2608a 841655i bk10: 2688a 844238i bk11: 2688a 845208i bk12: 2672a 841287i bk13: 2672a 844599i bk14: 2624a 837087i bk15: 2624a 839326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967519
Row_Buffer_Locality_read = 0.952741
Row_Buffer_Locality_write = 0.977319
Bank_Level_Parallism = 1.800014
Bank_Level_Parallism_Col = 1.745389
Bank_Level_Parallism_Ready = 1.084593
write_to_read_ratio_blp_rw_average = 0.648756
GrpLevelPara = 1.556343 

BW Util details:
bwutil = 0.224645 
total_CMD = 870316 
util_bw = 195512 
Wasted_Col = 191332 
Wasted_Row = 17045 
Idle = 466427 

BW Util Bottlenecks: 
RCDc_limit = 15621 
RCDWRc_limit = 9129 
WTRc_limit = 108283 
RTWc_limit = 25006 
CCDLc_limit = 180391 
rwq = 0 
CCDLc_limit_alone = 159977 
WTRc_limit_alone = 89363 
RTWc_limit_alone = 23512 

Commands details: 
total_CMD = 870316 
n_nop = 670203 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 153848 
n_act = 3394 
n_pre = 3378 
n_ref = 0 
n_req = 104492 
total_req = 195512 

Dual Bus Interface Util: 
issued_total_row = 6772 
issued_total_col = 195512 
Row_Bus_Util =  0.007781 
CoL_Bus_Util = 0.224645 
Either_Row_CoL_Bus_Util = 0.229931 
Issued_on_Two_Bus_Simul_Util = 0.002494 
issued_two_Eff = 0.010849 
queue_avg = 6.436264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.43626
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870316 n_nop=668451 n_act=3282 n_pre=3266 n_ref_event=0 n_req=108323 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=155815 bw_util=0.2269
n_activity=458090 dram_eff=0.4311
bk0: 2560a 842608i bk1: 2560a 845556i bk2: 2560a 845650i bk3: 2560a 660846i bk4: 2560a 845202i bk5: 2560a 847011i bk6: 2560a 845012i bk7: 2560a 848759i bk8: 2608a 847929i bk9: 2608a 846701i bk10: 2688a 844313i bk11: 2688a 843727i bk12: 2672a 842892i bk13: 2672a 843598i bk14: 2624a 839706i bk15: 2624a 840262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969702
Row_Buffer_Locality_read = 0.954613
Row_Buffer_Locality_write = 0.979133
Bank_Level_Parallism = 1.724007
Bank_Level_Parallism_Col = 1.670304
Bank_Level_Parallism_Ready = 1.086495
write_to_read_ratio_blp_rw_average = 0.675115
GrpLevelPara = 1.511524 

BW Util details:
bwutil = 0.226905 
total_CMD = 870316 
util_bw = 197479 
Wasted_Col = 193849 
Wasted_Row = 16795 
Idle = 462193 

BW Util Bottlenecks: 
RCDc_limit = 14896 
RCDWRc_limit = 9037 
WTRc_limit = 93870 
RTWc_limit = 29750 
CCDLc_limit = 177393 
rwq = 0 
CCDLc_limit_alone = 158741 
WTRc_limit_alone = 77105 
RTWc_limit_alone = 27863 

Commands details: 
total_CMD = 870316 
n_nop = 668451 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 155815 
n_act = 3282 
n_pre = 3266 
n_ref = 0 
n_req = 108323 
total_req = 197479 

Dual Bus Interface Util: 
issued_total_row = 6548 
issued_total_col = 197479 
Row_Bus_Util =  0.007524 
CoL_Bus_Util = 0.226905 
Either_Row_CoL_Bus_Util = 0.231944 
Issued_on_Two_Bus_Simul_Util = 0.002484 
issued_two_Eff = 0.010710 
queue_avg = 5.635168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.63517
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870316 n_nop=671317 n_act=3494 n_pre=3478 n_ref_event=0 n_req=104417 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=152621 bw_util=0.2232
n_activity=440120 dram_eff=0.4414
bk0: 2560a 844912i bk1: 2560a 845750i bk2: 2560a 843330i bk3: 2560a 667089i bk4: 2560a 844955i bk5: 2560a 850492i bk6: 2560a 845915i bk7: 2560a 849034i bk8: 2608a 843863i bk9: 2608a 845109i bk10: 2688a 842559i bk11: 2688a 842730i bk12: 2672a 841230i bk13: 2672a 845133i bk14: 2624a 836664i bk15: 2624a 838640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966538
Row_Buffer_Locality_read = 0.950869
Row_Buffer_Locality_write = 0.976941
Bank_Level_Parallism = 1.747251
Bank_Level_Parallism_Col = 1.686618
Bank_Level_Parallism_Ready = 1.083563
write_to_read_ratio_blp_rw_average = 0.657103
GrpLevelPara = 1.515099 

BW Util details:
bwutil = 0.223235 
total_CMD = 870316 
util_bw = 194285 
Wasted_Col = 190196 
Wasted_Row = 17332 
Idle = 468503 

BW Util Bottlenecks: 
RCDc_limit = 16335 
RCDWRc_limit = 9122 
WTRc_limit = 95135 
RTWc_limit = 25228 
CCDLc_limit = 179026 
rwq = 0 
CCDLc_limit_alone = 159531 
WTRc_limit_alone = 77084 
RTWc_limit_alone = 23784 

Commands details: 
total_CMD = 870316 
n_nop = 671317 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 152621 
n_act = 3494 
n_pre = 3478 
n_ref = 0 
n_req = 104417 
total_req = 194285 

Dual Bus Interface Util: 
issued_total_row = 6972 
issued_total_col = 194285 
Row_Bus_Util =  0.008011 
CoL_Bus_Util = 0.223235 
Either_Row_CoL_Bus_Util = 0.228651 
Issued_on_Two_Bus_Simul_Util = 0.002594 
issued_two_Eff = 0.011347 
queue_avg = 6.380013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.38001
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870316 n_nop=773522 n_act=3461 n_pre=3445 n_ref_event=0 n_req=64960 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=50259 bw_util=0.1056
n_activity=266135 dram_eff=0.3454
bk0: 2560a 855426i bk1: 2560a 854305i bk2: 2560a 854791i bk3: 2560a 835638i bk4: 2560a 856052i bk5: 2560a 855904i bk6: 2560a 855761i bk7: 2560a 856104i bk8: 2608a 855333i bk9: 2608a 855533i bk10: 2688a 855393i bk11: 2688a 855091i bk12: 2672a 853226i bk13: 2672a 854482i bk14: 2624a 850514i bk15: 2624a 850728i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946721
Row_Buffer_Locality_read = 0.951061
Row_Buffer_Locality_write = 0.938959
Bank_Level_Parallism = 1.674121
Bank_Level_Parallism_Col = 1.567896
Bank_Level_Parallism_Ready = 1.138257
write_to_read_ratio_blp_rw_average = 0.540685
GrpLevelPara = 1.416246 

BW Util details:
bwutil = 0.105620 
total_CMD = 870316 
util_bw = 91923 
Wasted_Col = 88959 
Wasted_Row = 19662 
Idle = 669772 

BW Util Bottlenecks: 
RCDc_limit = 17369 
RCDWRc_limit = 9028 
WTRc_limit = 16870 
RTWc_limit = 27744 
CCDLc_limit = 58843 
rwq = 0 
CCDLc_limit_alone = 54884 
WTRc_limit_alone = 14735 
RTWc_limit_alone = 25920 

Commands details: 
total_CMD = 870316 
n_nop = 773522 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 50259 
n_act = 3461 
n_pre = 3445 
n_ref = 0 
n_req = 64960 
total_req = 91923 

Dual Bus Interface Util: 
issued_total_row = 6906 
issued_total_col = 91923 
Row_Bus_Util =  0.007935 
CoL_Bus_Util = 0.105620 
Either_Row_CoL_Bus_Util = 0.111217 
Issued_on_Two_Bus_Simul_Util = 0.002338 
issued_two_Eff = 0.021024 
queue_avg = 1.455901 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.4559
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870316 n_nop=800449 n_act=4246 n_pre=4230 n_ref_event=0 n_req=47923 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=22106 bw_util=0.07327
n_activity=198300 dram_eff=0.3216
bk0: 2560a 854403i bk1: 2560a 854936i bk2: 2560a 854770i bk3: 2560a 854391i bk4: 2560a 854478i bk5: 2560a 854866i bk6: 2560a 853959i bk7: 2560a 855520i bk8: 2608a 854188i bk9: 2608a 854241i bk10: 2688a 854228i bk11: 2688a 854443i bk12: 2672a 853553i bk13: 2672a 853181i bk14: 2624a 850499i bk15: 2624a 850238i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911400
Row_Buffer_Locality_read = 0.944700
Row_Buffer_Locality_write = 0.689727
Bank_Level_Parallism = 1.995107
Bank_Level_Parallism_Col = 1.823050
Bank_Level_Parallism_Ready = 1.258852
write_to_read_ratio_blp_rw_average = 0.403019
GrpLevelPara = 1.524701 

BW Util details:
bwutil = 0.073272 
total_CMD = 870316 
util_bw = 63770 
Wasted_Col = 70493 
Wasted_Row = 21661 
Idle = 714392 

BW Util Bottlenecks: 
RCDc_limit = 20618 
RCDWRc_limit = 11666 
WTRc_limit = 10690 
RTWc_limit = 31277 
CCDLc_limit = 40013 
rwq = 0 
CCDLc_limit_alone = 36354 
WTRc_limit_alone = 9147 
RTWc_limit_alone = 29161 

Commands details: 
total_CMD = 870316 
n_nop = 800449 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 22106 
n_act = 4246 
n_pre = 4230 
n_ref = 0 
n_req = 47923 
total_req = 63770 

Dual Bus Interface Util: 
issued_total_row = 8476 
issued_total_col = 63770 
Row_Bus_Util =  0.009739 
CoL_Bus_Util = 0.073272 
Either_Row_CoL_Bus_Util = 0.080278 
Issued_on_Two_Bus_Simul_Util = 0.002733 
issued_two_Eff = 0.034050 
queue_avg = 1.362914 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.36291
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870316 n_nop=786458 n_act=3221 n_pre=3205 n_ref_event=0 n_req=55690 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=37705 bw_util=0.0912
n_activity=214751 dram_eff=0.3696
bk0: 2560a 856103i bk1: 2560a 854668i bk2: 2560a 855971i bk3: 2560a 855586i bk4: 2560a 856459i bk5: 2560a 856228i bk6: 2560a 856038i bk7: 2560a 856007i bk8: 2608a 854749i bk9: 2608a 855385i bk10: 2688a 855185i bk11: 2688a 854872i bk12: 2672a 853920i bk13: 2672a 855009i bk14: 2624a 850620i bk15: 2624a 850116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942162
Row_Buffer_Locality_read = 0.953797
Row_Buffer_Locality_write = 0.907600
Bank_Level_Parallism = 1.768253
Bank_Level_Parallism_Col = 1.655612
Bank_Level_Parallism_Ready = 1.169625
write_to_read_ratio_blp_rw_average = 0.467716
GrpLevelPara = 1.467311 

BW Util details:
bwutil = 0.091196 
total_CMD = 870316 
util_bw = 79369 
Wasted_Col = 75099 
Wasted_Row = 17357 
Idle = 698491 

BW Util Bottlenecks: 
RCDc_limit = 16164 
RCDWRc_limit = 8109 
WTRc_limit = 15285 
RTWc_limit = 21627 
CCDLc_limit = 52431 
rwq = 0 
CCDLc_limit_alone = 48770 
WTRc_limit_alone = 13101 
RTWc_limit_alone = 20150 

Commands details: 
total_CMD = 870316 
n_nop = 786458 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 37705 
n_act = 3221 
n_pre = 3205 
n_ref = 0 
n_req = 55690 
total_req = 79369 

Dual Bus Interface Util: 
issued_total_row = 6426 
issued_total_col = 79369 
Row_Bus_Util =  0.007384 
CoL_Bus_Util = 0.091196 
Either_Row_CoL_Bus_Util = 0.096354 
Issued_on_Two_Bus_Simul_Util = 0.002226 
issued_two_Eff = 0.023099 
queue_avg = 1.328567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.32857
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870316 n_nop=786605 n_act=3202 n_pre=3186 n_ref_event=0 n_req=55705 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=37669 bw_util=0.09115
n_activity=214705 dram_eff=0.3695
bk0: 2560a 856337i bk1: 2560a 856570i bk2: 2560a 856549i bk3: 2560a 855718i bk4: 2560a 856805i bk5: 2560a 856215i bk6: 2560a 856042i bk7: 2560a 855633i bk8: 2608a 855684i bk9: 2608a 856178i bk10: 2688a 854981i bk11: 2688a 855421i bk12: 2672a 854338i bk13: 2672a 855057i bk14: 2624a 851621i bk15: 2624a 849677i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942519
Row_Buffer_Locality_read = 0.955333
Row_Buffer_Locality_write = 0.904494
Bank_Level_Parallism = 1.739848
Bank_Level_Parallism_Col = 1.614241
Bank_Level_Parallism_Ready = 1.149648
write_to_read_ratio_blp_rw_average = 0.469834
GrpLevelPara = 1.445802 

BW Util details:
bwutil = 0.091154 
total_CMD = 870316 
util_bw = 79333 
Wasted_Col = 75013 
Wasted_Row = 16896 
Idle = 699074 

BW Util Bottlenecks: 
RCDc_limit = 15254 
RCDWRc_limit = 8534 
WTRc_limit = 15190 
RTWc_limit = 20257 
CCDLc_limit = 52564 
rwq = 0 
CCDLc_limit_alone = 49215 
WTRc_limit_alone = 13000 
RTWc_limit_alone = 19098 

Commands details: 
total_CMD = 870316 
n_nop = 786605 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 37669 
n_act = 3202 
n_pre = 3186 
n_ref = 0 
n_req = 55705 
total_req = 79333 

Dual Bus Interface Util: 
issued_total_row = 6388 
issued_total_col = 79333 
Row_Bus_Util =  0.007340 
CoL_Bus_Util = 0.091154 
Either_Row_CoL_Bus_Util = 0.096185 
Issued_on_Two_Bus_Simul_Util = 0.002310 
issued_two_Eff = 0.024011 
queue_avg = 1.349845 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.34985
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870316 n_nop=786621 n_act=3166 n_pre=3150 n_ref_event=0 n_req=55694 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=37676 bw_util=0.09116
n_activity=215586 dram_eff=0.368
bk0: 2560a 855800i bk1: 2560a 856499i bk2: 2560a 855934i bk3: 2560a 855300i bk4: 2560a 856881i bk5: 2560a 856306i bk6: 2560a 855571i bk7: 2560a 856133i bk8: 2608a 855461i bk9: 2608a 855199i bk10: 2688a 855658i bk11: 2688a 855404i bk12: 2672a 854480i bk13: 2672a 854019i bk14: 2624a 851262i bk15: 2624a 850748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943154
Row_Buffer_Locality_read = 0.956101
Row_Buffer_Locality_write = 0.904704
Bank_Level_Parallism = 1.743725
Bank_Level_Parallism_Col = 1.625459
Bank_Level_Parallism_Ready = 1.155735
write_to_read_ratio_blp_rw_average = 0.469432
GrpLevelPara = 1.455155 

BW Util details:
bwutil = 0.091162 
total_CMD = 870316 
util_bw = 79340 
Wasted_Col = 75463 
Wasted_Row = 17297 
Idle = 698216 

BW Util Bottlenecks: 
RCDc_limit = 15288 
RCDWRc_limit = 8572 
WTRc_limit = 14659 
RTWc_limit = 21969 
CCDLc_limit = 53080 
rwq = 0 
CCDLc_limit_alone = 49478 
WTRc_limit_alone = 12500 
RTWc_limit_alone = 20526 

Commands details: 
total_CMD = 870316 
n_nop = 786621 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 37676 
n_act = 3166 
n_pre = 3150 
n_ref = 0 
n_req = 55694 
total_req = 79340 

Dual Bus Interface Util: 
issued_total_row = 6316 
issued_total_col = 79340 
Row_Bus_Util =  0.007257 
CoL_Bus_Util = 0.091162 
Either_Row_CoL_Bus_Util = 0.096166 
Issued_on_Two_Bus_Simul_Util = 0.002253 
issued_two_Eff = 0.023430 
queue_avg = 1.361506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.36151
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870316 n_nop=786528 n_act=3200 n_pre=3184 n_ref_event=0 n_req=55705 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=37677 bw_util=0.09116
n_activity=215245 dram_eff=0.3686
bk0: 2560a 855795i bk1: 2560a 855537i bk2: 2560a 855947i bk3: 2560a 855629i bk4: 2560a 855635i bk5: 2560a 856123i bk6: 2560a 856178i bk7: 2560a 855701i bk8: 2608a 855896i bk9: 2608a 855662i bk10: 2688a 856031i bk11: 2688a 854938i bk12: 2672a 854358i bk13: 2672a 853439i bk14: 2624a 851387i bk15: 2624a 849991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942555
Row_Buffer_Locality_read = 0.955525
Row_Buffer_Locality_write = 0.904067
Bank_Level_Parallism = 1.756749
Bank_Level_Parallism_Col = 1.629750
Bank_Level_Parallism_Ready = 1.162854
write_to_read_ratio_blp_rw_average = 0.471646
GrpLevelPara = 1.446865 

BW Util details:
bwutil = 0.091163 
total_CMD = 870316 
util_bw = 79341 
Wasted_Col = 76026 
Wasted_Row = 16834 
Idle = 698115 

BW Util Bottlenecks: 
RCDc_limit = 15517 
RCDWRc_limit = 8390 
WTRc_limit = 14966 
RTWc_limit = 22287 
CCDLc_limit = 53662 
rwq = 0 
CCDLc_limit_alone = 49805 
WTRc_limit_alone = 12575 
RTWc_limit_alone = 20821 

Commands details: 
total_CMD = 870316 
n_nop = 786528 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 37677 
n_act = 3200 
n_pre = 3184 
n_ref = 0 
n_req = 55705 
total_req = 79341 

Dual Bus Interface Util: 
issued_total_row = 6384 
issued_total_col = 79341 
Row_Bus_Util =  0.007335 
CoL_Bus_Util = 0.091163 
Either_Row_CoL_Bus_Util = 0.096273 
Issued_on_Two_Bus_Simul_Util = 0.002226 
issued_two_Eff = 0.023118 
queue_avg = 1.361340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.36134
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870316 n_nop=786557 n_act=3148 n_pre=3132 n_ref_event=0 n_req=55700 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=37697 bw_util=0.09119
n_activity=215289 dram_eff=0.3686
bk0: 2560a 855219i bk1: 2560a 855938i bk2: 2560a 855280i bk3: 2560a 855599i bk4: 2560a 856047i bk5: 2560a 855870i bk6: 2560a 855893i bk7: 2560a 855164i bk8: 2608a 855516i bk9: 2608a 855579i bk10: 2688a 855091i bk11: 2688a 854705i bk12: 2672a 854336i bk13: 2672a 853322i bk14: 2624a 851002i bk15: 2624a 850413i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943483
Row_Buffer_Locality_read = 0.956269
Row_Buffer_Locality_write = 0.905529
Bank_Level_Parallism = 1.778009
Bank_Level_Parallism_Col = 1.668491
Bank_Level_Parallism_Ready = 1.183755
write_to_read_ratio_blp_rw_average = 0.474465
GrpLevelPara = 1.450851 

BW Util details:
bwutil = 0.091186 
total_CMD = 870316 
util_bw = 79361 
Wasted_Col = 75456 
Wasted_Row = 17163 
Idle = 698336 

BW Util Bottlenecks: 
RCDc_limit = 15204 
RCDWRc_limit = 8572 
WTRc_limit = 14705 
RTWc_limit = 22785 
CCDLc_limit = 53527 
rwq = 0 
CCDLc_limit_alone = 49682 
WTRc_limit_alone = 12316 
RTWc_limit_alone = 21329 

Commands details: 
total_CMD = 870316 
n_nop = 786557 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 37697 
n_act = 3148 
n_pre = 3132 
n_ref = 0 
n_req = 55700 
total_req = 79361 

Dual Bus Interface Util: 
issued_total_row = 6280 
issued_total_col = 79361 
Row_Bus_Util =  0.007216 
CoL_Bus_Util = 0.091186 
Either_Row_CoL_Bus_Util = 0.096240 
Issued_on_Two_Bus_Simul_Util = 0.002162 
issued_two_Eff = 0.022469 
queue_avg = 1.313562 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31356
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870316 n_nop=786542 n_act=3225 n_pre=3209 n_ref_event=0 n_req=55690 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=37667 bw_util=0.09115
n_activity=216272 dram_eff=0.3668
bk0: 2560a 856107i bk1: 2560a 855781i bk2: 2560a 855575i bk3: 2560a 855893i bk4: 2560a 855994i bk5: 2560a 855903i bk6: 2560a 856331i bk7: 2560a 854944i bk8: 2608a 855438i bk9: 2608a 856068i bk10: 2688a 856005i bk11: 2688a 854744i bk12: 2672a 853545i bk13: 2672a 853180i bk14: 2624a 851811i bk15: 2624a 848778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942090
Row_Buffer_Locality_read = 0.955093
Row_Buffer_Locality_write = 0.903465
Bank_Level_Parallism = 1.755811
Bank_Level_Parallism_Col = 1.640712
Bank_Level_Parallism_Ready = 1.168572
write_to_read_ratio_blp_rw_average = 0.470060
GrpLevelPara = 1.445576 

BW Util details:
bwutil = 0.091152 
total_CMD = 870316 
util_bw = 79331 
Wasted_Col = 76450 
Wasted_Row = 17728 
Idle = 696807 

BW Util Bottlenecks: 
RCDc_limit = 15377 
RCDWRc_limit = 8475 
WTRc_limit = 15836 
RTWc_limit = 20977 
CCDLc_limit = 53403 
rwq = 0 
CCDLc_limit_alone = 49808 
WTRc_limit_alone = 13386 
RTWc_limit_alone = 19832 

Commands details: 
total_CMD = 870316 
n_nop = 786542 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 37667 
n_act = 3225 
n_pre = 3209 
n_ref = 0 
n_req = 55690 
total_req = 79331 

Dual Bus Interface Util: 
issued_total_row = 6434 
issued_total_col = 79331 
Row_Bus_Util =  0.007393 
CoL_Bus_Util = 0.091152 
Either_Row_CoL_Bus_Util = 0.096257 
Issued_on_Two_Bus_Simul_Util = 0.002288 
issued_two_Eff = 0.023766 
queue_avg = 1.310945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31094
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870316 n_nop=786376 n_act=3380 n_pre=3364 n_ref_event=0 n_req=55723 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=37714 bw_util=0.09121
n_activity=213852 dram_eff=0.3712
bk0: 2560a 854700i bk1: 2560a 855671i bk2: 2560a 854995i bk3: 2560a 854621i bk4: 2560a 855080i bk5: 2560a 855281i bk6: 2560a 855872i bk7: 2560a 855635i bk8: 2608a 854991i bk9: 2608a 855484i bk10: 2688a 855128i bk11: 2688a 855325i bk12: 2672a 853097i bk13: 2672a 853094i bk14: 2624a 850760i bk15: 2624a 850375i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939343
Row_Buffer_Locality_read = 0.951853
Row_Buffer_Locality_write = 0.902269
Bank_Level_Parallism = 1.810484
Bank_Level_Parallism_Col = 1.674861
Bank_Level_Parallism_Ready = 1.180680
write_to_read_ratio_blp_rw_average = 0.473551
GrpLevelPara = 1.484496 

BW Util details:
bwutil = 0.091206 
total_CMD = 870316 
util_bw = 79378 
Wasted_Col = 74947 
Wasted_Row = 17270 
Idle = 698721 

BW Util Bottlenecks: 
RCDc_limit = 16056 
RCDWRc_limit = 8374 
WTRc_limit = 15559 
RTWc_limit = 22594 
CCDLc_limit = 52477 
rwq = 0 
CCDLc_limit_alone = 48722 
WTRc_limit_alone = 13359 
RTWc_limit_alone = 21039 

Commands details: 
total_CMD = 870316 
n_nop = 786376 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 37714 
n_act = 3380 
n_pre = 3364 
n_ref = 0 
n_req = 55723 
total_req = 79378 

Dual Bus Interface Util: 
issued_total_row = 6744 
issued_total_col = 79378 
Row_Bus_Util =  0.007749 
CoL_Bus_Util = 0.091206 
Either_Row_CoL_Bus_Util = 0.096448 
Issued_on_Two_Bus_Simul_Util = 0.002507 
issued_two_Eff = 0.025995 
queue_avg = 1.429007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.42901
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870316 n_nop=786429 n_act=3378 n_pre=3362 n_ref_event=0 n_req=55685 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=37666 bw_util=0.09115
n_activity=210848 dram_eff=0.3762
bk0: 2560a 854765i bk1: 2560a 855279i bk2: 2560a 854944i bk3: 2560a 855682i bk4: 2560a 854747i bk5: 2560a 855713i bk6: 2560a 855785i bk7: 2560a 855573i bk8: 2608a 856089i bk9: 2608a 855602i bk10: 2688a 854185i bk11: 2688a 855120i bk12: 2672a 854258i bk13: 2672a 854450i bk14: 2624a 850425i bk15: 2624a 849858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939337
Row_Buffer_Locality_read = 0.950845
Row_Buffer_Locality_write = 0.905142
Bank_Level_Parallism = 1.796799
Bank_Level_Parallism_Col = 1.659824
Bank_Level_Parallism_Ready = 1.163356
write_to_read_ratio_blp_rw_average = 0.469067
GrpLevelPara = 1.466136 

BW Util details:
bwutil = 0.091151 
total_CMD = 870316 
util_bw = 79330 
Wasted_Col = 75094 
Wasted_Row = 17140 
Idle = 698752 

BW Util Bottlenecks: 
RCDc_limit = 16440 
RCDWRc_limit = 8298 
WTRc_limit = 15880 
RTWc_limit = 21363 
CCDLc_limit = 52846 
rwq = 0 
CCDLc_limit_alone = 49202 
WTRc_limit_alone = 13687 
RTWc_limit_alone = 19912 

Commands details: 
total_CMD = 870316 
n_nop = 786429 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 37666 
n_act = 3378 
n_pre = 3362 
n_ref = 0 
n_req = 55685 
total_req = 79330 

Dual Bus Interface Util: 
issued_total_row = 6740 
issued_total_col = 79330 
Row_Bus_Util =  0.007744 
CoL_Bus_Util = 0.091151 
Either_Row_CoL_Bus_Util = 0.096387 
Issued_on_Two_Bus_Simul_Util = 0.002508 
issued_two_Eff = 0.026023 
queue_avg = 1.421778 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.42178
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870316 n_nop=786472 n_act=3262 n_pre=3246 n_ref_event=0 n_req=55709 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=37717 bw_util=0.09121
n_activity=215723 dram_eff=0.368
bk0: 2560a 856120i bk1: 2560a 855317i bk2: 2560a 855604i bk3: 2560a 855204i bk4: 2560a 855745i bk5: 2560a 854967i bk6: 2560a 855794i bk7: 2560a 856323i bk8: 2608a 856291i bk9: 2608a 855445i bk10: 2688a 855313i bk11: 2688a 855142i bk12: 2672a 854440i bk13: 2672a 854604i bk14: 2624a 850528i bk15: 2624a 850748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941446
Row_Buffer_Locality_read = 0.953341
Row_Buffer_Locality_write = 0.906159
Bank_Level_Parallism = 1.760494
Bank_Level_Parallism_Col = 1.628761
Bank_Level_Parallism_Ready = 1.158262
write_to_read_ratio_blp_rw_average = 0.463629
GrpLevelPara = 1.437741 

BW Util details:
bwutil = 0.091209 
total_CMD = 870316 
util_bw = 79381 
Wasted_Col = 75987 
Wasted_Row = 16845 
Idle = 698103 

BW Util Bottlenecks: 
RCDc_limit = 15795 
RCDWRc_limit = 8354 
WTRc_limit = 15262 
RTWc_limit = 20902 
CCDLc_limit = 53944 
rwq = 0 
CCDLc_limit_alone = 50314 
WTRc_limit_alone = 12951 
RTWc_limit_alone = 19583 

Commands details: 
total_CMD = 870316 
n_nop = 786472 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 37717 
n_act = 3262 
n_pre = 3246 
n_ref = 0 
n_req = 55709 
total_req = 79381 

Dual Bus Interface Util: 
issued_total_row = 6508 
issued_total_col = 79381 
Row_Bus_Util =  0.007478 
CoL_Bus_Util = 0.091209 
Either_Row_CoL_Bus_Util = 0.096337 
Issued_on_Two_Bus_Simul_Util = 0.002350 
issued_two_Eff = 0.024391 
queue_avg = 1.368288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.36829
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870316 n_nop=786546 n_act=3256 n_pre=3240 n_ref_event=0 n_req=55671 n_rd=41658 n_rd_L2_A=0 n_write=0 n_wr_bk=37620 bw_util=0.09109
n_activity=213118 dram_eff=0.372
bk0: 2560a 855826i bk1: 2560a 856029i bk2: 2560a 855623i bk3: 2560a 855823i bk4: 2560a 855635i bk5: 2560a 855597i bk6: 2560a 856045i bk7: 2560a 855399i bk8: 2608a 856067i bk9: 2608a 856315i bk10: 2688a 856096i bk11: 2688a 855654i bk12: 2672a 854220i bk13: 2666a 853907i bk14: 2624a 851457i bk15: 2624a 850162i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941514
Row_Buffer_Locality_read = 0.954126
Row_Buffer_Locality_write = 0.904018
Bank_Level_Parallism = 1.748239
Bank_Level_Parallism_Col = 1.626074
Bank_Level_Parallism_Ready = 1.159666
write_to_read_ratio_blp_rw_average = 0.475129
GrpLevelPara = 1.447913 

BW Util details:
bwutil = 0.091091 
total_CMD = 870316 
util_bw = 79278 
Wasted_Col = 75302 
Wasted_Row = 17520 
Idle = 698216 

BW Util Bottlenecks: 
RCDc_limit = 15918 
RCDWRc_limit = 8530 
WTRc_limit = 14309 
RTWc_limit = 21467 
CCDLc_limit = 51827 
rwq = 0 
CCDLc_limit_alone = 48566 
WTRc_limit_alone = 12372 
RTWc_limit_alone = 20143 

Commands details: 
total_CMD = 870316 
n_nop = 786546 
Read = 41658 
Write = 0 
L2_Alloc = 0 
L2_WB = 37620 
n_act = 3256 
n_pre = 3240 
n_ref = 0 
n_req = 55671 
total_req = 79278 

Dual Bus Interface Util: 
issued_total_row = 6496 
issued_total_col = 79278 
Row_Bus_Util =  0.007464 
CoL_Bus_Util = 0.091091 
Either_Row_CoL_Bus_Util = 0.096252 
Issued_on_Two_Bus_Simul_Util = 0.002303 
issued_two_Eff = 0.023923 
queue_avg = 1.384726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38473
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870316 n_nop=786297 n_act=3326 n_pre=3310 n_ref_event=0 n_req=55740 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=37754 bw_util=0.09124
n_activity=219451 dram_eff=0.3619
bk0: 2560a 855423i bk1: 2560a 855623i bk2: 2560a 855792i bk3: 2560a 855899i bk4: 2560a 856233i bk5: 2560a 854748i bk6: 2560a 855964i bk7: 2560a 855283i bk8: 2608a 856023i bk9: 2608a 855731i bk10: 2688a 855860i bk11: 2688a 855567i bk12: 2672a 853790i bk13: 2664a 853319i bk14: 2624a 850369i bk15: 2624a 850813i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940330
Row_Buffer_Locality_read = 0.953308
Row_Buffer_Locality_write = 0.901945
Bank_Level_Parallism = 1.733420
Bank_Level_Parallism_Col = 1.619030
Bank_Level_Parallism_Ready = 1.162284
write_to_read_ratio_blp_rw_average = 0.475319
GrpLevelPara = 1.441631 

BW Util details:
bwutil = 0.091243 
total_CMD = 870316 
util_bw = 79410 
Wasted_Col = 77390 
Wasted_Row = 18783 
Idle = 694733 

BW Util Bottlenecks: 
RCDc_limit = 16215 
RCDWRc_limit = 8677 
WTRc_limit = 13895 
RTWc_limit = 22511 
CCDLc_limit = 53233 
rwq = 0 
CCDLc_limit_alone = 50052 
WTRc_limit_alone = 12069 
RTWc_limit_alone = 21156 

Commands details: 
total_CMD = 870316 
n_nop = 786297 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 37754 
n_act = 3326 
n_pre = 3310 
n_ref = 0 
n_req = 55740 
total_req = 79410 

Dual Bus Interface Util: 
issued_total_row = 6636 
issued_total_col = 79410 
Row_Bus_Util =  0.007625 
CoL_Bus_Util = 0.091243 
Either_Row_CoL_Bus_Util = 0.096538 
Issued_on_Two_Bus_Simul_Util = 0.002329 
issued_two_Eff = 0.024125 
queue_avg = 1.351043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.35104
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870316 n_nop=786481 n_act=3274 n_pre=3258 n_ref_event=0 n_req=55717 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=37695 bw_util=0.09117
n_activity=216139 dram_eff=0.3671
bk0: 2560a 856381i bk1: 2560a 856018i bk2: 2560a 855661i bk3: 2560a 855465i bk4: 2560a 855756i bk5: 2560a 856133i bk6: 2560a 854983i bk7: 2560a 855427i bk8: 2608a 855260i bk9: 2608a 855753i bk10: 2688a 855433i bk11: 2688a 855236i bk12: 2672a 854674i bk13: 2664a 853270i bk14: 2624a 851998i bk15: 2624a 850888i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941239
Row_Buffer_Locality_read = 0.953428
Row_Buffer_Locality_write = 0.905128
Bank_Level_Parallism = 1.757200
Bank_Level_Parallism_Col = 1.631042
Bank_Level_Parallism_Ready = 1.162985
write_to_read_ratio_blp_rw_average = 0.466091
GrpLevelPara = 1.454697 

BW Util details:
bwutil = 0.091175 
total_CMD = 870316 
util_bw = 79351 
Wasted_Col = 75505 
Wasted_Row = 17257 
Idle = 698203 

BW Util Bottlenecks: 
RCDc_limit = 16125 
RCDWRc_limit = 8228 
WTRc_limit = 14528 
RTWc_limit = 21572 
CCDLc_limit = 52399 
rwq = 0 
CCDLc_limit_alone = 49185 
WTRc_limit_alone = 12538 
RTWc_limit_alone = 20348 

Commands details: 
total_CMD = 870316 
n_nop = 786481 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 37695 
n_act = 3274 
n_pre = 3258 
n_ref = 0 
n_req = 55717 
total_req = 79351 

Dual Bus Interface Util: 
issued_total_row = 6532 
issued_total_col = 79351 
Row_Bus_Util =  0.007505 
CoL_Bus_Util = 0.091175 
Either_Row_CoL_Bus_Util = 0.096327 
Issued_on_Two_Bus_Simul_Util = 0.002353 
issued_two_Eff = 0.024429 
queue_avg = 1.355790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.35579
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870316 n_nop=786417 n_act=3316 n_pre=3300 n_ref_event=0 n_req=55739 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=37730 bw_util=0.09122
n_activity=214989 dram_eff=0.3693
bk0: 2560a 855411i bk1: 2560a 854489i bk2: 2560a 855127i bk3: 2560a 854868i bk4: 2560a 855986i bk5: 2560a 855622i bk6: 2560a 855720i bk7: 2560a 853972i bk8: 2608a 855923i bk9: 2608a 855662i bk10: 2688a 855103i bk11: 2688a 854720i bk12: 2672a 854178i bk13: 2664a 852031i bk14: 2624a 850483i bk15: 2624a 849191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940508
Row_Buffer_Locality_read = 0.953068
Row_Buffer_Locality_write = 0.903359
Bank_Level_Parallism = 1.813009
Bank_Level_Parallism_Col = 1.679329
Bank_Level_Parallism_Ready = 1.189202
write_to_read_ratio_blp_rw_average = 0.470543
GrpLevelPara = 1.462604 

BW Util details:
bwutil = 0.091215 
total_CMD = 870316 
util_bw = 79386 
Wasted_Col = 75787 
Wasted_Row = 17087 
Idle = 698056 

BW Util Bottlenecks: 
RCDc_limit = 15737 
RCDWRc_limit = 8541 
WTRc_limit = 15504 
RTWc_limit = 23051 
CCDLc_limit = 54167 
rwq = 0 
CCDLc_limit_alone = 50157 
WTRc_limit_alone = 12957 
RTWc_limit_alone = 21588 

Commands details: 
total_CMD = 870316 
n_nop = 786417 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 37730 
n_act = 3316 
n_pre = 3300 
n_ref = 0 
n_req = 55739 
total_req = 79386 

Dual Bus Interface Util: 
issued_total_row = 6616 
issued_total_col = 79386 
Row_Bus_Util =  0.007602 
CoL_Bus_Util = 0.091215 
Either_Row_CoL_Bus_Util = 0.096401 
Issued_on_Two_Bus_Simul_Util = 0.002416 
issued_two_Eff = 0.025066 
queue_avg = 1.427888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.42789
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870316 n_nop=786352 n_act=3304 n_pre=3288 n_ref_event=0 n_req=55737 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=37739 bw_util=0.09123
n_activity=217027 dram_eff=0.3658
bk0: 2560a 855903i bk1: 2560a 855444i bk2: 2560a 855984i bk3: 2560a 855870i bk4: 2560a 854844i bk5: 2560a 856023i bk6: 2560a 855564i bk7: 2560a 855289i bk8: 2608a 854671i bk9: 2608a 855773i bk10: 2688a 855407i bk11: 2688a 855381i bk12: 2672a 854638i bk13: 2664a 852496i bk14: 2624a 849876i bk15: 2624a 851214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940722
Row_Buffer_Locality_read = 0.952636
Row_Buffer_Locality_write = 0.905475
Bank_Level_Parallism = 1.767319
Bank_Level_Parallism_Col = 1.647068
Bank_Level_Parallism_Ready = 1.176926
write_to_read_ratio_blp_rw_average = 0.465710
GrpLevelPara = 1.453039 

BW Util details:
bwutil = 0.091225 
total_CMD = 870316 
util_bw = 79395 
Wasted_Col = 76055 
Wasted_Row = 17929 
Idle = 696937 

BW Util Bottlenecks: 
RCDc_limit = 16423 
RCDWRc_limit = 8432 
WTRc_limit = 15090 
RTWc_limit = 21047 
CCDLc_limit = 53702 
rwq = 0 
CCDLc_limit_alone = 50147 
WTRc_limit_alone = 12930 
RTWc_limit_alone = 19652 

Commands details: 
total_CMD = 870316 
n_nop = 786352 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 37739 
n_act = 3304 
n_pre = 3288 
n_ref = 0 
n_req = 55737 
total_req = 79395 

Dual Bus Interface Util: 
issued_total_row = 6592 
issued_total_col = 79395 
Row_Bus_Util =  0.007574 
CoL_Bus_Util = 0.091225 
Either_Row_CoL_Bus_Util = 0.096475 
Issued_on_Two_Bus_Simul_Util = 0.002324 
issued_two_Eff = 0.024094 
queue_avg = 1.396377 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39638
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870316 n_nop=680662 n_act=3580 n_pre=3564 n_ref_event=0 n_req=96601 n_rd=41650 n_rd_L2_A=0 n_write=0 n_wr_bk=143272 bw_util=0.2125
n_activity=422982 dram_eff=0.4372
bk0: 2560a 846249i bk1: 2560a 843684i bk2: 2560a 679881i bk3: 2560a 844539i bk4: 2560a 845861i bk5: 2560a 843473i bk6: 2560a 844663i bk7: 2560a 841951i bk8: 2608a 843802i bk9: 2608a 843644i bk10: 2682a 845011i bk11: 2688a 845677i bk12: 2672a 842400i bk13: 2664a 840822i bk14: 2624a 836252i bk15: 2624a 833877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962940
Row_Buffer_Locality_read = 0.949964
Row_Buffer_Locality_write = 0.972776
Bank_Level_Parallism = 1.825647
Bank_Level_Parallism_Col = 1.763845
Bank_Level_Parallism_Ready = 1.087723
write_to_read_ratio_blp_rw_average = 0.635219
GrpLevelPara = 1.580485 

BW Util details:
bwutil = 0.212477 
total_CMD = 870316 
util_bw = 184922 
Wasted_Col = 180508 
Wasted_Row = 17925 
Idle = 486961 

BW Util Bottlenecks: 
RCDc_limit = 16340 
RCDWRc_limit = 9401 
WTRc_limit = 102593 
RTWc_limit = 25361 
CCDLc_limit = 170190 
rwq = 0 
CCDLc_limit_alone = 149806 
WTRc_limit_alone = 83629 
RTWc_limit_alone = 23941 

Commands details: 
total_CMD = 870316 
n_nop = 680662 
Read = 41650 
Write = 0 
L2_Alloc = 0 
L2_WB = 143272 
n_act = 3580 
n_pre = 3564 
n_ref = 0 
n_req = 96601 
total_req = 184922 

Dual Bus Interface Util: 
issued_total_row = 7144 
issued_total_col = 184922 
Row_Bus_Util =  0.008209 
CoL_Bus_Util = 0.212477 
Either_Row_CoL_Bus_Util = 0.217914 
Issued_on_Two_Bus_Simul_Util = 0.002771 
issued_two_Eff = 0.012718 
queue_avg = 5.911817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.91182
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870316 n_nop=690625 n_act=4521 n_pre=4505 n_ref_event=0 n_req=94580 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=131890 bw_util=0.1994
n_activity=413642 dram_eff=0.4196
bk0: 2560a 845023i bk1: 2560a 832072i bk2: 2560a 675681i bk3: 2560a 838516i bk4: 2560a 843518i bk5: 2560a 842026i bk6: 2560a 844600i bk7: 2560a 842418i bk8: 2608a 844593i bk9: 2608a 840930i bk10: 2688a 844050i bk11: 2688a 843562i bk12: 2672a 842189i bk13: 2664a 841866i bk14: 2624a 837578i bk15: 2624a 825604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952199
Row_Buffer_Locality_read = 0.941257
Row_Buffer_Locality_write = 0.960812
Bank_Level_Parallism = 1.975608
Bank_Level_Parallism_Col = 1.896093
Bank_Level_Parallism_Ready = 1.124474
write_to_read_ratio_blp_rw_average = 0.614801
GrpLevelPara = 1.646540 

BW Util details:
bwutil = 0.199406 
total_CMD = 870316 
util_bw = 173546 
Wasted_Col = 177083 
Wasted_Row = 21616 
Idle = 498071 

BW Util Bottlenecks: 
RCDc_limit = 20139 
RCDWRc_limit = 12496 
WTRc_limit = 105898 
RTWc_limit = 36724 
CCDLc_limit = 158541 
rwq = 0 
CCDLc_limit_alone = 138983 
WTRc_limit_alone = 88580 
RTWc_limit_alone = 34484 

Commands details: 
total_CMD = 870316 
n_nop = 690625 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 131890 
n_act = 4521 
n_pre = 4505 
n_ref = 0 
n_req = 94580 
total_req = 173546 

Dual Bus Interface Util: 
issued_total_row = 9026 
issued_total_col = 173546 
Row_Bus_Util =  0.010371 
CoL_Bus_Util = 0.199406 
Either_Row_CoL_Bus_Util = 0.206466 
Issued_on_Two_Bus_Simul_Util = 0.003310 
issued_two_Eff = 0.016033 
queue_avg = 6.357124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.35712
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870316 n_nop=674543 n_act=3439 n_pre=3423 n_ref_event=0 n_req=105593 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=149512 bw_util=0.2197
n_activity=450234 dram_eff=0.4246
bk0: 2560a 848919i bk1: 2560a 848724i bk2: 2560a 672813i bk3: 2560a 846161i bk4: 2560a 845374i bk5: 2560a 844963i bk6: 2560a 846328i bk7: 2560a 844955i bk8: 2608a 848065i bk9: 2608a 850019i bk10: 2688a 847329i bk11: 2688a 845205i bk12: 2672a 849108i bk13: 2664a 845201i bk14: 2624a 842505i bk15: 2624a 837768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967432
Row_Buffer_Locality_read = 0.951364
Row_Buffer_Locality_write = 0.977900
Bank_Level_Parallism = 1.682644
Bank_Level_Parallism_Col = 1.623529
Bank_Level_Parallism_Ready = 1.078104
write_to_read_ratio_blp_rw_average = 0.675635
GrpLevelPara = 1.464179 

BW Util details:
bwutil = 0.219654 
total_CMD = 870316 
util_bw = 191168 
Wasted_Col = 187703 
Wasted_Row = 17655 
Idle = 473790 

BW Util Bottlenecks: 
RCDc_limit = 16211 
RCDWRc_limit = 9090 
WTRc_limit = 82571 
RTWc_limit = 28911 
CCDLc_limit = 168324 
rwq = 0 
CCDLc_limit_alone = 152028 
WTRc_limit_alone = 67986 
RTWc_limit_alone = 27200 

Commands details: 
total_CMD = 870316 
n_nop = 674543 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 149512 
n_act = 3439 
n_pre = 3423 
n_ref = 0 
n_req = 105593 
total_req = 191168 

Dual Bus Interface Util: 
issued_total_row = 6862 
issued_total_col = 191168 
Row_Bus_Util =  0.007884 
CoL_Bus_Util = 0.219654 
Either_Row_CoL_Bus_Util = 0.224945 
Issued_on_Two_Bus_Simul_Util = 0.002593 
issued_two_Eff = 0.011529 
queue_avg = 4.778868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.77887
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870316 n_nop=677678 n_act=3378 n_pre=3362 n_ref_event=0 n_req=101416 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=146415 bw_util=0.2161
n_activity=429310 dram_eff=0.4381
bk0: 2560a 846461i bk1: 2560a 848613i bk2: 2560a 678197i bk3: 2560a 845935i bk4: 2560a 846546i bk5: 2560a 845302i bk6: 2560a 843665i bk7: 2560a 842295i bk8: 2608a 844680i bk9: 2608a 842856i bk10: 2688a 845522i bk11: 2688a 843892i bk12: 2672a 844506i bk13: 2664a 841066i bk14: 2624a 842814i bk15: 2624a 839823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966692
Row_Buffer_Locality_read = 0.953956
Row_Buffer_Locality_write = 0.975569
Bank_Level_Parallism = 1.764353
Bank_Level_Parallism_Col = 1.707049
Bank_Level_Parallism_Ready = 1.087446
write_to_read_ratio_blp_rw_average = 0.652222
GrpLevelPara = 1.532871 

BW Util details:
bwutil = 0.216095 
total_CMD = 870316 
util_bw = 188071 
Wasted_Col = 182374 
Wasted_Row = 17402 
Idle = 482469 

BW Util Bottlenecks: 
RCDc_limit = 15411 
RCDWRc_limit = 9321 
WTRc_limit = 94685 
RTWc_limit = 24192 
CCDLc_limit = 170874 
rwq = 0 
CCDLc_limit_alone = 152571 
WTRc_limit_alone = 77687 
RTWc_limit_alone = 22887 

Commands details: 
total_CMD = 870316 
n_nop = 677678 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 146415 
n_act = 3378 
n_pre = 3362 
n_ref = 0 
n_req = 101416 
total_req = 188071 

Dual Bus Interface Util: 
issued_total_row = 6740 
issued_total_col = 188071 
Row_Bus_Util =  0.007744 
CoL_Bus_Util = 0.216095 
Either_Row_CoL_Bus_Util = 0.221343 
Issued_on_Two_Bus_Simul_Util = 0.002497 
issued_two_Eff = 0.011280 
queue_avg = 5.757879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.75788
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870316 n_nop=673261 n_act=3448 n_pre=3432 n_ref_event=0 n_req=106280 n_rd=41652 n_rd_L2_A=0 n_write=0 n_wr_bk=150737 bw_util=0.2211
n_activity=453165 dram_eff=0.4245
bk0: 2560a 845991i bk1: 2560a 846426i bk2: 2560a 670897i bk3: 2560a 849423i bk4: 2560a 847111i bk5: 2560a 850402i bk6: 2560a 845325i bk7: 2560a 845454i bk8: 2608a 845179i bk9: 2608a 844525i bk10: 2688a 846609i bk11: 2688a 842500i bk12: 2672a 844082i bk13: 2664a 841938i bk14: 2624a 839328i bk15: 2620a 838313i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967557
Row_Buffer_Locality_read = 0.953015
Row_Buffer_Locality_write = 0.976929
Bank_Level_Parallism = 1.723935
Bank_Level_Parallism_Col = 1.666865
Bank_Level_Parallism_Ready = 1.087957
write_to_read_ratio_blp_rw_average = 0.673003
GrpLevelPara = 1.486235 

BW Util details:
bwutil = 0.221056 
total_CMD = 870316 
util_bw = 192389 
Wasted_Col = 188284 
Wasted_Row = 18317 
Idle = 471326 

BW Util Bottlenecks: 
RCDc_limit = 15474 
RCDWRc_limit = 9657 
WTRc_limit = 89661 
RTWc_limit = 28937 
CCDLc_limit = 171769 
rwq = 0 
CCDLc_limit_alone = 153459 
WTRc_limit_alone = 72965 
RTWc_limit_alone = 27323 

Commands details: 
total_CMD = 870316 
n_nop = 673261 
Read = 41652 
Write = 0 
L2_Alloc = 0 
L2_WB = 150737 
n_act = 3448 
n_pre = 3432 
n_ref = 0 
n_req = 106280 
total_req = 192389 

Dual Bus Interface Util: 
issued_total_row = 6880 
issued_total_col = 192389 
Row_Bus_Util =  0.007905 
CoL_Bus_Util = 0.221056 
Either_Row_CoL_Bus_Util = 0.226418 
Issued_on_Two_Bus_Simul_Util = 0.002544 
issued_two_Eff = 0.011235 
queue_avg = 4.906482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.90648

========= L2 cache stats =========
L2_cache_bank[0]: Access = 188827, Miss = 95723, Miss_rate = 0.507, Pending_hits = 148, Reservation_fails = 8845
L2_cache_bank[1]: Access = 365048, Miss = 105540, Miss_rate = 0.289, Pending_hits = 162, Reservation_fails = 13287
L2_cache_bank[2]: Access = 198957, Miss = 105761, Miss_rate = 0.532, Pending_hits = 153, Reservation_fails = 6394
L2_cache_bank[3]: Access = 383922, Miss = 110478, Miss_rate = 0.288, Pending_hits = 151, Reservation_fails = 10796
L2_cache_bank[4]: Access = 203754, Miss = 110475, Miss_rate = 0.542, Pending_hits = 182, Reservation_fails = 13219
L2_cache_bank[5]: Access = 365048, Miss = 105684, Miss_rate = 0.290, Pending_hits = 142, Reservation_fails = 8686
L2_cache_bank[6]: Access = 198960, Miss = 105768, Miss_rate = 0.532, Pending_hits = 156, Reservation_fails = 10394
L2_cache_bank[7]: Access = 383921, Miss = 110580, Miss_rate = 0.288, Pending_hits = 148, Reservation_fails = 11778
L2_cache_bank[8]: Access = 203755, Miss = 110531, Miss_rate = 0.542, Pending_hits = 152, Reservation_fails = 14424
L2_cache_bank[9]: Access = 365045, Miss = 105688, Miss_rate = 0.290, Pending_hits = 175, Reservation_fails = 15339
L2_cache_bank[10]: Access = 198959, Miss = 105761, Miss_rate = 0.532, Pending_hits = 155, Reservation_fails = 7505
L2_cache_bank[11]: Access = 383899, Miss = 110362, Miss_rate = 0.287, Pending_hits = 153, Reservation_fails = 12951
L2_cache_bank[12]: Access = 203752, Miss = 110547, Miss_rate = 0.543, Pending_hits = 177, Reservation_fails = 13528
L2_cache_bank[13]: Access = 364951, Miss = 105648, Miss_rate = 0.289, Pending_hits = 144, Reservation_fails = 10906
L2_cache_bank[14]: Access = 198960, Miss = 105800, Miss_rate = 0.532, Pending_hits = 166, Reservation_fails = 11343
L2_cache_bank[15]: Access = 383826, Miss = 110478, Miss_rate = 0.288, Pending_hits = 163, Reservation_fails = 13466
L2_cache_bank[16]: Access = 203755, Miss = 110636, Miss_rate = 0.543, Pending_hits = 176, Reservation_fails = 11289
L2_cache_bank[17]: Access = 364949, Miss = 105624, Miss_rate = 0.289, Pending_hits = 160, Reservation_fails = 10952
L2_cache_bank[18]: Access = 198960, Miss = 105656, Miss_rate = 0.531, Pending_hits = 175, Reservation_fails = 9760
L2_cache_bank[19]: Access = 383825, Miss = 110286, Miss_rate = 0.287, Pending_hits = 161, Reservation_fails = 8658
L2_cache_bank[20]: Access = 203747, Miss = 110487, Miss_rate = 0.542, Pending_hits = 156, Reservation_fails = 11235
L2_cache_bank[21]: Access = 364950, Miss = 105437, Miss_rate = 0.289, Pending_hits = 162, Reservation_fails = 12211
L2_cache_bank[22]: Access = 198927, Miss = 105648, Miss_rate = 0.531, Pending_hits = 142, Reservation_fails = 4915
L2_cache_bank[23]: Access = 166998, Miss = 37417, Miss_rate = 0.224, Pending_hits = 173, Reservation_fails = 7549
L2_cache_bank[24]: Access = 157064, Miss = 110220, Miss_rate = 0.702, Pending_hits = 161, Reservation_fails = 7092
L2_cache_bank[25]: Access = 69296, Miss = 22480, Miss_rate = 0.324, Pending_hits = 154, Reservation_fails = 5598
L2_cache_bank[26]: Access = 198928, Miss = 105608, Miss_rate = 0.531, Pending_hits = 152, Reservation_fails = 4355
L2_cache_bank[27]: Access = 116023, Miss = 22712, Miss_rate = 0.196, Pending_hits = 147, Reservation_fails = 3265
L2_cache_bank[28]: Access = 203723, Miss = 110463, Miss_rate = 0.542, Pending_hits = 167, Reservation_fails = 7057
L2_cache_bank[29]: Access = 116021, Miss = 22809, Miss_rate = 0.197, Pending_hits = 165, Reservation_fails = 8327
L2_cache_bank[30]: Access = 198928, Miss = 105760, Miss_rate = 0.532, Pending_hits = 158, Reservation_fails = 6010
L2_cache_bank[31]: Access = 116024, Miss = 22892, Miss_rate = 0.197, Pending_hits = 169, Reservation_fails = 8669
L2_cache_bank[32]: Access = 130826, Miss = 37506, Miss_rate = 0.287, Pending_hits = 143, Reservation_fails = 8879
L2_cache_bank[33]: Access = 116024, Miss = 22837, Miss_rate = 0.197, Pending_hits = 171, Reservation_fails = 8953
L2_cache_bank[34]: Access = 115952, Miss = 22648, Miss_rate = 0.195, Pending_hits = 165, Reservation_fails = 5420
L2_cache_bank[35]: Access = 116024, Miss = 22668, Miss_rate = 0.195, Pending_hits = 169, Reservation_fails = 5660
L2_cache_bank[36]: Access = 115948, Miss = 22725, Miss_rate = 0.196, Pending_hits = 156, Reservation_fails = 4444
L2_cache_bank[37]: Access = 116024, Miss = 22664, Miss_rate = 0.195, Pending_hits = 152, Reservation_fails = 5392
L2_cache_bank[38]: Access = 115952, Miss = 22760, Miss_rate = 0.196, Pending_hits = 167, Reservation_fails = 7577
L2_cache_bank[39]: Access = 116024, Miss = 22664, Miss_rate = 0.195, Pending_hits = 168, Reservation_fails = 11249
L2_cache_bank[40]: Access = 115952, Miss = 22600, Miss_rate = 0.195, Pending_hits = 171, Reservation_fails = 7283
L2_cache_bank[41]: Access = 116020, Miss = 22449, Miss_rate = 0.193, Pending_hits = 156, Reservation_fails = 6891
L2_cache_bank[42]: Access = 115952, Miss = 22572, Miss_rate = 0.195, Pending_hits = 168, Reservation_fails = 12428
L2_cache_bank[43]: Access = 116024, Miss = 22472, Miss_rate = 0.194, Pending_hits = 166, Reservation_fails = 8931
L2_cache_bank[44]: Access = 115948, Miss = 22593, Miss_rate = 0.195, Pending_hits = 160, Reservation_fails = 6233
L2_cache_bank[45]: Access = 115934, Miss = 22626, Miss_rate = 0.195, Pending_hits = 147, Reservation_fails = 7876
L2_cache_bank[46]: Access = 115952, Miss = 22672, Miss_rate = 0.196, Pending_hits = 179, Reservation_fails = 7971
L2_cache_bank[47]: Access = 116608, Miss = 22816, Miss_rate = 0.196, Pending_hits = 186, Reservation_fails = 7200
L2_cache_bank[48]: Access = 115952, Miss = 22636, Miss_rate = 0.195, Pending_hits = 169, Reservation_fails = 9054
L2_cache_bank[49]: Access = 116604, Miss = 22836, Miss_rate = 0.196, Pending_hits = 166, Reservation_fails = 10180
L2_cache_bank[50]: Access = 115952, Miss = 22556, Miss_rate = 0.195, Pending_hits = 172, Reservation_fails = 10488
L2_cache_bank[51]: Access = 116608, Miss = 22780, Miss_rate = 0.195, Pending_hits = 183, Reservation_fails = 13673
L2_cache_bank[52]: Access = 115952, Miss = 22536, Miss_rate = 0.194, Pending_hits = 163, Reservation_fails = 7189
L2_cache_bank[53]: Access = 116608, Miss = 22688, Miss_rate = 0.195, Pending_hits = 169, Reservation_fails = 6470
L2_cache_bank[54]: Access = 332857, Miss = 95388, Miss_rate = 0.287, Pending_hits = 178, Reservation_fails = 14759
L2_cache_bank[55]: Access = 116608, Miss = 22752, Miss_rate = 0.195, Pending_hits = 189, Reservation_fails = 20023
L2_cache_bank[56]: Access = 318320, Miss = 105400, Miss_rate = 0.331, Pending_hits = 167, Reservation_fails = 11481
L2_cache_bank[57]: Access = 69952, Miss = 22528, Miss_rate = 0.322, Pending_hits = 171, Reservation_fails = 15032
L2_cache_bank[58]: Access = 383923, Miss = 110310, Miss_rate = 0.287, Pending_hits = 157, Reservation_fails = 9251
L2_cache_bank[59]: Access = 116608, Miss = 22612, Miss_rate = 0.194, Pending_hits = 181, Reservation_fails = 13801
L2_cache_bank[60]: Access = 365048, Miss = 105496, Miss_rate = 0.289, Pending_hits = 160, Reservation_fails = 9243
L2_cache_bank[61]: Access = 116608, Miss = 22648, Miss_rate = 0.194, Pending_hits = 178, Reservation_fails = 18886
L2_cache_bank[62]: Access = 383923, Miss = 110315, Miss_rate = 0.287, Pending_hits = 149, Reservation_fails = 10257
L2_cache_bank[63]: Access = 116255, Miss = 22648, Miss_rate = 0.195, Pending_hits = 161, Reservation_fails = 14198
L2_total_cache_accesses = 12742644
L2_total_cache_misses = 4182360
L2_total_cache_miss_rate = 0.3282
L2_total_cache_pending_hits = 10442
L2_total_cache_reservation_fails = 626175
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10442
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 333289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 626175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 999855
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8524020
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5184
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2844032
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1369408
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11373236
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 176578
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 449597
L2_cache_data_port_util = 0.141
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=15398516
icnt_total_pkts_simt_to_mem=15398516
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 15398516
Req_Network_cycles = 1159057
Req_Network_injected_packets_per_cycle =      13.2854 
Req_Network_conflicts_per_cycle =      18.1879
Req_Network_conflicts_per_cycle_util =      19.4018
Req_Bank_Level_Parallism =      14.1721
Req_Network_in_buffer_full_per_cycle =       6.9569
Req_Network_in_buffer_avg_util =     102.3402
Req_Network_out_buffer_full_per_cycle =       0.1034
Req_Network_out_buffer_avg_util =       7.7422

Reply_Network_injected_packets_num = 15398516
Reply_Network_cycles = 1159057
Reply_Network_injected_packets_per_cycle =       13.2854
Reply_Network_conflicts_per_cycle =       12.5648
Reply_Network_conflicts_per_cycle_util =      13.4154
Reply_Bank_Level_Parallism =      14.1847
Reply_Network_in_buffer_full_per_cycle =       0.0104
Reply_Network_in_buffer_avg_util =       7.8127
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1661
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 47 min, 21 sec (13641 sec)
gpgpu_simulation_rate = 276288 (inst/sec)
gpgpu_simulation_rate = 84 (cycle/sec)
gpgpu_silicon_slowdown = 13476190x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
