// Seed: 2773308270
module module_0 (
    output tri0 id_0
);
  wire id_2;
  assign id_0 = 1;
  wire id_3;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd18,
    parameter id_3 = 32'd5,
    parameter id_4 = 32'd82
) (
    input  tri   id_0,
    input  uwire _id_1,
    input  tri0  id_2,
    output wor   _id_3,
    input  tri0  _id_4,
    output tri0  id_5
);
  logic [id_1 : id_4  (  1  ,  id_3  )] id_7;
  module_0 modCall_1 (id_5);
endmodule
module module_2 #(
    parameter id_10 = 32'd58,
    parameter id_2  = 32'd44,
    parameter id_7  = 32'd23
) (
    output logic id_0,
    input tri1 id_1,
    input supply0 _id_2,
    output wand id_3,
    output tri0 id_4
    , id_16,
    input wire id_5,
    input supply0 id_6,
    output uwire _id_7,
    input supply1 id_8,
    input wire id_9,
    input uwire _id_10,
    input uwire id_11,
    input wire id_12,
    input tri id_13,
    input supply0 id_14
);
  wire [1 'd0 : (  -1  )] id_17;
  parameter id_18 = 1;
  logic [1  +  id_7 : -1  &  id_2  &  id_10] id_19;
  ;
  module_0 modCall_1 (id_4);
  assign modCall_1.id_0 = 0;
  always @(-1) begin : LABEL_0
    $clog2(70);
    ;
    id_0 <= id_13;
  end
endmodule
