Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Jun 11 11:16:39 2023
| Host         : Yasantha-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NanoProcessor_timing_summary_routed.rpt -pb NanoProcessor_timing_summary_routed.pb -rpx NanoProcessor_timing_summary_routed.rpx -warn_on_violation
| Design       : NanoProcessor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: Program_Counter/MemorySelect_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Program_Counter/MemorySelect_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Slow_Clock/Slow_Clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.103        0.000                      0                   65        0.265        0.000                      0                   65        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.103        0.000                      0                   65        0.265        0.000                      0                   65        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.103ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 0.934ns (21.642%)  route 3.382ns (78.358%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562     5.083    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X51Y17         FDRE                                         r  Slow_Clock/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  Slow_Clock/count_reg[0]/Q
                         net (fo=3, routed)           1.374     6.913    Slow_Clock/count[0]
    SLICE_X51Y17         LUT5 (Prop_lut5_I2_O)        0.152     7.065 f  Slow_Clock/count[31]_i_3/O
                         net (fo=3, routed)           0.957     8.022    Slow_Clock/count[31]_i_3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I1_O)        0.326     8.348 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          1.051     9.399    Slow_Clock/count[31]_i_1_n_0
    SLICE_X50Y17         FDRE                                         r  Slow_Clock/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    10.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444    14.785    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X50Y17         FDRE                                         r  Slow_Clock/count_reg[1]/C
                         clock pessimism              0.276    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X50Y17         FDRE (Setup_fdre_C_R)       -0.524    14.502    Slow_Clock/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                  5.103    

Slack (MET) :             5.103ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 0.934ns (21.642%)  route 3.382ns (78.358%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562     5.083    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X51Y17         FDRE                                         r  Slow_Clock/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  Slow_Clock/count_reg[0]/Q
                         net (fo=3, routed)           1.374     6.913    Slow_Clock/count[0]
    SLICE_X51Y17         LUT5 (Prop_lut5_I2_O)        0.152     7.065 f  Slow_Clock/count[31]_i_3/O
                         net (fo=3, routed)           0.957     8.022    Slow_Clock/count[31]_i_3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I1_O)        0.326     8.348 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          1.051     9.399    Slow_Clock/count[31]_i_1_n_0
    SLICE_X50Y17         FDRE                                         r  Slow_Clock/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    10.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444    14.785    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X50Y17         FDRE                                         r  Slow_Clock/count_reg[2]/C
                         clock pessimism              0.276    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X50Y17         FDRE (Setup_fdre_C_R)       -0.524    14.502    Slow_Clock/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                  5.103    

Slack (MET) :             5.103ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 0.934ns (21.642%)  route 3.382ns (78.358%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562     5.083    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X51Y17         FDRE                                         r  Slow_Clock/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  Slow_Clock/count_reg[0]/Q
                         net (fo=3, routed)           1.374     6.913    Slow_Clock/count[0]
    SLICE_X51Y17         LUT5 (Prop_lut5_I2_O)        0.152     7.065 f  Slow_Clock/count[31]_i_3/O
                         net (fo=3, routed)           0.957     8.022    Slow_Clock/count[31]_i_3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I1_O)        0.326     8.348 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          1.051     9.399    Slow_Clock/count[31]_i_1_n_0
    SLICE_X50Y17         FDRE                                         r  Slow_Clock/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    10.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444    14.785    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X50Y17         FDRE                                         r  Slow_Clock/count_reg[3]/C
                         clock pessimism              0.276    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X50Y17         FDRE (Setup_fdre_C_R)       -0.524    14.502    Slow_Clock/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                  5.103    

Slack (MET) :             5.103ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 0.934ns (21.642%)  route 3.382ns (78.358%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562     5.083    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X51Y17         FDRE                                         r  Slow_Clock/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  Slow_Clock/count_reg[0]/Q
                         net (fo=3, routed)           1.374     6.913    Slow_Clock/count[0]
    SLICE_X51Y17         LUT5 (Prop_lut5_I2_O)        0.152     7.065 f  Slow_Clock/count[31]_i_3/O
                         net (fo=3, routed)           0.957     8.022    Slow_Clock/count[31]_i_3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I1_O)        0.326     8.348 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          1.051     9.399    Slow_Clock/count[31]_i_1_n_0
    SLICE_X50Y17         FDRE                                         r  Slow_Clock/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    10.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444    14.785    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X50Y17         FDRE                                         r  Slow_Clock/count_reg[4]/C
                         clock pessimism              0.276    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X50Y17         FDRE (Setup_fdre_C_R)       -0.524    14.502    Slow_Clock/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                  5.103    

Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 0.934ns (22.114%)  route 3.290ns (77.886%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562     5.083    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X51Y17         FDRE                                         r  Slow_Clock/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  Slow_Clock/count_reg[0]/Q
                         net (fo=3, routed)           1.374     6.913    Slow_Clock/count[0]
    SLICE_X51Y17         LUT5 (Prop_lut5_I2_O)        0.152     7.065 f  Slow_Clock/count[31]_i_3/O
                         net (fo=3, routed)           0.957     8.022    Slow_Clock/count[31]_i_3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I1_O)        0.326     8.348 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.959     9.307    Slow_Clock/count[31]_i_1_n_0
    SLICE_X50Y18         FDRE                                         r  Slow_Clock/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    10.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.442    14.783    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X50Y18         FDRE                                         r  Slow_Clock/count_reg[5]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X50Y18         FDRE (Setup_fdre_C_R)       -0.524    14.498    Slow_Clock/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -9.307    
  -------------------------------------------------------------------
                         slack                                  5.191    

Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 0.934ns (22.114%)  route 3.290ns (77.886%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562     5.083    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X51Y17         FDRE                                         r  Slow_Clock/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  Slow_Clock/count_reg[0]/Q
                         net (fo=3, routed)           1.374     6.913    Slow_Clock/count[0]
    SLICE_X51Y17         LUT5 (Prop_lut5_I2_O)        0.152     7.065 f  Slow_Clock/count[31]_i_3/O
                         net (fo=3, routed)           0.957     8.022    Slow_Clock/count[31]_i_3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I1_O)        0.326     8.348 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.959     9.307    Slow_Clock/count[31]_i_1_n_0
    SLICE_X50Y18         FDRE                                         r  Slow_Clock/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    10.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.442    14.783    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X50Y18         FDRE                                         r  Slow_Clock/count_reg[6]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X50Y18         FDRE (Setup_fdre_C_R)       -0.524    14.498    Slow_Clock/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -9.307    
  -------------------------------------------------------------------
                         slack                                  5.191    

Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 0.934ns (22.114%)  route 3.290ns (77.886%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562     5.083    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X51Y17         FDRE                                         r  Slow_Clock/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  Slow_Clock/count_reg[0]/Q
                         net (fo=3, routed)           1.374     6.913    Slow_Clock/count[0]
    SLICE_X51Y17         LUT5 (Prop_lut5_I2_O)        0.152     7.065 f  Slow_Clock/count[31]_i_3/O
                         net (fo=3, routed)           0.957     8.022    Slow_Clock/count[31]_i_3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I1_O)        0.326     8.348 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.959     9.307    Slow_Clock/count[31]_i_1_n_0
    SLICE_X50Y18         FDRE                                         r  Slow_Clock/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    10.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.442    14.783    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X50Y18         FDRE                                         r  Slow_Clock/count_reg[7]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X50Y18         FDRE (Setup_fdre_C_R)       -0.524    14.498    Slow_Clock/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -9.307    
  -------------------------------------------------------------------
                         slack                                  5.191    

Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 0.934ns (22.114%)  route 3.290ns (77.886%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562     5.083    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X51Y17         FDRE                                         r  Slow_Clock/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  Slow_Clock/count_reg[0]/Q
                         net (fo=3, routed)           1.374     6.913    Slow_Clock/count[0]
    SLICE_X51Y17         LUT5 (Prop_lut5_I2_O)        0.152     7.065 f  Slow_Clock/count[31]_i_3/O
                         net (fo=3, routed)           0.957     8.022    Slow_Clock/count[31]_i_3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I1_O)        0.326     8.348 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.959     9.307    Slow_Clock/count[31]_i_1_n_0
    SLICE_X50Y18         FDRE                                         r  Slow_Clock/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    10.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.442    14.783    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X50Y18         FDRE                                         r  Slow_Clock/count_reg[8]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X50Y18         FDRE (Setup_fdre_C_R)       -0.524    14.498    Slow_Clock/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -9.307    
  -------------------------------------------------------------------
                         slack                                  5.191    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 0.934ns (22.374%)  route 3.241ns (77.626%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562     5.083    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X51Y17         FDRE                                         r  Slow_Clock/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  Slow_Clock/count_reg[0]/Q
                         net (fo=3, routed)           1.374     6.913    Slow_Clock/count[0]
    SLICE_X51Y17         LUT5 (Prop_lut5_I2_O)        0.152     7.065 f  Slow_Clock/count[31]_i_3/O
                         net (fo=3, routed)           0.957     8.022    Slow_Clock/count[31]_i_3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I1_O)        0.326     8.348 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.910     9.258    Slow_Clock/count[31]_i_1_n_0
    SLICE_X50Y19         FDRE                                         r  Slow_Clock/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    10.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.441    14.782    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X50Y19         FDRE                                         r  Slow_Clock/count_reg[10]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X50Y19         FDRE (Setup_fdre_C_R)       -0.524    14.497    Slow_Clock/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -9.258    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 0.934ns (22.374%)  route 3.241ns (77.626%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562     5.083    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X51Y17         FDRE                                         r  Slow_Clock/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  Slow_Clock/count_reg[0]/Q
                         net (fo=3, routed)           1.374     6.913    Slow_Clock/count[0]
    SLICE_X51Y17         LUT5 (Prop_lut5_I2_O)        0.152     7.065 f  Slow_Clock/count[31]_i_3/O
                         net (fo=3, routed)           0.957     8.022    Slow_Clock/count[31]_i_3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I1_O)        0.326     8.348 r  Slow_Clock/count[31]_i_1/O
                         net (fo=31, routed)          0.910     9.258    Slow_Clock/count[31]_i_1_n_0
    SLICE_X50Y19         FDRE                                         r  Slow_Clock/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    10.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.441    14.782    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X50Y19         FDRE                                         r  Slow_Clock/count_reg[11]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X50Y19         FDRE (Setup_fdre_C_R)       -0.524    14.497    Slow_Clock/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -9.258    
  -------------------------------------------------------------------
                         slack                                  5.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.558     1.441    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X50Y19         FDRE                                         r  Slow_Clock/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  Slow_Clock/count_reg[11]/Q
                         net (fo=2, routed)           0.125     1.731    Slow_Clock/count[11]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.841 r  Slow_Clock/count0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.841    Slow_Clock/data0[11]
    SLICE_X50Y19         FDRE                                         r  Slow_Clock/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.827     1.954    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X50Y19         FDRE                                         r  Slow_Clock/count_reg[11]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X50Y19         FDRE (Hold_fdre_C_D)         0.134     1.575    Slow_Clock/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.557     1.440    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X50Y20         FDRE                                         r  Slow_Clock/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  Slow_Clock/count_reg[15]/Q
                         net (fo=2, routed)           0.125     1.730    Slow_Clock/count[15]
    SLICE_X50Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.840 r  Slow_Clock/count0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.840    Slow_Clock/data0[15]
    SLICE_X50Y20         FDRE                                         r  Slow_Clock/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.826     1.953    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X50Y20         FDRE                                         r  Slow_Clock/count_reg[15]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X50Y20         FDRE (Hold_fdre_C_D)         0.134     1.574    Slow_Clock/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.553     1.436    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X50Y24         FDRE                                         r  Slow_Clock/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  Slow_Clock/count_reg[31]/Q
                         net (fo=2, routed)           0.125     1.726    Slow_Clock/count[31]
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.836 r  Slow_Clock/count0_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.836    Slow_Clock/data0[31]
    SLICE_X50Y24         FDRE                                         r  Slow_Clock/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.821     1.948    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X50Y24         FDRE                                         r  Slow_Clock/count_reg[31]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X50Y24         FDRE (Hold_fdre_C_D)         0.134     1.570    Slow_Clock/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.439    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X50Y21         FDRE                                         r  Slow_Clock/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  Slow_Clock/count_reg[19]/Q
                         net (fo=2, routed)           0.125     1.729    Slow_Clock/count[19]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.839 r  Slow_Clock/count0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.839    Slow_Clock/data0[19]
    SLICE_X50Y21         FDRE                                         r  Slow_Clock/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.825     1.952    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X50Y21         FDRE                                         r  Slow_Clock/count_reg[19]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X50Y21         FDRE (Hold_fdre_C_D)         0.134     1.573    Slow_Clock/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.560%)  route 0.126ns (31.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.560     1.443    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X50Y17         FDRE                                         r  Slow_Clock/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  Slow_Clock/count_reg[3]/Q
                         net (fo=2, routed)           0.126     1.733    Slow_Clock/count[3]
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.843 r  Slow_Clock/count0_carry/O[2]
                         net (fo=1, routed)           0.000     1.843    Slow_Clock/data0[3]
    SLICE_X50Y17         FDRE                                         r  Slow_Clock/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.829     1.956    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X50Y17         FDRE                                         r  Slow_Clock/count_reg[3]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X50Y17         FDRE (Hold_fdre_C_D)         0.134     1.577    Slow_Clock/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.554     1.437    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X50Y23         FDRE                                         r  Slow_Clock/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  Slow_Clock/count_reg[27]/Q
                         net (fo=2, routed)           0.126     1.727    Slow_Clock/count[27]
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.837 r  Slow_Clock/count0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.837    Slow_Clock/data0[27]
    SLICE_X50Y23         FDRE                                         r  Slow_Clock/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.822     1.949    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X50Y23         FDRE                                         r  Slow_Clock/count_reg[27]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X50Y23         FDRE (Hold_fdre_C_D)         0.134     1.571    Slow_Clock/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.442    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X50Y18         FDRE                                         r  Slow_Clock/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  Slow_Clock/count_reg[7]/Q
                         net (fo=2, routed)           0.127     1.733    Slow_Clock/count[7]
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.843 r  Slow_Clock/count0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.843    Slow_Clock/data0[7]
    SLICE_X50Y18         FDRE                                         r  Slow_Clock/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.828     1.955    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X50Y18         FDRE                                         r  Slow_Clock/count_reg[7]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X50Y18         FDRE (Hold_fdre_C_D)         0.134     1.576    Slow_Clock/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/clk_status_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.254ns (65.649%)  route 0.133ns (34.351%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.439    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X50Y21         FDRE                                         r  Slow_Clock/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 f  Slow_Clock/count_reg[18]/Q
                         net (fo=2, routed)           0.060     1.663    Slow_Clock/count[18]
    SLICE_X51Y21         LUT5 (Prop_lut5_I1_O)        0.045     1.708 r  Slow_Clock/count[31]_i_5/O
                         net (fo=3, routed)           0.073     1.781    Slow_Clock/count[31]_i_5_n_0
    SLICE_X51Y21         LUT5 (Prop_lut5_I0_O)        0.045     1.826 r  Slow_Clock/clk_status_i_1/O
                         net (fo=1, routed)           0.000     1.826    Slow_Clock/clk_status_i_1_n_0
    SLICE_X51Y21         FDRE                                         r  Slow_Clock/clk_status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.825     1.952    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X51Y21         FDRE                                         r  Slow_Clock/clk_status_reg/C
                         clock pessimism             -0.500     1.452    
    SLICE_X51Y21         FDRE (Hold_fdre_C_D)         0.092     1.544    Slow_Clock/clk_status_reg
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.299ns (69.611%)  route 0.131ns (30.389%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.560     1.443    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X51Y17         FDRE                                         r  Slow_Clock/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  Slow_Clock/count_reg[0]/Q
                         net (fo=3, routed)           0.131     1.715    Slow_Clock/count[0]
    SLICE_X50Y17         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.873 r  Slow_Clock/count0_carry/O[0]
                         net (fo=1, routed)           0.000     1.873    Slow_Clock/data0[1]
    SLICE_X50Y17         FDRE                                         r  Slow_Clock/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.829     1.956    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X50Y17         FDRE                                         r  Slow_Clock/count_reg[1]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X50Y17         FDRE (Hold_fdre_C_D)         0.134     1.590    Slow_Clock/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/Slow_Clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.254ns (65.480%)  route 0.134ns (34.520%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.439    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X50Y21         FDRE                                         r  Slow_Clock/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 f  Slow_Clock/count_reg[18]/Q
                         net (fo=2, routed)           0.060     1.663    Slow_Clock/count[18]
    SLICE_X51Y21         LUT5 (Prop_lut5_I1_O)        0.045     1.708 r  Slow_Clock/count[31]_i_5/O
                         net (fo=3, routed)           0.074     1.782    Slow_Clock/count[31]_i_5_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.827 r  Slow_Clock/Slow_Clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.827    Slow_Clock/Slow_Clk_out_i_1_n_0
    SLICE_X51Y21         FDRE                                         r  Slow_Clock/Slow_Clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_In_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_In_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.825     1.952    Slow_Clock/Clk_In_IBUF_BUFG
    SLICE_X51Y21         FDRE                                         r  Slow_Clock/Slow_Clk_out_reg/C
                         clock pessimism             -0.500     1.452    
    SLICE_X51Y21         FDRE (Hold_fdre_C_D)         0.091     1.543    Slow_Clock/Slow_Clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.284    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk_In }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_In_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y21   Slow_Clock/Slow_Clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y21   Slow_Clock/clk_status_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y17   Slow_Clock/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y19   Slow_Clock/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y19   Slow_Clock/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y19   Slow_Clock/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y20   Slow_Clock/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y20   Slow_Clock/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y20   Slow_Clock/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y24   Slow_Clock/count_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y24   Slow_Clock/count_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y24   Slow_Clock/count_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y21   Slow_Clock/Slow_Clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y21   Slow_Clock/clk_status_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y17   Slow_Clock/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y21   Slow_Clock/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y21   Slow_Clock/count_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y21   Slow_Clock/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y17   Slow_Clock/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y21   Slow_Clock/Slow_Clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y21   Slow_Clock/clk_status_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y17   Slow_Clock/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y19   Slow_Clock/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y19   Slow_Clock/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y19   Slow_Clock/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y20   Slow_Clock/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y20   Slow_Clock/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y20   Slow_Clock/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y20   Slow_Clock/count_reg[16]/C



