module trigger (clk, in, out, reset);

input clk, in;
output reg [5:0] out;
output reg reset;

always @(posedge clk)
begin

out<=in;

end
endmodule 