

================================================================
== Vivado HLS Report for 'karastuba_mul_templa_1'
================================================================
* Date:           Fri Jun  5 20:14:11 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bigtest
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffva2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.474 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      647|      730| 1.941 us | 2.190 us |  647|  730|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       19|       19|         5|          1|          1|    16|    yes   |
        |- Loop 2  |       19|       19|         5|          1|          1|    16|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5
  * Pipeline-1: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 2
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
  Pipeline-1 : II = 1, D = 5, States = { 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 8 
8 --> 13 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 8 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.95>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add0_digits_data_V = alloca [16 x i64], align 8" [multest.cc:232]   --->   Operation 15 'alloca' 'add0_digits_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%add1_digits_data_V = alloca [16 x i64], align 8" [multest.cc:233]   --->   Operation 16 'alloca' 'add1_digits_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 17 [1/1] (0.95ns)   --->   "br label %.preheader.i" [multest.cc:53->multest.cc:237]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.95>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_088_0_i = phi i2 [ %trunc_ln, %hls_label_16 ], [ 0, %0 ]" [multest.cc:61->multest.cc:237]   --->   Operation 18 'phi' 'p_088_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_0_i = phi i5 [ %i, %hls_label_16 ], [ 0, %0 ]"   --->   Operation 19 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.82ns)   --->   "%icmp_ln53 = icmp eq i5 %i_0_i, -16" [multest.cc:53->multest.cc:237]   --->   Operation 20 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.94ns)   --->   "%i = add i5 %i_0_i, 1" [multest.cc:53->multest.cc:237]   --->   Operation 22 'add' 'i' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln53, label %.preheader.i4.preheader, label %hls_label_16" [multest.cc:53->multest.cc:237]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i5 %i_0_i to i64" [multest.cc:58->multest.cc:237]   --->   Operation 24 'zext' 'zext_ln58' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%lhs0_tmp_digits_data = getelementptr [16 x i64]* %lhs0_tmp_digits_data_V, i64 0, i64 %zext_ln58" [multest.cc:58->multest.cc:237]   --->   Operation 25 'getelementptr' 'lhs0_tmp_digits_data' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (1.76ns)   --->   "%lhs0_tmp_digits_data_5 = load i64* %lhs0_tmp_digits_data, align 8" [multest.cc:58->multest.cc:237]   --->   Operation 26 'load' 'lhs0_tmp_digits_data_5' <Predicate = (!icmp_ln53)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%lhs1_tmp_digits_data = getelementptr [16 x i64]* %lhs1_tmp_digits_data_V, i64 0, i64 %zext_ln58" [multest.cc:59->multest.cc:237]   --->   Operation 27 'getelementptr' 'lhs1_tmp_digits_data' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (1.76ns)   --->   "%lhs1_tmp_digits_data_5 = load i64* %lhs1_tmp_digits_data, align 8" [multest.cc:59->multest.cc:237]   --->   Operation 28 'load' 'lhs1_tmp_digits_data_5' <Predicate = (!icmp_ln53)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 29 [1/2] (1.76ns)   --->   "%lhs0_tmp_digits_data_5 = load i64* %lhs0_tmp_digits_data, align 8" [multest.cc:58->multest.cc:237]   --->   Operation 29 'load' 'lhs0_tmp_digits_data_5' <Predicate = (!icmp_ln53)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 30 [1/2] (1.76ns)   --->   "%lhs1_tmp_digits_data_5 = load i64* %lhs1_tmp_digits_data, align 8" [multest.cc:59->multest.cc:237]   --->   Operation 30 'load' 'lhs1_tmp_digits_data_5' <Predicate = (!icmp_ln53)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i64 %lhs0_tmp_digits_data_5 to i65" [multest.cc:59->multest.cc:237]   --->   Operation 31 'zext' 'zext_ln209' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i64 %lhs1_tmp_digits_data_5 to i65" [multest.cc:58->multest.cc:237]   --->   Operation 32 'zext' 'zext_ln700' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.64ns)   --->   "%add_ln700 = add i65 %zext_ln209, %zext_ln700" [multest.cc:59->multest.cc:237]   --->   Operation 33 'add' 'add_ln700' <Predicate = (!icmp_ln53)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.64>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i2 %p_088_0_i to i66" [multest.cc:53->multest.cc:237]   --->   Operation 34 'zext' 'zext_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln700_14 = zext i2 %p_088_0_i to i64" [multest.cc:58->multest.cc:237]   --->   Operation 35 'zext' 'zext_ln700_14' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln700_15 = zext i65 %add_ln700 to i66" [multest.cc:59->multest.cc:237]   --->   Operation 36 'zext' 'zext_ln700_15' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (1.64ns)   --->   "%tmp_V = add i66 %zext_ln700_15, %zext_ln53" [multest.cc:59->multest.cc:237]   --->   Operation 37 'add' 'tmp_V' <Predicate = (!icmp_ln53)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209 = add i64 %lhs1_tmp_digits_data_5, %zext_ln700_14" [multest.cc:60->multest.cc:237]   --->   Operation 38 'add' 'add_ln209' <Predicate = (!icmp_ln53)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 39 [1/1] (1.20ns) (root node of TernaryAdder)   --->   "%add_ln209_9 = add i64 %add_ln209, %lhs0_tmp_digits_data_5" [multest.cc:60->multest.cc:237]   --->   Operation 39 'add' 'add_ln209_9' <Predicate = (!icmp_ln53)> <Delay = 1.20> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln = call i2 @_ssdm_op_PartSelect.i2.i66.i32.i32(i66 %tmp_V, i32 64, i32 65)" [multest.cc:61->multest.cc:237]   --->   Operation 40 'partselect' 'trunc_ln' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.76>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str24)" [multest.cc:54->multest.cc:237]   --->   Operation 41 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:55->multest.cc:237]   --->   Operation 42 'specpipeline' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%add0_digits_data_V_a = getelementptr [16 x i64]* %add0_digits_data_V, i64 0, i64 %zext_ln58" [multest.cc:60->multest.cc:237]   --->   Operation 43 'getelementptr' 'add0_digits_data_V_a' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (1.76ns)   --->   "store i64 %add_ln209_9, i64* %add0_digits_data_V_a, align 8" [multest.cc:60->multest.cc:237]   --->   Operation 44 'store' <Predicate = (!icmp_ln53)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str24, i32 %tmp_i)" [multest.cc:62->multest.cc:237]   --->   Operation 45 'specregionend' 'empty_49' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "br label %.preheader.i" [multest.cc:53->multest.cc:237]   --->   Operation 46 'br' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.95>
ST_7 : Operation 47 [1/1] (0.95ns)   --->   "br label %.preheader.i4" [multest.cc:53->multest.cc:238]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.95>

State 8 <SV = 3> <Delay = 1.76>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%p_088_0_i1 = phi i2 [ %trunc_ln858_4, %hls_label_161 ], [ 0, %.preheader.i4.preheader ]" [multest.cc:61->multest.cc:238]   --->   Operation 48 'phi' 'p_088_0_i1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%i_0_i2 = phi i5 [ %i_22, %hls_label_161 ], [ 0, %.preheader.i4.preheader ]"   --->   Operation 49 'phi' 'i_0_i2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.82ns)   --->   "%icmp_ln53_2 = icmp eq i5 %i_0_i2, -16" [multest.cc:53->multest.cc:238]   --->   Operation 50 'icmp' 'icmp_ln53_2' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 51 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.94ns)   --->   "%i_22 = add i5 %i_0_i2, 1" [multest.cc:53->multest.cc:238]   --->   Operation 52 'add' 'i_22' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln53_2, label %"add_I_O<Bignum<16, 64>, Bignum<16, 64> >.exit23", label %hls_label_161" [multest.cc:53->multest.cc:238]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln58_2 = zext i5 %i_0_i2 to i64" [multest.cc:58->multest.cc:238]   --->   Operation 54 'zext' 'zext_ln58_2' <Predicate = (!icmp_ln53_2)> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%rhs0_tmp_digits_data = getelementptr [16 x i64]* %rhs0_tmp_digits_data_V, i64 0, i64 %zext_ln58_2" [multest.cc:58->multest.cc:238]   --->   Operation 55 'getelementptr' 'rhs0_tmp_digits_data' <Predicate = (!icmp_ln53_2)> <Delay = 0.00>
ST_8 : Operation 56 [2/2] (1.76ns)   --->   "%rhs0_tmp_digits_data_5 = load i64* %rhs0_tmp_digits_data, align 8" [multest.cc:58->multest.cc:238]   --->   Operation 56 'load' 'rhs0_tmp_digits_data_5' <Predicate = (!icmp_ln53_2)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%rhs1_tmp_digits_data = getelementptr [16 x i64]* %rhs1_tmp_digits_data_V, i64 0, i64 %zext_ln58_2" [multest.cc:59->multest.cc:238]   --->   Operation 57 'getelementptr' 'rhs1_tmp_digits_data' <Predicate = (!icmp_ln53_2)> <Delay = 0.00>
ST_8 : Operation 58 [2/2] (1.76ns)   --->   "%rhs1_tmp_digits_data_5 = load i64* %rhs1_tmp_digits_data, align 8" [multest.cc:59->multest.cc:238]   --->   Operation 58 'load' 'rhs1_tmp_digits_data_5' <Predicate = (!icmp_ln53_2)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 9 <SV = 4> <Delay = 1.76>
ST_9 : Operation 59 [1/2] (1.76ns)   --->   "%rhs0_tmp_digits_data_5 = load i64* %rhs0_tmp_digits_data, align 8" [multest.cc:58->multest.cc:238]   --->   Operation 59 'load' 'rhs0_tmp_digits_data_5' <Predicate = (!icmp_ln53_2)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_9 : Operation 60 [1/2] (1.76ns)   --->   "%rhs1_tmp_digits_data_5 = load i64* %rhs1_tmp_digits_data, align 8" [multest.cc:59->multest.cc:238]   --->   Operation 60 'load' 'rhs1_tmp_digits_data_5' <Predicate = (!icmp_ln53_2)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 10 <SV = 5> <Delay = 1.64>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln209_2 = zext i64 %rhs0_tmp_digits_data_5 to i65" [multest.cc:59->multest.cc:238]   --->   Operation 61 'zext' 'zext_ln209_2' <Predicate = (!icmp_ln53_2)> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln700_16 = zext i64 %rhs1_tmp_digits_data_5 to i65" [multest.cc:58->multest.cc:238]   --->   Operation 62 'zext' 'zext_ln700_16' <Predicate = (!icmp_ln53_2)> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (1.64ns)   --->   "%add_ln700_10 = add i65 %zext_ln209_2, %zext_ln700_16" [multest.cc:59->multest.cc:238]   --->   Operation 63 'add' 'add_ln700_10' <Predicate = (!icmp_ln53_2)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 6> <Delay = 1.64>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln53_2 = zext i2 %p_088_0_i1 to i66" [multest.cc:53->multest.cc:238]   --->   Operation 64 'zext' 'zext_ln53_2' <Predicate = (!icmp_ln53_2)> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln700_17 = zext i2 %p_088_0_i1 to i64" [multest.cc:58->multest.cc:238]   --->   Operation 65 'zext' 'zext_ln700_17' <Predicate = (!icmp_ln53_2)> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln700_18 = zext i65 %add_ln700_10 to i66" [multest.cc:59->multest.cc:238]   --->   Operation 66 'zext' 'zext_ln700_18' <Predicate = (!icmp_ln53_2)> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (1.64ns)   --->   "%tmp_V_13 = add i66 %zext_ln700_18, %zext_ln53_2" [multest.cc:59->multest.cc:238]   --->   Operation 67 'add' 'tmp_V_13' <Predicate = (!icmp_ln53_2)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 68 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_10 = add i64 %rhs1_tmp_digits_data_5, %zext_ln700_17" [multest.cc:60->multest.cc:238]   --->   Operation 68 'add' 'add_ln209_10' <Predicate = (!icmp_ln53_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 69 [1/1] (1.20ns) (root node of TernaryAdder)   --->   "%add_ln209_11 = add i64 %add_ln209_10, %rhs0_tmp_digits_data_5" [multest.cc:60->multest.cc:238]   --->   Operation 69 'add' 'add_ln209_11' <Predicate = (!icmp_ln53_2)> <Delay = 1.20> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln858_4 = call i2 @_ssdm_op_PartSelect.i2.i66.i32.i32(i66 %tmp_V_13, i32 64, i32 65)" [multest.cc:61->multest.cc:238]   --->   Operation 70 'partselect' 'trunc_ln858_4' <Predicate = (!icmp_ln53_2)> <Delay = 0.00>

State 12 <SV = 7> <Delay = 1.76>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_i5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str24)" [multest.cc:54->multest.cc:238]   --->   Operation 71 'specregionbegin' 'tmp_i5' <Predicate = (!icmp_ln53_2)> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:55->multest.cc:238]   --->   Operation 72 'specpipeline' <Predicate = (!icmp_ln53_2)> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%add1_digits_data_V_a = getelementptr [16 x i64]* %add1_digits_data_V, i64 0, i64 %zext_ln58_2" [multest.cc:60->multest.cc:238]   --->   Operation 73 'getelementptr' 'add1_digits_data_V_a' <Predicate = (!icmp_ln53_2)> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (1.76ns)   --->   "store i64 %add_ln209_11, i64* %add1_digits_data_V_a, align 8" [multest.cc:60->multest.cc:238]   --->   Operation 74 'store' <Predicate = (!icmp_ln53_2)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str24, i32 %tmp_i5)" [multest.cc:62->multest.cc:238]   --->   Operation 75 'specregionend' 'empty_51' <Predicate = (!icmp_ln53_2)> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "br label %.preheader.i4" [multest.cc:53->multest.cc:238]   --->   Operation 76 'br' <Predicate = (!icmp_ln53_2)> <Delay = 0.00>

State 13 <SV = 4> <Delay = 0.00>
ST_13 : Operation 77 [2/2] (0.00ns)   --->   "%cross_mul_tmp_bits_w = call fastcc i4 @karastuba_mul_templa.5(i2 %p_088_0_i, [16 x i64]* %add0_digits_data_V, i2 %p_088_0_i1, [16 x i64]* %add1_digits_data_V, [32 x i64]* %cross_mul_digits_data_V)" [multest.cc:240]   --->   Operation 77 'call' 'cross_mul_tmp_bits_w' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 5> <Delay = 1.49>
ST_14 : Operation 78 [1/2] (1.49ns)   --->   "%cross_mul_tmp_bits_w = call fastcc i4 @karastuba_mul_templa.5(i2 %p_088_0_i, [16 x i64]* %add0_digits_data_V, i2 %p_088_0_i1, [16 x i64]* %add1_digits_data_V, [32 x i64]* %cross_mul_digits_data_V)" [multest.cc:240]   --->   Operation 78 'call' 'cross_mul_tmp_bits_w' <Predicate = true> <Delay = 1.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "ret i4 %cross_mul_tmp_bits_w" [multest.cc:241]   --->   Operation 79 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.375ns.

 <State 1>: 0.952ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p_088_0_i', multest.cc:61->multest.cc:237) with incoming values : ('trunc_ln', multest.cc:61->multest.cc:237) [10]  (0.952 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', multest.cc:53->multest.cc:237) [11]  (0 ns)
	'getelementptr' operation ('lhs0_tmp_digits_data', multest.cc:58->multest.cc:237) [21]  (0 ns)
	'load' operation ('lhs0_tmp_digits_data_5', multest.cc:58->multest.cc:237) on array 'lhs0_tmp_digits_data_V' [22]  (1.77 ns)

 <State 3>: 1.77ns
The critical path consists of the following:
	'load' operation ('lhs0_tmp_digits_data_5', multest.cc:58->multest.cc:237) on array 'lhs0_tmp_digits_data_V' [22]  (1.77 ns)

 <State 4>: 1.64ns
The critical path consists of the following:
	'add' operation ('add_ln700', multest.cc:59->multest.cc:237) [28]  (1.64 ns)

 <State 5>: 1.64ns
The critical path consists of the following:
	'add' operation ('tmp.V', multest.cc:59->multest.cc:237) [30]  (1.64 ns)

 <State 6>: 1.77ns
The critical path consists of the following:
	'getelementptr' operation ('add0_digits_data_V_a', multest.cc:60->multest.cc:237) [33]  (0 ns)
	'store' operation ('store_ln60', multest.cc:60->multest.cc:237) of variable 'add_ln209_9', multest.cc:60->multest.cc:237 on array 'add0.digits.data.V', multest.cc:232 [34]  (1.77 ns)

 <State 7>: 0.952ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p_088_0_i1', multest.cc:61->multest.cc:238) with incoming values : ('trunc_ln858_4', multest.cc:61->multest.cc:238) [41]  (0.952 ns)

 <State 8>: 1.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', multest.cc:53->multest.cc:238) [42]  (0 ns)
	'getelementptr' operation ('rhs0_tmp_digits_data', multest.cc:58->multest.cc:238) [52]  (0 ns)
	'load' operation ('rhs0_tmp_digits_data_5', multest.cc:58->multest.cc:238) on array 'rhs0_tmp_digits_data_V' [53]  (1.77 ns)

 <State 9>: 1.77ns
The critical path consists of the following:
	'load' operation ('rhs0_tmp_digits_data_5', multest.cc:58->multest.cc:238) on array 'rhs0_tmp_digits_data_V' [53]  (1.77 ns)

 <State 10>: 1.64ns
The critical path consists of the following:
	'add' operation ('add_ln700_10', multest.cc:59->multest.cc:238) [59]  (1.64 ns)

 <State 11>: 1.64ns
The critical path consists of the following:
	'add' operation ('tmp.V', multest.cc:59->multest.cc:238) [61]  (1.64 ns)

 <State 12>: 1.77ns
The critical path consists of the following:
	'getelementptr' operation ('add1_digits_data_V_a', multest.cc:60->multest.cc:238) [64]  (0 ns)
	'store' operation ('store_ln60', multest.cc:60->multest.cc:238) of variable 'add_ln209_11', multest.cc:60->multest.cc:238 on array 'w.digits.data.V', multest.cc:233 [65]  (1.77 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 1.49ns
The critical path consists of the following:
	'call' operation ('cross_mul_tmp_bits_w', multest.cc:240) to 'karastuba_mul_templa.5' [70]  (1.49 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
