#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Apr 23 13:36:21 2024
# Process ID: 498651
# Current directory: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV
# Command line: vivado
# Log file: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/vivado.log
# Journal file: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/vivado.jou
#-----------------------------------------------------------
start_gui
ls
source make_project.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
undo
ungroup_bd_cells [get_bd_cells DataAcquisition]
delete_bd_objs [get_bd_intf_nets frequency_counter_0_M_AXIS_OUT] [get_bd_intf_nets signal_split_0_M_AXIS_PORT1] [get_bd_nets frequency_counter_0_counter_output] [get_bd_cells FrequencyCounter]
delete_bd_objs [get_bd_nets signal_decoder_0_led_out] [get_bd_nets xlc_reset_dout] [get_bd_cells signal_decoder_0]
delete_bd_objs [get_bd_nets axis_red_pitaya_adc_0_adc_clk] [get_bd_nets axis_red_pitaya_dac_0_dac_clk] [get_bd_nets axis_red_pitaya_dac_0_dac_rst] [get_bd_nets axis_red_pitaya_dac_0_dac_sel] [get_bd_nets axis_red_pitaya_dac_0_dac_wrt] [get_bd_nets axis_red_pitaya_dac_0_dac_dat] [get_bd_cells SignalGenerator]
set_property location {2 799 964} [get_bd_cells util_ds_buf_2]
set_property location {2 701 972} [get_bd_cells util_ds_buf_2]
set_property location {-142 986} [get_bd_ports daisy_n_i]
set_property location {-114 984} [get_bd_ports daisy_p_i]
set_property location {3324 639} [get_bd_ports daisy_p_o]
set_property location {3352 606} [get_bd_ports daisy_n_o]
set_property location {3328 989} [get_bd_ports daisy_p_o]
set_property location {3378 931} [get_bd_ports daisy_n_o]
set_property location {3358 971} [get_bd_ports daisy_p_o]
set_property location {3358 995} [get_bd_ports daisy_n_o]
set_property location {3338 950} [get_bd_ports daisy_p_o]
set_property location {3364 956} [get_bd_ports daisy_p_o]
set_property location {3362 985} [get_bd_ports daisy_n_o]
set_property location {1 159 635} [get_bd_cells processing_system7_0]
set_property location {2 715 711} [get_bd_cells rst_ps7_0_125M]
set_property location {2 714 746} [get_bd_cells rst_ps7_0_125M]
set_property location {2 728 428} [get_bd_cells ps7_0_axi_periph]
set_property location {3 1171 423} [get_bd_cells axi_gpio_0]
set_property location {1 217 828} [get_bd_cells rst_ps7_0_125M]
set_property location {2 652 773} [get_bd_cells rst_ps7_0_125M]
delete_bd_objs [get_bd_cells xlc_reset]
set_property location {3 1200 141} [get_bd_cells axis_red_pitaya_adc_0]
set_property location {-109 122} [get_bd_ports adc_clk_p_i]
set_property location {2106 163} [get_bd_ports adc_csn_o]
set_property location {1 179 138} [get_bd_cells axis_red_pitaya_adc_0]
set_property location {1 224 155} [get_bd_cells axis_red_pitaya_adc_0]
set_property location {2099 176} [get_bd_ports adc_csn_o]
set_property location {2091 178} [get_bd_ports adc_csn_o]
set_property location {2377 182} [get_bd_ports adc_csn_o]
set_property location {2095 172} [get_bd_ports adc_csn_o]
set_property location {2 644 109} [get_bd_cells signal_split_0]
set_property location {2 684 129} [get_bd_cells signal_split_0]
set_property location {2105 663} [get_bd_intf_ports FIXED_IO]
set_property location {2109 623} [get_bd_intf_ports FIXED_IO]
set_property location {2112 626} [get_bd_intf_ports FIXED_IO]
set_property location {2103 646} [get_bd_intf_ports DDR]
set_property location {1443 281} [get_bd_ports adc_csn_o]
set_property location {1437 89} [get_bd_ports adc_csn_o]
set_property location {1445 69} [get_bd_ports adc_csn_o]
set_property location {1446 55} [get_bd_ports adc_csn_o]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property location {3 1060 129} [get_bd_cells xlslice_0]
set_property name xlslice_CH1 [get_bd_cells xlslice_0]
set_property CONFIG.DIN_FROM 13 [get_bd_cells /xlslice_CH1]
copy_bd_objs /  [get_bd_cells {xlslice_CH1}]
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT2_tdata] [get_bd_pins xlslice_CH2/Din]
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT1_tdata] [get_bd_pins xlslice_CH1/Din]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property CONFIG.DIN_WIDTH 14 [get_bd_cells /xlslice_0]
set_property CONFIG.DIN_FROM 12 [get_bd_cells /xlslice_0]
set_property CONFIG.DIN_TO 5 [get_bd_cells /xlslice_0]
connect_bd_net [get_bd_pins xlslice_CH1/Dout] [get_bd_pins xlslice_0/Din]
set_property location {1549 284} [get_bd_ports dac_rst_o]
set_property location {1573 302} [get_bd_ports dac_pwm_o]
set_property location {1549 141} [get_bd_ports led_o]
set_property location {1537 137} [get_bd_ports led_o]
connect_bd_net [get_bd_ports led_o] [get_bd_pins xlslice_0/Dout]
set_property location {1541 134} [get_bd_ports led_o]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
ls
cd tmp
ls
cd freq
ls
cd freq.runs
ls
cd impl_
cd impl_1
ls
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
open_run impl_1
open_bd_design {/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
startgroup
set_property -dict [list CONFIG.DIN_TO {6} CONFIG.DIN_FROM {13} CONFIG.DOUT_WIDTH {8}] [get_bd_cells xlslice_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
connect_bd_net [get_bd_pins xlslice_CH1/Dout] [get_bd_pins xlconcat_0/In0]
set_property CONFIG.IN0_WIDTH 14 [get_bd_cells /xlconcat_0]
set_property CONFIG.IN1_WIDTH 18 [get_bd_cells /xlconcat_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property CONFIG.CONST_WIDTH 18 [get_bd_cells /xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins axi_gpio_0/gpio_io_i]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
open_bd_design {/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
set_property CONFIG.CONST_VAL 0 [get_bd_cells /xlconstant_0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
file mkdir /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/new
close [ open /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/new/low_threshold.v w ]
add_files /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/new/low_threshold.v
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets xlslice_0_Dout]
create_bd_cell -type module -reference low_threshold low_threshold_0
set_property location {1523 -32} [get_bd_ports led_o]
connect_bd_net [get_bd_pins low_threshold_0/adc_clk] [get_bd_pins axis_red_pitaya_adc_0/adc_clk]
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT1_tdata] [get_bd_pins low_threshold_0/adc_dat_a]
copy_bd_objs /  [get_bd_cells {xlconcat_0}]
set_property CONFIG.IN0_WIDTH 1 [get_bd_cells /xlconcat_1]
set_property CONFIG.IN1_WIDTH 7 [get_bd_cells /xlconcat_1]
set_property location {4 1269 -53} [get_bd_cells xlconcat_1]
connect_bd_net [get_bd_pins low_threshold_0/vgl] [get_bd_pins xlconcat_1/In0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
set_property CONFIG.CONST_WIDTH 7 [get_bd_cells /xlconstant_1]
set_property CONFIG.CONST_VAL 0 [get_bd_cells /xlconstant_1]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins xlconcat_1/In1]
connect_bd_net [get_bd_ports led_o] [get_bd_pins xlconcat_1/dout]
save_bd_design
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_2
endgroup
connect_bd_net [get_bd_pins xlconstant_2/dout] [get_bd_pins low_threshold_0/rst]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_1
endgroup
set_property CONFIG.DIN_WIDTH 14 [get_bd_cells /xlslice_1]
set_property CONFIG.DIN_FROM 13 [get_bd_cells /xlslice_1]
set_property CONFIG.DIN_TO 7 [get_bd_cells /xlslice_1]
connect_bd_net [get_bd_pins xlslice_1/Din] [get_bd_pins xlslice_CH1/Dout]
delete_bd_objs [get_bd_nets xlconstant_1_dout]
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins xlconcat_1/In1]
reset_run impl_1
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
close [ open /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/new/high_threshold.v w ]
add_files /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/new/high_threshold.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference high_threshold high_threshold_0
set_property location {3 849 -192} [get_bd_cells high_threshold_0]
set_property location {1.5 694 -185} [get_bd_cells high_threshold_0]
connect_bd_net [get_bd_pins high_threshold_0/adc_clk] [get_bd_pins signal_split_0/M_AXIS_PORT1_tdata]
undo
connect_bd_net [get_bd_pins high_threshold_0/adc_clk] [get_bd_pins signal_split_0/M_AXIS_PORT1_tdata]
undo
connect_bd_net [get_bd_pins high_threshold_0/rst] [get_bd_pins xlconstant_2/dout]
connect_bd_net [get_bd_pins high_threshold_0/adc_clk] [get_bd_pins axis_red_pitaya_adc_0/adc_clk]
connect_bd_net [get_bd_pins high_threshold_0/adc_dat_a] [get_bd_pins signal_split_0/M_AXIS_PORT1_tdata]
set_property CONFIG.NUM_PORTS 3 [get_bd_cells /xlconcat_1]
delete_bd_objs [get_bd_nets xlslice_1_Dout]
undo
undo
copy_bd_objs /  [get_bd_cells {xlconcat_1}]
set_property CONFIG.NUM_PORTS 3 [get_bd_cells /xlconcat_2]
set_property CONFIG.IN1_WIDTH 1 [get_bd_cells /xlconcat_2]
set_property CONFIG.IN2_WIDTH 6 [get_bd_cells /xlconcat_2]
connect_bd_net [get_bd_pins low_threshold_0/vgl] [get_bd_pins xlconcat_2/In0]
delete_bd_objs [get_bd_nets xlslice_1_Dout]
copy_bd_objs /  [get_bd_cells {xlslice_1}]
set_property CONFIG.DIN_TO 8 [get_bd_cells /xlslice_2]
connect_bd_net [get_bd_pins xlslice_2/Din] [get_bd_pins xlslice_CH1/Dout]
connect_bd_net [get_bd_pins xlslice_2/Dout] [get_bd_pins xlconcat_2/In2]
connect_bd_net [get_bd_pins high_threshold_0/vlh] [get_bd_pins xlconcat_2/In1]
delete_bd_objs [get_bd_nets xlconcat_1_dout]
set_property location {2047 -298} [get_bd_ports led_o]
connect_bd_net [get_bd_ports led_o] [get_bd_pins xlconcat_2/dout]
set_property location {2031 -281} [get_bd_ports led_o]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
open_bd_design {/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_nets high_threshold_0_vlh] [get_bd_cells high_threshold_0]
delete_bd_objs [get_bd_nets xlslice_2_Dout] [get_bd_nets xlconcat_2_dout] [get_bd_cells xlconcat_2]
update_compile_order -fileset sources_1
regenerate_bd_layout
delete_bd_objs [get_bd_cells xlconstant_1]
set_property location {1 169 158} [get_bd_cells processing_system7_0]
set_property location {1 93 442} [get_bd_cells rst_ps7_0_125M]
set_property location {2 567 201} [get_bd_cells ps7_0_axi_periph]
set_property location {2 590 383} [get_bd_cells axi_gpio_0]
undo
undo
undo
undo
undo
undo
undo
undo
update_compile_order -fileset sources_1
update_module_reference system_low_threshold_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
update_module_reference system_low_threshold_0_0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_3
endgroup
connect_bd_net [get_bd_pins low_threshold_0/input_low_threshold] [get_bd_pins xlconstant_3/dout]
set_property CONFIG.CONST_WIDTH 14 [get_bd_cells /xlconstant_3]
set_property -name CONFIG.CONST_VAL -value -4096 -objects [get_bd_cells /xlconstant_3]
update_module_reference system_low_threshold_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
open_bd_design {/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
update_module_reference system_low_threshold_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
set_property -name CONFIG.CONST_VAL -value -2048 -objects [get_bd_cells /xlconstant_3]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
set_property CONFIG.DIN_TO 10 [get_bd_cells /xlslice_2]
set_property CONFIG.IN2_WIDTH 4 [get_bd_cells /xlconcat_2]
set_property CONFIG.IN2_WIDTH 1 [get_bd_cells /xlconcat_2]
set_property CONFIG.IN5_WIDTH 4 [get_bd_cells /xlconcat_2]
set_property CONFIG.NUM_PORTS 5 [get_bd_cells /xlconcat_2]
delete_bd_objs [get_bd_nets xlslice_2_Dout]
connect_bd_net [get_bd_pins xlslice_2/Dout] [get_bd_pins xlconcat_2/In4]
set_property CONFIG.IN5_WIDTH 1 [get_bd_cells /xlconcat_2]
set_property CONFIG.IN4_WIDTH 4 [get_bd_cells /xlconcat_2]
close [ open /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/new/rising.v w ]
add_files /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/new/rising.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference rising rising_0
connect_bd_net [get_bd_pins rising_0/adc_clk] [get_bd_pins axis_red_pitaya_adc_0/adc_clk]
connect_bd_net [get_bd_pins rising_0/rst] [get_bd_pins xlconstant_2/dout]
undo
connect_bd_net [get_bd_pins rising_0/rst] [get_bd_pins xlconstant_2/dout]
connect_bd_net [get_bd_pins rising_0/adc_dat_a] [get_bd_pins signal_split_0/M_AXIS_PORT1_tdata]
connect_bd_net [get_bd_pins rising_0/rising] [get_bd_pins xlconcat_2/In2]
connect_bd_net [get_bd_pins rising_0/falling] [get_bd_pins xlconcat_2/In3]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
open_bd_design {/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_nets axis_red_pitaya_adc_0_adc_clk]
undo
redo
undo
delete_bd_objs [get_bd_nets axis_red_pitaya_adc_0_adc_clk]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins low_threshold_0/adc_clk]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins high_threshold_0/adc_clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_counter_binary:12.0 c_counter_binary_0
endgroup
set_property location {1 303 -270} [get_bd_cells c_counter_binary_0]
set_property CONFIG.Output_Width 32 [get_bd_cells /c_counter_binary_0]
connect_bd_net [get_bd_pins c_counter_binary_0/CLK] [get_bd_pins axis_red_pitaya_adc_0/adc_clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_3
endgroup
set_property location {1 321 -302} [get_bd_cells xlslice_3]
set_property location {1.5 480 -333} [get_bd_cells xlslice_3]
connect_bd_net [get_bd_pins c_counter_binary_0/Q] [get_bd_pins xlslice_3/Din]
connect_bd_net [get_bd_pins xlslice_3/Dout] [get_bd_pins rising_0/adc_clk]
set_property CONFIG.DIN_FROM 16 [get_bd_cells /xlslice_3]
set_property CONFIG.DIN_TO 16 [get_bd_cells /xlslice_3]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_4
open_bd_design {/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
set_property CONFIG.IN4_WIDTH 1 [get_bd_cells /xlconcat_2]
set_property CONFIG.NUM_PORTS 8 [get_bd_cells /xlconcat_2]
delete_bd_objs [get_bd_nets xlslice_2_Dout]
set_property CONFIG.DIN_TO 13 [get_bd_cells /xlslice_2]
set_property location {6 1778 -122} [get_bd_cells xlslice_2]
connect_bd_net [get_bd_pins xlslice_2/Dout] [get_bd_pins xlconcat_2/In7]
delete_bd_objs [get_bd_cells xlslice_1]
delete_bd_objs [get_bd_cells xlslice_0]
delete_bd_objs [get_bd_cells xlconstant_1]
set_property location {4 1188 -332} [get_bd_cells high_threshold_0]
set_property location {4 1272 -141} [get_bd_cells low_threshold_0]
set_property location {3 789 -112} [get_bd_cells xlconstant_3]
set_property location {4 1253 -493} [get_bd_cells rising_0]
set_property location {4 1268 -16} [get_bd_cells rising_0]
set_property location {3 807 -19} [get_bd_cells xlconstant_2]
set_property location {1 109 -335} [get_bd_cells c_counter_binary_0]
set_property location {3 787 -330} [get_bd_cells xlslice_3]
set_property location {1.5 514 -326} [get_bd_cells c_counter_binary_0]
update_module_reference system_low_threshold_0_0
set_property location {3 830 -143} [get_bd_cells xlconstant_3]
delete_bd_objs [get_bd_nets xlconstant_3_dout]
connect_bd_net [get_bd_pins xlconstant_3/dout] [get_bd_pins low_threshold_0/input_low]
set_property NAME reset [get_bd_cells /xlconstant_2]
set_property NAME low_threshold [get_bd_cells /xlconstant_3]
set_property location {3 837 -248} [get_bd_cells reset]
set_property location {3 829 -28} [get_bd_cells xlslice_3]
set_property location {3 848 -46} [get_bd_cells xlslice_3]
set_property location {3 845 -44} [get_bd_cells xlslice_3]
set_property location {2 484 -49} [get_bd_cells c_counter_binary_0]
set_property location {2 504 -42} [get_bd_cells c_counter_binary_0]
set_property location {1 107 186} [get_bd_cells axis_red_pitaya_adc_0]
set_property location {6 1776 283} [get_bd_cells xlconcat_0]
set_property location {6 1763 491} [get_bd_cells axi_gpio_0]
set_property location {1 95 1242} [get_bd_cells util_ds_buf_1]
set_property location {3 865 1230} [get_bd_cells util_ds_buf_2]
set_property location {3 838 1231} [get_bd_cells util_ds_buf_2]
set_property location {-200 1227} [get_bd_ports daisy_p_i]
set_property location {-205 1259} [get_bd_ports daisy_n_i]
set_property location {-198 1248} [get_bd_ports daisy_p_i]
set_property location {-197 1238} [get_bd_ports daisy_p_i]
set_property location {-202 1262} [get_bd_ports daisy_n_i]
set_property location {3 843 1236} [get_bd_cells util_ds_buf_2]
set_property location {2211 1224} [get_bd_ports daisy_p_o]
set_property location {2211 1229} [get_bd_ports daisy_p_o]
set_property location {2197 1258} [get_bd_ports daisy_n_o]
set_property location {2202 1254} [get_bd_ports daisy_n_o]
set_property location {1 111 882} [get_bd_cells processing_system7_0]
set_property location {3 863 1061} [get_bd_cells rst_ps7_0_125M]
set_property location {3 859 978} [get_bd_cells rst_ps7_0_125M]
set_property location {3 847 989} [get_bd_cells rst_ps7_0_125M]
set_property location {3 855 996} [get_bd_cells rst_ps7_0_125M]
set_property location {3 859 771} [get_bd_cells ps7_0_axi_periph]
set_property location {2194 805} [get_bd_intf_ports FIXED_IO]
set_property location {2198 886} [get_bd_intf_ports DDR]
set_property location {3 874 688} [get_bd_cells ps7_0_axi_periph]
set_property location {2195 827} [get_bd_intf_ports FIXED_IO]
set_property location {2206 797} [get_bd_intf_ports DDR]
set_property location {6 1772 681} [get_bd_cells axi_gpio_0]
set_property location {2206 813} [get_bd_intf_ports DDR]
set_property location {6 1779 420} [get_bd_cells xlconcat_0]
set_property location {4 1218 429} [get_bd_cells xlconstant_0]
set_property location {6 1781 452} [get_bd_cells xlconcat_0]
set_property location {4 1229 453} [get_bd_cells xlconstant_0]
set_property location {4 1218 456} [get_bd_cells xlconstant_0]
set_property location {3 828 255} [get_bd_cells signal_split_0]
set_property location {1 121 260} [get_bd_cells axis_red_pitaya_adc_0]
set_property location {1 98 269} [get_bd_cells axis_red_pitaya_adc_0]
set_property location {-261 242} [get_bd_ports adc_clk_p_i]
set_property location {-232 259} [get_bd_ports adc_clk_n_i]
set_property location {-238 278} [get_bd_ports adc_dat_a_i]
set_property location {-243 298} [get_bd_ports adc_dat_b_i]
set_property location {4 1227 277} [get_bd_cells xlslice_CH2]
set_property location {2237 368} [get_bd_ports exp_n_tri_io]
set_property location {2285 349} [get_bd_ports exp_p_tri_io]
set_property location {2251 325} [get_bd_ports dac_rst_o]
set_property location {2253 411} [get_bd_ports dac_pwm_o]
set_property location {2253 448} [get_bd_ports dac_rst_o]
set_property location {2253 286} [get_bd_ports adc_csn_o]
set_property location {2202 88} [get_bd_ports exp_p_tri_io]
set_property location {2219 154} [get_bd_ports exp_n_tri_io]
set_property location {2243 341} [get_bd_ports adc_csn_o]
set_property location {2256 360} [get_bd_ports adc_csn_o]
set_property location {4 1223 210} [get_bd_cells xlslice_CH1]
set_property location {4 1228 178} [get_bd_cells xlslice_CH1]
set_property location {7 2068 -204} [get_bd_cells xlconcat_2]
set_property location {7 2070 -195} [get_bd_cells xlconcat_2]
delete_bd_objs [get_bd_cells xlconcat_1]
update_module_reference system_high_threshold_0_0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
set_property NAME high_threshold [get_bd_cells /xlconstant_1]
set_property CONFIG.CONST_VAL 4096 [get_bd_cells /high_threshold]
set_property CONFIG.CONST_WIDTH 14 [get_bd_cells /high_threshold]
set_property CONFIG.CONST_VAL 4096 [get_bd_cells /high_threshold]
set_property location {4 1211 -523} [get_bd_cells low_threshold_0]
set_property location {4 1216 -179} [get_bd_cells high_threshold_0]
set_property location {3 887 -488} [get_bd_cells low_threshold]
set_property location {3 837 -163} [get_bd_cells high_threshold]
set_property location {3 818 -271} [get_bd_cells reset]
set_property location {2 474 -271} [get_bd_cells reset]
set_property location {2 511 -332} [get_bd_cells reset]
set_property location {4 1231 -365} [get_bd_cells low_threshold_0]
set_property location {2 511 -449} [get_bd_cells reset]
set_property location {3 827 -328} [get_bd_cells low_threshold]
set_property location {3 841 -182} [get_bd_cells high_threshold]
connect_bd_net [get_bd_pins high_threshold/dout] [get_bd_pins high_threshold_0/input_high]
set_property location {3 833 -165} [get_bd_cells high_threshold]
set_property location {3 834 -169} [get_bd_cells high_threshold]
set_property NAME 954HZ [get_bd_cells /xlslice_3]
set_property NAME SlowClock [get_bd_cells /xlslice_3]
set_property -name CONFIG.CONST_VAL -value -4096 -objects [get_bd_cells /low_threshold]
set_property location {5 1781 180} [get_bd_cells xlslice_2]
set_property NAME sign [get_bd_cells /xlslice_2]
set_property location {3 822 394} [get_bd_cells signal_split_0]
set_property location {1 107 398} [get_bd_cells axis_red_pitaya_adc_0]
set_property location {1 106 405} [get_bd_cells axis_red_pitaya_adc_0]
set_property location {1 103 422} [get_bd_cells axis_red_pitaya_adc_0]
set_property location {1 104 396} [get_bd_cells axis_red_pitaya_adc_0]
set_property location {1 109 407} [get_bd_cells axis_red_pitaya_adc_0]
set_property location {5 1783 502} [get_bd_cells xlconcat_0]
set_property location {4 1216 509} [get_bd_cells xlconstant_0]
set_property location {4 1243 413} [get_bd_cells xlslice_CH2]
set_property location {4 1229 412} [get_bd_cells xlslice_CH2]
set_property location {3 851 703} [get_bd_cells ps7_0_axi_periph]
set_property location {3 853 759} [get_bd_cells ps7_0_axi_periph]
set_property location {4 1223 430} [get_bd_cells xlslice_CH2]
set_property location {4 1232 415} [get_bd_cells xlslice_CH2]
set_property location {4 1230 414} [get_bd_cells xlslice_CH2]
set_property location {4 1232 414} [get_bd_cells xlslice_CH2]
set_property location {4 1236 418} [get_bd_cells xlslice_CH2]
set_property location {5 1783 509} [get_bd_cells xlconcat_0]
set_property location {5 1779 522} [get_bd_cells xlconcat_0]
set_property location {4 1208 290} [get_bd_cells xlslice_CH1]
set_property location {5 1766 282} [get_bd_cells sign]
set_property location {5 1782 292} [get_bd_cells sign]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property CONFIG.C_SIZE 1 [get_bd_cells /util_vector_logic_0]
set_property location {4.5 1628 -320} [get_bd_cells util_vector_logic_0]
set_property location {5 1652 -218} [get_bd_cells util_vector_logic_0]
set_property location {5 1624 -267} [get_bd_cells util_vector_logic_0]
set_property location {5 1659 -506} [get_bd_cells util_vector_logic_0]
connect_bd_net [get_bd_pins low_threshold_0/vgl] [get_bd_pins util_vector_logic_0/Op1]
connect_bd_net [get_bd_pins high_threshold_0/vlh] [get_bd_pins util_vector_logic_0/Op2]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins xlconcat_2/In4]
set_property NAME skim [get_bd_cells /util_vector_logic_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property location {6 1956 -443} [get_bd_cells util_vector_logic_0]
copy_bd_objs /  [get_bd_cells {util_vector_logic_0}]
set_property location {6 1975 -111} [get_bd_cells util_vector_logic_1]
set_property location {6 1953 -8} [get_bd_cells util_vector_logic_1]
set_property location {6 1957 60} [get_bd_cells util_vector_logic_1]
set_property location {6 1956 -125} [get_bd_cells util_vector_logic_0]
set_property CONFIG.C_SIZE 1 [get_bd_cells /util_vector_logic_0]
set_property CONFIG.C_SIZE 1 [get_bd_cells /util_vector_logic_1]
connect_bd_net [get_bd_pins skim/Res] [get_bd_pins util_vector_logic_0/Op1]
connect_bd_net [get_bd_pins skim/Res] [get_bd_pins util_vector_logic_1/Op1]
undo
connect_bd_net [get_bd_pins util_vector_logic_1/Op1] [get_bd_pins skim/Res]
connect_bd_net [get_bd_pins rising_0/rising] [get_bd_pins util_vector_logic_0/Op2]
connect_bd_net [get_bd_pins rising_0/falling] [get_bd_pins util_vector_logic_1/Op2]
connect_bd_net [get_bd_pins util_vector_logic_1/Res] [get_bd_pins xlconcat_2/In6]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins xlconcat_2/In5]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
set_property CONFIG.DIN_FROM 17 [get_bd_cells /SlowClock]
set_property CONFIG.DIN_TO 17 [get_bd_cells /SlowClock]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
startgroup
set_property -dict [list CONFIG.DIN_TO {19} CONFIG.DIN_FROM {19} CONFIG.DOUT_WIDTH {1}] [get_bd_cells SlowClock]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
set_property location {2397 -446} [get_bd_ports exp_p_tri_io]
set_property location {2419 -400} [get_bd_ports exp_n_tri_io]
startgroup
set_property -dict [list CONFIG.DIN_TO {20} CONFIG.DIN_FROM {20} CONFIG.DOUT_WIDTH {1}] [get_bd_cells SlowClock]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
set_property NAME forward_skim [get_bd_cells /util_vector_logic_0]
set_property NAME backward_skim [get_bd_cells /util_vector_logic_1]
copy_bd_objs /  [get_bd_cells {xlconcat_2}]
set_property NAME led_concat [get_bd_cells /xlconcat_2]
set_property location {2446 -510} [get_bd_ports exp_p_tri_io]
connect_bd_net [get_bd_pins forward_skim/Res] [get_bd_pins xlconcat_3/In0]
connect_bd_net [get_bd_pins xlconcat_3/In1] [get_bd_pins forward_skim/Res]
connect_bd_net [get_bd_pins xlconcat_3/In2] [get_bd_pins forward_skim/Res]
connect_bd_net [get_bd_pins xlconcat_3/In3] [get_bd_pins forward_skim/Res]
connect_bd_net [get_bd_pins xlconcat_3/In4] [get_bd_pins forward_skim/Res]
connect_bd_net [get_bd_pins xlconcat_3/In5] [get_bd_pins forward_skim/Res]
connect_bd_net [get_bd_pins xlconcat_3/In6] [get_bd_pins forward_skim/Res]
connect_bd_net [get_bd_pins xlconcat_3/In7] [get_bd_pins forward_skim/Res]
set_property location {2434 -523} [get_bd_ports exp_p_tri_io]
undo
undo
delete_bd_objs [get_bd_ports exp_p_tri_io]
delete_bd_objs [get_bd_ports exp_n_tri_io]
create_bd_port -dir O -from 7 to 0 exp_p_tri_io
create_bd_port -dir O -from 7 -to 0 exp_p_tri_io
create_bd_port -dir O -from 7 -to 0 exp_n_tri_io
set_property location {2512 -408} [get_bd_ports exp_n_tri_io]
set_property location {2432 -514} [get_bd_ports exp_p_tri_io]
set_property location {2416 -522} [get_bd_ports exp_p_tri_io]
connect_bd_net [get_bd_ports exp_p_tri_io] [get_bd_pins xlconcat_3/dout]
copy_bd_objs /  [get_bd_cells {xlconcat_3}]
connect_bd_net [get_bd_pins xlconcat_4/In0] [get_bd_pins backward_skim/Res]
connect_bd_net [get_bd_pins xlconcat_4/In1] [get_bd_pins backward_skim/Res]
connect_bd_net [get_bd_pins xlconcat_4/In2] [get_bd_pins backward_skim/Res]
connect_bd_net [get_bd_pins xlconcat_4/In3] [get_bd_pins backward_skim/Res]
connect_bd_net [get_bd_pins xlconcat_4/In4] [get_bd_pins backward_skim/Res]
connect_bd_net [get_bd_pins xlconcat_4/In5] [get_bd_pins backward_skim/Res]
connect_bd_net [get_bd_pins xlconcat_4/In6] [get_bd_pins backward_skim/Res]
connect_bd_net [get_bd_pins xlconcat_4/In7] [get_bd_pins backward_skim/Res]
set_property location {2432 69} [get_bd_ports exp_n_tri_io]
set_property location {2419 93} [get_bd_ports exp_n_tri_io]
connect_bd_net [get_bd_ports exp_n_tri_io] [get_bd_pins xlconcat_4/dout]
set_property location {2429 88} [get_bd_ports exp_n_tri_io]
set_property location {2454 90} [get_bd_ports exp_n_tri_io]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
delete_bd_objs [get_bd_nets util_vector_logic_1_Res]
connect_bd_net [get_bd_pins backward_skim/Res] [get_bd_pins led_concat/In6]
delete_bd_objs [get_bd_nets util_vector_logic_0_Res1]
connect_bd_net [get_bd_pins forward_skim/Res] [get_bd_pins led_concat/In5]
connect_bd_net [get_bd_pins low_threshold_0/vgl] [get_bd_pins xlconcat_3/In1]
connect_bd_net [get_bd_pins xlconcat_4/In1] [get_bd_pins high_threshold_0/vlh]
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_5
open_bd_design {/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
connect_bd_net [get_bd_pins rising_0/rising] [get_bd_pins xlconcat_3/In2]
connect_bd_net [get_bd_pins rising_0/falling] [get_bd_pins xlconcat_4/In2]
connect_bd_net [get_bd_pins forward_skim/Res] [get_bd_pins xlconcat_3/In3]
connect_bd_net [get_bd_pins backward_skim/Res] [get_bd_pins xlconcat_4/In3]
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
connect_bd_net [get_bd_pins skim/Res] [get_bd_pins xlconcat_3/In4]
connect_bd_net [get_bd_pins skim/Res] [get_bd_pins xlconcat_4/In4]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
delete_bd_objs [get_bd_nets xlconcat_4_dout] [get_bd_cells xlconcat_4]
delete_bd_objs [get_bd_nets xlconcat_3_dout] [get_bd_cells xlconcat_3]
startgroup
create_bd_cell -type ip -vlnv pavel-demin:user:axis_red_pitaya_dac:1.0 axis_red_pitaya_dac_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property location {4.5 1382 990} [get_bd_cells util_vector_logic_0]
set_property CONFIG.C_SIZE 16 [get_bd_cells /util_vector_logic_0]
copy_bd_objs /  [get_bd_cells {util_vector_logic_0}]
connect_bd_net [get_bd_pins xlslice_CH1/Dout] [get_bd_pins util_vector_logic_0/Op1]
undo
connect_bd_net [get_bd_pins xlslice_CH2/Dout] [get_bd_pins util_vector_logic_1/Op1]
connect_bd_net [get_bd_pins xlslice_CH1/Dout] [get_bd_pins util_vector_logic_0/Op1]
close [ open /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/new/sixteen_bit.v w ]
add_files /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/new/sixteen_bit.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference sixteen_bit sixteen_bit_0
copy_bd_objs /  [get_bd_cells {sixteen_bit_0}]
connect_bd_net [get_bd_pins sixteen_bit_0/expanded_bit] [get_bd_pins util_vector_logic_0/Op2]
connect_bd_net [get_bd_pins sixteen_bit_1/expanded_bit] [get_bd_pins util_vector_logic_1/Op2]
undo
connect_bd_net [get_bd_pins backward_skim/Res] [get_bd_pins sixteen_bit_0/single_bit]
connect_bd_net [get_bd_pins forward_skim/Res] [get_bd_pins sixteen_bit_1/single_bit]
connect_bd_net [get_bd_pins sixteen_bit_1/expanded_bit] [get_bd_pins util_vector_logic_1/Op2]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1
endgroup
set_property CONFIG.IN0_WIDTH 16 [get_bd_cells /xlconcat_1]
set_property CONFIG.IN1_WIDTH 16 [get_bd_cells /xlconcat_1]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins xlconcat_1/In0]
connect_bd_net [get_bd_pins util_vector_logic_1/Res] [get_bd_pins xlconcat_1/In1]
connect_bd_net [get_bd_pins xlconcat_1/dout] [get_bd_pins axis_red_pitaya_dac_0/s_axis_tdata]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
set_property location {8 2274 1045} [get_bd_cells axis_red_pitaya_dac_0]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins axis_red_pitaya_dac_0/s_axis_tvalid]
connect_bd_net [get_bd_pins axis_red_pitaya_dac_0/aclk] [get_bd_pins axis_red_pitaya_adc_0/adc_clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_in1] [get_bd_pins axis_red_pitaya_adc_0/adc_clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_2
endgroup
set_property location {6 1762 1149} [get_bd_cells xlconstant_2]
connect_bd_net [get_bd_pins xlconstant_2/dout] [get_bd_pins clk_wiz_0/reset]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axis_red_pitaya_dac_0/ddr_clk]
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins axis_red_pitaya_dac_0/locked]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
set_property location {2695 1079} [get_bd_ports dac_rst_o]
set_property location {2709 1070} [get_bd_ports dac_sel_o]
set_property location {2690 229} [get_bd_ports dac_rst_o]
set_property location {2704 1009} [get_bd_ports dac_rst_o]
set_property location {2661 586} [get_bd_ports dac_clk_o]
set_property location {2695 980} [get_bd_ports dac_clk_o]
set_property location {2754 643} [get_bd_ports dac_wrt_o]
set_property location {2774 939} [get_bd_ports dac_dat_o]
set_property location {2751 1050} [get_bd_ports dac_wrt_o]
delete_bd_objs [get_bd_nets xlslice_CH1_Dout]
connect_bd_net [get_bd_pins xlslice_CH1/Dout] [get_bd_pins sign/Din]
connect_bd_net [get_bd_pins xlslice_CH1/Dout] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins util_vector_logic_0/Op1] [get_bd_pins xlslice_CH2/Dout]
connect_bd_net [get_bd_ports dac_clk_o] [get_bd_pins axis_red_pitaya_dac_0/dac_clk]
connect_bd_net [get_bd_ports dac_rst_o] [get_bd_pins axis_red_pitaya_dac_0/dac_rst]
connect_bd_net [get_bd_ports dac_sel_o] [get_bd_pins axis_red_pitaya_dac_0/dac_sel]
connect_bd_net [get_bd_ports dac_wrt_o] [get_bd_pins axis_red_pitaya_dac_0/dac_wrt]
connect_bd_net [get_bd_ports dac_dat_o] [get_bd_pins axis_red_pitaya_dac_0/dac_dat]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property CONFIG.DIN_FROM 15 [get_bd_cells /xlslice_CH2]
reset_run synth_1
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
delete_bd_objs [get_bd_nets sixteen_bit_0_expanded_bit] [get_bd_cells sixteen_bit_0]
delete_bd_objs [get_bd_nets sixteen_bit_1_expanded_bit] [get_bd_cells sixteen_bit_1]
delete_bd_objs [get_bd_nets util_vector_logic_0_Res1] [get_bd_cells util_vector_logic_0]
delete_bd_objs [get_bd_nets xlslice_CH2_Dout] [get_bd_nets util_vector_logic_1_Res] [get_bd_cells util_vector_logic_1]
delete_bd_objs [get_bd_nets xlconcat_1_dout] [get_bd_cells xlconcat_1]
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out1] [get_bd_nets axis_red_pitaya_dac_0_dac_wrt] [get_bd_nets axis_red_pitaya_dac_0_dac_dat] [get_bd_nets axis_red_pitaya_dac_0_dac_sel] [get_bd_nets axis_red_pitaya_dac_0_dac_rst] [get_bd_nets axis_red_pitaya_dac_0_dac_clk] [get_bd_nets xlconstant_1_dout] [get_bd_nets clk_wiz_0_locked] [get_bd_cells axis_red_pitaya_dac_0]
delete_bd_objs [get_bd_nets xlconstant_2_dout1] [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_cells xlconstant_1]
delete_bd_objs [get_bd_cells xlconstant_2]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1
endgroup
set_property CONFIG.NUM_PORTS 8 [get_bd_cells /xlconcat_1]
set_property location {2706 -88} [get_bd_ports adc_enc_n_o]
set_property location {2672 -69} [get_bd_ports adc_enc_p_o]
startgroup
connect_bd_net [get_bd_pins xlconcat_1/In0] [get_bd_pins low_threshold_0/vgl]
connect_bd_net [get_bd_ports adc_enc_n_o] [get_bd_pins low_threshold_0/vgl]
endgroup
undo
connect_bd_net [get_bd_pins xlconcat_1/In0] [get_bd_pins low_threshold_0/vgl]
connect_bd_net [get_bd_pins xlconcat_1/In1] [get_bd_pins high_threshold_0/vlh]
connect_bd_net [get_bd_pins xlconcat_1/In2] [get_bd_pins rising_0/rising]
connect_bd_net [get_bd_pins xlconcat_1/In3] [get_bd_pins rising_0/falling]
connect_bd_net [get_bd_pins xlconcat_1/In4] [get_bd_pins skim/Res]
connect_bd_net [get_bd_pins xlconcat_1/In5] [get_bd_pins forward_skim/Res]
connect_bd_net [get_bd_pins xlconcat_1/In6] [get_bd_pins backward_skim/Res]
connect_bd_net [get_bd_pins xlconcat_1/In7] [get_bd_pins sign/Dout]
connect_bd_net [get_bd_ports exp_p_tri_io] [get_bd_pins xlconcat_1/dout]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
set_property CONFIG.CONST_VAL 0 [get_bd_cells /xlconstant_1]
set_property CONFIG.CONST_WIDTH 8 [get_bd_cells /xlconstant_1]
set_property location {7 2387 107} [get_bd_cells xlconstant_1]
set_property location {7 2390 91} [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_ports exp_n_tri_io] [get_bd_pins xlconstant_1/dout]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
startgroup
set_property -dict [list CONFIG.DIN_TO {21} CONFIG.DIN_FROM {21} CONFIG.DOUT_WIDTH {1}] [get_bd_cells SlowClock]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
delete_bd_objs [get_bd_nets xlconcat_1_dout] [get_bd_cells xlconcat_1]
close [ open /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/new/rising_trigger.v w ]
add_files /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/new/rising_trigger.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference rising_trigger rising_trigger_0
set_property location {6 1628 -362} [get_bd_cells rising_trigger_0]
connect_bd_net [get_bd_pins low_threshold_0/vgl] [get_bd_pins rising_trigger_0/trigger]
connect_bd_net [get_bd_pins rising_trigger_0/clk] [get_bd_pins axis_red_pitaya_adc_0/adc_clk]
delete_bd_objs [get_bd_nets forward_skim_Res]
connect_bd_net [get_bd_pins rising_trigger_0/enable] [get_bd_pins led_concat/In5]
copy_bd_objs /  [get_bd_cells {rising_trigger_0}]
delete_bd_objs [get_bd_nets backward_skim_Res]
connect_bd_net [get_bd_pins high_threshold_0/vlh] [get_bd_pins rising_trigger_1/trigger]
connect_bd_net [get_bd_pins rising_trigger_1/clk] [get_bd_pins axis_red_pitaya_adc_0/adc_clk]
connect_bd_net [get_bd_pins rising_trigger_1/enable] [get_bd_pins led_concat/In6]
set_property NAME backward_skim [get_bd_cells /rising_trigger_1]
set_property NAME forward_skim [get_bd_cells /rising_trigger_0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
close [ open /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/new/trigger_mossbauer.v w ]
add_files /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/new/trigger_mossbauer.v
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets rising_trigger_0_enable] [get_bd_cells forward_skim_1]
delete_bd_objs [get_bd_nets rising_trigger_1_enable] [get_bd_cells backward_skim_1]
update_compile_order -fileset sources_1
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs system_signal_split_0_0_synth_1]
set_property needs_refresh false [get_runs system_axis_red_pitaya_adc_0_0_synth_1]
set_property needs_refresh false [get_runs system_axi_gpio_0_0_synth_1]
set_property needs_refresh false [get_runs system_util_ds_buf_2_0_synth_1]
set_property needs_refresh false [get_runs system_util_ds_buf_1_0_synth_1]
set_property needs_refresh false [get_runs system_rst_ps7_0_125M_0_synth_1]
set_property needs_refresh false [get_runs system_processing_system7_0_0_synth_1]
set_property needs_refresh false [get_runs system_rising_0_0_synth_1]
set_property needs_refresh false [get_runs system_c_counter_binary_0_0_synth_1]
set_property needs_refresh false [get_runs system_high_threshold_0_0_synth_1]
set_property needs_refresh false [get_runs system_low_threshold_0_0_synth_1]
set_property needs_refresh false [get_runs system_util_vector_logic_0_2_synth_1]
set_property needs_refresh false [get_runs system_util_vector_logic_0_1_synth_1]
set_property needs_refresh false [get_runs system_util_vector_logic_0_0_synth_1]
add_files /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/new/trigger_mossbauer.v
close [ open /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/new/skim_trigger.v w ]
add_files /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/new/skim_trigger.v
update_compile_order -fileset sources_1
save_bd_design
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs system_signal_split_0_0_synth_1]
set_property needs_refresh false [get_runs system_axis_red_pitaya_adc_0_0_synth_1]
set_property needs_refresh false [get_runs system_axi_gpio_0_0_synth_1]
set_property needs_refresh false [get_runs system_util_ds_buf_2_0_synth_1]
set_property needs_refresh false [get_runs system_util_ds_buf_1_0_synth_1]
set_property needs_refresh false [get_runs system_rst_ps7_0_125M_0_synth_1]
set_property needs_refresh false [get_runs system_processing_system7_0_0_synth_1]
set_property needs_refresh false [get_runs system_rising_0_0_synth_1]
set_property needs_refresh false [get_runs system_c_counter_binary_0_0_synth_1]
set_property needs_refresh false [get_runs system_high_threshold_0_0_synth_1]
set_property needs_refresh false [get_runs system_low_threshold_0_0_synth_1]
set_property needs_refresh false [get_runs system_util_vector_logic_0_2_synth_1]
set_property needs_refresh false [get_runs system_util_vector_logic_0_1_synth_1]
set_property needs_refresh false [get_runs system_util_vector_logic_0_0_synth_1]
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs system_signal_split_0_0_synth_1]
set_property needs_refresh false [get_runs system_axis_red_pitaya_adc_0_0_synth_1]
set_property needs_refresh false [get_runs system_axi_gpio_0_0_synth_1]
set_property needs_refresh false [get_runs system_util_ds_buf_2_0_synth_1]
set_property needs_refresh false [get_runs system_util_ds_buf_1_0_synth_1]
set_property needs_refresh false [get_runs system_rst_ps7_0_125M_0_synth_1]
set_property needs_refresh false [get_runs system_processing_system7_0_0_synth_1]
set_property needs_refresh false [get_runs system_rising_0_0_synth_1]
set_property needs_refresh false [get_runs system_c_counter_binary_0_0_synth_1]
set_property needs_refresh false [get_runs system_high_threshold_0_0_synth_1]
set_property needs_refresh false [get_runs system_low_threshold_0_0_synth_1]
set_property needs_refresh false [get_runs system_util_vector_logic_0_2_synth_1]
set_property needs_refresh false [get_runs system_util_vector_logic_0_1_synth_1]
set_property needs_refresh false [get_runs system_util_vector_logic_0_0_synth_1]
create_bd_cell -type module -reference trigger_mossbauer trigger_mossbauer_0
undo
create_bd_cell -type module -reference trigger_mossbauer trigger_mossbauer_0
connect_bd_net [get_bd_pins trigger_mossbauer_0/clk] [get_bd_pins axis_red_pitaya_adc_0/adc_clk]
connect_bd_net [get_bd_pins trigger_mossbauer_0/trigger] [get_bd_pins low_threshold_0/vgl]
connect_bd_net [get_bd_pins trigger_mossbauer_0/enable] [get_bd_pins led_concat/In5]
copy_bd_objs /  [get_bd_cells {trigger_mossbauer_0}]
connect_bd_net [get_bd_pins high_threshold_0/vlh] [get_bd_pins trigger_mossbauer_1/clk]
undo
connect_bd_net [get_bd_pins trigger_mossbauer_1/clk] [get_bd_pins axis_red_pitaya_adc_0/adc_clk]
connect_bd_net [get_bd_pins trigger_mossbauer_1/trigger] [get_bd_pins high_threshold_0/vlh]
connect_bd_net [get_bd_pins trigger_mossbauer_1/enable] [get_bd_pins led_concat/In6]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/new/skim_trigger.v] -no_script -reset -force -quiet
remove_files  /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/new/skim_trigger.v
delete_bd_objs [get_bd_nets xlconstant_1_dout]
connect_bd_net [get_bd_ports exp_n_tri_io] [get_bd_pins xlconstant_1/dout]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
delete_bd_objs [get_bd_nets trigger_mossbauer_1_enable] [get_bd_cells trigger_mossbauer_1]
delete_bd_objs [get_bd_nets trigger_mossbauer_0_enable] [get_bd_cells trigger_mossbauer_0]
update_compile_order -fileset sources_1
create_bd_cell -type module -reference trigger_mossbauer trigger_mossbauer_0
delete_bd_objs [get_bd_cells trigger_mossbauer_0]
create_bd_cell -type module -reference rising_trigger rising_trigger_0
delete_bd_objs [get_bd_cells rising_trigger_0]
update_module_reference {system_trigger_mossbauer_0_1 system_trigger_mossbauer_0_2 system_trigger_mossbauer_0_3}
create_bd_cell -type module -reference trigger_mossbauer trigger_mossbauer_0
connect_bd_net [get_bd_pins trigger_mossbauer_0/clk] [get_bd_pins axis_red_pitaya_adc_0/adc_clk]
connect_bd_net [get_bd_pins trigger_mossbauer_0/trigger] [get_bd_pins low_threshold_0/vgl]
connect_bd_net [get_bd_pins trigger_mossbauer_0/mask] [get_bd_pins rising_0/rising]
connect_bd_net [get_bd_pins trigger_mossbauer_0/enable] [get_bd_pins led_concat/In5]
create_bd_cell -type module -reference trigger_mossbauer trigger_mossbauer_1
connect_bd_net [get_bd_pins trigger_mossbauer_1/clk] [get_bd_pins axis_red_pitaya_adc_0/adc_clk]
connect_bd_net [get_bd_pins trigger_mossbauer_1/trigger] [get_bd_pins high_threshold_0/vlh]
connect_bd_net [get_bd_pins trigger_mossbauer_1/mask] [get_bd_pins rising_0/falling]
connect_bd_net [get_bd_pins trigger_mossbauer_1/enable] [get_bd_pins led_concat/In6]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
set_property CONFIG.DURATION 3125000 [get_bd_cells /trigger_mossbauer_0]
set_property CONFIG.DURATION 3125000 [get_bd_cells /trigger_mossbauer_1]
save_bd_design
reset_run synth_1
reset_run system_trigger_mossbauer_1_0_synth_1
reset_run system_trigger_mossbauer_0_4_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property CONFIG.DIN_TO 20 [get_bd_cells /SlowClock]
set_property CONFIG.DIN_FROM 20 [get_bd_cells /SlowClock]
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1
endgroup
set_property CONFIG.NUM_PORTS 8 [get_bd_cells /xlconcat_1]
set_property location {7 2410 -536} [get_bd_cells xlconcat_1]
set_property location {7 2424 -505} [get_bd_cells xlconcat_1]
set_property location {7 2418 -504} [get_bd_cells xlconcat_1]
set_property location {7 2417 -184} [get_bd_cells led_concat]
connect_bd_net [get_bd_pins xlconcat_1/In0] [get_bd_pins trigger_mossbauer_1/enable]
connect_bd_net [get_bd_pins xlconcat_1/In1] [get_bd_pins trigger_mossbauer_0/enable]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
set_property CONFIG.DURATION {} [get_bd_cells /trigger_mossbauer_0]
set_property CONFIG.DURATION 1000000 [get_bd_cells /trigger_mossbauer_0]
set_property CONFIG.DURATION 1000000 [get_bd_cells /trigger_mossbauer_1]
save_bd_design
reset_run synth_1
reset_run system_trigger_mossbauer_1_0_synth_1
reset_run system_trigger_mossbauer_0_4_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
reset_run system_trigger_mossbauer_1_0_synth_1
reset_run system_trigger_mossbauer_0_4_synth_1
update_module_reference {system_trigger_mossbauer_0_4 system_trigger_mossbauer_1_0}
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
set_property CONFIG.DURATION 31250000 [get_bd_cells /trigger_mossbauer_0]
set_property CONFIG.DURATION 31250000 [get_bd_cells /trigger_mossbauer_1]
save_bd_design
reset_run synth_1
reset_run system_trigger_mossbauer_1_0_synth_1
reset_run system_trigger_mossbauer_0_4_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
connect_bd_net [get_bd_ports exp_p_tri_io] [get_bd_pins xlconcat_1/dout]
set_property location {2608 -507} [get_bd_ports exp_p_tri_io]
set_property location {2612 -498} [get_bd_ports exp_p_tri_io]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
update_module_reference {system_trigger_mossbauer_0_4 system_trigger_mossbauer_1_0}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property CONFIG.CONST_VAL 3500 [get_bd_cells /high_threshold]
set_property CONFIG.CONST_VAL 800 [get_bd_cells /low_threshold]
update_module_reference {system_trigger_mossbauer_0_4 system_trigger_mossbauer_1_0}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
delete_bd_objs [get_bd_nets xlconcat_0_dout]
set_property CONFIG.C_ALL_INPUTS 0 [get_bd_cells /axi_gpio_0]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_i] [get_bd_pins axi_gpio_0/gpio_io_o]
update_module_reference {system_trigger_mossbauer_0_4 system_trigger_mossbauer_1_0}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_2
endgroup
set_property location {5 1352 83} [get_bd_cells xlconstant_2]
connect_bd_net [get_bd_pins xlconstant_2/dout] [get_bd_pins trigger_mossbauer_1/DURATION]
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {32} CONFIG.CONST_VAL {31250000}] [get_bd_cells xlconstant_2]
endgroup
delete_bd_objs [get_bd_nets xlconstant_2_dout1] [get_bd_cells xlconstant_2]
connect_bd_net [get_bd_pins trigger_mossbauer_1/DURATION] [get_bd_pins axi_gpio_0/gpio_io_o]
connect_bd_net [get_bd_pins trigger_mossbauer_0/DURATION] [get_bd_pins axi_gpio_0/gpio_io_o]
save_bd_design
reset_run synth_1
reset_run system_axi_gpio_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_2
endgroup
set_property CONFIG.CONST_WIDTH 32 [get_bd_cells /xlconstant_2]
set_property CONFIG.CONST_VAL 31250000 [get_bd_cells /xlconstant_2]
update_module_reference {system_trigger_mossbauer_0_4 system_trigger_mossbauer_1_0}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
connect_bd_net [get_bd_ports dac_pwm_o] [get_bd_pins xlconcat_0/dout]
undo
connect_bd_net [get_bd_ports dac_pwm_o] [get_bd_pins xlconcat_0/dout]
undo
connect_bd_net [get_bd_ports dac_pwm_o] [get_bd_pins axi_gpio_0/gpio2_io_o]
undo
connect_bd_net [get_bd_ports dac_pwm_o] [get_bd_pins xlconcat_0/dout]
undo
delete_bd_objs [get_bd_nets axi_gpio_0_gpio_io_o]
connect_bd_net [get_bd_pins trigger_mossbauer_0/DURATION] [get_bd_pins xlconstant_2/dout]
connect_bd_net [get_bd_pins trigger_mossbauer_1/DURATION] [get_bd_pins xlconstant_2/dout]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_i] [get_bd_pins axi_gpio_0/gpio_io_o]
connect_bd_net [get_bd_ports dac_pwm_o] [get_bd_pins xlconcat_0/dout]
undo
undo
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins axi_gpio_0/gpio_io_i]
undo
connect_bd_net [get_bd_ports dac_pwm_o] [get_bd_pins xlconcat_0/dout]
undo
connect_bd_net /xlconcat_0/dout /axi_gpio_0/gpio_io_o
connect_bd_net [ get_bd_pins /xlconcat_0/dout ] [get_bd_pins /axi_gpio_0/gpio_io_o ]
undo
connect_bd_net [get_bd_pins trigger_mossbauer_1/DURATION] [get_bd_pins xlconstant_2/dout]
delete_bd_objs [get_bd_nets xlconstant_0_dout] [get_bd_cells xlconcat_0]
undo
copy_bd_objs /  [get_bd_cells {xlconcat_0}]
delete_bd_objs [get_bd_nets xlconstant_0_dout] [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins xlslice_CH1/Dout] [get_bd_pins xlconcat_2/In0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins xlconcat_2/In1]
connect_bd_net [get_bd_pins xlconcat_2/dout] [get_bd_pins axi_gpio_0/gpio_io_i]
undo
undo
delete_bd_objs [get_bd_ports dac_pwm_o]
undo
undo
connect_bd_net [get_bd_pins xlslice_CH2/Dout] [get_bd_pins xlconcat_2/In0]
connect_bd_net [get_bd_pins xlconcat_2/In1] [get_bd_pins xlconstant_0/dout]
connect_bd_net [get_bd_pins xlconcat_2/dout] [get_bd_pins axi_gpio_0/gpio_io_i]
undo
undo
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property CONFIG.IN0_WIDTH 14 [get_bd_cells /xlconcat_0]
set_property CONFIG.IN1_WIDTH 18 [get_bd_cells /xlconcat_0]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins axi_gpio_0/gpio_io_i]
undo
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins axi_gpio_0/gpio_io_i]
set_property CONFIG.C_ALL_INPUTS 1 [get_bd_cells /axi_gpio_0]
connect_bd_net [get_bd_pins xlconcat_0/In0] [get_bd_pins xlslice_CH2/Dout]
delete_bd_objs [get_bd_cells xlconcat_2]
connect_bd_net [get_bd_pins xlconcat_0/In1] [get_bd_pins xlconstant_0/dout]
save_bd_design
reset_run synth_1
reset_run system_axi_gpio_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
delete_bd_objs [get_bd_nets xlslice_CH2_Dout]
connect_bd_net [get_bd_pins xlconcat_0/In0] [get_bd_pins xlslice_CH1/Dout]
reset_run impl_1
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
set_property CONFIG.CONST_VAL 400 [get_bd_cells /low_threshold]
set_property CONFIG.CONST_VAL 2000 [get_bd_cells /high_threshold]
set_property CONFIG.DIN_FROM 22 [get_bd_cells /SlowClock]
set_property CONFIG.DIN_TO 22 [get_bd_cells /SlowClock]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
update_module_reference {system_trigger_mossbauer_0_4 system_trigger_mossbauer_1_0}
set_property CONFIG.CONST_VAL 200 [get_bd_cells /low_threshold]
set_property CONFIG.CONST_VAL 1500 [get_bd_cells /high_threshold]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
set_property NAME back_skim [get_bd_cells /trigger_mossbauer_1]
set_property NAME forward_skim [get_bd_cells /trigger_mossbauer_0]
update_module_reference {system_trigger_mossbauer_0_4 system_trigger_mossbauer_1_0}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
set_property CONFIG.CONST_VAL 400 [get_bd_cells /low_threshold]
set_property CONFIG.CONST_VAL 800 [get_bd_cells /low_threshold]
set_property CONFIG.DIN_TO 21 [get_bd_cells /SlowClock]
set_property CONFIG.DIN_FROM 21 [get_bd_cells /SlowClock]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
update_module_reference {system_trigger_mossbauer_0_4 system_trigger_mossbauer_1_0}
set_property CONFIG.DIN_FROM 23 [get_bd_cells /SlowClock]
set_property CONFIG.DIN_TO 23 [get_bd_cells /SlowClock]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property CONFIG.CONST_VAL 2400 [get_bd_cells /high_threshold]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
set_property CONFIG.CONST_VAL 250000000 [get_bd_cells /xlconstant_2]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
