
Loading design for application trce from file pop_timer_pop_timers_ax2.ncd.
Design name: TinyFPGA_A2
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/Program Files/Lattice/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Sun Feb 20 11:13:52 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o POP_timer_POP_timers_AX2.twr -gui -msgset C:/Users/ShifT/GitHub/POP_timing_FPGA/promote.xml POP_timer_POP_timers_AX2.ncd POP_timer_POP_timers_AX2.prf 
Design file:     pop_timer_pop_timers_ax2.ncd
Preference file: pop_timer_pop_timers_ax2.prf
Device,speed:    LCMXO2-1200HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

32 potential circuit loops found in timing analysis.
WARNING - trce: Bypassed output clock CLKOP frequency does not match input clock for PLL/PLLInst_0. If you desire to change the PLL frequency settings, please do so by regenerating your PLL module.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)



================================================================================
Preference: FREQUENCY NET "CLKOP" 2.500000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 365.739ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/i349  (from POPtimers/freepcounter/count_15__N_139 +)
   Destination:    FF         Data in        sample_output_59  (to CLKOP +)

   Delay:              18.244ns  (36.4% logic, 63.6% route), 11 logic levels.

 Constraint Details:

     18.244ns physical path delay POPtimers/freepcounter/SLICE_293 to SLICE_349 meets
    400.000ns delay constraint less
     15.851ns skew and
      0.166ns DIN_SET requirement (totaling 383.983ns) by 365.739ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_293 to SLICE_349:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R5C11C.CLK to      R5C11C.Q0 POPtimers/freepcounter/SLICE_293 (from POPtimers/freepcounter/count_15__N_139)
ROUTE         4     2.677      R5C11C.Q0 to      R5C14A.A1 POPtimers/n1462
CTOF_DEL    ---     0.495      R5C14A.A1 to      R5C14A.F1 POPtimers/SLICE_327
ROUTE         4     4.165      R5C14A.F1 to     R10C11D.A0 POPtimers/AdjustableFreePrecession_5
C0TOFCO_DE  ---     1.023     R10C11D.A0 to    R10C11D.FCO POPtimers/SLICE_115
ROUTE         1     0.000    R10C11D.FCO to    R10C12A.FCI POPtimers/n2362
FCITOF0_DE  ---     0.585    R10C12A.FCI to     R10C12A.F0 POPtimers/SLICE_116
ROUTE         1     1.383     R10C12A.F0 to      R9C12A.A0 POPtimers/n2011
C0TOFCO_DE  ---     1.023      R9C12A.A0 to     R9C12A.FCO POPtimers/SLICE_35
ROUTE         1     0.000     R9C12A.FCO to     R9C12B.FCI POPtimers/n2201
FCITOF0_DE  ---     0.585     R9C12B.FCI to      R9C12B.F0 POPtimers/SLICE_29
ROUTE         1     1.383      R9C12B.F0 to      R8C12B.A0 POPtimers/Startopticalsample_9
C0TOFCO_DE  ---     1.023      R8C12B.A0 to     R8C12B.FCO POPtimers/SLICE_179
ROUTE         1     0.000     R8C12B.FCO to     R8C12C.FCI POPtimers/probe1/n2295
FCITOFCO_D  ---     0.162     R8C12C.FCI to     R8C12C.FCO POPtimers/SLICE_180
ROUTE         1     0.000     R8C12C.FCO to     R8C12D.FCI POPtimers/probe1/n2296
FCITOFCO_D  ---     0.162     R8C12D.FCI to     R8C12D.FCO POPtimers/SLICE_181
ROUTE         1     0.000     R8C12D.FCO to     R8C13A.FCI POPtimers/probe1/n2297
FCITOF1_DE  ---     0.643     R8C13A.FCI to      R8C13A.F1 POPtimers/SLICE_182
ROUTE         2     1.988      R8C13A.F1 to      R10C9B.D0 probestarted
CTOF_DEL    ---     0.495      R10C9B.D0 to      R10C9B.F0 SLICE_349
ROUTE         1     0.000      R10C9B.F0 to     R10C9B.DI0 sample_output_N_16 (to CLKOP)
                  --------
                   18.244   (36.4% logic, 63.6% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to POPtimers/freepcounter/SLICE_293:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI OscTenMegOut
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R7C12A.CLK CLKOP
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 slowclocks/SLICE_4
ROUTE         7     2.845      R7C12A.Q0 to      R7C2C.CLK debounce_pulse
REG_DEL     ---     0.452      R7C2C.CLK to       R7C2C.Q0 SLICE_342
ROUTE        43     3.295       R7C2C.Q0 to     R4C12A.CLK freeprecess_minus
REG_DEL     ---     0.452     R4C12A.CLK to      R4C12A.Q1 POPtimers/freepcounter/SLICE_217
ROUTE         4     2.408      R4C12A.Q1 to      R5C14A.D0 POPtimers/n1472
CTOF_DEL    ---     0.495      R5C14A.D0 to      R5C14A.F0 POPtimers/SLICE_327
ROUTE         4     1.313      R5C14A.F0 to      R5C16A.A1 POPtimers/AdjustableFreePrecession_3
C1TOFCO_DE  ---     0.889      R5C16A.A1 to     R5C16A.FCO POPtimers/freepcounter/SLICE_210
ROUTE         1     0.000     R5C16A.FCO to     R5C16B.FCI POPtimers/freepcounter/n2298
FCITOF1_DE  ---     0.643     R5C16B.FCI to      R5C16B.F1 POPtimers/freepcounter/SLICE_211
ROUTE         2     1.079      R5C16B.F1 to      R5C12C.D0 POPtimers/freepcounter/count_15_N_111_5
CTOF_DEL    ---     0.495      R5C12C.D0 to      R5C12C.F0 POPtimers/freepcounter/SLICE_383
ROUTE         2     1.033      R5C12C.F0 to     R5C11C.CLK POPtimers/freepcounter/count_15__N_139
                  --------
                   18.595   (26.7% logic, 73.3% route), 8 logic levels.

      Destination Clock Path OSCinst0 to SLICE_349:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI OscTenMegOut
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R10C9B.CLK CLKOP
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 365.815ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/i349  (from POPtimers/freepcounter/count_15__N_139 +)
   Destination:    FF         Data in        sample_output_59  (to CLKOP +)

   Delay:              18.168ns  (36.2% logic, 63.8% route), 11 logic levels.

 Constraint Details:

     18.168ns physical path delay POPtimers/freepcounter/SLICE_293 to SLICE_349 meets
    400.000ns delay constraint less
     15.851ns skew and
      0.166ns DIN_SET requirement (totaling 383.983ns) by 365.815ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_293 to SLICE_349:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R5C11C.CLK to      R5C11C.Q0 POPtimers/freepcounter/SLICE_293 (from POPtimers/freepcounter/count_15__N_139)
ROUTE         4     2.677      R5C11C.Q0 to      R5C14A.A1 POPtimers/n1462
CTOF_DEL    ---     0.495      R5C14A.A1 to      R5C14A.F1 POPtimers/SLICE_327
ROUTE         4     4.165      R5C14A.F1 to     R10C11D.A0 POPtimers/AdjustableFreePrecession_5
C0TOFCO_DE  ---     1.023     R10C11D.A0 to    R10C11D.FCO POPtimers/SLICE_115
ROUTE         1     0.000    R10C11D.FCO to    R10C12A.FCI POPtimers/n2362
FCITOF0_DE  ---     0.585    R10C12A.FCI to     R10C12A.F0 POPtimers/SLICE_116
ROUTE         1     1.383     R10C12A.F0 to      R9C12A.A0 POPtimers/n2011
C0TOFCO_DE  ---     1.023      R9C12A.A0 to     R9C12A.FCO POPtimers/SLICE_35
ROUTE         1     0.000     R9C12A.FCO to     R9C12B.FCI POPtimers/n2201
FCITOFCO_D  ---     0.162     R9C12B.FCI to     R9C12B.FCO POPtimers/SLICE_29
ROUTE         1     0.000     R9C12B.FCO to     R9C12C.FCI POPtimers/n2202
FCITOFCO_D  ---     0.162     R9C12C.FCI to     R9C12C.FCO POPtimers/SLICE_26
ROUTE         1     0.000     R9C12C.FCO to     R9C12D.FCI POPtimers/n2203
FCITOF1_DE  ---     0.643     R9C12D.FCI to      R9C12D.F1 POPtimers/SLICE_79
ROUTE         1     1.383      R9C12D.F1 to      R8C12D.A1 POPtimers/Startopticalsample_14
C1TOFCO_DE  ---     0.889      R8C12D.A1 to     R8C12D.FCO POPtimers/SLICE_181
ROUTE         1     0.000     R8C12D.FCO to     R8C13A.FCI POPtimers/probe1/n2297
FCITOF1_DE  ---     0.643     R8C13A.FCI to      R8C13A.F1 POPtimers/SLICE_182
ROUTE         2     1.988      R8C13A.F1 to      R10C9B.D0 probestarted
CTOF_DEL    ---     0.495      R10C9B.D0 to      R10C9B.F0 SLICE_349
ROUTE         1     0.000      R10C9B.F0 to     R10C9B.DI0 sample_output_N_16 (to CLKOP)
                  --------
                   18.168   (36.2% logic, 63.8% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to POPtimers/freepcounter/SLICE_293:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI OscTenMegOut
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R7C12A.CLK CLKOP
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 slowclocks/SLICE_4
ROUTE         7     2.845      R7C12A.Q0 to      R7C2C.CLK debounce_pulse
REG_DEL     ---     0.452      R7C2C.CLK to       R7C2C.Q0 SLICE_342
ROUTE        43     3.295       R7C2C.Q0 to     R4C12A.CLK freeprecess_minus
REG_DEL     ---     0.452     R4C12A.CLK to      R4C12A.Q1 POPtimers/freepcounter/SLICE_217
ROUTE         4     2.408      R4C12A.Q1 to      R5C14A.D0 POPtimers/n1472
CTOF_DEL    ---     0.495      R5C14A.D0 to      R5C14A.F0 POPtimers/SLICE_327
ROUTE         4     1.313      R5C14A.F0 to      R5C16A.A1 POPtimers/AdjustableFreePrecession_3
C1TOFCO_DE  ---     0.889      R5C16A.A1 to     R5C16A.FCO POPtimers/freepcounter/SLICE_210
ROUTE         1     0.000     R5C16A.FCO to     R5C16B.FCI POPtimers/freepcounter/n2298
FCITOF1_DE  ---     0.643     R5C16B.FCI to      R5C16B.F1 POPtimers/freepcounter/SLICE_211
ROUTE         2     1.079      R5C16B.F1 to      R5C12C.D0 POPtimers/freepcounter/count_15_N_111_5
CTOF_DEL    ---     0.495      R5C12C.D0 to      R5C12C.F0 POPtimers/freepcounter/SLICE_383
ROUTE         2     1.033      R5C12C.F0 to     R5C11C.CLK POPtimers/freepcounter/count_15__N_139
                  --------
                   18.595   (26.7% logic, 73.3% route), 8 logic levels.

      Destination Clock Path OSCinst0 to SLICE_349:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI OscTenMegOut
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R10C9B.CLK CLKOP
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 365.815ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/i349  (from POPtimers/freepcounter/count_15__N_139 +)
   Destination:    FF         Data in        sample_output_59  (to CLKOP +)

   Delay:              18.168ns  (36.2% logic, 63.8% route), 11 logic levels.

 Constraint Details:

     18.168ns physical path delay POPtimers/freepcounter/SLICE_293 to SLICE_349 meets
    400.000ns delay constraint less
     15.851ns skew and
      0.166ns DIN_SET requirement (totaling 383.983ns) by 365.815ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_293 to SLICE_349:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R5C11C.CLK to      R5C11C.Q0 POPtimers/freepcounter/SLICE_293 (from POPtimers/freepcounter/count_15__N_139)
ROUTE         4     2.677      R5C11C.Q0 to      R5C14A.A1 POPtimers/n1462
CTOF_DEL    ---     0.495      R5C14A.A1 to      R5C14A.F1 POPtimers/SLICE_327
ROUTE         4     4.165      R5C14A.F1 to     R10C11D.A0 POPtimers/AdjustableFreePrecession_5
C0TOFCO_DE  ---     1.023     R10C11D.A0 to    R10C11D.FCO POPtimers/SLICE_115
ROUTE         1     0.000    R10C11D.FCO to    R10C12A.FCI POPtimers/n2362
FCITOF0_DE  ---     0.585    R10C12A.FCI to     R10C12A.F0 POPtimers/SLICE_116
ROUTE         1     1.383     R10C12A.F0 to      R9C12A.A0 POPtimers/n2011
C0TOFCO_DE  ---     1.023      R9C12A.A0 to     R9C12A.FCO POPtimers/SLICE_35
ROUTE         1     0.000     R9C12A.FCO to     R9C12B.FCI POPtimers/n2201
FCITOFCO_D  ---     0.162     R9C12B.FCI to     R9C12B.FCO POPtimers/SLICE_29
ROUTE         1     0.000     R9C12B.FCO to     R9C12C.FCI POPtimers/n2202
FCITOF1_DE  ---     0.643     R9C12C.FCI to      R9C12C.F1 POPtimers/SLICE_26
ROUTE         1     1.383      R9C12C.F1 to      R8C12C.A1 POPtimers/Startopticalsample_12
C1TOFCO_DE  ---     0.889      R8C12C.A1 to     R8C12C.FCO POPtimers/SLICE_180
ROUTE         1     0.000     R8C12C.FCO to     R8C12D.FCI POPtimers/probe1/n2296
FCITOFCO_D  ---     0.162     R8C12D.FCI to     R8C12D.FCO POPtimers/SLICE_181
ROUTE         1     0.000     R8C12D.FCO to     R8C13A.FCI POPtimers/probe1/n2297
FCITOF1_DE  ---     0.643     R8C13A.FCI to      R8C13A.F1 POPtimers/SLICE_182
ROUTE         2     1.988      R8C13A.F1 to      R10C9B.D0 probestarted
CTOF_DEL    ---     0.495      R10C9B.D0 to      R10C9B.F0 SLICE_349
ROUTE         1     0.000      R10C9B.F0 to     R10C9B.DI0 sample_output_N_16 (to CLKOP)
                  --------
                   18.168   (36.2% logic, 63.8% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to POPtimers/freepcounter/SLICE_293:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI OscTenMegOut
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R7C12A.CLK CLKOP
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 slowclocks/SLICE_4
ROUTE         7     2.845      R7C12A.Q0 to      R7C2C.CLK debounce_pulse
REG_DEL     ---     0.452      R7C2C.CLK to       R7C2C.Q0 SLICE_342
ROUTE        43     3.295       R7C2C.Q0 to     R4C12A.CLK freeprecess_minus
REG_DEL     ---     0.452     R4C12A.CLK to      R4C12A.Q1 POPtimers/freepcounter/SLICE_217
ROUTE         4     2.408      R4C12A.Q1 to      R5C14A.D0 POPtimers/n1472
CTOF_DEL    ---     0.495      R5C14A.D0 to      R5C14A.F0 POPtimers/SLICE_327
ROUTE         4     1.313      R5C14A.F0 to      R5C16A.A1 POPtimers/AdjustableFreePrecession_3
C1TOFCO_DE  ---     0.889      R5C16A.A1 to     R5C16A.FCO POPtimers/freepcounter/SLICE_210
ROUTE         1     0.000     R5C16A.FCO to     R5C16B.FCI POPtimers/freepcounter/n2298
FCITOF1_DE  ---     0.643     R5C16B.FCI to      R5C16B.F1 POPtimers/freepcounter/SLICE_211
ROUTE         2     1.079      R5C16B.F1 to      R5C12C.D0 POPtimers/freepcounter/count_15_N_111_5
CTOF_DEL    ---     0.495      R5C12C.D0 to      R5C12C.F0 POPtimers/freepcounter/SLICE_383
ROUTE         2     1.033      R5C12C.F0 to     R5C11C.CLK POPtimers/freepcounter/count_15__N_139
                  --------
                   18.595   (26.7% logic, 73.3% route), 8 logic levels.

      Destination Clock Path OSCinst0 to SLICE_349:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI OscTenMegOut
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R10C9B.CLK CLKOP
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 365.815ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/i349  (from POPtimers/freepcounter/count_15__N_139 +)
   Destination:    FF         Data in        sample_output_59  (to CLKOP +)

   Delay:              18.168ns  (36.2% logic, 63.8% route), 11 logic levels.

 Constraint Details:

     18.168ns physical path delay POPtimers/freepcounter/SLICE_293 to SLICE_349 meets
    400.000ns delay constraint less
     15.851ns skew and
      0.166ns DIN_SET requirement (totaling 383.983ns) by 365.815ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_293 to SLICE_349:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R5C11C.CLK to      R5C11C.Q0 POPtimers/freepcounter/SLICE_293 (from POPtimers/freepcounter/count_15__N_139)
ROUTE         4     2.677      R5C11C.Q0 to      R5C14A.A1 POPtimers/n1462
CTOF_DEL    ---     0.495      R5C14A.A1 to      R5C14A.F1 POPtimers/SLICE_327
ROUTE         4     4.165      R5C14A.F1 to     R10C11D.A0 POPtimers/AdjustableFreePrecession_5
C0TOFCO_DE  ---     1.023     R10C11D.A0 to    R10C11D.FCO POPtimers/SLICE_115
ROUTE         1     0.000    R10C11D.FCO to    R10C12A.FCI POPtimers/n2362
FCITOF1_DE  ---     0.643    R10C12A.FCI to     R10C12A.F1 POPtimers/SLICE_116
ROUTE         1     1.383     R10C12A.F1 to      R9C12A.A1 POPtimers/n2012
C1TOFCO_DE  ---     0.889      R9C12A.A1 to     R9C12A.FCO POPtimers/SLICE_35
ROUTE         1     0.000     R9C12A.FCO to     R9C12B.FCI POPtimers/n2201
FCITOF0_DE  ---     0.585     R9C12B.FCI to      R9C12B.F0 POPtimers/SLICE_29
ROUTE         1     1.383      R9C12B.F0 to      R8C12B.A0 POPtimers/Startopticalsample_9
C0TOFCO_DE  ---     1.023      R8C12B.A0 to     R8C12B.FCO POPtimers/SLICE_179
ROUTE         1     0.000     R8C12B.FCO to     R8C12C.FCI POPtimers/probe1/n2295
FCITOFCO_D  ---     0.162     R8C12C.FCI to     R8C12C.FCO POPtimers/SLICE_180
ROUTE         1     0.000     R8C12C.FCO to     R8C12D.FCI POPtimers/probe1/n2296
FCITOFCO_D  ---     0.162     R8C12D.FCI to     R8C12D.FCO POPtimers/SLICE_181
ROUTE         1     0.000     R8C12D.FCO to     R8C13A.FCI POPtimers/probe1/n2297
FCITOF1_DE  ---     0.643     R8C13A.FCI to      R8C13A.F1 POPtimers/SLICE_182
ROUTE         2     1.988      R8C13A.F1 to      R10C9B.D0 probestarted
CTOF_DEL    ---     0.495      R10C9B.D0 to      R10C9B.F0 SLICE_349
ROUTE         1     0.000      R10C9B.F0 to     R10C9B.DI0 sample_output_N_16 (to CLKOP)
                  --------
                   18.168   (36.2% logic, 63.8% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to POPtimers/freepcounter/SLICE_293:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI OscTenMegOut
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R7C12A.CLK CLKOP
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 slowclocks/SLICE_4
ROUTE         7     2.845      R7C12A.Q0 to      R7C2C.CLK debounce_pulse
REG_DEL     ---     0.452      R7C2C.CLK to       R7C2C.Q0 SLICE_342
ROUTE        43     3.295       R7C2C.Q0 to     R4C12A.CLK freeprecess_minus
REG_DEL     ---     0.452     R4C12A.CLK to      R4C12A.Q1 POPtimers/freepcounter/SLICE_217
ROUTE         4     2.408      R4C12A.Q1 to      R5C14A.D0 POPtimers/n1472
CTOF_DEL    ---     0.495      R5C14A.D0 to      R5C14A.F0 POPtimers/SLICE_327
ROUTE         4     1.313      R5C14A.F0 to      R5C16A.A1 POPtimers/AdjustableFreePrecession_3
C1TOFCO_DE  ---     0.889      R5C16A.A1 to     R5C16A.FCO POPtimers/freepcounter/SLICE_210
ROUTE         1     0.000     R5C16A.FCO to     R5C16B.FCI POPtimers/freepcounter/n2298
FCITOF1_DE  ---     0.643     R5C16B.FCI to      R5C16B.F1 POPtimers/freepcounter/SLICE_211
ROUTE         2     1.079      R5C16B.F1 to      R5C12C.D0 POPtimers/freepcounter/count_15_N_111_5
CTOF_DEL    ---     0.495      R5C12C.D0 to      R5C12C.F0 POPtimers/freepcounter/SLICE_383
ROUTE         2     1.033      R5C12C.F0 to     R5C11C.CLK POPtimers/freepcounter/count_15__N_139
                  --------
                   18.595   (26.7% logic, 73.3% route), 8 logic levels.

      Destination Clock Path OSCinst0 to SLICE_349:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI OscTenMegOut
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R10C9B.CLK CLKOP
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 365.815ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/i349  (from POPtimers/freepcounter/count_15__N_139 +)
   Destination:    FF         Data in        sample_output_59  (to CLKOP +)

   Delay:              18.168ns  (36.2% logic, 63.8% route), 11 logic levels.

 Constraint Details:

     18.168ns physical path delay POPtimers/freepcounter/SLICE_293 to SLICE_349 meets
    400.000ns delay constraint less
     15.851ns skew and
      0.166ns DIN_SET requirement (totaling 383.983ns) by 365.815ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_293 to SLICE_349:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R5C11C.CLK to      R5C11C.Q0 POPtimers/freepcounter/SLICE_293 (from POPtimers/freepcounter/count_15__N_139)
ROUTE         4     2.677      R5C11C.Q0 to      R5C14A.A1 POPtimers/n1462
CTOF_DEL    ---     0.495      R5C14A.A1 to      R5C14A.F1 POPtimers/SLICE_327
ROUTE         4     4.165      R5C14A.F1 to     R10C11D.A0 POPtimers/AdjustableFreePrecession_5
C0TOFCO_DE  ---     1.023     R10C11D.A0 to    R10C11D.FCO POPtimers/SLICE_115
ROUTE         1     0.000    R10C11D.FCO to    R10C12A.FCI POPtimers/n2362
FCITOF0_DE  ---     0.585    R10C12A.FCI to     R10C12A.F0 POPtimers/SLICE_116
ROUTE         1     1.383     R10C12A.F0 to      R9C12A.A0 POPtimers/n2011
C0TOFCO_DE  ---     1.023      R9C12A.A0 to     R9C12A.FCO POPtimers/SLICE_35
ROUTE         1     0.000     R9C12A.FCO to     R9C12B.FCI POPtimers/n2201
FCITOF1_DE  ---     0.643     R9C12B.FCI to      R9C12B.F1 POPtimers/SLICE_29
ROUTE         1     1.383      R9C12B.F1 to      R8C12B.A1 POPtimers/Startopticalsample_10
C1TOFCO_DE  ---     0.889      R8C12B.A1 to     R8C12B.FCO POPtimers/SLICE_179
ROUTE         1     0.000     R8C12B.FCO to     R8C12C.FCI POPtimers/probe1/n2295
FCITOFCO_D  ---     0.162     R8C12C.FCI to     R8C12C.FCO POPtimers/SLICE_180
ROUTE         1     0.000     R8C12C.FCO to     R8C12D.FCI POPtimers/probe1/n2296
FCITOFCO_D  ---     0.162     R8C12D.FCI to     R8C12D.FCO POPtimers/SLICE_181
ROUTE         1     0.000     R8C12D.FCO to     R8C13A.FCI POPtimers/probe1/n2297
FCITOF1_DE  ---     0.643     R8C13A.FCI to      R8C13A.F1 POPtimers/SLICE_182
ROUTE         2     1.988      R8C13A.F1 to      R10C9B.D0 probestarted
CTOF_DEL    ---     0.495      R10C9B.D0 to      R10C9B.F0 SLICE_349
ROUTE         1     0.000      R10C9B.F0 to     R10C9B.DI0 sample_output_N_16 (to CLKOP)
                  --------
                   18.168   (36.2% logic, 63.8% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to POPtimers/freepcounter/SLICE_293:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI OscTenMegOut
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R7C12A.CLK CLKOP
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 slowclocks/SLICE_4
ROUTE         7     2.845      R7C12A.Q0 to      R7C2C.CLK debounce_pulse
REG_DEL     ---     0.452      R7C2C.CLK to       R7C2C.Q0 SLICE_342
ROUTE        43     3.295       R7C2C.Q0 to     R4C12A.CLK freeprecess_minus
REG_DEL     ---     0.452     R4C12A.CLK to      R4C12A.Q1 POPtimers/freepcounter/SLICE_217
ROUTE         4     2.408      R4C12A.Q1 to      R5C14A.D0 POPtimers/n1472
CTOF_DEL    ---     0.495      R5C14A.D0 to      R5C14A.F0 POPtimers/SLICE_327
ROUTE         4     1.313      R5C14A.F0 to      R5C16A.A1 POPtimers/AdjustableFreePrecession_3
C1TOFCO_DE  ---     0.889      R5C16A.A1 to     R5C16A.FCO POPtimers/freepcounter/SLICE_210
ROUTE         1     0.000     R5C16A.FCO to     R5C16B.FCI POPtimers/freepcounter/n2298
FCITOF1_DE  ---     0.643     R5C16B.FCI to      R5C16B.F1 POPtimers/freepcounter/SLICE_211
ROUTE         2     1.079      R5C16B.F1 to      R5C12C.D0 POPtimers/freepcounter/count_15_N_111_5
CTOF_DEL    ---     0.495      R5C12C.D0 to      R5C12C.F0 POPtimers/freepcounter/SLICE_383
ROUTE         2     1.033      R5C12C.F0 to     R5C11C.CLK POPtimers/freepcounter/count_15__N_139
                  --------
                   18.595   (26.7% logic, 73.3% route), 8 logic levels.

      Destination Clock Path OSCinst0 to SLICE_349:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI OscTenMegOut
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R10C9B.CLK CLKOP
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 365.891ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/i349  (from POPtimers/freepcounter/count_15__N_139 +)
   Destination:    FF         Data in        sample_output_59  (to CLKOP +)

   Delay:              18.092ns  (35.9% logic, 64.1% route), 11 logic levels.

 Constraint Details:

     18.092ns physical path delay POPtimers/freepcounter/SLICE_293 to SLICE_349 meets
    400.000ns delay constraint less
     15.851ns skew and
      0.166ns DIN_SET requirement (totaling 383.983ns) by 365.891ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_293 to SLICE_349:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R5C11C.CLK to      R5C11C.Q0 POPtimers/freepcounter/SLICE_293 (from POPtimers/freepcounter/count_15__N_139)
ROUTE         4     2.677      R5C11C.Q0 to      R5C14A.A1 POPtimers/n1462
CTOF_DEL    ---     0.495      R5C14A.A1 to      R5C14A.F1 POPtimers/SLICE_327
ROUTE         4     4.165      R5C14A.F1 to     R10C11D.A0 POPtimers/AdjustableFreePrecession_5
C0TOFCO_DE  ---     1.023     R10C11D.A0 to    R10C11D.FCO POPtimers/SLICE_115
ROUTE         1     0.000    R10C11D.FCO to    R10C12A.FCI POPtimers/n2362
FCITOF1_DE  ---     0.643    R10C12A.FCI to     R10C12A.F1 POPtimers/SLICE_116
ROUTE         1     1.383     R10C12A.F1 to      R9C12A.A1 POPtimers/n2012
C1TOFCO_DE  ---     0.889      R9C12A.A1 to     R9C12A.FCO POPtimers/SLICE_35
ROUTE         1     0.000     R9C12A.FCO to     R9C12B.FCI POPtimers/n2201
FCITOF1_DE  ---     0.643     R9C12B.FCI to      R9C12B.F1 POPtimers/SLICE_29
ROUTE         1     1.383      R9C12B.F1 to      R8C12B.A1 POPtimers/Startopticalsample_10
C1TOFCO_DE  ---     0.889      R8C12B.A1 to     R8C12B.FCO POPtimers/SLICE_179
ROUTE         1     0.000     R8C12B.FCO to     R8C12C.FCI POPtimers/probe1/n2295
FCITOFCO_D  ---     0.162     R8C12C.FCI to     R8C12C.FCO POPtimers/SLICE_180
ROUTE         1     0.000     R8C12C.FCO to     R8C12D.FCI POPtimers/probe1/n2296
FCITOFCO_D  ---     0.162     R8C12D.FCI to     R8C12D.FCO POPtimers/SLICE_181
ROUTE         1     0.000     R8C12D.FCO to     R8C13A.FCI POPtimers/probe1/n2297
FCITOF1_DE  ---     0.643     R8C13A.FCI to      R8C13A.F1 POPtimers/SLICE_182
ROUTE         2     1.988      R8C13A.F1 to      R10C9B.D0 probestarted
CTOF_DEL    ---     0.495      R10C9B.D0 to      R10C9B.F0 SLICE_349
ROUTE         1     0.000      R10C9B.F0 to     R10C9B.DI0 sample_output_N_16 (to CLKOP)
                  --------
                   18.092   (35.9% logic, 64.1% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to POPtimers/freepcounter/SLICE_293:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI OscTenMegOut
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R7C12A.CLK CLKOP
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 slowclocks/SLICE_4
ROUTE         7     2.845      R7C12A.Q0 to      R7C2C.CLK debounce_pulse
REG_DEL     ---     0.452      R7C2C.CLK to       R7C2C.Q0 SLICE_342
ROUTE        43     3.295       R7C2C.Q0 to     R4C12A.CLK freeprecess_minus
REG_DEL     ---     0.452     R4C12A.CLK to      R4C12A.Q1 POPtimers/freepcounter/SLICE_217
ROUTE         4     2.408      R4C12A.Q1 to      R5C14A.D0 POPtimers/n1472
CTOF_DEL    ---     0.495      R5C14A.D0 to      R5C14A.F0 POPtimers/SLICE_327
ROUTE         4     1.313      R5C14A.F0 to      R5C16A.A1 POPtimers/AdjustableFreePrecession_3
C1TOFCO_DE  ---     0.889      R5C16A.A1 to     R5C16A.FCO POPtimers/freepcounter/SLICE_210
ROUTE         1     0.000     R5C16A.FCO to     R5C16B.FCI POPtimers/freepcounter/n2298
FCITOF1_DE  ---     0.643     R5C16B.FCI to      R5C16B.F1 POPtimers/freepcounter/SLICE_211
ROUTE         2     1.079      R5C16B.F1 to      R5C12C.D0 POPtimers/freepcounter/count_15_N_111_5
CTOF_DEL    ---     0.495      R5C12C.D0 to      R5C12C.F0 POPtimers/freepcounter/SLICE_383
ROUTE         2     1.033      R5C12C.F0 to     R5C11C.CLK POPtimers/freepcounter/count_15__N_139
                  --------
                   18.595   (26.7% logic, 73.3% route), 8 logic levels.

      Destination Clock Path OSCinst0 to SLICE_349:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI OscTenMegOut
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R10C9B.CLK CLKOP
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 365.891ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/i349  (from POPtimers/freepcounter/count_15__N_139 +)
   Destination:    FF         Data in        sample_output_59  (to CLKOP +)

   Delay:              18.092ns  (35.9% logic, 64.1% route), 11 logic levels.

 Constraint Details:

     18.092ns physical path delay POPtimers/freepcounter/SLICE_293 to SLICE_349 meets
    400.000ns delay constraint less
     15.851ns skew and
      0.166ns DIN_SET requirement (totaling 383.983ns) by 365.891ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_293 to SLICE_349:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R5C11C.CLK to      R5C11C.Q0 POPtimers/freepcounter/SLICE_293 (from POPtimers/freepcounter/count_15__N_139)
ROUTE         4     2.677      R5C11C.Q0 to      R5C14A.A1 POPtimers/n1462
CTOF_DEL    ---     0.495      R5C14A.A1 to      R5C14A.F1 POPtimers/SLICE_327
ROUTE         4     4.165      R5C14A.F1 to     R10C11D.A0 POPtimers/AdjustableFreePrecession_5
C0TOFCO_DE  ---     1.023     R10C11D.A0 to    R10C11D.FCO POPtimers/SLICE_115
ROUTE         1     0.000    R10C11D.FCO to    R10C12A.FCI POPtimers/n2362
FCITOFCO_D  ---     0.162    R10C12A.FCI to    R10C12A.FCO POPtimers/SLICE_116
ROUTE         1     0.000    R10C12A.FCO to    R10C12B.FCI POPtimers/n2363
FCITOFCO_D  ---     0.162    R10C12B.FCI to    R10C12B.FCO POPtimers/SLICE_117
ROUTE         1     0.000    R10C12B.FCO to    R10C12C.FCI POPtimers/n2364
FCITOF1_DE  ---     0.643    R10C12C.FCI to     R10C12C.F1 POPtimers/SLICE_118
ROUTE         1     1.383     R10C12C.F1 to      R9C12C.A1 POPtimers/n2016
C1TOFCO_DE  ---     0.889      R9C12C.A1 to     R9C12C.FCO POPtimers/SLICE_26
ROUTE         1     0.000     R9C12C.FCO to     R9C12D.FCI POPtimers/n2203
FCITOF1_DE  ---     0.643     R9C12D.FCI to      R9C12D.F1 POPtimers/SLICE_79
ROUTE         1     1.383      R9C12D.F1 to      R8C12D.A1 POPtimers/Startopticalsample_14
C1TOFCO_DE  ---     0.889      R8C12D.A1 to     R8C12D.FCO POPtimers/SLICE_181
ROUTE         1     0.000     R8C12D.FCO to     R8C13A.FCI POPtimers/probe1/n2297
FCITOF1_DE  ---     0.643     R8C13A.FCI to      R8C13A.F1 POPtimers/SLICE_182
ROUTE         2     1.988      R8C13A.F1 to      R10C9B.D0 probestarted
CTOF_DEL    ---     0.495      R10C9B.D0 to      R10C9B.F0 SLICE_349
ROUTE         1     0.000      R10C9B.F0 to     R10C9B.DI0 sample_output_N_16 (to CLKOP)
                  --------
                   18.092   (35.9% logic, 64.1% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to POPtimers/freepcounter/SLICE_293:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI OscTenMegOut
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R7C12A.CLK CLKOP
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 slowclocks/SLICE_4
ROUTE         7     2.845      R7C12A.Q0 to      R7C2C.CLK debounce_pulse
REG_DEL     ---     0.452      R7C2C.CLK to       R7C2C.Q0 SLICE_342
ROUTE        43     3.295       R7C2C.Q0 to     R4C12A.CLK freeprecess_minus
REG_DEL     ---     0.452     R4C12A.CLK to      R4C12A.Q1 POPtimers/freepcounter/SLICE_217
ROUTE         4     2.408      R4C12A.Q1 to      R5C14A.D0 POPtimers/n1472
CTOF_DEL    ---     0.495      R5C14A.D0 to      R5C14A.F0 POPtimers/SLICE_327
ROUTE         4     1.313      R5C14A.F0 to      R5C16A.A1 POPtimers/AdjustableFreePrecession_3
C1TOFCO_DE  ---     0.889      R5C16A.A1 to     R5C16A.FCO POPtimers/freepcounter/SLICE_210
ROUTE         1     0.000     R5C16A.FCO to     R5C16B.FCI POPtimers/freepcounter/n2298
FCITOF1_DE  ---     0.643     R5C16B.FCI to      R5C16B.F1 POPtimers/freepcounter/SLICE_211
ROUTE         2     1.079      R5C16B.F1 to      R5C12C.D0 POPtimers/freepcounter/count_15_N_111_5
CTOF_DEL    ---     0.495      R5C12C.D0 to      R5C12C.F0 POPtimers/freepcounter/SLICE_383
ROUTE         2     1.033      R5C12C.F0 to     R5C11C.CLK POPtimers/freepcounter/count_15__N_139
                  --------
                   18.595   (26.7% logic, 73.3% route), 8 logic levels.

      Destination Clock Path OSCinst0 to SLICE_349:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI OscTenMegOut
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R10C9B.CLK CLKOP
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 365.891ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/i349  (from POPtimers/freepcounter/count_15__N_139 +)
   Destination:    FF         Data in        sample_output_59  (to CLKOP +)

   Delay:              18.092ns  (35.9% logic, 64.1% route), 11 logic levels.

 Constraint Details:

     18.092ns physical path delay POPtimers/freepcounter/SLICE_293 to SLICE_349 meets
    400.000ns delay constraint less
     15.851ns skew and
      0.166ns DIN_SET requirement (totaling 383.983ns) by 365.891ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_293 to SLICE_349:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R5C11C.CLK to      R5C11C.Q0 POPtimers/freepcounter/SLICE_293 (from POPtimers/freepcounter/count_15__N_139)
ROUTE         4     2.677      R5C11C.Q0 to      R5C14A.A1 POPtimers/n1462
CTOF_DEL    ---     0.495      R5C14A.A1 to      R5C14A.F1 POPtimers/SLICE_327
ROUTE         4     4.165      R5C14A.F1 to     R10C11D.A0 POPtimers/AdjustableFreePrecession_5
C0TOFCO_DE  ---     1.023     R10C11D.A0 to    R10C11D.FCO POPtimers/SLICE_115
ROUTE         1     0.000    R10C11D.FCO to    R10C12A.FCI POPtimers/n2362
FCITOFCO_D  ---     0.162    R10C12A.FCI to    R10C12A.FCO POPtimers/SLICE_116
ROUTE         1     0.000    R10C12A.FCO to    R10C12B.FCI POPtimers/n2363
FCITOF1_DE  ---     0.643    R10C12B.FCI to     R10C12B.F1 POPtimers/SLICE_117
ROUTE         1     1.383     R10C12B.F1 to      R9C12B.A1 POPtimers/n2014
C1TOFCO_DE  ---     0.889      R9C12B.A1 to     R9C12B.FCO POPtimers/SLICE_29
ROUTE         1     0.000     R9C12B.FCO to     R9C12C.FCI POPtimers/n2202
FCITOF1_DE  ---     0.643     R9C12C.FCI to      R9C12C.F1 POPtimers/SLICE_26
ROUTE         1     1.383      R9C12C.F1 to      R8C12C.A1 POPtimers/Startopticalsample_12
C1TOFCO_DE  ---     0.889      R8C12C.A1 to     R8C12C.FCO POPtimers/SLICE_180
ROUTE         1     0.000     R8C12C.FCO to     R8C12D.FCI POPtimers/probe1/n2296
FCITOFCO_D  ---     0.162     R8C12D.FCI to     R8C12D.FCO POPtimers/SLICE_181
ROUTE         1     0.000     R8C12D.FCO to     R8C13A.FCI POPtimers/probe1/n2297
FCITOF1_DE  ---     0.643     R8C13A.FCI to      R8C13A.F1 POPtimers/SLICE_182
ROUTE         2     1.988      R8C13A.F1 to      R10C9B.D0 probestarted
CTOF_DEL    ---     0.495      R10C9B.D0 to      R10C9B.F0 SLICE_349
ROUTE         1     0.000      R10C9B.F0 to     R10C9B.DI0 sample_output_N_16 (to CLKOP)
                  --------
                   18.092   (35.9% logic, 64.1% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to POPtimers/freepcounter/SLICE_293:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI OscTenMegOut
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R7C12A.CLK CLKOP
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 slowclocks/SLICE_4
ROUTE         7     2.845      R7C12A.Q0 to      R7C2C.CLK debounce_pulse
REG_DEL     ---     0.452      R7C2C.CLK to       R7C2C.Q0 SLICE_342
ROUTE        43     3.295       R7C2C.Q0 to     R4C12A.CLK freeprecess_minus
REG_DEL     ---     0.452     R4C12A.CLK to      R4C12A.Q1 POPtimers/freepcounter/SLICE_217
ROUTE         4     2.408      R4C12A.Q1 to      R5C14A.D0 POPtimers/n1472
CTOF_DEL    ---     0.495      R5C14A.D0 to      R5C14A.F0 POPtimers/SLICE_327
ROUTE         4     1.313      R5C14A.F0 to      R5C16A.A1 POPtimers/AdjustableFreePrecession_3
C1TOFCO_DE  ---     0.889      R5C16A.A1 to     R5C16A.FCO POPtimers/freepcounter/SLICE_210
ROUTE         1     0.000     R5C16A.FCO to     R5C16B.FCI POPtimers/freepcounter/n2298
FCITOF1_DE  ---     0.643     R5C16B.FCI to      R5C16B.F1 POPtimers/freepcounter/SLICE_211
ROUTE         2     1.079      R5C16B.F1 to      R5C12C.D0 POPtimers/freepcounter/count_15_N_111_5
CTOF_DEL    ---     0.495      R5C12C.D0 to      R5C12C.F0 POPtimers/freepcounter/SLICE_383
ROUTE         2     1.033      R5C12C.F0 to     R5C11C.CLK POPtimers/freepcounter/count_15__N_139
                  --------
                   18.595   (26.7% logic, 73.3% route), 8 logic levels.

      Destination Clock Path OSCinst0 to SLICE_349:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI OscTenMegOut
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R10C9B.CLK CLKOP
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 365.891ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/i349  (from POPtimers/freepcounter/count_15__N_139 +)
   Destination:    FF         Data in        sample_output_59  (to CLKOP +)

   Delay:              18.092ns  (35.9% logic, 64.1% route), 11 logic levels.

 Constraint Details:

     18.092ns physical path delay POPtimers/freepcounter/SLICE_293 to SLICE_349 meets
    400.000ns delay constraint less
     15.851ns skew and
      0.166ns DIN_SET requirement (totaling 383.983ns) by 365.891ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_293 to SLICE_349:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R5C11C.CLK to      R5C11C.Q0 POPtimers/freepcounter/SLICE_293 (from POPtimers/freepcounter/count_15__N_139)
ROUTE         4     2.677      R5C11C.Q0 to      R5C14A.A1 POPtimers/n1462
CTOF_DEL    ---     0.495      R5C14A.A1 to      R5C14A.F1 POPtimers/SLICE_327
ROUTE         4     4.165      R5C14A.F1 to     R10C11D.A0 POPtimers/AdjustableFreePrecession_5
C0TOFCO_DE  ---     1.023     R10C11D.A0 to    R10C11D.FCO POPtimers/SLICE_115
ROUTE         1     0.000    R10C11D.FCO to    R10C12A.FCI POPtimers/n2362
FCITOF1_DE  ---     0.643    R10C12A.FCI to     R10C12A.F1 POPtimers/SLICE_116
ROUTE         1     1.383     R10C12A.F1 to      R9C12A.A1 POPtimers/n2012
C1TOFCO_DE  ---     0.889      R9C12A.A1 to     R9C12A.FCO POPtimers/SLICE_35
ROUTE         1     0.000     R9C12A.FCO to     R9C12B.FCI POPtimers/n2201
FCITOFCO_D  ---     0.162     R9C12B.FCI to     R9C12B.FCO POPtimers/SLICE_29
ROUTE         1     0.000     R9C12B.FCO to     R9C12C.FCI POPtimers/n2202
FCITOF1_DE  ---     0.643     R9C12C.FCI to      R9C12C.F1 POPtimers/SLICE_26
ROUTE         1     1.383      R9C12C.F1 to      R8C12C.A1 POPtimers/Startopticalsample_12
C1TOFCO_DE  ---     0.889      R8C12C.A1 to     R8C12C.FCO POPtimers/SLICE_180
ROUTE         1     0.000     R8C12C.FCO to     R8C12D.FCI POPtimers/probe1/n2296
FCITOFCO_D  ---     0.162     R8C12D.FCI to     R8C12D.FCO POPtimers/SLICE_181
ROUTE         1     0.000     R8C12D.FCO to     R8C13A.FCI POPtimers/probe1/n2297
FCITOF1_DE  ---     0.643     R8C13A.FCI to      R8C13A.F1 POPtimers/SLICE_182
ROUTE         2     1.988      R8C13A.F1 to      R10C9B.D0 probestarted
CTOF_DEL    ---     0.495      R10C9B.D0 to      R10C9B.F0 SLICE_349
ROUTE         1     0.000      R10C9B.F0 to     R10C9B.DI0 sample_output_N_16 (to CLKOP)
                  --------
                   18.092   (35.9% logic, 64.1% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to POPtimers/freepcounter/SLICE_293:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI OscTenMegOut
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R7C12A.CLK CLKOP
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 slowclocks/SLICE_4
ROUTE         7     2.845      R7C12A.Q0 to      R7C2C.CLK debounce_pulse
REG_DEL     ---     0.452      R7C2C.CLK to       R7C2C.Q0 SLICE_342
ROUTE        43     3.295       R7C2C.Q0 to     R4C12A.CLK freeprecess_minus
REG_DEL     ---     0.452     R4C12A.CLK to      R4C12A.Q1 POPtimers/freepcounter/SLICE_217
ROUTE         4     2.408      R4C12A.Q1 to      R5C14A.D0 POPtimers/n1472
CTOF_DEL    ---     0.495      R5C14A.D0 to      R5C14A.F0 POPtimers/SLICE_327
ROUTE         4     1.313      R5C14A.F0 to      R5C16A.A1 POPtimers/AdjustableFreePrecession_3
C1TOFCO_DE  ---     0.889      R5C16A.A1 to     R5C16A.FCO POPtimers/freepcounter/SLICE_210
ROUTE         1     0.000     R5C16A.FCO to     R5C16B.FCI POPtimers/freepcounter/n2298
FCITOF1_DE  ---     0.643     R5C16B.FCI to      R5C16B.F1 POPtimers/freepcounter/SLICE_211
ROUTE         2     1.079      R5C16B.F1 to      R5C12C.D0 POPtimers/freepcounter/count_15_N_111_5
CTOF_DEL    ---     0.495      R5C12C.D0 to      R5C12C.F0 POPtimers/freepcounter/SLICE_383
ROUTE         2     1.033      R5C12C.F0 to     R5C11C.CLK POPtimers/freepcounter/count_15__N_139
                  --------
                   18.595   (26.7% logic, 73.3% route), 8 logic levels.

      Destination Clock Path OSCinst0 to SLICE_349:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI OscTenMegOut
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R10C9B.CLK CLKOP
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 365.891ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/i349  (from POPtimers/freepcounter/count_15__N_139 +)
   Destination:    FF         Data in        sample_output_59  (to CLKOP +)

   Delay:              18.092ns  (35.9% logic, 64.1% route), 11 logic levels.

 Constraint Details:

     18.092ns physical path delay POPtimers/freepcounter/SLICE_293 to SLICE_349 meets
    400.000ns delay constraint less
     15.851ns skew and
      0.166ns DIN_SET requirement (totaling 383.983ns) by 365.891ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_293 to SLICE_349:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R5C11C.CLK to      R5C11C.Q0 POPtimers/freepcounter/SLICE_293 (from POPtimers/freepcounter/count_15__N_139)
ROUTE         4     2.677      R5C11C.Q0 to      R5C14A.A1 POPtimers/n1462
CTOF_DEL    ---     0.495      R5C14A.A1 to      R5C14A.F1 POPtimers/SLICE_327
ROUTE         4     4.165      R5C14A.F1 to     R10C11D.A0 POPtimers/AdjustableFreePrecession_5
C0TOFCO_DE  ---     1.023     R10C11D.A0 to    R10C11D.FCO POPtimers/SLICE_115
ROUTE         1     0.000    R10C11D.FCO to    R10C12A.FCI POPtimers/n2362
FCITOFCO_D  ---     0.162    R10C12A.FCI to    R10C12A.FCO POPtimers/SLICE_116
ROUTE         1     0.000    R10C12A.FCO to    R10C12B.FCI POPtimers/n2363
FCITOF1_DE  ---     0.643    R10C12B.FCI to     R10C12B.F1 POPtimers/SLICE_117
ROUTE         1     1.383     R10C12B.F1 to      R9C12B.A1 POPtimers/n2014
C1TOFCO_DE  ---     0.889      R9C12B.A1 to     R9C12B.FCO POPtimers/SLICE_29
ROUTE         1     0.000     R9C12B.FCO to     R9C12C.FCI POPtimers/n2202
FCITOFCO_D  ---     0.162     R9C12C.FCI to     R9C12C.FCO POPtimers/SLICE_26
ROUTE         1     0.000     R9C12C.FCO to     R9C12D.FCI POPtimers/n2203
FCITOF1_DE  ---     0.643     R9C12D.FCI to      R9C12D.F1 POPtimers/SLICE_79
ROUTE         1     1.383      R9C12D.F1 to      R8C12D.A1 POPtimers/Startopticalsample_14
C1TOFCO_DE  ---     0.889      R8C12D.A1 to     R8C12D.FCO POPtimers/SLICE_181
ROUTE         1     0.000     R8C12D.FCO to     R8C13A.FCI POPtimers/probe1/n2297
FCITOF1_DE  ---     0.643     R8C13A.FCI to      R8C13A.F1 POPtimers/SLICE_182
ROUTE         2     1.988      R8C13A.F1 to      R10C9B.D0 probestarted
CTOF_DEL    ---     0.495      R10C9B.D0 to      R10C9B.F0 SLICE_349
ROUTE         1     0.000      R10C9B.F0 to     R10C9B.DI0 sample_output_N_16 (to CLKOP)
                  --------
                   18.092   (35.9% logic, 64.1% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to POPtimers/freepcounter/SLICE_293:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI OscTenMegOut
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R7C12A.CLK CLKOP
REG_DEL     ---     0.452     R7C12A.CLK to      R7C12A.Q0 slowclocks/SLICE_4
ROUTE         7     2.845      R7C12A.Q0 to      R7C2C.CLK debounce_pulse
REG_DEL     ---     0.452      R7C2C.CLK to       R7C2C.Q0 SLICE_342
ROUTE        43     3.295       R7C2C.Q0 to     R4C12A.CLK freeprecess_minus
REG_DEL     ---     0.452     R4C12A.CLK to      R4C12A.Q1 POPtimers/freepcounter/SLICE_217
ROUTE         4     2.408      R4C12A.Q1 to      R5C14A.D0 POPtimers/n1472
CTOF_DEL    ---     0.495      R5C14A.D0 to      R5C14A.F0 POPtimers/SLICE_327
ROUTE         4     1.313      R5C14A.F0 to      R5C16A.A1 POPtimers/AdjustableFreePrecession_3
C1TOFCO_DE  ---     0.889      R5C16A.A1 to     R5C16A.FCO POPtimers/freepcounter/SLICE_210
ROUTE         1     0.000     R5C16A.FCO to     R5C16B.FCI POPtimers/freepcounter/n2298
FCITOF1_DE  ---     0.643     R5C16B.FCI to      R5C16B.F1 POPtimers/freepcounter/SLICE_211
ROUTE         2     1.079      R5C16B.F1 to      R5C12C.D0 POPtimers/freepcounter/count_15_N_111_5
CTOF_DEL    ---     0.495      R5C12C.D0 to      R5C12C.F0 POPtimers/freepcounter/SLICE_383
ROUTE         2     1.033      R5C12C.F0 to     R5C11C.CLK POPtimers/freepcounter/count_15__N_139
                  --------
                   18.595   (26.7% logic, 73.3% route), 8 logic levels.

      Destination Clock Path OSCinst0 to SLICE_349:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000        OSC.OSC to      LPLL.CLKI OscTenMegOut
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R10C9B.CLK CLKOP
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.

Report:   29.188MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "OscTenMegOut" 9.850000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "CLKOP" 2.500000 MHz ;    |    2.500 MHz|   29.188 MHz|  11  
                                        |             |             |
FREQUENCY NET "OscTenMegOut" 9.850000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 39 clocks:

Clock Domain: sampled_modebutton   Source: SLICE_350.Q0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: pieovertwo_minus   Source: SLICE_345.Q0   Loads: 32
   No transfer within this clock domain is found

Clock Domain: freeprecess_minus   Source: SLICE_342.Q0   Loads: 43
   No transfer within this clock domain is found

Clock Domain: debounce_pulse   Source: slowclocks/SLICE_4.Q0   Loads: 7
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_154   Source: POPtimers/piecounter/SLICE_361.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_151   Source: POPtimers/piecounter/SLICE_368.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_148   Source: POPtimers/SLICE_370.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_145   Source: POPtimers/piecounter/SLICE_363.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_142   Source: POPtimers/piecounter/SLICE_358.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_139   Source: POPtimers/piecounter/SLICE_364.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_136   Source: POPtimers/piecounter/SLICE_362.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_133   Source: POPtimers/piecounter/SLICE_365.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_130   Source: POPtimers/piecounter/SLICE_366.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_127   Source: POPtimers/piecounter/SLICE_367.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_124   Source: POPtimers/SLICE_372.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_121   Source: POPtimers/piecounter/SLICE_359.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_118   Source: POPtimers/SLICE_360.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_115   Source: POPtimers/piecounter/SLICE_371.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_112   Source: POPtimers/piecounter/SLICE_369.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_108   Source: POPtimers/SLICE_373.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_154   Source: POPtimers/SLICE_388.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_151   Source: POPtimers/freepcounter/SLICE_354.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_148   Source: POPtimers/freepcounter/SLICE_353.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_145   Source: POPtimers/freepcounter/SLICE_378.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_142   Source: POPtimers/freepcounter/SLICE_380.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_139   Source: POPtimers/freepcounter/SLICE_383.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_136   Source: POPtimers/freepcounter/SLICE_374.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_133   Source: POPtimers/freepcounter/SLICE_384.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_130   Source: POPtimers/freepcounter/SLICE_376.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_127   Source: POPtimers/freepcounter/SLICE_382.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_124   Source: POPtimers/freepcounter/SLICE_377.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_121   Source: POPtimers/freepcounter/SLICE_379.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_118   Source: POPtimers/freepcounter/SLICE_375.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_115   Source: POPtimers/freepcounter/SLICE_385.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_112   Source: POPtimers/freepcounter/SLICE_381.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_108   Source: POPtimers/freepcounter/SLICE_386.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: PLL/CLKFB_t   Source: PLL/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: OscTenMegOut   Source: OSCinst0.OSC   Loads: 1
   No transfer within this clock domain is found

Clock Domain: CLKOP   Source: PLL/PLLInst_0.CLKOP   Loads: 34
   Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;

   Data transfers from:
   Clock Domain: sampled_modebutton   Source: SLICE_350.Q0
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 2

   Clock Domain: pieovertwo_minus   Source: SLICE_345.Q0
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 32

   Clock Domain: freeprecess_minus   Source: SLICE_342.Q0
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 32

   Clock Domain: POPtimers/piecounter/count_15__N_154   Source: POPtimers/piecounter/SLICE_361.F1
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_151   Source: POPtimers/piecounter/SLICE_368.F1
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_148   Source: POPtimers/SLICE_370.F0
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_145   Source: POPtimers/piecounter/SLICE_363.F1
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_142   Source: POPtimers/piecounter/SLICE_358.F1
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_139   Source: POPtimers/piecounter/SLICE_364.F1
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_136   Source: POPtimers/piecounter/SLICE_362.F0
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_133   Source: POPtimers/piecounter/SLICE_365.F1
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_130   Source: POPtimers/piecounter/SLICE_366.F1
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_127   Source: POPtimers/piecounter/SLICE_367.F1
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_124   Source: POPtimers/SLICE_372.F1
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_121   Source: POPtimers/piecounter/SLICE_359.F0
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_118   Source: POPtimers/SLICE_360.F1
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_115   Source: POPtimers/piecounter/SLICE_371.F0
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_112   Source: POPtimers/piecounter/SLICE_369.F0
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_108   Source: POPtimers/SLICE_373.F1
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_154   Source: POPtimers/SLICE_388.F1
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_151   Source: POPtimers/freepcounter/SLICE_354.F1
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_148   Source: POPtimers/freepcounter/SLICE_353.F0
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_145   Source: POPtimers/freepcounter/SLICE_378.F1
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_142   Source: POPtimers/freepcounter/SLICE_380.F0
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_139   Source: POPtimers/freepcounter/SLICE_383.F0
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_136   Source: POPtimers/freepcounter/SLICE_374.F0
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_133   Source: POPtimers/freepcounter/SLICE_384.F1
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_130   Source: POPtimers/freepcounter/SLICE_376.F0
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_127   Source: POPtimers/freepcounter/SLICE_382.F1
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_124   Source: POPtimers/freepcounter/SLICE_377.F1
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_121   Source: POPtimers/freepcounter/SLICE_379.F1
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_118   Source: POPtimers/freepcounter/SLICE_375.F0
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_115   Source: POPtimers/freepcounter/SLICE_385.F1
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_112   Source: POPtimers/freepcounter/SLICE_381.F1
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_108   Source: POPtimers/freepcounter/SLICE_386.F1
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 25021 paths, 3 nets, and 1265 connections (72.78% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Sun Feb 20 11:13:53 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o POP_timer_POP_timers_AX2.twr -gui -msgset C:/Users/ShifT/GitHub/POP_timing_FPGA/promote.xml POP_timer_POP_timers_AX2.ncd POP_timer_POP_timers_AX2.prf 
Design file:     pop_timer_pop_timers_ax2.ncd
Preference file: pop_timer_pop_timers_ax2.prf
Device,speed:    LCMXO2-1200HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

32 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)



================================================================================
Preference: FREQUENCY NET "CLKOP" 2.500000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_141__i0  (from CLKOP +)
   Destination:    FF         Data in        slowclocks/count_141__i0  (to CLKOP +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_10 to slowclocks/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_10 to slowclocks/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C11A.CLK to      R7C11A.Q1 slowclocks/SLICE_10 (from CLKOP)
ROUTE         1     0.130      R7C11A.Q1 to      R7C11A.A1 slowclocks/n23
CTOF_DEL    ---     0.101      R7C11A.A1 to      R7C11A.F1 slowclocks/SLICE_10
ROUTE         1     0.000      R7C11A.F1 to     R7C11A.DI1 slowclocks/n120 (to CLKOP)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL/PLLInst_0 to slowclocks/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R7C11A.CLK CLKOP
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL/PLLInst_0 to slowclocks/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R7C11A.CLK CLKOP
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_141__i11  (from CLKOP +)
   Destination:    FF         Data in        slowclocks/count_141__i11  (to CLKOP +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_2 to slowclocks/SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_2 to slowclocks/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C12C.CLK to      R7C12C.Q0 slowclocks/SLICE_2 (from CLKOP)
ROUTE         1     0.130      R7C12C.Q0 to      R7C12C.A0 slowclocks/n12
CTOF_DEL    ---     0.101      R7C12C.A0 to      R7C12C.F0 slowclocks/SLICE_2
ROUTE         1     0.000      R7C12C.F0 to     R7C12C.DI0 slowclocks/n109 (to CLKOP)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL/PLLInst_0 to slowclocks/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R7C12C.CLK CLKOP
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL/PLLInst_0 to slowclocks/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R7C12C.CLK CLKOP
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_141__i5  (from CLKOP +)
   Destination:    FF         Data in        slowclocks/count_141__i5  (to CLKOP +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_5 to slowclocks/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_5 to slowclocks/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C11D.CLK to      R7C11D.Q0 slowclocks/SLICE_5 (from CLKOP)
ROUTE         1     0.130      R7C11D.Q0 to      R7C11D.A0 slowclocks/n18
CTOF_DEL    ---     0.101      R7C11D.A0 to      R7C11D.F0 slowclocks/SLICE_5
ROUTE         1     0.000      R7C11D.F0 to     R7C11D.DI0 slowclocks/n115 (to CLKOP)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL/PLLInst_0 to slowclocks/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R7C11D.CLK CLKOP
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL/PLLInst_0 to slowclocks/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R7C11D.CLK CLKOP
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_141__i1  (from CLKOP +)
   Destination:    FF         Data in        slowclocks/count_141__i1  (to CLKOP +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_7 to slowclocks/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_7 to slowclocks/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C11B.CLK to      R7C11B.Q0 slowclocks/SLICE_7 (from CLKOP)
ROUTE         1     0.130      R7C11B.Q0 to      R7C11B.A0 slowclocks/n22
CTOF_DEL    ---     0.101      R7C11B.A0 to      R7C11B.F0 slowclocks/SLICE_7
ROUTE         1     0.000      R7C11B.F0 to     R7C11B.DI0 slowclocks/n119 (to CLKOP)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL/PLLInst_0 to slowclocks/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R7C11B.CLK CLKOP
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL/PLLInst_0 to slowclocks/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R7C11B.CLK CLKOP
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_141__i20  (from CLKOP +)
   Destination:    FF         Data in        slowclocks/count_141__i20  (to CLKOP +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_9 to slowclocks/SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_9 to slowclocks/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C13C.CLK to      R7C13C.Q1 slowclocks/SLICE_9 (from CLKOP)
ROUTE         1     0.130      R7C13C.Q1 to      R7C13C.A1 slowclocks/n3
CTOF_DEL    ---     0.101      R7C13C.A1 to      R7C13C.F1 slowclocks/SLICE_9
ROUTE         1     0.000      R7C13C.F1 to     R7C13C.DI1 slowclocks/n100 (to CLKOP)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL/PLLInst_0 to slowclocks/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R7C13C.CLK CLKOP
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL/PLLInst_0 to slowclocks/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R7C13C.CLK CLKOP
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_141__i15  (from CLKOP +)
   Destination:    FF         Data in        slowclocks/count_141__i15  (to CLKOP +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_0 to slowclocks/SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_0 to slowclocks/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C13A.CLK to      R7C13A.Q0 slowclocks/SLICE_0 (from CLKOP)
ROUTE         1     0.130      R7C13A.Q0 to      R7C13A.A0 slowclocks/n8
CTOF_DEL    ---     0.101      R7C13A.A0 to      R7C13A.F0 slowclocks/SLICE_0
ROUTE         1     0.000      R7C13A.F0 to     R7C13A.DI0 slowclocks/n105 (to CLKOP)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL/PLLInst_0 to slowclocks/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R7C13A.CLK CLKOP
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL/PLLInst_0 to slowclocks/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R7C13A.CLK CLKOP
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_141__i9  (from CLKOP +)
   Destination:    FF         Data in        slowclocks/count_141__i9  (to CLKOP +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_3 to slowclocks/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_3 to slowclocks/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C12B.CLK to      R7C12B.Q0 slowclocks/SLICE_3 (from CLKOP)
ROUTE         1     0.130      R7C12B.Q0 to      R7C12B.A0 slowclocks/n14
CTOF_DEL    ---     0.101      R7C12B.A0 to      R7C12B.F0 slowclocks/SLICE_3
ROUTE         1     0.000      R7C12B.F0 to     R7C12B.DI0 slowclocks/n111 (to CLKOP)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL/PLLInst_0 to slowclocks/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R7C12B.CLK CLKOP
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL/PLLInst_0 to slowclocks/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R7C12B.CLK CLKOP
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_141__i3  (from CLKOP +)
   Destination:    FF         Data in        slowclocks/count_141__i3  (to CLKOP +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_6 to slowclocks/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_6 to slowclocks/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C11C.CLK to      R7C11C.Q0 slowclocks/SLICE_6 (from CLKOP)
ROUTE         1     0.130      R7C11C.Q0 to      R7C11C.A0 slowclocks/n20
CTOF_DEL    ---     0.101      R7C11C.A0 to      R7C11C.F0 slowclocks/SLICE_6
ROUTE         1     0.000      R7C11C.F0 to     R7C11C.DI0 slowclocks/n117 (to CLKOP)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL/PLLInst_0 to slowclocks/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R7C11C.CLK CLKOP
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL/PLLInst_0 to slowclocks/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R7C11C.CLK CLKOP
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_141__i13  (from CLKOP +)
   Destination:    FF         Data in        slowclocks/count_141__i13  (to CLKOP +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_1 to slowclocks/SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_1 to slowclocks/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C12D.CLK to      R7C12D.Q0 slowclocks/SLICE_1 (from CLKOP)
ROUTE         1     0.130      R7C12D.Q0 to      R7C12D.A0 slowclocks/n10
CTOF_DEL    ---     0.101      R7C12D.A0 to      R7C12D.F0 slowclocks/SLICE_1
ROUTE         1     0.000      R7C12D.F0 to     R7C12D.DI0 slowclocks/n107 (to CLKOP)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL/PLLInst_0 to slowclocks/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R7C12D.CLK CLKOP
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL/PLLInst_0 to slowclocks/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R7C12D.CLK CLKOP
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_141__i21  (from CLKOP +)
   Destination:    FF         Data in        slowclocks/count_141__i21  (to CLKOP +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_8 to slowclocks/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_8 to slowclocks/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C13D.CLK to      R7C13D.Q0 slowclocks/SLICE_8 (from CLKOP)
ROUTE         1     0.130      R7C13D.Q0 to      R7C13D.A0 slowclocks/n2
CTOF_DEL    ---     0.101      R7C13D.A0 to      R7C13D.F0 slowclocks/SLICE_8
ROUTE         1     0.000      R7C13D.F0 to     R7C13D.DI0 slowclocks/n99 (to CLKOP)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL/PLLInst_0 to slowclocks/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R7C13D.CLK CLKOP
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL/PLLInst_0 to slowclocks/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R7C13D.CLK CLKOP
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "OscTenMegOut" 9.850000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "CLKOP" 2.500000 MHz ;    |     0.000 ns|     0.377 ns|   2  
                                        |             |             |
FREQUENCY NET "OscTenMegOut" 9.850000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 39 clocks:

Clock Domain: sampled_modebutton   Source: SLICE_350.Q0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: pieovertwo_minus   Source: SLICE_345.Q0   Loads: 32
   No transfer within this clock domain is found

Clock Domain: freeprecess_minus   Source: SLICE_342.Q0   Loads: 43
   No transfer within this clock domain is found

Clock Domain: debounce_pulse   Source: slowclocks/SLICE_4.Q0   Loads: 7
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_154   Source: POPtimers/piecounter/SLICE_361.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_151   Source: POPtimers/piecounter/SLICE_368.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_148   Source: POPtimers/SLICE_370.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_145   Source: POPtimers/piecounter/SLICE_363.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_142   Source: POPtimers/piecounter/SLICE_358.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_139   Source: POPtimers/piecounter/SLICE_364.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_136   Source: POPtimers/piecounter/SLICE_362.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_133   Source: POPtimers/piecounter/SLICE_365.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_130   Source: POPtimers/piecounter/SLICE_366.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_127   Source: POPtimers/piecounter/SLICE_367.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_124   Source: POPtimers/SLICE_372.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_121   Source: POPtimers/piecounter/SLICE_359.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_118   Source: POPtimers/SLICE_360.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_115   Source: POPtimers/piecounter/SLICE_371.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_112   Source: POPtimers/piecounter/SLICE_369.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_108   Source: POPtimers/SLICE_373.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_154   Source: POPtimers/SLICE_388.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_151   Source: POPtimers/freepcounter/SLICE_354.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_148   Source: POPtimers/freepcounter/SLICE_353.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_145   Source: POPtimers/freepcounter/SLICE_378.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_142   Source: POPtimers/freepcounter/SLICE_380.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_139   Source: POPtimers/freepcounter/SLICE_383.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_136   Source: POPtimers/freepcounter/SLICE_374.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_133   Source: POPtimers/freepcounter/SLICE_384.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_130   Source: POPtimers/freepcounter/SLICE_376.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_127   Source: POPtimers/freepcounter/SLICE_382.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_124   Source: POPtimers/freepcounter/SLICE_377.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_121   Source: POPtimers/freepcounter/SLICE_379.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_118   Source: POPtimers/freepcounter/SLICE_375.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_115   Source: POPtimers/freepcounter/SLICE_385.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_112   Source: POPtimers/freepcounter/SLICE_381.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_108   Source: POPtimers/freepcounter/SLICE_386.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: PLL/CLKFB_t   Source: PLL/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: OscTenMegOut   Source: OSCinst0.OSC   Loads: 1
   No transfer within this clock domain is found

Clock Domain: CLKOP   Source: PLL/PLLInst_0.CLKOP   Loads: 34
   Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;

   Data transfers from:
   Clock Domain: sampled_modebutton   Source: SLICE_350.Q0
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 2

   Clock Domain: pieovertwo_minus   Source: SLICE_345.Q0
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 32

   Clock Domain: freeprecess_minus   Source: SLICE_342.Q0
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 32

   Clock Domain: POPtimers/piecounter/count_15__N_154   Source: POPtimers/piecounter/SLICE_361.F1
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_151   Source: POPtimers/piecounter/SLICE_368.F1
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_148   Source: POPtimers/SLICE_370.F0
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_145   Source: POPtimers/piecounter/SLICE_363.F1
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_142   Source: POPtimers/piecounter/SLICE_358.F1
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_139   Source: POPtimers/piecounter/SLICE_364.F1
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_136   Source: POPtimers/piecounter/SLICE_362.F0
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_133   Source: POPtimers/piecounter/SLICE_365.F1
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_130   Source: POPtimers/piecounter/SLICE_366.F1
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_127   Source: POPtimers/piecounter/SLICE_367.F1
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_124   Source: POPtimers/SLICE_372.F1
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_121   Source: POPtimers/piecounter/SLICE_359.F0
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_118   Source: POPtimers/SLICE_360.F1
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_115   Source: POPtimers/piecounter/SLICE_371.F0
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_112   Source: POPtimers/piecounter/SLICE_369.F0
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_108   Source: POPtimers/SLICE_373.F1
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_154   Source: POPtimers/SLICE_388.F1
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_151   Source: POPtimers/freepcounter/SLICE_354.F1
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_148   Source: POPtimers/freepcounter/SLICE_353.F0
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_145   Source: POPtimers/freepcounter/SLICE_378.F1
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_142   Source: POPtimers/freepcounter/SLICE_380.F0
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_139   Source: POPtimers/freepcounter/SLICE_383.F0
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_136   Source: POPtimers/freepcounter/SLICE_374.F0
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_133   Source: POPtimers/freepcounter/SLICE_384.F1
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_130   Source: POPtimers/freepcounter/SLICE_376.F0
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_127   Source: POPtimers/freepcounter/SLICE_382.F1
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_124   Source: POPtimers/freepcounter/SLICE_377.F1
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_121   Source: POPtimers/freepcounter/SLICE_379.F1
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_118   Source: POPtimers/freepcounter/SLICE_375.F0
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_115   Source: POPtimers/freepcounter/SLICE_385.F1
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_112   Source: POPtimers/freepcounter/SLICE_381.F1
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_108   Source: POPtimers/freepcounter/SLICE_386.F1
      Covered under: FREQUENCY NET "CLKOP" 2.500000 MHz ;   Transfers: 1


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 25021 paths, 3 nets, and 1260 connections (72.50% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

