@article{idatacool,
  author    = {Nils Meyer and
               Manfred Ries and
               Stefan Solbrig and
               Tilo Wettig},
  title     = {{iDataCool}: {HPC} with Hot-Water Cooling and Energy Reuse},
  journal   = {CoRR},
  volume    = {abs/1309.4887},
  year      = {2013},
  url       = {http://arxiv.org/abs/1309.4887},
  timestamp = {Wed, 16 Oct 2013 16:43:12 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/corr/MeyerRSW13},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
@article{pform,
  author    = {Intel},
  title     = {Why P scales as C*V\begin{math}^{2}\end{math}*f is so obvious: \href{https://software.intel.com/en-us/blogs/2009/08/25/why-p-scales-as-cv2f-is-so-obvious-pt-2-2}{link}},
  year      = {2009},
  url       = {https://software.intel.com/en-us/blogs/2009/08/25/why-p-scales-as-cv2f-is-so-obvious-pt-2-2}
}
@article{tea,
  author    = {August K. Uht},
  title     = {Going Beyond Worst-Case Specs with TEAtime},
  journal   = {IEEE Computer Science},
  volume    = {10.1109/MC.2004.1274004},	
  year      = {2004},
  url       = {http://dx.doi.org/10.1109/MC.2004.1274004}
}
@article{net,
  author    = {Nandita Dukkipati, Yashar Ganjali, Rui Zhang-Shen},
  title     = {Typical versus Worst Case Design in Networking},
journal = {Computer Systems Laboratory, Stanford University}
  year      = {2005},
  url       = {https://www.semanticscholar.org/paper/Typical-versus-Worst-Case-Design-in-Networking-Dukkipati-Ganjali/c274afec4f3caaf5a1792d901ae4ba1bcb7eb138}
}
@article{austin,
  author    = {Todd Austin, Valeria Bertacco, David Blaauw and Trevor Mudge},
  title     = {Opportunities and Challenges for Better Than Worst-Case Design},
journal = {IEEE},
volume    = {10.1145/1120725.1120878},
  year      = {2005},
  url       = {http://dx.doi.org/10.1145/1120725.1120878}
}
@article{chinese,
  author    = {Jason Cong, Henry Duwe, Rakesh Kumar, Sen Li},
  title     = {Better-Than-Worst-Case Design: Progress and Opportunities},
journal = {Journal of Computer Science and Technology},
volume    = {10.1007/s11390-014-1457-2},
  year      = {2014},
  url       = {http://dx.doi.org/10.1007/s11390-014-1457-2}
}
@article{picr,
  author    = {D. Ernst, N. S. Kim, S. Das, S. Pant, R. Rao, Toan Pham Ziesler, C. Blaauw, D. Austin, T. Flautner, K. Mudge, T},
  title     = {Razor: a low-power pipeline based on circuit-level timing speculation},
  journal = {Proc. 36th Annual IEEE/ACM Int. Symp. on Microarchitecture (MICRO-36)},
  year      = {2003}
}
@article{book,
  author    = {Stefanos Kaxiras, Margaret Martonosi},
  title     = {Computer Architecture Techniquise for Power-Efficiency},
  journal = {Synthesis Lectures on Computer Architecture},
  year      = {2008}
}


