Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jun 28 14:57:32 2020
| Host         : LAPTOP-QNGGMKKV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file minisys_timing_summary_routed.rpt -pb minisys_timing_summary_routed.pb -rpx minisys_timing_summary_routed.rpx -warn_on_violation
| Design       : minisys
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: u_IR/ins_out_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: u_IR/ins_out_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u_IR/ins_out_reg[26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u_IR/ins_out_reg[27]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u_IR/ins_out_reg[28]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u_IR/ins_out_reg[29]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: u_IR/ins_out_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u_IR/ins_out_reg[30]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u_IR/ins_out_reg[31]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: u_IR/ins_out_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: u_IR/ins_out_reg[4]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: u_IR/ins_out_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u_cu/Current_State_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u_cu/Current_State_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u_cu/Current_State_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cu/RFWr_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cu/WDSel_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cu/WDSel_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 60 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 5 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.406        0.000                      0                 2902        0.144        0.000                      0                 2902        3.000        0.000                       0                  1360  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
clk                {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 9.091}      18.182          55.000          
  clkfbout_cpuclk  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_cpuclk        0.406        0.000                      0                 2902        0.144        0.000                      0                 2902        8.591        0.000                       0                  1356  
  clkfbout_cpuclk                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  u_clk/cc/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  u_clk/cc/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  u_clk/cc/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  u_clk/cc/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  u_clk/cc/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  u_clk/cc/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        0.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 u_npc/NPCtoPC_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_out1_cpuclk rise@18.182ns - clk_out1_cpuclk fall@9.091ns)
  Data Path Delay:        5.051ns  (logic 0.456ns (9.027%)  route 4.595ns (90.973%))
  Logic Levels:           0  
  Clock Path Skew:        -2.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.375ns = ( 15.807 - 18.182 ) 
    Source Clock Delay      (SCD):    0.100ns = ( 9.191 - 9.091 ) 
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      9.091     9.091 f  
    Y11                                               0.000     9.091 f  clk (IN)
                         net (fo=0)                   0.000     9.091    u_clk/cc/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         1.033    10.124 f  u_clk/cc/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    11.377    u_clk/cc/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.915     2.462 f  u_clk/cc/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.474    u_clk/cc/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.570 f  u_clk/cc/inst/clkout1_buf/O
                         net (fo=68, routed)          2.064     6.635    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.759 r  n_0_2246_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     7.479    n_0_2246_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.575 r  n_0_2246_BUFG_inst/O
                         net (fo=1286, routed)        1.616     9.191    u_npc/n_0_2246_BUFG
    SLICE_X63Y78         FDRE                                         r  u_npc/NPCtoPC_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456     9.647 r  u_npc/NPCtoPC_reg[13]/Q
                         net (fo=16, routed)          4.595    14.243    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y5          RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     18.182    18.182 r  
    Y11                                               0.000    18.182 r  clk (IN)
                         net (fo=0)                   0.000    18.182    u_clk/cc/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.899    19.080 r  u_clk/cc/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    20.261    u_clk/cc/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.167    12.094 r  u_clk/cc/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.012    u_clk/cc/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.103 r  u_clk/cc/inst/clkout1_buf/O
                         net (fo=68, routed)          1.703    15.807    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.442    15.365    
                         clock uncertainty           -0.150    15.215    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    14.649    u_rom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                         -14.243    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 u_IR/ins_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_out1_cpuclk rise@18.182ns - clk_out1_cpuclk fall@9.091ns)
  Data Path Delay:        4.805ns  (logic 1.093ns (22.747%)  route 3.712ns (77.253%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -2.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.444ns = ( 15.738 - 18.182 ) 
    Source Clock Delay      (SCD):    0.094ns = ( 9.185 - 9.091 ) 
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      9.091     9.091 f  
    Y11                                               0.000     9.091 f  clk (IN)
                         net (fo=0)                   0.000     9.091    u_clk/cc/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         1.033    10.124 f  u_clk/cc/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    11.377    u_clk/cc/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.915     2.462 f  u_clk/cc/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.474    u_clk/cc/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.570 f  u_clk/cc/inst/clkout1_buf/O
                         net (fo=68, routed)          2.064     6.635    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.759 r  n_0_2246_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     7.479    n_0_2246_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.575 r  n_0_2246_BUFG_inst/O
                         net (fo=1286, routed)        1.610     9.185    u_IR/n_0_2246_BUFG
    SLICE_X58Y73         FDRE                                         r  u_IR/ins_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.518     9.703 r  u_IR/ins_out_reg[18]/Q
                         net (fo=132, routed)         1.442    11.145    u_rf/ALU_A_reg[31][2]
    SLICE_X41Y83         MUXF7 (Prop_muxf7_S_O)       0.276    11.421 r  u_rf/ram_i_37/O
                         net (fo=1, routed)           0.755    12.176    u_rf/ram_i_37_n_1
    SLICE_X42Y85         LUT6 (Prop_lut6_I0_O)        0.299    12.475 r  u_rf/ram_i_2/O
                         net (fo=5, routed)           1.515    13.990    u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X2Y18         RAMB36E1                                     r  u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     18.182    18.182 r  
    Y11                                               0.000    18.182 r  clk (IN)
                         net (fo=0)                   0.000    18.182    u_clk/cc/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.899    19.080 r  u_clk/cc/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    20.261    u_clk/cc/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.167    12.094 r  u_clk/cc/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.012    u_clk/cc/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.103 r  u_clk/cc/inst/clkout1_buf/O
                         net (fo=68, routed)          1.635    15.738    u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.442    15.296    
                         clock uncertainty           -0.150    15.146    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    14.409    u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                         -13.990    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 u_IR/ins_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_out1_cpuclk rise@18.182ns - clk_out1_cpuclk fall@9.091ns)
  Data Path Delay:        4.716ns  (logic 1.181ns (25.044%)  route 3.535ns (74.956%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.529ns = ( 15.653 - 18.182 ) 
    Source Clock Delay      (SCD):    0.095ns = ( 9.186 - 9.091 ) 
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      9.091     9.091 f  
    Y11                                               0.000     9.091 f  clk (IN)
                         net (fo=0)                   0.000     9.091    u_clk/cc/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         1.033    10.124 f  u_clk/cc/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    11.377    u_clk/cc/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.915     2.462 f  u_clk/cc/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.474    u_clk/cc/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.570 f  u_clk/cc/inst/clkout1_buf/O
                         net (fo=68, routed)          2.064     6.635    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.759 r  n_0_2246_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     7.479    n_0_2246_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.575 r  n_0_2246_BUFG_inst/O
                         net (fo=1286, routed)        1.611     9.186    u_IR/n_0_2246_BUFG
    SLICE_X58Y72         FDRE                                         r  u_IR/ins_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y72         FDRE (Prop_fdre_C_Q)         0.518     9.704 r  u_IR/ins_out_reg[17]/Q
                         net (fo=90, routed)          1.312    11.017    u_rf/ALU_A_reg[31][1]
    SLICE_X42Y72         LUT6 (Prop_lut6_I2_O)        0.124    11.141 r  u_rf/ram_i_407/O
                         net (fo=1, routed)           0.000    11.141    u_rf/ram_i_407_n_1
    SLICE_X42Y72         MUXF7 (Prop_muxf7_I0_O)      0.241    11.382 r  u_rf/ram_i_156/O
                         net (fo=1, routed)           0.783    12.164    u_rf/ram_i_156_n_1
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.298    12.462 r  u_rf/ram_i_31/O
                         net (fo=2, routed)           1.440    13.902    u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y11         RAMB36E1                                     r  u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     18.182    18.182 r  
    Y11                                               0.000    18.182 r  clk (IN)
                         net (fo=0)                   0.000    18.182    u_clk/cc/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.899    19.080 r  u_clk/cc/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    20.261    u_clk/cc/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.167    12.094 r  u_clk/cc/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.012    u_clk/cc/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.103 r  u_clk/cc/inst/clkout1_buf/O
                         net (fo=68, routed)          1.550    15.653    u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.442    15.211    
                         clock uncertainty           -0.150    15.061    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.324    u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.324    
                         arrival time                         -13.902    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 u_IR/ins_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_out1_cpuclk rise@18.182ns - clk_out1_cpuclk fall@9.091ns)
  Data Path Delay:        4.762ns  (logic 1.130ns (23.728%)  route 3.632ns (76.272%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -2.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.444ns = ( 15.738 - 18.182 ) 
    Source Clock Delay      (SCD):    0.094ns = ( 9.185 - 9.091 ) 
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      9.091     9.091 f  
    Y11                                               0.000     9.091 f  clk (IN)
                         net (fo=0)                   0.000     9.091    u_clk/cc/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         1.033    10.124 f  u_clk/cc/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    11.377    u_clk/cc/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.915     2.462 f  u_clk/cc/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.474    u_clk/cc/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.570 f  u_clk/cc/inst/clkout1_buf/O
                         net (fo=68, routed)          2.064     6.635    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.759 r  n_0_2246_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     7.479    n_0_2246_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.575 r  n_0_2246_BUFG_inst/O
                         net (fo=1286, routed)        1.610     9.185    u_IR/n_0_2246_BUFG
    SLICE_X58Y73         FDRE                                         r  u_IR/ins_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.518     9.703 r  u_IR/ins_out_reg[18]/Q
                         net (fo=132, routed)         1.366    11.069    u_rf/ALU_A_reg[31][2]
    SLICE_X42Y81         MUXF7 (Prop_muxf7_S_O)       0.314    11.383 r  u_rf/ram_i_46/O
                         net (fo=1, routed)           0.737    12.121    u_rf/ram_i_46_n_1
    SLICE_X42Y82         LUT6 (Prop_lut6_I1_O)        0.298    12.419 r  u_rf/ram_i_4/O
                         net (fo=5, routed)           1.529    13.947    u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X2Y18         RAMB36E1                                     r  u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     18.182    18.182 r  
    Y11                                               0.000    18.182 r  clk (IN)
                         net (fo=0)                   0.000    18.182    u_clk/cc/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.899    19.080 r  u_clk/cc/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    20.261    u_clk/cc/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.167    12.094 r  u_clk/cc/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.012    u_clk/cc/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.103 r  u_clk/cc/inst/clkout1_buf/O
                         net (fo=68, routed)          1.635    15.738    u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.442    15.296    
                         clock uncertainty           -0.150    15.146    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    14.409    u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                         -13.947    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 u_IR/ins_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_out1_cpuclk rise@18.182ns - clk_out1_cpuclk fall@9.091ns)
  Data Path Delay:        4.758ns  (logic 1.130ns (23.748%)  route 3.628ns (76.252%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -2.983ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.447ns = ( 15.735 - 18.182 ) 
    Source Clock Delay      (SCD):    0.094ns = ( 9.185 - 9.091 ) 
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      9.091     9.091 f  
    Y11                                               0.000     9.091 f  clk (IN)
                         net (fo=0)                   0.000     9.091    u_clk/cc/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         1.033    10.124 f  u_clk/cc/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    11.377    u_clk/cc/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.915     2.462 f  u_clk/cc/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.474    u_clk/cc/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.570 f  u_clk/cc/inst/clkout1_buf/O
                         net (fo=68, routed)          2.064     6.635    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.759 r  n_0_2246_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     7.479    n_0_2246_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.575 r  n_0_2246_BUFG_inst/O
                         net (fo=1286, routed)        1.610     9.185    u_IR/n_0_2246_BUFG
    SLICE_X58Y73         FDRE                                         r  u_IR/ins_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.518     9.703 r  u_IR/ins_out_reg[18]/Q
                         net (fo=132, routed)         1.366    11.069    u_rf/ALU_A_reg[31][2]
    SLICE_X42Y81         MUXF7 (Prop_muxf7_S_O)       0.314    11.383 r  u_rf/ram_i_46/O
                         net (fo=1, routed)           0.737    12.121    u_rf/ram_i_46_n_1
    SLICE_X42Y82         LUT6 (Prop_lut6_I1_O)        0.298    12.419 r  u_rf/ram_i_4/O
                         net (fo=5, routed)           1.525    13.944    u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X2Y17         RAMB36E1                                     r  u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     18.182    18.182 r  
    Y11                                               0.000    18.182 r  clk (IN)
                         net (fo=0)                   0.000    18.182    u_clk/cc/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.899    19.080 r  u_clk/cc/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    20.261    u_clk/cc/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.167    12.094 r  u_clk/cc/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.012    u_clk/cc/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.103 r  u_clk/cc/inst/clkout1_buf/O
                         net (fo=68, routed)          1.632    15.735    u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.442    15.293    
                         clock uncertainty           -0.150    15.143    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    14.406    u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                         -13.944    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 u_IR/ins_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_out1_cpuclk rise@18.182ns - clk_out1_cpuclk fall@9.091ns)
  Data Path Delay:        4.667ns  (logic 1.112ns (23.828%)  route 3.555ns (76.172%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.528ns = ( 15.654 - 18.182 ) 
    Source Clock Delay      (SCD):    0.094ns = ( 9.185 - 9.091 ) 
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      9.091     9.091 f  
    Y11                                               0.000     9.091 f  clk (IN)
                         net (fo=0)                   0.000     9.091    u_clk/cc/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         1.033    10.124 f  u_clk/cc/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    11.377    u_clk/cc/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.915     2.462 f  u_clk/cc/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.474    u_clk/cc/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.570 f  u_clk/cc/inst/clkout1_buf/O
                         net (fo=68, routed)          2.064     6.635    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.759 r  n_0_2246_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     7.479    n_0_2246_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.575 r  n_0_2246_BUFG_inst/O
                         net (fo=1286, routed)        1.610     9.185    u_IR/n_0_2246_BUFG
    SLICE_X58Y73         FDRE                                         r  u_IR/ins_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.518     9.703 r  u_IR/ins_out_reg[18]/Q
                         net (fo=132, routed)         1.564    11.267    u_rf/ALU_A_reg[31][2]
    SLICE_X39Y82         MUXF7 (Prop_muxf7_S_O)       0.296    11.563 r  u_rf/ram_i_62/O
                         net (fo=1, routed)           0.700    12.263    u_rf/ram_i_62_n_1
    SLICE_X47Y82         LUT6 (Prop_lut6_I1_O)        0.298    12.561 r  u_rf/ram_i_8/O
                         net (fo=5, routed)           1.291    13.852    u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y18         RAMB36E1                                     r  u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     18.182    18.182 r  
    Y11                                               0.000    18.182 r  clk (IN)
                         net (fo=0)                   0.000    18.182    u_clk/cc/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.899    19.080 r  u_clk/cc/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    20.261    u_clk/cc/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.167    12.094 r  u_clk/cc/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.012    u_clk/cc/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.103 r  u_clk/cc/inst/clkout1_buf/O
                         net (fo=68, routed)          1.551    15.654    u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.442    15.212    
                         clock uncertainty           -0.150    15.062    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    14.325    u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.325    
                         arrival time                         -13.852    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 u_IR/ins_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_out1_cpuclk rise@18.182ns - clk_out1_cpuclk fall@9.091ns)
  Data Path Delay:        4.657ns  (logic 1.178ns (25.298%)  route 3.479ns (74.702%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.529ns = ( 15.653 - 18.182 ) 
    Source Clock Delay      (SCD):    0.095ns = ( 9.186 - 9.091 ) 
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      9.091     9.091 f  
    Y11                                               0.000     9.091 f  clk (IN)
                         net (fo=0)                   0.000     9.091    u_clk/cc/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         1.033    10.124 f  u_clk/cc/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    11.377    u_clk/cc/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.915     2.462 f  u_clk/cc/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.474    u_clk/cc/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.570 f  u_clk/cc/inst/clkout1_buf/O
                         net (fo=68, routed)          2.064     6.635    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.759 r  n_0_2246_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     7.479    n_0_2246_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.575 r  n_0_2246_BUFG_inst/O
                         net (fo=1286, routed)        1.611     9.186    u_IR/n_0_2246_BUFG
    SLICE_X58Y72         FDRE                                         r  u_IR/ins_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y72         FDRE (Prop_fdre_C_Q)         0.518     9.704 r  u_IR/ins_out_reg[17]/Q
                         net (fo=90, routed)          1.238    10.943    u_rf/ALU_A_reg[31][1]
    SLICE_X53Y65         LUT6 (Prop_lut6_I2_O)        0.124    11.067 r  u_rf/ram_i_393/O
                         net (fo=1, routed)           0.000    11.067    u_rf/ram_i_393_n_1
    SLICE_X53Y65         MUXF7 (Prop_muxf7_I0_O)      0.238    11.305 r  u_rf/ram_i_149/O
                         net (fo=1, routed)           1.055    12.359    u_rf/ram_i_149_n_1
    SLICE_X50Y67         LUT6 (Prop_lut6_I0_O)        0.298    12.657 r  u_rf/ram_i_30/O
                         net (fo=2, routed)           1.185    13.843    u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y11         RAMB36E1                                     r  u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     18.182    18.182 r  
    Y11                                               0.000    18.182 r  clk (IN)
                         net (fo=0)                   0.000    18.182    u_clk/cc/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.899    19.080 r  u_clk/cc/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    20.261    u_clk/cc/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.167    12.094 r  u_clk/cc/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.012    u_clk/cc/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.103 r  u_clk/cc/inst/clkout1_buf/O
                         net (fo=68, routed)          1.550    15.653    u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.442    15.211    
                         clock uncertainty           -0.150    15.061    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    14.324    u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.324    
                         arrival time                         -13.843    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 u_IR/ins_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_out1_cpuclk rise@18.182ns - clk_out1_cpuclk fall@9.091ns)
  Data Path Delay:        4.695ns  (logic 1.112ns (23.686%)  route 3.583ns (76.314%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -2.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.444ns = ( 15.738 - 18.182 ) 
    Source Clock Delay      (SCD):    0.094ns = ( 9.185 - 9.091 ) 
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      9.091     9.091 f  
    Y11                                               0.000     9.091 f  clk (IN)
                         net (fo=0)                   0.000     9.091    u_clk/cc/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         1.033    10.124 f  u_clk/cc/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    11.377    u_clk/cc/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.915     2.462 f  u_clk/cc/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.474    u_clk/cc/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.570 f  u_clk/cc/inst/clkout1_buf/O
                         net (fo=68, routed)          2.064     6.635    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.759 r  n_0_2246_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     7.479    n_0_2246_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.575 r  n_0_2246_BUFG_inst/O
                         net (fo=1286, routed)        1.610     9.185    u_IR/n_0_2246_BUFG
    SLICE_X58Y73         FDRE                                         r  u_IR/ins_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.518     9.703 r  u_IR/ins_out_reg[18]/Q
                         net (fo=132, routed)         1.371    11.074    u_rf/ALU_A_reg[31][2]
    SLICE_X45Y84         MUXF7 (Prop_muxf7_S_O)       0.296    11.370 r  u_rf/ram_i_55/O
                         net (fo=1, routed)           0.930    12.300    u_rf/ram_i_55_n_1
    SLICE_X44Y87         LUT6 (Prop_lut6_I3_O)        0.298    12.598 r  u_rf/ram_i_6/O
                         net (fo=5, routed)           1.281    13.880    u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X2Y18         RAMB36E1                                     r  u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     18.182    18.182 r  
    Y11                                               0.000    18.182 r  clk (IN)
                         net (fo=0)                   0.000    18.182    u_clk/cc/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.899    19.080 r  u_clk/cc/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    20.261    u_clk/cc/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.167    12.094 r  u_clk/cc/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.012    u_clk/cc/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.103 r  u_clk/cc/inst/clkout1_buf/O
                         net (fo=68, routed)          1.635    15.738    u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.442    15.296    
                         clock uncertainty           -0.150    15.146    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    14.409    u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                         -13.880    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 u_IR/ins_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_out1_cpuclk rise@18.182ns - clk_out1_cpuclk fall@9.091ns)
  Data Path Delay:        4.687ns  (logic 1.112ns (23.724%)  route 3.575ns (76.276%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -2.983ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.447ns = ( 15.735 - 18.182 ) 
    Source Clock Delay      (SCD):    0.094ns = ( 9.185 - 9.091 ) 
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      9.091     9.091 f  
    Y11                                               0.000     9.091 f  clk (IN)
                         net (fo=0)                   0.000     9.091    u_clk/cc/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         1.033    10.124 f  u_clk/cc/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    11.377    u_clk/cc/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.915     2.462 f  u_clk/cc/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.474    u_clk/cc/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.570 f  u_clk/cc/inst/clkout1_buf/O
                         net (fo=68, routed)          2.064     6.635    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.759 r  n_0_2246_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     7.479    n_0_2246_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.575 r  n_0_2246_BUFG_inst/O
                         net (fo=1286, routed)        1.610     9.185    u_IR/n_0_2246_BUFG
    SLICE_X58Y73         FDRE                                         r  u_IR/ins_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.518     9.703 r  u_IR/ins_out_reg[18]/Q
                         net (fo=132, routed)         1.564    11.267    u_rf/ALU_A_reg[31][2]
    SLICE_X39Y82         MUXF7 (Prop_muxf7_S_O)       0.296    11.563 r  u_rf/ram_i_62/O
                         net (fo=1, routed)           0.700    12.263    u_rf/ram_i_62_n_1
    SLICE_X47Y82         LUT6 (Prop_lut6_I1_O)        0.298    12.561 r  u_rf/ram_i_8/O
                         net (fo=5, routed)           1.312    13.872    u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y17         RAMB36E1                                     r  u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     18.182    18.182 r  
    Y11                                               0.000    18.182 r  clk (IN)
                         net (fo=0)                   0.000    18.182    u_clk/cc/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.899    19.080 r  u_clk/cc/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    20.261    u_clk/cc/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.167    12.094 r  u_clk/cc/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.012    u_clk/cc/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.103 r  u_clk/cc/inst/clkout1_buf/O
                         net (fo=68, routed)          1.632    15.735    u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.442    15.293    
                         clock uncertainty           -0.150    15.143    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    14.406    u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                         -13.872    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 u_IR/ins_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_out1_cpuclk rise@18.182ns - clk_out1_cpuclk fall@9.091ns)
  Data Path Delay:        4.682ns  (logic 1.112ns (23.750%)  route 3.570ns (76.250%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -2.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.444ns = ( 15.738 - 18.182 ) 
    Source Clock Delay      (SCD):    0.094ns = ( 9.185 - 9.091 ) 
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      9.091     9.091 f  
    Y11                                               0.000     9.091 f  clk (IN)
                         net (fo=0)                   0.000     9.091    u_clk/cc/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         1.033    10.124 f  u_clk/cc/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    11.377    u_clk/cc/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.915     2.462 f  u_clk/cc/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.474    u_clk/cc/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.570 f  u_clk/cc/inst/clkout1_buf/O
                         net (fo=68, routed)          2.064     6.635    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.759 r  n_0_2246_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     7.479    n_0_2246_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.575 r  n_0_2246_BUFG_inst/O
                         net (fo=1286, routed)        1.610     9.185    u_IR/n_0_2246_BUFG
    SLICE_X58Y73         FDRE                                         r  u_IR/ins_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.518     9.703 r  u_IR/ins_out_reg[18]/Q
                         net (fo=132, routed)         1.564    11.267    u_rf/ALU_A_reg[31][2]
    SLICE_X39Y82         MUXF7 (Prop_muxf7_S_O)       0.296    11.563 r  u_rf/ram_i_62/O
                         net (fo=1, routed)           0.700    12.263    u_rf/ram_i_62_n_1
    SLICE_X47Y82         LUT6 (Prop_lut6_I1_O)        0.298    12.561 r  u_rf/ram_i_8/O
                         net (fo=5, routed)           1.307    13.867    u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y18         RAMB36E1                                     r  u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     18.182    18.182 r  
    Y11                                               0.000    18.182 r  clk (IN)
                         net (fo=0)                   0.000    18.182    u_clk/cc/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.899    19.080 r  u_clk/cc/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    20.261    u_clk/cc/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.167    12.094 r  u_clk/cc/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    14.012    u_clk/cc/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.103 r  u_clk/cc/inst/clkout1_buf/O
                         net (fo=68, routed)          1.635    15.738    u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.442    15.296    
                         clock uncertainty           -0.150    15.146    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    14.409    u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                         -13.867    
  -------------------------------------------------------------------
                         slack                                  0.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_npc/NPCtoPC_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            u_pc/D_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@9.091ns - clk_out1_cpuclk fall@9.091ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.152%)  route 0.101ns (41.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.094ns = ( 10.185 - 9.091 ) 
    Source Clock Delay      (SCD):    0.516ns = ( 9.607 - 9.091 ) 
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      9.091     9.091 f  
    Y11                                               0.000     9.091 f  clk (IN)
                         net (fo=0)                   0.000     9.091    u_clk/cc/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.261     9.352 f  u_clk/cc/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.792    u_clk/cc/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.477     7.315 f  u_clk/cc/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     7.978    u_clk/cc/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.004 f  u_clk/cc/inst/clkout1_buf/O
                         net (fo=68, routed)          0.710     8.714    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     8.759 r  n_0_2246_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     9.025    n_0_2246_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.051 r  n_0_2246_BUFG_inst/O
                         net (fo=1286, routed)        0.556     9.607    u_npc/n_0_2246_BUFG
    SLICE_X63Y78         FDRE                                         r  u_npc/NPCtoPC_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141     9.748 r  u_npc/NPCtoPC_reg[13]/Q
                         net (fo=16, routed)          0.101     9.850    u_pc/D[13]
    SLICE_X62Y78         FDRE                                         r  u_pc/D_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      9.091     9.091 f  
    Y11                                               0.000     9.091 f  clk (IN)
                         net (fo=0)                   0.000     9.091    u_clk/cc/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.451     9.541 f  u_clk/cc/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.023    u_clk/cc/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.802     7.221 f  u_clk/cc/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     7.937    u_clk/cc/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.966 f  u_clk/cc/inst/clkout1_buf/O
                         net (fo=68, routed)          1.010     8.976    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.032 r  n_0_2246_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     9.331    n_0_2246_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.360 r  n_0_2246_BUFG_inst/O
                         net (fo=1286, routed)        0.825    10.185    u_pc/n_0_2246_BUFG
    SLICE_X62Y78         FDRE                                         r  u_pc/D_reg[13]/C
                         clock pessimism             -0.565     9.620    
    SLICE_X62Y78         FDRE (Hold_fdre_C_D)         0.085     9.705    u_pc/D_reg[13]
  -------------------------------------------------------------------
                         required time                         -9.705    
                         arrival time                           9.850    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_npc/NPCtoPC_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            u_pc/D_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@9.091ns - clk_out1_cpuclk fall@9.091ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.152%)  route 0.101ns (41.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.091ns = ( 10.182 - 9.091 ) 
    Source Clock Delay      (SCD):    0.514ns = ( 9.605 - 9.091 ) 
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      9.091     9.091 f  
    Y11                                               0.000     9.091 f  clk (IN)
                         net (fo=0)                   0.000     9.091    u_clk/cc/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.261     9.352 f  u_clk/cc/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.792    u_clk/cc/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.477     7.315 f  u_clk/cc/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     7.978    u_clk/cc/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.004 f  u_clk/cc/inst/clkout1_buf/O
                         net (fo=68, routed)          0.710     8.714    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     8.759 r  n_0_2246_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     9.025    n_0_2246_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.051 r  n_0_2246_BUFG_inst/O
                         net (fo=1286, routed)        0.554     9.605    u_npc/n_0_2246_BUFG
    SLICE_X63Y76         FDRE                                         r  u_npc/NPCtoPC_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.141     9.746 r  u_npc/NPCtoPC_reg[11]/Q
                         net (fo=16, routed)          0.101     9.848    u_pc/D[11]
    SLICE_X62Y76         FDRE                                         r  u_pc/D_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      9.091     9.091 f  
    Y11                                               0.000     9.091 f  clk (IN)
                         net (fo=0)                   0.000     9.091    u_clk/cc/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.451     9.541 f  u_clk/cc/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.023    u_clk/cc/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.802     7.221 f  u_clk/cc/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     7.937    u_clk/cc/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.966 f  u_clk/cc/inst/clkout1_buf/O
                         net (fo=68, routed)          1.010     8.976    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.032 r  n_0_2246_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     9.331    n_0_2246_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.360 r  n_0_2246_BUFG_inst/O
                         net (fo=1286, routed)        0.822    10.182    u_pc/n_0_2246_BUFG
    SLICE_X62Y76         FDRE                                         r  u_pc/D_reg[11]/C
                         clock pessimism             -0.564     9.618    
    SLICE_X62Y76         FDRE (Hold_fdre_C_D)         0.085     9.703    u_pc/D_reg[11]
  -------------------------------------------------------------------
                         required time                         -9.703    
                         arrival time                           9.848    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_npc/NPCtoPC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            u_pc/D_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@9.091ns - clk_out1_cpuclk fall@9.091ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.299%)  route 0.124ns (46.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.089ns = ( 10.180 - 9.091 ) 
    Source Clock Delay      (SCD):    0.511ns = ( 9.602 - 9.091 ) 
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      9.091     9.091 f  
    Y11                                               0.000     9.091 f  clk (IN)
                         net (fo=0)                   0.000     9.091    u_clk/cc/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.261     9.352 f  u_clk/cc/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.792    u_clk/cc/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.477     7.315 f  u_clk/cc/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     7.978    u_clk/cc/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.004 f  u_clk/cc/inst/clkout1_buf/O
                         net (fo=68, routed)          0.710     8.714    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     8.759 r  n_0_2246_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     9.025    n_0_2246_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.051 r  n_0_2246_BUFG_inst/O
                         net (fo=1286, routed)        0.551     9.602    u_npc/n_0_2246_BUFG
    SLICE_X59Y75         FDRE                                         r  u_npc/NPCtoPC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.141     9.743 r  u_npc/NPCtoPC_reg[4]/Q
                         net (fo=16, routed)          0.124     9.867    u_pc/D[4]
    SLICE_X59Y76         FDRE                                         r  u_pc/D_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      9.091     9.091 f  
    Y11                                               0.000     9.091 f  clk (IN)
                         net (fo=0)                   0.000     9.091    u_clk/cc/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.451     9.541 f  u_clk/cc/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.023    u_clk/cc/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.802     7.221 f  u_clk/cc/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     7.937    u_clk/cc/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.966 f  u_clk/cc/inst/clkout1_buf/O
                         net (fo=68, routed)          1.010     8.976    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.032 r  n_0_2246_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     9.331    n_0_2246_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.360 r  n_0_2246_BUFG_inst/O
                         net (fo=1286, routed)        0.820    10.180    u_pc/n_0_2246_BUFG
    SLICE_X59Y76         FDRE                                         r  u_pc/D_reg[4]/C
                         clock pessimism             -0.564     9.616    
    SLICE_X59Y76         FDRE (Hold_fdre_C_D)         0.075     9.691    u_pc/D_reg[4]
  -------------------------------------------------------------------
                         required time                         -9.691    
                         arrival time                           9.867    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_npc/NPCtoPC_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            u_pc/D_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@9.091ns - clk_out1_cpuclk fall@9.091ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.289%)  route 0.139ns (49.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.090ns = ( 10.181 - 9.091 ) 
    Source Clock Delay      (SCD):    0.513ns = ( 9.604 - 9.091 ) 
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      9.091     9.091 f  
    Y11                                               0.000     9.091 f  clk (IN)
                         net (fo=0)                   0.000     9.091    u_clk/cc/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.261     9.352 f  u_clk/cc/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.792    u_clk/cc/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.477     7.315 f  u_clk/cc/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     7.978    u_clk/cc/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.004 f  u_clk/cc/inst/clkout1_buf/O
                         net (fo=68, routed)          0.710     8.714    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     8.759 r  n_0_2246_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     9.025    n_0_2246_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.051 r  n_0_2246_BUFG_inst/O
                         net (fo=1286, routed)        0.553     9.604    u_npc/n_0_2246_BUFG
    SLICE_X63Y74         FDRE                                         r  u_npc/NPCtoPC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.141     9.745 r  u_npc/NPCtoPC_reg[0]/Q
                         net (fo=1, routed)           0.139     9.884    u_pc/D[0]
    SLICE_X63Y75         FDRE                                         r  u_pc/D_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      9.091     9.091 f  
    Y11                                               0.000     9.091 f  clk (IN)
                         net (fo=0)                   0.000     9.091    u_clk/cc/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.451     9.541 f  u_clk/cc/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.023    u_clk/cc/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.802     7.221 f  u_clk/cc/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     7.937    u_clk/cc/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.966 f  u_clk/cc/inst/clkout1_buf/O
                         net (fo=68, routed)          1.010     8.976    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.032 r  n_0_2246_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     9.331    n_0_2246_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.360 r  n_0_2246_BUFG_inst/O
                         net (fo=1286, routed)        0.821    10.181    u_pc/n_0_2246_BUFG
    SLICE_X63Y75         FDRE                                         r  u_pc/D_reg[0]/C
                         clock pessimism             -0.543     9.638    
    SLICE_X63Y75         FDRE (Hold_fdre_C_D)         0.070     9.708    u_pc/D_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.708    
                         arrival time                           9.884    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_npc/NPCtoPC_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            u_pc/D_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@9.091ns - clk_out1_cpuclk fall@9.091ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.097ns = ( 10.188 - 9.091 ) 
    Source Clock Delay      (SCD):    0.519ns = ( 9.610 - 9.091 ) 
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      9.091     9.091 f  
    Y11                                               0.000     9.091 f  clk (IN)
                         net (fo=0)                   0.000     9.091    u_clk/cc/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.261     9.352 f  u_clk/cc/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.792    u_clk/cc/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.477     7.315 f  u_clk/cc/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     7.978    u_clk/cc/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.004 f  u_clk/cc/inst/clkout1_buf/O
                         net (fo=68, routed)          0.710     8.714    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     8.759 r  n_0_2246_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     9.025    n_0_2246_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.051 r  n_0_2246_BUFG_inst/O
                         net (fo=1286, routed)        0.559     9.610    u_npc/n_0_2246_BUFG
    SLICE_X60Y83         FDRE                                         r  u_npc/NPCtoPC_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_fdre_C_Q)         0.164     9.774 r  u_npc/NPCtoPC_reg[31]/Q
                         net (fo=1, routed)           0.116     9.890    u_pc/D[31]
    SLICE_X61Y83         FDRE                                         r  u_pc/D_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      9.091     9.091 f  
    Y11                                               0.000     9.091 f  clk (IN)
                         net (fo=0)                   0.000     9.091    u_clk/cc/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.451     9.541 f  u_clk/cc/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.023    u_clk/cc/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.802     7.221 f  u_clk/cc/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     7.937    u_clk/cc/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.966 f  u_clk/cc/inst/clkout1_buf/O
                         net (fo=68, routed)          1.010     8.976    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.032 r  n_0_2246_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     9.331    n_0_2246_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.360 r  n_0_2246_BUFG_inst/O
                         net (fo=1286, routed)        0.828    10.188    u_pc/n_0_2246_BUFG
    SLICE_X61Y83         FDRE                                         r  u_pc/D_reg[31]/C
                         clock pessimism             -0.565     9.623    
    SLICE_X61Y83         FDRE (Hold_fdre_C_D)         0.076     9.699    u_pc/D_reg[31]
  -------------------------------------------------------------------
                         required time                         -9.699    
                         arrival time                           9.890    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_npc/NPCtoPC_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            u_pc/D_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@9.091ns - clk_out1_cpuclk fall@9.091ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.097ns = ( 10.188 - 9.091 ) 
    Source Clock Delay      (SCD):    0.519ns = ( 9.610 - 9.091 ) 
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      9.091     9.091 f  
    Y11                                               0.000     9.091 f  clk (IN)
                         net (fo=0)                   0.000     9.091    u_clk/cc/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.261     9.352 f  u_clk/cc/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.792    u_clk/cc/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.477     7.315 f  u_clk/cc/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     7.978    u_clk/cc/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.004 f  u_clk/cc/inst/clkout1_buf/O
                         net (fo=68, routed)          0.710     8.714    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     8.759 r  n_0_2246_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     9.025    n_0_2246_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.051 r  n_0_2246_BUFG_inst/O
                         net (fo=1286, routed)        0.559     9.610    u_npc/n_0_2246_BUFG
    SLICE_X60Y83         FDRE                                         r  u_npc/NPCtoPC_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_fdre_C_Q)         0.164     9.774 r  u_npc/NPCtoPC_reg[29]/Q
                         net (fo=1, routed)           0.116     9.890    u_pc/D[29]
    SLICE_X61Y83         FDRE                                         r  u_pc/D_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      9.091     9.091 f  
    Y11                                               0.000     9.091 f  clk (IN)
                         net (fo=0)                   0.000     9.091    u_clk/cc/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.451     9.541 f  u_clk/cc/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.023    u_clk/cc/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.802     7.221 f  u_clk/cc/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     7.937    u_clk/cc/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.966 f  u_clk/cc/inst/clkout1_buf/O
                         net (fo=68, routed)          1.010     8.976    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.032 r  n_0_2246_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     9.331    n_0_2246_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.360 r  n_0_2246_BUFG_inst/O
                         net (fo=1286, routed)        0.828    10.188    u_pc/n_0_2246_BUFG
    SLICE_X61Y83         FDRE                                         r  u_pc/D_reg[29]/C
                         clock pessimism             -0.565     9.623    
    SLICE_X61Y83         FDRE (Hold_fdre_C_D)         0.075     9.698    u_pc/D_reg[29]
  -------------------------------------------------------------------
                         required time                         -9.698    
                         arrival time                           9.890    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 u_npc/NPCtoPC_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            u_pc/D_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@9.091ns - clk_out1_cpuclk fall@9.091ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.883%)  route 0.153ns (52.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.094ns = ( 10.185 - 9.091 ) 
    Source Clock Delay      (SCD):    0.516ns = ( 9.607 - 9.091 ) 
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      9.091     9.091 f  
    Y11                                               0.000     9.091 f  clk (IN)
                         net (fo=0)                   0.000     9.091    u_clk/cc/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.261     9.352 f  u_clk/cc/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.792    u_clk/cc/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.477     7.315 f  u_clk/cc/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     7.978    u_clk/cc/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.004 f  u_clk/cc/inst/clkout1_buf/O
                         net (fo=68, routed)          0.710     8.714    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     8.759 r  n_0_2246_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     9.025    n_0_2246_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.051 r  n_0_2246_BUFG_inst/O
                         net (fo=1286, routed)        0.556     9.607    u_npc/n_0_2246_BUFG
    SLICE_X63Y78         FDRE                                         r  u_npc/NPCtoPC_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141     9.748 r  u_npc/NPCtoPC_reg[14]/Q
                         net (fo=9, routed)           0.153     9.902    u_pc/D[14]
    SLICE_X62Y78         FDRE                                         r  u_pc/D_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      9.091     9.091 f  
    Y11                                               0.000     9.091 f  clk (IN)
                         net (fo=0)                   0.000     9.091    u_clk/cc/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.451     9.541 f  u_clk/cc/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.023    u_clk/cc/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.802     7.221 f  u_clk/cc/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     7.937    u_clk/cc/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.966 f  u_clk/cc/inst/clkout1_buf/O
                         net (fo=68, routed)          1.010     8.976    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.032 r  n_0_2246_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     9.331    n_0_2246_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.360 r  n_0_2246_BUFG_inst/O
                         net (fo=1286, routed)        0.825    10.185    u_pc/n_0_2246_BUFG
    SLICE_X62Y78         FDRE                                         r  u_pc/D_reg[14]/C
                         clock pessimism             -0.565     9.620    
    SLICE_X62Y78         FDRE (Hold_fdre_C_D)         0.086     9.706    u_pc/D_reg[14]
  -------------------------------------------------------------------
                         required time                         -9.706    
                         arrival time                           9.902    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u_npc/NPCtoPC_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            u_pc/D_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@9.091ns - clk_out1_cpuclk fall@9.091ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.097ns = ( 10.188 - 9.091 ) 
    Source Clock Delay      (SCD):    0.519ns = ( 9.610 - 9.091 ) 
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      9.091     9.091 f  
    Y11                                               0.000     9.091 f  clk (IN)
                         net (fo=0)                   0.000     9.091    u_clk/cc/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.261     9.352 f  u_clk/cc/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.792    u_clk/cc/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.477     7.315 f  u_clk/cc/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     7.978    u_clk/cc/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.004 f  u_clk/cc/inst/clkout1_buf/O
                         net (fo=68, routed)          0.710     8.714    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     8.759 r  n_0_2246_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     9.025    n_0_2246_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.051 r  n_0_2246_BUFG_inst/O
                         net (fo=1286, routed)        0.559     9.610    u_npc/n_0_2246_BUFG
    SLICE_X60Y83         FDRE                                         r  u_npc/NPCtoPC_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_fdre_C_Q)         0.164     9.774 r  u_npc/NPCtoPC_reg[30]/Q
                         net (fo=1, routed)           0.116     9.890    u_pc/D[30]
    SLICE_X61Y83         FDRE                                         r  u_pc/D_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      9.091     9.091 f  
    Y11                                               0.000     9.091 f  clk (IN)
                         net (fo=0)                   0.000     9.091    u_clk/cc/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.451     9.541 f  u_clk/cc/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.023    u_clk/cc/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.802     7.221 f  u_clk/cc/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     7.937    u_clk/cc/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.966 f  u_clk/cc/inst/clkout1_buf/O
                         net (fo=68, routed)          1.010     8.976    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.032 r  n_0_2246_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     9.331    n_0_2246_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.360 r  n_0_2246_BUFG_inst/O
                         net (fo=1286, routed)        0.828    10.188    u_pc/n_0_2246_BUFG
    SLICE_X61Y83         FDRE                                         r  u_pc/D_reg[30]/C
                         clock pessimism             -0.565     9.623    
    SLICE_X61Y83         FDRE (Hold_fdre_C_D)         0.071     9.694    u_pc/D_reg[30]
  -------------------------------------------------------------------
                         required time                         -9.694    
                         arrival time                           9.890    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u_npc/NPCtoPC_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            u_pc/D_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@9.091ns - clk_out1_cpuclk fall@9.091ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.046%)  route 0.152ns (51.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.094ns = ( 10.185 - 9.091 ) 
    Source Clock Delay      (SCD):    0.516ns = ( 9.607 - 9.091 ) 
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      9.091     9.091 f  
    Y11                                               0.000     9.091 f  clk (IN)
                         net (fo=0)                   0.000     9.091    u_clk/cc/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.261     9.352 f  u_clk/cc/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.792    u_clk/cc/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.477     7.315 f  u_clk/cc/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     7.978    u_clk/cc/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.004 f  u_clk/cc/inst/clkout1_buf/O
                         net (fo=68, routed)          0.710     8.714    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     8.759 r  n_0_2246_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     9.025    n_0_2246_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.051 r  n_0_2246_BUFG_inst/O
                         net (fo=1286, routed)        0.556     9.607    u_npc/n_0_2246_BUFG
    SLICE_X63Y78         FDRE                                         r  u_npc/NPCtoPC_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141     9.748 r  u_npc/NPCtoPC_reg[15]/Q
                         net (fo=9, routed)           0.152     9.901    u_pc/D[15]
    SLICE_X62Y78         FDRE                                         r  u_pc/D_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      9.091     9.091 f  
    Y11                                               0.000     9.091 f  clk (IN)
                         net (fo=0)                   0.000     9.091    u_clk/cc/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.451     9.541 f  u_clk/cc/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.023    u_clk/cc/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.802     7.221 f  u_clk/cc/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     7.937    u_clk/cc/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.966 f  u_clk/cc/inst/clkout1_buf/O
                         net (fo=68, routed)          1.010     8.976    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.032 r  n_0_2246_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     9.331    n_0_2246_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.360 r  n_0_2246_BUFG_inst/O
                         net (fo=1286, routed)        0.825    10.185    u_pc/n_0_2246_BUFG
    SLICE_X62Y78         FDRE                                         r  u_pc/D_reg[15]/C
                         clock pessimism             -0.565     9.620    
    SLICE_X62Y78         FDRE (Hold_fdre_C_D)         0.083     9.703    u_pc/D_reg[15]
  -------------------------------------------------------------------
                         required time                         -9.703    
                         arrival time                           9.901    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u_npc/NPCtoPC_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            u_pc/D_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@9.091ns - clk_out1_cpuclk fall@9.091ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.478%)  route 0.107ns (39.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.097ns = ( 10.188 - 9.091 ) 
    Source Clock Delay      (SCD):    0.520ns = ( 9.611 - 9.091 ) 
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      9.091     9.091 f  
    Y11                                               0.000     9.091 f  clk (IN)
                         net (fo=0)                   0.000     9.091    u_clk/cc/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.261     9.352 f  u_clk/cc/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.792    u_clk/cc/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.477     7.315 f  u_clk/cc/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     7.978    u_clk/cc/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.004 f  u_clk/cc/inst/clkout1_buf/O
                         net (fo=68, routed)          0.710     8.714    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     8.759 r  n_0_2246_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     9.025    n_0_2246_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.051 r  n_0_2246_BUFG_inst/O
                         net (fo=1286, routed)        0.560     9.611    u_npc/n_0_2246_BUFG
    SLICE_X60Y84         FDRE                                         r  u_npc/NPCtoPC_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDRE (Prop_fdre_C_Q)         0.164     9.775 r  u_npc/NPCtoPC_reg[23]/Q
                         net (fo=1, routed)           0.107     9.882    u_pc/D[23]
    SLICE_X61Y83         FDRE                                         r  u_pc/D_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      9.091     9.091 f  
    Y11                                               0.000     9.091 f  clk (IN)
                         net (fo=0)                   0.000     9.091    u_clk/cc/inst/clk_in1
    Y11                  IBUF (Prop_ibuf_I_O)         0.451     9.541 f  u_clk/cc/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.023    u_clk/cc/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.802     7.221 f  u_clk/cc/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     7.937    u_clk/cc/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.966 f  u_clk/cc/inst/clkout1_buf/O
                         net (fo=68, routed)          1.010     8.976    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.032 r  n_0_2246_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     9.331    n_0_2246_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.360 r  n_0_2246_BUFG_inst/O
                         net (fo=1286, routed)        0.828    10.188    u_pc/n_0_2246_BUFG
    SLICE_X61Y83         FDRE                                         r  u_pc/D_reg[23]/C
                         clock pessimism             -0.564     9.624    
    SLICE_X61Y83         FDRE (Hold_fdre_C_D)         0.047     9.671    u_pc/D_reg[23]
  -------------------------------------------------------------------
                         required time                         -9.671    
                         arrival time                           9.882    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 9.091 }
Period(ns):         18.182
Sources:            { u_clk/cc/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         18.182      15.606     RAMB36_X1Y18    u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         18.182      15.606     RAMB36_X1Y18    u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         18.182      15.606     RAMB36_X2Y18    u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         18.182      15.606     RAMB36_X2Y18    u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         18.182      15.606     RAMB36_X1Y15    u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         18.182      15.606     RAMB36_X1Y15    u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         18.182      15.606     RAMB36_X1Y12    u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         18.182      15.606     RAMB36_X1Y12    u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         18.182      15.606     RAMB36_X2Y16    u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         18.182      15.606     RAMB36_X2Y16    u_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       18.182      141.818    PLLE2_ADV_X0Y0  u_clk/cc/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X64Y78    u_AR/AR_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X64Y75    u_AR/AR_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X41Y80    u_rf/regs_reg[31][28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X51Y87    u_rf/regs_reg[3][21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X51Y87    u_rf/regs_reg[3][22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X51Y87    u_rf/regs_reg[3][25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X51Y87    u_rf/regs_reg[3][27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X51Y87    u_rf/regs_reg[3][29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X51Y87    u_rf/regs_reg[3][31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X41Y81    u_rf/regs_reg[4][24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X69Y75    u_cu/Current_State_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X69Y74    u_cu/Current_State_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X69Y74    u_cu/Current_State_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X59Y74    u_rf/regs_reg[31][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X57Y77    u_rf/regs_reg[31][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X57Y77    u_rf/regs_reg[31][15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X47Y78    u_rf/regs_reg[31][16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X57Y79    u_rf/regs_reg[31][17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X39Y83    u_rf/regs_reg[31][23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X39Y83    u_rf/regs_reg[31][26]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clk/cc/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3   u_clk/cc/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  u_clk/cc/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  u_clk/cc/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y0  u_clk/cc/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  u_clk/cc/inst/plle2_adv_inst/CLKFBOUT



