--------------------------------------------------------------------------------
Release 14.2 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml PhotonCounter.twx PhotonCounter.ncd -o PhotonCounter.twr
PhotonCounter.pcf -ucf photonconnections.ucf

Design file:              PhotonCounter.ncd
Physical constraint file: PhotonCounter.pcf
Device,package,speed:     xc6slx16,ftg256,C,-2 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk" PERIOD = 6.4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44646 paths analyzed, 17383 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.168ns.
--------------------------------------------------------------------------------

Paths for end point counter2<27>/count_o_5 (SLICE_X34Y48.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               log2/ld_o (FF)
  Destination:          counter2<27>/count_o_5 (FF)
  Requirement:          6.400ns
  Data Path Delay:      6.055ns (Levels of Logic = 1)
  Clock Path Skew:      0.022ns (0.559 - 0.537)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: log2/ld_o to counter2<27>/count_o_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y18.DMUX    Tshcko                0.518   log2/_n0060_0
                                                       log2/ld_o
    SLICE_X34Y48.D4      net (fanout=282)      5.198   log2/ld_o
    SLICE_X34Y48.CLK     Tas                   0.339   counter2<27>/count_o<5>
                                                       counter2<27>/Mmux_count_i[15]_count_f[15]_mux_10_OUT121
                                                       counter2<27>/count_o_5
    -------------------------------------------------  ---------------------------
    Total                                      6.055ns (0.857ns logic, 5.198ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Paths for end point counter1<31>/count_f_12 (SLICE_X12Y59.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter2<39>/sync_f (FF)
  Destination:          counter1<31>/count_f_12 (FF)
  Requirement:          6.400ns
  Data Path Delay:      6.005ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.426 - 0.447)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter2<39>/sync_f to counter1<31>/count_f_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y33.DQ      Tcko                  0.430   counter2<39>/sync_f
                                                       counter2<39>/sync_f
    SLICE_X13Y56.B5      net (fanout=80)       3.727   counter2<39>/sync_f
    SLICE_X13Y56.B       Tilo                  0.259   counter1<31>/sync_f_full_flag_AND_35_o
                                                       counter1<31>/sync_f_full_flag_AND_35_o1
    SLICE_X12Y59.CE      net (fanout=4)        1.275   counter1<31>/sync_f_full_flag_AND_35_o
    SLICE_X12Y59.CLK     Tceck                 0.314   counter1<31>/count_f<15>
                                                       counter1<31>/count_f_12
    -------------------------------------------------  ---------------------------
    Total                                      6.005ns (1.003ns logic, 5.002ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter1<31>/full_flag (FF)
  Destination:          counter1<31>/count_f_12 (FF)
  Requirement:          6.400ns
  Data Path Delay:      2.908ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.192 - 0.195)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter1<31>/full_flag to counter1<31>/count_f_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y56.BMUX    Tshcko                0.518   counter1<31>/sync_f_full_flag_AND_35_o
                                                       counter1<31>/full_flag
    SLICE_X13Y56.B2      net (fanout=1)        0.542   counter1<31>/full_flag
    SLICE_X13Y56.B       Tilo                  0.259   counter1<31>/sync_f_full_flag_AND_35_o
                                                       counter1<31>/sync_f_full_flag_AND_35_o1
    SLICE_X12Y59.CE      net (fanout=4)        1.275   counter1<31>/sync_f_full_flag_AND_35_o
    SLICE_X12Y59.CLK     Tceck                 0.314   counter1<31>/count_f<15>
                                                       counter1<31>/count_f_12
    -------------------------------------------------  ---------------------------
    Total                                      2.908ns (1.091ns logic, 1.817ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point counter2<33>/full_flag (SLICE_X34Y58.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep40/ep_trigger_3 (FF)
  Destination:          counter2<33>/full_flag (FF)
  Requirement:          6.400ns
  Data Path Delay:      6.035ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.462 - 0.448)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ep40/ep_trigger_3 to counter2<33>/full_flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y32.BQ      Tcko                  0.476   TrigIn40<4>
                                                       ep40/ep_trigger_3
    SLICE_X17Y42.A2      net (fanout=2)        1.755   TrigIn40<3>
    SLICE_X17Y42.AMUX    Tilo                  0.337   photons1<316>
                                                       counter2<39>/reset_i_clear_i_OR_64_o1
    SLICE_X34Y58.SR      net (fanout=399)      2.963   counter2<39>/reset_i_clear_i_OR_64_o
    SLICE_X34Y58.CLK     Tsrck                 0.504   counter2<33>/sync_f_full_flag_AND_35_o
                                                       counter2<33>/full_flag
    -------------------------------------------------  ---------------------------
    Total                                      6.035ns (1.317ns logic, 4.718ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep40/ep_trigger_1 (FF)
  Destination:          counter2<33>/full_flag (FF)
  Requirement:          6.400ns
  Data Path Delay:      6.032ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.462 - 0.448)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ep40/ep_trigger_1 to counter2<33>/full_flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y32.AQ      Tcko                  0.476   TrigIn40<4>
                                                       ep40/ep_trigger_1
    SLICE_X17Y42.A1      net (fanout=5)        1.752   TrigIn40<1>
    SLICE_X17Y42.AMUX    Tilo                  0.337   photons1<316>
                                                       counter2<39>/reset_i_clear_i_OR_64_o1
    SLICE_X34Y58.SR      net (fanout=399)      2.963   counter2<39>/reset_i_clear_i_OR_64_o
    SLICE_X34Y58.CLK     Tsrck                 0.504   counter2<33>/sync_f_full_flag_AND_35_o
                                                       counter2<33>/full_flag
    -------------------------------------------------  ---------------------------
    Total                                      6.032ns (1.317ns logic, 4.715ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset (FF)
  Destination:          counter2<33>/full_flag (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.916ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.462 - 0.466)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to counter2<33>/full_flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y36.AQ      Tcko                  0.476   reset
                                                       reset
    SLICE_X17Y42.A4      net (fanout=462)      1.636   reset
    SLICE_X17Y42.AMUX    Tilo                  0.337   photons1<316>
                                                       counter2<39>/reset_i_clear_i_OR_64_o1
    SLICE_X34Y58.SR      net (fanout=399)      2.963   counter2<39>/reset_i_clear_i_OR_64_o
    SLICE_X34Y58.CLK     Tsrck                 0.504   counter2<33>/sync_f_full_flag_AND_35_o
                                                       counter2<33>/full_flag
    -------------------------------------------------  ---------------------------
    Total                                      5.916ns (1.317ns logic, 4.599ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk" PERIOD = 6.4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pulse_end_out<1><19>_FRB (SLICE_X26Y10.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.237ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep41/ep_trigger_1 (FF)
  Destination:          pulse_end_out<1><19>_FRB (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.247ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.093 - 0.083)
  Source Clock:         clk rising at 6.400ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ep41/ep_trigger_1 to pulse_end_out<1><19>_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y10.AQ      Tcko                  0.198   TrigIn41<7>
                                                       ep41/ep_trigger_1
    SLICE_X26Y10.CE      net (fanout=16)       0.157   TrigIn41<1>
    SLICE_X26Y10.CLK     Tckce       (-Th)     0.108   pulse_end_out<1><19>_FRB
                                                       pulse_end_out<1><19>_FRB
    -------------------------------------------------  ---------------------------
    Total                                      0.247ns (0.090ns logic, 0.157ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point pulse_end_out<1><18>_FRB (SLICE_X26Y10.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.241ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep41/ep_trigger_1 (FF)
  Destination:          pulse_end_out<1><18>_FRB (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.251ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.093 - 0.083)
  Source Clock:         clk rising at 6.400ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ep41/ep_trigger_1 to pulse_end_out<1><18>_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y10.AQ      Tcko                  0.198   TrigIn41<7>
                                                       ep41/ep_trigger_1
    SLICE_X26Y10.CE      net (fanout=16)       0.157   TrigIn41<1>
    SLICE_X26Y10.CLK     Tckce       (-Th)     0.104   pulse_end_out<1><19>_FRB
                                                       pulse_end_out<1><18>_FRB
    -------------------------------------------------  ---------------------------
    Total                                      0.251ns (0.094ns logic, 0.157ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point pulse_end_out<1><17>_FRB (SLICE_X26Y10.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.243ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep41/ep_trigger_1 (FF)
  Destination:          pulse_end_out<1><17>_FRB (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.253ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.093 - 0.083)
  Source Clock:         clk rising at 6.400ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ep41/ep_trigger_1 to pulse_end_out<1><17>_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y10.AQ      Tcko                  0.198   TrigIn41<7>
                                                       ep41/ep_trigger_1
    SLICE_X26Y10.CE      net (fanout=16)       0.157   TrigIn41<1>
    SLICE_X26Y10.CLK     Tckce       (-Th)     0.102   pulse_end_out<1><19>_FRB
                                                       pulse_end_out<1><17>_FRB
    -------------------------------------------------  ---------------------------
    Total                                      0.253ns (0.096ns logic, 0.157ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk" PERIOD = 6.4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y3.CLKAWRCLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y2.CLKAWRCLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.001ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: counter2_391/CLK
  Logical resource: Mshreg_counter2_39/CLK
  Location pin: SLICE_X22Y34.CLK
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk2x" PERIOD = 3.2 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 96752 paths analyzed, 4335 endpoints analyzed, 2162 failing endpoints
 2162 timing errors detected. (2162 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.912ns.
--------------------------------------------------------------------------------

Paths for end point sync_counter_long_18 (SLICE_X11Y14.D5), 1737 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_counter_long_1 (FF)
  Destination:          sync_counter_long_18 (FF)
  Requirement:          3.200ns
  Data Path Delay:      5.731ns (Levels of Logic = 10)
  Clock Path Skew:      -0.012ns (0.314 - 0.326)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sync_counter_long_1 to sync_counter_long_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.DQ      Tcko                  0.430   sync_counter_long<1>
                                                       sync_counter_long_1
    SLICE_X8Y10.B3       net (fanout=14)       0.942   sync_counter_long<1>
    SLICE_X8Y10.COUT     Topcyb                0.448   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<3>
                                                       sync_counter_long<1>_rt.1
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<3>
    SLICE_X8Y11.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<3>
    SLICE_X8Y11.COUT     Tbyp                  0.091   slow_delay_div_out_03
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<7>
    SLICE_X8Y12.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<7>
    SLICE_X8Y12.COUT     Tbyp                  0.091   slow_delay_div_out_110
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<11>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<11>
    SLICE_X8Y13.COUT     Tbyp                  0.091   sync_counter_long_14_BRB4
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<15>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<15>
    SLICE_X8Y14.COUT     Tbyp                  0.091   slow_delay_div_out_301
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X8Y15.COUT     Tbyp                  0.091   slow_delay_div_in_8
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X8Y16.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X8Y16.CMUX     Tcinc                 0.289   slow_delay_div_out_212
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X14Y15.B4      net (fanout=1)        1.022   sync_counter_long[31]_GND_1_o_add_89_OUT<26>
    SLICE_X14Y15.COUT    Topcyb                0.483   sync_counter_long_17_BRB2
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_lut<13>
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_cy<15>
    SLICE_X14Y16.CIN     net (fanout=14)       0.003   slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o
    SLICE_X14Y16.BMUX    Tcinb                 0.286   slow_delay_div_out_3
                                                       reset_sync2x_det_free_OR_47_o1_cy1
    SLICE_X11Y14.D5      net (fanout=14)       0.982   reset_sync2x_det_free_OR_47_o
    SLICE_X11Y14.CLK     Tas                   0.373   sync_counter_long<18>
                                                       sync_counter_long_18_rstpot
                                                       sync_counter_long_18
    -------------------------------------------------  ---------------------------
    Total                                      5.731ns (2.764ns logic, 2.967ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_counter_long_17_BRB2 (FF)
  Destination:          sync_counter_long_18 (FF)
  Requirement:          3.200ns
  Data Path Delay:      5.709ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.314 - 0.322)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sync_counter_long_17_BRB2 to sync_counter_long_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y15.DQ      Tcko                  0.525   sync_counter_long_17_BRB2
                                                       sync_counter_long_17_BRB2
    SLICE_X8Y14.A1       net (fanout=10)       1.177   sync_counter_long_17_BRB2
    SLICE_X8Y14.COUT     Topcya                0.472   slow_delay_div_out_301
                                                       sync_counter_long_16_rstpot_1
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X8Y15.COUT     Tbyp                  0.091   slow_delay_div_in_8
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X8Y16.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X8Y16.CMUX     Tcinc                 0.289   slow_delay_div_out_212
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X14Y15.B4      net (fanout=1)        1.022   sync_counter_long[31]_GND_1_o_add_89_OUT<26>
    SLICE_X14Y15.COUT    Topcyb                0.483   sync_counter_long_17_BRB2
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_lut<13>
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_cy<15>
    SLICE_X14Y16.CIN     net (fanout=14)       0.003   slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o
    SLICE_X14Y16.BMUX    Tcinb                 0.286   slow_delay_div_out_3
                                                       reset_sync2x_det_free_OR_47_o1_cy1
    SLICE_X11Y14.D5      net (fanout=14)       0.982   reset_sync2x_det_free_OR_47_o
    SLICE_X11Y14.CLK     Tas                   0.373   sync_counter_long<18>
                                                       sync_counter_long_18_rstpot
                                                       sync_counter_long_18
    -------------------------------------------------  ---------------------------
    Total                                      5.709ns (2.519ns logic, 3.190ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_counter_long_0 (FF)
  Destination:          sync_counter_long_18 (FF)
  Requirement:          3.200ns
  Data Path Delay:      5.712ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sync_counter_long_0 to sync_counter_long_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y14.AQ      Tcko                  0.430   sync_counter_long<18>
                                                       sync_counter_long_0
    SLICE_X8Y10.A3       net (fanout=14)       0.899   sync_counter_long<0>
    SLICE_X8Y10.COUT     Topcya                0.472   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<3>
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_lut<0>1_INV_0
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<3>
    SLICE_X8Y11.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<3>
    SLICE_X8Y11.COUT     Tbyp                  0.091   slow_delay_div_out_03
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<7>
    SLICE_X8Y12.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<7>
    SLICE_X8Y12.COUT     Tbyp                  0.091   slow_delay_div_out_110
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<11>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<11>
    SLICE_X8Y13.COUT     Tbyp                  0.091   sync_counter_long_14_BRB4
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<15>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<15>
    SLICE_X8Y14.COUT     Tbyp                  0.091   slow_delay_div_out_301
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X8Y15.COUT     Tbyp                  0.091   slow_delay_div_in_8
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X8Y16.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X8Y16.CMUX     Tcinc                 0.289   slow_delay_div_out_212
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X14Y15.B4      net (fanout=1)        1.022   sync_counter_long[31]_GND_1_o_add_89_OUT<26>
    SLICE_X14Y15.COUT    Topcyb                0.483   sync_counter_long_17_BRB2
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_lut<13>
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_cy<15>
    SLICE_X14Y16.CIN     net (fanout=14)       0.003   slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o
    SLICE_X14Y16.BMUX    Tcinb                 0.286   slow_delay_div_out_3
                                                       reset_sync2x_det_free_OR_47_o1_cy1
    SLICE_X11Y14.D5      net (fanout=14)       0.982   reset_sync2x_det_free_OR_47_o
    SLICE_X11Y14.CLK     Tas                   0.373   sync_counter_long<18>
                                                       sync_counter_long_18_rstpot
                                                       sync_counter_long_18
    -------------------------------------------------  ---------------------------
    Total                                      5.712ns (2.788ns logic, 2.924ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point sync_counter_long_19 (SLICE_X9Y14.C3), 1737 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_counter_long_1 (FF)
  Destination:          sync_counter_long_19 (FF)
  Requirement:          3.200ns
  Data Path Delay:      5.656ns (Levels of Logic = 10)
  Clock Path Skew:      -0.006ns (0.320 - 0.326)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sync_counter_long_1 to sync_counter_long_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.DQ      Tcko                  0.430   sync_counter_long<1>
                                                       sync_counter_long_1
    SLICE_X8Y10.B3       net (fanout=14)       0.942   sync_counter_long<1>
    SLICE_X8Y10.COUT     Topcyb                0.448   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<3>
                                                       sync_counter_long<1>_rt.1
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<3>
    SLICE_X8Y11.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<3>
    SLICE_X8Y11.COUT     Tbyp                  0.091   slow_delay_div_out_03
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<7>
    SLICE_X8Y12.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<7>
    SLICE_X8Y12.COUT     Tbyp                  0.091   slow_delay_div_out_110
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<11>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<11>
    SLICE_X8Y13.COUT     Tbyp                  0.091   sync_counter_long_14_BRB4
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<15>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<15>
    SLICE_X8Y14.COUT     Tbyp                  0.091   slow_delay_div_out_301
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X8Y15.COUT     Tbyp                  0.091   slow_delay_div_in_8
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X8Y16.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X8Y16.CMUX     Tcinc                 0.289   slow_delay_div_out_212
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X14Y15.B4      net (fanout=1)        1.022   sync_counter_long[31]_GND_1_o_add_89_OUT<26>
    SLICE_X14Y15.COUT    Topcyb                0.483   sync_counter_long_17_BRB2
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_lut<13>
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_cy<15>
    SLICE_X14Y16.CIN     net (fanout=14)       0.003   slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o
    SLICE_X14Y16.BMUX    Tcinb                 0.286   slow_delay_div_out_3
                                                       reset_sync2x_det_free_OR_47_o1_cy1
    SLICE_X9Y14.C3       net (fanout=14)       0.907   reset_sync2x_det_free_OR_47_o
    SLICE_X9Y14.CLK      Tas                   0.373   sync_counter_long<8>
                                                       sync_counter_long_19_rstpot
                                                       sync_counter_long_19
    -------------------------------------------------  ---------------------------
    Total                                      5.656ns (2.764ns logic, 2.892ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_counter_long_0 (FF)
  Destination:          sync_counter_long_19 (FF)
  Requirement:          3.200ns
  Data Path Delay:      5.637ns (Levels of Logic = 10)
  Clock Path Skew:      -0.011ns (0.320 - 0.331)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sync_counter_long_0 to sync_counter_long_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y14.AQ      Tcko                  0.430   sync_counter_long<18>
                                                       sync_counter_long_0
    SLICE_X8Y10.A3       net (fanout=14)       0.899   sync_counter_long<0>
    SLICE_X8Y10.COUT     Topcya                0.472   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<3>
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_lut<0>1_INV_0
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<3>
    SLICE_X8Y11.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<3>
    SLICE_X8Y11.COUT     Tbyp                  0.091   slow_delay_div_out_03
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<7>
    SLICE_X8Y12.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<7>
    SLICE_X8Y12.COUT     Tbyp                  0.091   slow_delay_div_out_110
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<11>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<11>
    SLICE_X8Y13.COUT     Tbyp                  0.091   sync_counter_long_14_BRB4
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<15>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<15>
    SLICE_X8Y14.COUT     Tbyp                  0.091   slow_delay_div_out_301
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X8Y15.COUT     Tbyp                  0.091   slow_delay_div_in_8
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X8Y16.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X8Y16.CMUX     Tcinc                 0.289   slow_delay_div_out_212
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X14Y15.B4      net (fanout=1)        1.022   sync_counter_long[31]_GND_1_o_add_89_OUT<26>
    SLICE_X14Y15.COUT    Topcyb                0.483   sync_counter_long_17_BRB2
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_lut<13>
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_cy<15>
    SLICE_X14Y16.CIN     net (fanout=14)       0.003   slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o
    SLICE_X14Y16.BMUX    Tcinb                 0.286   slow_delay_div_out_3
                                                       reset_sync2x_det_free_OR_47_o1_cy1
    SLICE_X9Y14.C3       net (fanout=14)       0.907   reset_sync2x_det_free_OR_47_o
    SLICE_X9Y14.CLK      Tas                   0.373   sync_counter_long<8>
                                                       sync_counter_long_19_rstpot
                                                       sync_counter_long_19
    -------------------------------------------------  ---------------------------
    Total                                      5.637ns (2.788ns logic, 2.849ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_counter_long_17_BRB2 (FF)
  Destination:          sync_counter_long_19 (FF)
  Requirement:          3.200ns
  Data Path Delay:      5.634ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.320 - 0.322)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sync_counter_long_17_BRB2 to sync_counter_long_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y15.DQ      Tcko                  0.525   sync_counter_long_17_BRB2
                                                       sync_counter_long_17_BRB2
    SLICE_X8Y14.A1       net (fanout=10)       1.177   sync_counter_long_17_BRB2
    SLICE_X8Y14.COUT     Topcya                0.472   slow_delay_div_out_301
                                                       sync_counter_long_16_rstpot_1
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X8Y15.COUT     Tbyp                  0.091   slow_delay_div_in_8
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X8Y16.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X8Y16.CMUX     Tcinc                 0.289   slow_delay_div_out_212
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X14Y15.B4      net (fanout=1)        1.022   sync_counter_long[31]_GND_1_o_add_89_OUT<26>
    SLICE_X14Y15.COUT    Topcyb                0.483   sync_counter_long_17_BRB2
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_lut<13>
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_cy<15>
    SLICE_X14Y16.CIN     net (fanout=14)       0.003   slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o
    SLICE_X14Y16.BMUX    Tcinb                 0.286   slow_delay_div_out_3
                                                       reset_sync2x_det_free_OR_47_o1_cy1
    SLICE_X9Y14.C3       net (fanout=14)       0.907   reset_sync2x_det_free_OR_47_o
    SLICE_X9Y14.CLK      Tas                   0.373   sync_counter_long<8>
                                                       sync_counter_long_19_rstpot
                                                       sync_counter_long_19
    -------------------------------------------------  ---------------------------
    Total                                      5.634ns (2.519ns logic, 3.115ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point sync_counter_long_12 (SLICE_X9Y15.A3), 1736 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_counter_long_1 (FF)
  Destination:          sync_counter_long_12 (FF)
  Requirement:          3.200ns
  Data Path Delay:      5.594ns (Levels of Logic = 9)
  Clock Path Skew:      -0.005ns (0.321 - 0.326)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sync_counter_long_1 to sync_counter_long_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.DQ      Tcko                  0.430   sync_counter_long<1>
                                                       sync_counter_long_1
    SLICE_X8Y10.B3       net (fanout=14)       0.942   sync_counter_long<1>
    SLICE_X8Y10.COUT     Topcyb                0.448   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<3>
                                                       sync_counter_long<1>_rt.1
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<3>
    SLICE_X8Y11.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<3>
    SLICE_X8Y11.COUT     Tbyp                  0.091   slow_delay_div_out_03
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<7>
    SLICE_X8Y12.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<7>
    SLICE_X8Y12.COUT     Tbyp                  0.091   slow_delay_div_out_110
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<11>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<11>
    SLICE_X8Y13.COUT     Tbyp                  0.091   sync_counter_long_14_BRB4
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<15>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<15>
    SLICE_X8Y14.COUT     Tbyp                  0.091   slow_delay_div_out_301
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X8Y15.COUT     Tbyp                  0.091   slow_delay_div_in_8
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X8Y16.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X8Y16.CMUX     Tcinc                 0.289   slow_delay_div_out_212
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X14Y15.B4      net (fanout=1)        1.022   sync_counter_long[31]_GND_1_o_add_89_OUT<26>
    SLICE_X14Y15.COUT    Topcyb                0.483   sync_counter_long_17_BRB2
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_lut<13>
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_cy<15>
    SLICE_X9Y15.A3       net (fanout=14)       1.134   slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o
    SLICE_X9Y15.CLK      Tas                   0.373   sync_counter_long<24>
                                                       sync_counter_long_12_rstpot
                                                       sync_counter_long_12
    -------------------------------------------------  ---------------------------
    Total                                      5.594ns (2.478ns logic, 3.116ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_counter_long_0 (FF)
  Destination:          sync_counter_long_12 (FF)
  Requirement:          3.200ns
  Data Path Delay:      5.575ns (Levels of Logic = 9)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sync_counter_long_0 to sync_counter_long_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y14.AQ      Tcko                  0.430   sync_counter_long<18>
                                                       sync_counter_long_0
    SLICE_X8Y10.A3       net (fanout=14)       0.899   sync_counter_long<0>
    SLICE_X8Y10.COUT     Topcya                0.472   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<3>
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_lut<0>1_INV_0
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<3>
    SLICE_X8Y11.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<3>
    SLICE_X8Y11.COUT     Tbyp                  0.091   slow_delay_div_out_03
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<7>
    SLICE_X8Y12.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<7>
    SLICE_X8Y12.COUT     Tbyp                  0.091   slow_delay_div_out_110
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<11>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<11>
    SLICE_X8Y13.COUT     Tbyp                  0.091   sync_counter_long_14_BRB4
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<15>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<15>
    SLICE_X8Y14.COUT     Tbyp                  0.091   slow_delay_div_out_301
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X8Y15.COUT     Tbyp                  0.091   slow_delay_div_in_8
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X8Y16.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X8Y16.CMUX     Tcinc                 0.289   slow_delay_div_out_212
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X14Y15.B4      net (fanout=1)        1.022   sync_counter_long[31]_GND_1_o_add_89_OUT<26>
    SLICE_X14Y15.COUT    Topcyb                0.483   sync_counter_long_17_BRB2
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_lut<13>
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_cy<15>
    SLICE_X9Y15.A3       net (fanout=14)       1.134   slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o
    SLICE_X9Y15.CLK      Tas                   0.373   sync_counter_long<24>
                                                       sync_counter_long_12_rstpot
                                                       sync_counter_long_12
    -------------------------------------------------  ---------------------------
    Total                                      5.575ns (2.502ns logic, 3.073ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_counter_long_17_BRB2 (FF)
  Destination:          sync_counter_long_12 (FF)
  Requirement:          3.200ns
  Data Path Delay:      5.572ns (Levels of Logic = 5)
  Clock Path Skew:      -0.001ns (0.321 - 0.322)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sync_counter_long_17_BRB2 to sync_counter_long_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y15.DQ      Tcko                  0.525   sync_counter_long_17_BRB2
                                                       sync_counter_long_17_BRB2
    SLICE_X8Y14.A1       net (fanout=10)       1.177   sync_counter_long_17_BRB2
    SLICE_X8Y14.COUT     Topcya                0.472   slow_delay_div_out_301
                                                       sync_counter_long_16_rstpot_1
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<19>
    SLICE_X8Y15.COUT     Tbyp                  0.091   slow_delay_div_in_8
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X8Y16.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X8Y16.CMUX     Tcinc                 0.289   slow_delay_div_out_212
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X14Y15.B4      net (fanout=1)        1.022   sync_counter_long[31]_GND_1_o_add_89_OUT<26>
    SLICE_X14Y15.COUT    Topcyb                0.483   sync_counter_long_17_BRB2
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_lut<13>
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_cy<15>
    SLICE_X9Y15.A3       net (fanout=14)       1.134   slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o
    SLICE_X9Y15.CLK      Tas                   0.373   sync_counter_long<24>
                                                       sync_counter_long_12_rstpot
                                                       sync_counter_long_12
    -------------------------------------------------  ---------------------------
    Total                                      5.572ns (2.233ns logic, 3.339ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk2x" PERIOD = 3.2 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point timebin_counter1_3 (SLICE_X22Y35.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.347ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pmt_free1 (FF)
  Destination:          timebin_counter1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.087 - 0.093)
  Source Clock:         clk2x rising at 3.200ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pmt_free1 to timebin_counter1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y35.AQ      Tcko                  0.198   pmt_free1
                                                       pmt_free1
    SLICE_X22Y35.CE      net (fanout=3)        0.251   pmt_free1
    SLICE_X22Y35.CLK     Tckce       (-Th)     0.108   timebin_counter1<3>
                                                       timebin_counter1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.090ns logic, 0.251ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point timebin_counter1_2 (SLICE_X22Y35.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.351ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pmt_free1 (FF)
  Destination:          timebin_counter1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.345ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.087 - 0.093)
  Source Clock:         clk2x rising at 3.200ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pmt_free1 to timebin_counter1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y35.AQ      Tcko                  0.198   pmt_free1
                                                       pmt_free1
    SLICE_X22Y35.CE      net (fanout=3)        0.251   pmt_free1
    SLICE_X22Y35.CLK     Tckce       (-Th)     0.104   timebin_counter1<3>
                                                       timebin_counter1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.345ns (0.094ns logic, 0.251ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point timebin_counter1_1 (SLICE_X22Y35.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.353ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pmt_free1 (FF)
  Destination:          timebin_counter1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.347ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.087 - 0.093)
  Source Clock:         clk2x rising at 3.200ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pmt_free1 to timebin_counter1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y35.AQ      Tcko                  0.198   pmt_free1
                                                       pmt_free1
    SLICE_X22Y35.CE      net (fanout=3)        0.251   pmt_free1
    SLICE_X22Y35.CLK     Tckce       (-Th)     0.102   timebin_counter1<3>
                                                       timebin_counter1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.347ns (0.096ns logic, 0.251ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk2x" PERIOD = 3.2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.951ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: slow_pulsed_sig<0>/CLK0
  Logical resource: slow_pulsed_sig_0/CK0
  Location pin: OLOGIC_X0Y14.CLK0
  Clock network: clk2x
--------------------------------------------------------------------------------
Slack: 0.951ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: slow_pulsed_sig<1>/CLK0
  Logical resource: slow_pulsed_sig_1/CK0
  Location pin: OLOGIC_X0Y12.CLK0
  Clock network: clk2x
--------------------------------------------------------------------------------
Slack: 0.951ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: slow_pulsed_sig<2>/CLK0
  Logical resource: slow_pulsed_sig_2/CK0
  Location pin: OLOGIC_X0Y10.CLK0
  Clock network: clk2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X24Y3.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.510ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.119 - 0.126)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y3.AQ       Tcko                  0.430   okHI/rst1
                                                       okHI/flop1
    SLICE_X24Y3.AX       net (fanout=1)        0.966   okHI/rst1
    SLICE_X24Y3.CLK      Tdick                 0.114   okHI/rst4
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.510ns (0.544ns logic, 0.966ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X24Y3.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.517ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y3.AQ       Tcko                  0.476   okHI/rst4
                                                       okHI/flop2
    SLICE_X24Y3.BX       net (fanout=2)        0.927   okHI/rst2
    SLICE_X24Y3.CLK      Tdick                 0.114   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.517ns (0.590ns logic, 0.927ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X24Y3.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.243ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y3.BQ       Tcko                  0.476   okHI/rst4
                                                       okHI/flop3
    SLICE_X24Y3.CX       net (fanout=2)        0.653   okHI/rst3
    SLICE_X24Y3.CLK      Tdick                 0.114   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      1.243ns (0.590ns logic, 0.653ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X24Y3.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.571ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.571ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y3.BQ       Tcko                  0.200   okHI/rst4
                                                       okHI/flop3
    SLICE_X24Y3.CX       net (fanout=2)        0.323   okHI/rst3
    SLICE_X24Y3.CLK      Tckdi       (-Th)    -0.048   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      0.571ns (0.248ns logic, 0.323ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X24Y3.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.697ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.697ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y3.AQ       Tcko                  0.200   okHI/rst4
                                                       okHI/flop2
    SLICE_X24Y3.BX       net (fanout=2)        0.449   okHI/rst2
    SLICE_X24Y3.CLK      Tckdi       (-Th)    -0.048   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.697ns (0.248ns logic, 0.449ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X24Y3.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.726ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.726ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y3.AQ       Tcko                  0.198   okHI/rst1
                                                       okHI/flop1
    SLICE_X24Y3.AX       net (fanout=1)        0.480   okHI/rst1
    SLICE_X24Y3.CLK      Tckdi       (-Th)    -0.048   okHI/rst4
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      0.726ns (0.246ns logic, 0.480ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.830ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" 
TS_okHostClk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3705 paths analyzed, 1215 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.159ns.
--------------------------------------------------------------------------------

Paths for end point okHI/delays[15].fdreout0 (OLOGIC_X16Y1.D1), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_5 (FF)
  Destination:          okHI/delays[15].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      8.546ns (Levels of Logic = 3)
  Clock Path Skew:      0.522ns (0.836 - 0.314)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_5 to okHI/delays[15].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y5.DQ       Tcko                  0.476   ok1<21>
                                                       okHI/hicore/ti_addr_5
    SLICE_X15Y2.B2       net (fanout=14)       1.765   ok1<21>
    SLICE_X15Y2.B        Tilo                  0.259   pipeOutaf/ok2<16>8
                                                       pipeOutaf/ok2<16>81
    SLICE_X15Y2.A5       net (fanout=1)        0.230   pipeOutaf/ok2<16>8
    SLICE_X15Y2.A        Tilo                  0.259   pipeOutaf/ok2<16>8
                                                       pipeOutaf/ok2<16>83
    SLICE_X5Y4.A2        net (fanout=18)       1.641   ok2x<33>
    SLICE_X5Y4.A         Tilo                  0.259   pipeoutfifo2/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<7>
                                                       okHI/hicore/Mmux_hi_dataout17
    OLOGIC_X16Y1.D1      net (fanout=1)        2.479   okHI/hi_dataout<15>
    OLOGIC_X16Y1.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<15>
                                                       okHI/delays[15].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      8.546ns (2.431ns logic, 6.115ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_5 (FF)
  Destination:          okHI/delays[15].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      8.254ns (Levels of Logic = 3)
  Clock Path Skew:      0.522ns (0.836 - 0.314)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_5 to okHI/delays[15].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y5.DQ       Tcko                  0.476   ok1<21>
                                                       okHI/hicore/ti_addr_5
    SLICE_X14Y2.B4       net (fanout=14)       1.531   ok1<21>
    SLICE_X14Y2.B        Tilo                  0.254   pipeOuta0/ok2<16>8
                                                       pipeOuta0/ok2<16>81
    SLICE_X14Y2.A3       net (fanout=1)        0.484   pipeOuta0/ok2<16>8
    SLICE_X14Y2.A        Tilo                  0.254   pipeOuta0/ok2<16>8
                                                       pipeOuta0/ok2<16>83
    SLICE_X5Y4.A5        net (fanout=18)       1.339   ok2x<16>
    SLICE_X5Y4.A         Tilo                  0.259   pipeoutfifo2/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<7>
                                                       okHI/hicore/Mmux_hi_dataout17
    OLOGIC_X16Y1.D1      net (fanout=1)        2.479   okHI/hi_dataout<15>
    OLOGIC_X16Y1.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<15>
                                                       okHI/delays[15].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      8.254ns (2.421ns logic, 5.833ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_1 (FF)
  Destination:          okHI/delays[15].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      8.225ns (Levels of Logic = 3)
  Clock Path Skew:      0.525ns (0.836 - 0.311)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_1 to okHI/delays[15].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y6.DQ       Tcko                  0.430   ok1<17>
                                                       okHI/hicore/ti_addr_1
    SLICE_X14Y2.B5       net (fanout=16)       1.548   ok1<17>
    SLICE_X14Y2.B        Tilo                  0.254   pipeOuta0/ok2<16>8
                                                       pipeOuta0/ok2<16>81
    SLICE_X14Y2.A3       net (fanout=1)        0.484   pipeOuta0/ok2<16>8
    SLICE_X14Y2.A        Tilo                  0.254   pipeOuta0/ok2<16>8
                                                       pipeOuta0/ok2<16>83
    SLICE_X5Y4.A5        net (fanout=18)       1.339   ok2x<16>
    SLICE_X5Y4.A         Tilo                  0.259   pipeoutfifo2/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<7>
                                                       okHI/hicore/Mmux_hi_dataout17
    OLOGIC_X16Y1.D1      net (fanout=1)        2.479   okHI/hi_dataout<15>
    OLOGIC_X16Y1.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<15>
                                                       okHI/delays[15].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      8.225ns (2.375ns logic, 5.850ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[13].fdreout0 (OLOGIC_X15Y2.D1), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_5 (FF)
  Destination:          okHI/delays[13].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      8.408ns (Levels of Logic = 3)
  Clock Path Skew:      0.515ns (0.829 - 0.314)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_5 to okHI/delays[13].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y5.DQ       Tcko                  0.476   ok1<21>
                                                       okHI/hicore/ti_addr_5
    SLICE_X14Y2.B4       net (fanout=14)       1.531   ok1<21>
    SLICE_X14Y2.B        Tilo                  0.254   pipeOuta0/ok2<16>8
                                                       pipeOuta0/ok2<16>81
    SLICE_X14Y2.A3       net (fanout=1)        0.484   pipeOuta0/ok2<16>8
    SLICE_X14Y2.A        Tilo                  0.254   pipeOuta0/ok2<16>8
                                                       pipeOuta0/ok2<16>83
    SLICE_X5Y5.D2        net (fanout=18)       1.816   ok2x<16>
    SLICE_X5Y5.DMUX      Tilo                  0.337   pipeoutfifo2/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<8>
                                                       okHI/hicore/Mmux_hi_dataout31
    OLOGIC_X15Y2.D1      net (fanout=1)        2.078   okHI/hi_dataout<13>
    OLOGIC_X15Y2.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<13>
                                                       okHI/delays[13].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      8.408ns (2.499ns logic, 5.909ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_1 (FF)
  Destination:          okHI/delays[13].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      8.379ns (Levels of Logic = 3)
  Clock Path Skew:      0.518ns (0.829 - 0.311)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_1 to okHI/delays[13].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y6.DQ       Tcko                  0.430   ok1<17>
                                                       okHI/hicore/ti_addr_1
    SLICE_X14Y2.B5       net (fanout=16)       1.548   ok1<17>
    SLICE_X14Y2.B        Tilo                  0.254   pipeOuta0/ok2<16>8
                                                       pipeOuta0/ok2<16>81
    SLICE_X14Y2.A3       net (fanout=1)        0.484   pipeOuta0/ok2<16>8
    SLICE_X14Y2.A        Tilo                  0.254   pipeOuta0/ok2<16>8
                                                       pipeOuta0/ok2<16>83
    SLICE_X5Y5.D2        net (fanout=18)       1.816   ok2x<16>
    SLICE_X5Y5.DMUX      Tilo                  0.337   pipeoutfifo2/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<8>
                                                       okHI/hicore/Mmux_hi_dataout31
    OLOGIC_X15Y2.D1      net (fanout=1)        2.078   okHI/hi_dataout<13>
    OLOGIC_X15Y2.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<13>
                                                       okHI/delays[13].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      8.379ns (2.453ns logic, 5.926ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_5 (FF)
  Destination:          okHI/delays[13].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      8.201ns (Levels of Logic = 3)
  Clock Path Skew:      0.515ns (0.829 - 0.314)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_5 to okHI/delays[13].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y5.DQ       Tcko                  0.476   ok1<21>
                                                       okHI/hicore/ti_addr_5
    SLICE_X15Y2.B2       net (fanout=14)       1.765   ok1<21>
    SLICE_X15Y2.B        Tilo                  0.259   pipeOutaf/ok2<16>8
                                                       pipeOutaf/ok2<16>81
    SLICE_X15Y2.A5       net (fanout=1)        0.230   pipeOutaf/ok2<16>8
    SLICE_X15Y2.A        Tilo                  0.259   pipeOutaf/ok2<16>8
                                                       pipeOutaf/ok2<16>83
    SLICE_X5Y5.D4        net (fanout=18)       1.619   ok2x<33>
    SLICE_X5Y5.DMUX      Tilo                  0.337   pipeoutfifo2/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<8>
                                                       okHI/hicore/Mmux_hi_dataout31
    OLOGIC_X15Y2.D1      net (fanout=1)        2.078   okHI/hi_dataout<13>
    OLOGIC_X15Y2.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<13>
                                                       okHI/delays[13].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      8.201ns (2.509ns logic, 5.692ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[5].fdreout0 (OLOGIC_X14Y0.D1), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_5 (FF)
  Destination:          okHI/delays[5].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      7.904ns (Levels of Logic = 3)
  Clock Path Skew:      0.513ns (0.827 - 0.314)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_5 to okHI/delays[5].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y5.DQ       Tcko                  0.476   ok1<21>
                                                       okHI/hicore/ti_addr_5
    SLICE_X14Y2.B4       net (fanout=14)       1.531   ok1<21>
    SLICE_X14Y2.B        Tilo                  0.254   pipeOuta0/ok2<16>8
                                                       pipeOuta0/ok2<16>81
    SLICE_X14Y2.A3       net (fanout=1)        0.484   pipeOuta0/ok2<16>8
    SLICE_X14Y2.A        Tilo                  0.254   pipeOuta0/ok2<16>8
                                                       pipeOuta0/ok2<16>83
    SLICE_X7Y4.C1        net (fanout=18)       1.578   ok2x<16>
    SLICE_X7Y4.C         Tilo                  0.259   okHI/hi_dataout<5>
                                                       okHI/hicore/Mmux_hi_dataout111
    OLOGIC_X14Y0.D1      net (fanout=1)        1.890   okHI/hi_dataout<5>
    OLOGIC_X14Y0.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<5>
                                                       okHI/delays[5].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      7.904ns (2.421ns logic, 5.483ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_1 (FF)
  Destination:          okHI/delays[5].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      7.875ns (Levels of Logic = 3)
  Clock Path Skew:      0.516ns (0.827 - 0.311)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_1 to okHI/delays[5].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y6.DQ       Tcko                  0.430   ok1<17>
                                                       okHI/hicore/ti_addr_1
    SLICE_X14Y2.B5       net (fanout=16)       1.548   ok1<17>
    SLICE_X14Y2.B        Tilo                  0.254   pipeOuta0/ok2<16>8
                                                       pipeOuta0/ok2<16>81
    SLICE_X14Y2.A3       net (fanout=1)        0.484   pipeOuta0/ok2<16>8
    SLICE_X14Y2.A        Tilo                  0.254   pipeOuta0/ok2<16>8
                                                       pipeOuta0/ok2<16>83
    SLICE_X7Y4.C1        net (fanout=18)       1.578   ok2x<16>
    SLICE_X7Y4.C         Tilo                  0.259   okHI/hi_dataout<5>
                                                       okHI/hicore/Mmux_hi_dataout111
    OLOGIC_X14Y0.D1      net (fanout=1)        1.890   okHI/hi_dataout<5>
    OLOGIC_X14Y0.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<5>
                                                       okHI/delays[5].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      7.875ns (2.375ns logic, 5.500ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_5 (FF)
  Destination:          okHI/delays[5].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      7.690ns (Levels of Logic = 3)
  Clock Path Skew:      0.513ns (0.827 - 0.314)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_5 to okHI/delays[5].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y5.DQ       Tcko                  0.476   ok1<21>
                                                       okHI/hicore/ti_addr_5
    SLICE_X15Y2.B2       net (fanout=14)       1.765   ok1<21>
    SLICE_X15Y2.B        Tilo                  0.259   pipeOutaf/ok2<16>8
                                                       pipeOutaf/ok2<16>81
    SLICE_X15Y2.A5       net (fanout=1)        0.230   pipeOutaf/ok2<16>8
    SLICE_X15Y2.A        Tilo                  0.259   pipeOutaf/ok2<16>8
                                                       pipeOutaf/ok2<16>83
    SLICE_X7Y4.C3        net (fanout=18)       1.374   ok2x<33>
    SLICE_X7Y4.C         Tilo                  0.259   okHI/hi_dataout<5>
                                                       okHI/hicore/Mmux_hi_dataout111
    OLOGIC_X14Y0.D1      net (fanout=1)        1.890   okHI/hi_dataout<5>
    OLOGIC_X14Y0.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<5>
                                                       okHI/delays[5].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      7.690ns (2.431ns logic, 5.259ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X0Y2.ADDRBRDADDR7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.268ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3 (FF)
  Destination:          pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.272ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.116 - 0.112)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3 to pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X3Y6.DQ           Tcko                  0.198   pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1<3>
                                                          pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3
    RAMB8_X0Y2.ADDRBRDADDR7 net (fanout=3)        0.140   pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1<3>
    RAMB8_X0Y2.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                          pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.272ns (0.132ns logic, 0.140ns route)
                                                          (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Paths for end point ep04/ep_dataout_0 (SLICE_X21Y7.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/hicore/ti_reset (FF)
  Destination:          ep04/ep_dataout_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.031 - 0.032)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/hicore/ti_reset to ep04/ep_dataout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y6.AMUX     Tshcko                0.238   okHI/hicore/hi_addr[3]_GND_1_o_equal_32_o_0
                                                       okHI/hicore/ti_reset
    SLICE_X21Y7.SR       net (fanout=52)       0.169   ok1<25>
    SLICE_X21Y7.CLK      Tcksr       (-Th)     0.131   WireIn04<3>
                                                       ep04/ep_dataout_0
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.107ns logic, 0.169ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point ep04/ep_dataout_1 (SLICE_X21Y7.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.280ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/hicore/ti_reset (FF)
  Destination:          ep04/ep_dataout_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.279ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.031 - 0.032)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/hicore/ti_reset to ep04/ep_dataout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y6.AMUX     Tshcko                0.238   okHI/hicore/hi_addr[3]_GND_1_o_equal_32_o_0
                                                       okHI/hicore/ti_reset
    SLICE_X21Y7.SR       net (fanout=52)       0.169   ok1<25>
    SLICE_X21Y7.CLK      Tcksr       (-Th)     0.128   WireIn04<3>
                                                       ep04/ep_dataout_1
    -------------------------------------------------  ---------------------------
    Total                                      0.279ns (0.110ns logic, 0.169ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y3.CLKBRDCLK
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y2.CLKBRDCLK
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 18.164ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: okHI/clkout1_buf/I0
  Logical resource: okHI/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: okHI/dcm_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.729ns.
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (M11.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  5.201ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hicore/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.930ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.214ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -6.498   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X17Y2.CLK0    net (fanout=135)      1.703   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.214ns (-4.542ns logic, 6.756ns route)

  Maximum Data Path at Slow Process Corner: okHI/hicore/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X17Y2.OQ      Tockq                 1.080   okHI/hi_out_core<0>
                                                       okHI/hicore/hi_busy
    M11.O                net (fanout=1)        0.438   okHI/hi_out_core<0>
    M11.PAD              Tioop                 2.722   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (M11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.115ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hicore/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.339ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.086   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X17Y2.CLK0    net (fanout=135)      0.612   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.339ns (-1.142ns logic, 2.481ns route)

  Minimum Data Path at Fast Process Corner: okHI/hicore/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X17Y2.OQ      Tockq                 0.336   okHI/hi_out_core<0>
                                                       okHI/hicore/hi_busy
    M11.O                net (fanout=1)        0.319   okHI/hi_out_core<0>
    M11.PAD              Tioop                 1.396   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 122 paths analyzed, 122 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   8.402ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_10 (SLICE_X17Y5.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.928ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/ti_dataout_10 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      9.359ns (Levels of Logic = 4)
  Clock Path Delay:     1.232ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/hicore/ti_dataout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp127.IMUX.10
    SLICE_X20Y7.B1       net (fanout=13)       4.412   hi_in_7_IBUF
    SLICE_X20Y7.B        Tilo                  0.235   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X23Y6.A1       net (fanout=18)       0.815   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X23Y6.A        Tilo                  0.259   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X17Y5.D2       net (fanout=16)       1.708   okHI/hicore/N2
    SLICE_X17Y5.CLK      Tas                   0.373   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<10>1
                                                       okHI/hicore/ti_dataout_10
    -------------------------------------------------  ---------------------------
    Total                                      9.359ns (2.424ns logic, 6.935ns route)
                                                       (25.9% logic, 74.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X17Y5.CLK      net (fanout=135)      0.830   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (-3.907ns logic, 5.139ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_9 (SLICE_X17Y5.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.191ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/ti_dataout_9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      9.096ns (Levels of Logic = 4)
  Clock Path Delay:     1.232ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/hicore/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp127.IMUX.10
    SLICE_X20Y7.B1       net (fanout=13)       4.412   hi_in_7_IBUF
    SLICE_X20Y7.B        Tilo                  0.235   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X23Y6.A1       net (fanout=18)       0.815   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X23Y6.A        Tilo                  0.259   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X17Y5.C1       net (fanout=16)       1.445   okHI/hicore/N2
    SLICE_X17Y5.CLK      Tas                   0.373   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<9>1
                                                       okHI/hicore/ti_dataout_9
    -------------------------------------------------  ---------------------------
    Total                                      9.096ns (2.424ns logic, 6.672ns route)
                                                       (26.6% logic, 73.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X17Y5.CLK      net (fanout=135)      0.830   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (-3.907ns logic, 5.139ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_8 (SLICE_X17Y5.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.341ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/ti_dataout_8 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.946ns (Levels of Logic = 4)
  Clock Path Delay:     1.232ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/hicore/ti_dataout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp127.IMUX.10
    SLICE_X20Y7.B1       net (fanout=13)       4.412   hi_in_7_IBUF
    SLICE_X20Y7.B        Tilo                  0.235   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X23Y6.A1       net (fanout=18)       0.815   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X23Y6.A        Tilo                  0.259   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X17Y5.B3       net (fanout=16)       1.295   okHI/hicore/N2
    SLICE_X17Y5.CLK      Tas                   0.373   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<8>1
                                                       okHI/hicore/ti_dataout_8
    -------------------------------------------------  ---------------------------
    Total                                      8.946ns (2.424ns logic, 6.522ns route)
                                                       (27.1% logic, 72.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X17Y5.CLK      net (fanout=135)      0.830   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (-3.907ns logic, 5.139ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/block_size_3 (SLICE_X18Y2.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.651ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/block_size_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.359ns (Levels of Logic = 2)
  Clock Path Delay:     0.933ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/hicore/block_size_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp127.IMUX.10
    SLICE_X17Y2.A6       net (fanout=13)       1.200   hi_in_7_IBUF
    SLICE_X17Y2.A        Tilo                  0.156   okHI/hicore/block_size<10>
                                                       okHI/hicore/state__n0248_inv1
    SLICE_X18Y2.CE       net (fanout=3)        0.348   okHI/hicore/_n0248_inv
    SLICE_X18Y2.CLK      Tckce       (-Th)     0.108   okHI/hicore/block_size<3>
                                                       okHI/hicore/block_size_3
    -------------------------------------------------  ---------------------------
    Total                                      2.359ns (0.811ns logic, 1.548ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/block_size_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X18Y2.CLK      net (fanout=135)      0.596   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.933ns (-1.676ns logic, 2.609ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/block_size_2 (SLICE_X18Y2.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.655ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/block_size_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.363ns (Levels of Logic = 2)
  Clock Path Delay:     0.933ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/hicore/block_size_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp127.IMUX.10
    SLICE_X17Y2.A6       net (fanout=13)       1.200   hi_in_7_IBUF
    SLICE_X17Y2.A        Tilo                  0.156   okHI/hicore/block_size<10>
                                                       okHI/hicore/state__n0248_inv1
    SLICE_X18Y2.CE       net (fanout=3)        0.348   okHI/hicore/_n0248_inv
    SLICE_X18Y2.CLK      Tckce       (-Th)     0.104   okHI/hicore/block_size<3>
                                                       okHI/hicore/block_size_2
    -------------------------------------------------  ---------------------------
    Total                                      2.363ns (0.815ns logic, 1.548ns route)
                                                       (34.5% logic, 65.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/block_size_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X18Y2.CLK      net (fanout=135)      0.596   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.933ns (-1.676ns logic, 2.609ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/block_size_1 (SLICE_X18Y2.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.657ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/block_size_1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.365ns (Levels of Logic = 2)
  Clock Path Delay:     0.933ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/hicore/block_size_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp127.IMUX.10
    SLICE_X17Y2.A6       net (fanout=13)       1.200   hi_in_7_IBUF
    SLICE_X17Y2.A        Tilo                  0.156   okHI/hicore/block_size<10>
                                                       okHI/hicore/state__n0248_inv1
    SLICE_X18Y2.CE       net (fanout=3)        0.348   okHI/hicore/_n0248_inv
    SLICE_X18Y2.CLK      Tckce       (-Th)     0.102   okHI/hicore/block_size<3>
                                                       okHI/hicore/block_size_1
    -------------------------------------------------  ---------------------------
    Total                                      2.365ns (0.817ns logic, 1.548ns route)
                                                       (34.5% logic, 65.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/block_size_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X18Y2.CLK      net (fanout=135)      0.596   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.933ns (-1.676ns logic, 2.609ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 122 paths analyzed, 122 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   8.068ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_10 (SLICE_X17Y5.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.262ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/ti_dataout_10 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      9.025ns (Levels of Logic = 4)
  Clock Path Delay:     1.232ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/hicore/ti_dataout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp127.IMUX.9
    SLICE_X20Y7.B3       net (fanout=13)       4.078   hi_in_6_IBUF
    SLICE_X20Y7.B        Tilo                  0.235   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X23Y6.A1       net (fanout=18)       0.815   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X23Y6.A        Tilo                  0.259   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X17Y5.D2       net (fanout=16)       1.708   okHI/hicore/N2
    SLICE_X17Y5.CLK      Tas                   0.373   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<10>1
                                                       okHI/hicore/ti_dataout_10
    -------------------------------------------------  ---------------------------
    Total                                      9.025ns (2.424ns logic, 6.601ns route)
                                                       (26.9% logic, 73.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X17Y5.CLK      net (fanout=135)      0.830   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (-3.907ns logic, 5.139ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_9 (SLICE_X17Y5.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.525ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/ti_dataout_9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.762ns (Levels of Logic = 4)
  Clock Path Delay:     1.232ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/hicore/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp127.IMUX.9
    SLICE_X20Y7.B3       net (fanout=13)       4.078   hi_in_6_IBUF
    SLICE_X20Y7.B        Tilo                  0.235   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X23Y6.A1       net (fanout=18)       0.815   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X23Y6.A        Tilo                  0.259   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X17Y5.C1       net (fanout=16)       1.445   okHI/hicore/N2
    SLICE_X17Y5.CLK      Tas                   0.373   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<9>1
                                                       okHI/hicore/ti_dataout_9
    -------------------------------------------------  ---------------------------
    Total                                      8.762ns (2.424ns logic, 6.338ns route)
                                                       (27.7% logic, 72.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X17Y5.CLK      net (fanout=135)      0.830   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (-3.907ns logic, 5.139ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_8 (SLICE_X17Y5.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.675ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/ti_dataout_8 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.612ns (Levels of Logic = 4)
  Clock Path Delay:     1.232ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/hicore/ti_dataout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp127.IMUX.9
    SLICE_X20Y7.B3       net (fanout=13)       4.078   hi_in_6_IBUF
    SLICE_X20Y7.B        Tilo                  0.235   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X23Y6.A1       net (fanout=18)       0.815   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X23Y6.A        Tilo                  0.259   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X17Y5.B3       net (fanout=16)       1.295   okHI/hicore/N2
    SLICE_X17Y5.CLK      Tas                   0.373   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<8>1
                                                       okHI/hicore/ti_dataout_8
    -------------------------------------------------  ---------------------------
    Total                                      8.612ns (2.424ns logic, 6.188ns route)
                                                       (28.1% logic, 71.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X17Y5.CLK      net (fanout=135)      0.830   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (-3.907ns logic, 5.139ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd5 (SLICE_X21Y3.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.874ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.586ns (Levels of Logic = 2)
  Clock Path Delay:     0.937ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/hicore/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp127.IMUX.9
    SLICE_X21Y3.A4       net (fanout=13)       1.608   hi_in_6_IBUF
    SLICE_X21Y3.CLK      Tah         (-Th)    -0.215   okHI/hicore/state_FSM_FFd5
                                                       okHI/hicore/state_FSM_FFd5_rstpot
                                                       okHI/hicore/state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      2.586ns (0.978ns logic, 1.608ns route)
                                                       (37.8% logic, 62.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X21Y3.CLK      net (fanout=135)      0.600   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.937ns (-1.676ns logic, 2.613ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd11 (SLICE_X18Y4.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.897ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.601ns (Levels of Logic = 2)
  Clock Path Delay:     0.929ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/hicore/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp127.IMUX.9
    SLICE_X18Y4.A3       net (fanout=13)       1.707   hi_in_6_IBUF
    SLICE_X18Y4.CLK      Tah         (-Th)    -0.131   okHI/hicore/state_FSM_FFd12
                                                       okHI/hicore/state_FSM_FFd11_rstpot
                                                       okHI/hicore/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      2.601ns (0.894ns logic, 1.707ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X18Y4.CLK      net (fanout=135)      0.592   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.929ns (-1.676ns logic, 2.605ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_addr_7 (SLICE_X16Y5.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.944ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/ti_addr_7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.646ns (Levels of Logic = 3)
  Clock Path Delay:     0.927ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/hicore/ti_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp127.IMUX.9
    SLICE_X16Y5.A4       net (fanout=13)       1.371   hi_in_6_IBUF
    SLICE_X16Y5.A        Tilo                  0.142   ok1<23>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<7>1
    SLICE_X16Y5.D3       net (fanout=2)        0.139   okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<7>1
    SLICE_X16Y5.CLK      Tah         (-Th)    -0.231   ok1<23>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<7>33
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<7>3_f7
                                                       okHI/hicore/ti_addr_7
    -------------------------------------------------  ---------------------------
    Total                                      2.646ns (1.136ns logic, 1.510ns route)
                                                       (42.9% logic, 57.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/ti_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X16Y5.CLK      net (fanout=135)      0.590   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (-1.676ns logic, 2.603ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 122 paths analyzed, 122 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.815ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_10 (SLICE_X17Y5.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.515ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/ti_dataout_10 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.772ns (Levels of Logic = 4)
  Clock Path Delay:     1.232ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/hicore/ti_dataout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp127.IMUX.8
    SLICE_X20Y7.B2       net (fanout=14)       3.825   hi_in_5_IBUF
    SLICE_X20Y7.B        Tilo                  0.235   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X23Y6.A1       net (fanout=18)       0.815   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X23Y6.A        Tilo                  0.259   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X17Y5.D2       net (fanout=16)       1.708   okHI/hicore/N2
    SLICE_X17Y5.CLK      Tas                   0.373   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<10>1
                                                       okHI/hicore/ti_dataout_10
    -------------------------------------------------  ---------------------------
    Total                                      8.772ns (2.424ns logic, 6.348ns route)
                                                       (27.6% logic, 72.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X17Y5.CLK      net (fanout=135)      0.830   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (-3.907ns logic, 5.139ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_9 (SLICE_X17Y5.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.778ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/ti_dataout_9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.509ns (Levels of Logic = 4)
  Clock Path Delay:     1.232ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/hicore/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp127.IMUX.8
    SLICE_X20Y7.B2       net (fanout=14)       3.825   hi_in_5_IBUF
    SLICE_X20Y7.B        Tilo                  0.235   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X23Y6.A1       net (fanout=18)       0.815   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X23Y6.A        Tilo                  0.259   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X17Y5.C1       net (fanout=16)       1.445   okHI/hicore/N2
    SLICE_X17Y5.CLK      Tas                   0.373   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<9>1
                                                       okHI/hicore/ti_dataout_9
    -------------------------------------------------  ---------------------------
    Total                                      8.509ns (2.424ns logic, 6.085ns route)
                                                       (28.5% logic, 71.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X17Y5.CLK      net (fanout=135)      0.830   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (-3.907ns logic, 5.139ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_8 (SLICE_X17Y5.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.928ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/ti_dataout_8 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.359ns (Levels of Logic = 4)
  Clock Path Delay:     1.232ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/hicore/ti_dataout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp127.IMUX.8
    SLICE_X20Y7.B2       net (fanout=14)       3.825   hi_in_5_IBUF
    SLICE_X20Y7.B        Tilo                  0.235   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X23Y6.A1       net (fanout=18)       0.815   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X23Y6.A        Tilo                  0.259   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X17Y5.B3       net (fanout=16)       1.295   okHI/hicore/N2
    SLICE_X17Y5.CLK      Tas                   0.373   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<8>1
                                                       okHI/hicore/ti_dataout_8
    -------------------------------------------------  ---------------------------
    Total                                      8.359ns (2.424ns logic, 5.935ns route)
                                                       (29.0% logic, 71.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X17Y5.CLK      net (fanout=135)      0.830   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (-3.907ns logic, 5.139ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/block_size_3 (SLICE_X18Y2.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.560ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/block_size_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.268ns (Levels of Logic = 2)
  Clock Path Delay:     0.933ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/hicore/block_size_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp127.IMUX.8
    SLICE_X17Y2.A2       net (fanout=14)       1.109   hi_in_5_IBUF
    SLICE_X17Y2.A        Tilo                  0.156   okHI/hicore/block_size<10>
                                                       okHI/hicore/state__n0248_inv1
    SLICE_X18Y2.CE       net (fanout=3)        0.348   okHI/hicore/_n0248_inv
    SLICE_X18Y2.CLK      Tckce       (-Th)     0.108   okHI/hicore/block_size<3>
                                                       okHI/hicore/block_size_3
    -------------------------------------------------  ---------------------------
    Total                                      2.268ns (0.811ns logic, 1.457ns route)
                                                       (35.8% logic, 64.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/block_size_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X18Y2.CLK      net (fanout=135)      0.596   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.933ns (-1.676ns logic, 2.609ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/block_size_2 (SLICE_X18Y2.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.564ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/block_size_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.272ns (Levels of Logic = 2)
  Clock Path Delay:     0.933ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/hicore/block_size_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp127.IMUX.8
    SLICE_X17Y2.A2       net (fanout=14)       1.109   hi_in_5_IBUF
    SLICE_X17Y2.A        Tilo                  0.156   okHI/hicore/block_size<10>
                                                       okHI/hicore/state__n0248_inv1
    SLICE_X18Y2.CE       net (fanout=3)        0.348   okHI/hicore/_n0248_inv
    SLICE_X18Y2.CLK      Tckce       (-Th)     0.104   okHI/hicore/block_size<3>
                                                       okHI/hicore/block_size_2
    -------------------------------------------------  ---------------------------
    Total                                      2.272ns (0.815ns logic, 1.457ns route)
                                                       (35.9% logic, 64.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/block_size_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X18Y2.CLK      net (fanout=135)      0.596   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.933ns (-1.676ns logic, 2.609ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/block_size_1 (SLICE_X18Y2.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.566ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/block_size_1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.274ns (Levels of Logic = 2)
  Clock Path Delay:     0.933ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/hicore/block_size_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp127.IMUX.8
    SLICE_X17Y2.A2       net (fanout=14)       1.109   hi_in_5_IBUF
    SLICE_X17Y2.A        Tilo                  0.156   okHI/hicore/block_size<10>
                                                       okHI/hicore/state__n0248_inv1
    SLICE_X18Y2.CE       net (fanout=3)        0.348   okHI/hicore/_n0248_inv
    SLICE_X18Y2.CLK      Tckce       (-Th)     0.102   okHI/hicore/block_size<3>
                                                       okHI/hicore/block_size_1
    -------------------------------------------------  ---------------------------
    Total                                      2.274ns (0.817ns logic, 1.457ns route)
                                                       (35.9% logic, 64.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/block_size_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X18Y2.CLK      net (fanout=135)      0.596   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.933ns (-1.676ns logic, 2.609ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 122 paths analyzed, 122 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.881ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_10 (SLICE_X17Y5.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.449ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/ti_dataout_10 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      7.838ns (Levels of Logic = 4)
  Clock Path Delay:     1.232ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/hicore/ti_dataout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp127.IMUX.7
    SLICE_X20Y7.B6       net (fanout=13)       2.891   hi_in_4_IBUF
    SLICE_X20Y7.B        Tilo                  0.235   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X23Y6.A1       net (fanout=18)       0.815   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X23Y6.A        Tilo                  0.259   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X17Y5.D2       net (fanout=16)       1.708   okHI/hicore/N2
    SLICE_X17Y5.CLK      Tas                   0.373   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<10>1
                                                       okHI/hicore/ti_dataout_10
    -------------------------------------------------  ---------------------------
    Total                                      7.838ns (2.424ns logic, 5.414ns route)
                                                       (30.9% logic, 69.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X17Y5.CLK      net (fanout=135)      0.830   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (-3.907ns logic, 5.139ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_9 (SLICE_X17Y5.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.712ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/ti_dataout_9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      7.575ns (Levels of Logic = 4)
  Clock Path Delay:     1.232ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/hicore/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp127.IMUX.7
    SLICE_X20Y7.B6       net (fanout=13)       2.891   hi_in_4_IBUF
    SLICE_X20Y7.B        Tilo                  0.235   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X23Y6.A1       net (fanout=18)       0.815   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X23Y6.A        Tilo                  0.259   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X17Y5.C1       net (fanout=16)       1.445   okHI/hicore/N2
    SLICE_X17Y5.CLK      Tas                   0.373   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<9>1
                                                       okHI/hicore/ti_dataout_9
    -------------------------------------------------  ---------------------------
    Total                                      7.575ns (2.424ns logic, 5.151ns route)
                                                       (32.0% logic, 68.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X17Y5.CLK      net (fanout=135)      0.830   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (-3.907ns logic, 5.139ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_8 (SLICE_X17Y5.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.862ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/ti_dataout_8 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      7.425ns (Levels of Logic = 4)
  Clock Path Delay:     1.232ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/hicore/ti_dataout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp127.IMUX.7
    SLICE_X20Y7.B6       net (fanout=13)       2.891   hi_in_4_IBUF
    SLICE_X20Y7.B        Tilo                  0.235   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X23Y6.A1       net (fanout=18)       0.815   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X23Y6.A        Tilo                  0.259   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X17Y5.B3       net (fanout=16)       1.295   okHI/hicore/N2
    SLICE_X17Y5.CLK      Tas                   0.373   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<8>1
                                                       okHI/hicore/ti_dataout_8
    -------------------------------------------------  ---------------------------
    Total                                      7.425ns (2.424ns logic, 5.001ns route)
                                                       (32.6% logic, 67.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X17Y5.CLK      net (fanout=135)      0.830   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (-3.907ns logic, 5.139ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd5 (SLICE_X21Y3.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.513ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.225ns (Levels of Logic = 2)
  Clock Path Delay:     0.937ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/hicore/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp127.IMUX.7
    SLICE_X21Y3.A6       net (fanout=13)       1.247   hi_in_4_IBUF
    SLICE_X21Y3.CLK      Tah         (-Th)    -0.215   okHI/hicore/state_FSM_FFd5
                                                       okHI/hicore/state_FSM_FFd5_rstpot
                                                       okHI/hicore/state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      2.225ns (0.978ns logic, 1.247ns route)
                                                       (44.0% logic, 56.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X21Y3.CLK      net (fanout=135)      0.600   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.937ns (-1.676ns logic, 2.613ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_reset (SLICE_X20Y6.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.649ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/ti_reset (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.353ns (Levels of Logic = 2)
  Clock Path Delay:     0.929ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/hicore/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp127.IMUX.7
    SLICE_X20Y6.A4       net (fanout=13)       1.469   hi_in_4_IBUF
    SLICE_X20Y6.CLK      Tah         (-Th)    -0.121   okHI/hicore/hi_addr[3]_GND_1_o_equal_32_o_0
                                                       okHI/hicore/Mmux_GND_1_o_host_datain[0]_MUX_49_o11
                                                       okHI/hicore/ti_reset
    -------------------------------------------------  ---------------------------
    Total                                      2.353ns (0.884ns logic, 1.469ns route)
                                                       (37.6% logic, 62.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X20Y6.CLK      net (fanout=135)      0.592   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.929ns (-1.676ns logic, 2.605ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd11 (SLICE_X18Y4.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.747ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.451ns (Levels of Logic = 2)
  Clock Path Delay:     0.929ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/hicore/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp127.IMUX.7
    SLICE_X18Y4.A1       net (fanout=13)       1.557   hi_in_4_IBUF
    SLICE_X18Y4.CLK      Tah         (-Th)    -0.131   okHI/hicore/state_FSM_FFd12
                                                       okHI/hicore/state_FSM_FFd11_rstpot
                                                       okHI/hicore/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      2.451ns (0.894ns logic, 1.557ns route)
                                                       (36.5% logic, 63.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X18Y4.CLK      net (fanout=135)      0.592   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.929ns (-1.676ns logic, 2.605ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.816ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd14 (SLICE_X23Y4.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.314ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.785ns (Levels of Logic = 2)
  Clock Path Delay:     1.244ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp127.IMUX.6
    SLICE_X19Y4.A5       net (fanout=1)        3.524   hi_in_3_IBUF
    SLICE_X19Y4.A        Tilo                  0.259   okHI/hicore/state_FSM_FFd10
                                                       okHI/hicore/hi_in<3>_01
    SLICE_X23Y4.SR       net (fanout=2)        1.035   okHI/hicore/hi_in<3>_0
    SLICE_X23Y4.CLK      Tsrck                 0.410   okHI/hicore/state_FSM_FFd14
                                                       okHI/hicore/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.785ns (2.226ns logic, 4.559ns route)
                                                       (32.8% logic, 67.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X23Y4.CLK      net (fanout=135)      0.842   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (-3.907ns logic, 5.151ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd16 (SLICE_X22Y3.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.515ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.586ns (Levels of Logic = 2)
  Clock Path Delay:     1.246ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp127.IMUX.6
    SLICE_X19Y4.A5       net (fanout=1)        3.524   hi_in_3_IBUF
    SLICE_X19Y4.A        Tilo                  0.259   okHI/hicore/state_FSM_FFd10
                                                       okHI/hicore/hi_in<3>_01
    SLICE_X22Y3.SR       net (fanout=2)        0.818   okHI/hicore/hi_in<3>_0
    SLICE_X22Y3.CLK      Tsrck                 0.428   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      6.586ns (2.244ns logic, 4.342ns route)
                                                       (34.1% logic, 65.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X22Y3.CLK      net (fanout=135)      0.844   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.246ns (-3.907ns logic, 5.153ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd6 (SLICE_X20Y4.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.684ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.411ns (Levels of Logic = 2)
  Clock Path Delay:     1.240ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp127.IMUX.6
    SLICE_X19Y4.A5       net (fanout=1)        3.524   hi_in_3_IBUF
    SLICE_X19Y4.AMUX     Tilo                  0.337   okHI/hicore/state_FSM_FFd10
                                                       okHI/hicore/hi_in<3>_21
    SLICE_X20Y4.SR       net (fanout=2)        0.575   okHI/hicore/hi_in<3>_2
    SLICE_X20Y4.CLK      Tsrck                 0.418   okHI/hicore/state_FSM_FFd6
                                                       okHI/hicore/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.411ns (2.312ns logic, 4.099ns route)
                                                       (36.1% logic, 63.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X20Y4.CLK      net (fanout=135)      0.838   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.240ns (-3.907ns logic, 5.147ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd9 (SLICE_X21Y4.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.343ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.853ns (Levels of Logic = 2)
  Clock Path Delay:     0.935ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp127.IMUX.6
    SLICE_X19Y4.A5       net (fanout=1)        1.750   hi_in_3_IBUF
    SLICE_X19Y4.AMUX     Tilo                  0.203   okHI/hicore/state_FSM_FFd10
                                                       okHI/hicore/hi_in<3>_21
    SLICE_X21Y4.SR       net (fanout=2)        0.268   okHI/hicore/hi_in<3>_2
    SLICE_X21Y4.CLK      Tcksr       (-Th)     0.131   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.853ns (0.835ns logic, 2.018ns route)
                                                       (29.3% logic, 70.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X21Y4.CLK      net (fanout=135)      0.598   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.935ns (-1.676ns logic, 2.611ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd6 (SLICE_X20Y4.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.499ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.009ns (Levels of Logic = 2)
  Clock Path Delay:     0.935ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp127.IMUX.6
    SLICE_X19Y4.A5       net (fanout=1)        1.750   hi_in_3_IBUF
    SLICE_X19Y4.AMUX     Tilo                  0.203   okHI/hicore/state_FSM_FFd10
                                                       okHI/hicore/hi_in<3>_21
    SLICE_X20Y4.SR       net (fanout=2)        0.268   okHI/hicore/hi_in<3>_2
    SLICE_X20Y4.CLK      Tcksr       (-Th)    -0.025   okHI/hicore/state_FSM_FFd6
                                                       okHI/hicore/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      3.009ns (0.991ns logic, 2.018ns route)
                                                       (32.9% logic, 67.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X20Y4.CLK      net (fanout=135)      0.598   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.935ns (-1.676ns logic, 2.611ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd14 (SLICE_X23Y4.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.539ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.053ns (Levels of Logic = 2)
  Clock Path Delay:     0.939ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp127.IMUX.6
    SLICE_X19Y4.A5       net (fanout=1)        1.750   hi_in_3_IBUF
    SLICE_X19Y4.A        Tilo                  0.156   okHI/hicore/state_FSM_FFd10
                                                       okHI/hicore/hi_in<3>_01
    SLICE_X23Y4.SR       net (fanout=2)        0.515   okHI/hicore/hi_in<3>_0
    SLICE_X23Y4.CLK      Tcksr       (-Th)     0.131   okHI/hicore/state_FSM_FFd14
                                                       okHI/hicore/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      3.053ns (0.788ns logic, 2.265ns route)
                                                       (25.8% logic, 74.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X23Y4.CLK      net (fanout=135)      0.602   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.939ns (-1.676ns logic, 2.615ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.341ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd6 (SLICE_X20Y4.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.789ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.306ns (Levels of Logic = 2)
  Clock Path Delay:     1.240ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp127.IMUX.5
    SLICE_X22Y3.A3       net (fanout=2)        3.616   hi_in_2_IBUF
    SLICE_X22Y3.AMUX     Tilo                  0.326   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd14-In11
    SLICE_X20Y4.AX       net (fanout=2)        0.693   okHI/hicore/state_N3
    SLICE_X20Y4.CLK      Tdick                 0.114   okHI/hicore/state_FSM_FFd6
                                                       okHI/hicore/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.306ns (1.997ns logic, 4.309ns route)
                                                       (31.7% logic, 68.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X20Y4.CLK      net (fanout=135)      0.838   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.240ns (-3.907ns logic, 5.147ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd14 (SLICE_X23Y4.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.805ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.294ns (Levels of Logic = 2)
  Clock Path Delay:     1.244ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp127.IMUX.5
    SLICE_X22Y3.A3       net (fanout=2)        3.616   hi_in_2_IBUF
    SLICE_X22Y3.AMUX     Tilo                  0.326   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd14-In11
    SLICE_X23Y4.AX       net (fanout=2)        0.681   okHI/hicore/state_N3
    SLICE_X23Y4.CLK      Tdick                 0.114   okHI/hicore/state_FSM_FFd14
                                                       okHI/hicore/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.294ns (1.997ns logic, 4.297ns route)
                                                       (31.7% logic, 68.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X23Y4.CLK      net (fanout=135)      0.842   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (-3.907ns logic, 5.151ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd9 (SLICE_X21Y4.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.057ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.038ns (Levels of Logic = 2)
  Clock Path Delay:     1.240ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp127.IMUX.5
    SLICE_X22Y3.A3       net (fanout=2)        3.616   hi_in_2_IBUF
    SLICE_X22Y3.A        Tilo                  0.254   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16-In11
    SLICE_X21Y4.AX       net (fanout=1)        0.497   okHI/hicore/state_N4
    SLICE_X21Y4.CLK      Tdick                 0.114   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.038ns (1.925ns logic, 4.113ns route)
                                                       (31.9% logic, 68.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X21Y4.CLK      net (fanout=135)      0.838   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.240ns (-3.907ns logic, 5.147ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd17 (SLICE_X20Y3.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.155ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.667ns (Levels of Logic = 3)
  Clock Path Delay:     0.937ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp127.IMUX.5
    SLICE_X20Y3.B6       net (fanout=2)        1.531   hi_in_2_IBUF
    SLICE_X20Y3.B        Tilo                  0.142   okHI/hicore/state_FSM_FFd17
                                                       okHI/hicore/state_FSM_FFd17-In_SW0
    SLICE_X20Y3.A5       net (fanout=1)        0.041   okHI/hicore/N49
    SLICE_X20Y3.CLK      Tah         (-Th)    -0.190   okHI/hicore/state_FSM_FFd17
                                                       okHI/hicore/state_FSM_FFd17-In
                                                       okHI/hicore/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      2.667ns (1.095ns logic, 1.572ns route)
                                                       (41.1% logic, 58.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X20Y3.CLK      net (fanout=135)      0.600   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.937ns (-1.676ns logic, 2.613ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd16 (SLICE_X22Y3.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.240ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.756ns (Levels of Logic = 2)
  Clock Path Delay:     0.941ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp127.IMUX.5
    SLICE_X22Y3.A3       net (fanout=2)        1.796   hi_in_2_IBUF
    SLICE_X22Y3.CLK      Tah         (-Th)    -0.197   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16-In11
                                                       okHI/hicore/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.756ns (0.960ns logic, 1.796ns route)
                                                       (34.8% logic, 65.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X22Y3.CLK      net (fanout=135)      0.604   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.941ns (-1.676ns logic, 2.617ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd9 (SLICE_X21Y4.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.485ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.995ns (Levels of Logic = 2)
  Clock Path Delay:     0.935ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp127.IMUX.5
    SLICE_X22Y3.A3       net (fanout=2)        1.796   hi_in_2_IBUF
    SLICE_X22Y3.A        Tilo                  0.156   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16-In11
    SLICE_X21Y4.AX       net (fanout=1)        0.221   okHI/hicore/state_N4
    SLICE_X21Y4.CLK      Tckdi       (-Th)    -0.059   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.995ns (0.978ns logic, 2.017ns route)
                                                       (32.7% logic, 67.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X21Y4.CLK      net (fanout=135)      0.598   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.935ns (-1.676ns logic, 2.611ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.202ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd6 (SLICE_X20Y4.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.928ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.167ns (Levels of Logic = 2)
  Clock Path Delay:     1.240ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp127.IMUX.4
    SLICE_X22Y3.A2       net (fanout=2)        3.477   hi_in_1_IBUF
    SLICE_X22Y3.AMUX     Tilo                  0.326   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd14-In11
    SLICE_X20Y4.AX       net (fanout=2)        0.693   okHI/hicore/state_N3
    SLICE_X20Y4.CLK      Tdick                 0.114   okHI/hicore/state_FSM_FFd6
                                                       okHI/hicore/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.167ns (1.997ns logic, 4.170ns route)
                                                       (32.4% logic, 67.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X20Y4.CLK      net (fanout=135)      0.838   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.240ns (-3.907ns logic, 5.147ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd14 (SLICE_X23Y4.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.944ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.155ns (Levels of Logic = 2)
  Clock Path Delay:     1.244ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp127.IMUX.4
    SLICE_X22Y3.A2       net (fanout=2)        3.477   hi_in_1_IBUF
    SLICE_X22Y3.AMUX     Tilo                  0.326   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd14-In11
    SLICE_X23Y4.AX       net (fanout=2)        0.681   okHI/hicore/state_N3
    SLICE_X23Y4.CLK      Tdick                 0.114   okHI/hicore/state_FSM_FFd14
                                                       okHI/hicore/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.155ns (1.997ns logic, 4.158ns route)
                                                       (32.4% logic, 67.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X23Y4.CLK      net (fanout=135)      0.842   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (-3.907ns logic, 5.151ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd9 (SLICE_X21Y4.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.196ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      5.899ns (Levels of Logic = 2)
  Clock Path Delay:     1.240ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp127.IMUX.4
    SLICE_X22Y3.A2       net (fanout=2)        3.477   hi_in_1_IBUF
    SLICE_X22Y3.A        Tilo                  0.254   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16-In11
    SLICE_X21Y4.AX       net (fanout=1)        0.497   okHI/hicore/state_N4
    SLICE_X21Y4.CLK      Tdick                 0.114   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      5.899ns (1.925ns logic, 3.974ns route)
                                                       (32.6% logic, 67.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X21Y4.CLK      net (fanout=135)      0.838   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.240ns (-3.907ns logic, 5.147ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd16 (SLICE_X22Y3.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.154ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.670ns (Levels of Logic = 2)
  Clock Path Delay:     0.941ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp127.IMUX.4
    SLICE_X22Y3.A2       net (fanout=2)        1.710   hi_in_1_IBUF
    SLICE_X22Y3.CLK      Tah         (-Th)    -0.197   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16-In11
                                                       okHI/hicore/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.670ns (0.960ns logic, 1.710ns route)
                                                       (36.0% logic, 64.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X22Y3.CLK      net (fanout=135)      0.604   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.941ns (-1.676ns logic, 2.617ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd17 (SLICE_X20Y3.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.321ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.833ns (Levels of Logic = 3)
  Clock Path Delay:     0.937ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp127.IMUX.4
    SLICE_X20Y3.B4       net (fanout=2)        1.697   hi_in_1_IBUF
    SLICE_X20Y3.B        Tilo                  0.142   okHI/hicore/state_FSM_FFd17
                                                       okHI/hicore/state_FSM_FFd17-In_SW0
    SLICE_X20Y3.A5       net (fanout=1)        0.041   okHI/hicore/N49
    SLICE_X20Y3.CLK      Tah         (-Th)    -0.190   okHI/hicore/state_FSM_FFd17
                                                       okHI/hicore/state_FSM_FFd17-In
                                                       okHI/hicore/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (1.095ns logic, 1.738ns route)
                                                       (38.7% logic, 61.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X20Y3.CLK      net (fanout=135)      0.600   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.937ns (-1.676ns logic, 2.613ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd9 (SLICE_X21Y4.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.399ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.909ns (Levels of Logic = 2)
  Clock Path Delay:     0.935ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp127.IMUX.4
    SLICE_X22Y3.A2       net (fanout=2)        1.710   hi_in_1_IBUF
    SLICE_X22Y3.A        Tilo                  0.156   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16-In11
    SLICE_X21Y4.AX       net (fanout=1)        0.221   okHI/hicore/state_N4
    SLICE_X21Y4.CLK      Tckdi       (-Th)    -0.059   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.909ns (0.978ns logic, 1.931ns route)
                                                       (33.6% logic, 66.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X21Y4.CLK      net (fanout=135)      0.598   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.935ns (-1.676ns logic, 2.611ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns 
BEFORE COMP         "hi_in<0>" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.842ns.
--------------------------------------------------------------------------------

Paths for end point okHI/delays[0].fdrein0 (ILOGIC_X8Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.988ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<0> (PAD)
  Destination:          okHI/delays[0].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.306ns (Levels of Logic = 3)
  Clock Path Delay:     1.739ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<0> to okHI/delays[0].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.557   hi_inout<0>
                                                       hi_inout<0>
                                                       okHI/delays[0].iobf0/IBUF
                                                       ProtoComp125.IMUX
    IODELAY_X8Y0.IDATAIN net (fanout=1)        0.153   okHI/iobf0_hi_datain<0>
    IODELAY_X8Y0.DATAOUT Tioddo_IDATAIN        5.057   okHI/delays[0].iodelay_inst
                                                       okHI/delays[0].iodelay_inst
    ILOGIC_X8Y0.DDLY     net (fanout=1)        0.007   okHI/iodly0_datain<0>
    ILOGIC_X8Y0.CLK0     Tidockd               0.532   okHI/hi_datain<0>
                                                       ProtoComp128.D2OFFBYP_SRC
                                                       okHI/delays[0].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.306ns (7.146ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[0].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X8Y0.CLK0     net (fanout=135)      1.337   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.739ns (-3.907ns logic, 5.646ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[1].fdrein0 (ILOGIC_X8Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.988ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<1> (PAD)
  Destination:          okHI/delays[1].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.306ns (Levels of Logic = 3)
  Clock Path Delay:     1.739ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<1> to okHI/delays[1].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 1.557   hi_inout<1>
                                                       hi_inout<1>
                                                       okHI/delays[1].iobf0/IBUF
                                                       ProtoComp125.IMUX.1
    IODELAY_X8Y1.IDATAIN net (fanout=1)        0.153   okHI/iobf0_hi_datain<1>
    IODELAY_X8Y1.DATAOUT Tioddo_IDATAIN        5.057   okHI/delays[1].iodelay_inst
                                                       okHI/delays[1].iodelay_inst
    ILOGIC_X8Y1.DDLY     net (fanout=1)        0.007   okHI/iodly0_datain<1>
    ILOGIC_X8Y1.CLK0     Tidockd               0.532   okHI/hi_datain<1>
                                                       ProtoComp128.D2OFFBYP_SRC.1
                                                       okHI/delays[1].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.306ns (7.146ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[1].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X8Y1.CLK0     net (fanout=135)      1.337   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.739ns (-3.907ns logic, 5.646ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[5].fdrein0 (ILOGIC_X14Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.025ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<5> (PAD)
  Destination:          okHI/delays[5].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.306ns (Levels of Logic = 3)
  Clock Path Delay:     1.776ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<5> to okHI/delays[5].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P11.I                Tiopi                 1.557   hi_inout<5>
                                                       hi_inout<5>
                                                       okHI/delays[5].iobf0/IBUF
                                                       ProtoComp125.IMUX.5
    IODELAY_X14Y0.IDATAINnet (fanout=1)        0.153   okHI/iobf0_hi_datain<5>
    IODELAY_X14Y0.DATAOUTTioddo_IDATAIN        5.057   okHI/delays[5].iodelay_inst
                                                       okHI/delays[5].iodelay_inst
    ILOGIC_X14Y0.DDLY    net (fanout=1)        0.007   okHI/iodly0_datain<5>
    ILOGIC_X14Y0.CLK0    Tidockd               0.532   okHI/hi_datain<5>
                                                       ProtoComp128.D2OFFBYP_SRC.5
                                                       okHI/delays[5].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.306ns (7.146ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[5].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.627   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X14Y0.CLK0    net (fanout=135)      1.374   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.776ns (-3.907ns logic, 5.683ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/delays[13].fdrein0 (ILOGIC_X15Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.013ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<13> (PAD)
  Destination:          okHI/delays[13].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.450ns (Levels of Logic = 3)
  Clock Path Delay:     1.162ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<13> to okHI/delays[13].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P12.I                Tiopi                 0.763   hi_inout<13>
                                                       hi_inout<13>
                                                       okHI/delays[13].iobf0/IBUF
                                                       ProtoComp125.IMUX.13
    IODELAY_X15Y2.IDATAINnet (fanout=1)        0.091   okHI/iobf0_hi_datain<13>
    IODELAY_X15Y2.DATAOUTTioddo_IDATAIN        1.455   okHI/delays[13].iodelay_inst
                                                       okHI/delays[13].iodelay_inst
    ILOGIC_X15Y2.DDLY    net (fanout=1)        0.005   okHI/iodly0_datain<13>
    ILOGIC_X15Y2.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<13>
                                                       ProtoComp128.D2OFFBYP_SRC.13
                                                       okHI/delays[13].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.450ns (2.354ns logic, 0.096ns route)
                                                       (96.1% logic, 3.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[13].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X15Y2.CLK0    net (fanout=135)      0.825   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.162ns (-1.676ns logic, 2.838ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[14].fdrein0 (ILOGIC_X15Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.015ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<14> (PAD)
  Destination:          okHI/delays[14].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.452ns (Levels of Logic = 3)
  Clock Path Delay:     1.162ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<14> to okHI/delays[14].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N12.I                Tiopi                 0.763   hi_inout<14>
                                                       hi_inout<14>
                                                       okHI/delays[14].iobf0/IBUF
                                                       ProtoComp125.IMUX.14
    IODELAY_X15Y3.IDATAINnet (fanout=1)        0.093   okHI/iobf0_hi_datain<14>
    IODELAY_X15Y3.DATAOUTTioddo_IDATAIN        1.455   okHI/delays[14].iodelay_inst
                                                       okHI/delays[14].iodelay_inst
    ILOGIC_X15Y3.DDLY    net (fanout=1)        0.005   okHI/iodly0_datain<14>
    ILOGIC_X15Y3.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<14>
                                                       ProtoComp128.D2OFFBYP_SRC.14
                                                       okHI/delays[14].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.452ns (2.354ns logic, 0.098ns route)
                                                       (96.0% logic, 4.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[14].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X15Y3.CLK0    net (fanout=135)      0.825   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.162ns (-1.676ns logic, 2.838ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[3].fdrein0 (ILOGIC_X14Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.016ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<3> (PAD)
  Destination:          okHI/delays[3].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.450ns (Levels of Logic = 3)
  Clock Path Delay:     1.159ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<3> to okHI/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P9.I                 Tiopi                 0.763   hi_inout<3>
                                                       hi_inout<3>
                                                       okHI/delays[3].iobf0/IBUF
                                                       ProtoComp125.IMUX.3
    IODELAY_X14Y2.IDATAINnet (fanout=1)        0.091   okHI/iobf0_hi_datain<3>
    IODELAY_X14Y2.DATAOUTTioddo_IDATAIN        1.455   okHI/delays[3].iodelay_inst
                                                       okHI/delays[3].iodelay_inst
    ILOGIC_X14Y2.DDLY    net (fanout=1)        0.005   okHI/iodly0_datain<3>
    ILOGIC_X14Y2.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<3>
                                                       ProtoComp128.D2OFFBYP_SRC.3
                                                       okHI/delays[3].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.450ns (2.354ns logic, 0.096ns route)
                                                       (96.1% logic, 3.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.756   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X14Y2.CLK0    net (fanout=135)      0.822   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.159ns (-1.676ns logic, 2.835ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP 
"hi_in<0>"         "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.721ns.
--------------------------------------------------------------------------------

Paths for end point hi_inout<13> (P12.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.909ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[13].fdreout0 (FF)
  Destination:          hi_inout<13> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.206ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[13].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -6.498   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X15Y2.CLK0    net (fanout=135)      1.695   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.206ns (-4.542ns logic, 6.748ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[13].fdreout0 to hi_inout<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X15Y2.OQ      Tockq                 1.080   okHI/fdreout0_hi_dataout<13>
                                                       okHI/delays[13].fdreout0
    P12.O                net (fanout=1)        0.438   okHI/fdreout0_hi_dataout<13>
    P12.PAD              Tioop                 2.722   hi_inout<13>
                                                       okHI/delays[13].iobf0/OBUFT
                                                       hi_inout<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.290ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[13].fdreout1 (FF)
  Destination:          hi_inout<13> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.206ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[13].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -6.498   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X15Y2.CLK0    net (fanout=135)      1.695   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.206ns (-4.542ns logic, 6.748ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[13].fdreout1 to hi_inout<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X15Y2.TQ      Tockq                 0.699   okHI/fdreout0_hi_dataout<13>
                                                       okHI/delays[13].fdreout1
    P12.T                net (fanout=1)        0.438   okHI/fdreout1_hi_drive<13>
    P12.PAD              Tiotp                 2.722   hi_inout<13>
                                                       okHI/delays[13].iobf0/OBUFT
                                                       hi_inout<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<14> (N12.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.909ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[14].fdreout0 (FF)
  Destination:          hi_inout<14> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.206ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[14].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -6.498   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X15Y3.CLK0    net (fanout=135)      1.695   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.206ns (-4.542ns logic, 6.748ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[14].fdreout0 to hi_inout<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X15Y3.OQ      Tockq                 1.080   okHI/fdreout0_hi_dataout<14>
                                                       okHI/delays[14].fdreout0
    N12.O                net (fanout=1)        0.438   okHI/fdreout0_hi_dataout<14>
    N12.PAD              Tioop                 2.722   hi_inout<14>
                                                       okHI/delays[14].iobf0/OBUFT
                                                       hi_inout<14>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.290ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[14].fdreout1 (FF)
  Destination:          hi_inout<14> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.206ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[14].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -6.498   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X15Y3.CLK0    net (fanout=135)      1.695   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.206ns (-4.542ns logic, 6.748ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[14].fdreout1 to hi_inout<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X15Y3.TQ      Tockq                 0.699   okHI/fdreout0_hi_dataout<14>
                                                       okHI/delays[14].fdreout1
    N12.T                net (fanout=1)        0.438   okHI/fdreout1_hi_drive<14>
    N12.PAD              Tiotp                 2.722   hi_inout<14>
                                                       okHI/delays[14].iobf0/OBUFT
                                                       hi_inout<14>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<11> (P5.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.911ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[11].fdreout0 (FF)
  Destination:          hi_inout<11> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.204ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[11].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -6.498   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X3Y2.CLK0     net (fanout=135)      1.693   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.204ns (-4.542ns logic, 6.746ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[11].fdreout0 to hi_inout<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X3Y2.OQ       Tockq                 1.080   okHI/fdreout0_hi_dataout<11>
                                                       okHI/delays[11].fdreout0
    P5.O                 net (fanout=1)        0.438   okHI/fdreout0_hi_dataout<11>
    P5.PAD               Tioop                 2.722   hi_inout<11>
                                                       okHI/delays[11].iobf0/OBUFT
                                                       hi_inout<11>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.292ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[11].fdreout1 (FF)
  Destination:          hi_inout<11> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.204ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[11].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -6.498   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X3Y2.CLK0     net (fanout=135)      1.693   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.204ns (-4.542ns logic, 6.746ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[11].fdreout1 to hi_inout<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X3Y2.TQ       Tockq                 0.699   okHI/fdreout0_hi_dataout<11>
                                                       okHI/delays[11].fdreout1
    P5.T                 net (fanout=1)        0.438   okHI/fdreout1_hi_drive<11>
    P5.PAD               Tiotp                 2.722   hi_inout<11>
                                                       okHI/delays[11].iobf0/OBUFT
                                                       hi_inout<11>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_inout<0> (M7.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.016ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[0].fdreout0 (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.291ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[0].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.086   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X8Y0.CLK0     net (fanout=135)      0.564   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (-1.142ns logic, 2.433ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[0].fdreout0 to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y0.OQ       Tockq                 0.336   okHI/fdreout0_hi_dataout<0>
                                                       okHI/delays[0].fdreout0
    M7.O                 net (fanout=1)        0.268   okHI/fdreout0_hi_dataout<0>
    M7.PAD               Tioop                 1.396   hi_inout<0>
                                                       okHI/delays[0].iobf0/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.908ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[0].fdreout1 (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.291ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[0].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.086   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X8Y0.CLK0     net (fanout=135)      0.564   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (-1.142ns logic, 2.433ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[0].fdreout1 to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y0.TQ       Tockq                 0.228   okHI/fdreout0_hi_dataout<0>
                                                       okHI/delays[0].fdreout1
    M7.T                 net (fanout=1)        0.268   okHI/fdreout1_hi_drive<0>
    M7.PAD               Tiotp                 1.396   hi_inout<0>
                                                       okHI/delays[0].iobf0/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<1> (P7.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.016ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[1].fdreout0 (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.291ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[1].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.086   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X8Y1.CLK0     net (fanout=135)      0.564   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (-1.142ns logic, 2.433ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[1].fdreout0 to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y1.OQ       Tockq                 0.336   okHI/fdreout0_hi_dataout<1>
                                                       okHI/delays[1].fdreout0
    P7.O                 net (fanout=1)        0.268   okHI/fdreout0_hi_dataout<1>
    P7.PAD               Tioop                 1.396   hi_inout<1>
                                                       okHI/delays[1].iobf0/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.908ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[1].fdreout1 (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.291ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[1].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.086   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X8Y1.CLK0     net (fanout=135)      0.564   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (-1.142ns logic, 2.433ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[1].fdreout1 to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y1.TQ       Tockq                 0.228   okHI/fdreout0_hi_dataout<1>
                                                       okHI/delays[1].fdreout1
    P7.T                 net (fanout=1)        0.268   okHI/fdreout1_hi_drive<1>
    P7.PAD               Tiotp                 1.396   hi_inout<1>
                                                       okHI/delays[1].iobf0/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<5> (P11.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.054ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[5].fdreout0 (FF)
  Destination:          hi_inout<5> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.329ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[5].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.086   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X14Y0.CLK0    net (fanout=135)      0.602   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.329ns (-1.142ns logic, 2.471ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[5].fdreout0 to hi_inout<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y0.OQ      Tockq                 0.336   okHI/fdreout0_hi_dataout<5>
                                                       okHI/delays[5].fdreout0
    P11.O                net (fanout=1)        0.268   okHI/fdreout0_hi_dataout<5>
    P11.PAD              Tioop                 1.396   hi_inout<5>
                                                       okHI/delays[5].iobf0/OBUFT
                                                       hi_inout<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.946ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[5].fdreout1 (FF)
  Destination:          hi_inout<5> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.329ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[5].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp127.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.086   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X14Y0.CLK0    net (fanout=135)      0.602   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.329ns (-1.142ns logic, 2.471ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[5].fdreout1 to hi_inout<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y0.TQ      Tockq                 0.228   okHI/fdreout0_hi_dataout<5>
                                                       okHI/delays[5].fdreout1
    P11.T                net (fanout=1)        0.268   okHI/fdreout1_hi_drive<5>
    P11.PAD              Tiotp                 1.396   hi_inout<5>
                                                       okHI/delays[5].iobf0/OBUFT
                                                       hi_inout<5>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |     20.830ns|     16.000ns|      8.159ns|            0|            0|            3|         3705|
| TS_okHI_dcm_clk0              |     20.830ns|      8.159ns|          N/A|            0|            0|         3705|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock hi_in<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
hi_in<1>    |    5.202(R)|      SLOW  |   -1.454(R)|      FAST  |ok1<24>           |   0.000|
hi_in<2>    |    5.341(R)|      SLOW  |   -1.455(R)|      FAST  |ok1<24>           |   0.000|
hi_in<3>    |    5.816(R)|      SLOW  |   -1.643(R)|      FAST  |ok1<24>           |   0.000|
hi_in<4>    |    6.881(R)|      SLOW  |   -1.013(R)|      FAST  |ok1<24>           |   0.000|
hi_in<5>    |    7.815(R)|      SLOW  |   -1.060(R)|      FAST  |ok1<24>           |   0.000|
hi_in<6>    |    8.068(R)|      SLOW  |   -1.374(R)|      FAST  |ok1<24>           |   0.000|
hi_in<7>    |    8.402(R)|      SLOW  |   -1.151(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<0> |    5.842(R)|      SLOW  |   -1.113(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |    5.842(R)|      SLOW  |   -1.113(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |    5.786(R)|      SLOW  |   -1.057(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |    5.745(R)|      SLOW  |   -1.016(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |    5.747(R)|      SLOW  |   -1.018(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |    5.805(R)|      SLOW  |   -1.076(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |    5.796(R)|      SLOW  |   -1.067(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |    5.796(R)|      SLOW  |   -1.067(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |    5.804(R)|      SLOW  |   -1.075(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |    5.798(R)|      SLOW  |   -1.069(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|    5.798(R)|      SLOW  |   -1.069(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|    5.745(R)|      SLOW  |   -1.016(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|    5.747(R)|      SLOW  |   -1.018(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|    5.742(R)|      SLOW  |   -1.013(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|    5.744(R)|      SLOW  |   -1.015(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|    5.795(R)|      SLOW  |   -1.066(R)|      FAST  |ok1<24>           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock hi_in<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hi_inout<0> |         6.630(R)|      SLOW  |         2.908(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |         6.630(R)|      SLOW  |         2.908(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |         6.680(R)|      SLOW  |         2.958(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |         6.718(R)|      SLOW  |         2.996(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |         6.718(R)|      SLOW  |         2.996(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |         6.668(R)|      SLOW  |         2.946(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |         6.676(R)|      SLOW  |         2.954(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |         6.676(R)|      SLOW  |         2.954(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |         6.669(R)|      SLOW  |         2.947(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |         6.675(R)|      SLOW  |         2.953(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|         6.675(R)|      SLOW  |         2.953(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|         6.719(R)|      SLOW  |         2.997(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|         6.719(R)|      SLOW  |         2.997(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|         6.721(R)|      SLOW  |         2.999(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|         6.721(R)|      SLOW  |         2.999(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|         6.677(R)|      SLOW  |         2.955(R)|      FAST  |ok1<24>           |   0.000|
hi_out<0>   |         6.729(R)|      SLOW  |         3.115(R)|      FAST  |ok1<24>           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    6.168|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |    8.159|         |         |         |
---------------+---------+---------+---------+---------+

COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.251; Ideal Clock Offset To Actual Clock 1.862; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<7>          |    8.402(R)|      SLOW  |   -1.151(R)|      FAST  |    4.928|    8.651|       -1.862|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       8.402|         -  |      -1.151|         -  |    4.928|    8.651|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 6.694; Ideal Clock Offset To Actual Clock 1.806; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<6>          |    8.068(R)|      SLOW  |   -1.374(R)|      FAST  |    5.262|    8.874|       -1.806|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       8.068|         -  |      -1.374|         -  |    5.262|    8.874|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 6.755; Ideal Clock Offset To Actual Clock 1.523; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<5>          |    7.815(R)|      SLOW  |   -1.060(R)|      FAST  |    5.515|    8.560|       -1.523|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.815|         -  |      -1.060|         -  |    5.515|    8.560|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 5.868; Ideal Clock Offset To Actual Clock 1.032; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<4>          |    6.881(R)|      SLOW  |   -1.013(R)|      FAST  |    6.449|    8.513|       -1.032|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.881|         -  |      -1.013|         -  |    6.449|    8.513|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.173; Ideal Clock Offset To Actual Clock 0.014; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<3>          |    5.816(R)|      SLOW  |   -1.643(R)|      FAST  |    8.314|    8.343|       -0.014|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.816|         -  |      -1.643|         -  |    8.314|    8.343|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 3.886; Ideal Clock Offset To Actual Clock -0.317; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<2>          |    5.341(R)|      SLOW  |   -1.455(R)|      FAST  |    8.789|    8.155|        0.317|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.341|         -  |      -1.455|         -  |    8.789|    8.155|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 3.748; Ideal Clock Offset To Actual Clock -0.387; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<1>          |    5.202(R)|      SLOW  |   -1.454(R)|      FAST  |    8.928|    8.154|        0.387|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.202|         -  |      -1.454|         -  |    8.928|    8.154|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         "hi_in<0>" "RISING";
Worst Case Data Window 4.829; Ideal Clock Offset To Actual Clock -1.488; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_inout<0>       |    5.842(R)|      SLOW  |   -1.113(R)|      FAST  |    3.988|    1.113|        1.438|
hi_inout<1>       |    5.842(R)|      SLOW  |   -1.113(R)|      FAST  |    3.988|    1.113|        1.438|
hi_inout<2>       |    5.786(R)|      SLOW  |   -1.057(R)|      FAST  |    4.044|    1.057|        1.493|
hi_inout<3>       |    5.745(R)|      SLOW  |   -1.016(R)|      FAST  |    4.085|    1.016|        1.535|
hi_inout<4>       |    5.747(R)|      SLOW  |   -1.018(R)|      FAST  |    4.083|    1.018|        1.533|
hi_inout<5>       |    5.805(R)|      SLOW  |   -1.076(R)|      FAST  |    4.025|    1.076|        1.475|
hi_inout<6>       |    5.796(R)|      SLOW  |   -1.067(R)|      FAST  |    4.034|    1.067|        1.483|
hi_inout<7>       |    5.796(R)|      SLOW  |   -1.067(R)|      FAST  |    4.034|    1.067|        1.483|
hi_inout<8>       |    5.804(R)|      SLOW  |   -1.075(R)|      FAST  |    4.026|    1.075|        1.475|
hi_inout<9>       |    5.798(R)|      SLOW  |   -1.069(R)|      FAST  |    4.032|    1.069|        1.482|
hi_inout<10>      |    5.798(R)|      SLOW  |   -1.069(R)|      FAST  |    4.032|    1.069|        1.482|
hi_inout<11>      |    5.745(R)|      SLOW  |   -1.016(R)|      FAST  |    4.085|    1.016|        1.535|
hi_inout<12>      |    5.747(R)|      SLOW  |   -1.018(R)|      FAST  |    4.083|    1.018|        1.533|
hi_inout<13>      |    5.742(R)|      SLOW  |   -1.013(R)|      FAST  |    4.088|    1.013|        1.538|
hi_inout<14>      |    5.744(R)|      SLOW  |   -1.015(R)|      FAST  |    4.086|    1.015|        1.536|
hi_inout<15>      |    5.795(R)|      SLOW  |   -1.066(R)|      FAST  |    4.035|    1.066|        1.485|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.842|         -  |      -1.013|         -  |    3.988|    1.013|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_out<0>                                      |        6.729|      SLOW  |        3.115|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"         "RISING";
Bus Skew: 0.091 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_inout<0>                                    |        6.630|      SLOW  |        2.908|      FAST  |         0.000|
hi_inout<1>                                    |        6.630|      SLOW  |        2.908|      FAST  |         0.000|
hi_inout<2>                                    |        6.680|      SLOW  |        2.958|      FAST  |         0.050|
hi_inout<3>                                    |        6.718|      SLOW  |        2.996|      FAST  |         0.088|
hi_inout<4>                                    |        6.718|      SLOW  |        2.996|      FAST  |         0.088|
hi_inout<5>                                    |        6.668|      SLOW  |        2.946|      FAST  |         0.038|
hi_inout<6>                                    |        6.676|      SLOW  |        2.954|      FAST  |         0.046|
hi_inout<7>                                    |        6.676|      SLOW  |        2.954|      FAST  |         0.046|
hi_inout<8>                                    |        6.669|      SLOW  |        2.947|      FAST  |         0.039|
hi_inout<9>                                    |        6.675|      SLOW  |        2.953|      FAST  |         0.045|
hi_inout<10>                                   |        6.675|      SLOW  |        2.953|      FAST  |         0.045|
hi_inout<11>                                   |        6.719|      SLOW  |        2.997|      FAST  |         0.089|
hi_inout<12>                                   |        6.719|      SLOW  |        2.997|      FAST  |         0.089|
hi_inout<13>                                   |        6.721|      SLOW  |        2.999|      FAST  |         0.091|
hi_inout<14>                                   |        6.721|      SLOW  |        2.999|      FAST  |         0.091|
hi_inout<15>                                   |        6.677|      SLOW  |        2.955|      FAST  |         0.047|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 2162  Score: 1146965  (Setup/Max: 1146965, Hold: 0)

Constraints cover 145657 paths, 0 nets, and 15944 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)
   Minimum input required time before clock:   8.402ns
   Minimum output required time after clock:   6.729ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 11 15:38:38 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 205 MB



