INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fiee/Desktop/cpu_design/sim/Decode_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_tb
