<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ECC_WDataecc1bus</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ECC_WDataecc1bus</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c.html">Component : ALT_ECC_EMAC2_TX_ECC</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The msb bit for the register is configured based on DAT parameter (RAM word size). Unimplemented bytes of this register will be reserved.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[6:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[14:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> </td></tr>
<tr>
<td align="left">[15] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[22:16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> </td></tr>
<tr>
<td align="left">[23] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[30:24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> </td></tr>
<tr>
<td align="left">[31] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc4BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8c8b0d2015bfa2acacd22b6ba4a8159f"></a><a class="anchor" id="ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga6f2dee6fa0609814fde5ddf2cf2bea2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga6f2dee6fa0609814fde5ddf2cf2bea2a">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga6f2dee6fa0609814fde5ddf2cf2bea2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3a848ad579545e68c0908cf60303252"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gae3a848ad579545e68c0908cf60303252">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gae3a848ad579545e68c0908cf60303252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab088787fdf8471ca5c101b1d26c6823"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaab088787fdf8471ca5c101b1d26c6823">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaab088787fdf8471ca5c101b1d26c6823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf44ec3efe86a9cbdf021aad35f93431d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaf44ec3efe86a9cbdf021aad35f93431d">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_SET_MSK</a>&#160;&#160;&#160;0x0000007f</td></tr>
<tr class="separator:gaf44ec3efe86a9cbdf021aad35f93431d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9429dee304a9c3e76f11af7583d721a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaf9429dee304a9c3e76f11af7583d721a">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_CLR_MSK</a>&#160;&#160;&#160;0xffffff80</td></tr>
<tr class="separator:gaf9429dee304a9c3e76f11af7583d721a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeac1beb98cb955a248cda6952a61fb36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaeac1beb98cb955a248cda6952a61fb36">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaeac1beb98cb955a248cda6952a61fb36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40609f7c46aca643bf79d7aa49dd9d28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga40609f7c46aca643bf79d7aa49dd9d28">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td></tr>
<tr class="separator:ga40609f7c46aca643bf79d7aa49dd9d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dec386f8b53e3e35ebf85879c7899a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga0dec386f8b53e3e35ebf85879c7899a7">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td></tr>
<tr class="separator:ga0dec386f8b53e3e35ebf85879c7899a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc5BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpbc09e7849b03e7372b841b71cd5ecdf0"></a><a class="anchor" id="ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga2bc28892602655d0000f23a8b44b97fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga2bc28892602655d0000f23a8b44b97fa">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga2bc28892602655d0000f23a8b44b97fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e87ce05202c674a60c77ab6889957e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga4e87ce05202c674a60c77ab6889957e4">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_MSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga4e87ce05202c674a60c77ab6889957e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc9a8b756333ccb1c1c5d81c49408624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gadc9a8b756333ccb1c1c5d81c49408624">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gadc9a8b756333ccb1c1c5d81c49408624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01a96e42d658812997084a1b23edfc6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga01a96e42d658812997084a1b23edfc6b">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_SET_MSK</a>&#160;&#160;&#160;0x00007f00</td></tr>
<tr class="separator:ga01a96e42d658812997084a1b23edfc6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57a6cce8a3ba91fb5ae5253ff8c0e87b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga57a6cce8a3ba91fb5ae5253ff8c0e87b">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_CLR_MSK</a>&#160;&#160;&#160;0xffff80ff</td></tr>
<tr class="separator:ga57a6cce8a3ba91fb5ae5253ff8c0e87b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga844117ecdebcafb7fcd7e311fcf4e4f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga844117ecdebcafb7fcd7e311fcf4e4f0">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga844117ecdebcafb7fcd7e311fcf4e4f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9de01a10330432e6bb15e951774eed59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga9de01a10330432e6bb15e951774eed59">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td></tr>
<tr class="separator:ga9de01a10330432e6bb15e951774eed59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga129019a32e4b8dbd2e5feec26a6c0210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga129019a32e4b8dbd2e5feec26a6c0210">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td></tr>
<tr class="separator:ga129019a32e4b8dbd2e5feec26a6c0210"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc6BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpada57e493ff395230b3348ae96891116"></a><a class="anchor" id="ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gad20120dab10a36e6f7e08e1883efb72e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gad20120dab10a36e6f7e08e1883efb72e">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gad20120dab10a36e6f7e08e1883efb72e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaece4949cfb9d6ebf79888666f72fee36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaece4949cfb9d6ebf79888666f72fee36">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_MSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:gaece4949cfb9d6ebf79888666f72fee36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8b76b61d4ba65714b51caeea046c7cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gae8b76b61d4ba65714b51caeea046c7cf">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gae8b76b61d4ba65714b51caeea046c7cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66c6b023978d7e0e8e7b54604e0f93c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga66c6b023978d7e0e8e7b54604e0f93c9">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_SET_MSK</a>&#160;&#160;&#160;0x007f0000</td></tr>
<tr class="separator:ga66c6b023978d7e0e8e7b54604e0f93c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0a264f92a60508fdf698115ea121b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gad0a264f92a60508fdf698115ea121b1f">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_CLR_MSK</a>&#160;&#160;&#160;0xff80ffff</td></tr>
<tr class="separator:gad0a264f92a60508fdf698115ea121b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fc10d42b0d8b487e645774367962d75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga6fc10d42b0d8b487e645774367962d75">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga6fc10d42b0d8b487e645774367962d75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga469e410b38e641f034655aafd3a6f617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga469e410b38e641f034655aafd3a6f617">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td></tr>
<tr class="separator:ga469e410b38e641f034655aafd3a6f617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e0340bb415042acac5c63f1318e0860"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga8e0340bb415042acac5c63f1318e0860">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td></tr>
<tr class="separator:ga8e0340bb415042acac5c63f1318e0860"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc7BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp43b57667506379313a8b888f1bbf2a48"></a><a class="anchor" id="ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga621da7b5da5d33f69b4a9ebb642b5804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga621da7b5da5d33f69b4a9ebb642b5804">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga621da7b5da5d33f69b4a9ebb642b5804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09bbc22be5f92c50178a5149968fd24d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga09bbc22be5f92c50178a5149968fd24d">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_MSB</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:ga09bbc22be5f92c50178a5149968fd24d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9773a9e70ef95a1304c367925bcc2cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gab9773a9e70ef95a1304c367925bcc2cb">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gab9773a9e70ef95a1304c367925bcc2cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8914d319c2f8b5e6ac4ed198440d9830"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga8914d319c2f8b5e6ac4ed198440d9830">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_SET_MSK</a>&#160;&#160;&#160;0x7f000000</td></tr>
<tr class="separator:ga8914d319c2f8b5e6ac4ed198440d9830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf58dbe9f0a9178242a73b9707620df50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaf58dbe9f0a9178242a73b9707620df50">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_CLR_MSK</a>&#160;&#160;&#160;0x80ffffff</td></tr>
<tr class="separator:gaf58dbe9f0a9178242a73b9707620df50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f87484eb5cb095d5314fb310c1da118"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga3f87484eb5cb095d5314fb310c1da118">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga3f87484eb5cb095d5314fb310c1da118"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2038df455a0942ca2d3d3ed095d4ecf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga2038df455a0942ca2d3d3ed095d4ecf8">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td></tr>
<tr class="separator:ga2038df455a0942ca2d3d3ed095d4ecf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeec7bcbbef7f31cce7872952b6950682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaeec7bcbbef7f31cce7872952b6950682">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td></tr>
<tr class="separator:gaeec7bcbbef7f31cce7872952b6950682"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_s</a></td></tr>
<tr class="separator:struct_a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga53e99049ee2944e654a387708a4326e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga53e99049ee2944e654a387708a4326e9">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga53e99049ee2944e654a387708a4326e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga517a5e5a43126ad63938a9bdac7f3811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga517a5e5a43126ad63938a9bdac7f3811">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_OFST</a>&#160;&#160;&#160;0x70</td></tr>
<tr class="separator:ga517a5e5a43126ad63938a9bdac7f3811"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gad6d1a79d7b83c7e3fba0429b01fa737d"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gad6d1a79d7b83c7e3fba0429b01fa737d">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_t</a></td></tr>
<tr class="separator:gad6d1a79d7b83c7e3fba0429b01fa737d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s" id="struct_a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2fc1980f92cad228ce87a09487d5984e"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc4BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a24d44c9e2700ca1fd055586caa496325"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7a00330a67f2e67984a58f39f9e9f7c3"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc5BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a33a4a0c3820d274337166c1bfe3b1594"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="adda437065002ab232b94c4fbef6f1b45"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc6BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="adc019e0b159cc06c46db1ec48559fbee"></a>uint32_t</td>
<td class="fieldname">
__pad2__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1a1c0916340626e40d5ab5d20838b51c"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc7BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a58b5cce67dc30720b332ea6f8a8b89ab"></a>uint32_t</td>
<td class="fieldname">
__pad3__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga6f2dee6fa0609814fde5ddf2cf2bea2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae3a848ad579545e68c0908cf60303252"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaab088787fdf8471ca5c101b1d26c6823"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf44ec3efe86a9cbdf021aad35f93431d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_SET_MSK&#160;&#160;&#160;0x0000007f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf9429dee304a9c3e76f11af7583d721a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_CLR_MSK&#160;&#160;&#160;0xffffff80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaeac1beb98cb955a248cda6952a61fb36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga40609f7c46aca643bf79d7aa49dd9d28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga0dec386f8b53e3e35ebf85879c7899a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga2bc28892602655d0000f23a8b44b97fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4e87ce05202c674a60c77ab6889957e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_MSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadc9a8b756333ccb1c1c5d81c49408624"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga01a96e42d658812997084a1b23edfc6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_SET_MSK&#160;&#160;&#160;0x00007f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga57a6cce8a3ba91fb5ae5253ff8c0e87b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_CLR_MSK&#160;&#160;&#160;0xffff80ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga844117ecdebcafb7fcd7e311fcf4e4f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9de01a10330432e6bb15e951774eed59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga129019a32e4b8dbd2e5feec26a6c0210"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gad20120dab10a36e6f7e08e1883efb72e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaece4949cfb9d6ebf79888666f72fee36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_MSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae8b76b61d4ba65714b51caeea046c7cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga66c6b023978d7e0e8e7b54604e0f93c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_SET_MSK&#160;&#160;&#160;0x007f0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad0a264f92a60508fdf698115ea121b1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_CLR_MSK&#160;&#160;&#160;0xff80ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6fc10d42b0d8b487e645774367962d75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga469e410b38e641f034655aafd3a6f617"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga8e0340bb415042acac5c63f1318e0860"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga621da7b5da5d33f69b4a9ebb642b5804"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga09bbc22be5f92c50178a5149968fd24d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_MSB&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab9773a9e70ef95a1304c367925bcc2cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8914d319c2f8b5e6ac4ed198440d9830"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_SET_MSK&#160;&#160;&#160;0x7f000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf58dbe9f0a9178242a73b9707620df50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_CLR_MSK&#160;&#160;&#160;0x80ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3f87484eb5cb095d5314fb310c1da118"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2038df455a0942ca2d3d3ed095d4ecf8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaeec7bcbbef7f31cce7872952b6950682"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga53e99049ee2944e654a387708a4326e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS</a> register. </p>

</div>
</div>
<a class="anchor" id="ga517a5e5a43126ad63938a9bdac7f3811"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_OFST&#160;&#160;&#160;0x70</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gad6d1a79d7b83c7e3fba0429b01fa737d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_s</a> <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gad6d1a79d7b83c7e3fba0429b01fa737d">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___e_c_c___e_m_a_c2___t_x___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_EMAC2_TX_ECC_ECC_WDATAECC1BUS</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:39 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
