GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\verilog_wb\gowin\picotiny\src\bootram_2kx8_0\bootram_2kx8_0.v'
Analyzing Verilog file 'D:\verilog_wb\gowin\picotiny\src\bootram_2kx8_1\bootram_2kx8_1.v'
Analyzing Verilog file 'D:\verilog_wb\gowin\picotiny\src\bootram_2kx8_2\bootram_2kx8_2.v'
Analyzing Verilog file 'D:\verilog_wb\gowin\picotiny\src\bootram_2kx8_3\bootram_2kx8_3.v'
Analyzing Verilog file 'D:\verilog_wb\gowin\picotiny\src\gowin_sp\bootram_4k.v'
Analyzing Verilog file 'D:\verilog_wb\gowin\picotiny_test\picomemory.v'
Analyzing Verilog file 'D:\verilog_wb\gowin\picotiny_test\picoperipheral.v'
WARN  (EX3788) : Block identifier is required on this block("D:\verilog_wb\gowin\picotiny_test\picoperipheral.v":124)
Analyzing Verilog file 'D:\verilog_wb\gowin\picotiny_test\picorv32.v'
Analyzing Verilog file 'D:\verilog_wb\gowin\picotiny_test\picotiny.v'
Analyzing Verilog file 'D:\verilog_wb\gowin\picotiny_test\simpleuart.v'
Analyzing Verilog file 'D:\verilog_wb\gowin\picotiny\src\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'D:\verilog_wb\gowin\picotiny_test\hdmi\svo_defines.vh'
Analyzing Verilog file 'D:\verilog_wb\gowin\picotiny_test\hdmi\svo_enc.v'
Analyzing included file 'D:\verilog_wb\gowin\picotiny_test\hdmi\svo_defines.vh'("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_enc.v":21)
Back to file 'D:\verilog_wb\gowin\picotiny_test\hdmi\svo_enc.v'("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_enc.v":21)
Analyzing Verilog file 'D:\verilog_wb\gowin\picotiny_test\hdmi\svo_hdmi_top.v'
Analyzing included file 'D:\verilog_wb\gowin\picotiny_test\hdmi\svo_defines.vh'("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_hdmi_top.v":21)
Back to file 'D:\verilog_wb\gowin\picotiny_test\hdmi\svo_hdmi_top.v'("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_hdmi_top.v":21)
WARN  (EX3628) : Redeclaration of ANSI port 'term_out_tready' is not allowed("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_hdmi_top.v":63)
Undeclared symbol 'term_in_tready', assumed default net type 'wire'("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_hdmi_top.v":105)
Analyzing Verilog file 'D:\verilog_wb\gowin\picotiny_test\hdmi\svo_openldi.v'
Analyzing included file 'D:\verilog_wb\gowin\picotiny_test\hdmi\svo_defines.vh'("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_openldi.v":21)
Back to file 'D:\verilog_wb\gowin\picotiny_test\hdmi\svo_openldi.v'("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_openldi.v":21)
Analyzing Verilog file 'D:\verilog_wb\gowin\picotiny_test\hdmi\svo_pong.v'
Analyzing included file 'D:\verilog_wb\gowin\picotiny_test\hdmi\svo_defines.vh'("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_pong.v":21)
Back to file 'D:\verilog_wb\gowin\picotiny_test\hdmi\svo_pong.v'("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_pong.v":21)
Analyzing Verilog file 'D:\verilog_wb\gowin\picotiny_test\hdmi\svo_tcard.v'
Analyzing included file 'D:\verilog_wb\gowin\picotiny_test\hdmi\svo_defines.vh'("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_tcard.v":21)
Back to file 'D:\verilog_wb\gowin\picotiny_test\hdmi\svo_tcard.v'("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_tcard.v":21)
Analyzing Verilog file 'D:\verilog_wb\gowin\picotiny_test\hdmi\svo_term.v'
Analyzing included file 'D:\verilog_wb\gowin\picotiny_test\hdmi\svo_defines.vh'("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_term.v":21)
Back to file 'D:\verilog_wb\gowin\picotiny_test\hdmi\svo_term.v'("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_term.v":21)
Analyzing Verilog file 'D:\verilog_wb\gowin\picotiny_test\hdmi\svo_tmds.v'
Analyzing included file 'D:\verilog_wb\gowin\picotiny_test\hdmi\svo_defines.vh'("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_tmds.v":21)
Back to file 'D:\verilog_wb\gowin\picotiny_test\hdmi\svo_tmds.v'("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_tmds.v":21)
Analyzing Verilog file 'D:\verilog_wb\gowin\picotiny_test\hdmi\svo_utils.v'
Analyzing included file 'D:\verilog_wb\gowin\picotiny_test\hdmi\svo_defines.vh'("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_utils.v":21)
Back to file 'D:\verilog_wb\gowin\picotiny_test\hdmi\svo_utils.v'("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_utils.v":21)
Analyzing Verilog file 'D:\verilog_wb\gowin\picotiny_test\hdmi\svo_vdma.v'
Analyzing included file 'D:\verilog_wb\gowin\picotiny_test\hdmi\svo_defines.vh'("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_vdma.v":21)
Back to file 'D:\verilog_wb\gowin\picotiny_test\hdmi\svo_vdma.v'("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_vdma.v":21)
Analyzing Verilog file 'D:\verilog_wb\gowin\picotiny\src\gowin_ddr\gowin_ddr.v'
Analyzing Verilog file 'D:\verilog_wb\gowin\picotiny\src\gowin_clkdiv\gowin_clkdiv.v'
WARN  (EX3073) : Port 'mem_la_read' remains unconnected for this instance("D:\verilog_wb\gowin\picotiny_test\picotiny.v":94)
Compiling module 'picotiny'("D:\verilog_wb\gowin\picotiny_test\picotiny.v":3)
Compiling module 'Gowin_rPLL'("D:\verilog_wb\gowin\picotiny\src\gowin_rpll\gowin_rpll.v":9)
Compiling module 'Gowin_CLKDIV'("D:\verilog_wb\gowin\picotiny\src\gowin_clkdiv\gowin_clkdiv.v":9)
Compiling module 'Reset_Sync'("D:\verilog_wb\gowin\picotiny_test\picoperipheral.v":3)
Compiling module 'picorv32'("D:\verilog_wb\gowin\picotiny_test\picorv32.v":62)
Extracting RAM for identifier 'cpuregs'("D:\verilog_wb\gowin\picotiny_test\picorv32.v":203)
WARN  (EX3827) : Synthesis - simulation differences may occur when using full_case directive("D:\verilog_wb\gowin\picotiny_test\picorv32.v":403)
WARN  (EX3826) : Synthesis - simulation differences may occur when using parallel_case directive("D:\verilog_wb\gowin\picotiny_test\picorv32.v":1117)
WARN  (EX3791) : Expression size 33 truncated to fit in target size 32("D:\verilog_wb\gowin\picotiny_test\picorv32.v":1240)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 1("D:\verilog_wb\gowin\picotiny_test\picorv32.v":1245)
WARN  (EX3827) : Synthesis - simulation differences may occur when using full_case directive("D:\verilog_wb\gowin\picotiny_test\picorv32.v":1247)
WARN  (EX3826) : Synthesis - simulation differences may occur when using parallel_case directive("D:\verilog_wb\gowin\picotiny_test\picorv32.v":1247)
WARN  (EX3827) : Synthesis - simulation differences may occur when using full_case directive("D:\verilog_wb\gowin\picotiny_test\picorv32.v":1264)
WARN  (EX3826) : Synthesis - simulation differences may occur when using parallel_case directive("D:\verilog_wb\gowin\picotiny_test\picorv32.v":1264)
WARN  (EX3826) : Synthesis - simulation differences may occur when using parallel_case directive("D:\verilog_wb\gowin\picotiny_test\picorv32.v":1310)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 5("D:\verilog_wb\gowin\picotiny_test\picorv32.v":1344)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 5("D:\verilog_wb\gowin\picotiny_test\picorv32.v":1399)
WARN  (EX3826) : Synthesis - simulation differences may occur when using parallel_case directive("D:\verilog_wb\gowin\picotiny_test\picorv32.v":1499)
WARN  (EX3827) : Synthesis - simulation differences may occur when using full_case directive("D:\verilog_wb\gowin\picotiny_test\picorv32.v":1629)
WARN  (EX3826) : Synthesis - simulation differences may occur when using parallel_case directive("D:\verilog_wb\gowin\picotiny_test\picorv32.v":1629)
WARN  (EX3826) : Synthesis - simulation differences may occur when using parallel_case directive("D:\verilog_wb\gowin\picotiny_test\picorv32.v":1585)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 5("D:\verilog_wb\gowin\picotiny_test\picorv32.v":1732)
WARN  (EX3826) : Synthesis - simulation differences may occur when using parallel_case directive("D:\verilog_wb\gowin\picotiny_test\picorv32.v":1737)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 5("D:\verilog_wb\gowin\picotiny_test\picorv32.v":1762)
WARN  (EX3826) : Synthesis - simulation differences may occur when using parallel_case directive("D:\verilog_wb\gowin\picotiny_test\picorv32.v":1768)
WARN  (EX3827) : Synthesis - simulation differences may occur when using full_case directive("D:\verilog_wb\gowin\picotiny_test\picorv32.v":1838)
WARN  (EX3826) : Synthesis - simulation differences may occur when using parallel_case directive("D:\verilog_wb\gowin\picotiny_test\picorv32.v":1838)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 5("D:\verilog_wb\gowin\picotiny_test\picorv32.v":1843)
WARN  (EX3827) : Synthesis - simulation differences may occur when using full_case directive("D:\verilog_wb\gowin\picotiny_test\picorv32.v":1846)
WARN  (EX3826) : Synthesis - simulation differences may occur when using parallel_case directive("D:\verilog_wb\gowin\picotiny_test\picorv32.v":1846)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 5("D:\verilog_wb\gowin\picotiny_test\picorv32.v":1851)
WARN  (EX3827) : Synthesis - simulation differences may occur when using full_case directive("D:\verilog_wb\gowin\picotiny_test\picorv32.v":1861)
WARN  (EX3826) : Synthesis - simulation differences may occur when using parallel_case directive("D:\verilog_wb\gowin\picotiny_test\picorv32.v":1861)
WARN  (EX3827) : Synthesis - simulation differences may occur when using full_case directive("D:\verilog_wb\gowin\picotiny_test\picorv32.v":1886)
WARN  (EX3826) : Synthesis - simulation differences may occur when using parallel_case directive("D:\verilog_wb\gowin\picotiny_test\picorv32.v":1886)
WARN  (EX3827) : Synthesis - simulation differences may occur when using full_case directive("D:\verilog_wb\gowin\picotiny_test\picorv32.v":1903)
WARN  (EX3826) : Synthesis - simulation differences may occur when using parallel_case directive("D:\verilog_wb\gowin\picotiny_test\picorv32.v":1903)
Compiling module 'PicoMem_UART'("D:\verilog_wb\gowin\picotiny_test\picoperipheral.v":22)
Compiling module 'simpleuart'("D:\verilog_wb\gowin\picotiny_test\simpleuart.v":20)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\verilog_wb\gowin\picotiny_test\simpleuart.v":99)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 4("D:\verilog_wb\gowin\picotiny_test\simpleuart.v":132)
Compiling module 'PicoMem_GPIO'("D:\verilog_wb\gowin\picotiny_test\picoperipheral.v":66)
WARN  (EX3670) : Actual bit length 7 differs from formal bit length 32 for port 'io'("D:\verilog_wb\gowin\picotiny_test\picotiny.v":111)
Compiling module 'PicoMem_BOOT_SRAM_8KB'("D:\verilog_wb\gowin\picotiny_test\picomemory.v":32)
Compiling module 'bootram_2kx8_3'("D:\verilog_wb\gowin\picotiny\src\bootram_2kx8_3\bootram_2kx8_3.v":9)
Compiling module 'bootram_2kx8_2'("D:\verilog_wb\gowin\picotiny\src\bootram_2kx8_2\bootram_2kx8_2.v":9)
Compiling module 'bootram_2kx8_1'("D:\verilog_wb\gowin\picotiny\src\bootram_2kx8_1\bootram_2kx8_1.v":9)
Compiling module 'bootram_2kx8_0'("D:\verilog_wb\gowin\picotiny\src\bootram_2kx8_0\bootram_2kx8_0.v":9)
Compiling module 'PicoMem_SRAM_EG4_16KB'("D:\verilog_wb\gowin\picotiny_test\picomemory.v":122)
Extracting RAM for identifier 'mem'("D:\verilog_wb\gowin\picotiny_test\picomemory.v":133)
Compiling module 'PicoMem_Mux_1_4'("D:\verilog_wb\gowin\picotiny_test\picoperipheral.v":129)
Compiling module 'svo_hdmi_top'("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_hdmi_top.v":23)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_hdmi_top.v":81)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_hdmi_top.v":84)
Compiling module 'svo_tcard(SVO_MODE="640x480V")'("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_tcard.v":23)
WARN  (EX3045) : Case equality operator always evaluates to false due to comparison with 'x' or 'z'("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_tcard.v":33)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 24("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_tcard.v":237)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_tcard.v":251)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_tcard.v":253)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_tcard.v":254)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_tcard.v":257)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_tcard.v":259)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_tcard.v":260)
Compiling module 'svo_term(SVO_MODE="640x480V")'("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_term.v":23)
WARN  (EX3045) : Case equality operator always evaluates to false due to comparison with 'x' or 'z'("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_term.v":54)
Extracting RAM for identifier 'mem'("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_term.v":64)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_term.v":101)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_term.v":144)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_term.v":145)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 11("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_term.v":192)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_term.v":371)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_term.v":373)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_term.v":389)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_term.v":433)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_term.v":439)
Compiling module 'svo_overlay(SVO_MODE="640x480V")'("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_utils.v":250)
WARN  (EX3045) : Case equality operator always evaluates to false due to comparison with 'x' or 'z'("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_utils.v":275)
WARN  (EX3791) : Expression size 2 truncated to fit in target size 1("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_utils.v":303)
Compiling module 'svo_buf(SVO_MODE="640x480V")'("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_utils.v":101)
WARN  (EX3045) : Case equality operator always evaluates to false due to comparison with 'x' or 'z'("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_utils.v":121)
Compiling module 'svo_axis_pipe(TDATA_WIDTH=24)'("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_utils.v":31)
Compiling module 'svo_buf(TUSER_WIDTH=2,SVO_MODE="640x480V")'("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_utils.v":101)
WARN  (EX3045) : Case equality operator always evaluates to false due to comparison with 'x' or 'z'("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_utils.v":121)
Compiling module 'svo_axis_pipe(TDATA_WIDTH=24,TUSER_WIDTH=2)'("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_utils.v":31)
Compiling module 'svo_enc(SVO_MODE="640x480V")'("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_enc.v":23)
WARN  (EX3045) : Case equality operator always evaluates to false due to comparison with 'x' or 'z'("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_enc.v":43)
Extracting RAM for identifier 'ctrl_fifo'("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_enc.v":48)
Extracting RAM for identifier 'pixel_fifo'("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_enc.v":51)
Extracting RAM for identifier 'out_fifo'("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_enc.v":54)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_enc.v":92)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_enc.v":96)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_enc.v":98)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_enc.v":110)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_enc.v":125)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_enc.v":129)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_enc.v":130)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_enc.v":133)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_enc.v":134)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_enc.v":135)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_enc.v":155)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_enc.v":159)
Compiling module 'svo_tmds'("D:\verilog_wb\gowin\picotiny_test\hdmi\svo_tmds.v":23)
WARN  (EX1987) : Input port 'pcpi_wr' is not connected on this instance("D:\verilog_wb\gowin\picotiny_test\picotiny.v":94)
WARN  (EX1987) : Input port 'pcpi_rd[31]' is not connected on this instance("D:\verilog_wb\gowin\picotiny_test\picotiny.v":94)
WARN  (EX1987) : Input port 'pcpi_rd[30]' is not connected on this instance("D:\verilog_wb\gowin\picotiny_test\picotiny.v":94)
WARN  (EX1987) : Input port 'pcpi_rd[29]' is not connected on this instance("D:\verilog_wb\gowin\picotiny_test\picotiny.v":94)
WARN  (EX1987) : Input port 'pcpi_rd[28]' is not connected on this instance("D:\verilog_wb\gowin\picotiny_test\picotiny.v":94)
WARN  (EX1987) : Input port 'pcpi_rd[27]' is not connected on this instance("D:\verilog_wb\gowin\picotiny_test\picotiny.v":94)
WARN  (EX1987) : Input port 'pcpi_rd[26]' is not connected on this instance("D:\verilog_wb\gowin\picotiny_test\picotiny.v":94)
WARN  (EX1987) : Input port 'pcpi_rd[25]' is not connected on this instance("D:\verilog_wb\gowin\picotiny_test\picotiny.v":94)
WARN  (EX1987) : Input port 'pcpi_rd[24]' is not connected on this instance("D:\verilog_wb\gowin\picotiny_test\picotiny.v":94)
WARN  (EX1987) : Input port 'pcpi_rd[23]' is not connected on this instance("D:\verilog_wb\gowin\picotiny_test\picotiny.v":94)
WARN  (EX1987) : Input port 'pcpi_rd[22]' is not connected on this instance("D:\verilog_wb\gowin\picotiny_test\picotiny.v":94)
WARN  (EX1987) : Input port 'pcpi_rd[21]' is not connected on this instance("D:\verilog_wb\gowin\picotiny_test\picotiny.v":94)
WARN  (EX1987) : Input port 'pcpi_rd[20]' is not connected on this instance("D:\verilog_wb\gowin\picotiny_test\picotiny.v":94)
WARN  (EX1987) : Input port 'pcpi_rd[19]' is not connected on this instance("D:\verilog_wb\gowin\picotiny_test\picotiny.v":94)
WARN  (EX1987) : Input port 'pcpi_rd[18]' is not connected on this instance("D:\verilog_wb\gowin\picotiny_test\picotiny.v":94)
WARN  (EX1987) : Input port 'pcpi_rd[17]' is not connected on this instance("D:\verilog_wb\gowin\picotiny_test\picotiny.v":94)
WARN  (EX1987) : Input port 'pcpi_rd[16]' is not connected on this instance("D:\verilog_wb\gowin\picotiny_test\picotiny.v":94)
WARN  (EX1987) : Input port 'pcpi_rd[15]' is not connected on this instance("D:\verilog_wb\gowin\picotiny_test\picotiny.v":94)
WARN  (EX1987) : Input port 'pcpi_rd[14]' is not connected on this instance("D:\verilog_wb\gowin\picotiny_test\picotiny.v":94)
WARN  (EX1987) : Input port 'pcpi_rd[13]' is not connected on this instance("D:\verilog_wb\gowin\picotiny_test\picotiny.v":94)
WARN  (EX1987) : Input port 'pcpi_rd[12]' is not connected on this instance("D:\verilog_wb\gowin\picotiny_test\picotiny.v":94)
WARN  (EX1987) : Input port 'pcpi_rd[11]' is not connected on this instance("D:\verilog_wb\gowin\picotiny_test\picotiny.v":94)
WARN  (EX1987) : Input port 'pcpi_rd[10]' is not connected on this instance("D:\verilog_wb\gowin\picotiny_test\picotiny.v":94)
WARN  (EX1987) : Input port 'pcpi_rd[9]' is not connected on this instance("D:\verilog_wb\gowin\picotiny_test\picotiny.v":94)
WARN  (EX1987) : Input port 'pcpi_rd[8]' is not connected on this instance("D:\verilog_wb\gowin\picotiny_test\picotiny.v":94)
WARN  (EX1987) : Input port 'pcpi_rd[7]' is not connected on this instance("D:\verilog_wb\gowin\picotiny_test\picotiny.v":94)
WARN  (EX1987) : Input port 'pcpi_rd[6]' is not connected on this instance("D:\verilog_wb\gowin\picotiny_test\picotiny.v":94)
WARN  (EX1987) : Input port 'pcpi_rd[5]' is not connected on this instance("D:\verilog_wb\gowin\picotiny_test\picotiny.v":94)
WARN  (EX1987) : Input port 'pcpi_rd[4]' is not connected on this instance("D:\verilog_wb\gowin\picotiny_test\picotiny.v":94)
WARN  (EX1987) : Input port 'pcpi_rd[3]' is not connected on this instance("D:\verilog_wb\gowin\picotiny_test\picotiny.v":94)
WARN  (EX1987) : Input port 'pcpi_rd[2]' is not connected on this instance("D:\verilog_wb\gowin\picotiny_test\picotiny.v":94)
WARN  (EX1987) : Input port 'pcpi_rd[1]' is not connected on this instance("D:\verilog_wb\gowin\picotiny_test\picotiny.v":94)
WARN  (EX1987) : Input port 'pcpi_rd[0]' is not connected on this instance("D:\verilog_wb\gowin\picotiny_test\picotiny.v":94)
WARN  (EX1987) : Input port 'pcpi_wait' is not connected on this instance("D:\verilog_wb\gowin\picotiny_test\picotiny.v":94)
WARN  (EX1987) : Input port 'pcpi_ready' is not connected on this instance("D:\verilog_wb\gowin\picotiny_test\picotiny.v":94)
NOTE  (EX0101) : Current top module is "picotiny"
WARN  (EX0211) : The output port "pcpi_insn[31]" of module "picorv32" has no driver("D:\verilog_wb\gowin\picotiny_test\picorv32.v":111)
WARN  (EX0211) : The output port "pcpi_insn[30]" of module "picorv32" has no driver("D:\verilog_wb\gowin\picotiny_test\picorv32.v":111)
WARN  (EX0211) : The output port "pcpi_insn[29]" of module "picorv32" has no driver("D:\verilog_wb\gowin\picotiny_test\picorv32.v":111)
WARN  (EX0211) : The output port "pcpi_insn[28]" of module "picorv32" has no driver("D:\verilog_wb\gowin\picotiny_test\picorv32.v":111)
WARN  (EX0211) : The output port "pcpi_insn[27]" of module "picorv32" has no driver("D:\verilog_wb\gowin\picotiny_test\picorv32.v":111)
WARN  (EX0211) : The output port "pcpi_insn[26]" of module "picorv32" has no driver("D:\verilog_wb\gowin\picotiny_test\picorv32.v":111)
WARN  (EX0211) : The output port "pcpi_insn[25]" of module "picorv32" has no driver("D:\verilog_wb\gowin\picotiny_test\picorv32.v":111)
WARN  (EX0211) : The output port "pcpi_insn[24]" of module "picorv32" has no driver("D:\verilog_wb\gowin\picotiny_test\picorv32.v":111)
WARN  (EX0211) : The output port "pcpi_insn[23]" of module "picorv32" has no driver("D:\verilog_wb\gowin\picotiny_test\picorv32.v":111)
WARN  (EX0211) : The output port "pcpi_insn[22]" of module "picorv32" has no driver("D:\verilog_wb\gowin\picotiny_test\picorv32.v":111)
WARN  (EX0211) : The output port "pcpi_insn[21]" of module "picorv32" has no driver("D:\verilog_wb\gowin\picotiny_test\picorv32.v":111)
WARN  (EX0211) : The output port "pcpi_insn[20]" of module "picorv32" has no driver("D:\verilog_wb\gowin\picotiny_test\picorv32.v":111)
WARN  (EX0211) : The output port "pcpi_insn[19]" of module "picorv32" has no driver("D:\verilog_wb\gowin\picotiny_test\picorv32.v":111)
WARN  (EX0211) : The output port "pcpi_insn[18]" of module "picorv32" has no driver("D:\verilog_wb\gowin\picotiny_test\picorv32.v":111)
WARN  (EX0211) : The output port "pcpi_insn[17]" of module "picorv32" has no driver("D:\verilog_wb\gowin\picotiny_test\picorv32.v":111)
WARN  (EX0211) : The output port "pcpi_insn[16]" of module "picorv32" has no driver("D:\verilog_wb\gowin\picotiny_test\picorv32.v":111)
WARN  (EX0211) : The output port "pcpi_insn[15]" of module "picorv32" has no driver("D:\verilog_wb\gowin\picotiny_test\picorv32.v":111)
WARN  (EX0211) : The output port "pcpi_insn[14]" of module "picorv32" has no driver("D:\verilog_wb\gowin\picotiny_test\picorv32.v":111)
WARN  (EX0211) : The output port "pcpi_insn[13]" of module "picorv32" has no driver("D:\verilog_wb\gowin\picotiny_test\picorv32.v":111)
WARN  (EX0211) : The output port "pcpi_insn[12]" of module "picorv32" has no driver("D:\verilog_wb\gowin\picotiny_test\picorv32.v":111)
WARN  (EX0211) : The output port "pcpi_insn[11]" of module "picorv32" has no driver("D:\verilog_wb\gowin\picotiny_test\picorv32.v":111)
WARN  (EX0211) : The output port "pcpi_insn[10]" of module "picorv32" has no driver("D:\verilog_wb\gowin\picotiny_test\picorv32.v":111)
WARN  (EX0211) : The output port "pcpi_insn[9]" of module "picorv32" has no driver("D:\verilog_wb\gowin\picotiny_test\picorv32.v":111)
WARN  (EX0211) : The output port "pcpi_insn[8]" of module "picorv32" has no driver("D:\verilog_wb\gowin\picotiny_test\picorv32.v":111)
WARN  (EX0211) : The output port "pcpi_insn[7]" of module "picorv32" has no driver("D:\verilog_wb\gowin\picotiny_test\picorv32.v":111)
WARN  (EX0211) : The output port "pcpi_insn[6]" of module "picorv32" has no driver("D:\verilog_wb\gowin\picotiny_test\picorv32.v":111)
WARN  (EX0211) : The output port "pcpi_insn[5]" of module "picorv32" has no driver("D:\verilog_wb\gowin\picotiny_test\picorv32.v":111)
WARN  (EX0211) : The output port "pcpi_insn[4]" of module "picorv32" has no driver("D:\verilog_wb\gowin\picotiny_test\picorv32.v":111)
WARN  (EX0211) : The output port "pcpi_insn[3]" of module "picorv32" has no driver("D:\verilog_wb\gowin\picotiny_test\picorv32.v":111)
WARN  (EX0211) : The output port "pcpi_insn[2]" of module "picorv32" has no driver("D:\verilog_wb\gowin\picotiny_test\picorv32.v":111)
WARN  (EX0211) : The output port "pcpi_insn[1]" of module "picorv32" has no driver("D:\verilog_wb\gowin\picotiny_test\picorv32.v":111)
WARN  (EX0211) : The output port "pcpi_insn[0]" of module "picorv32" has no driver("D:\verilog_wb\gowin\picotiny_test\picorv32.v":111)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\verilog_wb\gowin\picotiny\impl\gwsynthesis\picotiny.vg" completed
[100%] Generate report file "D:\verilog_wb\gowin\picotiny\impl\gwsynthesis\picotiny_syn.rpt.html" completed
GowinSynthesis finish
