Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\CSC10\Week_3\3.9\hps_systeem.qsys --synthesis=VHDL --output-directory=C:\CSC10\Week_3\3.9\hps_demo\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading 3.9/hps_systeem.qsys
Progress: Reading input file
Progress: Adding PIO_led [altera_avalon_pio 18.1]
Progress: Parameterizing module PIO_led
Progress: Adding PIO_switch [altera_avalon_pio 18.1]
Progress: Parameterizing module PIO_switch
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: hps_systeem.PIO_switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: hps_systeem.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_systeem.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_systeem.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_systeem.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: hps_systeem.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Info: hps_systeem: Generating hps_systeem "hps_systeem" for QUARTUS_SYNTH
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: PIO_led: Starting RTL generation for module 'hps_systeem_PIO_led'
Info: PIO_led:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_systeem_PIO_led --dir=C:/Users/E0FFA~1.LI/AppData/Local/Temp/alt0434_8299751270903767352.dir/0002_PIO_led_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/E0FFA~1.LI/AppData/Local/Temp/alt0434_8299751270903767352.dir/0002_PIO_led_gen//hps_systeem_PIO_led_component_configuration.pl  --do_build_sim=0  ]
Info: PIO_led: Done RTL generation for module 'hps_systeem_PIO_led'
Info: PIO_led: "hps_systeem" instantiated altera_avalon_pio "PIO_led"
Info: PIO_switch: Starting RTL generation for module 'hps_systeem_PIO_switch'
Info: PIO_switch:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_systeem_PIO_switch --dir=C:/Users/E0FFA~1.LI/AppData/Local/Temp/alt0434_8299751270903767352.dir/0003_PIO_switch_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/E0FFA~1.LI/AppData/Local/Temp/alt0434_8299751270903767352.dir/0003_PIO_switch_gen//hps_systeem_PIO_switch_component_configuration.pl  --do_build_sim=0  ]
Info: PIO_switch: Done RTL generation for module 'hps_systeem_PIO_switch'
Info: PIO_switch: "hps_systeem" instantiated altera_avalon_pio "PIO_switch"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Info: hps_0: "hps_systeem" instantiated altera_hps "hps_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "hps_systeem" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "hps_systeem" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "hps_systeem" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "hps_systeem" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: PIO_switch_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "PIO_switch_s1_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: PIO_switch_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "PIO_switch_s1_agent"
Info: PIO_switch_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "PIO_switch_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file C:/CSC10/Week_3/3.9/hps_demo/synthesis/submodules/altera_avalon_sc_fifo.v
Info: PIO_switch_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "PIO_switch_s1_burst_adapter"
Info: Reusing file C:/CSC10/Week_3/3.9/hps_demo/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/CSC10/Week_3/3.9/hps_demo/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/CSC10/Week_3/3.9/hps_demo/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: hps_systeem: Done "hps_systeem" with 25 modules, 82 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
