Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov  5 17:46:00 2020
| Host         : DESKTOP-N4G9URI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file wrapper_timing_summary_routed.rpt -pb wrapper_timing_summary_routed.pb -rpx wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper
| Device       : 7z007s-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (46)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: newclk/out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (46)
-------------------------------------------------
 There are 46 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.170        0.000                      0                   18        0.265        0.000                      0                   18        3.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.170        0.000                      0                   18        0.265        0.000                      0                   18        3.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.170ns  (required time - arrival time)
  Source:                 newclk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/counterout_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 1.416ns (77.643%)  route 0.408ns (22.357%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 14.293 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.147    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.463     4.695    newclk/clk
    SLICE_X40Y60         FDRE                                         r  newclk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.379     5.074 r  newclk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.408     5.482    newclk/counterout_reg_n_0_[1]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.044 r  newclk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.044    newclk/counterout_reg[0]_i_1_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.142 r  newclk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.142    newclk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.240 r  newclk/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.240    newclk/counterout_reg[8]_i_1_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.338 r  newclk/counterout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.338    newclk/counterout_reg[12]_i_1_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.519 r  newclk/counterout_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.519    newclk/counterout_reg[16]_i_1_n_7
    SLICE_X40Y64         FDRE                                         r  newclk/counterout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    12.914    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.302    14.293    newclk/clk
    SLICE_X40Y64         FDRE                                         r  newclk/counterout_reg[16]/C
                         clock pessimism              0.372    14.665    
                         clock uncertainty           -0.035    14.630    
    SLICE_X40Y64         FDRE (Setup_fdre_C_D)        0.059    14.689    newclk/counterout_reg[16]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                          -6.519    
  -------------------------------------------------------------------
                         slack                                  8.170    

Slack (MET) :             8.185ns  (required time - arrival time)
  Source:                 newclk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/counterout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 1.402ns (77.470%)  route 0.408ns (22.530%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns = ( 14.294 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.147    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.463     4.695    newclk/clk
    SLICE_X40Y60         FDRE                                         r  newclk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.379     5.074 r  newclk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.408     5.482    newclk/counterout_reg_n_0_[1]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.044 r  newclk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.044    newclk/counterout_reg[0]_i_1_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.142 r  newclk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.142    newclk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.240 r  newclk/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.240    newclk/counterout_reg[8]_i_1_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.505 r  newclk/counterout_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.505    newclk/counterout_reg[12]_i_1_n_6
    SLICE_X40Y63         FDRE                                         r  newclk/counterout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    12.914    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.303    14.294    newclk/clk
    SLICE_X40Y63         FDRE                                         r  newclk/counterout_reg[13]/C
                         clock pessimism              0.372    14.666    
                         clock uncertainty           -0.035    14.631    
    SLICE_X40Y63         FDRE (Setup_fdre_C_D)        0.059    14.690    newclk/counterout_reg[13]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                          -6.505    
  -------------------------------------------------------------------
                         slack                                  8.185    

Slack (MET) :             8.190ns  (required time - arrival time)
  Source:                 newclk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/counterout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 1.397ns (77.408%)  route 0.408ns (22.592%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns = ( 14.294 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.147    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.463     4.695    newclk/clk
    SLICE_X40Y60         FDRE                                         r  newclk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.379     5.074 r  newclk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.408     5.482    newclk/counterout_reg_n_0_[1]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.044 r  newclk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.044    newclk/counterout_reg[0]_i_1_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.142 r  newclk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.142    newclk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.240 r  newclk/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.240    newclk/counterout_reg[8]_i_1_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.500 r  newclk/counterout_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.500    newclk/counterout_reg[12]_i_1_n_4
    SLICE_X40Y63         FDRE                                         r  newclk/counterout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    12.914    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.303    14.294    newclk/clk
    SLICE_X40Y63         FDRE                                         r  newclk/counterout_reg[15]/C
                         clock pessimism              0.372    14.666    
                         clock uncertainty           -0.035    14.631    
    SLICE_X40Y63         FDRE (Setup_fdre_C_D)        0.059    14.690    newclk/counterout_reg[15]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                          -6.500    
  -------------------------------------------------------------------
                         slack                                  8.190    

Slack (MET) :             8.250ns  (required time - arrival time)
  Source:                 newclk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/counterout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.745ns  (logic 1.337ns (76.631%)  route 0.408ns (23.369%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns = ( 14.294 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.147    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.463     4.695    newclk/clk
    SLICE_X40Y60         FDRE                                         r  newclk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.379     5.074 r  newclk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.408     5.482    newclk/counterout_reg_n_0_[1]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.044 r  newclk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.044    newclk/counterout_reg[0]_i_1_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.142 r  newclk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.142    newclk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.240 r  newclk/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.240    newclk/counterout_reg[8]_i_1_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.440 r  newclk/counterout_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.440    newclk/counterout_reg[12]_i_1_n_5
    SLICE_X40Y63         FDRE                                         r  newclk/counterout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    12.914    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.303    14.294    newclk/clk
    SLICE_X40Y63         FDRE                                         r  newclk/counterout_reg[14]/C
                         clock pessimism              0.372    14.666    
                         clock uncertainty           -0.035    14.631    
    SLICE_X40Y63         FDRE (Setup_fdre_C_D)        0.059    14.690    newclk/counterout_reg[14]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                          -6.440    
  -------------------------------------------------------------------
                         slack                                  8.250    

Slack (MET) :             8.269ns  (required time - arrival time)
  Source:                 newclk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/counterout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 1.318ns (76.374%)  route 0.408ns (23.626%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns = ( 14.294 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.147    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.463     4.695    newclk/clk
    SLICE_X40Y60         FDRE                                         r  newclk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.379     5.074 r  newclk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.408     5.482    newclk/counterout_reg_n_0_[1]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.044 r  newclk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.044    newclk/counterout_reg[0]_i_1_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.142 r  newclk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.142    newclk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.240 r  newclk/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.240    newclk/counterout_reg[8]_i_1_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.421 r  newclk/counterout_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.421    newclk/counterout_reg[12]_i_1_n_7
    SLICE_X40Y63         FDRE                                         r  newclk/counterout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    12.914    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.303    14.294    newclk/clk
    SLICE_X40Y63         FDRE                                         r  newclk/counterout_reg[12]/C
                         clock pessimism              0.372    14.666    
                         clock uncertainty           -0.035    14.631    
    SLICE_X40Y63         FDRE (Setup_fdre_C_D)        0.059    14.690    newclk/counterout_reg[12]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                          -6.421    
  -------------------------------------------------------------------
                         slack                                  8.269    

Slack (MET) :             8.284ns  (required time - arrival time)
  Source:                 newclk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/counterout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 1.304ns (76.181%)  route 0.408ns (23.819%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 14.295 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.147    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.463     4.695    newclk/clk
    SLICE_X40Y60         FDRE                                         r  newclk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.379     5.074 r  newclk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.408     5.482    newclk/counterout_reg_n_0_[1]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.044 r  newclk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.044    newclk/counterout_reg[0]_i_1_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.142 r  newclk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.142    newclk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.407 r  newclk/counterout_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.407    newclk/counterout_reg[8]_i_1_n_6
    SLICE_X40Y62         FDRE                                         r  newclk/counterout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    12.914    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.304    14.295    newclk/clk
    SLICE_X40Y62         FDRE                                         r  newclk/counterout_reg[9]/C
                         clock pessimism              0.372    14.667    
                         clock uncertainty           -0.035    14.632    
    SLICE_X40Y62         FDRE (Setup_fdre_C_D)        0.059    14.691    newclk/counterout_reg[9]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -6.407    
  -------------------------------------------------------------------
                         slack                                  8.284    

Slack (MET) :             8.289ns  (required time - arrival time)
  Source:                 newclk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/counterout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 1.299ns (76.111%)  route 0.408ns (23.889%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 14.295 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.147    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.463     4.695    newclk/clk
    SLICE_X40Y60         FDRE                                         r  newclk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.379     5.074 r  newclk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.408     5.482    newclk/counterout_reg_n_0_[1]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.044 r  newclk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.044    newclk/counterout_reg[0]_i_1_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.142 r  newclk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.142    newclk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.402 r  newclk/counterout_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.402    newclk/counterout_reg[8]_i_1_n_4
    SLICE_X40Y62         FDRE                                         r  newclk/counterout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    12.914    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.304    14.295    newclk/clk
    SLICE_X40Y62         FDRE                                         r  newclk/counterout_reg[11]/C
                         clock pessimism              0.372    14.667    
                         clock uncertainty           -0.035    14.632    
    SLICE_X40Y62         FDRE (Setup_fdre_C_D)        0.059    14.691    newclk/counterout_reg[11]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -6.402    
  -------------------------------------------------------------------
                         slack                                  8.289    

Slack (MET) :             8.349ns  (required time - arrival time)
  Source:                 newclk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/counterout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 1.239ns (75.240%)  route 0.408ns (24.760%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 14.295 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.147    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.463     4.695    newclk/clk
    SLICE_X40Y60         FDRE                                         r  newclk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.379     5.074 r  newclk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.408     5.482    newclk/counterout_reg_n_0_[1]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.044 r  newclk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.044    newclk/counterout_reg[0]_i_1_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.142 r  newclk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.142    newclk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.342 r  newclk/counterout_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.342    newclk/counterout_reg[8]_i_1_n_5
    SLICE_X40Y62         FDRE                                         r  newclk/counterout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    12.914    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.304    14.295    newclk/clk
    SLICE_X40Y62         FDRE                                         r  newclk/counterout_reg[10]/C
                         clock pessimism              0.372    14.667    
                         clock uncertainty           -0.035    14.632    
    SLICE_X40Y62         FDRE (Setup_fdre_C_D)        0.059    14.691    newclk/counterout_reg[10]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -6.342    
  -------------------------------------------------------------------
                         slack                                  8.349    

Slack (MET) :             8.368ns  (required time - arrival time)
  Source:                 newclk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/counterout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 1.220ns (74.951%)  route 0.408ns (25.049%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 14.295 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.147    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.463     4.695    newclk/clk
    SLICE_X40Y60         FDRE                                         r  newclk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.379     5.074 r  newclk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.408     5.482    newclk/counterout_reg_n_0_[1]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.044 r  newclk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.044    newclk/counterout_reg[0]_i_1_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.142 r  newclk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.142    newclk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.323 r  newclk/counterout_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.323    newclk/counterout_reg[8]_i_1_n_7
    SLICE_X40Y62         FDRE                                         r  newclk/counterout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    12.914    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.304    14.295    newclk/clk
    SLICE_X40Y62         FDRE                                         r  newclk/counterout_reg[8]/C
                         clock pessimism              0.372    14.667    
                         clock uncertainty           -0.035    14.632    
    SLICE_X40Y62         FDRE (Setup_fdre_C_D)        0.059    14.691    newclk/counterout_reg[8]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  8.368    

Slack (MET) :             8.382ns  (required time - arrival time)
  Source:                 newclk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/counterout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.614ns  (logic 1.206ns (74.734%)  route 0.408ns (25.266%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 14.295 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.147    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.463     4.695    newclk/clk
    SLICE_X40Y60         FDRE                                         r  newclk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.379     5.074 r  newclk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.408     5.482    newclk/counterout_reg_n_0_[1]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.044 r  newclk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.044    newclk/counterout_reg[0]_i_1_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.309 r  newclk/counterout_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.309    newclk/counterout_reg[4]_i_1_n_6
    SLICE_X40Y61         FDRE                                         r  newclk/counterout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    12.914    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.304    14.295    newclk/clk
    SLICE_X40Y61         FDRE                                         r  newclk/counterout_reg[5]/C
                         clock pessimism              0.372    14.667    
                         clock uncertainty           -0.035    14.632    
    SLICE_X40Y61         FDRE (Setup_fdre_C_D)        0.059    14.691    newclk/counterout_reg[5]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -6.309    
  -------------------------------------------------------------------
                         slack                                  8.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 newclk/counterout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/counterout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.170%)  route 0.118ns (31.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.585     1.463    newclk/clk
    SLICE_X40Y62         FDRE                                         r  newclk/counterout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  newclk/counterout_reg[10]/Q
                         net (fo=1, routed)           0.118     1.722    newclk/counterout_reg_n_0_[10]
    SLICE_X40Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.833 r  newclk/counterout_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    newclk/counterout_reg[8]_i_1_n_5
    SLICE_X40Y62         FDRE                                         r  newclk/counterout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.854     1.979    newclk/clk
    SLICE_X40Y62         FDRE                                         r  newclk/counterout_reg[10]/C
                         clock pessimism             -0.516     1.463    
    SLICE_X40Y62         FDRE (Hold_fdre_C_D)         0.105     1.568    newclk/counterout_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 newclk/counterout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/counterout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.170%)  route 0.118ns (31.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.584     1.462    newclk/clk
    SLICE_X40Y63         FDRE                                         r  newclk/counterout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  newclk/counterout_reg[14]/Q
                         net (fo=1, routed)           0.118     1.721    newclk/counterout_reg_n_0_[14]
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  newclk/counterout_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    newclk/counterout_reg[12]_i_1_n_5
    SLICE_X40Y63         FDRE                                         r  newclk/counterout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.853     1.978    newclk/clk
    SLICE_X40Y63         FDRE                                         r  newclk/counterout_reg[14]/C
                         clock pessimism             -0.516     1.462    
    SLICE_X40Y63         FDRE (Hold_fdre_C_D)         0.105     1.567    newclk/counterout_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 newclk/counterout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/counterout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.170%)  route 0.118ns (31.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.586     1.464    newclk/clk
    SLICE_X40Y60         FDRE                                         r  newclk/counterout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  newclk/counterout_reg[2]/Q
                         net (fo=1, routed)           0.118     1.723    newclk/counterout_reg_n_0_[2]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.834 r  newclk/counterout_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    newclk/counterout_reg[0]_i_1_n_5
    SLICE_X40Y60         FDRE                                         r  newclk/counterout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.856     1.981    newclk/clk
    SLICE_X40Y60         FDRE                                         r  newclk/counterout_reg[2]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.105     1.569    newclk/counterout_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 newclk/counterout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/counterout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.170%)  route 0.118ns (31.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.586     1.464    newclk/clk
    SLICE_X40Y61         FDRE                                         r  newclk/counterout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  newclk/counterout_reg[6]/Q
                         net (fo=1, routed)           0.118     1.723    newclk/counterout_reg_n_0_[6]
    SLICE_X40Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.834 r  newclk/counterout_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    newclk/counterout_reg[4]_i_1_n_5
    SLICE_X40Y61         FDRE                                         r  newclk/counterout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.856     1.981    newclk/clk
    SLICE_X40Y61         FDRE                                         r  newclk/counterout_reg[6]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X40Y61         FDRE (Hold_fdre_C_D)         0.105     1.569    newclk/counterout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 newclk/counterout_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.297%)  route 0.237ns (62.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.584     1.462    newclk/clk
    SLICE_X40Y64         FDRE                                         r  newclk/counterout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  newclk/counterout_reg[16]/Q
                         net (fo=2, routed)           0.237     1.840    newclk/p_0_in
    SLICE_X41Y64         FDRE                                         r  newclk/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.853     1.978    newclk/clk
    SLICE_X41Y64         FDRE                                         r  newclk/out_reg/C
                         clock pessimism             -0.503     1.475    
    SLICE_X41Y64         FDRE (Hold_fdre_C_D)         0.070     1.545    newclk/out_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 newclk/counterout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/counterout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.285ns (70.779%)  route 0.118ns (29.221%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.585     1.463    newclk/clk
    SLICE_X40Y62         FDRE                                         r  newclk/counterout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  newclk/counterout_reg[10]/Q
                         net (fo=1, routed)           0.118     1.722    newclk/counterout_reg_n_0_[10]
    SLICE_X40Y62         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.866 r  newclk/counterout_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.866    newclk/counterout_reg[8]_i_1_n_4
    SLICE_X40Y62         FDRE                                         r  newclk/counterout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.854     1.979    newclk/clk
    SLICE_X40Y62         FDRE                                         r  newclk/counterout_reg[11]/C
                         clock pessimism             -0.516     1.463    
    SLICE_X40Y62         FDRE (Hold_fdre_C_D)         0.105     1.568    newclk/counterout_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 newclk/counterout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/counterout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.285ns (70.779%)  route 0.118ns (29.221%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.584     1.462    newclk/clk
    SLICE_X40Y63         FDRE                                         r  newclk/counterout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  newclk/counterout_reg[14]/Q
                         net (fo=1, routed)           0.118     1.721    newclk/counterout_reg_n_0_[14]
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.865 r  newclk/counterout_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    newclk/counterout_reg[12]_i_1_n_4
    SLICE_X40Y63         FDRE                                         r  newclk/counterout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.853     1.978    newclk/clk
    SLICE_X40Y63         FDRE                                         r  newclk/counterout_reg[15]/C
                         clock pessimism             -0.516     1.462    
    SLICE_X40Y63         FDRE (Hold_fdre_C_D)         0.105     1.567    newclk/counterout_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 newclk/counterout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/counterout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.285ns (70.779%)  route 0.118ns (29.221%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.586     1.464    newclk/clk
    SLICE_X40Y60         FDRE                                         r  newclk/counterout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  newclk/counterout_reg[2]/Q
                         net (fo=1, routed)           0.118     1.723    newclk/counterout_reg_n_0_[2]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.867 r  newclk/counterout_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    newclk/counterout_reg[0]_i_1_n_4
    SLICE_X40Y60         FDRE                                         r  newclk/counterout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.856     1.981    newclk/clk
    SLICE_X40Y60         FDRE                                         r  newclk/counterout_reg[3]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.105     1.569    newclk/counterout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 newclk/counterout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/counterout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.285ns (70.779%)  route 0.118ns (29.221%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.586     1.464    newclk/clk
    SLICE_X40Y61         FDRE                                         r  newclk/counterout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  newclk/counterout_reg[6]/Q
                         net (fo=1, routed)           0.118     1.723    newclk/counterout_reg_n_0_[6]
    SLICE_X40Y61         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.867 r  newclk/counterout_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    newclk/counterout_reg[4]_i_1_n_4
    SLICE_X40Y61         FDRE                                         r  newclk/counterout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.856     1.981    newclk/clk
    SLICE_X40Y61         FDRE                                         r  newclk/counterout_reg[7]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X40Y61         FDRE (Hold_fdre_C_D)         0.105     1.569    newclk/counterout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 newclk/counterout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/counterout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.256ns (60.650%)  route 0.166ns (39.350%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.586     1.464    newclk/clk
    SLICE_X40Y60         FDRE                                         r  newclk/counterout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  newclk/counterout_reg[0]/Q
                         net (fo=1, routed)           0.166     1.771    newclk/counterout_reg_n_0_[0]
    SLICE_X40Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.816 r  newclk/counterout[0]_i_2/O
                         net (fo=1, routed)           0.000     1.816    newclk/counterout[0]_i_2_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.886 r  newclk/counterout_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.886    newclk/counterout_reg[0]_i_1_n_7
    SLICE_X40Y60         FDRE                                         r  newclk/counterout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.856     1.981    newclk/clk
    SLICE_X40Y60         FDRE                                         r  newclk/counterout_reg[0]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.105     1.569    newclk/counterout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y60    newclk/counterout_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y62    newclk/counterout_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y62    newclk/counterout_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y63    newclk/counterout_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y63    newclk/counterout_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y63    newclk/counterout_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y63    newclk/counterout_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y64    newclk/counterout_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y60    newclk/counterout_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y60    newclk/counterout_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y60    newclk/counterout_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y60    newclk/counterout_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y60    newclk/counterout_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y61    newclk/counterout_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y61    newclk/counterout_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y61    newclk/counterout_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y61    newclk/counterout_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y60    newclk/counterout_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y62    newclk/counterout_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y62    newclk/counterout_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y62    newclk/counterout_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y63    newclk/counterout_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y63    newclk/counterout_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y63    newclk/counterout_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y63    newclk/counterout_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y63    newclk/counterout_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y63    newclk/counterout_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y63    newclk/counterout_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y63    newclk/counterout_reg[15]/C



