// Seed: 1749545795
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  input id_3;
  output id_2;
  output id_1;
  logic id_4, id_5 = id_4;
  assign id_1 = id_3 && 1;
  logic id_7;
  type_17(
      id_2
  );
  logic id_8, id_9, id_10, id_11;
  initial id_10 = id_9;
  assign id_4 = id_8;
  logic id_12, id_13;
  logic id_14;
endmodule
module module_1 (
    id_1
);
  inout id_1;
  assign id_4 = "";
endmodule
`timescale 1 ps / 1ps
