// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
// Date        : Wed Jun 18 01:51:39 2025
// Host        : LAPTOP-RI3013C8 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub {D:/Vaidehi Bhat
//               folder/WiSH_Project/WiSH_Project.srcs/sources_1/bd/design_1/design_1_stub.v}
// Design      : design_1
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7k70tfbv676-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
module design_1();
endmodule
