Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr  2 17:40:31 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_counter_up_down_control_sets_placed.rpt
| Design       : top_counter_up_down
| Device       : xc7a35t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            2 |
| No           | No                    | Yes                    |              93 |           27 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              35 |           13 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+----------------------------------+------------------+------------------+----------------+--------------+
|      Clock Signal     |           Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+----------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG        | u_uart_tx/tx_next                | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG        | uuart/u_clk_div_a/E[0]           | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG        | uuart/u_uart_fsm/data_count_next | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG        | uuart/u_uart_fsm/tick_count_next | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG        | u_uart_tx/data_count_next        | reset_IBUF       |                2 |              5 |         2.50 |
|  u_uart_tx/in_data__0 |                                  |                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG        | u_cu/E[0]                        | reset_IBUF       |                5 |             14 |         2.80 |
|  clk_IBUF_BUFG        |                                  | reset_IBUF       |               27 |             93 |         3.44 |
+-----------------------+----------------------------------+------------------+------------------+----------------+--------------+


