SIM             = icarus
WAVE            = False
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/spi_fsm.v
TOPLEVEL        = spi_fsm
MODULE          = test_spi_fsm
PYTHONPATH      = /src
HASH            = 1-code-completion-of-a-spi-state-machine