// Seed: 2467121529
module module_0 (
    output wor id_0,
    input tri id_1,
    output tri id_2,
    output supply1 id_3
);
  if (id_1) assign id_3 = 1'd0;
  else assign id_0 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    output uwire id_1,
    output wire id_2,
    input tri0 id_3,
    input supply1 id_4,
    input wor id_5,
    input wire id_6,
    output wand id_7,
    input wand id_8
);
  always @(1 or posedge id_5) id_7 = id_3;
  module_0(
      id_0, id_8, id_1, id_0
  );
endmodule
