
/root/projects/compiled/non_crypto/stripped/bminor_binutils-gdb.git_pieces_178640b4_stripped.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <.text>:
   0:	bf004770 	svclt	0x00004770
   4:	b5081dc2 	strlt	r1, [r8, #-3522]	; 0xfffff23e
   8:	46182304 	ldrmi	r2, [r8], -r4, lsl #6
   c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  10:	f7ff4610 			; <UNDEFINED> instruction: 0xf7ff4610
  14:	18d0fffe 	ldmne	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
  18:	bf00bd08 	svclt	0x0000bd08
  1c:	b5081dc2 	strlt	r1, [r8, #-3522]	; 0xfffff23e
  20:	46182304 	ldrmi	r2, [r8], -r4, lsl #6
  24:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  28:	f7ff4610 			; <UNDEFINED> instruction: 0xf7ff4610
  2c:	18d0fffe 	ldmne	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
  30:	bf00bd08 	svclt	0x0000bd08
  34:	b5082204 	strlt	r2, [r8, #-516]	; 0xfffffdfc
  38:	4603b212 			; <UNDEFINED> instruction: 0x4603b212
  3c:	f7ff4610 			; <UNDEFINED> instruction: 0xf7ff4610
  40:	1dd8fffe 	ldclne	15, cr15, [r8, #1016]	; 0x3f8
  44:	000bf340 	andeq	pc, fp, r0, asr #6
  48:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  4c:	bd084410 	cfstrslt	mvf4, [r8, #-64]	; 0xffffffc0
  50:	b5081c42 	strlt	r1, [r8, #-3138]	; 0xfffff3be
  54:	46184603 	ldrmi	r4, [r8], -r3, lsl #12
  58:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  5c:	f7ff4610 			; <UNDEFINED> instruction: 0xf7ff4610
  60:	18d0fffe 	ldmne	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
  64:	bf00bd08 	svclt	0x0000bd08
  68:	b5081c42 	strlt	r1, [r8, #-3138]	; 0xfffff3be
  6c:	46184603 	ldrmi	r4, [r8], -r3, lsl #12
  70:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  74:	f7ff4610 			; <UNDEFINED> instruction: 0xf7ff4610
  78:	18d0fffe 	ldmne	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
  7c:	bf00bd08 	svclt	0x0000bd08
  80:	b5081c42 	strlt	r1, [r8, #-3138]	; 0xfffff3be
  84:	46184603 	ldrmi	r4, [r8], -r3, lsl #12
  88:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  8c:	f7ff4610 			; <UNDEFINED> instruction: 0xf7ff4610
  90:	18d0fffe 	ldmne	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
  94:	bf00bd08 	svclt	0x0000bd08

Disassembly of section .text.startup:

00000000 <.text.startup>:
   0:	2107b508 	tstcs	r7, r8, lsl #10
   4:	f7ff4608 			; <UNDEFINED> instruction: 0xf7ff4608
   8:	4608fffe 			; <UNDEFINED> instruction: 0x4608fffe
   c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  10:	f7ff4608 			; <UNDEFINED> instruction: 0xf7ff4608
  14:	4608fffe 			; <UNDEFINED> instruction: 0x4608fffe
  18:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  1c:	f7ff4608 			; <UNDEFINED> instruction: 0xf7ff4608
  20:	4608fffe 			; <UNDEFINED> instruction: 0x4608fffe
  24:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  28:	bd082000 	stclt	0, cr2, [r8, #-0]
