$date
	Wed Oct 16 12:01:53 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module my_dff8_tb $end
$var wire 8 ! q [7:0] $end
$var reg 1 " clk $end
$var reg 8 # d [7:0] $end
$scope module UUT $end
$var wire 1 " clk $end
$var wire 8 $ d [7:0] $end
$var reg 8 % q [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
b0 #
1"
b0 !
$end
#10
0"
#20
1"
#30
0"
#40
1"
#45
b10 #
b10 $
#50
0"
#60
b10 !
b10 %
1"
#70
0"
#80
1"
#90
0"
b11 #
b11 $
#100
b11 !
b11 %
1"
#110
0"
#120
1"
#130
0"
#135
b1 #
b1 $
#140
b1 !
b1 %
1"
#150
0"
#160
1"
#170
0"
#180
b100 !
b100 %
1"
b100 #
b100 $
#190
0"
#200
1"
#210
0"
#220
1"
#225
b101 #
b101 $
#230
0"
#240
b101 !
b101 %
1"
#250
0"
#260
1"
#270
0"
b110 #
b110 $
#280
b110 !
b110 %
1"
#290
0"
#300
1"
#310
0"
#315
b111 #
b111 $
#320
b111 !
b111 %
1"
#330
0"
#340
1"
#350
0"
#360
1"
