#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c261b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c26340 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1c36020 .functor NOT 1, L_0x1c63780, C4<0>, C4<0>, C4<0>;
L_0x1c63510 .functor XOR 1, L_0x1c633b0, L_0x1c63470, C4<0>, C4<0>;
L_0x1c63670 .functor XOR 1, L_0x1c63510, L_0x1c635d0, C4<0>, C4<0>;
v0x1c5e0d0_0 .net *"_ivl_10", 0 0, L_0x1c635d0;  1 drivers
v0x1c5e1d0_0 .net *"_ivl_12", 0 0, L_0x1c63670;  1 drivers
v0x1c5e2b0_0 .net *"_ivl_2", 0 0, L_0x1c60d60;  1 drivers
v0x1c5e370_0 .net *"_ivl_4", 0 0, L_0x1c633b0;  1 drivers
v0x1c5e450_0 .net *"_ivl_6", 0 0, L_0x1c63470;  1 drivers
v0x1c5e580_0 .net *"_ivl_8", 0 0, L_0x1c63510;  1 drivers
v0x1c5e660_0 .net "a", 0 0, v0x1c5a590_0;  1 drivers
v0x1c5e700_0 .net "b", 0 0, v0x1c5a630_0;  1 drivers
v0x1c5e7a0_0 .net "c", 0 0, v0x1c5a6d0_0;  1 drivers
v0x1c5e840_0 .var "clk", 0 0;
v0x1c5e8e0_0 .net "d", 0 0, v0x1c5a840_0;  1 drivers
v0x1c5e980_0 .net "out_dut", 0 0, L_0x1c63250;  1 drivers
v0x1c5ea20_0 .net "out_ref", 0 0, L_0x1c5f8e0;  1 drivers
v0x1c5eac0_0 .var/2u "stats1", 159 0;
v0x1c5eb60_0 .var/2u "strobe", 0 0;
v0x1c5ec00_0 .net "tb_match", 0 0, L_0x1c63780;  1 drivers
v0x1c5ecc0_0 .net "tb_mismatch", 0 0, L_0x1c36020;  1 drivers
v0x1c5ed80_0 .net "wavedrom_enable", 0 0, v0x1c5a930_0;  1 drivers
v0x1c5ee20_0 .net "wavedrom_title", 511 0, v0x1c5a9d0_0;  1 drivers
L_0x1c60d60 .concat [ 1 0 0 0], L_0x1c5f8e0;
L_0x1c633b0 .concat [ 1 0 0 0], L_0x1c5f8e0;
L_0x1c63470 .concat [ 1 0 0 0], L_0x1c63250;
L_0x1c635d0 .concat [ 1 0 0 0], L_0x1c5f8e0;
L_0x1c63780 .cmp/eeq 1, L_0x1c60d60, L_0x1c63670;
S_0x1c264d0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1c26340;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1c26c50 .functor NOT 1, v0x1c5a6d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c368e0 .functor NOT 1, v0x1c5a630_0, C4<0>, C4<0>, C4<0>;
L_0x1c5f030 .functor AND 1, L_0x1c26c50, L_0x1c368e0, C4<1>, C4<1>;
L_0x1c5f0d0 .functor NOT 1, v0x1c5a840_0, C4<0>, C4<0>, C4<0>;
L_0x1c5f200 .functor NOT 1, v0x1c5a590_0, C4<0>, C4<0>, C4<0>;
L_0x1c5f300 .functor AND 1, L_0x1c5f0d0, L_0x1c5f200, C4<1>, C4<1>;
L_0x1c5f3e0 .functor OR 1, L_0x1c5f030, L_0x1c5f300, C4<0>, C4<0>;
L_0x1c5f4a0 .functor AND 1, v0x1c5a590_0, v0x1c5a6d0_0, C4<1>, C4<1>;
L_0x1c5f560 .functor AND 1, L_0x1c5f4a0, v0x1c5a840_0, C4<1>, C4<1>;
L_0x1c5f620 .functor OR 1, L_0x1c5f3e0, L_0x1c5f560, C4<0>, C4<0>;
L_0x1c5f790 .functor AND 1, v0x1c5a630_0, v0x1c5a6d0_0, C4<1>, C4<1>;
L_0x1c5f800 .functor AND 1, L_0x1c5f790, v0x1c5a840_0, C4<1>, C4<1>;
L_0x1c5f8e0 .functor OR 1, L_0x1c5f620, L_0x1c5f800, C4<0>, C4<0>;
v0x1c36290_0 .net *"_ivl_0", 0 0, L_0x1c26c50;  1 drivers
v0x1c36330_0 .net *"_ivl_10", 0 0, L_0x1c5f300;  1 drivers
v0x1c58d80_0 .net *"_ivl_12", 0 0, L_0x1c5f3e0;  1 drivers
v0x1c58e40_0 .net *"_ivl_14", 0 0, L_0x1c5f4a0;  1 drivers
v0x1c58f20_0 .net *"_ivl_16", 0 0, L_0x1c5f560;  1 drivers
v0x1c59050_0 .net *"_ivl_18", 0 0, L_0x1c5f620;  1 drivers
v0x1c59130_0 .net *"_ivl_2", 0 0, L_0x1c368e0;  1 drivers
v0x1c59210_0 .net *"_ivl_20", 0 0, L_0x1c5f790;  1 drivers
v0x1c592f0_0 .net *"_ivl_22", 0 0, L_0x1c5f800;  1 drivers
v0x1c593d0_0 .net *"_ivl_4", 0 0, L_0x1c5f030;  1 drivers
v0x1c594b0_0 .net *"_ivl_6", 0 0, L_0x1c5f0d0;  1 drivers
v0x1c59590_0 .net *"_ivl_8", 0 0, L_0x1c5f200;  1 drivers
v0x1c59670_0 .net "a", 0 0, v0x1c5a590_0;  alias, 1 drivers
v0x1c59730_0 .net "b", 0 0, v0x1c5a630_0;  alias, 1 drivers
v0x1c597f0_0 .net "c", 0 0, v0x1c5a6d0_0;  alias, 1 drivers
v0x1c598b0_0 .net "d", 0 0, v0x1c5a840_0;  alias, 1 drivers
v0x1c59970_0 .net "out", 0 0, L_0x1c5f8e0;  alias, 1 drivers
S_0x1c59ad0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1c26340;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1c5a590_0 .var "a", 0 0;
v0x1c5a630_0 .var "b", 0 0;
v0x1c5a6d0_0 .var "c", 0 0;
v0x1c5a7a0_0 .net "clk", 0 0, v0x1c5e840_0;  1 drivers
v0x1c5a840_0 .var "d", 0 0;
v0x1c5a930_0 .var "wavedrom_enable", 0 0;
v0x1c5a9d0_0 .var "wavedrom_title", 511 0;
S_0x1c59d70 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1c59ad0;
 .timescale -12 -12;
v0x1c59fd0_0 .var/2s "count", 31 0;
E_0x1c21100/0 .event negedge, v0x1c5a7a0_0;
E_0x1c21100/1 .event posedge, v0x1c5a7a0_0;
E_0x1c21100 .event/or E_0x1c21100/0, E_0x1c21100/1;
E_0x1c21350 .event negedge, v0x1c5a7a0_0;
E_0x1c0a9f0 .event posedge, v0x1c5a7a0_0;
S_0x1c5a0d0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1c59ad0;
 .timescale -12 -12;
v0x1c5a2d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1c5a3b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1c59ad0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1c5ab30 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1c26340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1c5fa40 .functor NOT 1, v0x1c5a590_0, C4<0>, C4<0>, C4<0>;
L_0x1c5fab0 .functor NOT 1, v0x1c5a630_0, C4<0>, C4<0>, C4<0>;
L_0x1c5fb40 .functor AND 1, L_0x1c5fa40, L_0x1c5fab0, C4<1>, C4<1>;
L_0x1c5fc50 .functor NOT 1, v0x1c5a6d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c5fcf0 .functor AND 1, L_0x1c5fb40, L_0x1c5fc50, C4<1>, C4<1>;
L_0x1c5fe00 .functor NOT 1, v0x1c5a840_0, C4<0>, C4<0>, C4<0>;
L_0x1c5feb0 .functor AND 1, L_0x1c5fcf0, L_0x1c5fe00, C4<1>, C4<1>;
L_0x1c5ffc0 .functor NOT 1, v0x1c5a590_0, C4<0>, C4<0>, C4<0>;
L_0x1c60080 .functor AND 1, L_0x1c5ffc0, v0x1c5a630_0, C4<1>, C4<1>;
L_0x1c60140 .functor NOT 1, v0x1c5a6d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c60320 .functor AND 1, L_0x1c60080, L_0x1c60140, C4<1>, C4<1>;
L_0x1c603e0 .functor NOT 1, v0x1c5a840_0, C4<0>, C4<0>, C4<0>;
L_0x1c605d0 .functor AND 1, L_0x1c60320, L_0x1c603e0, C4<1>, C4<1>;
L_0x1c606e0 .functor OR 1, L_0x1c5feb0, L_0x1c605d0, C4<0>, C4<0>;
L_0x1c60560 .functor NOT 1, v0x1c5a590_0, C4<0>, C4<0>, C4<0>;
L_0x1c60980 .functor AND 1, L_0x1c60560, v0x1c5a630_0, C4<1>, C4<1>;
L_0x1c60be0 .functor NOT 1, v0x1c5a6d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c60c50 .functor AND 1, L_0x1c60980, L_0x1c60be0, C4<1>, C4<1>;
L_0x1c60e00 .functor AND 1, L_0x1c60c50, v0x1c5a840_0, C4<1>, C4<1>;
L_0x1c60ec0 .functor OR 1, L_0x1c606e0, L_0x1c60e00, C4<0>, C4<0>;
L_0x1c61080 .functor AND 1, v0x1c5a590_0, v0x1c5a630_0, C4<1>, C4<1>;
L_0x1c610f0 .functor AND 1, L_0x1c61080, v0x1c5a6d0_0, C4<1>, C4<1>;
L_0x1c61270 .functor NOT 1, v0x1c5a840_0, C4<0>, C4<0>, C4<0>;
L_0x1c612e0 .functor AND 1, L_0x1c610f0, L_0x1c61270, C4<1>, C4<1>;
L_0x1c614c0 .functor OR 1, L_0x1c60ec0, L_0x1c612e0, C4<0>, C4<0>;
L_0x1c615d0 .functor NOT 1, v0x1c5a630_0, C4<0>, C4<0>, C4<0>;
L_0x1c61720 .functor AND 1, v0x1c5a590_0, L_0x1c615d0, C4<1>, C4<1>;
L_0x1c617e0 .functor NOT 1, v0x1c5a6d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c61940 .functor AND 1, L_0x1c61720, L_0x1c617e0, C4<1>, C4<1>;
L_0x1c61a50 .functor AND 1, L_0x1c61940, v0x1c5a840_0, C4<1>, C4<1>;
L_0x1c61c10 .functor OR 1, L_0x1c614c0, L_0x1c61a50, C4<0>, C4<0>;
L_0x1c61d20 .functor AND 1, v0x1c5a590_0, v0x1c5a630_0, C4<1>, C4<1>;
L_0x1c61ea0 .functor AND 1, L_0x1c61d20, v0x1c5a6d0_0, C4<1>, C4<1>;
L_0x1c61f60 .functor AND 1, L_0x1c61ea0, v0x1c5a840_0, C4<1>, C4<1>;
L_0x1c62140 .functor OR 1, L_0x1c61c10, L_0x1c61f60, C4<0>, C4<0>;
L_0x1c62250 .functor NOT 1, v0x1c5a590_0, C4<0>, C4<0>, C4<0>;
L_0x1c623f0 .functor NOT 1, v0x1c5a630_0, C4<0>, C4<0>, C4<0>;
L_0x1c62460 .functor AND 1, L_0x1c62250, L_0x1c623f0, C4<1>, C4<1>;
L_0x1c626b0 .functor AND 1, L_0x1c62460, v0x1c5a6d0_0, C4<1>, C4<1>;
L_0x1c62770 .functor NOT 1, v0x1c5a840_0, C4<0>, C4<0>, C4<0>;
L_0x1c62930 .functor AND 1, L_0x1c626b0, L_0x1c62770, C4<1>, C4<1>;
L_0x1c62a40 .functor OR 1, L_0x1c62140, L_0x1c62930, C4<0>, C4<0>;
L_0x1c62cb0 .functor NOT 1, v0x1c5a630_0, C4<0>, C4<0>, C4<0>;
L_0x1c62d20 .functor AND 1, v0x1c5a590_0, L_0x1c62cb0, C4<1>, C4<1>;
L_0x1c62f50 .functor AND 1, L_0x1c62d20, v0x1c5a6d0_0, C4<1>, C4<1>;
L_0x1c63010 .functor AND 1, L_0x1c62f50, v0x1c5a840_0, C4<1>, C4<1>;
L_0x1c63250 .functor OR 1, L_0x1c62a40, L_0x1c63010, C4<0>, C4<0>;
v0x1c5ae20_0 .net *"_ivl_0", 0 0, L_0x1c5fa40;  1 drivers
v0x1c5af00_0 .net *"_ivl_10", 0 0, L_0x1c5fe00;  1 drivers
v0x1c5afe0_0 .net *"_ivl_12", 0 0, L_0x1c5feb0;  1 drivers
v0x1c5b0d0_0 .net *"_ivl_14", 0 0, L_0x1c5ffc0;  1 drivers
v0x1c5b1b0_0 .net *"_ivl_16", 0 0, L_0x1c60080;  1 drivers
v0x1c5b2e0_0 .net *"_ivl_18", 0 0, L_0x1c60140;  1 drivers
v0x1c5b3c0_0 .net *"_ivl_2", 0 0, L_0x1c5fab0;  1 drivers
v0x1c5b4a0_0 .net *"_ivl_20", 0 0, L_0x1c60320;  1 drivers
v0x1c5b580_0 .net *"_ivl_22", 0 0, L_0x1c603e0;  1 drivers
v0x1c5b660_0 .net *"_ivl_24", 0 0, L_0x1c605d0;  1 drivers
v0x1c5b740_0 .net *"_ivl_26", 0 0, L_0x1c606e0;  1 drivers
v0x1c5b820_0 .net *"_ivl_28", 0 0, L_0x1c60560;  1 drivers
v0x1c5b900_0 .net *"_ivl_30", 0 0, L_0x1c60980;  1 drivers
v0x1c5b9e0_0 .net *"_ivl_32", 0 0, L_0x1c60be0;  1 drivers
v0x1c5bac0_0 .net *"_ivl_34", 0 0, L_0x1c60c50;  1 drivers
v0x1c5bba0_0 .net *"_ivl_36", 0 0, L_0x1c60e00;  1 drivers
v0x1c5bc80_0 .net *"_ivl_38", 0 0, L_0x1c60ec0;  1 drivers
v0x1c5be70_0 .net *"_ivl_4", 0 0, L_0x1c5fb40;  1 drivers
v0x1c5bf50_0 .net *"_ivl_40", 0 0, L_0x1c61080;  1 drivers
v0x1c5c030_0 .net *"_ivl_42", 0 0, L_0x1c610f0;  1 drivers
v0x1c5c110_0 .net *"_ivl_44", 0 0, L_0x1c61270;  1 drivers
v0x1c5c1f0_0 .net *"_ivl_46", 0 0, L_0x1c612e0;  1 drivers
v0x1c5c2d0_0 .net *"_ivl_48", 0 0, L_0x1c614c0;  1 drivers
v0x1c5c3b0_0 .net *"_ivl_50", 0 0, L_0x1c615d0;  1 drivers
v0x1c5c490_0 .net *"_ivl_52", 0 0, L_0x1c61720;  1 drivers
v0x1c5c570_0 .net *"_ivl_54", 0 0, L_0x1c617e0;  1 drivers
v0x1c5c650_0 .net *"_ivl_56", 0 0, L_0x1c61940;  1 drivers
v0x1c5c730_0 .net *"_ivl_58", 0 0, L_0x1c61a50;  1 drivers
v0x1c5c810_0 .net *"_ivl_6", 0 0, L_0x1c5fc50;  1 drivers
v0x1c5c8f0_0 .net *"_ivl_60", 0 0, L_0x1c61c10;  1 drivers
v0x1c5c9d0_0 .net *"_ivl_62", 0 0, L_0x1c61d20;  1 drivers
v0x1c5cab0_0 .net *"_ivl_64", 0 0, L_0x1c61ea0;  1 drivers
v0x1c5cb90_0 .net *"_ivl_66", 0 0, L_0x1c61f60;  1 drivers
v0x1c5ce80_0 .net *"_ivl_68", 0 0, L_0x1c62140;  1 drivers
v0x1c5cf60_0 .net *"_ivl_70", 0 0, L_0x1c62250;  1 drivers
v0x1c5d040_0 .net *"_ivl_72", 0 0, L_0x1c623f0;  1 drivers
v0x1c5d120_0 .net *"_ivl_74", 0 0, L_0x1c62460;  1 drivers
v0x1c5d200_0 .net *"_ivl_76", 0 0, L_0x1c626b0;  1 drivers
v0x1c5d2e0_0 .net *"_ivl_78", 0 0, L_0x1c62770;  1 drivers
v0x1c5d3c0_0 .net *"_ivl_8", 0 0, L_0x1c5fcf0;  1 drivers
v0x1c5d4a0_0 .net *"_ivl_80", 0 0, L_0x1c62930;  1 drivers
v0x1c5d580_0 .net *"_ivl_82", 0 0, L_0x1c62a40;  1 drivers
v0x1c5d660_0 .net *"_ivl_84", 0 0, L_0x1c62cb0;  1 drivers
v0x1c5d740_0 .net *"_ivl_86", 0 0, L_0x1c62d20;  1 drivers
v0x1c5d820_0 .net *"_ivl_88", 0 0, L_0x1c62f50;  1 drivers
v0x1c5d900_0 .net *"_ivl_90", 0 0, L_0x1c63010;  1 drivers
v0x1c5d9e0_0 .net "a", 0 0, v0x1c5a590_0;  alias, 1 drivers
v0x1c5da80_0 .net "b", 0 0, v0x1c5a630_0;  alias, 1 drivers
v0x1c5db70_0 .net "c", 0 0, v0x1c5a6d0_0;  alias, 1 drivers
v0x1c5dc60_0 .net "d", 0 0, v0x1c5a840_0;  alias, 1 drivers
v0x1c5dd50_0 .net "out", 0 0, L_0x1c63250;  alias, 1 drivers
S_0x1c5deb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1c26340;
 .timescale -12 -12;
E_0x1c20ea0 .event anyedge, v0x1c5eb60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c5eb60_0;
    %nor/r;
    %assign/vec4 v0x1c5eb60_0, 0;
    %wait E_0x1c20ea0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c59ad0;
T_3 ;
    %fork t_1, S_0x1c59d70;
    %jmp t_0;
    .scope S_0x1c59d70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1c59fd0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c5a840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5a6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5a630_0, 0;
    %assign/vec4 v0x1c5a590_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c0a9f0;
    %load/vec4 v0x1c59fd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1c59fd0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1c5a840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5a6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5a630_0, 0;
    %assign/vec4 v0x1c5a590_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1c21350;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1c5a3b0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c21100;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1c5a590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5a630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c5a6d0_0, 0;
    %assign/vec4 v0x1c5a840_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1c59ad0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1c26340;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c5e840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c5eb60_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1c26340;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c5e840_0;
    %inv;
    %store/vec4 v0x1c5e840_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1c26340;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c5a7a0_0, v0x1c5ecc0_0, v0x1c5e660_0, v0x1c5e700_0, v0x1c5e7a0_0, v0x1c5e8e0_0, v0x1c5ea20_0, v0x1c5e980_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1c26340;
T_7 ;
    %load/vec4 v0x1c5eac0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1c5eac0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c5eac0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1c5eac0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c5eac0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c5eac0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c5eac0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1c26340;
T_8 ;
    %wait E_0x1c21100;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c5eac0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c5eac0_0, 4, 32;
    %load/vec4 v0x1c5ec00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1c5eac0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c5eac0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c5eac0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c5eac0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1c5ea20_0;
    %load/vec4 v0x1c5ea20_0;
    %load/vec4 v0x1c5e980_0;
    %xor;
    %load/vec4 v0x1c5ea20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1c5eac0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c5eac0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1c5eac0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c5eac0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/kmap2/iter0/response52/top_module.sv";
