// Seed: 2317663437
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 (
    output tri0  id_0,
    output uwire id_1,
    input  tri1  id_2,
    input  tri   id_3,
    output logic id_4,
    output logic id_5
);
  wire id_7;
  assign id_0 = id_3;
  assign id_0 = 1 ** 1 || 1 || 1;
  always @(*) begin
    id_4 <= id_3 !=? 1;
    id_5 <= 1;
    wait (1'h0);
  end
  module_0(
      id_7, id_7, id_7, id_7
  );
endmodule
