-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kernel is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    in_r_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    in_r_TVALID : IN STD_LOGIC;
    in_r_TREADY : OUT STD_LOGIC;
    in_r_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
    in_r_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
    in_r_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    out_r_TDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
    out_r_TVALID : OUT STD_LOGIC;
    out_r_TREADY : IN STD_LOGIC;
    out_r_TKEEP : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_r_TSTRB : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_r_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    in_r_TDATA_blk_n : OUT STD_LOGIC;
    out_r_TDATA_blk_n : OUT STD_LOGIC );
end;


architecture behav of kernel is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000010";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000100";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000001000";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000010000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000001000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000010000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000100000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000001000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000010000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000100000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000001000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000010000000000000";
    constant ap_ST_fsm_pp0_stage15 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000100000000000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000001000000000000000";
    constant ap_ST_fsm_pp0_stage16 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000010000000000000000";
    constant ap_ST_fsm_pp0_stage17 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000100000000000000000";
    constant ap_ST_fsm_pp0_stage18 : STD_LOGIC_VECTOR (29 downto 0) := "000000000001000000000000000000";
    constant ap_ST_fsm_pp0_stage19 : STD_LOGIC_VECTOR (29 downto 0) := "000000000010000000000000000000";
    constant ap_ST_fsm_pp0_stage20 : STD_LOGIC_VECTOR (29 downto 0) := "000000000100000000000000000000";
    constant ap_ST_fsm_pp0_stage21 : STD_LOGIC_VECTOR (29 downto 0) := "000000001000000000000000000000";
    constant ap_ST_fsm_pp0_stage22 : STD_LOGIC_VECTOR (29 downto 0) := "000000010000000000000000000000";
    constant ap_ST_fsm_pp0_stage23 : STD_LOGIC_VECTOR (29 downto 0) := "000000100000000000000000000000";
    constant ap_ST_fsm_pp0_stage24 : STD_LOGIC_VECTOR (29 downto 0) := "000001000000000000000000000000";
    constant ap_ST_fsm_pp0_stage25 : STD_LOGIC_VECTOR (29 downto 0) := "000010000000000000000000000000";
    constant ap_ST_fsm_pp0_stage26 : STD_LOGIC_VECTOR (29 downto 0) := "000100000000000000000000000000";
    constant ap_ST_fsm_pp0_stage27 : STD_LOGIC_VECTOR (29 downto 0) := "001000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage28 : STD_LOGIC_VECTOR (29 downto 0) := "010000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage29 : STD_LOGIC_VECTOR (29 downto 0) := "100000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv10_180 : STD_LOGIC_VECTOR (9 downto 0) := "0110000000";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv10_BF : STD_LOGIC_VECTOR (9 downto 0) := "0010111111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv21_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_40400 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000001000000010000000000";
    constant ap_const_lv32_400 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010000000000";
    constant ap_const_lv8_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000110";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv8_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000101";
    constant ap_const_lv16_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv16_101 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000001";
    constant ap_const_lv16_200 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000000";
    constant ap_const_lv32_17FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000001011111111111";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv32_403F8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000001000000001111111000";
    constant ap_const_lv16_100 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_const_lv32_40800 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000001000000100000000000";
    constant ap_const_lv32_800 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000100000000000";
    constant ap_const_lv17_2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000010";
    constant ap_const_lv13_B : STD_LOGIC_VECTOR (12 downto 0) := "0000000001011";
    constant ap_const_lv13_1FFB : STD_LOGIC_VECTOR (12 downto 0) := "1111111111011";
    constant ap_const_lv13_1FF5 : STD_LOGIC_VECTOR (12 downto 0) := "1111111110101";
    constant ap_const_lv13_1FF3 : STD_LOGIC_VECTOR (12 downto 0) := "1111111110011";
    constant ap_const_lv13_1FF1 : STD_LOGIC_VECTOR (12 downto 0) := "1111111110001";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv13_E : STD_LOGIC_VECTOR (12 downto 0) := "0000000001110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv12_B : STD_LOGIC_VECTOR (11 downto 0) := "000000001011";
    constant ap_const_lv12_A : STD_LOGIC_VECTOR (11 downto 0) := "000000001010";
    constant ap_const_lv13_D : STD_LOGIC_VECTOR (12 downto 0) := "0000000001101";
    constant ap_const_lv13_1FF9 : STD_LOGIC_VECTOR (12 downto 0) := "1111111111001";
    constant ap_const_lv13_3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000011";
    constant ap_const_lv12_7 : STD_LOGIC_VECTOR (11 downto 0) := "000000000111";
    constant ap_const_lv12_D : STD_LOGIC_VECTOR (11 downto 0) := "000000001101";
    constant ap_const_lv13_1FF2 : STD_LOGIC_VECTOR (12 downto 0) := "1111111110010";
    constant ap_const_lv13_1FF7 : STD_LOGIC_VECTOR (12 downto 0) := "1111111110111";
    constant ap_const_lv12_5 : STD_LOGIC_VECTOR (11 downto 0) := "000000000101";
    constant ap_const_lv13_1FF6 : STD_LOGIC_VECTOR (12 downto 0) := "1111111110110";
    constant ap_const_lv13_A : STD_LOGIC_VECTOR (12 downto 0) := "0000000001010";
    constant ap_const_lv13_1FF4 : STD_LOGIC_VECTOR (12 downto 0) := "1111111110100";
    constant ap_const_lv13_7 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000111";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv13_1FFD : STD_LOGIC_VECTOR (12 downto 0) := "1111111111101";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage29 : signal is "none";
    signal ap_block_state31_pp0_stage29_iter0 : BOOLEAN;
    signal ap_block_pp0_stage29_11001 : BOOLEAN;
    signal l1_iteration : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l1_write_col_offset : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    signal l1_write_row_offset : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l1_channel_idx : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l1_read_col_offset : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l1_stripes_0_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_0_0_ce0 : STD_LOGIC;
    signal l1_stripes_0_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_0_0_ce1 : STD_LOGIC;
    signal l1_stripes_0_0_we1 : STD_LOGIC;
    signal l1_stripes_0_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_0_1_ce0 : STD_LOGIC;
    signal l1_stripes_0_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_0_1_ce1 : STD_LOGIC;
    signal l1_stripes_0_1_we1 : STD_LOGIC;
    signal l1_stripes_0_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_0_2_ce0 : STD_LOGIC;
    signal l1_stripes_0_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_0_2_ce1 : STD_LOGIC;
    signal l1_stripes_0_2_we1 : STD_LOGIC;
    signal l1_stripes_0_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_0_3_ce0 : STD_LOGIC;
    signal l1_stripes_0_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_0_3_ce1 : STD_LOGIC;
    signal l1_stripes_0_3_we1 : STD_LOGIC;
    signal l1_stripes_0_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_0_4_ce0 : STD_LOGIC;
    signal l1_stripes_0_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_0_4_ce1 : STD_LOGIC;
    signal l1_stripes_0_4_we1 : STD_LOGIC;
    signal l1_stripes_0_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_0_5_ce0 : STD_LOGIC;
    signal l1_stripes_0_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_0_5_ce1 : STD_LOGIC;
    signal l1_stripes_0_5_we1 : STD_LOGIC;
    signal l1_stripes_0_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_1_0_ce0 : STD_LOGIC;
    signal l1_stripes_1_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_1_0_ce1 : STD_LOGIC;
    signal l1_stripes_1_0_we1 : STD_LOGIC;
    signal l1_stripes_1_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_1_1_ce0 : STD_LOGIC;
    signal l1_stripes_1_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_1_1_ce1 : STD_LOGIC;
    signal l1_stripes_1_1_we1 : STD_LOGIC;
    signal l1_stripes_1_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_1_2_ce0 : STD_LOGIC;
    signal l1_stripes_1_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_1_2_ce1 : STD_LOGIC;
    signal l1_stripes_1_2_we1 : STD_LOGIC;
    signal l1_stripes_1_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_1_3_ce0 : STD_LOGIC;
    signal l1_stripes_1_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_1_3_ce1 : STD_LOGIC;
    signal l1_stripes_1_3_we1 : STD_LOGIC;
    signal l1_stripes_1_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_1_4_ce0 : STD_LOGIC;
    signal l1_stripes_1_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_1_4_ce1 : STD_LOGIC;
    signal l1_stripes_1_4_we1 : STD_LOGIC;
    signal l1_stripes_1_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_1_5_ce0 : STD_LOGIC;
    signal l1_stripes_1_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_1_5_ce1 : STD_LOGIC;
    signal l1_stripes_1_5_we1 : STD_LOGIC;
    signal l1_stripes_1_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_2_0_ce0 : STD_LOGIC;
    signal l1_stripes_2_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_2_0_ce1 : STD_LOGIC;
    signal l1_stripes_2_0_we1 : STD_LOGIC;
    signal l1_stripes_2_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_2_1_ce0 : STD_LOGIC;
    signal l1_stripes_2_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_2_1_ce1 : STD_LOGIC;
    signal l1_stripes_2_1_we1 : STD_LOGIC;
    signal l1_stripes_2_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_2_2_ce0 : STD_LOGIC;
    signal l1_stripes_2_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_2_2_ce1 : STD_LOGIC;
    signal l1_stripes_2_2_we1 : STD_LOGIC;
    signal l1_stripes_2_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_2_3_ce0 : STD_LOGIC;
    signal l1_stripes_2_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_2_3_ce1 : STD_LOGIC;
    signal l1_stripes_2_3_we1 : STD_LOGIC;
    signal l1_stripes_2_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_2_4_ce0 : STD_LOGIC;
    signal l1_stripes_2_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_2_4_ce1 : STD_LOGIC;
    signal l1_stripes_2_4_we1 : STD_LOGIC;
    signal l1_stripes_2_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_2_5_ce0 : STD_LOGIC;
    signal l1_stripes_2_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_2_5_ce1 : STD_LOGIC;
    signal l1_stripes_2_5_we1 : STD_LOGIC;
    signal l1_stripes_2_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_maxes_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l1_maxes_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l1_maxes_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l1_maxes_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_write_col_offset : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    signal l2_iteration : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l2_read_row_offset : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l2_read_col_offset : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_stripes_2_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_2_0_ce0 : STD_LOGIC;
    signal l2_stripes_2_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_2_0_ce1 : STD_LOGIC;
    signal l2_stripes_2_0_we1 : STD_LOGIC;
    signal l2_stripes_2_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_2_1_ce0 : STD_LOGIC;
    signal l2_stripes_2_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_2_1_ce1 : STD_LOGIC;
    signal l2_stripes_2_1_we1 : STD_LOGIC;
    signal l2_stripes_2_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_2_2_ce0 : STD_LOGIC;
    signal l2_stripes_2_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_2_2_ce1 : STD_LOGIC;
    signal l2_stripes_2_2_we1 : STD_LOGIC;
    signal l2_stripes_2_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_2_3_ce0 : STD_LOGIC;
    signal l2_stripes_2_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_2_3_ce1 : STD_LOGIC;
    signal l2_stripes_2_3_we1 : STD_LOGIC;
    signal l2_stripes_2_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_2_4_ce0 : STD_LOGIC;
    signal l2_stripes_2_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_2_4_ce1 : STD_LOGIC;
    signal l2_stripes_2_4_we1 : STD_LOGIC;
    signal l2_stripes_2_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_2_5_ce0 : STD_LOGIC;
    signal l2_stripes_2_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_5_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_2_5_ce1 : STD_LOGIC;
    signal l2_stripes_2_5_we1 : STD_LOGIC;
    signal l2_stripes_2_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_0_0_ce0 : STD_LOGIC;
    signal l2_stripes_0_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_0_0_ce1 : STD_LOGIC;
    signal l2_stripes_0_0_we1 : STD_LOGIC;
    signal l2_stripes_0_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_0_1_ce0 : STD_LOGIC;
    signal l2_stripes_0_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_0_1_ce1 : STD_LOGIC;
    signal l2_stripes_0_1_we1 : STD_LOGIC;
    signal l2_stripes_0_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_0_2_ce0 : STD_LOGIC;
    signal l2_stripes_0_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_0_2_ce1 : STD_LOGIC;
    signal l2_stripes_0_2_we1 : STD_LOGIC;
    signal l2_stripes_0_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_0_3_ce0 : STD_LOGIC;
    signal l2_stripes_0_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_0_3_ce1 : STD_LOGIC;
    signal l2_stripes_0_3_we1 : STD_LOGIC;
    signal l2_stripes_0_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_0_4_ce0 : STD_LOGIC;
    signal l2_stripes_0_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_0_4_ce1 : STD_LOGIC;
    signal l2_stripes_0_4_we1 : STD_LOGIC;
    signal l2_stripes_0_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_0_5_ce0 : STD_LOGIC;
    signal l2_stripes_0_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_5_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_0_5_ce1 : STD_LOGIC;
    signal l2_stripes_0_5_we1 : STD_LOGIC;
    signal l2_stripes_0_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_kernel_sums_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_kernel_sums_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_kernel_sums_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_kernel_sums_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_kernel_sums_4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_kernel_sums_5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_kernel_sums_6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_kernel_sums_7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_stripes_3_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_3_0_ce0 : STD_LOGIC;
    signal l2_stripes_3_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_3_0_ce1 : STD_LOGIC;
    signal l2_stripes_3_0_we1 : STD_LOGIC;
    signal l2_stripes_3_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_3_1_ce0 : STD_LOGIC;
    signal l2_stripes_3_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_3_1_ce1 : STD_LOGIC;
    signal l2_stripes_3_1_we1 : STD_LOGIC;
    signal l2_stripes_3_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_3_2_ce0 : STD_LOGIC;
    signal l2_stripes_3_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_3_2_ce1 : STD_LOGIC;
    signal l2_stripes_3_2_we1 : STD_LOGIC;
    signal l2_stripes_3_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_3_3_ce0 : STD_LOGIC;
    signal l2_stripes_3_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_3_3_ce1 : STD_LOGIC;
    signal l2_stripes_3_3_we1 : STD_LOGIC;
    signal l2_stripes_3_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_3_4_ce0 : STD_LOGIC;
    signal l2_stripes_3_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_3_4_ce1 : STD_LOGIC;
    signal l2_stripes_3_4_we1 : STD_LOGIC;
    signal l2_stripes_3_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_3_5_ce0 : STD_LOGIC;
    signal l2_stripes_3_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_5_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_3_5_ce1 : STD_LOGIC;
    signal l2_stripes_3_5_we1 : STD_LOGIC;
    signal l2_stripes_3_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_1_0_ce0 : STD_LOGIC;
    signal l2_stripes_1_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_1_0_ce1 : STD_LOGIC;
    signal l2_stripes_1_0_we1 : STD_LOGIC;
    signal l2_stripes_1_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_1_1_ce0 : STD_LOGIC;
    signal l2_stripes_1_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_1_1_ce1 : STD_LOGIC;
    signal l2_stripes_1_1_we1 : STD_LOGIC;
    signal l2_stripes_1_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_1_2_ce0 : STD_LOGIC;
    signal l2_stripes_1_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_1_2_ce1 : STD_LOGIC;
    signal l2_stripes_1_2_we1 : STD_LOGIC;
    signal l2_stripes_1_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_1_3_ce0 : STD_LOGIC;
    signal l2_stripes_1_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_1_3_ce1 : STD_LOGIC;
    signal l2_stripes_1_3_we1 : STD_LOGIC;
    signal l2_stripes_1_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_1_4_ce0 : STD_LOGIC;
    signal l2_stripes_1_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_1_4_ce1 : STD_LOGIC;
    signal l2_stripes_1_4_we1 : STD_LOGIC;
    signal l2_stripes_1_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_1_5_ce0 : STD_LOGIC;
    signal l2_stripes_1_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_5_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_1_5_ce1 : STD_LOGIC;
    signal l2_stripes_1_5_we1 : STD_LOGIC;
    signal l2_stripes_1_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_maxes_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_maxes_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_maxes_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_maxes_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_maxes_4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_maxes_5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_maxes_6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_maxes_7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l1_read_row_offset : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l2_write_row_offset : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal icmp_ln33_reg_14253 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal and_ln147_reg_15998 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln182_reg_16119 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_3530_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_3603 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage25 : signal is "none";
    signal ap_block_state27_pp0_stage25_iter0 : BOOLEAN;
    signal ap_block_pp0_stage25_11001 : BOOLEAN;
    signal icmp_ln33_fu_3619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state32_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln57_fu_3625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_reg_14257 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln51_fu_3631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln51_reg_14261 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_fu_3647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_reg_14265 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln71_fu_3653_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln71_reg_14269 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_90_reg_14274 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln115_fu_3665_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln115_reg_14282 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln212_fu_3677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln212_reg_14286 : STD_LOGIC_VECTOR (0 downto 0);
    signal l1_write_col_offset_s_reg_14294 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state33_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal tmp_data_V_1_reg_14300 : STD_LOGIC_VECTOR (63 downto 0);
    signal l1_channel_idx_load_reg_14311 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln40_fu_3778_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln40_1_fu_3782_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln40_1_reg_14320 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln42_fu_4076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_reg_14327 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state4_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state34_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal select_ln42_fu_4087_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln42_reg_14332 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln40_2_fu_4151_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln41_1_fu_4155_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln41_1_reg_14342 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_s_reg_14348 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_3_reg_14370 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_reg_14392 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_5_reg_14414 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_6_reg_14436 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_7_reg_14458 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln42_1_fu_4215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_1_reg_14480 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state5_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state35_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal trunc_ln40_3_fu_4261_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln42_2_fu_4271_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_2_reg_14489 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln42_4_fu_4283_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln42_4_reg_14494 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln42_5_fu_4291_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln42_5_reg_14501 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln40_4_fu_4299_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln40_4_reg_14506 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln42_6_fu_4340_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln42_6_reg_14510 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state6_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state36_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal trunc_ln40_5_fu_4355_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln40_5_reg_14517 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln41_4_fu_4359_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln41_4_reg_14521 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln42_4_fu_4365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_4_reg_14526 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln42_2_fu_4380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln42_2_reg_14533 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln40_6_fu_4413_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln40_6_reg_14538 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_state7_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage5_iter1 : BOOLEAN;
    signal ap_predicate_op262_write_state3 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal icmp_ln42_5_fu_4423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_5_reg_14542 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln40_7_fu_4437_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln40_7_reg_14548 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln41_6_fu_4441_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln41_6_reg_14552 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln42_10_fu_4486_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln42_10_reg_14558 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_state8_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal icmp_ln42_6_fu_4493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_6_reg_14565 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln40_8_fu_4505_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln40_8_reg_14570 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln42_7_fu_4515_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_7_reg_14574 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln42_6_fu_4537_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln42_6_reg_14579 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln42_12_fu_4582_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln42_12_reg_14584 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_state9_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal select_ln42_14_fu_4594_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal l1_read_row_offset_l_reg_14594 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_state11_pp0_stage10_iter0 : BOOLEAN;
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal select_ln81_fu_4666_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln81_reg_14599 : STD_LOGIC_VECTOR (2 downto 0);
    signal l1_stripes_0_0_load_reg_14612 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_1_load_reg_14619 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_2_load_reg_14626 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_3_load_reg_14633 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_4_load_reg_14640 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_5_load_reg_14647 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_0_load_reg_14654 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_1_load_reg_14661 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_2_load_reg_14668 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_3_load_reg_14675 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_4_load_reg_14682 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_5_load_reg_14689 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_0_load_reg_14696 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_1_load_reg_14703 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_2_load_reg_14710 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_3_load_reg_14717 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_4_load_reg_14724 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_5_load_reg_14731 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_0_load_1_reg_14738 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_1_load_1_reg_14745 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_2_load_1_reg_14752 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_3_load_1_reg_14759 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_4_load_1_reg_14766 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_5_load_1_reg_14773 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_0_load_1_reg_14780 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_1_load_1_reg_14787 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_2_load_1_reg_14794 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_3_load_1_reg_14801 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_4_load_1_reg_14808 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_5_load_1_reg_14815 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_0_load_1_reg_14822 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_1_load_1_reg_14829 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_2_load_1_reg_14836 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_3_load_1_reg_14843 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_4_load_1_reg_14850 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_5_load_1_reg_14857 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln81_1_fu_4738_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln81_1_reg_14954 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln81_2_fu_4785_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln81_2_reg_14967 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_fu_4793_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_reg_14980 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_state12_pp0_stage11_iter0 : BOOLEAN;
    signal ap_block_pp0_stage11_11001 : BOOLEAN;
    signal zext_ln92_16_fu_4812_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_16_reg_14987 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_4_fu_4834_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_reg_14992 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_fu_4845_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_reg_15000 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14015_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln92_2_reg_15009 : STD_LOGIC_VECTOR (12 downto 0);
    signal l1_stripes_0_0_load_2_reg_15014 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_1_load_2_reg_15021 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_2_load_2_reg_15028 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_3_load_2_reg_15035 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_4_load_2_reg_15042 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_5_load_2_reg_15049 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_0_load_2_reg_15056 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_1_load_2_reg_15061 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_2_load_2_reg_15066 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_3_load_2_reg_15071 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_4_load_2_reg_15076 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_5_load_2_reg_15081 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_fu_4860_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_reg_15086 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_0_load_2_reg_15095 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_1_load_2_reg_15102 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_2_load_2_reg_15109 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_3_load_2_reg_15116 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_4_load_2_reg_15123 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_5_load_2_reg_15130 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_10_fu_4877_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_10_reg_15137 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_16_fu_4888_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_16_reg_15147 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln92_1_fu_4970_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_1_reg_15156 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_block_state13_pp0_stage12_iter0 : BOOLEAN;
    signal ap_block_pp0_stage12_11001 : BOOLEAN;
    signal add_ln92_fu_5140_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_reg_15161 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln92_9_fu_5162_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln92_9_reg_15166 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_6_fu_5310_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_15171 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln92_38_fu_5321_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_38_reg_15177 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln92_6_fu_5370_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln92_6_reg_15182 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln92_7_fu_5432_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln92_7_reg_15187 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_8_fu_5438_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_reg_15192 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln92_25_fu_5449_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln92_25_reg_15198 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_9_fu_5467_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_15203 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_11_fu_5560_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_11_reg_15211 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln92_34_fu_5575_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln92_34_reg_15217 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln92_12_fu_5597_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_12_reg_15222 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_12_fu_5603_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_12_reg_15227 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln92_36_fu_5633_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln92_36_reg_15236 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_14_fu_5685_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_14_reg_15241 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_fu_5696_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_reg_15249 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln92_17_fu_5707_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_17_reg_15257 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_23_fu_5758_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln92_23_fu_5758_p2 : signal is "no";
    signal add_ln92_23_reg_15262 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_24_fu_5779_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln92_24_reg_15267 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_17_fu_5785_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_17_reg_15272 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_18_fu_5796_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_18_reg_15279 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_21_fu_5807_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_21_reg_15287 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln92_119_fu_5826_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_119_reg_15292 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln92_57_fu_5830_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln92_57_reg_15297 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln92_32_fu_5848_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln92_32_reg_15302 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln92_36_fu_5854_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln92_36_reg_15307 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_23_fu_5860_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_23_reg_15312 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln92_62_fu_5883_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_62_reg_15320 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_29_fu_5889_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_29_reg_15325 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14023_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln104_reg_15334 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_26_fu_6055_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln92_26_reg_15339 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_block_state14_pp0_stage13_iter0 : BOOLEAN;
    signal ap_block_pp0_stage13_11001 : BOOLEAN;
    signal shl_ln92_28_fu_6075_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln92_28_reg_15344 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln92_34_fu_6197_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_34_reg_15349 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln92_44_fu_6389_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_44_reg_15354 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_18_fu_6414_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of add_ln92_18_fu_6414_p2 : signal is "no";
    signal add_ln92_18_reg_15359 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_25_fu_6460_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_25_reg_15364 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln92_99_fu_6469_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_99_reg_15369 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln92_26_fu_6507_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_26_reg_15374 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_28_fu_6519_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_28_reg_15379 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln92_50_fu_6551_p2 : STD_LOGIC_VECTOR (14 downto 0);
    attribute use_dsp48 of sub_ln92_50_fu_6551_p2 : signal is "no";
    signal sub_ln92_50_reg_15384 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_19_fu_6605_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_19_reg_15389 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln92_53_fu_6667_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln92_53_reg_15395 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_56_fu_6687_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln92_56_reg_15400 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln92_39_fu_6771_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln92_39_reg_15405 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_22_fu_6777_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_22_reg_15410 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln92_59_fu_6788_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln92_59_reg_15416 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln92_127_fu_6806_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_127_reg_15421 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln92_41_fu_6835_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_41_reg_15426 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_43_fu_6841_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln92_43_reg_15431 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_24_fu_6847_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_24_reg_15436 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_fu_6858_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_reg_15447 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln92_138_fu_6869_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln92_138_reg_15454 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln92_68_fu_6873_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln92_68_reg_15459 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln92_146_fu_6886_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_146_reg_15464 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln104_1_fu_6910_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln104_1_reg_15469 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln104_15_fu_6921_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln104_15_reg_15474 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln104_21_fu_6927_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln104_21_reg_15479 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln104_27_fu_6938_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln104_27_reg_15484 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_14040_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln104_29_reg_15489 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14048_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln104_31_reg_15494 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln92_67_fu_7192_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln92_67_reg_15499 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal ap_block_state15_pp0_stage14_iter0 : BOOLEAN;
    signal ap_block_pp0_stage14_11001 : BOOLEAN;
    signal add_ln104_8_fu_7228_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln104_8_reg_15504 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln104_10_fu_7240_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln104_10_reg_15509 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln104_12_fu_7252_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln104_12_reg_15514 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln104_18_fu_7281_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln104_18_reg_15519 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln104_23_fu_7300_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln104_23_reg_15524 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln104_6_fu_7337_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln104_6_reg_15529 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln104_34_fu_7353_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln104_34_reg_15535 : STD_LOGIC_VECTOR (14 downto 0);
    signal l2_write_row_offset_2_reg_15540 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage15 : signal is "none";
    signal ap_block_state16_pp0_stage15_iter0 : BOOLEAN;
    signal ap_block_pp0_stage15_11001 : BOOLEAN;
    signal sub_ln92_27_fu_7384_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln92_27_reg_15548 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln92_58_fu_7405_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln92_58_reg_15553 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln104_4_fu_7419_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln104_4_reg_15558 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln112_2_fu_7433_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln112_2_reg_15564 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln119_fu_7444_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln119_reg_15569 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln119_fu_7454_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln119_reg_15591 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln124_fu_7480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln124_reg_15595 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln87_fu_7507_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln87_reg_15601 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_state17_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal icmp_ln135_fu_7569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln135_reg_15786 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln92_45_fu_7610_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln92_45_reg_15791 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_pp0_stage16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage16 : signal is "none";
    signal ap_block_state18_pp0_stage16_iter0 : BOOLEAN;
    signal ap_block_pp0_stage16_11001 : BOOLEAN;
    signal add_ln104_5_fu_7635_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln104_5_reg_15796 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln112_fu_7649_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln112_reg_15802 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln147_1_fu_7680_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln147_1_reg_15807 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln147_fu_7704_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_96_reg_16002 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln156_fu_7740_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln156_reg_16010 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln167_fu_7744_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln167_reg_16015 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln167_18_fu_7760_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln167_18_reg_16067 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln182_fu_7770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_fu_7776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_16123 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_fu_7788_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_reg_16128 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln220_fu_7814_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln220_reg_16133 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln104_7_fu_7863_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln104_7_reg_16139 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage17 : signal is "none";
    signal ap_block_state19_pp0_stage17_iter0 : BOOLEAN;
    signal ap_block_pp0_stage17_11001 : BOOLEAN;
    signal select_ln112_1_fu_7878_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln112_1_reg_16145 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_3_0_addr_reg_16150 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_3_1_addr_reg_16155 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_3_2_addr_reg_16160 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_3_3_addr_reg_16165 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_3_4_addr_reg_16170 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_3_5_addr_reg_16175 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_2_0_load_reg_16180 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_1_load_reg_16187 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_2_load_reg_16194 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_3_load_reg_16201 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_4_load_reg_16208 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_5_load_reg_16215 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_0_load_1_reg_16252 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_1_load_1_reg_16260 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_2_load_1_reg_16268 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_3_load_1_reg_16276 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_4_load_1_reg_16284 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_5_load_1_reg_16292 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln167_35_fu_7906_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln167_35_reg_16330 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln112_3_fu_7925_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage18 : signal is "none";
    signal ap_block_state20_pp0_stage18_iter0 : BOOLEAN;
    signal ap_block_pp0_stage18_11001 : BOOLEAN;
    signal select_ln124_1_fu_7967_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln139_fu_7984_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_read_row_offset_l_reg_16397 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln157_fu_8030_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln157_reg_16402 : STD_LOGIC_VECTOR (2 downto 0);
    signal l2_stripes_0_0_load_reg_16416 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_1_load_reg_16421 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_2_load_reg_16426 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_3_load_reg_16431 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_4_load_reg_16436 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_5_load_reg_16441 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_fu_8051_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_reg_16446 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_0_load_1_reg_16486 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_1_load_1_reg_16493 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_2_load_1_reg_16500 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_3_load_1_reg_16507 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_4_load_1_reg_16514 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_5_load_1_reg_16521 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_0_load_2_reg_16558 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_1_load_2_reg_16566 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_2_load_2_reg_16574 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_3_load_2_reg_16582 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_4_load_2_reg_16590 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_5_load_2_reg_16598 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln157_1_fu_8095_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln157_1_reg_16636 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_42_fu_8103_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_42_reg_16650 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_43_fu_8115_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_43_reg_16655 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln157_2_fu_8172_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln157_2_reg_16660 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln167_1_fu_8204_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_1_reg_16682 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_pp0_stage19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage19 : signal is "none";
    signal ap_block_state21_pp0_stage19_iter0 : BOOLEAN;
    signal ap_block_pp0_stage19_11001 : BOOLEAN;
    signal mul_ln167_fu_8207_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_reg_16687 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_2_fu_14096_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_2_reg_16692 : STD_LOGIC_VECTOR (12 downto 0);
    signal l2_stripes_1_0_load_reg_16727 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_1_load_reg_16736 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_2_load_reg_16745 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_3_load_reg_16754 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_4_load_reg_16763 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_5_load_reg_16772 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_2_fu_8242_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_2_reg_16781 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_0_load_1_reg_16823 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_1_load_1_reg_16830 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_2_load_1_reg_16837 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_3_load_1_reg_16844 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_4_load_1_reg_16851 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_5_load_1_reg_16858 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_0_load_2_reg_16865 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_1_load_2_reg_16872 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_2_load_2_reg_16879 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_3_load_2_reg_16886 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_4_load_2_reg_16893 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_5_load_2_reg_16900 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_4_fu_8260_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_4_reg_16907 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_6_fu_8267_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_6_reg_16947 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln167_53_fu_8272_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_53_reg_16958 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_72_fu_8279_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_72_reg_16963 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_14_fu_14102_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_14_reg_16969 : STD_LOGIC_VECTOR (12 downto 0);
    signal l2_stripes_3_0_load_reg_16974 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage20 : signal is "none";
    signal ap_block_state22_pp0_stage20_iter0 : BOOLEAN;
    signal ap_block_pp0_stage20_11001 : BOOLEAN;
    signal l2_stripes_3_1_load_reg_16981 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_2_load_reg_16988 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_3_load_reg_16995 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_4_load_reg_17002 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_5_load_reg_17009 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_1_fu_8311_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_1_reg_17016 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln167_28_fu_8325_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_28_reg_17027 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_6_fu_14108_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_6_reg_17032 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_21_fu_8334_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_21_reg_17037 : STD_LOGIC_VECTOR (12 downto 0);
    signal l2_stripes_3_0_load_1_reg_17042 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_1_load_1_reg_17049 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_2_load_1_reg_17056 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_3_load_1_reg_17063 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_4_load_1_reg_17070 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_5_load_1_reg_17077 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln167_46_fu_8341_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_46_reg_17084 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_10_fu_14114_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_10_reg_17091 : STD_LOGIC_VECTOR (12 downto 0);
    signal l2_stripes_1_0_load_2_reg_17126 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_1_load_2_reg_17133 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_2_load_2_reg_17140 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_3_load_2_reg_17147 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_4_load_2_reg_17154 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_5_load_2_reg_17161 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln212_fu_8357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln167_10_fu_8400_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_10_reg_17175 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_pp0_stage21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage21 : signal is "none";
    signal ap_block_state23_pp0_stage21_iter0 : BOOLEAN;
    signal ap_block_pp0_stage21_11001 : BOOLEAN;
    signal mul_ln167_3_fu_14120_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln167_3_reg_17180 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln167_11_fu_14126_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_11_reg_17185 : STD_LOGIC_VECTOR (12 downto 0);
    signal l2_stripes_3_0_load_2_reg_17190 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_1_load_2_reg_17197 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_2_load_2_reg_17204 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_3_load_2_reg_17211 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_4_load_2_reg_17218 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_5_load_2_reg_17225 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_7_fu_8432_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_7_reg_17232 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln167_92_fu_8456_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_92_reg_17244 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_1_fu_8463_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_1_reg_17249 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_pp0_stage22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage22 : signal is "none";
    signal ap_block_state24_pp0_stage22_iter0 : BOOLEAN;
    signal ap_block_pp0_stage22_11001 : BOOLEAN;
    signal zext_ln167_79_fu_8468_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_79_reg_17254 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_15_fu_14131_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_15_reg_17260 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_17_fu_14137_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln167_17_reg_17265 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln149_9_fu_8510_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_9_reg_17270 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln167_9_fu_8517_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_9_reg_17280 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_pp0_stage23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage23 : signal is "none";
    signal ap_block_state25_pp0_stage23_iter0 : BOOLEAN;
    signal ap_block_pp0_stage23_11001 : BOOLEAN;
    signal mul_ln167_4_fu_8520_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_4_reg_17285 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_112_fu_8533_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_112_reg_17291 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_20_fu_14143_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_20_reg_17296 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_21_fu_14149_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_21_reg_17301 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln149_10_fu_8565_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_10_reg_17306 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_11_fu_8594_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_11_reg_17317 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln167_5_fu_8601_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_5_reg_17328 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_pp0_stage24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage24 : signal is "none";
    signal ap_block_state26_pp0_stage24_iter0 : BOOLEAN;
    signal ap_block_pp0_stage24_11001 : BOOLEAN;
    signal zext_ln167_113_fu_8606_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_113_reg_17333 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln167_26_fu_14155_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln167_26_reg_17344 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_126_fu_8616_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_126_reg_17349 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln167_28_fu_14161_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln167_28_reg_17356 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_3486_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_56_reg_17361 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3497_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_58_reg_17367 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln167_9_fu_8626_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_9_reg_17372 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_125_fu_8634_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_125_reg_17377 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_29_fu_14167_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_29_reg_17383 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln149_14_fu_8644_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_14_reg_17388 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln167_139_fu_8649_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_139_reg_17398 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_31_fu_14173_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_31_reg_17404 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln149_28_fu_8660_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_28_reg_17409 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln167_155_fu_8667_p2 : STD_LOGIC_VECTOR (12 downto 0);
    attribute use_dsp48 of add_ln167_155_fu_8667_p2 : signal is "no";
    signal add_ln167_155_reg_17416 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln149_5_fu_8694_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_5_reg_17421 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage26 : signal is "none";
    signal ap_block_state28_pp0_stage26_iter0 : BOOLEAN;
    signal ap_block_pp0_stage26_11001 : BOOLEAN;
    signal zext_ln167_61_fu_8701_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_61_reg_17431 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_12_fu_8705_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_12_reg_17439 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_180_fu_8711_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_180_reg_17444 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_33_fu_14179_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_33_reg_17449 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_220_fu_8729_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_220_reg_17454 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_36_fu_14185_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_36_reg_17462 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_13_fu_14191_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_13_reg_17467 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_pp0_stage27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage27 : signal is "none";
    signal ap_block_state29_pp0_stage27_iter0 : BOOLEAN;
    signal ap_block_pp0_stage27_11001 : BOOLEAN;
    signal mul_ln167_16_fu_8739_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_16_reg_17472 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_22_fu_14196_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_22_reg_17477 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_3559_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_71_reg_17482 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3570_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_72_reg_17488 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln167_142_fu_8757_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_142_reg_17494 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln149_3_fu_8785_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_3_reg_17499 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage28 : signal is "none";
    signal ap_block_state30_pp0_stage28_iter0 : BOOLEAN;
    signal ap_block_pp0_stage28_11001 : BOOLEAN;
    signal select_ln149_8_fu_8817_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_8_reg_17511 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln167_93_fu_8824_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_93_reg_17521 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln167_18_fu_8828_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln167_18_reg_17527 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln167_24_fu_14201_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_24_reg_17532 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_97_fu_8847_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_97_reg_17537 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_141_fu_8861_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln167_141_reg_17542 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln167_82_fu_8865_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln167_82_reg_17547 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3581_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_59_reg_17552 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_60_fu_8871_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_60_reg_17557 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_17_fu_8904_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_17_reg_17563 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_18_fu_8922_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_18_reg_17570 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln167_34_fu_14207_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_34_reg_17581 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln149_24_fu_8938_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_24_reg_17586 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_25_fu_8955_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_25_reg_17597 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_76_fu_8962_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_76_reg_17607 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_78_fu_8973_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_78_reg_17613 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3537_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_81_reg_17618 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3548_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_82_reg_17624 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln167_146_fu_8984_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_146_reg_17629 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln167_10_fu_9316_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_10_reg_17634 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_16_fu_9429_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_16_reg_17639 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_33_fu_9515_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln167_33_reg_17644 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_32_fu_9522_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_32_reg_17649 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_37_fu_9565_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_37_reg_17655 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_5_fu_9774_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_5_reg_17661 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln167_38_fu_9880_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln167_38_reg_17666 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln167_48_fu_10164_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln167_48_reg_17671 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln167_59_fu_10261_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_59_reg_17676 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln167_19_fu_10280_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln167_19_reg_17681 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln167_54_fu_10317_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_54_reg_17686 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln167_7_fu_10359_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln167_7_reg_17691 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln167_97_fu_10460_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_97_reg_17696 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_67_fu_10604_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln167_67_reg_17701 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln167_90_fu_11066_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln167_90_reg_17706 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_11_fu_11140_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln167_11_reg_17711 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln167_15_fu_11166_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_15_reg_17716 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_18_fu_11182_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_18_reg_17721 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_19_fu_11188_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_19_reg_17726 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_20_fu_11194_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln167_20_reg_17731 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln149_16_fu_11387_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_16_reg_17736 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_22_fu_11821_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_22_reg_17742 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln167_120_fu_12029_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln167_120_reg_17752 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_204_fu_12035_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_204_reg_17757 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_121_fu_12042_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln167_121_reg_17762 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_14219_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln167_33_reg_17767 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln167_35_fu_12305_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_35_reg_17772 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_41_fu_12337_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln167_41_reg_17777 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln167_43_fu_12343_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_43_reg_17782 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln167_70_fu_12349_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln167_70_reg_17787 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln167_53_fu_12356_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_53_reg_17792 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_58_fu_12388_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln167_58_reg_17797 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln167_60_fu_12394_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_60_reg_17802 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_61_fu_12400_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_61_reg_17807 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_64_fu_12406_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_64_reg_17812 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_72_fu_12428_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_72_reg_17817 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_76_fu_12464_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln167_76_reg_17822 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln167_78_fu_12470_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln167_78_reg_17827 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln167_80_fu_12486_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_80_reg_17832 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_82_fu_12492_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln167_82_reg_17837 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln167_88_fu_12535_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_88_reg_17842 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_89_fu_12541_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_89_reg_17847 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_94_fu_12573_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln167_94_reg_17852 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln167_99_fu_12605_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln167_99_reg_17857 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln167_103_fu_12637_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln167_103_reg_17862 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln167_106_fu_12654_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_106_reg_17867 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_107_fu_12660_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_107_reg_17872 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_112_fu_12696_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln167_112_reg_17877 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln167_117_fu_12728_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln167_117_reg_17882 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln167_121_fu_12760_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln167_121_reg_17887 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln167_126_fu_12817_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_126_reg_17892 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_127_fu_12823_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_127_reg_17897 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_134_fu_12845_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_134_reg_17902 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_138_fu_12877_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln167_138_reg_17907 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln149_30_fu_12883_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_30_reg_17912 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln167_144_fu_12908_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_144_reg_17918 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_154_fu_12939_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_154_reg_17923 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln167_29_fu_12964_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln167_29_reg_17928 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln167_43_fu_12976_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln167_43_reg_17933 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln167_23_fu_13061_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_23_reg_17938 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln167_58_fu_13162_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln167_58_reg_17943 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln167_37_fu_13249_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_37_reg_17948 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_45_fu_13267_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln167_45_reg_17953 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln167_37_fu_14233_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_37_reg_17958 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln167_59_fu_13298_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_59_reg_17963 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_63_fu_13316_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln167_63_reg_17968 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln167_140_fu_13322_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_140_reg_17973 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln167_105_fu_13358_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_105_reg_17978 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_123_fu_13393_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_123_reg_17984 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_129_fu_13405_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_129_reg_17990 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_47_fu_13536_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_47_reg_17995 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_48_fu_13544_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln167_48_reg_18001 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln167_49_fu_13550_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_49_reg_18006 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_85_fu_13568_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_85_reg_18011 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_140_fu_13607_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_140_reg_18016 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_149_fu_13625_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln167_149_reg_18022 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln167_51_fu_13730_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_51_reg_18027 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_66_fu_13771_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_66_reg_18033 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_87_fu_13810_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_87_reg_18038 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_69_fu_13873_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_69_reg_18044 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_157_fu_13925_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_157_reg_18050 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_145_fu_13977_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_145_reg_18055 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln203_fu_14007_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage29_subdone : BOOLEAN;
    signal ap_phi_mux_l2_read_row_offset_f_phi_fu_3153_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_read_row_offset_f_reg_3150 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3150 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_read_row_offset_n_reg_3160 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3160 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3174_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_maxes_0_flag_1_reg_3170 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3170 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_l2_maxes_0_new_1_phi_fu_3185_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_maxes_0_new_1_reg_3181 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3181 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln173_8_fu_3920_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_l2_maxes_1_new_1_phi_fu_3196_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_maxes_1_new_1_reg_3192 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3192 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln173_9_fu_3928_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_l2_maxes_2_new_1_phi_fu_3207_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_maxes_2_new_1_reg_3203 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3203 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln173_10_fu_3936_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_l2_maxes_3_new_1_phi_fu_3218_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_maxes_3_new_1_reg_3214 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3214 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln173_11_fu_3944_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_l2_maxes_4_new_1_phi_fu_3229_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_maxes_4_new_1_reg_3225 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3225 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln173_12_fu_3952_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_l2_maxes_5_new_1_phi_fu_3240_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_maxes_5_new_1_reg_3236 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3236 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln173_13_fu_3960_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_l2_maxes_6_new_1_phi_fu_3251_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_maxes_6_new_1_reg_3247 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3247 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln173_14_fu_3968_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_l2_maxes_7_new_1_phi_fu_3262_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_maxes_7_new_1_reg_3258 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3258 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln173_15_fu_3976_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3273_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3285_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_read_row_offset_n_1_reg_3281 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_l1_write_col_offset_1_phi_fu_3298_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3293 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_state10_pp0_stage8_iter0 : BOOLEAN;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3311 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_3328 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_read_row_offset_n_1_reg_3340 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_3352 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_3363 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_3374 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_3385 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_3396 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_3408 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_3418 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_read_row_offset_n_reg_3430 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_3442 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3454 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln40_fu_3752_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln40_1_fu_4129_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal zext_ln40_2_fu_4239_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal zext_ln40_3_fu_4303_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal zext_ln40_4_fu_4386_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln40_5_fu_4458_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal zext_ln40_6_fu_4556_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal zext_ln40_7_fu_4601_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal zext_ln92_8_fu_4679_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage10 : BOOLEAN;
    signal ap_block_pp0_stage15 : BOOLEAN;
    signal zext_ln92_fu_7513_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal zext_ln92_4_fu_7541_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage16 : BOOLEAN;
    signal ap_block_pp0_stage17 : BOOLEAN;
    signal ap_block_pp0_stage18 : BOOLEAN;
    signal ap_block_pp0_stage19 : BOOLEAN;
    signal ap_block_pp0_stage20 : BOOLEAN;
    signal select_ln212_fu_3683_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln61_fu_3712_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3464_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln42_15_fu_4542_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln135_fu_7575_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln124_fu_7486_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln220_fu_7820_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln220_1_fu_4058_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln220_fu_4053_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln199_fu_7794_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln173_fu_13631_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln173_1_fu_13816_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln173_2_fu_13931_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln173_3_fu_13823_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage29 : BOOLEAN;
    signal select_ln173_4_fu_13411_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln173_5_fu_13418_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln173_6_fu_13638_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln173_7_fu_13983_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln212_1_fu_8362_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln212_2_fu_8374_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln212_1_fu_8369_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage5_01001 : BOOLEAN;
    signal trunc_ln681_fu_3730_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3469_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp0_stage21 : BOOLEAN;
    signal ap_block_pp0_stage24 : BOOLEAN;
    signal ap_block_pp0_stage25 : BOOLEAN;
    signal grp_fu_3508_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3519_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage28 : BOOLEAN;
    signal ap_block_pp0_stage27 : BOOLEAN;
    signal trunc_ln33_1_fu_3615_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_85_fu_3637_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln33_fu_3611_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln211_fu_3671_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln61_fu_3706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln177_fu_3824_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln177_1_fu_3836_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln177_2_fu_3848_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln177_3_fu_3860_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln177_4_fu_3872_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln177_5_fu_3884_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln177_6_fu_3896_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln177_7_fu_3908_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln177_fu_3829_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln177_1_fu_3841_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln177_2_fu_3853_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln177_3_fu_3865_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln177_4_fu_3877_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln177_5_fu_3889_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln177_6_fu_3901_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln177_7_fu_3913_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln41_fu_4071_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln45_fu_4082_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln42_1_fu_4094_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln45_1_fu_4220_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln42_2_fu_4225_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln42_3_fu_4232_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln41_2_fu_4265_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln45_2_fu_4277_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln41_3_fu_4324_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln42_3_fu_4329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln45_3_fu_4335_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln42_7_fu_4347_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln42_1_fu_4375_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln42_fu_4371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln42_9_fu_4407_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln41_5_fu_4417_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln42_11_fu_4429_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln45_4_fu_4447_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln42_8_fu_4452_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln45_5_fu_4480_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln42_13_fu_4498_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln41_7_fu_4509_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln42_4_fu_4525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln42_3_fu_4521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln42_5_fu_4531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln45_6_fu_4577_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln45_7_fu_4588_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln80_fu_4632_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln80_fu_4642_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln80_fu_4638_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln80_1_fu_4635_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln83_fu_4654_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln81_fu_4648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln81_fu_4660_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln87_2_fu_4674_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln80_fu_4701_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln80_1_fu_4708_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln83_3_fu_4720_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln83_1_fu_4726_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln81_1_fu_4714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln81_1_fu_4732_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln_fu_4746_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln80_2_fu_4753_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln80_2_fu_4761_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln80_3_fu_4757_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln83_2_fu_4773_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln81_2_fu_4767_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln81_2_fu_4779_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp0_stage11 : BOOLEAN;
    signal tmp_28_fu_4804_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln92_s_fu_4816_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln92_18_fu_4824_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_pp0_stage12 : BOOLEAN;
    signal tmp_fu_4905_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln_fu_4920_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln92_1_fu_4932_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln92_2_fu_4928_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_5_fu_4944_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_fu_4948_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln92_2_fu_4958_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_6_fu_4966_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_3_fu_4940_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_2_fu_4976_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_1_fu_4916_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_3_fu_4986_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1_fu_4996_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln92_3_fu_5011_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln92_4_fu_5023_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln92_10_fu_5031_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_9_fu_5019_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_4_fu_5035_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln92_5_fu_5045_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln92_6_fu_5057_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_12_fu_5065_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_7_fu_5007_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_13_fu_5075_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_72_fu_5078_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_3_fu_5087_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln92_9_fu_5102_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln92_10_fu_5114_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln92_20_fu_5110_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_22_fu_5126_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_8_fu_5130_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln92_7_fu_5136_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_fu_4954_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln92_11_fu_5146_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln92_24_fu_5158_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_19_fu_5098_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln92_12_fu_5168_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_21_fu_5122_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_25_fu_5176_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_10_fu_5180_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_23_fu_5154_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_11_fu_5190_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln92_13_fu_5203_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_28_fu_5210_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_12_fu_5214_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln92_11_fu_5220_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_26_fu_5200_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_13_fu_5224_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln92_14_fu_5234_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln92_15_fu_5245_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln92_29_fu_5241_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_31_fu_5256_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_14_fu_5260_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_5_fu_5069_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_30_fu_5252_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_15_fu_5270_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_84_fu_5283_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_33_fu_5280_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_36_fu_5290_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_73_fu_5294_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln92_16_fu_5300_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_5_fu_5083_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln92_21_fu_5328_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln92_22_fu_5339_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln92_43_fu_5346_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_42_fu_5335_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_19_fu_5350_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln92_19_fu_5356_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_12_fu_5230_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_5_fu_5360_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_4_fu_5041_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln92_20_fu_5366_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln92_23_fu_5376_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln92_24_fu_5387_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln92_44_fu_5383_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_46_fu_5398_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_20_fu_5402_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_45_fu_5394_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_21_fu_5412_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_41_fu_5325_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_22_fu_5422_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln92_23_fu_5428_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln92_14_fu_5276_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln92_1_fu_5304_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln92_48_fu_5457_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln92_29_fu_5481_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln92_30_fu_5492_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln92_13_fu_5266_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln92_11_fu_5053_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_8_fu_5503_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln92_59_fu_5488_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_60_fu_5499_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln92_9_fu_5513_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln92_21_fu_5408_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln92_61_fu_5519_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_10_fu_5523_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_29_fu_5509_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln92_30_fu_5529_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln92_31_fu_5539_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln92_62_fu_5546_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_57_fu_5478_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln92_29_fu_5550_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_68_fu_5583_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_65_fu_5571_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln92_33_fu_5587_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln92_34_fu_5593_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln92_25_fu_5461_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_13_fu_5614_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln92_11_fu_5533_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln92_77_fu_5629_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln92_37_fu_5639_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln92_38_fu_5651_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln92_79_fu_5659_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_78_fu_5647_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_37_fu_5663_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln92_39_fu_5673_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln92_10_fu_5196_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_3_fu_4992_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln92_46_fu_5716_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln92_47_fu_5727_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln92_96_fu_5734_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_95_fu_5723_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_43_fu_5738_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln92_31_fu_5556_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln92_22_fu_5418_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln92_21_fu_5748_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln92_52_fu_5754_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_14031_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln92_46_fu_5763_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln92_54_fu_5769_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_93_fu_5713_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_47_fu_5773_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_80_fu_5681_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln92_56_fu_5818_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln92_121_fu_5838_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln92_9_fu_5186_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln92_2_fu_4982_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_57_fu_5842_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln92_62_fu_5871_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_130_fu_5879_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_pp0_stage13 : BOOLEAN;
    signal shl_ln92_7_fu_5900_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln92_8_fu_5915_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_15_fu_5911_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_17_fu_5922_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_6_fu_5926_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln92_16_fu_5936_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln92_17_fu_5947_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln92_35_fu_5954_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_34_fu_5943_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_16_fu_5958_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln92_15_fu_5964_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln92_14_fu_5907_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln92_18_fu_5974_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln92_19_fu_5988_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_39_fu_5995_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln92_20_fu_6004_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_49_fu_6021_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_23_fu_6024_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln92_25_fu_6030_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_47_fu_6018_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_24_fu_6034_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln92_26_fu_6044_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln92_17_fu_5985_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln92_50_fu_6051_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln92_27_fu_6064_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln92_52_fu_6061_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_55_fu_6082_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln92_74_fu_6086_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_58_fu_6096_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln92_32_fu_6104_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln92_24_fu_6015_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln92_63_fu_6111_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln92_33_fu_6124_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_66_fu_6131_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_31_fu_6135_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln92_32_fu_6141_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_64_fu_6121_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_32_fu_6145_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln92_35_fu_6167_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln92_36_fu_6182_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln92_74_fu_6193_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_72_fu_6178_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_86_fu_6203_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_69_fu_6161_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_75_fu_6210_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_75_fu_6214_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_73_fu_6189_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_35_fu_6224_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln92_40_fu_6234_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln92_41_fu_6245_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln92_83_fu_6256_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_81_fu_6241_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_38_fu_6260_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln92_42_fu_6270_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln92_35_fu_6158_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln92_85_fu_6281_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln92_43_fu_6291_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_82_fu_6252_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_86_fu_6298_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_40_fu_6302_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_84_fu_6277_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_41_fu_6312_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln92_44_fu_6325_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_53_fu_6071_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln92_18_fu_5999_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_13_fu_6336_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln92_70_fu_6164_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_88_fu_6332_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln92_14_fu_6346_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_71_fu_6174_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_89_fu_6352_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln92_15_fu_6356_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln92_43_fu_6342_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln92_90_fu_6362_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln92_45_fu_6372_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln92_91_fu_6379_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_42_fu_6383_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_87_fu_6393_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_87_fu_6322_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_92_fu_6400_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_76_fu_6404_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln92_45_fu_6410_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_38_fu_6230_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln92_48_fu_6423_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln92_97_fu_6430_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln92_44_fu_6434_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln92_49_fu_6440_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_94_fu_6420_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_45_fu_6444_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_30_fu_6115_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_55_fu_6457_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln92_49_fu_6472_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_101_fu_6483_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_48_fu_6487_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln92_57_fu_6493_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_49_fu_6497_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln92_26_fu_6040_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln92_17_fu_5968_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_58_fu_6503_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_40_fu_6266_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_33_fu_6151_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_27_fu_6513_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln92_98_fu_6466_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln92_39_fu_6285_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln92_100_fu_6479_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln92_30_fu_6525_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln92_50_fu_6540_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln92_16_fu_6366_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln92_105_fu_6547_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln92_51_fu_6557_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_106_fu_6564_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_51_fu_6568_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln92_62_fu_6574_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_104_fu_6537_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_88_fu_6584_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_107_fu_6591_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_77_fu_6595_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_89_fu_6624_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln92_109_fu_6616_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_111_fu_6632_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln92_78_fu_6636_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln92_53_fu_6454_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln92_110_fu_6620_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_20_fu_6652_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln92_54_fu_6675_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln92_31_fu_6531_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln92_115_fu_6683_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln92_113_fu_6663_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_116_fu_6693_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln92_55_fu_6703_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln92_28_fu_6092_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_40_fu_6011_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln92_33_fu_6718_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln92_66_fu_6715_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_67_fu_6724_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_34_fu_6728_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_37_fu_6220_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_35_fu_6738_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_63_fu_6601_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_70_fu_6748_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_37_fu_6751_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_69_fu_6744_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln92_71_fu_6757_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln92_38_fu_6761_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln92_68_fu_6734_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln92_72_fu_6767_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln92_125_fu_6796_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln92_53_fu_6646_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln92_76_fu_6809_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln92_63_fu_6818_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln92_131_fu_6825_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln92_42_fu_6318_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln92_67_fu_6155_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln92_64_fu_6829_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_117_fu_6711_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln92_40_fu_6800_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_93_fu_6879_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln92_68_fu_6890_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln92_147_fu_6897_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_28_fu_6099_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln104_fu_6907_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln92_64_fu_6642_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln92_50_fu_6450_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln104_14_fu_6916_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln92_52_fu_6578_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln92_41_fu_6308_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_6_fu_5932_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln92_37_fu_5981_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln104_26_fu_6932_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln92_63_fu_6812_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_70_fu_6901_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln104_30_fu_6944_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_pp0_stage14 : BOOLEAN;
    signal sext_ln92_59_fu_6957_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln92_60_fu_6960_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln92_29_fu_6963_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln92_52_fu_6976_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln92_56_fu_6954_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln92_112_fu_6983_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln92_61_fu_6969_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln92_114_fu_6993_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln92_58_fu_7008_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_124_fu_7015_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_126_fu_7019_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_59_fu_7022_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln92_60_fu_7032_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_128_fu_7039_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_60_fu_7043_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln92_61_fu_7052_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln92_129_fu_7059_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_91_fu_7080_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln92_132_fu_7071_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_135_fu_7087_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln92_80_fu_7091_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln92_64_fu_7101_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_136_fu_7108_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_133_fu_7074_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_65_fu_7112_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_27_fu_7068_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_92_fu_7127_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_134_fu_7077_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_137_fu_7134_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_81_fu_7138_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln92_65_fu_7151_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_140_fu_7158_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_139_fu_7148_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_67_fu_7162_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln92_66_fu_7172_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln92_145_fu_7199_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_143_fu_7189_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln92_69_fu_7203_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_142_fu_7186_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_82_fu_7213_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14063_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln104_1_fu_7222_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln104_2_fu_7225_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln92_55_fu_6996_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln92_80_fu_7097_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln92_83_fu_7168_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln104_9_fu_7234_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln92_108_fu_6973_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_75_fu_7048_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_85_fu_7209_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln104_11_fu_7246_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln92_141_fu_7179_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln92_74_fu_7028_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln104_16_fu_7261_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln92_81_fu_7118_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln104_5_fu_7267_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln104_17_fu_7271_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln104_4_fu_7258_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln104_6_fu_7277_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln92_61_fu_7063_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln92_86_fu_7218_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln104_22_fu_7290_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln104_8_fu_7287_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln104_9_fu_7296_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln92_84_fu_7183_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln92_66_fu_7122_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln104_25_fu_7306_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln104_10_fu_7312_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln104_11_fu_7321_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln104_13_fu_7324_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln104_32_fu_7327_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln104_28_fu_7315_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln104_14_fu_7333_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln92_82_fu_7144_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln104_33_fu_7343_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_54_fu_6987_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln104_15_fu_7349_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14072_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln92_1_fu_7363_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_18_fu_7369_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_4_fu_7372_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln92_54_fu_7381_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_14080_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_46_fu_7390_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln92_47_fu_7393_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln92_20_fu_7396_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln92_120_fu_7402_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln104_3_fu_7411_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln104_13_fu_7414_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln112_2_fu_7428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln123_fu_7474_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln71_fu_7504_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln87_1_fu_7535_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln134_fu_7563_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln92_27_fu_7589_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln92_77_fu_7595_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14088_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_42_fu_7598_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln92_79_fu_7607_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln92_36_fu_7592_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln104_19_fu_7616_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln104_20_fu_7620_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln104_7_fu_7626_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln104_24_fu_7630_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln112_fu_7644_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_94_fu_7690_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln147_fu_7684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln147_fu_7698_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_95_fu_7714_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln152_fu_7722_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal local_col_index_fu_7726_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_fu_7754_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln147_fu_7676_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln198_fu_7782_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln219_fu_7808_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln92_144_fu_7837_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln92_71_fu_7840_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln104_35_fu_7848_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln92_73_fu_7834_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln104_17_fu_7853_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln104_16_fu_7845_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln104_36_fu_7857_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln112_1_fu_7873_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln167_4_fu_7901_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln112_3_fu_7920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln127_fu_7948_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln128_fu_7953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln128_fu_7959_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln138_fu_7973_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln139_fu_7978_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln156_1_fu_7996_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln156_fu_8006_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln156_fu_7999_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln156_2_fu_8003_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln159_fu_8018_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln157_fu_8012_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln157_fu_8024_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_30_fu_8039_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_30_fu_8039_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3469_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln156_fu_8058_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln156_1_fu_8065_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln159_3_fu_8077_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln159_1_fu_8083_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln157_1_fu_8071_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln157_1_fu_8089_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln1_fu_8133_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln156_3_fu_8140_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln156_2_fu_8148_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln156_4_fu_8144_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln159_2_fu_8160_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln157_2_fu_8154_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln157_2_fu_8166_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_ln167_fu_8207_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_34_fu_8220_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_35_fu_8231_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_38_fu_8249_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_32_fu_8283_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_33_fu_8300_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln167_7_fu_8328_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln167_7_fu_8328_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln216_fu_8351_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_44_fu_8410_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_45_fu_8421_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_12_fu_8439_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln167_30_fu_8450_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln167_135_fu_8446_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_30_fu_8450_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_1_fu_8463_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage22 : BOOLEAN;
    signal tmp_48_fu_8488_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_49_fu_8499_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage23 : BOOLEAN;
    signal mul_ln167_4_fu_8520_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_50_fu_8543_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_51_fu_8554_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_52_fu_8572_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_53_fu_8583_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln167_5_fu_8601_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln167_9_fu_8626_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln167_124_fu_8631_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_pp0_stage26 : BOOLEAN;
    signal tmp_40_fu_8672_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_41_fu_8683_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln167_12_fu_8705_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln167_16_fu_8739_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln167_97_fu_8751_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_135_fu_8754_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_36_fu_8763_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_37_fu_8774_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_46_fu_8795_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_47_fu_8806_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln167_18_fu_8828_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln167_37_fu_8854_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_62_fu_8882_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_63_fu_8893_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_64_fu_8911_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_23_fu_8929_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_74_fu_8944_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3592_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln167_49_fu_8792_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_84_fu_8834_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln167_fu_8990_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln1_fu_9000_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln167_2_fu_9007_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln167_fu_9011_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln167_1_fu_9017_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln167_1_fu_9030_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln167_4_fu_9037_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln167_1_fu_9041_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln167_2_fu_9047_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln167_2_fu_9054_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_3_fu_9027_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln167_3_fu_9064_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln167_3_fu_9086_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_6_fu_9093_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_7_fu_9097_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln167_4_fu_9107_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_3_fu_9101_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_4_fu_9111_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_5_fu_9126_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln167_8_fu_9133_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln167_7_fu_9157_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln167_13_fu_9164_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln167_5_fu_9168_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln167_8_fu_9178_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln167_6_fu_9174_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_14_fu_9185_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_7_fu_9195_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln167_7_fu_9200_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_6_fu_9189_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sf2_fu_9211_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln167_9_fu_9218_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_15_fu_9225_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_8_fu_9229_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_12_fu_9154_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln167_9_fu_9239_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln167_9_fu_9245_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln167_10_fu_9249_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln167_s_fu_9260_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln167_16_fu_9267_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_11_fu_9271_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_12_fu_9281_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_13_fu_9291_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_14_fu_9305_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln167_19_fu_9312_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_17_fu_9301_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln167_4_fu_9328_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_97_fu_9339_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln167_23_fu_9346_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sf3_fu_9350_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln167_17_fu_9357_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_22_fu_9335_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_24_fu_9364_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_11_fu_9368_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_98_fu_9381_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln167_25_fu_9378_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln167_26_fu_9388_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln167_12_fu_9392_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln167_15_fu_9398_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln167_20_fu_9322_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_1_fu_9409_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln167_13_fu_9419_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln167_17_fu_9425_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_27_fu_9415_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_29_fu_9439_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_30_fu_9449_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_14_fu_9443_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_18_fu_9453_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_31_fu_9469_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln167_16_fu_9473_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln167_21_fu_9479_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_15_fu_9464_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_19_fu_9483_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_21_fu_9325_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln167_17_fu_9494_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln167_23_fu_9500_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln167_20_fu_9504_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln167_2_fu_9531_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln167_36_fu_9538_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln167_18_fu_9542_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln167_25_fu_9548_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln167_5_fu_9558_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln167_6_fu_9569_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln167_38_fu_9576_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln167_20_fu_9580_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln167_19_fu_9552_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln167_9_fu_9593_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_39_fu_9600_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln167_26_fu_9610_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_21_fu_9604_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_24_fu_9614_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_40_fu_9625_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln167_22_fu_9629_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln167_34_fu_9528_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln167_25_fu_9635_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln167_41_fu_9646_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_23_fu_9650_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_26_fu_9656_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_42_fu_9667_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln167_2_fu_9676_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_43_fu_9682_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_24_fu_9670_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_27_fu_9686_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_33_fu_9525_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln167_25_fu_9701_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln167_44_fu_9697_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln167_28_fu_9707_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln167_10_fu_9718_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln167_47_fu_9725_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_30_fu_9729_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln167_11_fu_9739_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln167_49_fu_9750_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_48_fu_9746_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln167_26_fu_9754_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln167_31_fu_9760_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_50_fu_9771_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln167_34_fu_9784_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_51_fu_9780_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_32_fu_9788_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_99_fu_9799_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln167_52_fu_9806_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_100_fu_9810_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln167_34_fu_9817_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_53_fu_9824_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_28_fu_9839_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln167_38_fu_9845_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_54_fu_9849_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_29_fu_9853_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_36_fu_9859_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln167_12_fu_9873_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln167_56_fu_9870_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_101_fu_9890_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln167_58_fu_9887_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_59_fu_9897_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln167_13_fu_9907_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln167_60_fu_9914_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln167_31_fu_9918_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln167_40_fu_9924_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln167_30_fu_9901_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln167_39_fu_9928_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln167_14_fu_9939_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_62_fu_9946_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_63_fu_9955_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_33_fu_9959_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_32_fu_9950_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_40_fu_9965_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_64_fu_9976_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln167_34_fu_9980_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln167_43_fu_9986_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_65_fu_9996_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_66_fu_10006_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln167_36_fu_10010_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln167_44_fu_10016_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_35_fu_10000_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_42_fu_10020_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_46_fu_10037_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_37_fu_10031_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_43_fu_10042_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_39_fu_10059_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln167_47_fu_10065_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_40_fu_10069_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_38_fu_10053_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_44_fu_10074_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln167_15_fu_10088_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln167_16_fu_10099_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln167_69_fu_10095_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_70_fu_10106_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_102_fu_10116_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln167_68_fu_10085_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_71_fu_10123_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln167_52_fu_10127_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln167_50_fu_10133_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_41_fu_10110_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_46_fu_10137_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_74_fu_10154_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln167_42_fu_10158_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln167_44_fu_10171_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln167_45_fu_10181_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln167_55_fu_10177_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_50_fu_10186_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln167_17_fu_10197_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln167_73_fu_10151_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln167_75_fu_10204_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln167_6_fu_10208_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln167_76_fu_10214_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_51_fu_10218_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_47_fu_10229_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln167_52_fu_10235_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_77_fu_10246_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln167_56_fu_10250_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_78_fu_10257_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln167_18_fu_10269_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln167_83_fu_10287_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_82_fu_10276_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln167_48_fu_10291_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_103_fu_10301_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_84_fu_10308_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_61_fu_10312_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln167_60_fu_10297_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_86_fu_10327_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln167_85_fu_10324_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln167_49_fu_10331_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln167_55_fu_10337_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln167_20_fu_10348_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln167_81_fu_10266_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln167_88_fu_10355_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln167_90_fu_10365_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_58_fu_10369_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_50_fu_10382_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln167_65_fu_10388_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_60_fu_10392_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_92_fu_10403_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_51_fu_10407_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln167_21_fu_10423_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln167_95_fu_10430_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_8_fu_10434_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_94_fu_10420_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln167_53_fu_10443_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln167_67_fu_10449_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_96_fu_10439_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_54_fu_10463_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln167_68_fu_10469_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_55_fu_10473_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln167_22_fu_10486_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sf4_fu_10497_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln167_73_fu_10504_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_98_fu_10493_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_99_fu_10511_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_56_fu_10515_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_64_fu_10525_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln167_23_fu_10534_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln167_101_fu_10541_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln167_57_fu_10545_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln167_102_fu_10555_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln167_58_fu_10559_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln167_70_fu_10551_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln167_65_fu_10565_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_103_fu_10576_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_60_fu_10580_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_75_fu_10593_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln167_104_fu_10600_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln167_24_fu_10613_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln167_25_fu_10624_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln167_107_fu_10631_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_106_fu_10620_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln167_26_fu_10641_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln167_108_fu_10648_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_62_fu_10635_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_68_fu_10652_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_105_fu_10610_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_109_fu_10663_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln167_75_fu_10667_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln167_27_fu_10677_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln167_110_fu_10684_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_63_fu_10688_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln167_75_fu_10673_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_69_fu_10694_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_64_fu_10705_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln167_70_fu_10711_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_111_fu_10728_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln167_66_fu_10732_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln167_78_fu_10738_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_65_fu_10722_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_71_fu_10742_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_68_fu_10763_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln167_82_fu_10759_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_74_fu_10769_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln167_28_fu_10783_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln167_115_fu_10790_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_9_fu_10794_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln167_29_fu_10803_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln167_30_fu_10814_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln167_118_fu_10821_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_117_fu_10810_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_69_fu_10825_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_116_fu_10799_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_76_fu_10831_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_76_fu_10848_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln167_86_fu_10853_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_70_fu_10842_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_77_fu_10857_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_114_fu_10780_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln167_119_fu_10868_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln167_88_fu_10872_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln167_78_fu_10878_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln167_71_fu_10889_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln167_79_fu_10894_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln167_23_fu_10904_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln167_23_fu_10904_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln167_80_fu_10909_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln167_32_fu_10922_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_127_fu_10929_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_72_fu_10933_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln167_33_fu_10945_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln167_129_fu_10956_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln167_73_fu_10960_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln167_128_fu_10952_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_74_fu_10970_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln167_91_fu_10966_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_86_fu_10976_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_104_fu_10987_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln167_130_fu_10994_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln167_89_fu_10998_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln167_87_fu_11003_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_131_fu_11013_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln167_10_fu_11016_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln167_132_fu_11022_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_88_fu_11026_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln167_95_fu_11040_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln167_34_fu_11049_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln167_134_fu_11056_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln167_78_fu_11060_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln167_77_fu_11044_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln149_13_fu_11073_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln167_35_fu_11083_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln167_137_fu_11091_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln167_79_fu_11095_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln167_36_fu_11105_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln167_98_fu_11101_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_138_fu_11113_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_136_fu_11079_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln167_81_fu_11123_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln167_99_fu_11129_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_80_fu_11117_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_8_fu_9204_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_1_fu_9021_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_23_fu_9586_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln167_16_fu_9405_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_13_fu_11146_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln167_41_fu_9935_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln167_33_fu_9767_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln167_14_fu_11156_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln167_101_fu_11152_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_102_fu_11162_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln167_63_fu_10479_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln167_62_fu_10344_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln167_17_fu_11172_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln167_52_fu_10148_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_104_fu_11178_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_87_fu_10864_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_76_fu_10701_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln167_93_fu_11133_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_85_fu_10938_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln167_38_fu_11206_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_142_fu_11213_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln167_109_fu_11203_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_94_fu_11217_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_83_fu_11224_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln167_39_fu_11236_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln167_140_fu_11200_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_144_fu_11243_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_24_fu_11247_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln167_84_fu_11257_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln167_40_fu_11267_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln167_111_fu_11263_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_146_fu_11274_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_85_fu_11278_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_145_fu_11253_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_147_fu_11291_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln167_86_fu_11295_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln167_87_fu_11305_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln167_112_fu_11301_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_96_fu_11311_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_117_fu_11325_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_98_fu_11330_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_148_fu_11341_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln167_90_fu_11345_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln167_143_fu_11233_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln167_91_fu_11355_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln167_116_fu_11351_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln167_99_fu_11360_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln149_15_fu_11378_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln167_42_fu_11396_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln167_43_fu_11407_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln167_153_fu_11403_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_154_fu_11414_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_152_fu_11393_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_125_fu_11424_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_93_fu_11418_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_102_fu_11430_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln167_44_fu_11444_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln167_156_fu_11451_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln167_94_fu_11455_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln167_119_fu_11461_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_155_fu_11441_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln167_95_fu_11465_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln167_103_fu_11471_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln167_45_fu_11485_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln167_46_fu_11496_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln167_159_fu_11503_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_158_fu_11492_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_96_fu_11507_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_161_fu_11523_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_97_fu_11527_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_160_fu_11520_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_105_fu_11533_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln167_47_fu_11544_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln167_162_fu_11551_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln167_98_fu_11555_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln167_106_fu_11561_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln167_122_fu_11568_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_99_fu_11572_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_157_fu_11482_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln167_107_fu_11586_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_67_fu_11597_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln149_20_fu_11608_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln167_50_fu_11619_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln167_51_fu_11631_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln167_173_fu_11639_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_172_fu_11627_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln167_101_fu_11643_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln167_102_fu_11653_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln167_127_fu_11659_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_171_fu_11615_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_103_fu_11663_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln167_126_fu_11649_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_110_fu_11669_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln167_52_fu_11688_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln167_53_fu_11700_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_177_fu_11708_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_176_fu_11696_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_104_fu_11712_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_111_fu_11718_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_175_fu_11684_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln167_105_fu_11729_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln167_54_fu_11739_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln167_179_fu_11751_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_178_fu_11747_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln167_106_fu_11755_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln167_130_fu_11735_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln167_112_fu_11761_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_174_fu_11680_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln167_107_fu_11772_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln167_113_fu_11778_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln167_109_fu_11795_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln167_133_fu_11801_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_110_fu_11805_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_108_fu_11789_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_114_fu_11810_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_106_fu_11836_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_191_fu_11830_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_193_fu_11843_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln167_59_fu_11853_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln167_60_fu_11864_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln167_195_fu_11871_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_194_fu_11860_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_27_fu_11875_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_196_fu_11881_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_134_fu_11847_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_119_fu_11885_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln167_61_fu_11896_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln167_197_fu_11903_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln167_114_fu_11907_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln167_142_fu_11913_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_120_fu_11917_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_192_fu_11833_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln167_115_fu_11931_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln167_199_fu_11941_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_116_fu_11945_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln167_144_fu_11937_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_121_fu_11951_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln167_146_fu_11962_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_198_fu_11928_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_200_fu_11972_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln167_119_fu_11976_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln167_147_fu_11982_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln167_118_fu_11966_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln167_122_fu_11986_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_107_fu_12007_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal st_fu_12000_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln167_202_fu_12014_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln167_132_fu_12018_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln167_203_fu_12025_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_201_fu_11997_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_205_fu_12038_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln167_62_fu_12048_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln167_122_fu_12059_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln167_151_fu_12065_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_206_fu_12055_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_125_fu_12069_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_123_fu_12076_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln167_63_fu_12086_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln167_126_fu_12093_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln167_207_fu_12100_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_124_fu_12104_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_208_fu_12114_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln167_127_fu_12118_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln149_26_fu_12129_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln167_64_fu_12139_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln167_65_fu_12151_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln167_211_fu_12159_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_210_fu_12147_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_126_fu_12163_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_209_fu_12135_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_128_fu_12169_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln149_27_fu_12180_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln167_66_fu_12189_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln167_213_fu_12197_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln167_127_fu_12201_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln167_67_fu_12211_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln167_212_fu_12185_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln167_214_fu_12219_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln167_28_fu_12223_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln167_215_fu_12229_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln167_156_fu_12207_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln167_129_fu_12233_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln167_68_fu_12244_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_216_fu_12252_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln167_69_fu_12262_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln167_218_fu_12274_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_217_fu_12270_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_29_fu_12278_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_219_fu_12284_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_128_fu_12256_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_130_fu_12288_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14212_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln167_74_fu_10659_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_162_fu_12302_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_fu_8996_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_85_fu_10838_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_38_fu_12311_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_32_fu_9735_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln167_11_fu_9151_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_15_fu_9374_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_39_fu_12321_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_40_fu_12327_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_165_fu_12317_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln167_166_fu_12333_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln167_159_fu_12299_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_51_fu_10144_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_128_fu_11676_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_152_fu_12082_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_110_fu_11229_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_118_fu_11437_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_55_fu_12362_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_92_fu_10983_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_69_fu_10521_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_56_fu_12372_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_77_fu_10718_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln167_176_fu_12378_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln167_175_fu_12368_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln167_57_fu_12382_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln167_2_fu_9058_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln167_88_fu_10885_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln167_35_fu_9795_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_8_fu_9235_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_42_fu_9972_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_27_fu_9621_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_140_fu_11827_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln167_129_fu_11725_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_153_fu_12110_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_71_fu_12418_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_70_fu_12412_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln167_184_fu_12424_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln167_95_fu_11284_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln167_120_fu_11478_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln167_73_fu_12434_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln167_93_fu_11009_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_100_fu_10530_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln167_74_fu_12444_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln167_79_fu_10749_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_186_fu_12450_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_75_fu_12454_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_185_fu_12440_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln167_187_fu_12460_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln167_3_fu_9071_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln167_89_fu_10900_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_27_fu_9828_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln167_10_fu_9256_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln167_79_fu_12476_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln167_19_fu_9436_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_190_fu_12482_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln167_41_fu_9990_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln167_28_fu_9642_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln167_71_fu_12498_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_223_fu_12505_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_224_fu_12509_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_135_fu_12519_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_130_fu_12513_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_135_fu_12524_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln167_154_fu_12125_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln167_131_fu_11768_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_141_fu_11892_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln167_120_fu_10915_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_104_fu_11513_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln167_91_fu_12547_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln167_94_fu_11033_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_113_fu_11318_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_80_fu_10753_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_92_fu_12557_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_93_fu_12563_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_198_fu_12553_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln167_199_fu_12569_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln167_29_fu_9663_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_11_fu_9277_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_96_fu_12579_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_36_fu_9833_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_45_fu_10027_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_97_fu_12589_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_20_fu_9460_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln167_202_fu_12595_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln167_201_fu_12585_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln167_98_fu_12599_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln167_71_fu_10572_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_56_fu_10193_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_100_fu_12611_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln167_5_fu_9079_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_196_fu_12531_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_64_fu_10375_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_101_fu_12621_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_102_fu_12627_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_204_fu_12617_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln167_205_fu_12633_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln167_136_fu_12643_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln167_143_fu_11924_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln167_132_fu_11785_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_155_fu_12176_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_114_fu_11322_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_121_fu_11540_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_109_fu_12666_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln167_133_fu_11037_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_66_fu_10586_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln167_110_fu_12676_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln167_81_fu_10756_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_210_fu_12682_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_111_fu_12686_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_209_fu_12672_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln167_211_fu_12692_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln167_5_fu_9118_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_90_fu_10919_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_114_fu_12702_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_37_fu_9836_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_12_fu_9287_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_22_fu_9490_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_115_fu_12712_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_116_fu_12718_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_213_fu_12708_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln167_214_fu_12724_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln167_46_fu_10049_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_30_fu_9693_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_118_fu_12734_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_207_fu_12650_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_57_fu_10225_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln167_91_fu_10379_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_119_fu_12744_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_120_fu_12750_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_216_fu_12740_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln167_217_fu_12756_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln149_29_fu_12766_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln167_72_fu_12771_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln167_73_fu_12783_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln167_225_fu_12779_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_226_fu_12791_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_131_fu_12795_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln167_157_fu_12240_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_145_fu_11958_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_123_fu_11578_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_134_fu_11817_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_124_fu_12805_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_125_fu_12811_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_83_fu_10776_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_115_fu_11337_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_13_fu_9297_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln167_4_fu_9141_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln167_24_fu_9511_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln167_31_fu_9714_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln167_133_fu_12835_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln167_132_fu_12829_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln167_224_fu_12841_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln167_39_fu_9866_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_48_fu_10081_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_135_fu_12851_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_219_fu_12801_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_58_fu_10242_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_66_fu_10399_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_136_fu_12861_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_137_fu_12867_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_225_fu_12857_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln167_226_fu_12873_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln167_148_fu_11993_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln167_158_fu_12295_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln167_230_fu_12895_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln167_143_fu_12898_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln167_141_fu_12889_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln167_231_fu_12904_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln167_164_fu_11593_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_61_fu_10413_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln167_151_fu_12914_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_163_fu_11582_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln167_117_fu_11367_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln167_152_fu_12924_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln167_153_fu_12929_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln167_235_fu_12920_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_236_fu_12935_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_3_fu_12960_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_67_fu_12973_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln167_25_fu_12988_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln167_31_fu_12993_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln167_122_fu_13000_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln167_25_fu_12988_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln167_82_fu_13004_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln167_100_fu_13018_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_12_fu_13021_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln167_103_fu_13027_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln167_106_fu_13039_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln167_107_fu_13042_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln167_105_fu_13036_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln167_21_fu_13045_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln167_22_fu_13051_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln167_16_fu_13030_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln167_108_fu_13057_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln167_48_fu_13067_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln167_165_fu_13075_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln167_100_fu_13079_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln167_108_fu_13085_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln167_55_fu_13102_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln167_183_fu_13109_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_181_fu_13096_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln167_111_fu_13113_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln167_56_fu_13123_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln167_57_fu_13134_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln167_185_fu_13141_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_184_fu_13130_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_112_fu_13145_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln167_136_fu_13119_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_116_fu_13151_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_187_fu_13169_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln167_182_fu_13099_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln167_113_fu_13173_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln167_188_fu_13183_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_26_fu_13187_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_189_fu_13193_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln167_138_fu_13179_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_118_fu_13197_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln167_137_fu_13158_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln167_124_fu_13092_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln167_149_fu_13208_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln167_31_fu_13217_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln167_30_fu_13211_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln167_160_fu_13223_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln167_161_fu_13233_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln167_163_fu_13236_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln167_36_fu_13239_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln167_32_fu_13227_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln167_164_fu_13245_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14226_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln167_61_fu_12982_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln167_168_fu_13258_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln167_221_fu_13255_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln167_44_fu_13261_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln167_139_fu_13204_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_52_fu_13280_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln167_174_fu_13286_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_54_fu_13289_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln167_177_fu_13295_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln167_18_fu_12957_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln167_179_fu_13307_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln167_178_fu_13304_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln167_62_fu_13310_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln167_197_fu_13329_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_90_fu_13332_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln167_200_fu_13337_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln167_203_fu_13346_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln167_206_fu_13349_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_95_fu_13340_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_104_fu_13352_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln167_208_fu_13364_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_108_fu_13367_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln167_212_fu_13372_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln167_215_fu_13381_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln167_218_fu_13384_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_113_fu_13375_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_122_fu_13387_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln167_123_fu_13011_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_96_fu_13015_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_72_fu_12985_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_128_fu_13399_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln167_37_fu_13437_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln167_49_fu_13447_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln167_87_fu_13460_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln167_57_fu_13463_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln167_150_fu_13473_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln167_41_fu_13476_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln167_101_fu_13483_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln167_151_fu_13490_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln167_117_fu_13499_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln167_35_fu_13509_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln167_150_fu_13514_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_35_fu_13509_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln167_167_fu_13524_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln167_169_fu_13527_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_46_fu_13530_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln167_124_fu_13517_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_186_fu_13505_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln167_170_fu_13541_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln167_92_fu_13494_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln167_89_fu_13469_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14246_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln167_84_fu_13559_p2 : STD_LOGIC_VECTOR (12 downto 0);
    attribute use_dsp48 of add_ln167_84_fu_13559_p2 : signal is "no";
    signal sext_ln167_192_fu_13556_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_193_fu_13564_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_221_fu_13577_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln167_222_fu_13580_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln167_130_fu_13583_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln167_220_fu_13574_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln167_223_fu_13589_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln167_227_fu_13599_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_131_fu_13593_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_139_fu_13602_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln167_55_fu_13443_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_14238_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_148_fu_13616_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of add_ln167_148_fu_13616_p2 : signal is "no";
    signal sext_ln167_232_fu_13613_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln167_233_fu_13621_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln167_49_fu_13671_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln167_167_fu_13667_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_168_fu_13679_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_25_fu_13683_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_105_fu_13693_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln167_166_fu_13663_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_170_fu_13701_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln167_133_fu_13705_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln167_169_fu_13689_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_109_fu_13711_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln167_125_fu_13718_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln167_171_fu_13722_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_50_fu_13725_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln167_38_fu_13736_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln167_222_fu_13741_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln167_129_fu_13744_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln167_172_fu_13750_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_38_fu_13736_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_133_fu_13754_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln167_173_fu_13761_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_53_fu_13657_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_63_fu_13660_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_65_fu_13765_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_188_fu_13777_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln167_189_fu_13785_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln167_191_fu_13788_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln167_81_fu_13791_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln167_194_fu_13797_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln167_86_fu_13800_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln167_77_fu_13780_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln167_195_fu_13806_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln167_181_fu_13851_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln167_182_fu_13854_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln167_67_fu_13857_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln167_180_fu_13848_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln167_183_fu_13863_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln167_68_fu_13867_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln167_40_fu_13881_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln167_74_fu_13887_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln167_228_fu_13894_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln167_132_fu_13898_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln167_228_fu_13904_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_40_fu_13881_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln167_137_fu_13908_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln167_229_fu_13915_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_14_fu_13842_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln167_45_fu_13845_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln167_156_fu_13919_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_234_fu_13944_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln167_238_fu_13955_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln167_239_fu_13958_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln167_237_fu_13952_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln167_158_fu_13961_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln167_159_fu_13967_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln167_150_fu_13947_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln167_240_fu_13973_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln202_fu_13996_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln203_fu_14001_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_14015_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14015_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14015_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14023_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14023_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14031_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14031_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14040_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14040_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14040_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14048_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14048_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14056_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14056_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14063_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14063_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14056_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_14072_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14072_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14080_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14080_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14088_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14088_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln167_2_fu_14096_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln167_2_fu_14096_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln167_14_fu_14102_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln167_14_fu_14102_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln167_6_fu_14108_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln167_6_fu_14108_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln167_10_fu_14114_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln167_10_fu_14114_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln167_3_fu_14120_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln167_3_fu_14120_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln167_11_fu_14126_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln167_11_fu_14126_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln167_15_fu_14131_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln167_15_fu_14131_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln167_17_fu_14137_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln167_17_fu_14137_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln167_20_fu_14143_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln167_20_fu_14143_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln167_21_fu_14149_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln167_21_fu_14149_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln167_26_fu_14155_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln167_26_fu_14155_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln167_28_fu_14161_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln167_28_fu_14161_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln167_29_fu_14167_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln167_29_fu_14167_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln167_31_fu_14173_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln167_31_fu_14173_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln167_33_fu_14179_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln167_33_fu_14179_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln167_36_fu_14185_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln167_36_fu_14185_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln167_13_fu_14191_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln167_13_fu_14191_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln167_22_fu_14196_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln167_22_fu_14196_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln167_24_fu_14201_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln167_24_fu_14201_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln167_34_fu_14207_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln167_34_fu_14207_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14212_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14212_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14212_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14219_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14219_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14226_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14226_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14226_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln167_37_fu_14233_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln167_37_fu_14233_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14238_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14238_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14246_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14246_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_reset_start_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_block_pp0_stage12_subdone : BOOLEAN;
    signal ap_block_pp0_stage13_subdone : BOOLEAN;
    signal ap_block_pp0_stage14_subdone : BOOLEAN;
    signal ap_block_pp0_stage15_subdone : BOOLEAN;
    signal ap_block_pp0_stage16_subdone : BOOLEAN;
    signal ap_block_pp0_stage17_subdone : BOOLEAN;
    signal ap_block_pp0_stage18_subdone : BOOLEAN;
    signal ap_block_pp0_stage19_subdone : BOOLEAN;
    signal ap_block_pp0_stage20_subdone : BOOLEAN;
    signal ap_block_pp0_stage21_subdone : BOOLEAN;
    signal ap_block_pp0_stage22_subdone : BOOLEAN;
    signal ap_block_pp0_stage23_subdone : BOOLEAN;
    signal ap_block_pp0_stage24_subdone : BOOLEAN;
    signal ap_block_pp0_stage25_subdone : BOOLEAN;
    signal ap_block_pp0_stage26_subdone : BOOLEAN;
    signal ap_block_pp0_stage27_subdone : BOOLEAN;
    signal ap_block_pp0_stage28_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_14015_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14023_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14056_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14063_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14080_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14219_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14219_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14226_p20 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln167_10_fu_14114_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_10_fu_14114_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_11_fu_14126_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_12_fu_8705_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_13_fu_14191_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_14_fu_14102_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_14_fu_14102_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_15_fu_14131_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_15_fu_14131_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_17_fu_14137_p00 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln167_17_fu_14137_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln167_18_fu_8828_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln167_20_fu_14143_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_21_fu_14149_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_22_fu_14196_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_24_fu_14201_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_24_fu_14201_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_26_fu_14155_p00 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln167_26_fu_14155_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln167_28_fu_14161_p00 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln167_28_fu_14161_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln167_29_fu_14167_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_29_fu_14167_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_2_fu_14096_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_31_fu_14173_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_31_fu_14173_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_33_fu_14179_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_33_fu_14179_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_34_fu_14207_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_36_fu_14185_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_36_fu_14185_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_37_fu_14233_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_3_fu_14120_p00 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln167_3_fu_14120_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln167_40_fu_13881_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_4_fu_8520_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln167_6_fu_14108_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_condition_9287 : BOOLEAN;
    signal ap_condition_10692 : BOOLEAN;
    signal ap_condition_10695 : BOOLEAN;
    signal ap_condition_76 : BOOLEAN;
    signal ap_condition_10703 : BOOLEAN;
    signal ap_condition_2296 : BOOLEAN;

    component cnn_mux_63_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (7 downto 0);
        din6 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component cnn_mac_muladd_5sRg6 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component cnn_mac_muladd_5nShg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component cnn_mac_muladd_5sThq IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component cnn_mac_muladd_5nUhA IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component cnn_mac_muladd_5nVhK IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component cnn_mac_muladd_5sWhU IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_mac_muladd_5nXh4 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_mac_muladd_5sYie IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component cnn_mac_muladd_5nZio IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component cnn_mul_mul_8ns_50iy IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component cnn_mul_mul_8ns_51iI IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component cnn_mac_muladd_8n2iS IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component cnn_mac_muladd_8n3i2 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component cnn_mac_muladd_8n4jc IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component kernel_l1_stripesbkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component kernel_l2_stripestde IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    l1_stripes_0_0_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_0_0_address0,
        ce0 => l1_stripes_0_0_ce0,
        q0 => l1_stripes_0_0_q0,
        address1 => l1_stripes_0_0_address1,
        ce1 => l1_stripes_0_0_ce1,
        we1 => l1_stripes_0_0_we1,
        d1 => l1_stripes_0_0_d1,
        q1 => l1_stripes_0_0_q1);

    l1_stripes_0_1_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_0_1_address0,
        ce0 => l1_stripes_0_1_ce0,
        q0 => l1_stripes_0_1_q0,
        address1 => l1_stripes_0_1_address1,
        ce1 => l1_stripes_0_1_ce1,
        we1 => l1_stripes_0_1_we1,
        d1 => l1_stripes_0_1_d1,
        q1 => l1_stripes_0_1_q1);

    l1_stripes_0_2_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_0_2_address0,
        ce0 => l1_stripes_0_2_ce0,
        q0 => l1_stripes_0_2_q0,
        address1 => l1_stripes_0_2_address1,
        ce1 => l1_stripes_0_2_ce1,
        we1 => l1_stripes_0_2_we1,
        d1 => l1_stripes_0_2_d1,
        q1 => l1_stripes_0_2_q1);

    l1_stripes_0_3_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_0_3_address0,
        ce0 => l1_stripes_0_3_ce0,
        q0 => l1_stripes_0_3_q0,
        address1 => l1_stripes_0_3_address1,
        ce1 => l1_stripes_0_3_ce1,
        we1 => l1_stripes_0_3_we1,
        d1 => l1_stripes_0_3_d1,
        q1 => l1_stripes_0_3_q1);

    l1_stripes_0_4_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_0_4_address0,
        ce0 => l1_stripes_0_4_ce0,
        q0 => l1_stripes_0_4_q0,
        address1 => l1_stripes_0_4_address1,
        ce1 => l1_stripes_0_4_ce1,
        we1 => l1_stripes_0_4_we1,
        d1 => l1_stripes_0_4_d1,
        q1 => l1_stripes_0_4_q1);

    l1_stripes_0_5_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_0_5_address0,
        ce0 => l1_stripes_0_5_ce0,
        q0 => l1_stripes_0_5_q0,
        address1 => l1_stripes_0_5_address1,
        ce1 => l1_stripes_0_5_ce1,
        we1 => l1_stripes_0_5_we1,
        d1 => l1_stripes_0_5_d1,
        q1 => l1_stripes_0_5_q1);

    l1_stripes_1_0_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_1_0_address0,
        ce0 => l1_stripes_1_0_ce0,
        q0 => l1_stripes_1_0_q0,
        address1 => l1_stripes_1_0_address1,
        ce1 => l1_stripes_1_0_ce1,
        we1 => l1_stripes_1_0_we1,
        d1 => l1_stripes_1_0_d1,
        q1 => l1_stripes_1_0_q1);

    l1_stripes_1_1_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_1_1_address0,
        ce0 => l1_stripes_1_1_ce0,
        q0 => l1_stripes_1_1_q0,
        address1 => l1_stripes_1_1_address1,
        ce1 => l1_stripes_1_1_ce1,
        we1 => l1_stripes_1_1_we1,
        d1 => l1_stripes_1_1_d1,
        q1 => l1_stripes_1_1_q1);

    l1_stripes_1_2_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_1_2_address0,
        ce0 => l1_stripes_1_2_ce0,
        q0 => l1_stripes_1_2_q0,
        address1 => l1_stripes_1_2_address1,
        ce1 => l1_stripes_1_2_ce1,
        we1 => l1_stripes_1_2_we1,
        d1 => l1_stripes_1_2_d1,
        q1 => l1_stripes_1_2_q1);

    l1_stripes_1_3_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_1_3_address0,
        ce0 => l1_stripes_1_3_ce0,
        q0 => l1_stripes_1_3_q0,
        address1 => l1_stripes_1_3_address1,
        ce1 => l1_stripes_1_3_ce1,
        we1 => l1_stripes_1_3_we1,
        d1 => l1_stripes_1_3_d1,
        q1 => l1_stripes_1_3_q1);

    l1_stripes_1_4_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_1_4_address0,
        ce0 => l1_stripes_1_4_ce0,
        q0 => l1_stripes_1_4_q0,
        address1 => l1_stripes_1_4_address1,
        ce1 => l1_stripes_1_4_ce1,
        we1 => l1_stripes_1_4_we1,
        d1 => l1_stripes_1_4_d1,
        q1 => l1_stripes_1_4_q1);

    l1_stripes_1_5_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_1_5_address0,
        ce0 => l1_stripes_1_5_ce0,
        q0 => l1_stripes_1_5_q0,
        address1 => l1_stripes_1_5_address1,
        ce1 => l1_stripes_1_5_ce1,
        we1 => l1_stripes_1_5_we1,
        d1 => l1_stripes_1_5_d1,
        q1 => l1_stripes_1_5_q1);

    l1_stripes_2_0_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_2_0_address0,
        ce0 => l1_stripes_2_0_ce0,
        q0 => l1_stripes_2_0_q0,
        address1 => l1_stripes_2_0_address1,
        ce1 => l1_stripes_2_0_ce1,
        we1 => l1_stripes_2_0_we1,
        d1 => l1_stripes_2_0_d1,
        q1 => l1_stripes_2_0_q1);

    l1_stripes_2_1_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_2_1_address0,
        ce0 => l1_stripes_2_1_ce0,
        q0 => l1_stripes_2_1_q0,
        address1 => l1_stripes_2_1_address1,
        ce1 => l1_stripes_2_1_ce1,
        we1 => l1_stripes_2_1_we1,
        d1 => l1_stripes_2_1_d1,
        q1 => l1_stripes_2_1_q1);

    l1_stripes_2_2_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_2_2_address0,
        ce0 => l1_stripes_2_2_ce0,
        q0 => l1_stripes_2_2_q0,
        address1 => l1_stripes_2_2_address1,
        ce1 => l1_stripes_2_2_ce1,
        we1 => l1_stripes_2_2_we1,
        d1 => l1_stripes_2_2_d1,
        q1 => l1_stripes_2_2_q1);

    l1_stripes_2_3_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_2_3_address0,
        ce0 => l1_stripes_2_3_ce0,
        q0 => l1_stripes_2_3_q0,
        address1 => l1_stripes_2_3_address1,
        ce1 => l1_stripes_2_3_ce1,
        we1 => l1_stripes_2_3_we1,
        d1 => l1_stripes_2_3_d1,
        q1 => l1_stripes_2_3_q1);

    l1_stripes_2_4_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_2_4_address0,
        ce0 => l1_stripes_2_4_ce0,
        q0 => l1_stripes_2_4_q0,
        address1 => l1_stripes_2_4_address1,
        ce1 => l1_stripes_2_4_ce1,
        we1 => l1_stripes_2_4_we1,
        d1 => l1_stripes_2_4_d1,
        q1 => l1_stripes_2_4_q1);

    l1_stripes_2_5_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_2_5_address0,
        ce0 => l1_stripes_2_5_ce0,
        q0 => l1_stripes_2_5_q0,
        address1 => l1_stripes_2_5_address1,
        ce1 => l1_stripes_2_5_ce1,
        we1 => l1_stripes_2_5_we1,
        d1 => l1_stripes_2_5_d1,
        q1 => l1_stripes_2_5_q1);

    l2_stripes_2_0_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_2_0_address0,
        ce0 => l2_stripes_2_0_ce0,
        q0 => l2_stripes_2_0_q0,
        address1 => l2_stripes_2_0_address1,
        ce1 => l2_stripes_2_0_ce1,
        we1 => l2_stripes_2_0_we1,
        d1 => l2_stripes_2_0_d1,
        q1 => l2_stripes_2_0_q1);

    l2_stripes_2_1_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_2_1_address0,
        ce0 => l2_stripes_2_1_ce0,
        q0 => l2_stripes_2_1_q0,
        address1 => l2_stripes_2_1_address1,
        ce1 => l2_stripes_2_1_ce1,
        we1 => l2_stripes_2_1_we1,
        d1 => l2_stripes_2_1_d1,
        q1 => l2_stripes_2_1_q1);

    l2_stripes_2_2_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_2_2_address0,
        ce0 => l2_stripes_2_2_ce0,
        q0 => l2_stripes_2_2_q0,
        address1 => l2_stripes_2_2_address1,
        ce1 => l2_stripes_2_2_ce1,
        we1 => l2_stripes_2_2_we1,
        d1 => l2_stripes_2_2_d1,
        q1 => l2_stripes_2_2_q1);

    l2_stripes_2_3_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_2_3_address0,
        ce0 => l2_stripes_2_3_ce0,
        q0 => l2_stripes_2_3_q0,
        address1 => l2_stripes_2_3_address1,
        ce1 => l2_stripes_2_3_ce1,
        we1 => l2_stripes_2_3_we1,
        d1 => l2_stripes_2_3_d1,
        q1 => l2_stripes_2_3_q1);

    l2_stripes_2_4_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_2_4_address0,
        ce0 => l2_stripes_2_4_ce0,
        q0 => l2_stripes_2_4_q0,
        address1 => l2_stripes_2_4_address1,
        ce1 => l2_stripes_2_4_ce1,
        we1 => l2_stripes_2_4_we1,
        d1 => l2_stripes_2_4_d1,
        q1 => l2_stripes_2_4_q1);

    l2_stripes_2_5_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_2_5_address0,
        ce0 => l2_stripes_2_5_ce0,
        q0 => l2_stripes_2_5_q0,
        address1 => l2_stripes_2_5_address1,
        ce1 => l2_stripes_2_5_ce1,
        we1 => l2_stripes_2_5_we1,
        d1 => l2_stripes_2_5_d1,
        q1 => l2_stripes_2_5_q1);

    l2_stripes_0_0_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_0_0_address0,
        ce0 => l2_stripes_0_0_ce0,
        q0 => l2_stripes_0_0_q0,
        address1 => l2_stripes_0_0_address1,
        ce1 => l2_stripes_0_0_ce1,
        we1 => l2_stripes_0_0_we1,
        d1 => l2_stripes_0_0_d1,
        q1 => l2_stripes_0_0_q1);

    l2_stripes_0_1_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_0_1_address0,
        ce0 => l2_stripes_0_1_ce0,
        q0 => l2_stripes_0_1_q0,
        address1 => l2_stripes_0_1_address1,
        ce1 => l2_stripes_0_1_ce1,
        we1 => l2_stripes_0_1_we1,
        d1 => l2_stripes_0_1_d1,
        q1 => l2_stripes_0_1_q1);

    l2_stripes_0_2_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_0_2_address0,
        ce0 => l2_stripes_0_2_ce0,
        q0 => l2_stripes_0_2_q0,
        address1 => l2_stripes_0_2_address1,
        ce1 => l2_stripes_0_2_ce1,
        we1 => l2_stripes_0_2_we1,
        d1 => l2_stripes_0_2_d1,
        q1 => l2_stripes_0_2_q1);

    l2_stripes_0_3_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_0_3_address0,
        ce0 => l2_stripes_0_3_ce0,
        q0 => l2_stripes_0_3_q0,
        address1 => l2_stripes_0_3_address1,
        ce1 => l2_stripes_0_3_ce1,
        we1 => l2_stripes_0_3_we1,
        d1 => l2_stripes_0_3_d1,
        q1 => l2_stripes_0_3_q1);

    l2_stripes_0_4_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_0_4_address0,
        ce0 => l2_stripes_0_4_ce0,
        q0 => l2_stripes_0_4_q0,
        address1 => l2_stripes_0_4_address1,
        ce1 => l2_stripes_0_4_ce1,
        we1 => l2_stripes_0_4_we1,
        d1 => l2_stripes_0_4_d1,
        q1 => l2_stripes_0_4_q1);

    l2_stripes_0_5_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_0_5_address0,
        ce0 => l2_stripes_0_5_ce0,
        q0 => l2_stripes_0_5_q0,
        address1 => l2_stripes_0_5_address1,
        ce1 => l2_stripes_0_5_ce1,
        we1 => l2_stripes_0_5_we1,
        d1 => l2_stripes_0_5_d1,
        q1 => l2_stripes_0_5_q1);

    l2_stripes_3_0_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_3_0_address0,
        ce0 => l2_stripes_3_0_ce0,
        q0 => l2_stripes_3_0_q0,
        address1 => l2_stripes_3_0_address1,
        ce1 => l2_stripes_3_0_ce1,
        we1 => l2_stripes_3_0_we1,
        d1 => l2_stripes_3_0_d1,
        q1 => l2_stripes_3_0_q1);

    l2_stripes_3_1_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_3_1_address0,
        ce0 => l2_stripes_3_1_ce0,
        q0 => l2_stripes_3_1_q0,
        address1 => l2_stripes_3_1_address1,
        ce1 => l2_stripes_3_1_ce1,
        we1 => l2_stripes_3_1_we1,
        d1 => l2_stripes_3_1_d1,
        q1 => l2_stripes_3_1_q1);

    l2_stripes_3_2_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_3_2_address0,
        ce0 => l2_stripes_3_2_ce0,
        q0 => l2_stripes_3_2_q0,
        address1 => l2_stripes_3_2_address1,
        ce1 => l2_stripes_3_2_ce1,
        we1 => l2_stripes_3_2_we1,
        d1 => l2_stripes_3_2_d1,
        q1 => l2_stripes_3_2_q1);

    l2_stripes_3_3_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_3_3_address0,
        ce0 => l2_stripes_3_3_ce0,
        q0 => l2_stripes_3_3_q0,
        address1 => l2_stripes_3_3_address1,
        ce1 => l2_stripes_3_3_ce1,
        we1 => l2_stripes_3_3_we1,
        d1 => l2_stripes_3_3_d1,
        q1 => l2_stripes_3_3_q1);

    l2_stripes_3_4_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_3_4_address0,
        ce0 => l2_stripes_3_4_ce0,
        q0 => l2_stripes_3_4_q0,
        address1 => l2_stripes_3_4_address1,
        ce1 => l2_stripes_3_4_ce1,
        we1 => l2_stripes_3_4_we1,
        d1 => l2_stripes_3_4_d1,
        q1 => l2_stripes_3_4_q1);

    l2_stripes_3_5_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_3_5_address0,
        ce0 => l2_stripes_3_5_ce0,
        q0 => l2_stripes_3_5_q0,
        address1 => l2_stripes_3_5_address1,
        ce1 => l2_stripes_3_5_ce1,
        we1 => l2_stripes_3_5_we1,
        d1 => l2_stripes_3_5_d1,
        q1 => l2_stripes_3_5_q1);

    l2_stripes_1_0_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_1_0_address0,
        ce0 => l2_stripes_1_0_ce0,
        q0 => l2_stripes_1_0_q0,
        address1 => l2_stripes_1_0_address1,
        ce1 => l2_stripes_1_0_ce1,
        we1 => l2_stripes_1_0_we1,
        d1 => l2_stripes_1_0_d1,
        q1 => l2_stripes_1_0_q1);

    l2_stripes_1_1_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_1_1_address0,
        ce0 => l2_stripes_1_1_ce0,
        q0 => l2_stripes_1_1_q0,
        address1 => l2_stripes_1_1_address1,
        ce1 => l2_stripes_1_1_ce1,
        we1 => l2_stripes_1_1_we1,
        d1 => l2_stripes_1_1_d1,
        q1 => l2_stripes_1_1_q1);

    l2_stripes_1_2_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_1_2_address0,
        ce0 => l2_stripes_1_2_ce0,
        q0 => l2_stripes_1_2_q0,
        address1 => l2_stripes_1_2_address1,
        ce1 => l2_stripes_1_2_ce1,
        we1 => l2_stripes_1_2_we1,
        d1 => l2_stripes_1_2_d1,
        q1 => l2_stripes_1_2_q1);

    l2_stripes_1_3_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_1_3_address0,
        ce0 => l2_stripes_1_3_ce0,
        q0 => l2_stripes_1_3_q0,
        address1 => l2_stripes_1_3_address1,
        ce1 => l2_stripes_1_3_ce1,
        we1 => l2_stripes_1_3_we1,
        d1 => l2_stripes_1_3_d1,
        q1 => l2_stripes_1_3_q1);

    l2_stripes_1_4_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_1_4_address0,
        ce0 => l2_stripes_1_4_ce0,
        q0 => l2_stripes_1_4_q0,
        address1 => l2_stripes_1_4_address1,
        ce1 => l2_stripes_1_4_ce1,
        we1 => l2_stripes_1_4_we1,
        d1 => l2_stripes_1_4_d1,
        q1 => l2_stripes_1_4_q1);

    l2_stripes_1_5_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_1_5_address0,
        ce0 => l2_stripes_1_5_ce0,
        q0 => l2_stripes_1_5_q0,
        address1 => l2_stripes_1_5_address1,
        ce1 => l2_stripes_1_5_ce1,
        we1 => l2_stripes_1_5_we1,
        d1 => l2_stripes_1_5_d1,
        q1 => l2_stripes_1_5_q1);

    cnn_mux_63_8_1_1_U1 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_q0,
        din1 => l2_stripes_0_1_q0,
        din2 => l2_stripes_0_2_q0,
        din3 => l2_stripes_0_3_q0,
        din4 => l2_stripes_0_4_q0,
        din5 => l2_stripes_0_5_q0,
        din6 => grp_fu_3469_p7,
        dout => grp_fu_3469_p8);

    cnn_mux_63_8_1_1_U2 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_load_reg_16180,
        din1 => l2_stripes_2_1_load_reg_16187,
        din2 => l2_stripes_2_2_load_reg_16194,
        din3 => l2_stripes_2_3_load_reg_16201,
        din4 => l2_stripes_2_4_load_reg_16208,
        din5 => l2_stripes_2_5_load_reg_16215,
        din6 => select_ln157_2_reg_16660,
        dout => grp_fu_3486_p8);

    cnn_mux_63_8_1_1_U3 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_load_reg_16416,
        din1 => l2_stripes_0_1_load_reg_16421,
        din2 => l2_stripes_0_2_load_reg_16426,
        din3 => l2_stripes_0_3_load_reg_16431,
        din4 => l2_stripes_0_4_load_reg_16436,
        din5 => l2_stripes_0_5_load_reg_16441,
        din6 => select_ln157_2_reg_16660,
        dout => grp_fu_3497_p8);

    cnn_mux_63_8_1_1_U4 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_load_1_reg_16252,
        din1 => l2_stripes_2_1_load_1_reg_16260,
        din2 => l2_stripes_2_2_load_1_reg_16268,
        din3 => l2_stripes_2_3_load_1_reg_16276,
        din4 => l2_stripes_2_4_load_1_reg_16284,
        din5 => l2_stripes_2_5_load_1_reg_16292,
        din6 => select_ln157_2_reg_16660,
        dout => grp_fu_3508_p8);

    cnn_mux_63_8_1_1_U5 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_load_1_reg_16486,
        din1 => l2_stripes_0_1_load_1_reg_16493,
        din2 => l2_stripes_0_2_load_1_reg_16500,
        din3 => l2_stripes_0_3_load_1_reg_16507,
        din4 => l2_stripes_0_4_load_1_reg_16514,
        din5 => l2_stripes_0_5_load_1_reg_16521,
        din6 => select_ln157_2_reg_16660,
        dout => grp_fu_3519_p8);

    cnn_mux_63_8_1_1_U6 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_2_reg_17190,
        din1 => l2_stripes_3_1_load_2_reg_17197,
        din2 => l2_stripes_3_2_load_2_reg_17204,
        din3 => l2_stripes_3_3_load_2_reg_17211,
        din4 => l2_stripes_3_4_load_2_reg_17218,
        din5 => l2_stripes_3_5_load_2_reg_17225,
        din6 => select_ln157_2_reg_16660,
        dout => grp_fu_3537_p8);

    cnn_mux_63_8_1_1_U7 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_2_reg_17126,
        din1 => l2_stripes_1_1_load_2_reg_17133,
        din2 => l2_stripes_1_2_load_2_reg_17140,
        din3 => l2_stripes_1_3_load_2_reg_17147,
        din4 => l2_stripes_1_4_load_2_reg_17154,
        din5 => l2_stripes_1_5_load_2_reg_17161,
        din6 => select_ln157_2_reg_16660,
        dout => grp_fu_3548_p8);

    cnn_mux_63_8_1_1_U8 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_1_reg_16823,
        din1 => l2_stripes_1_1_load_1_reg_16830,
        din2 => l2_stripes_1_2_load_1_reg_16837,
        din3 => l2_stripes_1_3_load_1_reg_16844,
        din4 => l2_stripes_1_4_load_1_reg_16851,
        din5 => l2_stripes_1_5_load_1_reg_16858,
        din6 => select_ln157_2_reg_16660,
        dout => grp_fu_3559_p8);

    cnn_mux_63_8_1_1_U9 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_1_reg_17042,
        din1 => l2_stripes_3_1_load_1_reg_17049,
        din2 => l2_stripes_3_2_load_1_reg_17056,
        din3 => l2_stripes_3_3_load_1_reg_17063,
        din4 => l2_stripes_3_4_load_1_reg_17070,
        din5 => l2_stripes_3_5_load_1_reg_17077,
        din6 => select_ln157_2_reg_16660,
        dout => grp_fu_3570_p8);

    cnn_mux_63_8_1_1_U10 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_reg_16974,
        din1 => l2_stripes_3_1_load_reg_16981,
        din2 => l2_stripes_3_2_load_reg_16988,
        din3 => l2_stripes_3_3_load_reg_16995,
        din4 => l2_stripes_3_4_load_reg_17002,
        din5 => l2_stripes_3_5_load_reg_17009,
        din6 => select_ln157_2_reg_16660,
        dout => grp_fu_3581_p8);

    cnn_mux_63_8_1_1_U11 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_load_2_reg_16865,
        din1 => l2_stripes_0_1_load_2_reg_16872,
        din2 => l2_stripes_0_2_load_2_reg_16879,
        din3 => l2_stripes_0_3_load_2_reg_16886,
        din4 => l2_stripes_0_4_load_2_reg_16893,
        din5 => l2_stripes_0_5_load_2_reg_16900,
        din6 => select_ln157_2_reg_16660,
        dout => grp_fu_3592_p8);

    cnn_mux_63_8_1_1_U12 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_load_reg_14696,
        din1 => l1_stripes_2_1_load_reg_14703,
        din2 => l1_stripes_2_2_load_reg_14710,
        din3 => l1_stripes_2_3_load_reg_14717,
        din4 => l1_stripes_2_4_load_reg_14724,
        din5 => l1_stripes_2_5_load_reg_14731,
        din6 => select_ln81_reg_14599,
        dout => tmp_2_fu_4793_p8);

    cnn_mux_63_8_1_1_U13 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_load_1_reg_14780,
        din1 => l1_stripes_1_1_load_1_reg_14787,
        din2 => l1_stripes_1_2_load_1_reg_14794,
        din3 => l1_stripes_1_3_load_1_reg_14801,
        din4 => l1_stripes_1_4_load_1_reg_14808,
        din5 => l1_stripes_1_5_load_1_reg_14815,
        din6 => select_ln81_reg_14599,
        dout => tmp_4_fu_4834_p8);

    cnn_mux_63_8_1_1_U14 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_load_1_reg_14822,
        din1 => l1_stripes_2_1_load_1_reg_14829,
        din2 => l1_stripes_2_2_load_1_reg_14836,
        din3 => l1_stripes_2_3_load_1_reg_14843,
        din4 => l1_stripes_2_4_load_1_reg_14850,
        din5 => l1_stripes_2_5_load_1_reg_14857,
        din6 => select_ln81_reg_14599,
        dout => tmp_5_fu_4845_p8);

    cnn_mux_63_8_1_1_U15 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_q0,
        din1 => l1_stripes_1_1_q0,
        din2 => l1_stripes_1_2_q0,
        din3 => l1_stripes_1_3_q0,
        din4 => l1_stripes_1_4_q0,
        din5 => l1_stripes_1_5_q0,
        din6 => select_ln81_reg_14599,
        dout => tmp_7_fu_4860_p8);

    cnn_mux_63_8_1_1_U16 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_load_reg_14654,
        din1 => l1_stripes_1_1_load_reg_14661,
        din2 => l1_stripes_1_2_load_reg_14668,
        din3 => l1_stripes_1_3_load_reg_14675,
        din4 => l1_stripes_1_4_load_reg_14682,
        din5 => l1_stripes_1_5_load_reg_14689,
        din6 => select_ln81_1_reg_14954,
        dout => tmp_10_fu_4877_p8);

    cnn_mux_63_8_1_1_U17 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_q0,
        din1 => l1_stripes_1_1_q0,
        din2 => l1_stripes_1_2_q0,
        din3 => l1_stripes_1_3_q0,
        din4 => l1_stripes_1_4_q0,
        din5 => l1_stripes_1_5_q0,
        din6 => select_ln81_1_reg_14954,
        dout => tmp_16_fu_4888_p8);

    cnn_mux_63_8_1_1_U18 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_load_reg_14612,
        din1 => l1_stripes_0_1_load_reg_14619,
        din2 => l1_stripes_0_2_load_reg_14626,
        din3 => l1_stripes_0_3_load_reg_14633,
        din4 => l1_stripes_0_4_load_reg_14640,
        din5 => l1_stripes_0_5_load_reg_14647,
        din6 => select_ln81_reg_14599,
        dout => tmp_fu_4905_p8);

    cnn_mux_63_8_1_1_U19 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_load_reg_14654,
        din1 => l1_stripes_1_1_load_reg_14661,
        din2 => l1_stripes_1_2_load_reg_14668,
        din3 => l1_stripes_1_3_load_reg_14675,
        din4 => l1_stripes_1_4_load_reg_14682,
        din5 => l1_stripes_1_5_load_reg_14689,
        din6 => select_ln81_reg_14599,
        dout => tmp_1_fu_4996_p8);

    cnn_mux_63_8_1_1_U20 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_load_1_reg_14738,
        din1 => l1_stripes_0_1_load_1_reg_14745,
        din2 => l1_stripes_0_2_load_1_reg_14752,
        din3 => l1_stripes_0_3_load_1_reg_14759,
        din4 => l1_stripes_0_4_load_1_reg_14766,
        din5 => l1_stripes_0_5_load_1_reg_14773,
        din6 => select_ln81_reg_14599,
        dout => tmp_3_fu_5087_p8);

    cnn_mux_63_8_1_1_U21 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_load_2_reg_15014,
        din1 => l1_stripes_0_1_load_2_reg_15021,
        din2 => l1_stripes_0_2_load_2_reg_15028,
        din3 => l1_stripes_0_3_load_2_reg_15035,
        din4 => l1_stripes_0_4_load_2_reg_15042,
        din5 => l1_stripes_0_5_load_2_reg_15049,
        din6 => select_ln81_reg_14599,
        dout => tmp_6_fu_5310_p8);

    cnn_mux_63_8_1_1_U22 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_load_2_reg_15095,
        din1 => l1_stripes_2_1_load_2_reg_15102,
        din2 => l1_stripes_2_2_load_2_reg_15109,
        din3 => l1_stripes_2_3_load_2_reg_15116,
        din4 => l1_stripes_2_4_load_2_reg_15123,
        din5 => l1_stripes_2_5_load_2_reg_15130,
        din6 => select_ln81_reg_14599,
        dout => tmp_8_fu_5438_p8);

    cnn_mux_63_8_1_1_U23 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_load_reg_14612,
        din1 => l1_stripes_0_1_load_reg_14619,
        din2 => l1_stripes_0_2_load_reg_14626,
        din3 => l1_stripes_0_3_load_reg_14633,
        din4 => l1_stripes_0_4_load_reg_14640,
        din5 => l1_stripes_0_5_load_reg_14647,
        din6 => select_ln81_1_reg_14954,
        dout => tmp_9_fu_5467_p8);

    cnn_mux_63_8_1_1_U24 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_load_reg_14696,
        din1 => l1_stripes_2_1_load_reg_14703,
        din2 => l1_stripes_2_2_load_reg_14710,
        din3 => l1_stripes_2_3_load_reg_14717,
        din4 => l1_stripes_2_4_load_reg_14724,
        din5 => l1_stripes_2_5_load_reg_14731,
        din6 => select_ln81_1_reg_14954,
        dout => tmp_11_fu_5560_p8);

    cnn_mux_63_8_1_1_U25 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_load_1_reg_14738,
        din1 => l1_stripes_0_1_load_1_reg_14745,
        din2 => l1_stripes_0_2_load_1_reg_14752,
        din3 => l1_stripes_0_3_load_1_reg_14759,
        din4 => l1_stripes_0_4_load_1_reg_14766,
        din5 => l1_stripes_0_5_load_1_reg_14773,
        din6 => select_ln81_1_reg_14954,
        dout => tmp_12_fu_5603_p8);

    cnn_mux_63_8_1_1_U26 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_load_1_reg_14780,
        din1 => l1_stripes_1_1_load_1_reg_14787,
        din2 => l1_stripes_1_2_load_1_reg_14794,
        din3 => l1_stripes_1_3_load_1_reg_14801,
        din4 => l1_stripes_1_4_load_1_reg_14808,
        din5 => l1_stripes_1_5_load_1_reg_14815,
        din6 => select_ln81_1_reg_14954,
        dout => tmp_13_fu_5614_p8);

    cnn_mux_63_8_1_1_U27 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_load_1_reg_14822,
        din1 => l1_stripes_2_1_load_1_reg_14829,
        din2 => l1_stripes_2_2_load_1_reg_14836,
        din3 => l1_stripes_2_3_load_1_reg_14843,
        din4 => l1_stripes_2_4_load_1_reg_14850,
        din5 => l1_stripes_2_5_load_1_reg_14857,
        din6 => select_ln81_1_reg_14954,
        dout => tmp_14_fu_5685_p8);

    cnn_mux_63_8_1_1_U28 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_load_2_reg_15014,
        din1 => l1_stripes_0_1_load_2_reg_15021,
        din2 => l1_stripes_0_2_load_2_reg_15028,
        din3 => l1_stripes_0_3_load_2_reg_15035,
        din4 => l1_stripes_0_4_load_2_reg_15042,
        din5 => l1_stripes_0_5_load_2_reg_15049,
        din6 => select_ln81_1_reg_14954,
        dout => tmp_15_fu_5696_p8);

    cnn_mux_63_8_1_1_U29 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_load_2_reg_15095,
        din1 => l1_stripes_2_1_load_2_reg_15102,
        din2 => l1_stripes_2_2_load_2_reg_15109,
        din3 => l1_stripes_2_3_load_2_reg_15116,
        din4 => l1_stripes_2_4_load_2_reg_15123,
        din5 => l1_stripes_2_5_load_2_reg_15130,
        din6 => select_ln81_1_reg_14954,
        dout => tmp_17_fu_5785_p8);

    cnn_mux_63_8_1_1_U30 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_load_reg_14612,
        din1 => l1_stripes_0_1_load_reg_14619,
        din2 => l1_stripes_0_2_load_reg_14626,
        din3 => l1_stripes_0_3_load_reg_14633,
        din4 => l1_stripes_0_4_load_reg_14640,
        din5 => l1_stripes_0_5_load_reg_14647,
        din6 => select_ln81_2_reg_14967,
        dout => tmp_18_fu_5796_p8);

    cnn_mux_63_8_1_1_U31 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_load_1_reg_14738,
        din1 => l1_stripes_0_1_load_1_reg_14745,
        din2 => l1_stripes_0_2_load_1_reg_14752,
        din3 => l1_stripes_0_3_load_1_reg_14759,
        din4 => l1_stripes_0_4_load_1_reg_14766,
        din5 => l1_stripes_0_5_load_1_reg_14773,
        din6 => select_ln81_2_reg_14967,
        dout => tmp_21_fu_5807_p8);

    cnn_mux_63_8_1_1_U32 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_load_1_reg_14822,
        din1 => l1_stripes_2_1_load_1_reg_14829,
        din2 => l1_stripes_2_2_load_1_reg_14836,
        din3 => l1_stripes_2_3_load_1_reg_14843,
        din4 => l1_stripes_2_4_load_1_reg_14850,
        din5 => l1_stripes_2_5_load_1_reg_14857,
        din6 => select_ln81_2_reg_14967,
        dout => tmp_23_fu_5860_p8);

    cnn_mux_63_8_1_1_U33 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_load_2_reg_15095,
        din1 => l1_stripes_2_1_load_2_reg_15102,
        din2 => l1_stripes_2_2_load_2_reg_15109,
        din3 => l1_stripes_2_3_load_2_reg_15116,
        din4 => l1_stripes_2_4_load_2_reg_15123,
        din5 => l1_stripes_2_5_load_2_reg_15130,
        din6 => select_ln81_2_reg_14967,
        dout => tmp_29_fu_5889_p8);

    cnn_mux_63_8_1_1_U34 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_load_reg_14654,
        din1 => l1_stripes_1_1_load_reg_14661,
        din2 => l1_stripes_1_2_load_reg_14668,
        din3 => l1_stripes_1_3_load_reg_14675,
        din4 => l1_stripes_1_4_load_reg_14682,
        din5 => l1_stripes_1_5_load_reg_14689,
        din6 => select_ln81_2_reg_14967,
        dout => tmp_19_fu_6605_p8);

    cnn_mux_63_8_1_1_U35 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_load_reg_14696,
        din1 => l1_stripes_2_1_load_reg_14703,
        din2 => l1_stripes_2_2_load_reg_14710,
        din3 => l1_stripes_2_3_load_reg_14717,
        din4 => l1_stripes_2_4_load_reg_14724,
        din5 => l1_stripes_2_5_load_reg_14731,
        din6 => select_ln81_2_reg_14967,
        dout => tmp_20_fu_6652_p8);

    cnn_mux_63_8_1_1_U36 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_load_1_reg_14780,
        din1 => l1_stripes_1_1_load_1_reg_14787,
        din2 => l1_stripes_1_2_load_1_reg_14794,
        din3 => l1_stripes_1_3_load_1_reg_14801,
        din4 => l1_stripes_1_4_load_1_reg_14808,
        din5 => l1_stripes_1_5_load_1_reg_14815,
        din6 => select_ln81_2_reg_14967,
        dout => tmp_22_fu_6777_p8);

    cnn_mux_63_8_1_1_U37 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_load_2_reg_15014,
        din1 => l1_stripes_0_1_load_2_reg_15021,
        din2 => l1_stripes_0_2_load_2_reg_15028,
        din3 => l1_stripes_0_3_load_2_reg_15035,
        din4 => l1_stripes_0_4_load_2_reg_15042,
        din5 => l1_stripes_0_5_load_2_reg_15049,
        din6 => select_ln81_2_reg_14967,
        dout => tmp_24_fu_6847_p8);

    cnn_mux_63_8_1_1_U38 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_load_2_reg_15056,
        din1 => l1_stripes_1_1_load_2_reg_15061,
        din2 => l1_stripes_1_2_load_2_reg_15066,
        din3 => l1_stripes_1_3_load_2_reg_15071,
        din4 => l1_stripes_1_4_load_2_reg_15076,
        din5 => l1_stripes_1_5_load_2_reg_15081,
        din6 => select_ln81_2_reg_14967,
        dout => tmp_25_fu_6858_p8);

    cnn_mux_63_8_1_1_U39 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_load_reg_16180,
        din1 => l2_stripes_2_1_load_reg_16187,
        din2 => l2_stripes_2_2_load_reg_16194,
        din3 => l2_stripes_2_3_load_reg_16201,
        din4 => l2_stripes_2_4_load_reg_16208,
        din5 => l2_stripes_2_5_load_reg_16215,
        din6 => tmp_30_fu_8039_p7,
        dout => tmp_30_fu_8039_p8);

    cnn_mux_63_8_1_1_U40 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_load_reg_16180,
        din1 => l2_stripes_2_1_load_reg_16187,
        din2 => l2_stripes_2_2_load_reg_16194,
        din3 => l2_stripes_2_3_load_reg_16201,
        din4 => l2_stripes_2_4_load_reg_16208,
        din5 => l2_stripes_2_5_load_reg_16215,
        din6 => select_ln157_1_fu_8095_p3,
        dout => tmp_42_fu_8103_p8);

    cnn_mux_63_8_1_1_U41 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_q0,
        din1 => l2_stripes_0_1_q0,
        din2 => l2_stripes_0_2_q0,
        din3 => l2_stripes_0_3_q0,
        din4 => l2_stripes_0_4_q0,
        din5 => l2_stripes_0_5_q0,
        din6 => select_ln157_1_fu_8095_p3,
        dout => tmp_43_fu_8115_p8);

    cnn_mux_63_8_1_1_U42 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_load_1_reg_16252,
        din1 => l2_stripes_2_1_load_1_reg_16260,
        din2 => l2_stripes_2_2_load_1_reg_16268,
        din3 => l2_stripes_2_3_load_1_reg_16276,
        din4 => l2_stripes_2_4_load_1_reg_16284,
        din5 => l2_stripes_2_5_load_1_reg_16292,
        din6 => select_ln157_reg_16402,
        dout => tmp_34_fu_8220_p8);

    cnn_mux_63_8_1_1_U43 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_load_1_reg_16486,
        din1 => l2_stripes_0_1_load_1_reg_16493,
        din2 => l2_stripes_0_2_load_1_reg_16500,
        din3 => l2_stripes_0_3_load_1_reg_16507,
        din4 => l2_stripes_0_4_load_1_reg_16514,
        din5 => l2_stripes_0_5_load_1_reg_16521,
        din6 => select_ln157_reg_16402,
        dout => tmp_35_fu_8231_p8);

    cnn_mux_63_8_1_1_U44 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_load_2_reg_16558,
        din1 => l2_stripes_2_1_load_2_reg_16566,
        din2 => l2_stripes_2_2_load_2_reg_16574,
        din3 => l2_stripes_2_3_load_2_reg_16582,
        din4 => l2_stripes_2_4_load_2_reg_16590,
        din5 => l2_stripes_2_5_load_2_reg_16598,
        din6 => select_ln157_reg_16402,
        dout => tmp_38_fu_8249_p8);

    cnn_mux_63_8_1_1_U45 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_q0,
        din1 => l2_stripes_3_1_q0,
        din2 => l2_stripes_3_2_q0,
        din3 => l2_stripes_3_3_q0,
        din4 => l2_stripes_3_4_q0,
        din5 => l2_stripes_3_5_q0,
        din6 => select_ln157_reg_16402,
        dout => tmp_32_fu_8283_p8);

    cnn_mux_63_8_1_1_U46 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_reg_16727,
        din1 => l2_stripes_1_1_load_reg_16736,
        din2 => l2_stripes_1_2_load_reg_16745,
        din3 => l2_stripes_1_3_load_reg_16754,
        din4 => l2_stripes_1_4_load_reg_16763,
        din5 => l2_stripes_1_5_load_reg_16772,
        din6 => select_ln157_reg_16402,
        dout => tmp_33_fu_8300_p8);

    cnn_mux_63_8_1_1_U47 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_reg_16974,
        din1 => l2_stripes_3_1_load_reg_16981,
        din2 => l2_stripes_3_2_load_reg_16988,
        din3 => l2_stripes_3_3_load_reg_16995,
        din4 => l2_stripes_3_4_load_reg_17002,
        din5 => l2_stripes_3_5_load_reg_17009,
        din6 => select_ln157_1_reg_16636,
        dout => tmp_44_fu_8410_p8);

    cnn_mux_63_8_1_1_U48 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_reg_16727,
        din1 => l2_stripes_1_1_load_reg_16736,
        din2 => l2_stripes_1_2_load_reg_16745,
        din3 => l2_stripes_1_3_load_reg_16754,
        din4 => l2_stripes_1_4_load_reg_16763,
        din5 => l2_stripes_1_5_load_reg_16772,
        din6 => select_ln157_1_reg_16636,
        dout => tmp_45_fu_8421_p8);

    cnn_mux_63_8_1_1_U49 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_1_reg_17042,
        din1 => l2_stripes_3_1_load_1_reg_17049,
        din2 => l2_stripes_3_2_load_1_reg_17056,
        din3 => l2_stripes_3_3_load_1_reg_17063,
        din4 => l2_stripes_3_4_load_1_reg_17070,
        din5 => l2_stripes_3_5_load_1_reg_17077,
        din6 => select_ln157_1_reg_16636,
        dout => tmp_48_fu_8488_p8);

    cnn_mux_63_8_1_1_U50 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_1_reg_16823,
        din1 => l2_stripes_1_1_load_1_reg_16830,
        din2 => l2_stripes_1_2_load_1_reg_16837,
        din3 => l2_stripes_1_3_load_1_reg_16844,
        din4 => l2_stripes_1_4_load_1_reg_16851,
        din5 => l2_stripes_1_5_load_1_reg_16858,
        din6 => select_ln157_1_reg_16636,
        dout => tmp_49_fu_8499_p8);

    cnn_mux_63_8_1_1_U51 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_load_2_reg_16558,
        din1 => l2_stripes_2_1_load_2_reg_16566,
        din2 => l2_stripes_2_2_load_2_reg_16574,
        din3 => l2_stripes_2_3_load_2_reg_16582,
        din4 => l2_stripes_2_4_load_2_reg_16590,
        din5 => l2_stripes_2_5_load_2_reg_16598,
        din6 => select_ln157_1_reg_16636,
        dout => tmp_50_fu_8543_p8);

    cnn_mux_63_8_1_1_U52 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_load_2_reg_16865,
        din1 => l2_stripes_0_1_load_2_reg_16872,
        din2 => l2_stripes_0_2_load_2_reg_16879,
        din3 => l2_stripes_0_3_load_2_reg_16886,
        din4 => l2_stripes_0_4_load_2_reg_16893,
        din5 => l2_stripes_0_5_load_2_reg_16900,
        din6 => select_ln157_1_reg_16636,
        dout => tmp_51_fu_8554_p8);

    cnn_mux_63_8_1_1_U53 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_2_reg_17190,
        din1 => l2_stripes_3_1_load_2_reg_17197,
        din2 => l2_stripes_3_2_load_2_reg_17204,
        din3 => l2_stripes_3_3_load_2_reg_17211,
        din4 => l2_stripes_3_4_load_2_reg_17218,
        din5 => l2_stripes_3_5_load_2_reg_17225,
        din6 => select_ln157_1_reg_16636,
        dout => tmp_52_fu_8572_p8);

    cnn_mux_63_8_1_1_U54 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_2_reg_17126,
        din1 => l2_stripes_1_1_load_2_reg_17133,
        din2 => l2_stripes_1_2_load_2_reg_17140,
        din3 => l2_stripes_1_3_load_2_reg_17147,
        din4 => l2_stripes_1_4_load_2_reg_17154,
        din5 => l2_stripes_1_5_load_2_reg_17161,
        din6 => select_ln157_1_reg_16636,
        dout => tmp_53_fu_8583_p8);

    cnn_mux_63_8_1_1_U55 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_2_reg_17190,
        din1 => l2_stripes_3_1_load_2_reg_17197,
        din2 => l2_stripes_3_2_load_2_reg_17204,
        din3 => l2_stripes_3_3_load_2_reg_17211,
        din4 => l2_stripes_3_4_load_2_reg_17218,
        din5 => l2_stripes_3_5_load_2_reg_17225,
        din6 => select_ln157_reg_16402,
        dout => tmp_40_fu_8672_p8);

    cnn_mux_63_8_1_1_U56 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_2_reg_17126,
        din1 => l2_stripes_1_1_load_2_reg_17133,
        din2 => l2_stripes_1_2_load_2_reg_17140,
        din3 => l2_stripes_1_3_load_2_reg_17147,
        din4 => l2_stripes_1_4_load_2_reg_17154,
        din5 => l2_stripes_1_5_load_2_reg_17161,
        din6 => select_ln157_reg_16402,
        dout => tmp_41_fu_8683_p8);

    cnn_mux_63_8_1_1_U57 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_1_reg_17042,
        din1 => l2_stripes_3_1_load_1_reg_17049,
        din2 => l2_stripes_3_2_load_1_reg_17056,
        din3 => l2_stripes_3_3_load_1_reg_17063,
        din4 => l2_stripes_3_4_load_1_reg_17070,
        din5 => l2_stripes_3_5_load_1_reg_17077,
        din6 => select_ln157_reg_16402,
        dout => tmp_36_fu_8763_p8);

    cnn_mux_63_8_1_1_U58 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_1_reg_16823,
        din1 => l2_stripes_1_1_load_1_reg_16830,
        din2 => l2_stripes_1_2_load_1_reg_16837,
        din3 => l2_stripes_1_3_load_1_reg_16844,
        din4 => l2_stripes_1_4_load_1_reg_16851,
        din5 => l2_stripes_1_5_load_1_reg_16858,
        din6 => select_ln157_reg_16402,
        dout => tmp_37_fu_8774_p8);

    cnn_mux_63_8_1_1_U59 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_load_1_reg_16252,
        din1 => l2_stripes_2_1_load_1_reg_16260,
        din2 => l2_stripes_2_2_load_1_reg_16268,
        din3 => l2_stripes_2_3_load_1_reg_16276,
        din4 => l2_stripes_2_4_load_1_reg_16284,
        din5 => l2_stripes_2_5_load_1_reg_16292,
        din6 => select_ln157_1_reg_16636,
        dout => tmp_46_fu_8795_p8);

    cnn_mux_63_8_1_1_U60 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_load_1_reg_16486,
        din1 => l2_stripes_0_1_load_1_reg_16493,
        din2 => l2_stripes_0_2_load_1_reg_16500,
        din3 => l2_stripes_0_3_load_1_reg_16507,
        din4 => l2_stripes_0_4_load_1_reg_16514,
        din5 => l2_stripes_0_5_load_1_reg_16521,
        din6 => select_ln157_1_reg_16636,
        dout => tmp_47_fu_8806_p8);

    cnn_mux_63_8_1_1_U61 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_reg_16727,
        din1 => l2_stripes_1_1_load_reg_16736,
        din2 => l2_stripes_1_2_load_reg_16745,
        din3 => l2_stripes_1_3_load_reg_16754,
        din4 => l2_stripes_1_4_load_reg_16763,
        din5 => l2_stripes_1_5_load_reg_16772,
        din6 => select_ln157_2_reg_16660,
        dout => tmp_60_fu_8871_p8);

    cnn_mux_63_8_1_1_U62 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_reg_16974,
        din1 => l2_stripes_3_1_load_reg_16981,
        din2 => l2_stripes_3_2_load_reg_16988,
        din3 => l2_stripes_3_3_load_reg_16995,
        din4 => l2_stripes_3_4_load_reg_17002,
        din5 => l2_stripes_3_5_load_reg_17009,
        din6 => select_ln157_2_reg_16660,
        dout => tmp_62_fu_8882_p8);

    cnn_mux_63_8_1_1_U63 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_reg_16727,
        din1 => l2_stripes_1_1_load_reg_16736,
        din2 => l2_stripes_1_2_load_reg_16745,
        din3 => l2_stripes_1_3_load_reg_16754,
        din4 => l2_stripes_1_4_load_reg_16763,
        din5 => l2_stripes_1_5_load_reg_16772,
        din6 => select_ln157_2_reg_16660,
        dout => tmp_63_fu_8893_p8);

    cnn_mux_63_8_1_1_U64 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_reg_16727,
        din1 => l2_stripes_1_1_load_reg_16736,
        din2 => l2_stripes_1_2_load_reg_16745,
        din3 => l2_stripes_1_3_load_reg_16754,
        din4 => l2_stripes_1_4_load_reg_16763,
        din5 => l2_stripes_1_5_load_reg_16772,
        din6 => select_ln157_2_reg_16660,
        dout => tmp_64_fu_8911_p8);

    cnn_mux_63_8_1_1_U65 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_load_2_reg_16558,
        din1 => l2_stripes_2_1_load_2_reg_16566,
        din2 => l2_stripes_2_2_load_2_reg_16574,
        din3 => l2_stripes_2_3_load_2_reg_16582,
        din4 => l2_stripes_2_4_load_2_reg_16590,
        din5 => l2_stripes_2_5_load_2_reg_16598,
        din6 => select_ln157_2_reg_16660,
        dout => tmp_74_fu_8944_p8);

    cnn_mux_63_8_1_1_U66 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_load_2_reg_16558,
        din1 => l2_stripes_2_1_load_2_reg_16566,
        din2 => l2_stripes_2_2_load_2_reg_16574,
        din3 => l2_stripes_2_3_load_2_reg_16582,
        din4 => l2_stripes_2_4_load_2_reg_16590,
        din5 => l2_stripes_2_5_load_2_reg_16598,
        din6 => select_ln157_2_reg_16660,
        dout => tmp_76_fu_8962_p8);

    cnn_mux_63_8_1_1_U67 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_load_2_reg_16865,
        din1 => l2_stripes_0_1_load_2_reg_16872,
        din2 => l2_stripes_0_2_load_2_reg_16879,
        din3 => l2_stripes_0_3_load_2_reg_16886,
        din4 => l2_stripes_0_4_load_2_reg_16893,
        din5 => l2_stripes_0_5_load_2_reg_16900,
        din6 => select_ln157_2_reg_16660,
        dout => tmp_78_fu_8973_p8);

    cnn_mux_63_8_1_1_U68 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_load_1_reg_16252,
        din1 => l2_stripes_2_1_load_1_reg_16260,
        din2 => l2_stripes_2_2_load_1_reg_16268,
        din3 => l2_stripes_2_3_load_1_reg_16276,
        din4 => l2_stripes_2_4_load_1_reg_16284,
        din5 => l2_stripes_2_5_load_1_reg_16292,
        din6 => select_ln157_2_reg_16660,
        dout => tmp_67_fu_11597_p8);

    cnn_mac_muladd_5sRg6_U69 : component cnn_mac_muladd_5sRg6
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 13)
    port map (
        din0 => grp_fu_14015_p0,
        din1 => grp_fu_14015_p1,
        din2 => grp_fu_14015_p2,
        dout => grp_fu_14015_p3);

    cnn_mac_muladd_5nShg_U70 : component cnn_mac_muladd_5nShg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => grp_fu_14023_p0,
        din1 => grp_fu_14023_p1,
        din2 => sub_ln92_43_fu_5738_p2,
        dout => grp_fu_14023_p3);

    cnn_mac_muladd_5sThq_U71 : component cnn_mac_muladd_5sThq
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 14)
    port map (
        din0 => grp_fu_14031_p0,
        din1 => grp_fu_14031_p1,
        din2 => sub_ln92_37_fu_5663_p2,
        dout => grp_fu_14031_p3);

    cnn_mac_muladd_5nUhA_U72 : component cnn_mac_muladd_5nUhA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 13)
    port map (
        din0 => grp_fu_14040_p0,
        din1 => grp_fu_14040_p1,
        din2 => grp_fu_14040_p2,
        dout => grp_fu_14040_p3);

    cnn_mac_muladd_5nVhK_U73 : component cnn_mac_muladd_5nVhK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 14)
    port map (
        din0 => grp_fu_14048_p0,
        din1 => grp_fu_14048_p1,
        din2 => add_ln104_30_fu_6944_p2,
        dout => grp_fu_14048_p3);

    cnn_mac_muladd_5sWhU_U74 : component cnn_mac_muladd_5sWhU
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_14056_p0,
        din1 => grp_fu_14056_p1,
        din2 => sub_ln92_50_reg_15384,
        dout => grp_fu_14056_p3);

    cnn_mac_muladd_5nXh4_U75 : component cnn_mac_muladd_5nXh4
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_14063_p0,
        din1 => grp_fu_14063_p1,
        din2 => grp_fu_14056_p3,
        dout => grp_fu_14063_p3);

    cnn_mac_muladd_5sYie_U76 : component cnn_mac_muladd_5sYie
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 11,
        dout_WIDTH => 13)
    port map (
        din0 => grp_fu_14072_p0,
        din1 => grp_fu_14072_p1,
        din2 => sub_ln92_9_reg_15166,
        dout => grp_fu_14072_p3);

    cnn_mac_muladd_5nZio_U77 : component cnn_mac_muladd_5nZio
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        din0 => grp_fu_14080_p0,
        din1 => grp_fu_14080_p1,
        din2 => add_ln92_18_reg_15359,
        dout => grp_fu_14080_p3);

    cnn_mac_muladd_5nVhK_U78 : component cnn_mac_muladd_5nVhK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 14)
    port map (
        din0 => grp_fu_14088_p0,
        din1 => grp_fu_14088_p1,
        din2 => add_ln92_43_reg_15431,
        dout => grp_fu_14088_p3);

    cnn_mul_mul_8ns_50iy_U79 : component cnn_mul_mul_8ns_50iy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln167_2_fu_14096_p0,
        din1 => mul_ln167_2_fu_14096_p1,
        dout => mul_ln167_2_fu_14096_p2);

    cnn_mul_mul_8ns_50iy_U80 : component cnn_mul_mul_8ns_50iy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln167_14_fu_14102_p0,
        din1 => mul_ln167_14_fu_14102_p1,
        dout => mul_ln167_14_fu_14102_p2);

    cnn_mul_mul_8ns_50iy_U81 : component cnn_mul_mul_8ns_50iy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln167_6_fu_14108_p0,
        din1 => mul_ln167_6_fu_14108_p1,
        dout => mul_ln167_6_fu_14108_p2);

    cnn_mul_mul_8ns_50iy_U82 : component cnn_mul_mul_8ns_50iy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln167_10_fu_14114_p0,
        din1 => mul_ln167_10_fu_14114_p1,
        dout => mul_ln167_10_fu_14114_p2);

    cnn_mul_mul_8ns_51iI_U83 : component cnn_mul_mul_8ns_51iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 12)
    port map (
        din0 => mul_ln167_3_fu_14120_p0,
        din1 => mul_ln167_3_fu_14120_p1,
        dout => mul_ln167_3_fu_14120_p2);

    cnn_mul_mul_8ns_50iy_U84 : component cnn_mul_mul_8ns_50iy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln167_11_fu_14126_p0,
        din1 => mul_ln167_11_fu_14126_p1,
        dout => mul_ln167_11_fu_14126_p2);

    cnn_mul_mul_8ns_50iy_U85 : component cnn_mul_mul_8ns_50iy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln167_15_fu_14131_p0,
        din1 => mul_ln167_15_fu_14131_p1,
        dout => mul_ln167_15_fu_14131_p2);

    cnn_mul_mul_8ns_51iI_U86 : component cnn_mul_mul_8ns_51iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 12)
    port map (
        din0 => mul_ln167_17_fu_14137_p0,
        din1 => mul_ln167_17_fu_14137_p1,
        dout => mul_ln167_17_fu_14137_p2);

    cnn_mul_mul_8ns_50iy_U87 : component cnn_mul_mul_8ns_50iy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln167_20_fu_14143_p0,
        din1 => mul_ln167_20_fu_14143_p1,
        dout => mul_ln167_20_fu_14143_p2);

    cnn_mul_mul_8ns_50iy_U88 : component cnn_mul_mul_8ns_50iy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln167_21_fu_14149_p0,
        din1 => mul_ln167_21_fu_14149_p1,
        dout => mul_ln167_21_fu_14149_p2);

    cnn_mul_mul_8ns_51iI_U89 : component cnn_mul_mul_8ns_51iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 12)
    port map (
        din0 => mul_ln167_26_fu_14155_p0,
        din1 => mul_ln167_26_fu_14155_p1,
        dout => mul_ln167_26_fu_14155_p2);

    cnn_mul_mul_8ns_51iI_U90 : component cnn_mul_mul_8ns_51iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 12)
    port map (
        din0 => mul_ln167_28_fu_14161_p0,
        din1 => mul_ln167_28_fu_14161_p1,
        dout => mul_ln167_28_fu_14161_p2);

    cnn_mul_mul_8ns_50iy_U91 : component cnn_mul_mul_8ns_50iy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln167_29_fu_14167_p0,
        din1 => mul_ln167_29_fu_14167_p1,
        dout => mul_ln167_29_fu_14167_p2);

    cnn_mul_mul_8ns_50iy_U92 : component cnn_mul_mul_8ns_50iy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln167_31_fu_14173_p0,
        din1 => mul_ln167_31_fu_14173_p1,
        dout => mul_ln167_31_fu_14173_p2);

    cnn_mul_mul_8ns_50iy_U93 : component cnn_mul_mul_8ns_50iy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln167_33_fu_14179_p0,
        din1 => mul_ln167_33_fu_14179_p1,
        dout => mul_ln167_33_fu_14179_p2);

    cnn_mul_mul_8ns_50iy_U94 : component cnn_mul_mul_8ns_50iy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln167_36_fu_14185_p0,
        din1 => mul_ln167_36_fu_14185_p1,
        dout => mul_ln167_36_fu_14185_p2);

    cnn_mul_mul_8ns_50iy_U95 : component cnn_mul_mul_8ns_50iy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln167_13_fu_14191_p0,
        din1 => mul_ln167_13_fu_14191_p1,
        dout => mul_ln167_13_fu_14191_p2);

    cnn_mul_mul_8ns_50iy_U96 : component cnn_mul_mul_8ns_50iy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln167_22_fu_14196_p0,
        din1 => mul_ln167_22_fu_14196_p1,
        dout => mul_ln167_22_fu_14196_p2);

    cnn_mul_mul_8ns_50iy_U97 : component cnn_mul_mul_8ns_50iy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln167_24_fu_14201_p0,
        din1 => mul_ln167_24_fu_14201_p1,
        dout => mul_ln167_24_fu_14201_p2);

    cnn_mul_mul_8ns_50iy_U98 : component cnn_mul_mul_8ns_50iy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln167_34_fu_14207_p0,
        din1 => mul_ln167_34_fu_14207_p1,
        dout => mul_ln167_34_fu_14207_p2);

    cnn_mac_muladd_8n2iS_U99 : component cnn_mac_muladd_8n2iS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        din2_WIDTH => 13,
        dout_WIDTH => 13)
    port map (
        din0 => grp_fu_14212_p0,
        din1 => grp_fu_14212_p1,
        din2 => grp_fu_14212_p2,
        dout => grp_fu_14212_p3);

    cnn_mac_muladd_8n2iS_U100 : component cnn_mac_muladd_8n2iS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        din2_WIDTH => 13,
        dout_WIDTH => 13)
    port map (
        din0 => grp_fu_14219_p0,
        din1 => grp_fu_14219_p1,
        din2 => select_ln167_92_reg_17244,
        dout => grp_fu_14219_p3);

    cnn_mac_muladd_8n3i2_U101 : component cnn_mac_muladd_8n3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        din2_WIDTH => 9,
        dout_WIDTH => 12)
    port map (
        din0 => grp_fu_14226_p0,
        din1 => grp_fu_14226_p1,
        din2 => grp_fu_14226_p2,
        dout => grp_fu_14226_p3);

    cnn_mul_mul_8ns_50iy_U102 : component cnn_mul_mul_8ns_50iy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln167_37_fu_14233_p0,
        din1 => mul_ln167_37_fu_14233_p1,
        dout => mul_ln167_37_fu_14233_p2);

    cnn_mac_muladd_5sThq_U103 : component cnn_mac_muladd_5sThq
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 14)
    port map (
        din0 => grp_fu_14238_p0,
        din1 => grp_fu_14238_p1,
        din2 => sub_ln167_59_reg_17676,
        dout => grp_fu_14238_p3);

    cnn_mac_muladd_8n4jc_U104 : component cnn_mac_muladd_8n4jc
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        din2_WIDTH => 9,
        dout_WIDTH => 13)
    port map (
        din0 => grp_fu_14246_p0,
        din1 => grp_fu_14246_p1,
        din2 => select_ln167_49_fu_13447_p3,
        dout => grp_fu_14246_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage29_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_3352_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_9287)) then
                if ((icmp_ln115_reg_14282 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_3352 <= select_ln112_reg_15802;
                elsif ((icmp_ln115_reg_14282 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_3352 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_3363_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_9287)) then
                if ((icmp_ln115_reg_14282 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_3363 <= select_ln112_1_reg_16145;
                elsif ((icmp_ln115_reg_14282 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_3363 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_3374_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_9287)) then
                if ((icmp_ln115_reg_14282 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_3374 <= select_ln112_2_reg_15564;
                elsif ((icmp_ln115_reg_14282 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_3374 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_3385_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_9287)) then
                if ((icmp_ln115_reg_14282 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_3385 <= select_ln112_3_fu_7925_p3;
                elsif ((icmp_ln115_reg_14282 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_3385 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_3328_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_9287)) then
                if ((icmp_ln115_reg_14282 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_3328 <= ap_const_lv1_0;
                elsif ((icmp_ln115_reg_14282 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_3328 <= icmp_ln135_reg_15786;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_3418_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_10695)) then 
                    ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_3418 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_condition_10692)) then 
                    ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_3418 <= ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_3328;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3293_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln57_fu_3625_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln33_fu_3619_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3293 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln51_reg_14261 = ap_const_lv1_0) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3293 <= or_ln42_6_reg_14579;
            elsif ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln57_reg_14257 = ap_const_lv1_1) and (icmp_ln33_reg_14253 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln51_reg_14261 = ap_const_lv1_1) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3293 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3311_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln51_reg_14261 = ap_const_lv1_0) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3311 <= select_ln42_14_fu_4594_p3;
            elsif ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln57_reg_14257 = ap_const_lv1_1) and (icmp_ln33_reg_14253 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln51_reg_14261 = ap_const_lv1_1) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (icmp_ln57_fu_3625_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln33_fu_3619_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3311 <= ap_const_lv16_1;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3454_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_10695)) then 
                    ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3454 <= l2_write_row_offset;
                elsif ((ap_const_boolean_1 = ap_condition_10692)) then 
                    ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3454 <= ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_3408;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_3396_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_9287)) then
                if ((icmp_ln115_reg_14282 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_3396 <= ap_const_lv1_0;
                elsif ((icmp_ln115_reg_14282 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_3396 <= icmp_ln124_reg_15595;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_3408_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_9287)) then
                if ((icmp_ln115_reg_14282 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_3408 <= l2_write_row_offset_2_reg_15540;
                elsif ((icmp_ln115_reg_14282 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_3408 <= select_ln124_1_fu_7967_p3;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_3442_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_10695)) then 
                    ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_3442 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_condition_10692)) then 
                    ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_3442 <= ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_3396;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3170_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10703)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3170 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_condition_76)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3170 <= ap_phi_reg_pp0_iter0_l2_maxes_0_flag_1_reg_3170;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3181_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10703)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3181 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_76)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3181 <= ap_phi_reg_pp0_iter0_l2_maxes_0_new_1_reg_3181;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10703)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3192 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_76)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3192 <= ap_phi_reg_pp0_iter0_l2_maxes_1_new_1_reg_3192;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3203_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10703)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3203 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_76)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3203 <= ap_phi_reg_pp0_iter0_l2_maxes_2_new_1_reg_3203;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3214_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10703)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3214 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_76)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3214 <= ap_phi_reg_pp0_iter0_l2_maxes_3_new_1_reg_3214;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3225_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10703)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3225 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_76)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3225 <= ap_phi_reg_pp0_iter0_l2_maxes_4_new_1_reg_3225;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3236_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10703)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3236 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_76)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3236 <= ap_phi_reg_pp0_iter0_l2_maxes_5_new_1_reg_3236;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3247_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10703)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3247 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_76)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3247 <= ap_phi_reg_pp0_iter0_l2_maxes_6_new_1_reg_3247;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3258_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10703)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3258 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_76)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3258 <= ap_phi_reg_pp0_iter0_l2_maxes_7_new_1_reg_3258;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10703)) then 
                    ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3150 <= icmp_ln199_reg_16128;
                elsif ((ap_const_boolean_1 = ap_condition_76)) then 
                    ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3150 <= ap_phi_reg_pp0_iter0_l2_read_row_offset_f_reg_3150;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3160_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10703)) then 
                    ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3160 <= select_ln203_fu_14007_p3;
                elsif ((ap_const_boolean_1 = ap_condition_76)) then 
                    ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3160 <= ap_phi_reg_pp0_iter0_l2_read_row_offset_n_reg_3160;
                end if;
            end if; 
        end if;
    end process;

    l1_write_row_offset_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2296)) then
                if (((icmp_ln51_reg_14261 = ap_const_lv1_1) and (icmp_ln33_reg_14253 = ap_const_lv1_1))) then 
                    l1_write_row_offset <= grp_fu_3464_p2;
                elsif (((icmp_ln57_reg_14257 = ap_const_lv1_1) and (icmp_ln33_reg_14253 = ap_const_lv1_0))) then 
                    l1_write_row_offset <= select_ln61_fu_3712_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001))) then
                add_ln104_10_reg_15509 <= add_ln104_10_fu_7240_p2;
                add_ln104_12_reg_15514 <= add_ln104_12_fu_7252_p2;
                add_ln104_18_reg_15519 <= add_ln104_18_fu_7281_p2;
                add_ln104_23_reg_15524 <= add_ln104_23_fu_7300_p2;
                add_ln104_34_reg_15535 <= add_ln104_34_fu_7353_p2;
                add_ln104_6_reg_15529 <= add_ln104_6_fu_7337_p2;
                add_ln104_8_reg_15504 <= add_ln104_8_fu_7228_p2;
                    shl_ln92_67_reg_15499(9 downto 2) <= shl_ln92_67_fu_7192_p3(9 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001))) then
                add_ln104_15_reg_15474 <= add_ln104_15_fu_6921_p2;
                add_ln104_1_reg_15469 <= add_ln104_1_fu_6910_p2;
                add_ln104_21_reg_15479 <= add_ln104_21_fu_6927_p2;
                    add_ln104_27_reg_15484(13 downto 1) <= add_ln104_27_fu_6938_p2(13 downto 1);
                add_ln92_18_reg_15359 <= add_ln92_18_fu_6414_p2;
                add_ln92_25_reg_15364 <= add_ln92_25_fu_6460_p2;
                add_ln92_26_reg_15374 <= add_ln92_26_fu_6507_p2;
                add_ln92_28_reg_15379 <= add_ln92_28_fu_6519_p2;
                add_ln92_39_reg_15405 <= add_ln92_39_fu_6771_p2;
                    add_ln92_41_reg_15426(13 downto 2) <= add_ln92_41_fu_6835_p2(13 downto 2);
                    add_ln92_43_reg_15431(12 downto 1) <= add_ln92_43_fu_6841_p2(12 downto 1);
                    sext_ln92_44_reg_15354(13 downto 1) <= sext_ln92_44_fu_6389_p1(13 downto 1);
                    shl_ln92_28_reg_15344(9 downto 2) <= shl_ln92_28_fu_6075_p3(9 downto 2);
                    shl_ln92_53_reg_15395(11 downto 4) <= shl_ln92_53_fu_6667_p3(11 downto 4);
                    shl_ln92_59_reg_15416(8 downto 1) <= shl_ln92_59_fu_6788_p3(8 downto 1);
                sub_ln92_26_reg_15339 <= sub_ln92_26_fu_6055_p2;
                    sub_ln92_34_reg_15349(11 downto 1) <= sub_ln92_34_fu_6197_p2(11 downto 1);
                sub_ln92_50_reg_15384 <= sub_ln92_50_fu_6551_p2;
                sub_ln92_56_reg_15400 <= sub_ln92_56_fu_6687_p2;
                sub_ln92_68_reg_15459 <= sub_ln92_68_fu_6873_p2;
                tmp_19_reg_15389 <= tmp_19_fu_6605_p8;
                tmp_22_reg_15410 <= tmp_22_fu_6777_p8;
                tmp_24_reg_15436 <= tmp_24_fu_6847_p8;
                tmp_25_reg_15447 <= tmp_25_fu_6858_p8;
                    zext_ln92_127_reg_15421(7 downto 0) <= zext_ln92_127_fu_6806_p1(7 downto 0);
                    zext_ln92_138_reg_15454(7 downto 0) <= zext_ln92_138_fu_6869_p1(7 downto 0);
                    zext_ln92_146_reg_15464(11 downto 4) <= zext_ln92_146_fu_6886_p1(11 downto 4);
                    zext_ln92_99_reg_15369(7 downto 0) <= zext_ln92_99_fu_6469_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001))) then
                add_ln104_29_reg_15489 <= grp_fu_14040_p3;
                add_ln104_31_reg_15494 <= grp_fu_14048_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then
                add_ln104_4_reg_15558 <= add_ln104_4_fu_7419_p2;
                select_ln112_2_reg_15564 <= select_ln112_2_fu_7433_p3;
                sub_ln92_27_reg_15548 <= sub_ln92_27_fu_7384_p2;
                sub_ln92_58_reg_15553 <= sub_ln92_58_fu_7405_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then
                add_ln104_5_reg_15796 <= add_ln104_5_fu_7635_p2;
                add_ln92_45_reg_15791 <= add_ln92_45_fu_7610_p2;
                select_ln112_reg_15802 <= select_ln112_fu_7649_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001))) then
                add_ln104_7_reg_16139 <= add_ln104_7_fu_7863_p2;
                select_ln112_1_reg_16145 <= select_ln112_1_fu_7878_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001))) then
                add_ln104_reg_15334 <= grp_fu_14023_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage29_11001) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29))) then
                add_ln167_103_reg_17862 <= add_ln167_103_fu_12637_p2;
                add_ln167_106_reg_17867 <= add_ln167_106_fu_12654_p2;
                add_ln167_107_reg_17872 <= add_ln167_107_fu_12660_p2;
                add_ln167_112_reg_17877 <= add_ln167_112_fu_12696_p2;
                add_ln167_117_reg_17882 <= add_ln167_117_fu_12728_p2;
                add_ln167_11_reg_17711 <= add_ln167_11_fu_11140_p2;
                add_ln167_121_reg_17887 <= add_ln167_121_fu_12760_p2;
                add_ln167_126_reg_17892 <= add_ln167_126_fu_12817_p2;
                add_ln167_127_reg_17897 <= add_ln167_127_fu_12823_p2;
                add_ln167_134_reg_17902 <= add_ln167_134_fu_12845_p2;
                add_ln167_138_reg_17907 <= add_ln167_138_fu_12877_p2;
                add_ln167_144_reg_17918 <= add_ln167_144_fu_12908_p2;
                add_ln167_154_reg_17923 <= add_ln167_154_fu_12939_p2;
                add_ln167_15_reg_17716 <= add_ln167_15_fu_11166_p2;
                add_ln167_18_reg_17721 <= add_ln167_18_fu_11182_p2;
                add_ln167_19_reg_17726 <= add_ln167_19_fu_11188_p2;
                add_ln167_20_reg_17731 <= add_ln167_20_fu_11194_p2;
                add_ln167_35_reg_17772 <= add_ln167_35_fu_12305_p2;
                add_ln167_41_reg_17777 <= add_ln167_41_fu_12337_p2;
                add_ln167_43_reg_17782 <= add_ln167_43_fu_12343_p2;
                add_ln167_53_reg_17792 <= add_ln167_53_fu_12356_p2;
                add_ln167_58_reg_17797 <= add_ln167_58_fu_12388_p2;
                add_ln167_5_reg_17661 <= add_ln167_5_fu_9774_p2;
                add_ln167_60_reg_17802 <= add_ln167_60_fu_12394_p2;
                add_ln167_61_reg_17807 <= add_ln167_61_fu_12400_p2;
                add_ln167_64_reg_17812 <= add_ln167_64_fu_12406_p2;
                add_ln167_72_reg_17817 <= add_ln167_72_fu_12428_p2;
                add_ln167_76_reg_17822 <= add_ln167_76_fu_12464_p2;
                add_ln167_78_reg_17827 <= add_ln167_78_fu_12470_p2;
                add_ln167_80_reg_17832 <= add_ln167_80_fu_12486_p2;
                add_ln167_82_reg_17837 <= add_ln167_82_fu_12492_p2;
                add_ln167_88_reg_17842 <= add_ln167_88_fu_12535_p2;
                add_ln167_89_reg_17847 <= add_ln167_89_fu_12541_p2;
                add_ln167_94_reg_17852 <= add_ln167_94_fu_12573_p2;
                add_ln167_99_reg_17857 <= add_ln167_99_fu_12605_p2;
                select_ln149_16_reg_17736 <= select_ln149_16_fu_11387_p3;
                select_ln149_22_reg_17742 <= select_ln149_22_fu_11821_p3;
                select_ln149_30_reg_17912 <= select_ln149_30_fu_12883_p3;
                select_ln167_16_reg_17639 <= select_ln167_16_fu_9429_p3;
                    select_ln167_33_reg_17644(2 downto 0) <= select_ln167_33_fu_9515_p3(2 downto 0);
                select_ln167_38_reg_17666 <= select_ln167_38_fu_9880_p3;
                    select_ln167_48_reg_17671(11 downto 1) <= select_ln167_48_fu_10164_p3(11 downto 1);
                select_ln167_54_reg_17686 <= select_ln167_54_fu_10317_p3;
                select_ln167_90_reg_17706 <= select_ln167_90_fu_11066_p3;
                    shl_ln167_19_reg_17681(8 downto 1) <= shl_ln167_19_fu_10280_p3(8 downto 1);
                    shl_ln167_70_reg_17787(8 downto 1) <= shl_ln167_70_fu_12349_p3(8 downto 1);
                    sub_ln167_10_reg_17634(12 downto 1) <= sub_ln167_10_fu_9316_p2(12 downto 1);
                sub_ln167_120_reg_17752 <= sub_ln167_120_fu_12029_p2;
                    sub_ln167_121_reg_17762(11 downto 3) <= sub_ln167_121_fu_12042_p2(11 downto 3);
                sub_ln167_59_reg_17676 <= sub_ln167_59_fu_10261_p2;
                sub_ln167_67_reg_17701 <= sub_ln167_67_fu_10604_p2;
                    zext_ln167_204_reg_17757(7 downto 0) <= zext_ln167_204_fu_12035_p1(7 downto 0);
                    zext_ln167_32_reg_17649(7 downto 0) <= zext_ln167_32_fu_9522_p1(7 downto 0);
                    zext_ln167_37_reg_17655(10 downto 3) <= zext_ln167_37_fu_9565_p1(10 downto 3);
                    zext_ln167_97_reg_17696(7 downto 0) <= zext_ln167_97_fu_10460_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln167_105_reg_17978 <= add_ln167_105_fu_13358_p2;
                add_ln167_123_reg_17984 <= add_ln167_123_fu_13393_p2;
                add_ln167_129_reg_17990 <= add_ln167_129_fu_13405_p2;
                add_ln167_23_reg_17938 <= add_ln167_23_fu_13061_p2;
                add_ln167_37_reg_17948 <= add_ln167_37_fu_13249_p2;
                add_ln167_45_reg_17953 <= add_ln167_45_fu_13267_p2;
                add_ln167_59_reg_17963 <= add_ln167_59_fu_13298_p2;
                add_ln167_63_reg_17968 <= add_ln167_63_fu_13316_p2;
                mul_ln167_37_reg_17958 <= mul_ln167_37_fu_14233_p2;
                    select_ln167_140_reg_17973(12 downto 3) <= select_ln167_140_fu_13322_p3(12 downto 3);
                select_ln167_29_reg_17928 <= select_ln167_29_fu_12964_p3;
                    shl_ln167_58_reg_17943(8 downto 1) <= shl_ln167_58_fu_13162_p3(8 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                add_ln167_140_reg_18016 <= add_ln167_140_fu_13607_p2;
                add_ln167_149_reg_18022 <= add_ln167_149_fu_13625_p2;
                add_ln167_47_reg_17995 <= add_ln167_47_fu_13536_p2;
                add_ln167_48_reg_18001 <= add_ln167_48_fu_13544_p2;
                add_ln167_49_reg_18006 <= add_ln167_49_fu_13550_p2;
                add_ln167_85_reg_18011 <= add_ln167_85_fu_13568_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_boolean_0 = ap_block_pp0_stage27_11001))) then
                add_ln167_142_reg_17494 <= add_ln167_142_fu_8757_p2;
                mul_ln167_13_reg_17467 <= mul_ln167_13_fu_14191_p2;
                mul_ln167_22_reg_17477 <= mul_ln167_22_fu_14196_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                add_ln167_145_reg_18055 <= add_ln167_145_fu_13977_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_const_boolean_0 = ap_block_pp0_stage28_11001))) then
                add_ln167_146_reg_17629 <= add_ln167_146_fu_8984_p2;
                mul_ln167_24_reg_17532 <= mul_ln167_24_fu_14201_p2;
                mul_ln167_34_reg_17581 <= mul_ln167_34_fu_14207_p2;
                select_ln149_17_reg_17563 <= select_ln149_17_fu_8904_p3;
                select_ln149_18_reg_17570 <= select_ln149_18_fu_8922_p3;
                select_ln149_24_reg_17586 <= select_ln149_24_fu_8938_p3;
                select_ln149_25_reg_17597 <= select_ln149_25_fu_8955_p3;
                select_ln149_3_reg_17499 <= select_ln149_3_fu_8785_p3;
                select_ln149_8_reg_17511 <= select_ln149_8_fu_8817_p3;
                    select_ln167_97_reg_17537(1) <= select_ln167_97_fu_8847_p3(1);    select_ln167_97_reg_17537(12 downto 4) <= select_ln167_97_fu_8847_p3(12 downto 4);
                tmp_60_reg_17557 <= tmp_60_fu_8871_p8;
                tmp_76_reg_17607 <= tmp_76_fu_8962_p8;
                    zext_ln167_141_reg_17542(9 downto 2) <= zext_ln167_141_fu_8861_p1(9 downto 2);
                    zext_ln167_93_reg_17521(7 downto 0) <= zext_ln167_93_fu_8824_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25))) then
                add_ln167_155_reg_17416 <= add_ln167_155_fu_8667_p2;
                mul_ln167_29_reg_17383 <= mul_ln167_29_fu_14167_p2;
                mul_ln167_31_reg_17404 <= mul_ln167_31_fu_14173_p2;
                select_ln149_14_reg_17388 <= select_ln149_14_fu_8644_p3;
                select_ln149_28_reg_17409 <= select_ln149_28_fu_8660_p3;
                    zext_ln167_125_reg_17377(7 downto 0) <= zext_ln167_125_fu_8634_p1(7 downto 0);
                    zext_ln167_139_reg_17398(7 downto 0) <= zext_ln167_139_fu_8649_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                add_ln167_157_reg_18050 <= add_ln167_157_fu_13925_p2;
                add_ln167_69_reg_18044 <= add_ln167_69_fu_13873_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage29_11001) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                add_ln167_33_reg_17767 <= grp_fu_14219_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                add_ln167_51_reg_18027 <= add_ln167_51_fu_13730_p2;
                add_ln167_66_reg_18033 <= add_ln167_66_fu_13771_p2;
                add_ln167_87_reg_18038 <= add_ln167_87_fu_13810_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage29_11001) and (ap_const_lv1_1 = and_ln147_reg_15998) and (trunc_ln147_1_reg_15807 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29))) then
                add_ln167_7_reg_17691 <= add_ln167_7_fu_10359_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                add_ln41_1_reg_14342 <= add_ln41_1_fu_4155_p2;
                icmp_ln42_reg_14327 <= icmp_ln42_fu_4076_p2;
                p_Result_3_reg_14370 <= tmp_data_V_1_reg_14300(31 downto 24);
                p_Result_4_reg_14392 <= tmp_data_V_1_reg_14300(39 downto 32);
                p_Result_5_reg_14414 <= tmp_data_V_1_reg_14300(47 downto 40);
                p_Result_6_reg_14436 <= tmp_data_V_1_reg_14300(55 downto 48);
                p_Result_7_reg_14458 <= tmp_data_V_1_reg_14300(63 downto 56);
                p_Result_s_reg_14348 <= tmp_data_V_1_reg_14300(23 downto 16);
                select_ln42_reg_14332 <= select_ln42_fu_4087_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                add_ln41_4_reg_14521 <= add_ln41_4_fu_4359_p2;
                icmp_ln42_4_reg_14526 <= icmp_ln42_4_fu_4365_p2;
                or_ln42_2_reg_14533 <= or_ln42_2_fu_4380_p2;
                select_ln42_6_reg_14510 <= select_ln42_6_fu_4340_p3;
                trunc_ln40_5_reg_14517 <= trunc_ln40_5_fu_4355_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                add_ln41_6_reg_14552 <= add_ln41_6_fu_4441_p2;
                icmp_ln42_5_reg_14542 <= icmp_ln42_5_fu_4423_p2;
                trunc_ln40_6_reg_14538 <= trunc_ln40_6_fu_4413_p1;
                trunc_ln40_7_reg_14548 <= trunc_ln40_7_fu_4437_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001))) then
                add_ln87_reg_15601 <= add_ln87_fu_7507_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001))) then
                add_ln92_12_reg_15222 <= add_ln92_12_fu_5597_p2;
                add_ln92_17_reg_15257 <= add_ln92_17_fu_5707_p2;
                add_ln92_23_reg_15262 <= add_ln92_23_fu_5758_p2;
                add_ln92_24_reg_15267 <= add_ln92_24_fu_5779_p2;
                    add_ln92_32_reg_15302(12 downto 1) <= add_ln92_32_fu_5848_p2(12 downto 1);
                add_ln92_36_reg_15307 <= add_ln92_36_fu_5854_p2;
                add_ln92_6_reg_15182 <= add_ln92_6_fu_5370_p2;
                add_ln92_7_reg_15187 <= add_ln92_7_fu_5432_p2;
                    add_ln92_reg_15161(13 downto 1) <= add_ln92_fu_5140_p2(13 downto 1);
                    shl_ln92_25_reg_15198(10 downto 3) <= shl_ln92_25_fu_5449_p3(10 downto 3);
                    shl_ln92_34_reg_15217(9 downto 2) <= shl_ln92_34_fu_5575_p3(9 downto 2);
                    shl_ln92_57_reg_15297(11 downto 4) <= shl_ln92_57_fu_5830_p3(11 downto 4);
                    sub_ln92_1_reg_15156(12 downto 1) <= sub_ln92_1_fu_4970_p2(12 downto 1);
                sub_ln92_36_reg_15236 <= sub_ln92_36_fu_5633_p2;
                    sub_ln92_62_reg_15320(11 downto 3) <= sub_ln92_62_fu_5883_p2(11 downto 3);
                sub_ln92_9_reg_15166 <= sub_ln92_9_fu_5162_p2;
                tmp_11_reg_15211 <= tmp_11_fu_5560_p8;
                tmp_12_reg_15227 <= tmp_12_fu_5603_p8;
                tmp_14_reg_15241 <= tmp_14_fu_5685_p8;
                tmp_15_reg_15249 <= tmp_15_fu_5696_p8;
                tmp_17_reg_15272 <= tmp_17_fu_5785_p8;
                tmp_18_reg_15279 <= tmp_18_fu_5796_p8;
                tmp_21_reg_15287 <= tmp_21_fu_5807_p8;
                tmp_23_reg_15312 <= tmp_23_fu_5860_p8;
                tmp_29_reg_15325 <= tmp_29_fu_5889_p8;
                tmp_6_reg_15171 <= tmp_6_fu_5310_p8;
                tmp_8_reg_15192 <= tmp_8_fu_5438_p8;
                tmp_9_reg_15203 <= tmp_9_fu_5467_p8;
                    zext_ln92_119_reg_15292(8 downto 1) <= zext_ln92_119_fu_5826_p1(8 downto 1);
                    zext_ln92_38_reg_15177(7 downto 0) <= zext_ln92_38_fu_5321_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001))) then
                add_ln92_2_reg_15009 <= grp_fu_14015_p3;
                l1_stripes_0_0_load_2_reg_15014 <= l1_stripes_0_0_q0;
                l1_stripes_0_1_load_2_reg_15021 <= l1_stripes_0_1_q0;
                l1_stripes_0_2_load_2_reg_15028 <= l1_stripes_0_2_q0;
                l1_stripes_0_3_load_2_reg_15035 <= l1_stripes_0_3_q0;
                l1_stripes_0_4_load_2_reg_15042 <= l1_stripes_0_4_q0;
                l1_stripes_0_5_load_2_reg_15049 <= l1_stripes_0_5_q0;
                l1_stripes_1_0_load_2_reg_15056 <= l1_stripes_1_0_q0;
                l1_stripes_1_1_load_2_reg_15061 <= l1_stripes_1_1_q0;
                l1_stripes_1_2_load_2_reg_15066 <= l1_stripes_1_2_q0;
                l1_stripes_1_3_load_2_reg_15071 <= l1_stripes_1_3_q0;
                l1_stripes_1_4_load_2_reg_15076 <= l1_stripes_1_4_q0;
                l1_stripes_1_5_load_2_reg_15081 <= l1_stripes_1_5_q0;
                l1_stripes_2_0_load_2_reg_15095 <= l1_stripes_2_0_q0;
                l1_stripes_2_1_load_2_reg_15102 <= l1_stripes_2_1_q0;
                l1_stripes_2_2_load_2_reg_15109 <= l1_stripes_2_2_q0;
                l1_stripes_2_3_load_2_reg_15116 <= l1_stripes_2_3_q0;
                l1_stripes_2_4_load_2_reg_15123 <= l1_stripes_2_4_q0;
                l1_stripes_2_5_load_2_reg_15130 <= l1_stripes_2_5_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then
                and_ln147_reg_15998 <= and_ln147_fu_7704_p2;
                icmp_ln220_reg_16133 <= icmp_ln220_fu_7814_p2;
                trunc_ln147_1_reg_15807 <= trunc_ln147_1_fu_7680_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (icmp_ln115_reg_14282 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001))) then
                ap_phi_reg_pp0_iter0_l1_read_row_offset_n_1_reg_3340 <= select_ln139_fu_7984_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001))) then
                ap_phi_reg_pp0_iter0_l1_read_row_offset_n_reg_3430 <= ap_phi_reg_pp0_iter0_l1_read_row_offset_n_1_reg_3340;
                l1_maxes_0 <= ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_3352;
                l1_maxes_1 <= ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_3363;
                l1_maxes_2 <= ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_3374;
                l1_maxes_3 <= ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_3385;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_fu_3647_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln115_reg_14282 <= icmp_ln115_fu_3665_p2;
                tmp_90_reg_14274 <= l1_iteration(1 downto 1);
                trunc_ln71_reg_14269 <= trunc_ln71_fu_3653_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (icmp_ln115_reg_14282 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then
                icmp_ln124_reg_15595 <= icmp_ln124_fu_7480_p2;
                trunc_ln119_reg_15591 <= trunc_ln119_fu_7454_p1;
                    zext_ln119_reg_15569(15 downto 0) <= zext_ln119_fu_7444_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (icmp_ln115_reg_14282 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001))) then
                icmp_ln135_reg_15786 <= icmp_ln135_fu_7569_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_fu_7704_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then
                icmp_ln182_reg_16119 <= icmp_ln182_fu_7770_p2;
                tmp_96_reg_16002 <= l2_iteration(2 downto 2);
                    zext_ln156_reg_16010(15 downto 0) <= zext_ln156_fu_7740_p1(15 downto 0);
                    zext_ln167_18_reg_16067(16 downto 0) <= zext_ln167_18_fu_7760_p1(16 downto 0);
                    zext_ln167_reg_16015(15 downto 0) <= zext_ln167_fu_7744_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln182_fu_7770_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln147_fu_7704_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then
                icmp_ln199_reg_16128 <= icmp_ln199_fu_7788_p2;
                tmp_last_V_reg_16123 <= tmp_last_V_fu_7776_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln212_reg_14286 <= icmp_ln212_fu_3677_p2;
                icmp_ln33_reg_14253 <= icmp_ln33_fu_3619_p2;
                icmp_ln67_reg_14265 <= icmp_ln67_fu_3647_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                icmp_ln42_1_reg_14480 <= icmp_ln42_1_fu_4215_p2;
                icmp_ln42_2_reg_14489 <= icmp_ln42_2_fu_4271_p2;
                select_ln42_4_reg_14494 <= select_ln42_4_fu_4283_p3;
                select_ln42_5_reg_14501 <= select_ln42_5_fu_4291_p3;
                trunc_ln40_4_reg_14506 <= trunc_ln40_4_fu_4299_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                icmp_ln42_6_reg_14565 <= icmp_ln42_6_fu_4493_p2;
                icmp_ln42_7_reg_14574 <= icmp_ln42_7_fu_4515_p2;
                or_ln42_6_reg_14579 <= or_ln42_6_fu_4537_p2;
                select_ln42_10_reg_14558 <= select_ln42_10_fu_4486_p3;
                trunc_ln40_8_reg_14570 <= trunc_ln40_8_fu_4505_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln33_fu_3619_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln51_reg_14261 <= icmp_ln51_fu_3631_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln33_fu_3619_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln57_reg_14257 <= icmp_ln57_fu_3625_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                l1_channel_idx <= select_ln42_15_fu_4542_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                l1_channel_idx_load_reg_14311 <= l1_channel_idx;
                tmp_data_V_1_reg_14300 <= in_r_TDATA;
                trunc_ln40_1_reg_14320 <= trunc_ln40_1_fu_3782_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                l1_iteration <= select_ln212_fu_3683_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (icmp_ln115_reg_14282 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001))) then
                l1_read_col_offset <= select_ln135_fu_7575_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (or_ln212_fu_8357_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then
                l1_read_row_offset <= select_ln212_1_fu_8362_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then
                l1_read_row_offset_l_reg_14594 <= l1_read_row_offset;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                l1_stripes_0_0_load_1_reg_14738 <= l1_stripes_0_0_q1;
                l1_stripes_0_0_load_reg_14612 <= l1_stripes_0_0_q0;
                l1_stripes_0_1_load_1_reg_14745 <= l1_stripes_0_1_q1;
                l1_stripes_0_1_load_reg_14619 <= l1_stripes_0_1_q0;
                l1_stripes_0_2_load_1_reg_14752 <= l1_stripes_0_2_q1;
                l1_stripes_0_2_load_reg_14626 <= l1_stripes_0_2_q0;
                l1_stripes_0_3_load_1_reg_14759 <= l1_stripes_0_3_q1;
                l1_stripes_0_3_load_reg_14633 <= l1_stripes_0_3_q0;
                l1_stripes_0_4_load_1_reg_14766 <= l1_stripes_0_4_q1;
                l1_stripes_0_4_load_reg_14640 <= l1_stripes_0_4_q0;
                l1_stripes_0_5_load_1_reg_14773 <= l1_stripes_0_5_q1;
                l1_stripes_0_5_load_reg_14647 <= l1_stripes_0_5_q0;
                l1_stripes_1_0_load_1_reg_14780 <= l1_stripes_1_0_q1;
                l1_stripes_1_0_load_reg_14654 <= l1_stripes_1_0_q0;
                l1_stripes_1_1_load_1_reg_14787 <= l1_stripes_1_1_q1;
                l1_stripes_1_1_load_reg_14661 <= l1_stripes_1_1_q0;
                l1_stripes_1_2_load_1_reg_14794 <= l1_stripes_1_2_q1;
                l1_stripes_1_2_load_reg_14668 <= l1_stripes_1_2_q0;
                l1_stripes_1_3_load_1_reg_14801 <= l1_stripes_1_3_q1;
                l1_stripes_1_3_load_reg_14675 <= l1_stripes_1_3_q0;
                l1_stripes_1_4_load_1_reg_14808 <= l1_stripes_1_4_q1;
                l1_stripes_1_4_load_reg_14682 <= l1_stripes_1_4_q0;
                l1_stripes_1_5_load_1_reg_14815 <= l1_stripes_1_5_q1;
                l1_stripes_1_5_load_reg_14689 <= l1_stripes_1_5_q0;
                l1_stripes_2_0_load_1_reg_14822 <= l1_stripes_2_0_q1;
                l1_stripes_2_0_load_reg_14696 <= l1_stripes_2_0_q0;
                l1_stripes_2_1_load_1_reg_14829 <= l1_stripes_2_1_q1;
                l1_stripes_2_1_load_reg_14703 <= l1_stripes_2_1_q0;
                l1_stripes_2_2_load_1_reg_14836 <= l1_stripes_2_2_q1;
                l1_stripes_2_2_load_reg_14710 <= l1_stripes_2_2_q0;
                l1_stripes_2_3_load_1_reg_14843 <= l1_stripes_2_3_q1;
                l1_stripes_2_3_load_reg_14717 <= l1_stripes_2_3_q0;
                l1_stripes_2_4_load_1_reg_14850 <= l1_stripes_2_4_q1;
                l1_stripes_2_4_load_reg_14724 <= l1_stripes_2_4_q0;
                l1_stripes_2_5_load_1_reg_14857 <= l1_stripes_2_5_q1;
                l1_stripes_2_5_load_reg_14731 <= l1_stripes_2_5_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_phi_mux_l1_write_col_offset_1_phi_fu_3298_p8 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                l1_write_col_offset <= ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3311;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                l1_write_col_offset_s_reg_14294 <= l1_write_col_offset;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then
                l2_iteration <= select_ln220_fu_7820_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                l2_kernel_sums_0 <= select_ln173_fu_13631_p3;
                l2_kernel_sums_6 <= select_ln173_6_fu_13638_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                l2_kernel_sums_1 <= select_ln173_1_fu_13816_p3;
                l2_kernel_sums_3 <= select_ln173_3_fu_13823_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                l2_kernel_sums_2 <= select_ln173_2_fu_13931_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                l2_kernel_sums_4 <= select_ln173_4_fu_13411_p3;
                l2_kernel_sums_5 <= select_ln173_5_fu_13418_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                l2_kernel_sums_7 <= select_ln173_7_fu_13983_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3174_p4 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                l2_maxes_0 <= ap_phi_mux_l2_maxes_0_new_1_phi_fu_3185_p4;
                l2_maxes_1 <= ap_phi_mux_l2_maxes_1_new_1_phi_fu_3196_p4;
                l2_maxes_2 <= ap_phi_mux_l2_maxes_2_new_1_phi_fu_3207_p4;
                l2_maxes_3 <= ap_phi_mux_l2_maxes_3_new_1_phi_fu_3218_p4;
                l2_maxes_4 <= ap_phi_mux_l2_maxes_4_new_1_phi_fu_3229_p4;
                l2_maxes_5 <= ap_phi_mux_l2_maxes_5_new_1_phi_fu_3240_p4;
                l2_maxes_6 <= ap_phi_mux_l2_maxes_6_new_1_phi_fu_3251_p4;
                l2_maxes_7 <= ap_phi_mux_l2_maxes_7_new_1_phi_fu_3262_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln182_fu_7770_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln147_fu_7704_p2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then
                l2_read_col_offset <= select_ln199_fu_7794_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (or_ln220_fu_4053_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                l2_read_row_offset <= select_ln220_1_fu_4058_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001))) then
                l2_read_row_offset_l_reg_16397 <= l2_read_row_offset;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001))) then
                l2_stripes_0_0_load_1_reg_16486 <= l2_stripes_0_0_q1;
                l2_stripes_0_0_load_reg_16416 <= l2_stripes_0_0_q0;
                l2_stripes_0_1_load_1_reg_16493 <= l2_stripes_0_1_q1;
                l2_stripes_0_1_load_reg_16421 <= l2_stripes_0_1_q0;
                l2_stripes_0_2_load_1_reg_16500 <= l2_stripes_0_2_q1;
                l2_stripes_0_2_load_reg_16426 <= l2_stripes_0_2_q0;
                l2_stripes_0_3_load_1_reg_16507 <= l2_stripes_0_3_q1;
                l2_stripes_0_3_load_reg_16431 <= l2_stripes_0_3_q0;
                l2_stripes_0_4_load_1_reg_16514 <= l2_stripes_0_4_q1;
                l2_stripes_0_4_load_reg_16436 <= l2_stripes_0_4_q0;
                l2_stripes_0_5_load_1_reg_16521 <= l2_stripes_0_5_q1;
                l2_stripes_0_5_load_reg_16441 <= l2_stripes_0_5_q0;
                l2_stripes_2_0_load_2_reg_16558 <= l2_stripes_2_0_q0;
                l2_stripes_2_1_load_2_reg_16566 <= l2_stripes_2_1_q0;
                l2_stripes_2_2_load_2_reg_16574 <= l2_stripes_2_2_q0;
                l2_stripes_2_3_load_2_reg_16582 <= l2_stripes_2_3_q0;
                l2_stripes_2_4_load_2_reg_16590 <= l2_stripes_2_4_q0;
                l2_stripes_2_5_load_2_reg_16598 <= l2_stripes_2_5_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001))) then
                l2_stripes_0_0_load_2_reg_16865 <= l2_stripes_0_0_q0;
                l2_stripes_0_1_load_2_reg_16872 <= l2_stripes_0_1_q0;
                l2_stripes_0_2_load_2_reg_16879 <= l2_stripes_0_2_q0;
                l2_stripes_0_3_load_2_reg_16886 <= l2_stripes_0_3_q0;
                l2_stripes_0_4_load_2_reg_16893 <= l2_stripes_0_4_q0;
                l2_stripes_0_5_load_2_reg_16900 <= l2_stripes_0_5_q0;
                l2_stripes_1_0_load_1_reg_16823 <= l2_stripes_1_0_q1;
                l2_stripes_1_0_load_reg_16727 <= l2_stripes_1_0_q0;
                l2_stripes_1_1_load_1_reg_16830 <= l2_stripes_1_1_q1;
                l2_stripes_1_1_load_reg_16736 <= l2_stripes_1_1_q0;
                l2_stripes_1_2_load_1_reg_16837 <= l2_stripes_1_2_q1;
                l2_stripes_1_2_load_reg_16745 <= l2_stripes_1_2_q0;
                l2_stripes_1_3_load_1_reg_16844 <= l2_stripes_1_3_q1;
                l2_stripes_1_3_load_reg_16754 <= l2_stripes_1_3_q0;
                l2_stripes_1_4_load_1_reg_16851 <= l2_stripes_1_4_q1;
                l2_stripes_1_4_load_reg_16763 <= l2_stripes_1_4_q0;
                l2_stripes_1_5_load_1_reg_16858 <= l2_stripes_1_5_q1;
                l2_stripes_1_5_load_reg_16772 <= l2_stripes_1_5_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then
                l2_stripes_1_0_load_2_reg_17126 <= l2_stripes_1_0_q0;
                l2_stripes_1_1_load_2_reg_17133 <= l2_stripes_1_1_q0;
                l2_stripes_1_2_load_2_reg_17140 <= l2_stripes_1_2_q0;
                l2_stripes_1_3_load_2_reg_17147 <= l2_stripes_1_3_q0;
                l2_stripes_1_4_load_2_reg_17154 <= l2_stripes_1_4_q0;
                l2_stripes_1_5_load_2_reg_17161 <= l2_stripes_1_5_q0;
                l2_stripes_3_0_load_1_reg_17042 <= l2_stripes_3_0_q1;
                l2_stripes_3_0_load_reg_16974 <= l2_stripes_3_0_q0;
                l2_stripes_3_1_load_1_reg_17049 <= l2_stripes_3_1_q1;
                l2_stripes_3_1_load_reg_16981 <= l2_stripes_3_1_q0;
                l2_stripes_3_2_load_1_reg_17056 <= l2_stripes_3_2_q1;
                l2_stripes_3_2_load_reg_16988 <= l2_stripes_3_2_q0;
                l2_stripes_3_3_load_1_reg_17063 <= l2_stripes_3_3_q1;
                l2_stripes_3_3_load_reg_16995 <= l2_stripes_3_3_q0;
                l2_stripes_3_4_load_1_reg_17070 <= l2_stripes_3_4_q1;
                l2_stripes_3_4_load_reg_17002 <= l2_stripes_3_4_q0;
                l2_stripes_3_5_load_1_reg_17077 <= l2_stripes_3_5_q1;
                l2_stripes_3_5_load_reg_17009 <= l2_stripes_3_5_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001))) then
                l2_stripes_2_0_load_1_reg_16252 <= l2_stripes_2_0_q1;
                l2_stripes_2_0_load_reg_16180 <= l2_stripes_2_0_q0;
                l2_stripes_2_1_load_1_reg_16260 <= l2_stripes_2_1_q1;
                l2_stripes_2_1_load_reg_16187 <= l2_stripes_2_1_q0;
                l2_stripes_2_2_load_1_reg_16268 <= l2_stripes_2_2_q1;
                l2_stripes_2_2_load_reg_16194 <= l2_stripes_2_2_q0;
                l2_stripes_2_3_load_1_reg_16276 <= l2_stripes_2_3_q1;
                l2_stripes_2_3_load_reg_16201 <= l2_stripes_2_3_q0;
                l2_stripes_2_4_load_1_reg_16284 <= l2_stripes_2_4_q1;
                l2_stripes_2_4_load_reg_16208 <= l2_stripes_2_4_q0;
                l2_stripes_2_5_load_1_reg_16292 <= l2_stripes_2_5_q1;
                l2_stripes_2_5_load_reg_16215 <= l2_stripes_2_5_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (icmp_ln115_reg_14282 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001))) then
                l2_stripes_3_0_addr_reg_16150 <= zext_ln119_reg_15569(9 - 1 downto 0);
                l2_stripes_3_1_addr_reg_16155 <= zext_ln119_reg_15569(9 - 1 downto 0);
                l2_stripes_3_2_addr_reg_16160 <= zext_ln119_reg_15569(9 - 1 downto 0);
                l2_stripes_3_3_addr_reg_16165 <= zext_ln119_reg_15569(9 - 1 downto 0);
                l2_stripes_3_4_addr_reg_16170 <= zext_ln119_reg_15569(9 - 1 downto 0);
                l2_stripes_3_5_addr_reg_16175 <= zext_ln119_reg_15569(9 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21_11001))) then
                l2_stripes_3_0_load_2_reg_17190 <= l2_stripes_3_0_q0;
                l2_stripes_3_1_load_2_reg_17197 <= l2_stripes_3_1_q0;
                l2_stripes_3_2_load_2_reg_17204 <= l2_stripes_3_2_q0;
                l2_stripes_3_3_load_2_reg_17211 <= l2_stripes_3_3_q0;
                l2_stripes_3_4_load_2_reg_17218 <= l2_stripes_3_4_q0;
                l2_stripes_3_5_load_2_reg_17225 <= l2_stripes_3_5_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (icmp_ln115_reg_14282 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then
                l2_write_col_offset <= select_ln124_fu_7486_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (or_ln212_1_fu_8369_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then
                l2_write_row_offset <= select_ln212_2_fu_8374_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then
                l2_write_row_offset_2_reg_15540 <= l2_write_row_offset;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then
                mul_ln167_10_reg_17091 <= mul_ln167_10_fu_14114_p2;
                mul_ln167_6_reg_17032 <= mul_ln167_6_fu_14108_p2;
                select_ln149_1_reg_17016 <= select_ln149_1_fu_8311_p3;
                select_ln167_21_reg_17037 <= select_ln167_21_fu_8334_p3;
                    zext_ln167_28_reg_17027(7 downto 0) <= zext_ln167_28_fu_8325_p1(7 downto 0);
                    zext_ln167_46_reg_17084(7 downto 0) <= zext_ln167_46_fu_8341_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21_11001))) then
                mul_ln167_11_reg_17185 <= mul_ln167_11_fu_14126_p2;
                mul_ln167_3_reg_17180 <= mul_ln167_3_fu_14120_p2;
                select_ln149_7_reg_17232 <= select_ln149_7_fu_8432_p3;
                select_ln167_92_reg_17244 <= select_ln167_92_fu_8456_p3;
                    zext_ln167_10_reg_17175(7 downto 0) <= zext_ln167_10_fu_8400_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15998) and (trunc_ln147_1_reg_15807 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_boolean_0 = ap_block_pp0_stage26_11001))) then
                mul_ln167_12_reg_17439 <= mul_ln167_12_fu_8705_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001))) then
                mul_ln167_14_reg_16969 <= mul_ln167_14_fu_14102_p2;
                mul_ln167_2_reg_16692 <= mul_ln167_2_fu_14096_p2;
                select_ln149_2_reg_16781 <= select_ln149_2_fu_8242_p3;
                select_ln149_4_reg_16907 <= select_ln149_4_fu_8260_p3;
                select_ln149_6_reg_16947 <= select_ln149_6_fu_8267_p3;
                    select_ln167_53_reg_16958(1) <= select_ln167_53_fu_8272_p3(1);
                    zext_ln167_1_reg_16682(7 downto 0) <= zext_ln167_1_fu_8204_p1(7 downto 0);
                    zext_ln167_72_reg_16963(7 downto 0) <= zext_ln167_72_fu_8279_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22_11001))) then
                mul_ln167_15_reg_17260 <= mul_ln167_15_fu_14131_p2;
                mul_ln167_17_reg_17265 <= mul_ln167_17_fu_14137_p2;
                select_ln149_9_reg_17270 <= select_ln149_9_fu_8510_p3;
                    zext_ln167_79_reg_17254(7 downto 0) <= zext_ln167_79_fu_8468_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (trunc_ln147_1_reg_15807 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_boolean_0 = ap_block_pp0_stage27_11001))) then
                mul_ln167_16_reg_17472 <= mul_ln167_16_fu_8739_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (trunc_ln147_1_reg_15807 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_const_boolean_0 = ap_block_pp0_stage28_11001))) then
                mul_ln167_18_reg_17527 <= mul_ln167_18_fu_8828_p2;
                    sub_ln167_82_reg_17547(10 downto 2) <= sub_ln167_82_fu_8865_p2(10 downto 2);
                tmp_78_reg_17613 <= tmp_78_fu_8973_p8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (trunc_ln147_1_reg_15807 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22_11001))) then
                mul_ln167_1_reg_17249 <= mul_ln167_1_fu_8463_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then
                mul_ln167_20_reg_17296 <= mul_ln167_20_fu_14143_p2;
                mul_ln167_21_reg_17301 <= mul_ln167_21_fu_14149_p2;
                mul_ln167_4_reg_17285 <= mul_ln167_4_fu_8520_p2;
                select_ln149_10_reg_17306 <= select_ln149_10_fu_8565_p3;
                select_ln149_11_reg_17317 <= select_ln149_11_fu_8594_p3;
                    zext_ln167_112_reg_17291(7 downto 0) <= zext_ln167_112_fu_8533_p1(7 downto 0);
                    zext_ln167_9_reg_17280(7 downto 0) <= zext_ln167_9_fu_8517_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24_11001))) then
                mul_ln167_26_reg_17344 <= mul_ln167_26_fu_14155_p2;
                mul_ln167_28_reg_17356 <= mul_ln167_28_fu_14161_p2;
                    zext_ln167_113_reg_17333(7 downto 0) <= zext_ln167_113_fu_8606_p1(7 downto 0);
                    zext_ln167_126_reg_17349(7 downto 0) <= zext_ln167_126_fu_8616_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_boolean_0 = ap_block_pp0_stage26_11001))) then
                mul_ln167_33_reg_17449 <= mul_ln167_33_fu_14179_p2;
                mul_ln167_36_reg_17462 <= mul_ln167_36_fu_14185_p2;
                select_ln149_5_reg_17421 <= select_ln149_5_fu_8694_p3;
                    zext_ln167_180_reg_17444(7 downto 0) <= zext_ln167_180_fu_8711_p1(7 downto 0);
                    zext_ln167_220_reg_17454(7 downto 0) <= zext_ln167_220_fu_8729_p1(7 downto 0);
                    zext_ln167_61_reg_17431(7 downto 0) <= zext_ln167_61_fu_8701_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15998) and (trunc_ln147_1_reg_15807 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24_11001))) then
                mul_ln167_5_reg_17328 <= mul_ln167_5_fu_8601_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (trunc_ln147_1_reg_15807 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25))) then
                mul_ln167_9_reg_17372 <= mul_ln167_9_fu_8626_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (trunc_ln147_1_reg_15807 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001))) then
                mul_ln167_reg_16687 <= mul_ln167_fu_8207_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage29_11001) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                reg_3603 <= grp_fu_3530_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001))) then
                select_ln149_reg_16446 <= select_ln149_fu_8051_p3;
                select_ln157_1_reg_16636 <= select_ln157_1_fu_8095_p3;
                select_ln157_2_reg_16660 <= select_ln157_2_fu_8172_p3;
                select_ln157_reg_16402 <= select_ln157_fu_8030_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                select_ln42_12_reg_14584 <= select_ln42_12_fu_4582_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then
                select_ln81_1_reg_14954 <= select_ln81_1_fu_4738_p3;
                select_ln81_2_reg_14967 <= select_ln81_2_fu_4785_p3;
                select_ln81_reg_14599 <= select_ln81_fu_4666_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (trunc_ln147_1_reg_15807 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                sub_ln167_43_reg_17933 <= sub_ln167_43_fu_12976_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001))) then
                tmp_10_reg_15137 <= tmp_10_fu_4877_p8;
                tmp_16_reg_15147 <= tmp_16_fu_4888_p8;
                tmp_2_reg_14980 <= tmp_2_fu_4793_p8;
                tmp_4_reg_14992 <= tmp_4_fu_4834_p8;
                tmp_5_reg_15000 <= tmp_5_fu_4845_p8;
                tmp_7_reg_15086 <= tmp_7_fu_4860_p8;
                    zext_ln92_16_reg_14987(11 downto 4) <= zext_ln92_16_fu_4812_p1(11 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15998) and (trunc_ln147_1_reg_15807 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001))) then
                tmp_42_reg_16650 <= tmp_42_fu_8103_p8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (trunc_ln147_1_reg_15807 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001))) then
                tmp_43_reg_16655 <= tmp_43_fu_8115_p8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24_11001))) then
                tmp_56_reg_17361 <= grp_fu_3486_p8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (trunc_ln147_1_reg_15807 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24_11001))) then
                tmp_58_reg_17367 <= grp_fu_3497_p8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15998) and (trunc_ln147_1_reg_15807 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_const_boolean_0 = ap_block_pp0_stage28_11001))) then
                tmp_59_reg_17552 <= grp_fu_3581_p8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_boolean_0 = ap_block_pp0_stage27_11001))) then
                tmp_71_reg_17482 <= grp_fu_3559_p8;
                tmp_72_reg_17488 <= grp_fu_3570_p8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_const_boolean_0 = ap_block_pp0_stage28_11001))) then
                tmp_81_reg_17618 <= grp_fu_3537_p8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (trunc_ln147_1_reg_15807 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_const_boolean_0 = ap_block_pp0_stage28_11001))) then
                tmp_82_reg_17624 <= grp_fu_3548_p8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001))) then
                    zext_ln167_35_reg_16330(16 downto 0) <= zext_ln167_35_fu_7906_p1(16 downto 0);
            end if;
        end if;
    end process;
    zext_ln92_16_reg_14987(3 downto 0) <= "0000";
    zext_ln92_16_reg_14987(12) <= '0';
    sub_ln92_1_reg_15156(0) <= '0';
    add_ln92_reg_15161(0) <= '0';
    zext_ln92_38_reg_15177(12 downto 8) <= "00000";
    shl_ln92_25_reg_15198(2 downto 0) <= "000";
    shl_ln92_34_reg_15217(1 downto 0) <= "00";
    zext_ln92_119_reg_15292(0) <= '0';
    zext_ln92_119_reg_15292(12 downto 9) <= "0000";
    shl_ln92_57_reg_15297(3 downto 0) <= "0000";
    add_ln92_32_reg_15302(0) <= '0';
    sub_ln92_62_reg_15320(2 downto 0) <= "000";
    shl_ln92_28_reg_15344(1 downto 0) <= "00";
    sub_ln92_34_reg_15349(0) <= '0';
    sext_ln92_44_reg_15354(0) <= '0';
    zext_ln92_99_reg_15369(12 downto 8) <= "00000";
    shl_ln92_53_reg_15395(3 downto 0) <= "0000";
    shl_ln92_59_reg_15416(0) <= '0';
    zext_ln92_127_reg_15421(12 downto 8) <= "00000";
    add_ln92_41_reg_15426(1 downto 0) <= "00";
    add_ln92_43_reg_15431(0) <= '0';
    zext_ln92_138_reg_15454(14 downto 8) <= "0000000";
    zext_ln92_146_reg_15464(3 downto 0) <= "0000";
    zext_ln92_146_reg_15464(12) <= '0';
    add_ln104_27_reg_15484(0) <= '0';
    shl_ln92_67_reg_15499(1 downto 0) <= "00";
    zext_ln119_reg_15569(63 downto 16) <= "000000000000000000000000000000000000000000000000";
    zext_ln156_reg_16010(16) <= '0';
    zext_ln167_reg_16015(63 downto 16) <= "000000000000000000000000000000000000000000000000";
    zext_ln167_18_reg_16067(63 downto 17) <= "00000000000000000000000000000000000000000000000";
    zext_ln167_35_reg_16330(63 downto 17) <= "00000000000000000000000000000000000000000000000";
    zext_ln167_1_reg_16682(12 downto 8) <= "00000";
    select_ln167_53_reg_16958(0) <= '1';
    select_ln167_53_reg_16958(12 downto 2) <= "11111111100";
    zext_ln167_72_reg_16963(12 downto 8) <= "00000";
    zext_ln167_28_reg_17027(12 downto 8) <= "00000";
    zext_ln167_46_reg_17084(12 downto 8) <= "00000";
    zext_ln167_10_reg_17175(11 downto 8) <= "0000";
    zext_ln167_79_reg_17254(12 downto 8) <= "00000";
    zext_ln167_9_reg_17280(12 downto 8) <= "00000";
    zext_ln167_112_reg_17291(12 downto 8) <= "00000";
    zext_ln167_113_reg_17333(11 downto 8) <= "0000";
    zext_ln167_126_reg_17349(11 downto 8) <= "0000";
    zext_ln167_125_reg_17377(12 downto 8) <= "00000";
    zext_ln167_139_reg_17398(12 downto 8) <= "00000";
    zext_ln167_61_reg_17431(12 downto 8) <= "00000";
    zext_ln167_180_reg_17444(12 downto 8) <= "00000";
    zext_ln167_220_reg_17454(12 downto 8) <= "00000";
    zext_ln167_93_reg_17521(11 downto 8) <= "0000";
    select_ln167_97_reg_17537(0) <= '1';
    select_ln167_97_reg_17537(3 downto 2) <= "01";
    zext_ln167_141_reg_17542(1 downto 0) <= "00";
    zext_ln167_141_reg_17542(10) <= '0';
    sub_ln167_82_reg_17547(1 downto 0) <= "00";
    sub_ln167_10_reg_17634(0) <= '0';
    select_ln167_33_reg_17644(11 downto 3) <= "000000001";
    zext_ln167_32_reg_17649(11 downto 8) <= "0000";
    zext_ln167_37_reg_17655(2 downto 0) <= "000";
    zext_ln167_37_reg_17655(11) <= '0';
    select_ln167_48_reg_17671(0) <= '0';
    shl_ln167_19_reg_17681(0) <= '0';
    zext_ln167_97_reg_17696(12 downto 8) <= "00000";
    zext_ln167_204_reg_17757(12 downto 8) <= "00000";
    sub_ln167_121_reg_17762(2 downto 0) <= "000";
    shl_ln167_70_reg_17787(0) <= '0';
    shl_ln167_58_reg_17943(0) <= '0';
    select_ln167_140_reg_17973(2 downto 0) <= "011";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage5_subdone, ap_block_pp0_stage29_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_reset_idle_pp0, ap_reset_start_pp0, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage8_subdone, ap_block_pp0_stage9_subdone, ap_block_pp0_stage10_subdone, ap_block_pp0_stage11_subdone, ap_block_pp0_stage12_subdone, ap_block_pp0_stage13_subdone, ap_block_pp0_stage14_subdone, ap_block_pp0_stage15_subdone, ap_block_pp0_stage16_subdone, ap_block_pp0_stage17_subdone, ap_block_pp0_stage18_subdone, ap_block_pp0_stage19_subdone, ap_block_pp0_stage20_subdone, ap_block_pp0_stage21_subdone, ap_block_pp0_stage22_subdone, ap_block_pp0_stage23_subdone, ap_block_pp0_stage24_subdone, ap_block_pp0_stage25_subdone, ap_block_pp0_stage26_subdone, ap_block_pp0_stage27_subdone, ap_block_pp0_stage28_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_reset_start_pp0 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_reset_idle_pp0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                elsif ((((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_reset_start_pp0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_pp0_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                end if;
            when ap_ST_fsm_pp0_stage13 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                end if;
            when ap_ST_fsm_pp0_stage14 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                end if;
            when ap_ST_fsm_pp0_stage15 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage16 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage16_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                end if;
            when ap_ST_fsm_pp0_stage17 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage17_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                end if;
            when ap_ST_fsm_pp0_stage18 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage18_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage19;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
                end if;
            when ap_ST_fsm_pp0_stage19 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage19_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage20;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage19;
                end if;
            when ap_ST_fsm_pp0_stage20 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage20_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage21;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage20;
                end if;
            when ap_ST_fsm_pp0_stage21 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage21_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage22;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage21;
                end if;
            when ap_ST_fsm_pp0_stage22 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage22_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage23;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage22;
                end if;
            when ap_ST_fsm_pp0_stage23 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage23_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage24;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage23;
                end if;
            when ap_ST_fsm_pp0_stage24 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage24_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage25;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage24;
                end if;
            when ap_ST_fsm_pp0_stage25 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage25_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage26;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage25;
                end if;
            when ap_ST_fsm_pp0_stage26 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage26_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage27;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage26;
                end if;
            when ap_ST_fsm_pp0_stage27 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage27_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage28;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage27;
                end if;
            when ap_ST_fsm_pp0_stage28 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage28_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage29;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage28;
                end if;
            when ap_ST_fsm_pp0_stage29 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage29_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage29;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln104_10_fu_7240_p2 <= std_logic_vector(signed(sext_ln92_83_fu_7168_p1) + signed(add_ln104_9_fu_7234_p2));
    add_ln104_11_fu_7246_p2 <= std_logic_vector(unsigned(zext_ln92_108_fu_6973_p1) + unsigned(sext_ln92_75_fu_7048_p1));
    add_ln104_12_fu_7252_p2 <= std_logic_vector(signed(sext_ln92_85_fu_7209_p1) + signed(add_ln104_11_fu_7246_p2));
    add_ln104_13_fu_7414_p2 <= std_logic_vector(unsigned(add_ln104_10_reg_15509) + unsigned(sext_ln104_3_fu_7411_p1));
    add_ln104_14_fu_6916_p2 <= std_logic_vector(signed(sext_ln92_64_fu_6642_p1) + signed(sub_ln92_36_reg_15236));
    add_ln104_15_fu_6921_p2 <= std_logic_vector(signed(sext_ln92_50_fu_6450_p1) + signed(add_ln104_14_fu_6916_p2));
    add_ln104_16_fu_7261_p2 <= std_logic_vector(unsigned(zext_ln92_141_fu_7179_p1) + unsigned(sext_ln92_74_fu_7028_p1));
    add_ln104_17_fu_7271_p2 <= std_logic_vector(signed(sext_ln92_81_fu_7118_p1) + signed(sext_ln104_5_fu_7267_p1));
    add_ln104_18_fu_7281_p2 <= std_logic_vector(signed(sext_ln104_4_fu_7258_p1) + signed(sext_ln104_6_fu_7277_p1));
    add_ln104_19_fu_7616_p2 <= std_logic_vector(signed(sext_ln92_44_reg_15354) + signed(sub_ln92_27_reg_15548));
    add_ln104_1_fu_6910_p2 <= std_logic_vector(unsigned(sub_ln92_28_fu_6099_p2) + unsigned(sext_ln104_fu_6907_p1));
    add_ln104_20_fu_7620_p2 <= std_logic_vector(signed(sext_ln92_36_fu_7592_p1) + signed(add_ln104_19_fu_7616_p2));
    add_ln104_21_fu_6927_p2 <= std_logic_vector(unsigned(sub_ln92_52_fu_6578_p2) + unsigned(zext_ln92_119_reg_15292));
    add_ln104_22_fu_7290_p2 <= std_logic_vector(unsigned(sub_ln92_61_fu_7063_p2) + unsigned(sext_ln92_86_fu_7218_p1));
    add_ln104_23_fu_7300_p2 <= std_logic_vector(signed(sext_ln104_8_fu_7287_p1) + signed(sext_ln104_9_fu_7296_p1));
    add_ln104_24_fu_7630_p2 <= std_logic_vector(signed(sext_ln104_7_fu_7626_p1) + signed(add_ln104_23_reg_15524));
    add_ln104_25_fu_7306_p2 <= std_logic_vector(signed(sext_ln92_84_fu_7183_p1) + signed(sub_ln92_66_fu_7122_p2));
    add_ln104_26_fu_6932_p2 <= std_logic_vector(signed(sext_ln92_41_fu_6308_p1) + signed(sext_ln92_6_fu_5932_p1));
    add_ln104_27_fu_6938_p2 <= std_logic_vector(unsigned(zext_ln92_37_fu_5981_p1) + unsigned(add_ln104_26_fu_6932_p2));
    add_ln104_28_fu_7315_p2 <= std_logic_vector(unsigned(add_ln104_25_fu_7306_p2) + unsigned(sext_ln104_10_fu_7312_p1));
    add_ln104_30_fu_6944_p2 <= std_logic_vector(unsigned(sub_ln92_63_fu_6812_p2) + unsigned(sub_ln92_70_fu_6901_p2));
    add_ln104_32_fu_7327_p2 <= std_logic_vector(signed(sext_ln104_11_fu_7321_p1) + signed(sext_ln104_13_fu_7324_p1));
    add_ln104_33_fu_7343_p2 <= std_logic_vector(signed(sext_ln92_82_fu_7144_p1) + signed(sext_ln92_74_fu_7028_p1));
    add_ln104_34_fu_7353_p2 <= std_logic_vector(unsigned(sub_ln92_54_fu_6987_p2) + unsigned(sext_ln104_15_fu_7349_p1));
    add_ln104_35_fu_7848_p2 <= std_logic_vector(unsigned(zext_ln92_138_reg_15454) + unsigned(sub_ln92_71_fu_7840_p2));
    add_ln104_36_fu_7857_p2 <= std_logic_vector(signed(sext_ln92_73_fu_7834_p1) + signed(sext_ln104_17_fu_7853_p1));
    add_ln104_4_fu_7419_p2 <= std_logic_vector(unsigned(add_ln104_8_reg_15504) + unsigned(add_ln104_13_fu_7414_p2));
    add_ln104_5_fu_7635_p2 <= std_logic_vector(unsigned(add_ln104_18_reg_15519) + unsigned(add_ln104_24_fu_7630_p2));
    add_ln104_6_fu_7337_p2 <= std_logic_vector(unsigned(add_ln104_28_fu_7315_p2) + unsigned(sext_ln104_14_fu_7333_p1));
    add_ln104_7_fu_7863_p2 <= std_logic_vector(signed(sext_ln104_16_fu_7845_p1) + signed(add_ln104_36_fu_7857_p2));
    add_ln104_8_fu_7228_p2 <= std_logic_vector(signed(sext_ln104_1_fu_7222_p1) + signed(sext_ln104_2_fu_7225_p1));
    add_ln104_9_fu_7234_p2 <= std_logic_vector(unsigned(sub_ln92_55_fu_6996_p2) + unsigned(sext_ln92_80_fu_7097_p1));
    add_ln123_fu_7474_p2 <= std_logic_vector(unsigned(l2_write_col_offset) + unsigned(ap_const_lv16_1));
    add_ln127_fu_7948_p2 <= std_logic_vector(unsigned(l2_write_row_offset_2_reg_15540) + unsigned(ap_const_lv8_1));
    add_ln134_fu_7563_p2 <= std_logic_vector(unsigned(l1_read_col_offset) + unsigned(ap_const_lv16_2));
    add_ln138_fu_7973_p2 <= std_logic_vector(unsigned(l1_read_row_offset_l_reg_14594) + unsigned(ap_const_lv8_2));
    add_ln156_1_fu_8065_p2 <= std_logic_vector(unsigned(l2_read_row_offset) + unsigned(select_ln156_fu_8058_p3));
    add_ln156_2_fu_8148_p2 <= std_logic_vector(unsigned(zext_ln156_3_fu_8140_p1) + unsigned(l2_read_row_offset));
    add_ln156_fu_8006_p2 <= std_logic_vector(unsigned(zext_ln156_1_fu_7996_p1) + unsigned(l2_read_row_offset));
    add_ln157_1_fu_8089_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(add_ln159_1_fu_8083_p2));
    add_ln157_2_fu_8166_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(add_ln159_2_fu_8160_p2));
    add_ln157_fu_8024_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(add_ln159_fu_8018_p2));
    add_ln159_1_fu_8083_p2 <= std_logic_vector(unsigned(zext_ln156_2_fu_8003_p1) + unsigned(add_ln159_3_fu_8077_p2));
    add_ln159_2_fu_8160_p2 <= std_logic_vector(unsigned(trunc_ln156_fu_7999_p1) + unsigned(zext_ln156_4_fu_8144_p1));
    add_ln159_3_fu_8077_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(trunc_ln156_fu_7999_p1));
    add_ln159_fu_8018_p2 <= std_logic_vector(unsigned(trunc_ln156_fu_7999_p1) + unsigned(zext_ln156_2_fu_8003_p1));
    add_ln167_100_fu_12611_p2 <= std_logic_vector(signed(sext_ln167_71_fu_10572_p1) + signed(sext_ln167_56_fu_10193_p1));
    add_ln167_101_fu_12621_p2 <= std_logic_vector(unsigned(zext_ln167_5_fu_9079_p1) + unsigned(sext_ln167_196_fu_12531_p1));
    add_ln167_102_fu_12627_p2 <= std_logic_vector(signed(sext_ln167_64_fu_10375_p1) + signed(add_ln167_101_fu_12621_p2));
    add_ln167_103_fu_12637_p2 <= std_logic_vector(signed(sext_ln167_204_fu_12617_p1) + signed(sext_ln167_205_fu_12633_p1));
    add_ln167_104_fu_13352_p2 <= std_logic_vector(signed(sext_ln167_203_fu_13346_p1) + signed(sext_ln167_206_fu_13349_p1));
    add_ln167_105_fu_13358_p2 <= std_logic_vector(unsigned(add_ln167_95_fu_13340_p2) + unsigned(add_ln167_104_fu_13352_p2));
    add_ln167_106_fu_12654_p2 <= std_logic_vector(signed(sext_ln167_143_fu_11924_p1) + signed(l2_kernel_sums_5));
    add_ln167_107_fu_12660_p2 <= std_logic_vector(signed(sext_ln167_132_fu_11785_p1) + signed(sext_ln167_155_fu_12176_p1));
    add_ln167_108_fu_13367_p2 <= std_logic_vector(unsigned(add_ln167_106_reg_17867) + unsigned(sext_ln167_208_fu_13364_p1));
    add_ln167_109_fu_12666_p2 <= std_logic_vector(signed(sext_ln167_114_fu_11322_p1) + signed(sext_ln167_121_fu_11540_p1));
    add_ln167_10_fu_11016_p2 <= std_logic_vector(unsigned(zext_ln167_131_fu_11013_p1) + unsigned(zext_ln167_129_fu_10956_p1));
    add_ln167_110_fu_12676_p2 <= std_logic_vector(unsigned(zext_ln167_133_fu_11037_p1) + unsigned(select_ln167_66_fu_10586_p3));
    add_ln167_111_fu_12686_p2 <= std_logic_vector(signed(sext_ln167_81_fu_10756_p1) + signed(sext_ln167_210_fu_12682_p1));
    add_ln167_112_fu_12696_p2 <= std_logic_vector(signed(sext_ln167_209_fu_12672_p1) + signed(sext_ln167_211_fu_12692_p1));
    add_ln167_113_fu_13375_p2 <= std_logic_vector(unsigned(add_ln167_108_fu_13367_p2) + unsigned(sext_ln167_212_fu_13372_p1));
    add_ln167_114_fu_12702_p2 <= std_logic_vector(signed(sext_ln167_5_fu_9118_p1) + signed(sext_ln167_90_fu_10919_p1));
    add_ln167_115_fu_12712_p2 <= std_logic_vector(signed(sext_ln167_37_fu_9836_p1) + signed(sext_ln167_12_fu_9287_p1));
    add_ln167_116_fu_12718_p2 <= std_logic_vector(signed(sext_ln167_22_fu_9490_p1) + signed(add_ln167_115_fu_12712_p2));
    add_ln167_117_fu_12728_p2 <= std_logic_vector(signed(sext_ln167_213_fu_12708_p1) + signed(sext_ln167_214_fu_12724_p1));
    add_ln167_118_fu_12734_p2 <= std_logic_vector(signed(sext_ln167_46_fu_10049_p1) + signed(sext_ln167_30_fu_9693_p1));
    add_ln167_119_fu_12744_p2 <= std_logic_vector(signed(sext_ln167_207_fu_12650_p1) + signed(sext_ln167_57_fu_10225_p1));
    add_ln167_11_fu_11140_p2 <= std_logic_vector(unsigned(select_ln167_8_fu_9204_p3) + unsigned(select_ln167_1_fu_9021_p3));
    add_ln167_120_fu_12750_p2 <= std_logic_vector(unsigned(zext_ln167_91_fu_10379_p1) + unsigned(add_ln167_119_fu_12744_p2));
    add_ln167_121_fu_12760_p2 <= std_logic_vector(signed(sext_ln167_216_fu_12740_p1) + signed(sext_ln167_217_fu_12756_p1));
    add_ln167_122_fu_13387_p2 <= std_logic_vector(signed(sext_ln167_215_fu_13381_p1) + signed(sext_ln167_218_fu_13384_p1));
    add_ln167_123_fu_13393_p2 <= std_logic_vector(unsigned(add_ln167_113_fu_13375_p2) + unsigned(add_ln167_122_fu_13387_p2));
    add_ln167_124_fu_12805_p2 <= std_logic_vector(signed(sext_ln167_157_fu_12240_p1) + signed(sext_ln167_145_fu_11958_p1));
    add_ln167_125_fu_12811_p2 <= std_logic_vector(signed(sext_ln167_123_fu_11578_p1) + signed(sext_ln167_134_fu_11817_p1));
    add_ln167_126_fu_12817_p2 <= std_logic_vector(unsigned(add_ln167_124_fu_12805_p2) + unsigned(add_ln167_125_fu_12811_p2));
    add_ln167_127_fu_12823_p2 <= std_logic_vector(signed(sext_ln167_83_fu_10776_p1) + signed(sext_ln167_115_fu_11337_p1));
    add_ln167_128_fu_13399_p2 <= std_logic_vector(unsigned(zext_ln167_123_fu_13011_p1) + unsigned(sext_ln167_96_fu_13015_p1));
    add_ln167_129_fu_13405_p2 <= std_logic_vector(signed(sext_ln167_72_fu_12985_p1) + signed(add_ln167_128_fu_13399_p2));
    add_ln167_12_fu_13021_p2 <= std_logic_vector(unsigned(l2_kernel_sums_1) + unsigned(sext_ln167_100_fu_13018_p1));
    add_ln167_130_fu_13583_p2 <= std_logic_vector(signed(sext_ln167_221_fu_13577_p1) + signed(sext_ln167_222_fu_13580_p1));
    add_ln167_131_fu_13593_p2 <= std_logic_vector(signed(sext_ln167_220_fu_13574_p1) + signed(sext_ln167_223_fu_13589_p1));
    add_ln167_132_fu_12829_p2 <= std_logic_vector(signed(sext_ln167_13_fu_9297_p1) + signed(sub_ln167_4_fu_9141_p2));
    add_ln167_133_fu_12835_p2 <= std_logic_vector(signed(sext_ln167_24_fu_9511_p1) + signed(sext_ln167_31_fu_9714_p1));
    add_ln167_134_fu_12845_p2 <= std_logic_vector(unsigned(add_ln167_132_fu_12829_p2) + unsigned(sext_ln167_224_fu_12841_p1));
    add_ln167_135_fu_12851_p2 <= std_logic_vector(signed(sext_ln167_39_fu_9866_p1) + signed(sext_ln167_48_fu_10081_p1));
    add_ln167_136_fu_12861_p2 <= std_logic_vector(signed(sext_ln167_219_fu_12801_p1) + signed(sext_ln167_58_fu_10242_p1));
    add_ln167_137_fu_12867_p2 <= std_logic_vector(signed(sext_ln167_66_fu_10399_p1) + signed(add_ln167_136_fu_12861_p2));
    add_ln167_138_fu_12877_p2 <= std_logic_vector(signed(sext_ln167_225_fu_12857_p1) + signed(sext_ln167_226_fu_12873_p1));
    add_ln167_139_fu_13602_p2 <= std_logic_vector(unsigned(add_ln167_134_reg_17902) + unsigned(sext_ln167_227_fu_13599_p1));
    add_ln167_13_fu_11146_p2 <= std_logic_vector(unsigned(select_ln167_23_fu_9586_p3) + unsigned(sext_ln167_16_fu_9405_p1));
    add_ln167_140_fu_13607_p2 <= std_logic_vector(unsigned(add_ln167_131_fu_13593_p2) + unsigned(add_ln167_139_fu_13602_p2));
    add_ln167_141_fu_12889_p2 <= std_logic_vector(signed(sext_ln167_148_fu_11993_p1) + signed(l2_kernel_sums_7));
    add_ln167_142_fu_8757_p2 <= std_logic_vector(signed(sext_ln167_97_fu_8751_p1) + signed(sext_ln167_135_fu_8754_p1));
    add_ln167_143_fu_12898_p2 <= std_logic_vector(signed(sext_ln167_158_fu_12295_p1) + signed(sext_ln167_230_fu_12895_p1));
    add_ln167_144_fu_12908_p2 <= std_logic_vector(unsigned(add_ln167_141_fu_12889_p2) + unsigned(sext_ln167_231_fu_12904_p1));
    add_ln167_145_fu_13977_p2 <= std_logic_vector(unsigned(add_ln167_150_fu_13947_p2) + unsigned(sext_ln167_240_fu_13973_p1));
    add_ln167_146_fu_8984_p2 <= std_logic_vector(signed(sext_ln167_49_fu_8792_p1) + signed(sext_ln167_84_fu_8834_p1));
    add_ln167_148_fu_13616_p2 <= std_logic_vector(unsigned(zext_ln167_55_fu_13443_p1) + unsigned(grp_fu_14238_p3));
    add_ln167_149_fu_13625_p2 <= std_logic_vector(signed(sext_ln167_232_fu_13613_p1) + signed(sext_ln167_233_fu_13621_p1));
    add_ln167_14_fu_11156_p2 <= std_logic_vector(signed(sext_ln167_41_fu_9935_p1) + signed(sext_ln167_33_fu_9767_p1));
    add_ln167_150_fu_13947_p2 <= std_logic_vector(unsigned(add_ln167_144_reg_17918) + unsigned(sext_ln167_234_fu_13944_p1));
    add_ln167_151_fu_12914_p2 <= std_logic_vector(unsigned(zext_ln167_164_fu_11593_p1) + unsigned(select_ln167_61_fu_10413_p3));
    add_ln167_152_fu_12924_p2 <= std_logic_vector(unsigned(select_ln167_21_reg_17037) + unsigned(zext_ln167_163_fu_11582_p1));
    add_ln167_153_fu_12929_p2 <= std_logic_vector(signed(sext_ln167_117_fu_11367_p1) + signed(add_ln167_152_fu_12924_p2));
    add_ln167_154_fu_12939_p2 <= std_logic_vector(signed(sext_ln167_235_fu_12920_p1) + signed(sext_ln167_236_fu_12935_p1));
    add_ln167_155_fu_8667_p2 <= std_logic_vector(signed(mul_ln167_2_reg_16692) + signed(zext_ln167_124_fu_8631_p1));
    add_ln167_156_fu_13919_p2 <= std_logic_vector(signed(sext_ln167_229_fu_13915_p1) + signed(sext_ln167_14_fu_13842_p1));
    add_ln167_157_fu_13925_p2 <= std_logic_vector(unsigned(zext_ln167_45_fu_13845_p1) + unsigned(add_ln167_156_fu_13919_p2));
    add_ln167_158_fu_13961_p2 <= std_logic_vector(signed(sext_ln167_238_fu_13955_p1) + signed(sext_ln167_239_fu_13958_p1));
    add_ln167_159_fu_13967_p2 <= std_logic_vector(signed(sext_ln167_237_fu_13952_p1) + signed(add_ln167_158_fu_13961_p2));
    add_ln167_15_fu_11166_p2 <= std_logic_vector(signed(sext_ln167_101_fu_11152_p1) + signed(sext_ln167_102_fu_11162_p1));
    add_ln167_16_fu_13030_p2 <= std_logic_vector(unsigned(add_ln167_12_fu_13021_p2) + unsigned(sext_ln167_103_fu_13027_p1));
    add_ln167_17_fu_11172_p2 <= std_logic_vector(unsigned(select_ln167_63_fu_10479_p3) + unsigned(sext_ln167_62_fu_10344_p1));
    add_ln167_18_fu_11182_p2 <= std_logic_vector(signed(sext_ln167_52_fu_10148_p1) + signed(sext_ln167_104_fu_11178_p1));
    add_ln167_19_fu_11188_p2 <= std_logic_vector(signed(sext_ln167_87_fu_10864_p1) + signed(sext_ln167_76_fu_10701_p1));
    add_ln167_1_fu_9409_p2 <= std_logic_vector(unsigned(zext_ln167_20_fu_9322_p1) + unsigned(zext_ln167_23_fu_9346_p1));
    add_ln167_20_fu_11194_p2 <= std_logic_vector(unsigned(select_ln167_93_fu_11133_p3) + unsigned(select_ln167_85_fu_10938_p3));
    add_ln167_21_fu_13045_p2 <= std_logic_vector(signed(sext_ln167_106_fu_13039_p1) + signed(sext_ln167_107_fu_13042_p1));
    add_ln167_22_fu_13051_p2 <= std_logic_vector(signed(sext_ln167_105_fu_13036_p1) + signed(add_ln167_21_fu_13045_p2));
    add_ln167_23_fu_13061_p2 <= std_logic_vector(unsigned(add_ln167_16_fu_13030_p2) + unsigned(sext_ln167_108_fu_13057_p1));
    add_ln167_24_fu_11247_p2 <= std_logic_vector(unsigned(zext_ln167_140_fu_11200_p1) + unsigned(zext_ln167_144_fu_11243_p1));
    add_ln167_25_fu_13683_p2 <= std_logic_vector(unsigned(zext_ln167_167_fu_13667_p1) + unsigned(zext_ln167_168_fu_13679_p1));
    add_ln167_26_fu_13187_p2 <= std_logic_vector(unsigned(zext_ln167_188_fu_13183_p1) + unsigned(zext_ln167_183_fu_13109_p1));
    add_ln167_27_fu_11875_p2 <= std_logic_vector(unsigned(zext_ln167_195_fu_11871_p1) + unsigned(zext_ln167_194_fu_11860_p1));
    add_ln167_28_fu_12223_p2 <= std_logic_vector(unsigned(zext_ln167_212_fu_12185_p1) + unsigned(zext_ln167_214_fu_12219_p1));
    add_ln167_29_fu_12278_p2 <= std_logic_vector(unsigned(zext_ln167_218_fu_12274_p1) + unsigned(zext_ln167_217_fu_12270_p1));
    add_ln167_2_fu_9676_p2 <= std_logic_vector(unsigned(zext_ln167_38_fu_9576_p1) + unsigned(zext_ln167_37_fu_9565_p1));
    add_ln167_30_fu_13211_p2 <= std_logic_vector(signed(sext_ln167_137_fu_13158_p1) + signed(l2_kernel_sums_0));
    add_ln167_31_fu_13217_p2 <= std_logic_vector(signed(sext_ln167_124_fu_13092_p1) + signed(sext_ln167_149_fu_13208_p1));
    add_ln167_32_fu_13227_p2 <= std_logic_vector(unsigned(add_ln167_30_fu_13211_p2) + unsigned(sext_ln167_160_fu_13223_p1));
    add_ln167_35_fu_12305_p2 <= std_logic_vector(signed(sext_ln167_74_fu_10659_p1) + signed(sext_ln167_162_fu_12302_p1));
    add_ln167_36_fu_13239_p2 <= std_logic_vector(signed(sext_ln167_161_fu_13233_p1) + signed(sext_ln167_163_fu_13236_p1));
    add_ln167_37_fu_13249_p2 <= std_logic_vector(unsigned(add_ln167_32_fu_13227_p2) + unsigned(sext_ln167_164_fu_13245_p1));
    add_ln167_38_fu_12311_p2 <= std_logic_vector(signed(sext_ln167_fu_8996_p1) + signed(sext_ln167_85_fu_10838_p1));
    add_ln167_39_fu_12321_p2 <= std_logic_vector(signed(sext_ln167_32_fu_9735_p1) + signed(zext_ln167_11_fu_9151_p1));
    add_ln167_3_fu_12960_p2 <= std_logic_vector(unsigned(zext_ln167_32_reg_17649) + unsigned(zext_ln167_37_reg_17655));
    add_ln167_40_fu_12327_p2 <= std_logic_vector(signed(sext_ln167_15_fu_9374_p1) + signed(add_ln167_39_fu_12321_p2));
    add_ln167_41_fu_12337_p2 <= std_logic_vector(signed(sext_ln167_165_fu_12317_p1) + signed(sext_ln167_166_fu_12333_p1));
    add_ln167_43_fu_12343_p2 <= std_logic_vector(signed(sext_ln167_159_fu_12299_p1) + signed(sext_ln167_51_fu_10144_p1));
    add_ln167_44_fu_13261_p2 <= std_logic_vector(signed(sext_ln167_61_fu_12982_p1) + signed(sext_ln167_168_fu_13258_p1));
    add_ln167_45_fu_13267_p2 <= std_logic_vector(unsigned(zext_ln167_221_fu_13255_p1) + unsigned(add_ln167_44_fu_13261_p2));
    add_ln167_46_fu_13530_p2 <= std_logic_vector(signed(sext_ln167_167_fu_13524_p1) + signed(sext_ln167_169_fu_13527_p1));
    add_ln167_47_fu_13536_p2 <= std_logic_vector(unsigned(add_ln167_37_reg_17948) + unsigned(add_ln167_46_fu_13530_p2));
    add_ln167_48_fu_13544_p2 <= std_logic_vector(unsigned(select_ln167_124_fu_13517_p3) + unsigned(zext_ln167_186_fu_13505_p1));
    add_ln167_49_fu_13550_p2 <= std_logic_vector(signed(sext_ln167_170_fu_13541_p1) + signed(sub_ln167_92_fu_13494_p2));
    add_ln167_4_fu_7901_p2 <= std_logic_vector(unsigned(ap_const_lv17_2) + unsigned(zext_ln156_reg_16010));
    add_ln167_50_fu_13725_p2 <= std_logic_vector(signed(sext_ln167_125_fu_13718_p1) + signed(add_ln167_49_reg_18006));
    add_ln167_51_fu_13730_p2 <= std_logic_vector(signed(sext_ln167_171_fu_13722_p1) + signed(add_ln167_50_fu_13725_p2));
    add_ln167_52_fu_13280_p2 <= std_logic_vector(signed(sext_ln167_139_fu_13204_p1) + signed(l2_kernel_sums_2));
    add_ln167_53_fu_12356_p2 <= std_logic_vector(signed(sext_ln167_128_fu_11676_p1) + signed(sext_ln167_152_fu_12082_p1));
    add_ln167_54_fu_13289_p2 <= std_logic_vector(unsigned(add_ln167_52_fu_13280_p2) + unsigned(sext_ln167_174_fu_13286_p1));
    add_ln167_55_fu_12362_p2 <= std_logic_vector(signed(sext_ln167_110_fu_11229_p1) + signed(sext_ln167_118_fu_11437_p1));
    add_ln167_56_fu_12372_p2 <= std_logic_vector(signed(sext_ln167_92_fu_10983_p1) + signed(sext_ln167_69_fu_10521_p1));
    add_ln167_57_fu_12382_p2 <= std_logic_vector(signed(sext_ln167_77_fu_10718_p1) + signed(sext_ln167_176_fu_12378_p1));
    add_ln167_58_fu_12388_p2 <= std_logic_vector(signed(sext_ln167_175_fu_12368_p1) + signed(add_ln167_57_fu_12382_p2));
    add_ln167_59_fu_13298_p2 <= std_logic_vector(unsigned(add_ln167_54_fu_13289_p2) + unsigned(sext_ln167_177_fu_13295_p1));
    add_ln167_5_fu_9774_p2 <= std_logic_vector(unsigned(zext_ln167_50_fu_9771_p1) + unsigned(zext_ln167_49_fu_9750_p1));
    add_ln167_60_fu_12394_p2 <= std_logic_vector(unsigned(sub_ln167_2_fu_9058_p2) + unsigned(sext_ln167_88_fu_10885_p1));
    add_ln167_61_fu_12400_p2 <= std_logic_vector(signed(sext_ln167_35_fu_9795_p1) + signed(sext_ln167_8_fu_9235_p1));
    add_ln167_62_fu_13310_p2 <= std_logic_vector(signed(sext_ln167_18_fu_12957_p1) + signed(sext_ln167_179_fu_13307_p1));
    add_ln167_63_fu_13316_p2 <= std_logic_vector(signed(sext_ln167_178_fu_13304_p1) + signed(add_ln167_62_fu_13310_p2));
    add_ln167_64_fu_12406_p2 <= std_logic_vector(signed(sext_ln167_42_fu_9972_p1) + signed(sext_ln167_27_fu_9621_p1));
    add_ln167_65_fu_13765_p2 <= std_logic_vector(signed(sext_ln167_173_fu_13761_p1) + signed(sext_ln167_53_fu_13657_p1));
    add_ln167_66_fu_13771_p2 <= std_logic_vector(signed(sext_ln167_63_fu_13660_p1) + signed(add_ln167_65_fu_13765_p2));
    add_ln167_67_fu_13857_p2 <= std_logic_vector(signed(sext_ln167_181_fu_13851_p1) + signed(sext_ln167_182_fu_13854_p1));
    add_ln167_68_fu_13867_p2 <= std_logic_vector(signed(sext_ln167_180_fu_13848_p1) + signed(sext_ln167_183_fu_13863_p1));
    add_ln167_69_fu_13873_p2 <= std_logic_vector(unsigned(add_ln167_59_reg_17963) + unsigned(add_ln167_68_fu_13867_p2));
    add_ln167_6_fu_10208_p2 <= std_logic_vector(unsigned(zext_ln167_73_fu_10151_p1) + unsigned(zext_ln167_75_fu_10204_p1));
    add_ln167_70_fu_12412_p2 <= std_logic_vector(signed(sext_ln167_140_fu_11827_p1) + signed(l2_kernel_sums_3));
    add_ln167_71_fu_12418_p2 <= std_logic_vector(signed(sext_ln167_129_fu_11725_p1) + signed(sext_ln167_153_fu_12110_p1));
    add_ln167_72_fu_12428_p2 <= std_logic_vector(unsigned(add_ln167_70_fu_12412_p2) + unsigned(sext_ln167_184_fu_12424_p1));
    add_ln167_73_fu_12434_p2 <= std_logic_vector(unsigned(select_ln167_95_fu_11284_p3) + unsigned(sext_ln167_120_fu_11478_p1));
    add_ln167_74_fu_12444_p2 <= std_logic_vector(signed(sext_ln167_93_fu_11009_p1) + signed(zext_ln167_100_fu_10530_p1));
    add_ln167_75_fu_12454_p2 <= std_logic_vector(signed(sext_ln167_79_fu_10749_p1) + signed(sext_ln167_186_fu_12450_p1));
    add_ln167_76_fu_12464_p2 <= std_logic_vector(signed(sext_ln167_185_fu_12440_p1) + signed(sext_ln167_187_fu_12460_p1));
    add_ln167_77_fu_13780_p2 <= std_logic_vector(unsigned(add_ln167_72_reg_17817) + unsigned(sext_ln167_188_fu_13777_p1));
    add_ln167_78_fu_12470_p2 <= std_logic_vector(signed(sext_ln167_3_fu_9071_p1) + signed(sext_ln167_89_fu_10900_p1));
    add_ln167_79_fu_12476_p2 <= std_logic_vector(unsigned(sub_ln167_27_fu_9828_p2) + unsigned(sext_ln167_10_fu_9256_p1));
    add_ln167_7_fu_10359_p2 <= std_logic_vector(unsigned(zext_ln167_81_fu_10266_p1) + unsigned(zext_ln167_88_fu_10355_p1));
    add_ln167_80_fu_12486_p2 <= std_logic_vector(signed(sext_ln167_19_fu_9436_p1) + signed(sext_ln167_190_fu_12482_p1));
    add_ln167_81_fu_13791_p2 <= std_logic_vector(signed(sext_ln167_189_fu_13785_p1) + signed(sext_ln167_191_fu_13788_p1));
    add_ln167_82_fu_12492_p2 <= std_logic_vector(unsigned(select_ln167_41_fu_9990_p3) + unsigned(sext_ln167_28_fu_9642_p1));
    add_ln167_84_fu_13559_p2 <= std_logic_vector(unsigned(zext_ln167_89_fu_13469_p1) + unsigned(grp_fu_14246_p3));
    add_ln167_85_fu_13568_p2 <= std_logic_vector(signed(sext_ln167_192_fu_13556_p1) + signed(sext_ln167_193_fu_13564_p1));
    add_ln167_86_fu_13800_p2 <= std_logic_vector(unsigned(add_ln167_81_fu_13791_p2) + unsigned(sext_ln167_194_fu_13797_p1));
    add_ln167_87_fu_13810_p2 <= std_logic_vector(unsigned(add_ln167_77_fu_13780_p2) + unsigned(sext_ln167_195_fu_13806_p1));
    add_ln167_88_fu_12535_p2 <= std_logic_vector(signed(sext_ln167_154_fu_12125_p1) + signed(l2_kernel_sums_4));
    add_ln167_89_fu_12541_p2 <= std_logic_vector(signed(sext_ln167_131_fu_11768_p1) + signed(sext_ln167_141_fu_11892_p1));
    add_ln167_8_fu_10434_p2 <= std_logic_vector(unsigned(zext_ln167_93_reg_17521) + unsigned(zext_ln167_95_fu_10430_p1));
    add_ln167_90_fu_13332_p2 <= std_logic_vector(unsigned(add_ln167_88_reg_17842) + unsigned(sext_ln167_197_fu_13329_p1));
    add_ln167_91_fu_12547_p2 <= std_logic_vector(unsigned(zext_ln167_120_fu_10915_p1) + unsigned(select_ln167_104_fu_11513_p3));
    add_ln167_92_fu_12557_p2 <= std_logic_vector(signed(sext_ln167_94_fu_11033_p1) + signed(sext_ln167_113_fu_11318_p1));
    add_ln167_93_fu_12563_p2 <= std_logic_vector(signed(sext_ln167_80_fu_10753_p1) + signed(add_ln167_92_fu_12557_p2));
    add_ln167_94_fu_12573_p2 <= std_logic_vector(signed(sext_ln167_198_fu_12553_p1) + signed(sext_ln167_199_fu_12569_p1));
    add_ln167_95_fu_13340_p2 <= std_logic_vector(unsigned(add_ln167_90_fu_13332_p2) + unsigned(sext_ln167_200_fu_13337_p1));
    add_ln167_96_fu_12579_p2 <= std_logic_vector(signed(sext_ln167_29_fu_9663_p1) + signed(sext_ln167_11_fu_9277_p1));
    add_ln167_97_fu_12589_p2 <= std_logic_vector(signed(sext_ln167_36_fu_9833_p1) + signed(sext_ln167_45_fu_10027_p1));
    add_ln167_98_fu_12599_p2 <= std_logic_vector(signed(sext_ln167_20_fu_9460_p1) + signed(sext_ln167_202_fu_12595_p1));
    add_ln167_99_fu_12605_p2 <= std_logic_vector(signed(sext_ln167_201_fu_12585_p1) + signed(add_ln167_98_fu_12599_p2));
    add_ln167_9_fu_10794_p2 <= std_logic_vector(unsigned(zext_ln167_113_reg_17333) + unsigned(zext_ln167_115_fu_10790_p1));
    add_ln167_fu_7754_p2 <= std_logic_vector(unsigned(ap_const_lv17_1) + unsigned(zext_ln156_fu_7740_p1));
    add_ln198_fu_7782_p2 <= std_logic_vector(unsigned(l2_read_col_offset) + unsigned(ap_const_lv16_2));
    add_ln202_fu_13996_p2 <= std_logic_vector(unsigned(l2_read_row_offset_l_reg_16397) + unsigned(ap_const_lv8_2));
    add_ln211_fu_3671_p2 <= std_logic_vector(unsigned(l1_iteration) + unsigned(ap_const_lv32_1));
    add_ln216_fu_8351_p2 <= std_logic_vector(unsigned(ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3454) + unsigned(ap_const_lv8_FF));
    add_ln219_fu_7808_p2 <= std_logic_vector(unsigned(l2_iteration) + unsigned(ap_const_lv32_1));
    add_ln41_1_fu_4155_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(select_ln42_1_fu_4094_p3));
    add_ln41_2_fu_4265_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(select_ln42_3_fu_4232_p3));
    add_ln41_3_fu_4324_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(select_ln42_5_reg_14501));
    add_ln41_4_fu_4359_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(select_ln42_7_fu_4347_p3));
    add_ln41_5_fu_4417_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(select_ln42_9_fu_4407_p3));
    add_ln41_6_fu_4441_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(select_ln42_11_fu_4429_p3));
    add_ln41_7_fu_4509_p2 <= std_logic_vector(unsigned(select_ln42_13_fu_4498_p3) + unsigned(ap_const_lv8_1));
    add_ln41_fu_4071_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(l1_channel_idx_load_reg_14311));
    add_ln45_1_fu_4220_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(select_ln42_reg_14332));
    add_ln45_2_fu_4277_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(select_ln42_2_fu_4225_p3));
    add_ln45_3_fu_4335_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(select_ln42_4_reg_14494));
    add_ln45_4_fu_4447_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(select_ln42_6_reg_14510));
    add_ln45_5_fu_4480_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(select_ln42_8_fu_4452_p3));
    add_ln45_6_fu_4577_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(select_ln42_10_reg_14558));
    add_ln45_7_fu_4588_p2 <= std_logic_vector(unsigned(select_ln42_12_fu_4582_p3) + unsigned(ap_const_lv16_1));
    add_ln45_fu_4082_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(l1_write_col_offset_s_reg_14294));
    add_ln80_1_fu_4708_p2 <= std_logic_vector(unsigned(l1_read_row_offset) + unsigned(select_ln80_fu_4701_p3));
    add_ln80_2_fu_4761_p2 <= std_logic_vector(unsigned(zext_ln80_2_fu_4753_p1) + unsigned(l1_read_row_offset));
    add_ln80_fu_4642_p2 <= std_logic_vector(unsigned(zext_ln80_fu_4632_p1) + unsigned(l1_read_row_offset));
    add_ln81_1_fu_4732_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(add_ln83_1_fu_4726_p2));
    add_ln81_2_fu_4779_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(add_ln83_2_fu_4773_p2));
    add_ln81_fu_4660_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(add_ln83_fu_4654_p2));
    add_ln83_1_fu_4726_p2 <= std_logic_vector(unsigned(zext_ln80_1_fu_4635_p1) + unsigned(add_ln83_3_fu_4720_p2));
    add_ln83_2_fu_4773_p2 <= std_logic_vector(unsigned(trunc_ln80_fu_4638_p1) + unsigned(zext_ln80_3_fu_4757_p1));
    add_ln83_3_fu_4720_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(trunc_ln80_fu_4638_p1));
    add_ln83_fu_4654_p2 <= std_logic_vector(unsigned(trunc_ln80_fu_4638_p1) + unsigned(zext_ln80_1_fu_4635_p1));
    add_ln87_1_fu_7535_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(add_ln87_fu_7507_p2));
    add_ln87_2_fu_4674_p2 <= std_logic_vector(unsigned(ap_const_lv16_2) + unsigned(add_ln87_reg_15601));
    add_ln87_fu_7507_p2 <= std_logic_vector(unsigned(zext_ln71_fu_7504_p1) + unsigned(l1_read_col_offset));
    add_ln92_10_fu_5523_p2 <= std_logic_vector(signed(sext_ln92_21_fu_5408_p1) + signed(zext_ln92_61_fu_5519_p1));
    add_ln92_11_fu_5533_p2 <= std_logic_vector(signed(sext_ln92_29_fu_5509_p1) + signed(sext_ln92_30_fu_5529_p1));
    add_ln92_12_fu_5597_p2 <= std_logic_vector(signed(sext_ln92_34_fu_5593_p1) + signed(sub_ln92_25_fu_5461_p2));
    add_ln92_13_fu_6336_p2 <= std_logic_vector(unsigned(zext_ln92_53_fu_6071_p1) + unsigned(sub_ln92_18_fu_5999_p2));
    add_ln92_14_fu_6346_p2 <= std_logic_vector(unsigned(zext_ln92_70_fu_6164_p1) + unsigned(zext_ln92_88_fu_6332_p1));
    add_ln92_15_fu_6356_p2 <= std_logic_vector(unsigned(zext_ln92_71_fu_6174_p1) + unsigned(zext_ln92_89_fu_6352_p1));
    add_ln92_16_fu_6366_p2 <= std_logic_vector(signed(sext_ln92_43_fu_6342_p1) + signed(zext_ln92_90_fu_6362_p1));
    add_ln92_17_fu_5707_p2 <= std_logic_vector(signed(sext_ln92_10_fu_5196_p1) + signed(sext_ln92_3_fu_4992_p1));
    add_ln92_18_fu_6414_p2 <= std_logic_vector(signed(sext_ln92_45_fu_6410_p1) + signed(sext_ln92_38_fu_6230_p1));
    add_ln92_1_fu_5304_p2 <= std_logic_vector(signed(sext_ln92_16_fu_5300_p1) + signed(sext_ln92_5_fu_5083_p1));
    add_ln92_20_fu_7396_p2 <= std_logic_vector(signed(sext_ln92_46_fu_7390_p1) + signed(sext_ln92_47_fu_7393_p1));
    add_ln92_21_fu_5748_p2 <= std_logic_vector(signed(sext_ln92_31_fu_5556_p1) + signed(sext_ln92_22_fu_5418_p1));
    add_ln92_23_fu_5758_p2 <= std_logic_vector(signed(sext_ln92_52_fu_5754_p1) + signed(grp_fu_14031_p3));
    add_ln92_24_fu_5779_p2 <= std_logic_vector(unsigned(sub_ln92_47_fu_5773_p2) + unsigned(zext_ln92_80_fu_5681_p1));
    add_ln92_25_fu_6460_p2 <= std_logic_vector(unsigned(sub_ln92_30_fu_6115_p2) + unsigned(sext_ln92_55_fu_6457_p1));
    add_ln92_26_fu_6507_p2 <= std_logic_vector(signed(sext_ln92_26_fu_6040_p1) + signed(sub_ln92_17_fu_5968_p2));
    add_ln92_27_fu_6513_p2 <= std_logic_vector(signed(sext_ln92_58_fu_6503_p1) + signed(sext_ln92_40_fu_6266_p1));
    add_ln92_28_fu_6519_p2 <= std_logic_vector(signed(sext_ln92_33_fu_6151_p1) + signed(add_ln92_27_fu_6513_p2));
    add_ln92_29_fu_6963_p2 <= std_logic_vector(signed(sext_ln92_59_fu_6957_p1) + signed(sext_ln92_60_fu_6960_p1));
    add_ln92_30_fu_6525_p2 <= std_logic_vector(unsigned(zext_ln92_98_fu_6466_p1) + unsigned(sub_ln92_39_fu_6285_p2));
    add_ln92_31_fu_6531_p2 <= std_logic_vector(unsigned(zext_ln92_100_fu_6479_p1) + unsigned(add_ln92_30_fu_6525_p2));
    add_ln92_32_fu_5848_p2 <= std_logic_vector(signed(sext_ln92_9_fu_5186_p1) + signed(sext_ln92_2_fu_4982_p1));
    add_ln92_33_fu_6718_p2 <= std_logic_vector(signed(sext_ln92_28_fu_6092_p1) + signed(zext_ln92_40_fu_6011_p1));
    add_ln92_34_fu_6728_p2 <= std_logic_vector(signed(sext_ln92_66_fu_6715_p1) + signed(sext_ln92_67_fu_6724_p1));
    add_ln92_35_fu_6738_p2 <= std_logic_vector(signed(sext_ln92_44_fu_6389_p1) + signed(sext_ln92_37_fu_6220_p1));
    add_ln92_36_fu_5854_p2 <= std_logic_vector(unsigned(zext_ln92_38_fu_5321_p1) + unsigned(sub_ln92_57_fu_5842_p2));
    add_ln92_37_fu_6751_p2 <= std_logic_vector(signed(sext_ln92_63_fu_6601_p1) + signed(sext_ln92_70_fu_6748_p1));
    add_ln92_38_fu_6761_p2 <= std_logic_vector(signed(sext_ln92_69_fu_6744_p1) + signed(sext_ln92_71_fu_6757_p1));
    add_ln92_39_fu_6771_p2 <= std_logic_vector(signed(sext_ln92_68_fu_6734_p1) + signed(sext_ln92_72_fu_6767_p1));
    add_ln92_40_fu_6800_p2 <= std_logic_vector(unsigned(zext_ln92_125_fu_6796_p1) + unsigned(sub_ln92_53_fu_6646_p2));
    add_ln92_41_fu_6835_p2 <= std_logic_vector(signed(sext_ln92_42_fu_6318_p1) + signed(zext_ln92_67_fu_6155_p1));
    add_ln92_42_fu_7598_p2 <= std_logic_vector(signed(sext_ln92_27_fu_7589_p1) + signed(sext_ln92_77_fu_7595_p1));
    add_ln92_43_fu_6841_p2 <= std_logic_vector(unsigned(sub_ln92_64_fu_6829_p2) + unsigned(zext_ln92_117_fu_6711_p1));
    add_ln92_45_fu_7610_p2 <= std_logic_vector(unsigned(add_ln92_42_fu_7598_p2) + unsigned(sext_ln92_79_fu_7607_p1));
    add_ln92_4_fu_7372_p2 <= std_logic_vector(signed(sext_ln92_1_fu_7363_p1) + signed(sext_ln92_18_fu_7369_p1));
    add_ln92_5_fu_5360_p2 <= std_logic_vector(signed(sext_ln92_19_fu_5356_p1) + signed(sext_ln92_12_fu_5230_p1));
    add_ln92_6_fu_5370_p2 <= std_logic_vector(signed(sext_ln92_4_fu_5041_p1) + signed(sext_ln92_20_fu_5366_p1));
    add_ln92_7_fu_5432_p2 <= std_logic_vector(signed(sext_ln92_23_fu_5428_p1) + signed(sext_ln92_14_fu_5276_p1));
    add_ln92_8_fu_5503_p2 <= std_logic_vector(signed(sext_ln92_13_fu_5266_p1) + signed(zext_ln92_11_fu_5053_p1));
    add_ln92_9_fu_5513_p2 <= std_logic_vector(unsigned(zext_ln92_59_fu_5488_p1) + unsigned(zext_ln92_60_fu_5499_p1));
    add_ln92_fu_5140_p2 <= std_logic_vector(signed(sext_ln92_7_fu_5136_p1) + signed(sext_ln92_fu_4954_p1));
    and_ln147_fu_7704_p2 <= (xor_ln147_fu_7698_p2 and icmp_ln147_fu_7684_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(9);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(10);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage15 <= ap_CS_fsm(14);
    ap_CS_fsm_pp0_stage16 <= ap_CS_fsm(16);
    ap_CS_fsm_pp0_stage17 <= ap_CS_fsm(17);
    ap_CS_fsm_pp0_stage18 <= ap_CS_fsm(18);
    ap_CS_fsm_pp0_stage19 <= ap_CS_fsm(19);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage20 <= ap_CS_fsm(20);
    ap_CS_fsm_pp0_stage21 <= ap_CS_fsm(21);
    ap_CS_fsm_pp0_stage22 <= ap_CS_fsm(22);
    ap_CS_fsm_pp0_stage23 <= ap_CS_fsm(23);
    ap_CS_fsm_pp0_stage24 <= ap_CS_fsm(24);
    ap_CS_fsm_pp0_stage25 <= ap_CS_fsm(25);
    ap_CS_fsm_pp0_stage26 <= ap_CS_fsm(26);
    ap_CS_fsm_pp0_stage27 <= ap_CS_fsm(27);
    ap_CS_fsm_pp0_stage28 <= ap_CS_fsm(28);
    ap_CS_fsm_pp0_stage29 <= ap_CS_fsm(29);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(15);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_ce)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage10_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage10_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage11_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage11_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage12_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage12_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage13_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage13_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage14_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage14_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage15_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage15_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage16_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage16_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage16_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage17_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage17_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage17_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage18_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage18_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage18_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage19_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage19_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage19_subdone <= (ap_const_logic_0 = ap_ce);
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, in_r_TVALID, icmp_ln33_reg_14253)
    begin
                ap_block_pp0_stage1_11001 <= ((icmp_ln33_reg_14253 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, in_r_TVALID, icmp_ln33_reg_14253)
    begin
                ap_block_pp0_stage1_subdone <= ((ap_const_logic_0 = ap_ce) or ((icmp_ln33_reg_14253 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage20_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage20_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage20_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage21_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage21_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage21_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage22_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage22_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage22_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage23_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage23_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage23_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage24_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage24_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage24_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage25_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage25_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage25_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage26_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage26_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage26_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage27_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage27_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage27_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage28_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage28_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage28_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage29_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage29_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage29_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage2_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage3_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage4_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state3_io)
    begin
                ap_block_pp0_stage5_11001 <= ((ap_const_boolean_1 = ap_block_state3_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_ce, ap_block_state3_io)
    begin
                ap_block_pp0_stage5_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_const_boolean_1 = ap_block_state3_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage6_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage7_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage8_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage9_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage9_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_state10_pp0_stage8_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage10_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage11_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage12_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage13_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage14_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage15_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage9_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage16_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage17_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state20_pp0_stage18_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage19_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage20_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage21_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage22_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage23_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage24_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage25_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage26_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage27_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage1_iter0_assign_proc : process(in_r_TVALID, icmp_ln33_reg_14253)
    begin
                ap_block_state2_pp0_stage1_iter0 <= ((icmp_ln33_reg_14253 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0));
    end process;

        ap_block_state30_pp0_stage28_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage29_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_io_assign_proc : process(out_r_TREADY, ap_predicate_op262_write_state3)
    begin
                ap_block_state3_io <= ((ap_predicate_op262_write_state3 = ap_const_boolean_1) and (out_r_TREADY = ap_const_logic_0));
    end process;

        ap_block_state3_pp0_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_10692_assign_proc : process(icmp_ln67_reg_14265, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
                ap_condition_10692 <= ((icmp_ln67_reg_14265 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001));
    end process;


    ap_condition_10695_assign_proc : process(icmp_ln67_reg_14265, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001)
    begin
                ap_condition_10695 <= ((icmp_ln67_reg_14265 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001));
    end process;


    ap_condition_10703_assign_proc : process(ap_enable_reg_pp0_iter1, and_ln147_reg_15998, icmp_ln182_reg_16119, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
                ap_condition_10703 <= ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln182_reg_16119 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_2296_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
                ap_condition_2296 <= ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_76_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage29, ap_block_pp0_stage29_11001)
    begin
                ap_condition_76 <= ((ap_const_boolean_0 = ap_block_pp0_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_9287_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14265, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
                ap_condition_9287 <= ((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_ce, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_mux_l1_write_col_offset_1_phi_fu_3298_p8 <= ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3293;

    ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3174_p4_assign_proc : process(and_ln147_reg_15998, icmp_ln182_reg_16119, trunc_ln147_1_reg_15807, ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3170)
    begin
        if (((icmp_ln182_reg_16119 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln147_reg_15998))) then 
            ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3174_p4 <= trunc_ln147_1_reg_15807;
        else 
            ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3174_p4 <= ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3170;
        end if; 
    end process;


    ap_phi_mux_l2_maxes_0_new_1_phi_fu_3185_p4_assign_proc : process(and_ln147_reg_15998, icmp_ln182_reg_16119, ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3181, select_ln173_8_fu_3920_p3)
    begin
        if (((icmp_ln182_reg_16119 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln147_reg_15998))) then 
            ap_phi_mux_l2_maxes_0_new_1_phi_fu_3185_p4 <= select_ln173_8_fu_3920_p3;
        else 
            ap_phi_mux_l2_maxes_0_new_1_phi_fu_3185_p4 <= ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3181;
        end if; 
    end process;


    ap_phi_mux_l2_maxes_1_new_1_phi_fu_3196_p4_assign_proc : process(and_ln147_reg_15998, icmp_ln182_reg_16119, ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3192, select_ln173_9_fu_3928_p3)
    begin
        if (((icmp_ln182_reg_16119 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln147_reg_15998))) then 
            ap_phi_mux_l2_maxes_1_new_1_phi_fu_3196_p4 <= select_ln173_9_fu_3928_p3;
        else 
            ap_phi_mux_l2_maxes_1_new_1_phi_fu_3196_p4 <= ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3192;
        end if; 
    end process;


    ap_phi_mux_l2_maxes_2_new_1_phi_fu_3207_p4_assign_proc : process(and_ln147_reg_15998, icmp_ln182_reg_16119, ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3203, select_ln173_10_fu_3936_p3)
    begin
        if (((icmp_ln182_reg_16119 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln147_reg_15998))) then 
            ap_phi_mux_l2_maxes_2_new_1_phi_fu_3207_p4 <= select_ln173_10_fu_3936_p3;
        else 
            ap_phi_mux_l2_maxes_2_new_1_phi_fu_3207_p4 <= ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3203;
        end if; 
    end process;


    ap_phi_mux_l2_maxes_3_new_1_phi_fu_3218_p4_assign_proc : process(and_ln147_reg_15998, icmp_ln182_reg_16119, ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3214, select_ln173_11_fu_3944_p3)
    begin
        if (((icmp_ln182_reg_16119 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln147_reg_15998))) then 
            ap_phi_mux_l2_maxes_3_new_1_phi_fu_3218_p4 <= select_ln173_11_fu_3944_p3;
        else 
            ap_phi_mux_l2_maxes_3_new_1_phi_fu_3218_p4 <= ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3214;
        end if; 
    end process;


    ap_phi_mux_l2_maxes_4_new_1_phi_fu_3229_p4_assign_proc : process(and_ln147_reg_15998, icmp_ln182_reg_16119, ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3225, select_ln173_12_fu_3952_p3)
    begin
        if (((icmp_ln182_reg_16119 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln147_reg_15998))) then 
            ap_phi_mux_l2_maxes_4_new_1_phi_fu_3229_p4 <= select_ln173_12_fu_3952_p3;
        else 
            ap_phi_mux_l2_maxes_4_new_1_phi_fu_3229_p4 <= ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3225;
        end if; 
    end process;


    ap_phi_mux_l2_maxes_5_new_1_phi_fu_3240_p4_assign_proc : process(and_ln147_reg_15998, icmp_ln182_reg_16119, ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3236, select_ln173_13_fu_3960_p3)
    begin
        if (((icmp_ln182_reg_16119 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln147_reg_15998))) then 
            ap_phi_mux_l2_maxes_5_new_1_phi_fu_3240_p4 <= select_ln173_13_fu_3960_p3;
        else 
            ap_phi_mux_l2_maxes_5_new_1_phi_fu_3240_p4 <= ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3236;
        end if; 
    end process;


    ap_phi_mux_l2_maxes_6_new_1_phi_fu_3251_p4_assign_proc : process(and_ln147_reg_15998, icmp_ln182_reg_16119, ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3247, select_ln173_14_fu_3968_p3)
    begin
        if (((icmp_ln182_reg_16119 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln147_reg_15998))) then 
            ap_phi_mux_l2_maxes_6_new_1_phi_fu_3251_p4 <= select_ln173_14_fu_3968_p3;
        else 
            ap_phi_mux_l2_maxes_6_new_1_phi_fu_3251_p4 <= ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3247;
        end if; 
    end process;


    ap_phi_mux_l2_maxes_7_new_1_phi_fu_3262_p4_assign_proc : process(and_ln147_reg_15998, icmp_ln182_reg_16119, ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3258, select_ln173_15_fu_3976_p3)
    begin
        if (((icmp_ln182_reg_16119 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln147_reg_15998))) then 
            ap_phi_mux_l2_maxes_7_new_1_phi_fu_3262_p4 <= select_ln173_15_fu_3976_p3;
        else 
            ap_phi_mux_l2_maxes_7_new_1_phi_fu_3262_p4 <= ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3258;
        end if; 
    end process;


    ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3273_p4_assign_proc : process(and_ln147_reg_15998, ap_phi_mux_l2_read_row_offset_f_phi_fu_3153_p4)
    begin
        if ((ap_const_lv1_1 = and_ln147_reg_15998)) then 
            ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3273_p4 <= ap_phi_mux_l2_read_row_offset_f_phi_fu_3153_p4;
        else 
            ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3273_p4 <= ap_const_lv1_0;
        end if; 
    end process;


    ap_phi_mux_l2_read_row_offset_f_phi_fu_3153_p4_assign_proc : process(and_ln147_reg_15998, icmp_ln182_reg_16119, ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3150)
    begin
        if (((icmp_ln182_reg_16119 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln147_reg_15998))) then 
            ap_phi_mux_l2_read_row_offset_f_phi_fu_3153_p4 <= ap_const_lv1_0;
        else 
            ap_phi_mux_l2_read_row_offset_f_phi_fu_3153_p4 <= ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3150;
        end if; 
    end process;


    ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3285_p4_assign_proc : process(and_ln147_reg_15998, ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3160, ap_phi_reg_pp0_iter1_l2_read_row_offset_n_1_reg_3281)
    begin
        if ((ap_const_lv1_1 = and_ln147_reg_15998)) then 
            ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3285_p4 <= ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3160;
        else 
            ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3285_p4 <= ap_phi_reg_pp0_iter1_l2_read_row_offset_n_1_reg_3281;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_l2_maxes_0_flag_1_reg_3170 <= "X";
    ap_phi_reg_pp0_iter0_l2_maxes_0_new_1_reg_3181 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l2_maxes_1_new_1_reg_3192 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l2_maxes_2_new_1_reg_3203 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l2_maxes_3_new_1_reg_3214 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l2_maxes_4_new_1_reg_3225 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l2_maxes_5_new_1_reg_3236 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l2_maxes_6_new_1_reg_3247 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l2_maxes_7_new_1_reg_3258 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l2_read_row_offset_f_reg_3150 <= "X";
    ap_phi_reg_pp0_iter0_l2_read_row_offset_n_reg_3160 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter1_l2_read_row_offset_n_1_reg_3281 <= "XXXXXXXX";

    ap_predicate_op262_write_state3_assign_proc : process(and_ln147_reg_15998, icmp_ln182_reg_16119)
    begin
                ap_predicate_op262_write_state3 <= ((icmp_ln182_reg_16119 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln147_reg_15998));
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage29, ap_block_pp0_stage29_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_start_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_start_pp0 <= ap_const_logic_1;
        else 
            ap_reset_start_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_14015_p0 <= ap_const_lv13_1FF5(5 - 1 downto 0);
    grp_fu_14015_p1 <= grp_fu_14015_p10(8 - 1 downto 0);
    grp_fu_14015_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_4845_p8),13));
    grp_fu_14015_p2 <= std_logic_vector(unsigned(zext_ln92_16_fu_4812_p1) - unsigned(zext_ln92_18_fu_4824_p1));
    grp_fu_14023_p0 <= ap_const_lv13_B(5 - 1 downto 0);
    grp_fu_14023_p1 <= grp_fu_14023_p10(8 - 1 downto 0);
    grp_fu_14023_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_fu_5614_p8),13));
    grp_fu_14031_p0 <= ap_const_lv13_1FF5(5 - 1 downto 0);
    grp_fu_14031_p1 <= zext_ln92_93_fu_5713_p1(8 - 1 downto 0);
    grp_fu_14040_p0 <= ap_const_lv13_D(5 - 1 downto 0);
    grp_fu_14040_p1 <= zext_ln92_47_fu_6018_p1(8 - 1 downto 0);
    grp_fu_14040_p2 <= std_logic_vector(unsigned(zext_ln92_113_fu_6663_p1) - unsigned(zext_ln92_116_fu_6693_p1));
    grp_fu_14048_p0 <= ap_const_lv13_B(5 - 1 downto 0);
    grp_fu_14048_p1 <= zext_ln92_99_fu_6469_p1(8 - 1 downto 0);
    grp_fu_14056_p0 <= ap_const_lv13_1FF3(5 - 1 downto 0);
    grp_fu_14056_p1 <= grp_fu_14056_p10(8 - 1 downto 0);
    grp_fu_14056_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_21_reg_15287),13));
    grp_fu_14063_p0 <= ap_const_lv13_D(5 - 1 downto 0);
    grp_fu_14063_p1 <= grp_fu_14063_p10(8 - 1 downto 0);
    grp_fu_14063_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_reg_15410),13));
    grp_fu_14072_p0 <= ap_const_lv13_1FF5(5 - 1 downto 0);
    grp_fu_14072_p1 <= zext_ln92_38_reg_15177(8 - 1 downto 0);
    grp_fu_14080_p0 <= ap_const_lv13_D(5 - 1 downto 0);
    grp_fu_14080_p1 <= grp_fu_14080_p10(8 - 1 downto 0);
    grp_fu_14080_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_reg_15203),13));
    grp_fu_14088_p0 <= ap_const_lv13_D(5 - 1 downto 0);
    grp_fu_14088_p1 <= zext_ln92_99_reg_15369(8 - 1 downto 0);
    grp_fu_14212_p0 <= zext_ln167_125_reg_17377(8 - 1 downto 0);
    grp_fu_14212_p1 <= select_ln167_97_reg_17537(5 - 1 downto 0);
    grp_fu_14212_p2 <= 
        sext_ln167_67_fu_10449_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        zext_ln167_96_fu_10439_p1;
    grp_fu_14219_p0 <= grp_fu_14219_p00(8 - 1 downto 0);
    grp_fu_14219_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_15_fu_11378_p3),13));
    grp_fu_14219_p1 <= grp_fu_14219_p10(5 - 1 downto 0);
    grp_fu_14219_p10 <= 
        ap_const_lv13_1FFD when (trunc_ln147_1_reg_15807(0) = '1') else 
        ap_const_lv13_B;
    grp_fu_14226_p0 <= zext_ln167_32_reg_17649(8 - 1 downto 0);
    grp_fu_14226_p1 <= select_ln167_33_reg_17644(5 - 1 downto 0);
    grp_fu_14226_p2 <= grp_fu_14226_p20(9 - 1 downto 0);
    grp_fu_14226_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln167_38_reg_17666),12));
    grp_fu_14238_p0 <= ap_const_lv13_1FF3(5 - 1 downto 0);
    grp_fu_14238_p1 <= zext_ln167_97_reg_17696(8 - 1 downto 0);
    grp_fu_14246_p0 <= zext_ln167_220_reg_17454(8 - 1 downto 0);
    grp_fu_14246_p1 <= select_ln167_140_reg_17973(5 - 1 downto 0);
    grp_fu_3464_p2 <= std_logic_vector(unsigned(l1_write_row_offset) + unsigned(ap_const_lv8_1));

    grp_fu_3469_p7_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage18, select_ln157_fu_8030_p3, select_ln157_reg_16402, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                grp_fu_3469_p7 <= select_ln157_reg_16402;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                grp_fu_3469_p7 <= select_ln157_fu_8030_p3;
            else 
                grp_fu_3469_p7 <= "XXX";
            end if;
        else 
            grp_fu_3469_p7 <= "XXX";
        end if; 
    end process;

    grp_fu_3530_p3 <= 
        grp_fu_3508_p8 when (trunc_ln147_1_reg_15807(0) = '1') else 
        grp_fu_3519_p8;
    icmp_ln112_1_fu_7873_p2 <= "1" when (signed(add_ln104_5_reg_15796) > signed(l1_maxes_1)) else "0";
    icmp_ln112_2_fu_7428_p2 <= "1" when (signed(add_ln104_6_reg_15529) > signed(l1_maxes_2)) else "0";
    icmp_ln112_3_fu_7920_p2 <= "1" when (signed(add_ln104_7_reg_16139) > signed(l1_maxes_3)) else "0";
    icmp_ln112_fu_7644_p2 <= "1" when (signed(add_ln104_4_reg_15558) > signed(l1_maxes_0)) else "0";
    icmp_ln115_fu_3665_p2 <= "1" when (trunc_ln33_fu_3611_p1 = ap_const_lv2_3) else "0";
    icmp_ln124_fu_7480_p2 <= "1" when (add_ln123_fu_7474_p2 = ap_const_lv16_101) else "0";
    icmp_ln128_fu_7953_p2 <= "1" when (add_ln127_fu_7948_p2 = ap_const_lv8_6) else "0";
    icmp_ln135_fu_7569_p2 <= "1" when (add_ln134_fu_7563_p2 = ap_const_lv16_200) else "0";
    icmp_ln139_fu_7978_p2 <= "1" when (add_ln138_fu_7973_p2 = ap_const_lv8_6) else "0";
    icmp_ln147_fu_7684_p2 <= "1" when (unsigned(l2_iteration) > unsigned(ap_const_lv32_17FF)) else "0";
    icmp_ln157_1_fu_8071_p2 <= "1" when (unsigned(add_ln156_1_fu_8065_p2) > unsigned(ap_const_lv8_5)) else "0";
    icmp_ln157_2_fu_8154_p2 <= "1" when (unsigned(add_ln156_2_fu_8148_p2) > unsigned(ap_const_lv8_5)) else "0";
    icmp_ln157_fu_8012_p2 <= "1" when (unsigned(add_ln156_fu_8006_p2) > unsigned(ap_const_lv8_5)) else "0";
    icmp_ln177_1_fu_3836_p2 <= "1" when (signed(add_ln167_51_reg_18027) > signed(l2_maxes_1)) else "0";
    icmp_ln177_2_fu_3848_p2 <= "1" when (signed(add_ln167_69_reg_18044) > signed(l2_maxes_2)) else "0";
    icmp_ln177_3_fu_3860_p2 <= "1" when (signed(add_ln167_87_reg_18038) > signed(l2_maxes_3)) else "0";
    icmp_ln177_4_fu_3872_p2 <= "1" when (signed(add_ln167_105_reg_17978) > signed(l2_maxes_4)) else "0";
    icmp_ln177_5_fu_3884_p2 <= "1" when (signed(add_ln167_123_reg_17984) > signed(l2_maxes_5)) else "0";
    icmp_ln177_6_fu_3896_p2 <= "1" when (signed(add_ln167_140_reg_18016) > signed(l2_maxes_6)) else "0";
    icmp_ln177_7_fu_3908_p2 <= "1" when (signed(add_ln167_145_reg_18055) > signed(l2_maxes_7)) else "0";
    icmp_ln177_fu_3824_p2 <= "1" when (signed(add_ln167_47_reg_17995) > signed(l2_maxes_0)) else "0";
    icmp_ln182_fu_7770_p2 <= "1" when (trunc_ln147_fu_7676_p1 = ap_const_lv3_7) else "0";
    icmp_ln199_fu_7788_p2 <= "1" when (add_ln198_fu_7782_p2 = ap_const_lv16_100) else "0";
    icmp_ln203_fu_14001_p2 <= "1" when (add_ln202_fu_13996_p2 = ap_const_lv8_6) else "0";
    icmp_ln212_fu_3677_p2 <= "1" when (add_ln211_fu_3671_p2 = ap_const_lv32_40400) else "0";
    icmp_ln220_fu_7814_p2 <= "1" when (add_ln219_fu_7808_p2 = ap_const_lv32_40800) else "0";
    icmp_ln33_fu_3619_p2 <= "1" when (unsigned(trunc_ln33_1_fu_3615_p1) < unsigned(ap_const_lv10_180)) else "0";
    icmp_ln42_1_fu_4215_p2 <= "1" when (add_ln41_1_reg_14342 = ap_const_lv8_3) else "0";
    icmp_ln42_2_fu_4271_p2 <= "1" when (add_ln41_2_fu_4265_p2 = ap_const_lv8_3) else "0";
    icmp_ln42_3_fu_4329_p2 <= "1" when (add_ln41_3_fu_4324_p2 = ap_const_lv8_3) else "0";
    icmp_ln42_4_fu_4365_p2 <= "1" when (add_ln41_4_fu_4359_p2 = ap_const_lv8_3) else "0";
    icmp_ln42_5_fu_4423_p2 <= "1" when (add_ln41_5_fu_4417_p2 = ap_const_lv8_3) else "0";
    icmp_ln42_6_fu_4493_p2 <= "1" when (add_ln41_6_reg_14552 = ap_const_lv8_3) else "0";
    icmp_ln42_7_fu_4515_p2 <= "1" when (add_ln41_7_fu_4509_p2 = ap_const_lv8_3) else "0";
    icmp_ln42_fu_4076_p2 <= "1" when (add_ln41_fu_4071_p2 = ap_const_lv8_3) else "0";
    icmp_ln51_fu_3631_p2 <= "1" when (trunc_ln33_1_fu_3615_p1 = ap_const_lv10_BF) else "0";
    icmp_ln57_fu_3625_p2 <= "1" when (trunc_ln33_1_fu_3615_p1 = ap_const_lv10_3FF) else "0";
    icmp_ln61_fu_3706_p2 <= "1" when (grp_fu_3464_p2 = ap_const_lv8_6) else "0";
    icmp_ln67_fu_3647_p2 <= "1" when (tmp_85_fu_3637_p4 = ap_const_lv21_0) else "0";
    icmp_ln81_1_fu_4714_p2 <= "1" when (unsigned(add_ln80_1_fu_4708_p2) > unsigned(ap_const_lv8_5)) else "0";
    icmp_ln81_2_fu_4767_p2 <= "1" when (unsigned(add_ln80_2_fu_4761_p2) > unsigned(ap_const_lv8_5)) else "0";
    icmp_ln81_fu_4648_p2 <= "1" when (unsigned(add_ln80_fu_4642_p2) > unsigned(ap_const_lv8_5)) else "0";

    in_r_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, in_r_TVALID, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln33_reg_14253)
    begin
        if (((icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            in_r_TDATA_blk_n <= in_r_TVALID;
        else 
            in_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_r_TREADY_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln33_reg_14253, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            in_r_TREADY <= ap_const_logic_1;
        else 
            in_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_0_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln92_8_fu_4679_p1, ap_block_pp0_stage10, zext_ln92_fu_7513_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_0_address0 <= zext_ln92_fu_7513_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_0_0_address0 <= zext_ln92_8_fu_4679_p1(10 - 1 downto 0);
            else 
                l1_stripes_0_0_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_0_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_0_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage8, zext_ln40_fu_3752_p1, zext_ln40_1_fu_4129_p1, ap_block_pp0_stage2, zext_ln40_2_fu_4239_p1, ap_block_pp0_stage3, zext_ln40_3_fu_4303_p1, ap_block_pp0_stage4, zext_ln40_4_fu_4386_p1, zext_ln40_5_fu_4458_p1, ap_block_pp0_stage6, zext_ln40_6_fu_4556_p1, ap_block_pp0_stage7, zext_ln40_7_fu_4601_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, zext_ln92_4_fu_7541_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_0_address1 <= zext_ln92_4_fu_7541_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_0_address1 <= zext_ln40_7_fu_4601_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_0_address1 <= zext_ln40_6_fu_4556_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_0_address1 <= zext_ln40_5_fu_4458_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_0_address1 <= zext_ln40_4_fu_4386_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_0_address1 <= zext_ln40_3_fu_4303_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_0_address1 <= zext_ln40_2_fu_4239_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_0_address1 <= zext_ln40_1_fu_4129_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_0_address1 <= zext_ln40_fu_3752_p1(10 - 1 downto 0);
            else 
                l1_stripes_0_0_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_0_0_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_0_0_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_0_0_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_0_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, tmp_data_V_1_reg_14300, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14348, p_Result_3_reg_14370, p_Result_4_reg_14392, p_Result_5_reg_14414, p_Result_6_reg_14436, p_Result_7_reg_14458, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3730_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_0_d1 <= p_Result_7_reg_14458;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_0_d1 <= p_Result_6_reg_14436;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_0_d1 <= p_Result_5_reg_14414;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_0_d1 <= p_Result_4_reg_14392;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_0_d1 <= p_Result_3_reg_14370;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_0_d1 <= p_Result_s_reg_14348;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_0_d1 <= tmp_data_V_1_reg_14300(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_0_d1 <= trunc_ln681_fu_3730_p1;
            else 
                l1_stripes_0_0_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_0_0_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_0_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln33_reg_14253, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage1_11001, trunc_ln40_fu_3778_p1, trunc_ln40_1_fu_3782_p1, trunc_ln40_1_reg_14320, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln40_2_fu_4151_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln40_3_fu_4261_p1, trunc_ln40_4_reg_14506, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln40_5_reg_14517, trunc_ln40_6_reg_14538, ap_block_pp0_stage5_11001, trunc_ln40_7_reg_14548, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln40_8_reg_14570, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln40_7_reg_14548 = ap_const_lv2_0) and (trunc_ln40_1_reg_14320 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln40_6_reg_14538 = ap_const_lv2_0) and (trunc_ln40_1_reg_14320 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln40_4_reg_14506 = ap_const_lv2_0) and (trunc_ln40_1_reg_14320 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_3_fu_4261_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_2_fu_4151_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln40_5_reg_14517 = ap_const_lv2_0) and (trunc_ln40_1_reg_14320 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_8_reg_14570 = ap_const_lv2_0) and (trunc_ln40_1_reg_14320 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((trunc_ln40_1_fu_3782_p1 = ap_const_lv3_0) and (trunc_ln40_fu_3778_p1 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_0_0_we1 <= ap_const_logic_1;
        else 
            l1_stripes_0_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_1_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln92_8_fu_4679_p1, ap_block_pp0_stage10, zext_ln92_fu_7513_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_1_address0 <= zext_ln92_fu_7513_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_0_1_address0 <= zext_ln92_8_fu_4679_p1(10 - 1 downto 0);
            else 
                l1_stripes_0_1_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_0_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_1_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage8, zext_ln40_fu_3752_p1, zext_ln40_1_fu_4129_p1, ap_block_pp0_stage2, zext_ln40_2_fu_4239_p1, ap_block_pp0_stage3, zext_ln40_3_fu_4303_p1, ap_block_pp0_stage4, zext_ln40_4_fu_4386_p1, zext_ln40_5_fu_4458_p1, ap_block_pp0_stage6, zext_ln40_6_fu_4556_p1, ap_block_pp0_stage7, zext_ln40_7_fu_4601_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, zext_ln92_4_fu_7541_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_1_address1 <= zext_ln92_4_fu_7541_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_1_address1 <= zext_ln40_7_fu_4601_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_1_address1 <= zext_ln40_6_fu_4556_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_1_address1 <= zext_ln40_5_fu_4458_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_1_address1 <= zext_ln40_4_fu_4386_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_1_address1 <= zext_ln40_3_fu_4303_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_1_address1 <= zext_ln40_2_fu_4239_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_1_address1 <= zext_ln40_1_fu_4129_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_1_address1 <= zext_ln40_fu_3752_p1(10 - 1 downto 0);
            else 
                l1_stripes_0_1_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_0_1_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_0_1_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_0_1_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_1_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, tmp_data_V_1_reg_14300, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14348, p_Result_3_reg_14370, p_Result_4_reg_14392, p_Result_5_reg_14414, p_Result_6_reg_14436, p_Result_7_reg_14458, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3730_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_1_d1 <= p_Result_7_reg_14458;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_1_d1 <= p_Result_6_reg_14436;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_1_d1 <= p_Result_5_reg_14414;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_1_d1 <= p_Result_4_reg_14392;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_1_d1 <= p_Result_3_reg_14370;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_1_d1 <= p_Result_s_reg_14348;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_1_d1 <= tmp_data_V_1_reg_14300(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_1_d1 <= trunc_ln681_fu_3730_p1;
            else 
                l1_stripes_0_1_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_0_1_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln33_reg_14253, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage1_11001, trunc_ln40_fu_3778_p1, trunc_ln40_1_fu_3782_p1, trunc_ln40_1_reg_14320, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln40_2_fu_4151_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln40_3_fu_4261_p1, trunc_ln40_4_reg_14506, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln40_5_reg_14517, trunc_ln40_6_reg_14538, ap_block_pp0_stage5_11001, trunc_ln40_7_reg_14548, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln40_8_reg_14570, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln40_7_reg_14548 = ap_const_lv2_0) and (trunc_ln40_1_reg_14320 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln40_6_reg_14538 = ap_const_lv2_0) and (trunc_ln40_1_reg_14320 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln40_4_reg_14506 = ap_const_lv2_0) and (trunc_ln40_1_reg_14320 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_3_fu_4261_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_2_fu_4151_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln40_5_reg_14517 = ap_const_lv2_0) and (trunc_ln40_1_reg_14320 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_8_reg_14570 = ap_const_lv2_0) and (trunc_ln40_1_reg_14320 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((trunc_ln40_1_fu_3782_p1 = ap_const_lv3_1) and (trunc_ln40_fu_3778_p1 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_0_1_we1 <= ap_const_logic_1;
        else 
            l1_stripes_0_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_2_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln92_8_fu_4679_p1, ap_block_pp0_stage10, zext_ln92_fu_7513_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_2_address0 <= zext_ln92_fu_7513_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_0_2_address0 <= zext_ln92_8_fu_4679_p1(10 - 1 downto 0);
            else 
                l1_stripes_0_2_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_0_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_2_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage8, zext_ln40_fu_3752_p1, zext_ln40_1_fu_4129_p1, ap_block_pp0_stage2, zext_ln40_2_fu_4239_p1, ap_block_pp0_stage3, zext_ln40_3_fu_4303_p1, ap_block_pp0_stage4, zext_ln40_4_fu_4386_p1, zext_ln40_5_fu_4458_p1, ap_block_pp0_stage6, zext_ln40_6_fu_4556_p1, ap_block_pp0_stage7, zext_ln40_7_fu_4601_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, zext_ln92_4_fu_7541_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_2_address1 <= zext_ln92_4_fu_7541_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_2_address1 <= zext_ln40_7_fu_4601_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_2_address1 <= zext_ln40_6_fu_4556_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_2_address1 <= zext_ln40_5_fu_4458_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_2_address1 <= zext_ln40_4_fu_4386_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_2_address1 <= zext_ln40_3_fu_4303_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_2_address1 <= zext_ln40_2_fu_4239_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_2_address1 <= zext_ln40_1_fu_4129_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_2_address1 <= zext_ln40_fu_3752_p1(10 - 1 downto 0);
            else 
                l1_stripes_0_2_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_0_2_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_0_2_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_0_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_0_2_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_0_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_2_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, tmp_data_V_1_reg_14300, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14348, p_Result_3_reg_14370, p_Result_4_reg_14392, p_Result_5_reg_14414, p_Result_6_reg_14436, p_Result_7_reg_14458, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3730_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_2_d1 <= p_Result_7_reg_14458;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_2_d1 <= p_Result_6_reg_14436;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_2_d1 <= p_Result_5_reg_14414;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_2_d1 <= p_Result_4_reg_14392;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_2_d1 <= p_Result_3_reg_14370;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_2_d1 <= p_Result_s_reg_14348;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_2_d1 <= tmp_data_V_1_reg_14300(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_2_d1 <= trunc_ln681_fu_3730_p1;
            else 
                l1_stripes_0_2_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_0_2_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_2_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln33_reg_14253, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage1_11001, trunc_ln40_fu_3778_p1, trunc_ln40_1_fu_3782_p1, trunc_ln40_1_reg_14320, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln40_2_fu_4151_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln40_3_fu_4261_p1, trunc_ln40_4_reg_14506, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln40_5_reg_14517, trunc_ln40_6_reg_14538, ap_block_pp0_stage5_11001, trunc_ln40_7_reg_14548, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln40_8_reg_14570, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln40_7_reg_14548 = ap_const_lv2_0) and (trunc_ln40_1_reg_14320 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln40_6_reg_14538 = ap_const_lv2_0) and (trunc_ln40_1_reg_14320 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln40_4_reg_14506 = ap_const_lv2_0) and (trunc_ln40_1_reg_14320 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_3_fu_4261_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_2_fu_4151_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln40_5_reg_14517 = ap_const_lv2_0) and (trunc_ln40_1_reg_14320 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_8_reg_14570 = ap_const_lv2_0) and (trunc_ln40_1_reg_14320 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((trunc_ln40_1_fu_3782_p1 = ap_const_lv3_2) and (trunc_ln40_fu_3778_p1 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_0_2_we1 <= ap_const_logic_1;
        else 
            l1_stripes_0_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_3_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln92_8_fu_4679_p1, ap_block_pp0_stage10, zext_ln92_fu_7513_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_3_address0 <= zext_ln92_fu_7513_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_0_3_address0 <= zext_ln92_8_fu_4679_p1(10 - 1 downto 0);
            else 
                l1_stripes_0_3_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_0_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_3_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage8, zext_ln40_fu_3752_p1, zext_ln40_1_fu_4129_p1, ap_block_pp0_stage2, zext_ln40_2_fu_4239_p1, ap_block_pp0_stage3, zext_ln40_3_fu_4303_p1, ap_block_pp0_stage4, zext_ln40_4_fu_4386_p1, zext_ln40_5_fu_4458_p1, ap_block_pp0_stage6, zext_ln40_6_fu_4556_p1, ap_block_pp0_stage7, zext_ln40_7_fu_4601_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, zext_ln92_4_fu_7541_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_3_address1 <= zext_ln92_4_fu_7541_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_3_address1 <= zext_ln40_7_fu_4601_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_3_address1 <= zext_ln40_6_fu_4556_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_3_address1 <= zext_ln40_5_fu_4458_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_3_address1 <= zext_ln40_4_fu_4386_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_3_address1 <= zext_ln40_3_fu_4303_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_3_address1 <= zext_ln40_2_fu_4239_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_3_address1 <= zext_ln40_1_fu_4129_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_3_address1 <= zext_ln40_fu_3752_p1(10 - 1 downto 0);
            else 
                l1_stripes_0_3_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_0_3_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_0_3_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_0_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_0_3_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_0_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_3_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, tmp_data_V_1_reg_14300, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14348, p_Result_3_reg_14370, p_Result_4_reg_14392, p_Result_5_reg_14414, p_Result_6_reg_14436, p_Result_7_reg_14458, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3730_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_3_d1 <= p_Result_7_reg_14458;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_3_d1 <= p_Result_6_reg_14436;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_3_d1 <= p_Result_5_reg_14414;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_3_d1 <= p_Result_4_reg_14392;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_3_d1 <= p_Result_3_reg_14370;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_3_d1 <= p_Result_s_reg_14348;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_3_d1 <= tmp_data_V_1_reg_14300(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_3_d1 <= trunc_ln681_fu_3730_p1;
            else 
                l1_stripes_0_3_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_0_3_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_3_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln33_reg_14253, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage1_11001, trunc_ln40_fu_3778_p1, trunc_ln40_1_fu_3782_p1, trunc_ln40_1_reg_14320, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln40_2_fu_4151_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln40_3_fu_4261_p1, trunc_ln40_4_reg_14506, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln40_5_reg_14517, trunc_ln40_6_reg_14538, ap_block_pp0_stage5_11001, trunc_ln40_7_reg_14548, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln40_8_reg_14570, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln40_7_reg_14548 = ap_const_lv2_0) and (trunc_ln40_1_reg_14320 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln40_6_reg_14538 = ap_const_lv2_0) and (trunc_ln40_1_reg_14320 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln40_4_reg_14506 = ap_const_lv2_0) and (trunc_ln40_1_reg_14320 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_3_fu_4261_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_2_fu_4151_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln40_5_reg_14517 = ap_const_lv2_0) and (trunc_ln40_1_reg_14320 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_8_reg_14570 = ap_const_lv2_0) and (trunc_ln40_1_reg_14320 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((trunc_ln40_1_fu_3782_p1 = ap_const_lv3_3) and (trunc_ln40_fu_3778_p1 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_0_3_we1 <= ap_const_logic_1;
        else 
            l1_stripes_0_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_4_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln92_8_fu_4679_p1, ap_block_pp0_stage10, zext_ln92_fu_7513_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_4_address0 <= zext_ln92_fu_7513_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_0_4_address0 <= zext_ln92_8_fu_4679_p1(10 - 1 downto 0);
            else 
                l1_stripes_0_4_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_0_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_4_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage8, zext_ln40_fu_3752_p1, zext_ln40_1_fu_4129_p1, ap_block_pp0_stage2, zext_ln40_2_fu_4239_p1, ap_block_pp0_stage3, zext_ln40_3_fu_4303_p1, ap_block_pp0_stage4, zext_ln40_4_fu_4386_p1, zext_ln40_5_fu_4458_p1, ap_block_pp0_stage6, zext_ln40_6_fu_4556_p1, ap_block_pp0_stage7, zext_ln40_7_fu_4601_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, zext_ln92_4_fu_7541_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_4_address1 <= zext_ln92_4_fu_7541_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_4_address1 <= zext_ln40_7_fu_4601_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_4_address1 <= zext_ln40_6_fu_4556_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_4_address1 <= zext_ln40_5_fu_4458_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_4_address1 <= zext_ln40_4_fu_4386_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_4_address1 <= zext_ln40_3_fu_4303_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_4_address1 <= zext_ln40_2_fu_4239_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_4_address1 <= zext_ln40_1_fu_4129_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_4_address1 <= zext_ln40_fu_3752_p1(10 - 1 downto 0);
            else 
                l1_stripes_0_4_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_0_4_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_0_4_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_0_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_0_4_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_0_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_4_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, tmp_data_V_1_reg_14300, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14348, p_Result_3_reg_14370, p_Result_4_reg_14392, p_Result_5_reg_14414, p_Result_6_reg_14436, p_Result_7_reg_14458, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3730_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_4_d1 <= p_Result_7_reg_14458;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_4_d1 <= p_Result_6_reg_14436;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_4_d1 <= p_Result_5_reg_14414;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_4_d1 <= p_Result_4_reg_14392;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_4_d1 <= p_Result_3_reg_14370;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_4_d1 <= p_Result_s_reg_14348;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_4_d1 <= tmp_data_V_1_reg_14300(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_4_d1 <= trunc_ln681_fu_3730_p1;
            else 
                l1_stripes_0_4_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_0_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_4_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln33_reg_14253, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage1_11001, trunc_ln40_fu_3778_p1, trunc_ln40_1_fu_3782_p1, trunc_ln40_1_reg_14320, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln40_2_fu_4151_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln40_3_fu_4261_p1, trunc_ln40_4_reg_14506, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln40_5_reg_14517, trunc_ln40_6_reg_14538, ap_block_pp0_stage5_11001, trunc_ln40_7_reg_14548, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln40_8_reg_14570, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln40_7_reg_14548 = ap_const_lv2_0) and (trunc_ln40_1_reg_14320 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln40_6_reg_14538 = ap_const_lv2_0) and (trunc_ln40_1_reg_14320 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln40_4_reg_14506 = ap_const_lv2_0) and (trunc_ln40_1_reg_14320 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_3_fu_4261_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_2_fu_4151_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln40_5_reg_14517 = ap_const_lv2_0) and (trunc_ln40_1_reg_14320 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_8_reg_14570 = ap_const_lv2_0) and (trunc_ln40_1_reg_14320 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((trunc_ln40_1_fu_3782_p1 = ap_const_lv3_4) and (trunc_ln40_fu_3778_p1 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_0_4_we1 <= ap_const_logic_1;
        else 
            l1_stripes_0_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_5_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln92_8_fu_4679_p1, ap_block_pp0_stage10, zext_ln92_fu_7513_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_5_address0 <= zext_ln92_fu_7513_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_0_5_address0 <= zext_ln92_8_fu_4679_p1(10 - 1 downto 0);
            else 
                l1_stripes_0_5_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_0_5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_5_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage8, zext_ln40_fu_3752_p1, zext_ln40_1_fu_4129_p1, ap_block_pp0_stage2, zext_ln40_2_fu_4239_p1, ap_block_pp0_stage3, zext_ln40_3_fu_4303_p1, ap_block_pp0_stage4, zext_ln40_4_fu_4386_p1, zext_ln40_5_fu_4458_p1, ap_block_pp0_stage6, zext_ln40_6_fu_4556_p1, ap_block_pp0_stage7, zext_ln40_7_fu_4601_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, zext_ln92_4_fu_7541_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_5_address1 <= zext_ln92_4_fu_7541_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_5_address1 <= zext_ln40_7_fu_4601_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_5_address1 <= zext_ln40_6_fu_4556_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_5_address1 <= zext_ln40_5_fu_4458_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_5_address1 <= zext_ln40_4_fu_4386_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_5_address1 <= zext_ln40_3_fu_4303_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_5_address1 <= zext_ln40_2_fu_4239_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_5_address1 <= zext_ln40_1_fu_4129_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_5_address1 <= zext_ln40_fu_3752_p1(10 - 1 downto 0);
            else 
                l1_stripes_0_5_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_0_5_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_0_5_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_0_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_0_5_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_0_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_5_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, tmp_data_V_1_reg_14300, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14348, p_Result_3_reg_14370, p_Result_4_reg_14392, p_Result_5_reg_14414, p_Result_6_reg_14436, p_Result_7_reg_14458, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3730_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_5_d1 <= p_Result_7_reg_14458;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_5_d1 <= p_Result_6_reg_14436;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_5_d1 <= p_Result_5_reg_14414;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_5_d1 <= p_Result_4_reg_14392;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_5_d1 <= p_Result_3_reg_14370;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_5_d1 <= p_Result_s_reg_14348;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_5_d1 <= tmp_data_V_1_reg_14300(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_5_d1 <= trunc_ln681_fu_3730_p1;
            else 
                l1_stripes_0_5_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_0_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_5_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln33_reg_14253, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage1_11001, trunc_ln40_fu_3778_p1, trunc_ln40_1_fu_3782_p1, trunc_ln40_1_reg_14320, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln40_2_fu_4151_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln40_3_fu_4261_p1, trunc_ln40_4_reg_14506, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln40_5_reg_14517, trunc_ln40_6_reg_14538, ap_block_pp0_stage5_11001, trunc_ln40_7_reg_14548, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln40_8_reg_14570, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln40_1_reg_14320 = ap_const_lv3_0)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_1)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_2)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_3)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln40_7_reg_14548 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_1_reg_14320 = ap_const_lv3_0)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_1)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_2)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_3)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln40_6_reg_14538 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_1_reg_14320 = ap_const_lv3_0)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_1)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_2)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_3)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln40_4_reg_14506 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_1_reg_14320 = ap_const_lv3_0)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_1)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_2)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_3)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_4)) and (trunc_ln40_3_fu_4261_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_1_reg_14320 = ap_const_lv3_0)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_1)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_2)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_3)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_4)) and (trunc_ln40_2_fu_4151_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_1_reg_14320 = ap_const_lv3_0)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_1)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_2)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_3)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln40_5_reg_14517 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_1_reg_14320 = ap_const_lv3_0)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_1)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_2)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_3)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_4)) and (trunc_ln40_8_reg_14570 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or (not((trunc_ln40_1_fu_3782_p1 = ap_const_lv3_0)) and not((trunc_ln40_1_fu_3782_p1 = ap_const_lv3_1)) and not((trunc_ln40_1_fu_3782_p1 = ap_const_lv3_2)) and not((trunc_ln40_1_fu_3782_p1 = ap_const_lv3_3)) and not((trunc_ln40_1_fu_3782_p1 = ap_const_lv3_4)) and (trunc_ln40_fu_3778_p1 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_0_5_we1 <= ap_const_logic_1;
        else 
            l1_stripes_0_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_0_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln92_8_fu_4679_p1, ap_block_pp0_stage10, zext_ln92_fu_7513_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_0_address0 <= zext_ln92_fu_7513_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_1_0_address0 <= zext_ln92_8_fu_4679_p1(10 - 1 downto 0);
            else 
                l1_stripes_1_0_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_1_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_0_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage8, zext_ln40_fu_3752_p1, zext_ln40_1_fu_4129_p1, ap_block_pp0_stage2, zext_ln40_2_fu_4239_p1, ap_block_pp0_stage3, zext_ln40_3_fu_4303_p1, ap_block_pp0_stage4, zext_ln40_4_fu_4386_p1, zext_ln40_5_fu_4458_p1, ap_block_pp0_stage6, zext_ln40_6_fu_4556_p1, ap_block_pp0_stage7, zext_ln40_7_fu_4601_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, zext_ln92_4_fu_7541_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_0_address1 <= zext_ln92_4_fu_7541_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_0_address1 <= zext_ln40_7_fu_4601_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_0_address1 <= zext_ln40_6_fu_4556_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_0_address1 <= zext_ln40_5_fu_4458_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_0_address1 <= zext_ln40_4_fu_4386_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_0_address1 <= zext_ln40_3_fu_4303_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_0_address1 <= zext_ln40_2_fu_4239_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_0_address1 <= zext_ln40_1_fu_4129_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_0_address1 <= zext_ln40_fu_3752_p1(10 - 1 downto 0);
            else 
                l1_stripes_1_0_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_1_0_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_1_0_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_1_0_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_0_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, tmp_data_V_1_reg_14300, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14348, p_Result_3_reg_14370, p_Result_4_reg_14392, p_Result_5_reg_14414, p_Result_6_reg_14436, p_Result_7_reg_14458, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3730_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_0_d1 <= p_Result_7_reg_14458;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_0_d1 <= p_Result_6_reg_14436;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_0_d1 <= p_Result_5_reg_14414;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_0_d1 <= p_Result_4_reg_14392;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_0_d1 <= p_Result_3_reg_14370;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_0_d1 <= p_Result_s_reg_14348;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_0_d1 <= tmp_data_V_1_reg_14300(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_0_d1 <= trunc_ln681_fu_3730_p1;
            else 
                l1_stripes_1_0_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_1_0_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_0_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln33_reg_14253, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage1_11001, trunc_ln40_fu_3778_p1, trunc_ln40_1_fu_3782_p1, trunc_ln40_1_reg_14320, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln40_2_fu_4151_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln40_3_fu_4261_p1, trunc_ln40_4_reg_14506, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln40_5_reg_14517, trunc_ln40_6_reg_14538, ap_block_pp0_stage5_11001, trunc_ln40_7_reg_14548, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln40_8_reg_14570, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln40_7_reg_14548 = ap_const_lv2_1) and (trunc_ln40_1_reg_14320 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln40_6_reg_14538 = ap_const_lv2_1) and (trunc_ln40_1_reg_14320 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln40_4_reg_14506 = ap_const_lv2_1) and (trunc_ln40_1_reg_14320 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_3_fu_4261_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_2_fu_4151_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln40_5_reg_14517 = ap_const_lv2_1) and (trunc_ln40_1_reg_14320 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_8_reg_14570 = ap_const_lv2_1) and (trunc_ln40_1_reg_14320 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((trunc_ln40_1_fu_3782_p1 = ap_const_lv3_0) and (trunc_ln40_fu_3778_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_1_0_we1 <= ap_const_logic_1;
        else 
            l1_stripes_1_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_1_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln92_8_fu_4679_p1, ap_block_pp0_stage10, zext_ln92_fu_7513_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_1_address0 <= zext_ln92_fu_7513_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_1_1_address0 <= zext_ln92_8_fu_4679_p1(10 - 1 downto 0);
            else 
                l1_stripes_1_1_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_1_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_1_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage8, zext_ln40_fu_3752_p1, zext_ln40_1_fu_4129_p1, ap_block_pp0_stage2, zext_ln40_2_fu_4239_p1, ap_block_pp0_stage3, zext_ln40_3_fu_4303_p1, ap_block_pp0_stage4, zext_ln40_4_fu_4386_p1, zext_ln40_5_fu_4458_p1, ap_block_pp0_stage6, zext_ln40_6_fu_4556_p1, ap_block_pp0_stage7, zext_ln40_7_fu_4601_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, zext_ln92_4_fu_7541_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_1_address1 <= zext_ln92_4_fu_7541_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_1_address1 <= zext_ln40_7_fu_4601_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_1_address1 <= zext_ln40_6_fu_4556_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_1_address1 <= zext_ln40_5_fu_4458_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_1_address1 <= zext_ln40_4_fu_4386_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_1_address1 <= zext_ln40_3_fu_4303_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_1_address1 <= zext_ln40_2_fu_4239_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_1_address1 <= zext_ln40_1_fu_4129_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_1_address1 <= zext_ln40_fu_3752_p1(10 - 1 downto 0);
            else 
                l1_stripes_1_1_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_1_1_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_1_1_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_1_1_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_1_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, tmp_data_V_1_reg_14300, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14348, p_Result_3_reg_14370, p_Result_4_reg_14392, p_Result_5_reg_14414, p_Result_6_reg_14436, p_Result_7_reg_14458, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3730_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_1_d1 <= p_Result_7_reg_14458;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_1_d1 <= p_Result_6_reg_14436;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_1_d1 <= p_Result_5_reg_14414;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_1_d1 <= p_Result_4_reg_14392;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_1_d1 <= p_Result_3_reg_14370;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_1_d1 <= p_Result_s_reg_14348;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_1_d1 <= tmp_data_V_1_reg_14300(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_1_d1 <= trunc_ln681_fu_3730_p1;
            else 
                l1_stripes_1_1_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_1_1_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln33_reg_14253, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage1_11001, trunc_ln40_fu_3778_p1, trunc_ln40_1_fu_3782_p1, trunc_ln40_1_reg_14320, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln40_2_fu_4151_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln40_3_fu_4261_p1, trunc_ln40_4_reg_14506, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln40_5_reg_14517, trunc_ln40_6_reg_14538, ap_block_pp0_stage5_11001, trunc_ln40_7_reg_14548, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln40_8_reg_14570, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln40_7_reg_14548 = ap_const_lv2_1) and (trunc_ln40_1_reg_14320 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln40_6_reg_14538 = ap_const_lv2_1) and (trunc_ln40_1_reg_14320 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln40_4_reg_14506 = ap_const_lv2_1) and (trunc_ln40_1_reg_14320 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_3_fu_4261_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_2_fu_4151_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln40_5_reg_14517 = ap_const_lv2_1) and (trunc_ln40_1_reg_14320 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_8_reg_14570 = ap_const_lv2_1) and (trunc_ln40_1_reg_14320 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((trunc_ln40_1_fu_3782_p1 = ap_const_lv3_1) and (trunc_ln40_fu_3778_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_1_1_we1 <= ap_const_logic_1;
        else 
            l1_stripes_1_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_2_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln92_8_fu_4679_p1, ap_block_pp0_stage10, zext_ln92_fu_7513_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_2_address0 <= zext_ln92_fu_7513_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_1_2_address0 <= zext_ln92_8_fu_4679_p1(10 - 1 downto 0);
            else 
                l1_stripes_1_2_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_1_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_2_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage8, zext_ln40_fu_3752_p1, zext_ln40_1_fu_4129_p1, ap_block_pp0_stage2, zext_ln40_2_fu_4239_p1, ap_block_pp0_stage3, zext_ln40_3_fu_4303_p1, ap_block_pp0_stage4, zext_ln40_4_fu_4386_p1, zext_ln40_5_fu_4458_p1, ap_block_pp0_stage6, zext_ln40_6_fu_4556_p1, ap_block_pp0_stage7, zext_ln40_7_fu_4601_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, zext_ln92_4_fu_7541_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_2_address1 <= zext_ln92_4_fu_7541_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_2_address1 <= zext_ln40_7_fu_4601_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_2_address1 <= zext_ln40_6_fu_4556_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_2_address1 <= zext_ln40_5_fu_4458_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_2_address1 <= zext_ln40_4_fu_4386_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_2_address1 <= zext_ln40_3_fu_4303_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_2_address1 <= zext_ln40_2_fu_4239_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_2_address1 <= zext_ln40_1_fu_4129_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_2_address1 <= zext_ln40_fu_3752_p1(10 - 1 downto 0);
            else 
                l1_stripes_1_2_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_1_2_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_1_2_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_1_2_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_1_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_2_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, tmp_data_V_1_reg_14300, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14348, p_Result_3_reg_14370, p_Result_4_reg_14392, p_Result_5_reg_14414, p_Result_6_reg_14436, p_Result_7_reg_14458, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3730_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_2_d1 <= p_Result_7_reg_14458;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_2_d1 <= p_Result_6_reg_14436;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_2_d1 <= p_Result_5_reg_14414;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_2_d1 <= p_Result_4_reg_14392;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_2_d1 <= p_Result_3_reg_14370;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_2_d1 <= p_Result_s_reg_14348;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_2_d1 <= tmp_data_V_1_reg_14300(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_2_d1 <= trunc_ln681_fu_3730_p1;
            else 
                l1_stripes_1_2_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_1_2_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_2_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln33_reg_14253, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage1_11001, trunc_ln40_fu_3778_p1, trunc_ln40_1_fu_3782_p1, trunc_ln40_1_reg_14320, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln40_2_fu_4151_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln40_3_fu_4261_p1, trunc_ln40_4_reg_14506, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln40_5_reg_14517, trunc_ln40_6_reg_14538, ap_block_pp0_stage5_11001, trunc_ln40_7_reg_14548, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln40_8_reg_14570, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln40_7_reg_14548 = ap_const_lv2_1) and (trunc_ln40_1_reg_14320 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln40_6_reg_14538 = ap_const_lv2_1) and (trunc_ln40_1_reg_14320 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln40_4_reg_14506 = ap_const_lv2_1) and (trunc_ln40_1_reg_14320 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_3_fu_4261_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_2_fu_4151_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln40_5_reg_14517 = ap_const_lv2_1) and (trunc_ln40_1_reg_14320 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_8_reg_14570 = ap_const_lv2_1) and (trunc_ln40_1_reg_14320 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((trunc_ln40_1_fu_3782_p1 = ap_const_lv3_2) and (trunc_ln40_fu_3778_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_1_2_we1 <= ap_const_logic_1;
        else 
            l1_stripes_1_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_3_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln92_8_fu_4679_p1, ap_block_pp0_stage10, zext_ln92_fu_7513_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_3_address0 <= zext_ln92_fu_7513_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_1_3_address0 <= zext_ln92_8_fu_4679_p1(10 - 1 downto 0);
            else 
                l1_stripes_1_3_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_1_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_3_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage8, zext_ln40_fu_3752_p1, zext_ln40_1_fu_4129_p1, ap_block_pp0_stage2, zext_ln40_2_fu_4239_p1, ap_block_pp0_stage3, zext_ln40_3_fu_4303_p1, ap_block_pp0_stage4, zext_ln40_4_fu_4386_p1, zext_ln40_5_fu_4458_p1, ap_block_pp0_stage6, zext_ln40_6_fu_4556_p1, ap_block_pp0_stage7, zext_ln40_7_fu_4601_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, zext_ln92_4_fu_7541_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_3_address1 <= zext_ln92_4_fu_7541_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_3_address1 <= zext_ln40_7_fu_4601_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_3_address1 <= zext_ln40_6_fu_4556_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_3_address1 <= zext_ln40_5_fu_4458_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_3_address1 <= zext_ln40_4_fu_4386_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_3_address1 <= zext_ln40_3_fu_4303_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_3_address1 <= zext_ln40_2_fu_4239_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_3_address1 <= zext_ln40_1_fu_4129_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_3_address1 <= zext_ln40_fu_3752_p1(10 - 1 downto 0);
            else 
                l1_stripes_1_3_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_1_3_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_1_3_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_1_3_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_1_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_3_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, tmp_data_V_1_reg_14300, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14348, p_Result_3_reg_14370, p_Result_4_reg_14392, p_Result_5_reg_14414, p_Result_6_reg_14436, p_Result_7_reg_14458, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3730_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_3_d1 <= p_Result_7_reg_14458;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_3_d1 <= p_Result_6_reg_14436;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_3_d1 <= p_Result_5_reg_14414;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_3_d1 <= p_Result_4_reg_14392;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_3_d1 <= p_Result_3_reg_14370;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_3_d1 <= p_Result_s_reg_14348;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_3_d1 <= tmp_data_V_1_reg_14300(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_3_d1 <= trunc_ln681_fu_3730_p1;
            else 
                l1_stripes_1_3_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_1_3_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_3_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln33_reg_14253, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage1_11001, trunc_ln40_fu_3778_p1, trunc_ln40_1_fu_3782_p1, trunc_ln40_1_reg_14320, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln40_2_fu_4151_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln40_3_fu_4261_p1, trunc_ln40_4_reg_14506, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln40_5_reg_14517, trunc_ln40_6_reg_14538, ap_block_pp0_stage5_11001, trunc_ln40_7_reg_14548, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln40_8_reg_14570, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln40_7_reg_14548 = ap_const_lv2_1) and (trunc_ln40_1_reg_14320 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln40_6_reg_14538 = ap_const_lv2_1) and (trunc_ln40_1_reg_14320 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln40_4_reg_14506 = ap_const_lv2_1) and (trunc_ln40_1_reg_14320 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_3_fu_4261_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_2_fu_4151_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln40_5_reg_14517 = ap_const_lv2_1) and (trunc_ln40_1_reg_14320 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_8_reg_14570 = ap_const_lv2_1) and (trunc_ln40_1_reg_14320 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((trunc_ln40_1_fu_3782_p1 = ap_const_lv3_3) and (trunc_ln40_fu_3778_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_1_3_we1 <= ap_const_logic_1;
        else 
            l1_stripes_1_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_4_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln92_8_fu_4679_p1, ap_block_pp0_stage10, zext_ln92_fu_7513_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_4_address0 <= zext_ln92_fu_7513_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_1_4_address0 <= zext_ln92_8_fu_4679_p1(10 - 1 downto 0);
            else 
                l1_stripes_1_4_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_1_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_4_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage8, zext_ln40_fu_3752_p1, zext_ln40_1_fu_4129_p1, ap_block_pp0_stage2, zext_ln40_2_fu_4239_p1, ap_block_pp0_stage3, zext_ln40_3_fu_4303_p1, ap_block_pp0_stage4, zext_ln40_4_fu_4386_p1, zext_ln40_5_fu_4458_p1, ap_block_pp0_stage6, zext_ln40_6_fu_4556_p1, ap_block_pp0_stage7, zext_ln40_7_fu_4601_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, zext_ln92_4_fu_7541_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_4_address1 <= zext_ln92_4_fu_7541_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_4_address1 <= zext_ln40_7_fu_4601_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_4_address1 <= zext_ln40_6_fu_4556_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_4_address1 <= zext_ln40_5_fu_4458_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_4_address1 <= zext_ln40_4_fu_4386_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_4_address1 <= zext_ln40_3_fu_4303_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_4_address1 <= zext_ln40_2_fu_4239_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_4_address1 <= zext_ln40_1_fu_4129_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_4_address1 <= zext_ln40_fu_3752_p1(10 - 1 downto 0);
            else 
                l1_stripes_1_4_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_1_4_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_1_4_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_1_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_1_4_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_1_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_4_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, tmp_data_V_1_reg_14300, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14348, p_Result_3_reg_14370, p_Result_4_reg_14392, p_Result_5_reg_14414, p_Result_6_reg_14436, p_Result_7_reg_14458, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3730_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_4_d1 <= p_Result_7_reg_14458;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_4_d1 <= p_Result_6_reg_14436;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_4_d1 <= p_Result_5_reg_14414;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_4_d1 <= p_Result_4_reg_14392;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_4_d1 <= p_Result_3_reg_14370;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_4_d1 <= p_Result_s_reg_14348;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_4_d1 <= tmp_data_V_1_reg_14300(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_4_d1 <= trunc_ln681_fu_3730_p1;
            else 
                l1_stripes_1_4_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_1_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_4_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln33_reg_14253, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage1_11001, trunc_ln40_fu_3778_p1, trunc_ln40_1_fu_3782_p1, trunc_ln40_1_reg_14320, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln40_2_fu_4151_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln40_3_fu_4261_p1, trunc_ln40_4_reg_14506, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln40_5_reg_14517, trunc_ln40_6_reg_14538, ap_block_pp0_stage5_11001, trunc_ln40_7_reg_14548, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln40_8_reg_14570, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln40_7_reg_14548 = ap_const_lv2_1) and (trunc_ln40_1_reg_14320 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln40_6_reg_14538 = ap_const_lv2_1) and (trunc_ln40_1_reg_14320 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln40_4_reg_14506 = ap_const_lv2_1) and (trunc_ln40_1_reg_14320 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_3_fu_4261_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_2_fu_4151_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln40_5_reg_14517 = ap_const_lv2_1) and (trunc_ln40_1_reg_14320 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_8_reg_14570 = ap_const_lv2_1) and (trunc_ln40_1_reg_14320 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((trunc_ln40_1_fu_3782_p1 = ap_const_lv3_4) and (trunc_ln40_fu_3778_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_1_4_we1 <= ap_const_logic_1;
        else 
            l1_stripes_1_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_5_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln92_8_fu_4679_p1, ap_block_pp0_stage10, zext_ln92_fu_7513_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_5_address0 <= zext_ln92_fu_7513_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_1_5_address0 <= zext_ln92_8_fu_4679_p1(10 - 1 downto 0);
            else 
                l1_stripes_1_5_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_1_5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_5_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage8, zext_ln40_fu_3752_p1, zext_ln40_1_fu_4129_p1, ap_block_pp0_stage2, zext_ln40_2_fu_4239_p1, ap_block_pp0_stage3, zext_ln40_3_fu_4303_p1, ap_block_pp0_stage4, zext_ln40_4_fu_4386_p1, zext_ln40_5_fu_4458_p1, ap_block_pp0_stage6, zext_ln40_6_fu_4556_p1, ap_block_pp0_stage7, zext_ln40_7_fu_4601_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, zext_ln92_4_fu_7541_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_5_address1 <= zext_ln92_4_fu_7541_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_5_address1 <= zext_ln40_7_fu_4601_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_5_address1 <= zext_ln40_6_fu_4556_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_5_address1 <= zext_ln40_5_fu_4458_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_5_address1 <= zext_ln40_4_fu_4386_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_5_address1 <= zext_ln40_3_fu_4303_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_5_address1 <= zext_ln40_2_fu_4239_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_5_address1 <= zext_ln40_1_fu_4129_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_5_address1 <= zext_ln40_fu_3752_p1(10 - 1 downto 0);
            else 
                l1_stripes_1_5_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_1_5_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_1_5_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_1_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_1_5_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_1_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_5_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, tmp_data_V_1_reg_14300, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14348, p_Result_3_reg_14370, p_Result_4_reg_14392, p_Result_5_reg_14414, p_Result_6_reg_14436, p_Result_7_reg_14458, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3730_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_5_d1 <= p_Result_7_reg_14458;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_5_d1 <= p_Result_6_reg_14436;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_5_d1 <= p_Result_5_reg_14414;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_5_d1 <= p_Result_4_reg_14392;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_5_d1 <= p_Result_3_reg_14370;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_5_d1 <= p_Result_s_reg_14348;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_5_d1 <= tmp_data_V_1_reg_14300(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_5_d1 <= trunc_ln681_fu_3730_p1;
            else 
                l1_stripes_1_5_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_1_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_5_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln33_reg_14253, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage1_11001, trunc_ln40_fu_3778_p1, trunc_ln40_1_fu_3782_p1, trunc_ln40_1_reg_14320, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln40_2_fu_4151_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln40_3_fu_4261_p1, trunc_ln40_4_reg_14506, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln40_5_reg_14517, trunc_ln40_6_reg_14538, ap_block_pp0_stage5_11001, trunc_ln40_7_reg_14548, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln40_8_reg_14570, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln40_1_reg_14320 = ap_const_lv3_0)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_1)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_2)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_3)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln40_7_reg_14548 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_1_reg_14320 = ap_const_lv3_0)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_1)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_2)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_3)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln40_6_reg_14538 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_1_reg_14320 = ap_const_lv3_0)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_1)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_2)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_3)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln40_4_reg_14506 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_1_reg_14320 = ap_const_lv3_0)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_1)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_2)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_3)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_4)) and (trunc_ln40_3_fu_4261_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_1_reg_14320 = ap_const_lv3_0)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_1)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_2)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_3)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_4)) and (trunc_ln40_2_fu_4151_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_1_reg_14320 = ap_const_lv3_0)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_1)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_2)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_3)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln40_5_reg_14517 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_1_reg_14320 = ap_const_lv3_0)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_1)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_2)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_3)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_4)) and (trunc_ln40_8_reg_14570 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or (not((trunc_ln40_1_fu_3782_p1 = ap_const_lv3_0)) and not((trunc_ln40_1_fu_3782_p1 = ap_const_lv3_1)) and not((trunc_ln40_1_fu_3782_p1 = ap_const_lv3_2)) and not((trunc_ln40_1_fu_3782_p1 = ap_const_lv3_3)) and not((trunc_ln40_1_fu_3782_p1 = ap_const_lv3_4)) and (trunc_ln40_fu_3778_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_1_5_we1 <= ap_const_logic_1;
        else 
            l1_stripes_1_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_0_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln92_8_fu_4679_p1, ap_block_pp0_stage10, zext_ln92_fu_7513_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_0_address0 <= zext_ln92_fu_7513_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_2_0_address0 <= zext_ln92_8_fu_4679_p1(10 - 1 downto 0);
            else 
                l1_stripes_2_0_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_2_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_0_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage8, zext_ln40_fu_3752_p1, zext_ln40_1_fu_4129_p1, ap_block_pp0_stage2, zext_ln40_2_fu_4239_p1, ap_block_pp0_stage3, zext_ln40_3_fu_4303_p1, ap_block_pp0_stage4, zext_ln40_4_fu_4386_p1, zext_ln40_5_fu_4458_p1, ap_block_pp0_stage6, zext_ln40_6_fu_4556_p1, ap_block_pp0_stage7, zext_ln40_7_fu_4601_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, zext_ln92_4_fu_7541_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_0_address1 <= zext_ln92_4_fu_7541_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_0_address1 <= zext_ln40_7_fu_4601_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_0_address1 <= zext_ln40_6_fu_4556_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_0_address1 <= zext_ln40_5_fu_4458_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_0_address1 <= zext_ln40_4_fu_4386_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_0_address1 <= zext_ln40_3_fu_4303_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_0_address1 <= zext_ln40_2_fu_4239_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_0_address1 <= zext_ln40_1_fu_4129_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_0_address1 <= zext_ln40_fu_3752_p1(10 - 1 downto 0);
            else 
                l1_stripes_2_0_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_2_0_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_2_0_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_2_0_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_2_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_0_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, tmp_data_V_1_reg_14300, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14348, p_Result_3_reg_14370, p_Result_4_reg_14392, p_Result_5_reg_14414, p_Result_6_reg_14436, p_Result_7_reg_14458, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3730_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_0_d1 <= p_Result_7_reg_14458;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_0_d1 <= p_Result_6_reg_14436;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_0_d1 <= p_Result_5_reg_14414;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_0_d1 <= p_Result_4_reg_14392;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_0_d1 <= p_Result_3_reg_14370;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_0_d1 <= p_Result_s_reg_14348;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_0_d1 <= tmp_data_V_1_reg_14300(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_0_d1 <= trunc_ln681_fu_3730_p1;
            else 
                l1_stripes_2_0_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_2_0_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_0_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln33_reg_14253, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage1_11001, trunc_ln40_fu_3778_p1, trunc_ln40_1_fu_3782_p1, trunc_ln40_1_reg_14320, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln40_2_fu_4151_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln40_3_fu_4261_p1, trunc_ln40_4_reg_14506, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln40_5_reg_14517, trunc_ln40_6_reg_14538, ap_block_pp0_stage5_11001, trunc_ln40_7_reg_14548, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln40_8_reg_14570, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln40_7_reg_14548 = ap_const_lv2_0)) and not((trunc_ln40_7_reg_14548 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_6_reg_14538 = ap_const_lv2_0)) and not((trunc_ln40_6_reg_14538 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_4_reg_14506 = ap_const_lv2_0)) and not((trunc_ln40_4_reg_14506 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_3_fu_4261_p1 = ap_const_lv2_0)) and not((trunc_ln40_3_fu_4261_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_2_fu_4151_p1 = ap_const_lv2_0)) and not((trunc_ln40_2_fu_4151_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_5_reg_14517 = ap_const_lv2_0)) and not((trunc_ln40_5_reg_14517 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_8_reg_14570 = ap_const_lv2_0)) and not((trunc_ln40_8_reg_14570 = ap_const_lv2_1)) and (trunc_ln40_1_reg_14320 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or (not((trunc_ln40_fu_3778_p1 = ap_const_lv2_0)) and not((trunc_ln40_fu_3778_p1 = ap_const_lv2_1)) and (trunc_ln40_1_fu_3782_p1 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_2_0_we1 <= ap_const_logic_1;
        else 
            l1_stripes_2_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_1_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln92_8_fu_4679_p1, ap_block_pp0_stage10, zext_ln92_fu_7513_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_1_address0 <= zext_ln92_fu_7513_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_2_1_address0 <= zext_ln92_8_fu_4679_p1(10 - 1 downto 0);
            else 
                l1_stripes_2_1_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_2_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_1_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage8, zext_ln40_fu_3752_p1, zext_ln40_1_fu_4129_p1, ap_block_pp0_stage2, zext_ln40_2_fu_4239_p1, ap_block_pp0_stage3, zext_ln40_3_fu_4303_p1, ap_block_pp0_stage4, zext_ln40_4_fu_4386_p1, zext_ln40_5_fu_4458_p1, ap_block_pp0_stage6, zext_ln40_6_fu_4556_p1, ap_block_pp0_stage7, zext_ln40_7_fu_4601_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, zext_ln92_4_fu_7541_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_1_address1 <= zext_ln92_4_fu_7541_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_1_address1 <= zext_ln40_7_fu_4601_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_1_address1 <= zext_ln40_6_fu_4556_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_1_address1 <= zext_ln40_5_fu_4458_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_1_address1 <= zext_ln40_4_fu_4386_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_1_address1 <= zext_ln40_3_fu_4303_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_1_address1 <= zext_ln40_2_fu_4239_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_1_address1 <= zext_ln40_1_fu_4129_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_1_address1 <= zext_ln40_fu_3752_p1(10 - 1 downto 0);
            else 
                l1_stripes_2_1_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_2_1_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_2_1_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_2_1_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_2_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_1_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, tmp_data_V_1_reg_14300, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14348, p_Result_3_reg_14370, p_Result_4_reg_14392, p_Result_5_reg_14414, p_Result_6_reg_14436, p_Result_7_reg_14458, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3730_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_1_d1 <= p_Result_7_reg_14458;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_1_d1 <= p_Result_6_reg_14436;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_1_d1 <= p_Result_5_reg_14414;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_1_d1 <= p_Result_4_reg_14392;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_1_d1 <= p_Result_3_reg_14370;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_1_d1 <= p_Result_s_reg_14348;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_1_d1 <= tmp_data_V_1_reg_14300(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_1_d1 <= trunc_ln681_fu_3730_p1;
            else 
                l1_stripes_2_1_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_2_1_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln33_reg_14253, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage1_11001, trunc_ln40_fu_3778_p1, trunc_ln40_1_fu_3782_p1, trunc_ln40_1_reg_14320, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln40_2_fu_4151_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln40_3_fu_4261_p1, trunc_ln40_4_reg_14506, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln40_5_reg_14517, trunc_ln40_6_reg_14538, ap_block_pp0_stage5_11001, trunc_ln40_7_reg_14548, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln40_8_reg_14570, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln40_7_reg_14548 = ap_const_lv2_0)) and not((trunc_ln40_7_reg_14548 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_6_reg_14538 = ap_const_lv2_0)) and not((trunc_ln40_6_reg_14538 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_4_reg_14506 = ap_const_lv2_0)) and not((trunc_ln40_4_reg_14506 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_3_fu_4261_p1 = ap_const_lv2_0)) and not((trunc_ln40_3_fu_4261_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_2_fu_4151_p1 = ap_const_lv2_0)) and not((trunc_ln40_2_fu_4151_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_5_reg_14517 = ap_const_lv2_0)) and not((trunc_ln40_5_reg_14517 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_8_reg_14570 = ap_const_lv2_0)) and not((trunc_ln40_8_reg_14570 = ap_const_lv2_1)) and (trunc_ln40_1_reg_14320 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or (not((trunc_ln40_fu_3778_p1 = ap_const_lv2_0)) and not((trunc_ln40_fu_3778_p1 = ap_const_lv2_1)) and (trunc_ln40_1_fu_3782_p1 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_2_1_we1 <= ap_const_logic_1;
        else 
            l1_stripes_2_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_2_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln92_8_fu_4679_p1, ap_block_pp0_stage10, zext_ln92_fu_7513_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_2_address0 <= zext_ln92_fu_7513_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_2_2_address0 <= zext_ln92_8_fu_4679_p1(10 - 1 downto 0);
            else 
                l1_stripes_2_2_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_2_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_2_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage8, zext_ln40_fu_3752_p1, zext_ln40_1_fu_4129_p1, ap_block_pp0_stage2, zext_ln40_2_fu_4239_p1, ap_block_pp0_stage3, zext_ln40_3_fu_4303_p1, ap_block_pp0_stage4, zext_ln40_4_fu_4386_p1, zext_ln40_5_fu_4458_p1, ap_block_pp0_stage6, zext_ln40_6_fu_4556_p1, ap_block_pp0_stage7, zext_ln40_7_fu_4601_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, zext_ln92_4_fu_7541_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_2_address1 <= zext_ln92_4_fu_7541_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_2_address1 <= zext_ln40_7_fu_4601_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_2_address1 <= zext_ln40_6_fu_4556_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_2_address1 <= zext_ln40_5_fu_4458_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_2_address1 <= zext_ln40_4_fu_4386_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_2_address1 <= zext_ln40_3_fu_4303_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_2_address1 <= zext_ln40_2_fu_4239_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_2_address1 <= zext_ln40_1_fu_4129_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_2_address1 <= zext_ln40_fu_3752_p1(10 - 1 downto 0);
            else 
                l1_stripes_2_2_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_2_2_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_2_2_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_2_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_2_2_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_2_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_2_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, tmp_data_V_1_reg_14300, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14348, p_Result_3_reg_14370, p_Result_4_reg_14392, p_Result_5_reg_14414, p_Result_6_reg_14436, p_Result_7_reg_14458, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3730_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_2_d1 <= p_Result_7_reg_14458;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_2_d1 <= p_Result_6_reg_14436;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_2_d1 <= p_Result_5_reg_14414;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_2_d1 <= p_Result_4_reg_14392;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_2_d1 <= p_Result_3_reg_14370;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_2_d1 <= p_Result_s_reg_14348;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_2_d1 <= tmp_data_V_1_reg_14300(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_2_d1 <= trunc_ln681_fu_3730_p1;
            else 
                l1_stripes_2_2_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_2_2_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_2_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln33_reg_14253, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage1_11001, trunc_ln40_fu_3778_p1, trunc_ln40_1_fu_3782_p1, trunc_ln40_1_reg_14320, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln40_2_fu_4151_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln40_3_fu_4261_p1, trunc_ln40_4_reg_14506, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln40_5_reg_14517, trunc_ln40_6_reg_14538, ap_block_pp0_stage5_11001, trunc_ln40_7_reg_14548, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln40_8_reg_14570, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln40_7_reg_14548 = ap_const_lv2_0)) and not((trunc_ln40_7_reg_14548 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_6_reg_14538 = ap_const_lv2_0)) and not((trunc_ln40_6_reg_14538 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_4_reg_14506 = ap_const_lv2_0)) and not((trunc_ln40_4_reg_14506 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_3_fu_4261_p1 = ap_const_lv2_0)) and not((trunc_ln40_3_fu_4261_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_2_fu_4151_p1 = ap_const_lv2_0)) and not((trunc_ln40_2_fu_4151_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_5_reg_14517 = ap_const_lv2_0)) and not((trunc_ln40_5_reg_14517 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_8_reg_14570 = ap_const_lv2_0)) and not((trunc_ln40_8_reg_14570 = ap_const_lv2_1)) and (trunc_ln40_1_reg_14320 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or (not((trunc_ln40_fu_3778_p1 = ap_const_lv2_0)) and not((trunc_ln40_fu_3778_p1 = ap_const_lv2_1)) and (trunc_ln40_1_fu_3782_p1 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_2_2_we1 <= ap_const_logic_1;
        else 
            l1_stripes_2_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_3_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln92_8_fu_4679_p1, ap_block_pp0_stage10, zext_ln92_fu_7513_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_3_address0 <= zext_ln92_fu_7513_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_2_3_address0 <= zext_ln92_8_fu_4679_p1(10 - 1 downto 0);
            else 
                l1_stripes_2_3_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_2_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_3_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage8, zext_ln40_fu_3752_p1, zext_ln40_1_fu_4129_p1, ap_block_pp0_stage2, zext_ln40_2_fu_4239_p1, ap_block_pp0_stage3, zext_ln40_3_fu_4303_p1, ap_block_pp0_stage4, zext_ln40_4_fu_4386_p1, zext_ln40_5_fu_4458_p1, ap_block_pp0_stage6, zext_ln40_6_fu_4556_p1, ap_block_pp0_stage7, zext_ln40_7_fu_4601_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, zext_ln92_4_fu_7541_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_3_address1 <= zext_ln92_4_fu_7541_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_3_address1 <= zext_ln40_7_fu_4601_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_3_address1 <= zext_ln40_6_fu_4556_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_3_address1 <= zext_ln40_5_fu_4458_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_3_address1 <= zext_ln40_4_fu_4386_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_3_address1 <= zext_ln40_3_fu_4303_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_3_address1 <= zext_ln40_2_fu_4239_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_3_address1 <= zext_ln40_1_fu_4129_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_3_address1 <= zext_ln40_fu_3752_p1(10 - 1 downto 0);
            else 
                l1_stripes_2_3_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_2_3_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_2_3_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_2_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_2_3_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_2_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_3_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, tmp_data_V_1_reg_14300, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14348, p_Result_3_reg_14370, p_Result_4_reg_14392, p_Result_5_reg_14414, p_Result_6_reg_14436, p_Result_7_reg_14458, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3730_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_3_d1 <= p_Result_7_reg_14458;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_3_d1 <= p_Result_6_reg_14436;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_3_d1 <= p_Result_5_reg_14414;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_3_d1 <= p_Result_4_reg_14392;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_3_d1 <= p_Result_3_reg_14370;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_3_d1 <= p_Result_s_reg_14348;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_3_d1 <= tmp_data_V_1_reg_14300(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_3_d1 <= trunc_ln681_fu_3730_p1;
            else 
                l1_stripes_2_3_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_2_3_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_3_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln33_reg_14253, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage1_11001, trunc_ln40_fu_3778_p1, trunc_ln40_1_fu_3782_p1, trunc_ln40_1_reg_14320, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln40_2_fu_4151_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln40_3_fu_4261_p1, trunc_ln40_4_reg_14506, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln40_5_reg_14517, trunc_ln40_6_reg_14538, ap_block_pp0_stage5_11001, trunc_ln40_7_reg_14548, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln40_8_reg_14570, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln40_7_reg_14548 = ap_const_lv2_0)) and not((trunc_ln40_7_reg_14548 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_6_reg_14538 = ap_const_lv2_0)) and not((trunc_ln40_6_reg_14538 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_4_reg_14506 = ap_const_lv2_0)) and not((trunc_ln40_4_reg_14506 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_3_fu_4261_p1 = ap_const_lv2_0)) and not((trunc_ln40_3_fu_4261_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_2_fu_4151_p1 = ap_const_lv2_0)) and not((trunc_ln40_2_fu_4151_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_5_reg_14517 = ap_const_lv2_0)) and not((trunc_ln40_5_reg_14517 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_8_reg_14570 = ap_const_lv2_0)) and not((trunc_ln40_8_reg_14570 = ap_const_lv2_1)) and (trunc_ln40_1_reg_14320 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or (not((trunc_ln40_fu_3778_p1 = ap_const_lv2_0)) and not((trunc_ln40_fu_3778_p1 = ap_const_lv2_1)) and (trunc_ln40_1_fu_3782_p1 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_2_3_we1 <= ap_const_logic_1;
        else 
            l1_stripes_2_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_4_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln92_8_fu_4679_p1, ap_block_pp0_stage10, zext_ln92_fu_7513_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_4_address0 <= zext_ln92_fu_7513_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_2_4_address0 <= zext_ln92_8_fu_4679_p1(10 - 1 downto 0);
            else 
                l1_stripes_2_4_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_2_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_4_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage8, zext_ln40_fu_3752_p1, zext_ln40_1_fu_4129_p1, ap_block_pp0_stage2, zext_ln40_2_fu_4239_p1, ap_block_pp0_stage3, zext_ln40_3_fu_4303_p1, ap_block_pp0_stage4, zext_ln40_4_fu_4386_p1, zext_ln40_5_fu_4458_p1, ap_block_pp0_stage6, zext_ln40_6_fu_4556_p1, ap_block_pp0_stage7, zext_ln40_7_fu_4601_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, zext_ln92_4_fu_7541_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_4_address1 <= zext_ln92_4_fu_7541_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_4_address1 <= zext_ln40_7_fu_4601_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_4_address1 <= zext_ln40_6_fu_4556_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_4_address1 <= zext_ln40_5_fu_4458_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_4_address1 <= zext_ln40_4_fu_4386_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_4_address1 <= zext_ln40_3_fu_4303_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_4_address1 <= zext_ln40_2_fu_4239_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_4_address1 <= zext_ln40_1_fu_4129_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_4_address1 <= zext_ln40_fu_3752_p1(10 - 1 downto 0);
            else 
                l1_stripes_2_4_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_2_4_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_2_4_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_2_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_2_4_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_2_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_4_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, tmp_data_V_1_reg_14300, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14348, p_Result_3_reg_14370, p_Result_4_reg_14392, p_Result_5_reg_14414, p_Result_6_reg_14436, p_Result_7_reg_14458, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3730_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_4_d1 <= p_Result_7_reg_14458;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_4_d1 <= p_Result_6_reg_14436;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_4_d1 <= p_Result_5_reg_14414;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_4_d1 <= p_Result_4_reg_14392;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_4_d1 <= p_Result_3_reg_14370;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_4_d1 <= p_Result_s_reg_14348;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_4_d1 <= tmp_data_V_1_reg_14300(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_4_d1 <= trunc_ln681_fu_3730_p1;
            else 
                l1_stripes_2_4_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_2_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_4_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln33_reg_14253, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage1_11001, trunc_ln40_fu_3778_p1, trunc_ln40_1_fu_3782_p1, trunc_ln40_1_reg_14320, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln40_2_fu_4151_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln40_3_fu_4261_p1, trunc_ln40_4_reg_14506, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln40_5_reg_14517, trunc_ln40_6_reg_14538, ap_block_pp0_stage5_11001, trunc_ln40_7_reg_14548, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln40_8_reg_14570, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln40_7_reg_14548 = ap_const_lv2_0)) and not((trunc_ln40_7_reg_14548 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_6_reg_14538 = ap_const_lv2_0)) and not((trunc_ln40_6_reg_14538 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_4_reg_14506 = ap_const_lv2_0)) and not((trunc_ln40_4_reg_14506 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_3_fu_4261_p1 = ap_const_lv2_0)) and not((trunc_ln40_3_fu_4261_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_2_fu_4151_p1 = ap_const_lv2_0)) and not((trunc_ln40_2_fu_4151_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_5_reg_14517 = ap_const_lv2_0)) and not((trunc_ln40_5_reg_14517 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln40_1_reg_14320 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_8_reg_14570 = ap_const_lv2_0)) and not((trunc_ln40_8_reg_14570 = ap_const_lv2_1)) and (trunc_ln40_1_reg_14320 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or (not((trunc_ln40_fu_3778_p1 = ap_const_lv2_0)) and not((trunc_ln40_fu_3778_p1 = ap_const_lv2_1)) and (trunc_ln40_1_fu_3782_p1 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_2_4_we1 <= ap_const_logic_1;
        else 
            l1_stripes_2_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_5_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln92_8_fu_4679_p1, ap_block_pp0_stage10, zext_ln92_fu_7513_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_5_address0 <= zext_ln92_fu_7513_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_2_5_address0 <= zext_ln92_8_fu_4679_p1(10 - 1 downto 0);
            else 
                l1_stripes_2_5_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_2_5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_5_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage8, zext_ln40_fu_3752_p1, zext_ln40_1_fu_4129_p1, ap_block_pp0_stage2, zext_ln40_2_fu_4239_p1, ap_block_pp0_stage3, zext_ln40_3_fu_4303_p1, ap_block_pp0_stage4, zext_ln40_4_fu_4386_p1, zext_ln40_5_fu_4458_p1, ap_block_pp0_stage6, zext_ln40_6_fu_4556_p1, ap_block_pp0_stage7, zext_ln40_7_fu_4601_p1, ap_block_pp0_stage8, ap_block_pp0_stage9, zext_ln92_4_fu_7541_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_5_address1 <= zext_ln92_4_fu_7541_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_5_address1 <= zext_ln40_7_fu_4601_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_5_address1 <= zext_ln40_6_fu_4556_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_5_address1 <= zext_ln40_5_fu_4458_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_5_address1 <= zext_ln40_4_fu_4386_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_5_address1 <= zext_ln40_3_fu_4303_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_5_address1 <= zext_ln40_2_fu_4239_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_5_address1 <= zext_ln40_1_fu_4129_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_5_address1 <= zext_ln40_fu_3752_p1(10 - 1 downto 0);
            else 
                l1_stripes_2_5_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_2_5_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_2_5_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_2_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_2_5_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_2_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_5_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, tmp_data_V_1_reg_14300, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14348, p_Result_3_reg_14370, p_Result_4_reg_14392, p_Result_5_reg_14414, p_Result_6_reg_14436, p_Result_7_reg_14458, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3730_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_5_d1 <= p_Result_7_reg_14458;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_5_d1 <= p_Result_6_reg_14436;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_5_d1 <= p_Result_5_reg_14414;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_5_d1 <= p_Result_4_reg_14392;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_5_d1 <= p_Result_3_reg_14370;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_5_d1 <= p_Result_s_reg_14348;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_5_d1 <= tmp_data_V_1_reg_14300(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_5_d1 <= trunc_ln681_fu_3730_p1;
            else 
                l1_stripes_2_5_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_2_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_5_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln33_reg_14253, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage1_11001, trunc_ln40_fu_3778_p1, trunc_ln40_1_fu_3782_p1, trunc_ln40_1_reg_14320, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln40_2_fu_4151_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln40_3_fu_4261_p1, trunc_ln40_4_reg_14506, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln40_5_reg_14517, trunc_ln40_6_reg_14538, ap_block_pp0_stage5_11001, trunc_ln40_7_reg_14548, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln40_8_reg_14570, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln40_7_reg_14548 = ap_const_lv2_0)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_0)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_1)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_2)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_3)) and not((trunc_ln40_7_reg_14548 = ap_const_lv2_1)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_6_reg_14538 = ap_const_lv2_0)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_0)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_1)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_2)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_3)) and not((trunc_ln40_6_reg_14538 = ap_const_lv2_1)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_4_reg_14506 = ap_const_lv2_0)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_0)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_1)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_2)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_3)) and not((trunc_ln40_4_reg_14506 = ap_const_lv2_1)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_3_fu_4261_p1 = ap_const_lv2_0)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_0)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_1)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_2)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_3)) and not((trunc_ln40_3_fu_4261_p1 = ap_const_lv2_1)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_2_fu_4151_p1 = ap_const_lv2_0)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_0)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_1)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_2)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_3)) and not((trunc_ln40_2_fu_4151_p1 = ap_const_lv2_1)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_5_reg_14517 = ap_const_lv2_0)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_0)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_1)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_2)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_3)) and not((trunc_ln40_5_reg_14517 = ap_const_lv2_1)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_8_reg_14570 = ap_const_lv2_0)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_0)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_1)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_2)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_3)) and not((trunc_ln40_8_reg_14570 = ap_const_lv2_1)) and not((trunc_ln40_1_reg_14320 = ap_const_lv3_4)) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or (not((trunc_ln40_fu_3778_p1 = ap_const_lv2_0)) and not((trunc_ln40_1_fu_3782_p1 = ap_const_lv3_0)) and not((trunc_ln40_1_fu_3782_p1 = ap_const_lv3_1)) and not((trunc_ln40_1_fu_3782_p1 = ap_const_lv3_2)) and not((trunc_ln40_1_fu_3782_p1 = ap_const_lv3_3)) and not((trunc_ln40_1_fu_3782_p1 = ap_const_lv3_4)) and not((trunc_ln40_fu_3778_p1 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln33_reg_14253 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_2_5_we1 <= ap_const_logic_1;
        else 
            l1_stripes_2_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_0_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln167_reg_16015, ap_CS_fsm_pp0_stage17, zext_ln167_35_reg_16330, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_0_0_address0 <= zext_ln167_35_reg_16330(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_0_0_address0 <= zext_ln167_reg_16015(9 - 1 downto 0);
            else 
                l2_stripes_0_0_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_0_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_0_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln119_reg_15569, ap_CS_fsm_pp0_stage16, zext_ln167_18_reg_16067, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_0_0_address1 <= zext_ln167_18_reg_16067(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_0_0_address1 <= zext_ln119_reg_15569(9 - 1 downto 0);
            else 
                l2_stripes_0_0_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_0_0_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_0_0_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_0_0_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_0_0_d1 <= select_ln112_fu_7649_p3(12 downto 5);

    l2_stripes_0_0_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14265, icmp_ln115_reg_14282, trunc_ln119_reg_15591, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (icmp_ln115_reg_14282 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (trunc_ln119_reg_15591 = ap_const_lv3_0))) then 
            l2_stripes_0_0_we1 <= ap_const_logic_1;
        else 
            l2_stripes_0_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_1_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln167_reg_16015, ap_CS_fsm_pp0_stage17, zext_ln167_35_reg_16330, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_0_1_address0 <= zext_ln167_35_reg_16330(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_0_1_address0 <= zext_ln167_reg_16015(9 - 1 downto 0);
            else 
                l2_stripes_0_1_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_0_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_1_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln119_reg_15569, ap_CS_fsm_pp0_stage16, zext_ln167_18_reg_16067, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_0_1_address1 <= zext_ln167_18_reg_16067(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_0_1_address1 <= zext_ln119_reg_15569(9 - 1 downto 0);
            else 
                l2_stripes_0_1_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_0_1_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_0_1_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_0_1_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_0_1_d1 <= select_ln112_fu_7649_p3(12 downto 5);

    l2_stripes_0_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14265, icmp_ln115_reg_14282, trunc_ln119_reg_15591, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (icmp_ln115_reg_14282 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (trunc_ln119_reg_15591 = ap_const_lv3_1))) then 
            l2_stripes_0_1_we1 <= ap_const_logic_1;
        else 
            l2_stripes_0_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_2_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln167_reg_16015, ap_CS_fsm_pp0_stage17, zext_ln167_35_reg_16330, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_0_2_address0 <= zext_ln167_35_reg_16330(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_0_2_address0 <= zext_ln167_reg_16015(9 - 1 downto 0);
            else 
                l2_stripes_0_2_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_0_2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_2_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln119_reg_15569, ap_CS_fsm_pp0_stage16, zext_ln167_18_reg_16067, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_0_2_address1 <= zext_ln167_18_reg_16067(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_0_2_address1 <= zext_ln119_reg_15569(9 - 1 downto 0);
            else 
                l2_stripes_0_2_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_0_2_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_0_2_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_0_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_0_2_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_0_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_0_2_d1 <= select_ln112_fu_7649_p3(12 downto 5);

    l2_stripes_0_2_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14265, icmp_ln115_reg_14282, trunc_ln119_reg_15591, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (icmp_ln115_reg_14282 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (trunc_ln119_reg_15591 = ap_const_lv3_2))) then 
            l2_stripes_0_2_we1 <= ap_const_logic_1;
        else 
            l2_stripes_0_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_3_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln167_reg_16015, ap_CS_fsm_pp0_stage17, zext_ln167_35_reg_16330, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_0_3_address0 <= zext_ln167_35_reg_16330(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_0_3_address0 <= zext_ln167_reg_16015(9 - 1 downto 0);
            else 
                l2_stripes_0_3_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_0_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_3_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln119_reg_15569, ap_CS_fsm_pp0_stage16, zext_ln167_18_reg_16067, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_0_3_address1 <= zext_ln167_18_reg_16067(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_0_3_address1 <= zext_ln119_reg_15569(9 - 1 downto 0);
            else 
                l2_stripes_0_3_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_0_3_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_0_3_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_0_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_0_3_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_0_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_0_3_d1 <= select_ln112_fu_7649_p3(12 downto 5);

    l2_stripes_0_3_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14265, icmp_ln115_reg_14282, trunc_ln119_reg_15591, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (icmp_ln115_reg_14282 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (trunc_ln119_reg_15591 = ap_const_lv3_3))) then 
            l2_stripes_0_3_we1 <= ap_const_logic_1;
        else 
            l2_stripes_0_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_4_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln167_reg_16015, ap_CS_fsm_pp0_stage17, zext_ln167_35_reg_16330, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_0_4_address0 <= zext_ln167_35_reg_16330(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_0_4_address0 <= zext_ln167_reg_16015(9 - 1 downto 0);
            else 
                l2_stripes_0_4_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_0_4_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_4_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln119_reg_15569, ap_CS_fsm_pp0_stage16, zext_ln167_18_reg_16067, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_0_4_address1 <= zext_ln167_18_reg_16067(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_0_4_address1 <= zext_ln119_reg_15569(9 - 1 downto 0);
            else 
                l2_stripes_0_4_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_0_4_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_0_4_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_0_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_0_4_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_0_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_0_4_d1 <= select_ln112_fu_7649_p3(12 downto 5);

    l2_stripes_0_4_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14265, icmp_ln115_reg_14282, trunc_ln119_reg_15591, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (icmp_ln115_reg_14282 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (trunc_ln119_reg_15591 = ap_const_lv3_4))) then 
            l2_stripes_0_4_we1 <= ap_const_logic_1;
        else 
            l2_stripes_0_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_5_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln167_reg_16015, ap_CS_fsm_pp0_stage17, zext_ln167_35_reg_16330, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_0_5_address0 <= zext_ln167_35_reg_16330(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_0_5_address0 <= zext_ln167_reg_16015(9 - 1 downto 0);
            else 
                l2_stripes_0_5_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_0_5_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_5_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln119_reg_15569, ap_CS_fsm_pp0_stage16, zext_ln167_18_reg_16067, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_0_5_address1 <= zext_ln167_18_reg_16067(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_0_5_address1 <= zext_ln119_reg_15569(9 - 1 downto 0);
            else 
                l2_stripes_0_5_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_0_5_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_0_5_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_0_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_0_5_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_0_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_0_5_d1 <= select_ln112_fu_7649_p3(12 downto 5);

    l2_stripes_0_5_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14265, icmp_ln115_reg_14282, trunc_ln119_reg_15591, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((not((trunc_ln119_reg_15591 = ap_const_lv3_0)) and not((trunc_ln119_reg_15591 = ap_const_lv3_1)) and not((trunc_ln119_reg_15591 = ap_const_lv3_2)) and not((trunc_ln119_reg_15591 = ap_const_lv3_3)) and not((trunc_ln119_reg_15591 = ap_const_lv3_4)) and (ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (icmp_ln115_reg_14282 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then 
            l2_stripes_0_5_we1 <= ap_const_logic_1;
        else 
            l2_stripes_0_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_0_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln167_reg_16015, zext_ln167_35_reg_16330, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_1_0_address0 <= zext_ln167_35_reg_16330(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_1_0_address0 <= zext_ln167_reg_16015(9 - 1 downto 0);
            else 
                l2_stripes_1_0_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_1_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_0_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln119_reg_15569, zext_ln167_18_reg_16067, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_1_0_address1 <= zext_ln167_18_reg_16067(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_1_0_address1 <= zext_ln119_reg_15569(9 - 1 downto 0);
            else 
                l2_stripes_1_0_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_1_0_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)))) then 
            l2_stripes_1_0_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_1_0_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_1_0_d1 <= select_ln112_1_fu_7878_p3(12 downto 5);

    l2_stripes_1_0_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14265, icmp_ln115_reg_14282, trunc_ln119_reg_15591, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (icmp_ln115_reg_14282 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (trunc_ln119_reg_15591 = ap_const_lv3_0))) then 
            l2_stripes_1_0_we1 <= ap_const_logic_1;
        else 
            l2_stripes_1_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_1_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln167_reg_16015, zext_ln167_35_reg_16330, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_1_1_address0 <= zext_ln167_35_reg_16330(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_1_1_address0 <= zext_ln167_reg_16015(9 - 1 downto 0);
            else 
                l2_stripes_1_1_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_1_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_1_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln119_reg_15569, zext_ln167_18_reg_16067, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_1_1_address1 <= zext_ln167_18_reg_16067(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_1_1_address1 <= zext_ln119_reg_15569(9 - 1 downto 0);
            else 
                l2_stripes_1_1_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_1_1_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)))) then 
            l2_stripes_1_1_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_1_1_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_1_1_d1 <= select_ln112_1_fu_7878_p3(12 downto 5);

    l2_stripes_1_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14265, icmp_ln115_reg_14282, trunc_ln119_reg_15591, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (icmp_ln115_reg_14282 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (trunc_ln119_reg_15591 = ap_const_lv3_1))) then 
            l2_stripes_1_1_we1 <= ap_const_logic_1;
        else 
            l2_stripes_1_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_2_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln167_reg_16015, zext_ln167_35_reg_16330, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_1_2_address0 <= zext_ln167_35_reg_16330(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_1_2_address0 <= zext_ln167_reg_16015(9 - 1 downto 0);
            else 
                l2_stripes_1_2_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_1_2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_2_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln119_reg_15569, zext_ln167_18_reg_16067, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_1_2_address1 <= zext_ln167_18_reg_16067(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_1_2_address1 <= zext_ln119_reg_15569(9 - 1 downto 0);
            else 
                l2_stripes_1_2_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_1_2_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)))) then 
            l2_stripes_1_2_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_1_2_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_1_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_1_2_d1 <= select_ln112_1_fu_7878_p3(12 downto 5);

    l2_stripes_1_2_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14265, icmp_ln115_reg_14282, trunc_ln119_reg_15591, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (icmp_ln115_reg_14282 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (trunc_ln119_reg_15591 = ap_const_lv3_2))) then 
            l2_stripes_1_2_we1 <= ap_const_logic_1;
        else 
            l2_stripes_1_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_3_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln167_reg_16015, zext_ln167_35_reg_16330, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_1_3_address0 <= zext_ln167_35_reg_16330(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_1_3_address0 <= zext_ln167_reg_16015(9 - 1 downto 0);
            else 
                l2_stripes_1_3_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_1_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_3_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln119_reg_15569, zext_ln167_18_reg_16067, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_1_3_address1 <= zext_ln167_18_reg_16067(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_1_3_address1 <= zext_ln119_reg_15569(9 - 1 downto 0);
            else 
                l2_stripes_1_3_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_1_3_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)))) then 
            l2_stripes_1_3_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_1_3_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_1_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_1_3_d1 <= select_ln112_1_fu_7878_p3(12 downto 5);

    l2_stripes_1_3_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14265, icmp_ln115_reg_14282, trunc_ln119_reg_15591, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (icmp_ln115_reg_14282 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (trunc_ln119_reg_15591 = ap_const_lv3_3))) then 
            l2_stripes_1_3_we1 <= ap_const_logic_1;
        else 
            l2_stripes_1_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_4_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln167_reg_16015, zext_ln167_35_reg_16330, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_1_4_address0 <= zext_ln167_35_reg_16330(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_1_4_address0 <= zext_ln167_reg_16015(9 - 1 downto 0);
            else 
                l2_stripes_1_4_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_1_4_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_4_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln119_reg_15569, zext_ln167_18_reg_16067, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_1_4_address1 <= zext_ln167_18_reg_16067(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_1_4_address1 <= zext_ln119_reg_15569(9 - 1 downto 0);
            else 
                l2_stripes_1_4_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_1_4_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)))) then 
            l2_stripes_1_4_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_1_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_1_4_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_1_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_1_4_d1 <= select_ln112_1_fu_7878_p3(12 downto 5);

    l2_stripes_1_4_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14265, icmp_ln115_reg_14282, trunc_ln119_reg_15591, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (icmp_ln115_reg_14282 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (trunc_ln119_reg_15591 = ap_const_lv3_4))) then 
            l2_stripes_1_4_we1 <= ap_const_logic_1;
        else 
            l2_stripes_1_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_5_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln167_reg_16015, zext_ln167_35_reg_16330, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_1_5_address0 <= zext_ln167_35_reg_16330(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_1_5_address0 <= zext_ln167_reg_16015(9 - 1 downto 0);
            else 
                l2_stripes_1_5_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_1_5_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_5_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln119_reg_15569, zext_ln167_18_reg_16067, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_1_5_address1 <= zext_ln167_18_reg_16067(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_1_5_address1 <= zext_ln119_reg_15569(9 - 1 downto 0);
            else 
                l2_stripes_1_5_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_1_5_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)))) then 
            l2_stripes_1_5_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_1_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_1_5_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_1_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_1_5_d1 <= select_ln112_1_fu_7878_p3(12 downto 5);

    l2_stripes_1_5_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14265, icmp_ln115_reg_14282, trunc_ln119_reg_15591, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((not((trunc_ln119_reg_15591 = ap_const_lv3_0)) and not((trunc_ln119_reg_15591 = ap_const_lv3_1)) and not((trunc_ln119_reg_15591 = ap_const_lv3_2)) and not((trunc_ln119_reg_15591 = ap_const_lv3_3)) and not((trunc_ln119_reg_15591 = ap_const_lv3_4)) and (ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (icmp_ln115_reg_14282 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001))) then 
            l2_stripes_1_5_we1 <= ap_const_logic_1;
        else 
            l2_stripes_1_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_0_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, zext_ln167_fu_7744_p1, ap_CS_fsm_pp0_stage17, zext_ln167_35_fu_7906_p1, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_2_0_address0 <= zext_ln167_35_fu_7906_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_2_0_address0 <= zext_ln167_fu_7744_p1(9 - 1 downto 0);
            else 
                l2_stripes_2_0_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_2_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_0_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, zext_ln119_fu_7444_p1, ap_CS_fsm_pp0_stage16, zext_ln167_18_fu_7760_p1, ap_block_pp0_stage15, ap_block_pp0_stage16)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_2_0_address1 <= zext_ln167_18_fu_7760_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_2_0_address1 <= zext_ln119_fu_7444_p1(9 - 1 downto 0);
            else 
                l2_stripes_2_0_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_2_0_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_2_0_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)))) then 
            l2_stripes_2_0_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_2_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_2_0_d1 <= select_ln112_2_fu_7433_p3(12 downto 5);

    l2_stripes_2_0_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14265, icmp_ln115_reg_14282, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, trunc_ln119_fu_7454_p1)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (icmp_ln115_reg_14282 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (trunc_ln119_fu_7454_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then 
            l2_stripes_2_0_we1 <= ap_const_logic_1;
        else 
            l2_stripes_2_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_1_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, zext_ln167_fu_7744_p1, ap_CS_fsm_pp0_stage17, zext_ln167_35_fu_7906_p1, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_2_1_address0 <= zext_ln167_35_fu_7906_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_2_1_address0 <= zext_ln167_fu_7744_p1(9 - 1 downto 0);
            else 
                l2_stripes_2_1_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_2_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_1_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, zext_ln119_fu_7444_p1, ap_CS_fsm_pp0_stage16, zext_ln167_18_fu_7760_p1, ap_block_pp0_stage15, ap_block_pp0_stage16)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_2_1_address1 <= zext_ln167_18_fu_7760_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_2_1_address1 <= zext_ln119_fu_7444_p1(9 - 1 downto 0);
            else 
                l2_stripes_2_1_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_2_1_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_2_1_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)))) then 
            l2_stripes_2_1_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_2_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_2_1_d1 <= select_ln112_2_fu_7433_p3(12 downto 5);

    l2_stripes_2_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14265, icmp_ln115_reg_14282, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, trunc_ln119_fu_7454_p1)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (icmp_ln115_reg_14282 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (trunc_ln119_fu_7454_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then 
            l2_stripes_2_1_we1 <= ap_const_logic_1;
        else 
            l2_stripes_2_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_2_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, zext_ln167_fu_7744_p1, ap_CS_fsm_pp0_stage17, zext_ln167_35_fu_7906_p1, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_2_2_address0 <= zext_ln167_35_fu_7906_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_2_2_address0 <= zext_ln167_fu_7744_p1(9 - 1 downto 0);
            else 
                l2_stripes_2_2_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_2_2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_2_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, zext_ln119_fu_7444_p1, ap_CS_fsm_pp0_stage16, zext_ln167_18_fu_7760_p1, ap_block_pp0_stage15, ap_block_pp0_stage16)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_2_2_address1 <= zext_ln167_18_fu_7760_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_2_2_address1 <= zext_ln119_fu_7444_p1(9 - 1 downto 0);
            else 
                l2_stripes_2_2_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_2_2_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_2_2_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_2_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)))) then 
            l2_stripes_2_2_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_2_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_2_2_d1 <= select_ln112_2_fu_7433_p3(12 downto 5);

    l2_stripes_2_2_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14265, icmp_ln115_reg_14282, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, trunc_ln119_fu_7454_p1)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (icmp_ln115_reg_14282 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (trunc_ln119_fu_7454_p1 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then 
            l2_stripes_2_2_we1 <= ap_const_logic_1;
        else 
            l2_stripes_2_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_3_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, zext_ln167_fu_7744_p1, ap_CS_fsm_pp0_stage17, zext_ln167_35_fu_7906_p1, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_2_3_address0 <= zext_ln167_35_fu_7906_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_2_3_address0 <= zext_ln167_fu_7744_p1(9 - 1 downto 0);
            else 
                l2_stripes_2_3_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_2_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_3_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, zext_ln119_fu_7444_p1, ap_CS_fsm_pp0_stage16, zext_ln167_18_fu_7760_p1, ap_block_pp0_stage15, ap_block_pp0_stage16)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_2_3_address1 <= zext_ln167_18_fu_7760_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_2_3_address1 <= zext_ln119_fu_7444_p1(9 - 1 downto 0);
            else 
                l2_stripes_2_3_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_2_3_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_2_3_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_2_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)))) then 
            l2_stripes_2_3_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_2_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_2_3_d1 <= select_ln112_2_fu_7433_p3(12 downto 5);

    l2_stripes_2_3_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14265, icmp_ln115_reg_14282, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, trunc_ln119_fu_7454_p1)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (icmp_ln115_reg_14282 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (trunc_ln119_fu_7454_p1 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then 
            l2_stripes_2_3_we1 <= ap_const_logic_1;
        else 
            l2_stripes_2_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_4_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, zext_ln167_fu_7744_p1, ap_CS_fsm_pp0_stage17, zext_ln167_35_fu_7906_p1, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_2_4_address0 <= zext_ln167_35_fu_7906_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_2_4_address0 <= zext_ln167_fu_7744_p1(9 - 1 downto 0);
            else 
                l2_stripes_2_4_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_2_4_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_4_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, zext_ln119_fu_7444_p1, ap_CS_fsm_pp0_stage16, zext_ln167_18_fu_7760_p1, ap_block_pp0_stage15, ap_block_pp0_stage16)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_2_4_address1 <= zext_ln167_18_fu_7760_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_2_4_address1 <= zext_ln119_fu_7444_p1(9 - 1 downto 0);
            else 
                l2_stripes_2_4_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_2_4_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_2_4_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_2_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)))) then 
            l2_stripes_2_4_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_2_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_2_4_d1 <= select_ln112_2_fu_7433_p3(12 downto 5);

    l2_stripes_2_4_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14265, icmp_ln115_reg_14282, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, trunc_ln119_fu_7454_p1)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (icmp_ln115_reg_14282 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (trunc_ln119_fu_7454_p1 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then 
            l2_stripes_2_4_we1 <= ap_const_logic_1;
        else 
            l2_stripes_2_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_5_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, zext_ln167_fu_7744_p1, ap_CS_fsm_pp0_stage17, zext_ln167_35_fu_7906_p1, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_2_5_address0 <= zext_ln167_35_fu_7906_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_2_5_address0 <= zext_ln167_fu_7744_p1(9 - 1 downto 0);
            else 
                l2_stripes_2_5_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_2_5_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_5_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, zext_ln119_fu_7444_p1, ap_CS_fsm_pp0_stage16, zext_ln167_18_fu_7760_p1, ap_block_pp0_stage15, ap_block_pp0_stage16)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_2_5_address1 <= zext_ln167_18_fu_7760_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_2_5_address1 <= zext_ln119_fu_7444_p1(9 - 1 downto 0);
            else 
                l2_stripes_2_5_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_2_5_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_2_5_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_2_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)))) then 
            l2_stripes_2_5_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_2_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_2_5_d1 <= select_ln112_2_fu_7433_p3(12 downto 5);

    l2_stripes_2_5_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14265, icmp_ln115_reg_14282, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, trunc_ln119_fu_7454_p1)
    begin
        if ((not((trunc_ln119_fu_7454_p1 = ap_const_lv3_0)) and not((trunc_ln119_fu_7454_p1 = ap_const_lv3_1)) and not((trunc_ln119_fu_7454_p1 = ap_const_lv3_2)) and not((trunc_ln119_fu_7454_p1 = ap_const_lv3_3)) and not((trunc_ln119_fu_7454_p1 = ap_const_lv3_4)) and (ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (icmp_ln115_reg_14282 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then 
            l2_stripes_2_5_we1 <= ap_const_logic_1;
        else 
            l2_stripes_2_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_0_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln167_reg_16015, zext_ln167_35_reg_16330, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage19, ap_block_pp0_stage20)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
                l2_stripes_3_0_address0 <= zext_ln167_35_reg_16330(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_3_0_address0 <= zext_ln167_reg_16015(9 - 1 downto 0);
            else 
                l2_stripes_3_0_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_3_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_0_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln167_18_reg_16067, l2_stripes_3_0_addr_reg_16150, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_3_0_address1 <= zext_ln167_18_reg_16067(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_3_0_address1 <= l2_stripes_3_0_addr_reg_16150;
            else 
                l2_stripes_3_0_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_3_0_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)))) then 
            l2_stripes_3_0_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_3_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)))) then 
            l2_stripes_3_0_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_3_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_3_0_d1 <= select_ln112_3_fu_7925_p3(12 downto 5);

    l2_stripes_3_0_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14265, icmp_ln115_reg_14282, trunc_ln119_reg_15591, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (icmp_ln115_reg_14282 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (trunc_ln119_reg_15591 = ap_const_lv3_0))) then 
            l2_stripes_3_0_we1 <= ap_const_logic_1;
        else 
            l2_stripes_3_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_1_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln167_reg_16015, zext_ln167_35_reg_16330, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage19, ap_block_pp0_stage20)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
                l2_stripes_3_1_address0 <= zext_ln167_35_reg_16330(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_3_1_address0 <= zext_ln167_reg_16015(9 - 1 downto 0);
            else 
                l2_stripes_3_1_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_3_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_1_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln167_18_reg_16067, l2_stripes_3_1_addr_reg_16155, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_3_1_address1 <= zext_ln167_18_reg_16067(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_3_1_address1 <= l2_stripes_3_1_addr_reg_16155;
            else 
                l2_stripes_3_1_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_3_1_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)))) then 
            l2_stripes_3_1_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_3_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)))) then 
            l2_stripes_3_1_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_3_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_3_1_d1 <= select_ln112_3_fu_7925_p3(12 downto 5);

    l2_stripes_3_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14265, icmp_ln115_reg_14282, trunc_ln119_reg_15591, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (icmp_ln115_reg_14282 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (trunc_ln119_reg_15591 = ap_const_lv3_1))) then 
            l2_stripes_3_1_we1 <= ap_const_logic_1;
        else 
            l2_stripes_3_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_2_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln167_reg_16015, zext_ln167_35_reg_16330, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage19, ap_block_pp0_stage20)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
                l2_stripes_3_2_address0 <= zext_ln167_35_reg_16330(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_3_2_address0 <= zext_ln167_reg_16015(9 - 1 downto 0);
            else 
                l2_stripes_3_2_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_3_2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_2_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln167_18_reg_16067, l2_stripes_3_2_addr_reg_16160, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_3_2_address1 <= zext_ln167_18_reg_16067(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_3_2_address1 <= l2_stripes_3_2_addr_reg_16160;
            else 
                l2_stripes_3_2_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_3_2_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)))) then 
            l2_stripes_3_2_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_3_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)))) then 
            l2_stripes_3_2_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_3_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_3_2_d1 <= select_ln112_3_fu_7925_p3(12 downto 5);

    l2_stripes_3_2_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14265, icmp_ln115_reg_14282, trunc_ln119_reg_15591, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (icmp_ln115_reg_14282 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (trunc_ln119_reg_15591 = ap_const_lv3_2))) then 
            l2_stripes_3_2_we1 <= ap_const_logic_1;
        else 
            l2_stripes_3_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_3_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln167_reg_16015, zext_ln167_35_reg_16330, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage19, ap_block_pp0_stage20)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
                l2_stripes_3_3_address0 <= zext_ln167_35_reg_16330(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_3_3_address0 <= zext_ln167_reg_16015(9 - 1 downto 0);
            else 
                l2_stripes_3_3_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_3_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_3_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln167_18_reg_16067, l2_stripes_3_3_addr_reg_16165, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_3_3_address1 <= zext_ln167_18_reg_16067(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_3_3_address1 <= l2_stripes_3_3_addr_reg_16165;
            else 
                l2_stripes_3_3_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_3_3_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)))) then 
            l2_stripes_3_3_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_3_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)))) then 
            l2_stripes_3_3_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_3_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_3_3_d1 <= select_ln112_3_fu_7925_p3(12 downto 5);

    l2_stripes_3_3_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14265, icmp_ln115_reg_14282, trunc_ln119_reg_15591, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (icmp_ln115_reg_14282 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (trunc_ln119_reg_15591 = ap_const_lv3_3))) then 
            l2_stripes_3_3_we1 <= ap_const_logic_1;
        else 
            l2_stripes_3_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_4_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln167_reg_16015, zext_ln167_35_reg_16330, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage19, ap_block_pp0_stage20)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
                l2_stripes_3_4_address0 <= zext_ln167_35_reg_16330(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_3_4_address0 <= zext_ln167_reg_16015(9 - 1 downto 0);
            else 
                l2_stripes_3_4_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_3_4_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_4_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln167_18_reg_16067, l2_stripes_3_4_addr_reg_16170, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_3_4_address1 <= zext_ln167_18_reg_16067(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_3_4_address1 <= l2_stripes_3_4_addr_reg_16170;
            else 
                l2_stripes_3_4_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_3_4_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)))) then 
            l2_stripes_3_4_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_3_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)))) then 
            l2_stripes_3_4_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_3_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_3_4_d1 <= select_ln112_3_fu_7925_p3(12 downto 5);

    l2_stripes_3_4_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14265, icmp_ln115_reg_14282, trunc_ln119_reg_15591, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (icmp_ln115_reg_14282 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (trunc_ln119_reg_15591 = ap_const_lv3_4))) then 
            l2_stripes_3_4_we1 <= ap_const_logic_1;
        else 
            l2_stripes_3_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_5_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln167_reg_16015, zext_ln167_35_reg_16330, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage19, ap_block_pp0_stage20)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
                l2_stripes_3_5_address0 <= zext_ln167_35_reg_16330(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_3_5_address0 <= zext_ln167_reg_16015(9 - 1 downto 0);
            else 
                l2_stripes_3_5_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_3_5_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_5_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln167_18_reg_16067, l2_stripes_3_5_addr_reg_16175, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_3_5_address1 <= zext_ln167_18_reg_16067(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_3_5_address1 <= l2_stripes_3_5_addr_reg_16175;
            else 
                l2_stripes_3_5_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_3_5_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)))) then 
            l2_stripes_3_5_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_3_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)))) then 
            l2_stripes_3_5_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_3_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_3_5_d1 <= select_ln112_3_fu_7925_p3(12 downto 5);

    l2_stripes_3_5_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14265, icmp_ln115_reg_14282, trunc_ln119_reg_15591, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((not((trunc_ln119_reg_15591 = ap_const_lv3_0)) and not((trunc_ln119_reg_15591 = ap_const_lv3_1)) and not((trunc_ln119_reg_15591 = ap_const_lv3_2)) and not((trunc_ln119_reg_15591 = ap_const_lv3_3)) and not((trunc_ln119_reg_15591 = ap_const_lv3_4)) and (ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14265 = ap_const_lv1_0) and (icmp_ln115_reg_14282 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001))) then 
            l2_stripes_3_5_we1 <= ap_const_logic_1;
        else 
            l2_stripes_3_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    local_col_index_fu_7726_p2 <= std_logic_vector(unsigned(zext_ln152_fu_7722_p1) + unsigned(l2_read_col_offset));
    mul_ln167_10_fu_14114_p0 <= mul_ln167_10_fu_14114_p00(8 - 1 downto 0);
    mul_ln167_10_fu_14114_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_4_reg_16907),13));
    mul_ln167_10_fu_14114_p1 <= mul_ln167_10_fu_14114_p10(5 - 1 downto 0);
    mul_ln167_10_fu_14114_p10 <= 
        ap_const_lv13_1FF3 when (trunc_ln147_1_reg_15807(0) = '1') else 
        ap_const_lv13_E;
    mul_ln167_11_fu_14126_p0 <= zext_ln167_46_reg_17084(8 - 1 downto 0);
    mul_ln167_11_fu_14126_p1 <= mul_ln167_11_fu_14126_p10(5 - 1 downto 0);
    mul_ln167_11_fu_14126_p10 <= 
        ap_const_lv13_D when (trunc_ln147_1_reg_15807(0) = '1') else 
        ap_const_lv13_1FF9;
    mul_ln167_12_fu_8705_p1 <= mul_ln167_12_fu_8705_p10(8 - 1 downto 0);
    mul_ln167_12_fu_8705_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_5_fu_8694_p3),13));
    mul_ln167_12_fu_8705_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv13_B) * unsigned(mul_ln167_12_fu_8705_p1), 13));
    mul_ln167_13_fu_14191_p0 <= zext_ln167_61_reg_17431(8 - 1 downto 0);
    mul_ln167_13_fu_14191_p1 <= mul_ln167_13_fu_14191_p10(5 - 1 downto 0);
    mul_ln167_13_fu_14191_p10 <= 
        ap_const_lv13_1FF4 when (trunc_ln147_1_reg_15807(0) = '1') else 
        ap_const_lv13_D;
    mul_ln167_14_fu_14102_p0 <= mul_ln167_14_fu_14102_p00(8 - 1 downto 0);
    mul_ln167_14_fu_14102_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_6_fu_8267_p3),13));
    mul_ln167_14_fu_14102_p1 <= mul_ln167_14_fu_14102_p10(5 - 1 downto 0);
    mul_ln167_14_fu_14102_p10 <= 
        ap_const_lv13_1FF3 when (trunc_ln147_1_reg_15807(0) = '1') else 
        ap_const_lv13_1FF1;
    mul_ln167_15_fu_14131_p0 <= mul_ln167_15_fu_14131_p00(8 - 1 downto 0);
    mul_ln167_15_fu_14131_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_7_reg_17232),13));
    mul_ln167_15_fu_14131_p1 <= mul_ln167_15_fu_14131_p10(5 - 1 downto 0);
    mul_ln167_15_fu_14131_p10 <= 
        ap_const_lv13_3 when (trunc_ln147_1_reg_15807(0) = '1') else 
        ap_const_lv13_1FF5;
    mul_ln167_16_fu_8739_p1 <= zext_ln167_79_reg_17254(8 - 1 downto 0);
    mul_ln167_16_fu_8739_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv13_1FF5) * signed('0' &mul_ln167_16_fu_8739_p1))), 13));
    mul_ln167_17_fu_14137_p0 <= mul_ln167_17_fu_14137_p00(8 - 1 downto 0);
    mul_ln167_17_fu_14137_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_7_reg_17232),12));
    mul_ln167_17_fu_14137_p1 <= mul_ln167_17_fu_14137_p10(5 - 1 downto 0);
    mul_ln167_17_fu_14137_p10 <= 
        ap_const_lv12_7 when (trunc_ln147_1_reg_15807(0) = '1') else 
        ap_const_lv12_D;
    mul_ln167_18_fu_8828_p1 <= mul_ln167_18_fu_8828_p10(8 - 1 downto 0);
    mul_ln167_18_fu_8828_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_8_fu_8817_p3),12));
    mul_ln167_18_fu_8828_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv12_B) * unsigned(mul_ln167_18_fu_8828_p1), 12));
    mul_ln167_1_fu_8463_p1 <= zext_ln167_1_reg_16682(8 - 1 downto 0);
    mul_ln167_1_fu_8463_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv13_1FF3) * signed('0' &mul_ln167_1_fu_8463_p1))), 13));
    mul_ln167_20_fu_14143_p0 <= zext_ln167_112_fu_8533_p1(8 - 1 downto 0);
    mul_ln167_20_fu_14143_p1 <= mul_ln167_20_fu_14143_p10(5 - 1 downto 0);
    mul_ln167_20_fu_14143_p10 <= 
        ap_const_lv13_D when (trunc_ln147_1_reg_15807(0) = '1') else 
        ap_const_lv13_1FF2;
    mul_ln167_21_fu_14149_p0 <= zext_ln167_112_fu_8533_p1(8 - 1 downto 0);
    mul_ln167_21_fu_14149_p1 <= mul_ln167_21_fu_14149_p10(5 - 1 downto 0);
    mul_ln167_21_fu_14149_p10 <= 
        ap_const_lv13_1FF7 when (trunc_ln147_1_reg_15807(0) = '1') else 
        ap_const_lv13_1FF5;
    mul_ln167_22_fu_14196_p0 <= zext_ln167_112_reg_17291(8 - 1 downto 0);
    mul_ln167_22_fu_14196_p1 <= mul_ln167_22_fu_14196_p10(5 - 1 downto 0);
    mul_ln167_22_fu_14196_p10 <= 
        ap_const_lv13_1FF7 when (trunc_ln147_1_reg_15807(0) = '1') else 
        ap_const_lv13_1FF3;
    mul_ln167_23_fu_10904_p1 <= zext_ln167_113_reg_17333(8 - 1 downto 0);
    mul_ln167_23_fu_10904_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv12_D) * unsigned(mul_ln167_23_fu_10904_p1), 12));
    mul_ln167_24_fu_14201_p0 <= mul_ln167_24_fu_14201_p00(8 - 1 downto 0);
    mul_ln167_24_fu_14201_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_10_reg_17306),13));
    mul_ln167_24_fu_14201_p1 <= mul_ln167_24_fu_14201_p10(5 - 1 downto 0);
    mul_ln167_24_fu_14201_p10 <= 
        ap_const_lv13_1FF3 when (trunc_ln147_1_reg_15807(0) = '1') else 
        ap_const_lv13_1FF5;
    mul_ln167_25_fu_12988_p1 <= zext_ln167_113_reg_17333(8 - 1 downto 0);
    mul_ln167_25_fu_12988_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv12_B) * unsigned(mul_ln167_25_fu_12988_p1), 12));
    mul_ln167_26_fu_14155_p0 <= mul_ln167_26_fu_14155_p00(8 - 1 downto 0);
    mul_ln167_26_fu_14155_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_10_reg_17306),12));
    mul_ln167_26_fu_14155_p1 <= mul_ln167_26_fu_14155_p10(5 - 1 downto 0);
    mul_ln167_26_fu_14155_p10 <= 
        ap_const_lv12_A when (trunc_ln147_1_reg_15807(0) = '1') else 
        ap_const_lv12_B;
    mul_ln167_28_fu_14161_p0 <= mul_ln167_28_fu_14161_p00(8 - 1 downto 0);
    mul_ln167_28_fu_14161_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_11_reg_17317),12));
    mul_ln167_28_fu_14161_p1 <= mul_ln167_28_fu_14161_p10(5 - 1 downto 0);
    mul_ln167_28_fu_14161_p10 <= 
        ap_const_lv12_5 when (trunc_ln147_1_reg_15807(0) = '1') else 
        ap_const_lv12_D;
    mul_ln167_29_fu_14167_p0 <= mul_ln167_29_fu_14167_p00(8 - 1 downto 0);
    mul_ln167_29_fu_14167_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_11_reg_17317),13));
    mul_ln167_29_fu_14167_p1 <= mul_ln167_29_fu_14167_p10(5 - 1 downto 0);
    mul_ln167_29_fu_14167_p10 <= 
        ap_const_lv13_1FF3 when (trunc_ln147_1_reg_15807(0) = '1') else 
        ap_const_lv13_1FF9;
    mul_ln167_2_fu_14096_p0 <= zext_ln167_1_fu_8204_p1(8 - 1 downto 0);
    mul_ln167_2_fu_14096_p1 <= mul_ln167_2_fu_14096_p10(5 - 1 downto 0);
    mul_ln167_2_fu_14096_p10 <= 
        ap_const_lv13_1FFB when (trunc_ln147_1_reg_15807(0) = '1') else 
        ap_const_lv13_1FF5;
    mul_ln167_30_fu_8450_p1 <= zext_ln167_135_fu_8446_p1(8 - 1 downto 0);
    mul_ln167_30_fu_8450_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv13_1FF3) * signed('0' &mul_ln167_30_fu_8450_p1))), 13));
    mul_ln167_31_fu_14173_p0 <= mul_ln167_31_fu_14173_p00(8 - 1 downto 0);
    mul_ln167_31_fu_14173_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_14_fu_8644_p3),13));
    mul_ln167_31_fu_14173_p1 <= mul_ln167_31_fu_14173_p10(5 - 1 downto 0);
    mul_ln167_31_fu_14173_p10 <= 
        ap_const_lv13_1FF9 when (trunc_ln147_1_reg_15807(0) = '1') else 
        ap_const_lv13_B;
    mul_ln167_33_fu_14179_p0 <= mul_ln167_33_fu_14179_p00(8 - 1 downto 0);
    mul_ln167_33_fu_14179_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_3603),13));
    mul_ln167_33_fu_14179_p1 <= mul_ln167_33_fu_14179_p10(5 - 1 downto 0);
    mul_ln167_33_fu_14179_p10 <= 
        ap_const_lv13_1FF6 when (trunc_ln147_1_reg_15807(0) = '1') else 
        ap_const_lv13_D;
    mul_ln167_34_fu_14207_p0 <= mul_ln167_34_fu_14207_p00(8 - 1 downto 0);
    mul_ln167_34_fu_14207_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_23_fu_8929_p3),13));
    mul_ln167_34_fu_14207_p1 <= select_ln167_53_reg_16958(5 - 1 downto 0);
    mul_ln167_35_fu_13509_p1 <= zext_ln167_204_reg_17757(8 - 1 downto 0);
    mul_ln167_35_fu_13509_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv13_1FF5) * signed('0' &mul_ln167_35_fu_13509_p1))), 13));
    mul_ln167_36_fu_14185_p0 <= mul_ln167_36_fu_14185_p00(8 - 1 downto 0);
    mul_ln167_36_fu_14185_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_28_reg_17409),13));
    mul_ln167_36_fu_14185_p1 <= mul_ln167_36_fu_14185_p10(5 - 1 downto 0);
    mul_ln167_36_fu_14185_p10 <= 
        ap_const_lv13_A when (trunc_ln147_1_reg_15807(0) = '1') else 
        ap_const_lv13_1FF5;
    mul_ln167_37_fu_14233_p0 <= zext_ln167_220_reg_17454(8 - 1 downto 0);
    mul_ln167_37_fu_14233_p1 <= mul_ln167_37_fu_14233_p10(5 - 1 downto 0);
    mul_ln167_37_fu_14233_p10 <= 
        ap_const_lv13_1FF5 when (trunc_ln147_1_reg_15807(0) = '1') else 
        ap_const_lv13_1FF7;
    mul_ln167_38_fu_13736_p1 <= zext_ln167_220_reg_17454(8 - 1 downto 0);
    mul_ln167_38_fu_13736_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv13_1FF5) * signed('0' &mul_ln167_38_fu_13736_p1))), 13));
    mul_ln167_3_fu_14120_p0 <= mul_ln167_3_fu_14120_p00(8 - 1 downto 0);
    mul_ln167_3_fu_14120_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_1_reg_17016),12));
    mul_ln167_3_fu_14120_p1 <= mul_ln167_3_fu_14120_p10(5 - 1 downto 0);
    mul_ln167_3_fu_14120_p10 <= 
        ap_const_lv12_B when (trunc_ln147_1_reg_15807(0) = '1') else 
        ap_const_lv12_A;
    mul_ln167_40_fu_13881_p1 <= mul_ln167_40_fu_13881_p10(8 - 1 downto 0);
    mul_ln167_40_fu_13881_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_30_reg_17912),13));
    mul_ln167_40_fu_13881_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv13_B) * unsigned(mul_ln167_40_fu_13881_p1), 13));
    mul_ln167_4_fu_8520_p1 <= mul_ln167_4_fu_8520_p10(8 - 1 downto 0);
    mul_ln167_4_fu_8520_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_1_reg_17016),13));
    mul_ln167_4_fu_8520_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv13_1FF5) * signed('0' &mul_ln167_4_fu_8520_p1))), 13));
    mul_ln167_5_fu_8601_p1 <= zext_ln167_9_reg_17280(8 - 1 downto 0);
    mul_ln167_5_fu_8601_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv13_B) * unsigned(mul_ln167_5_fu_8601_p1), 13));
    mul_ln167_6_fu_14108_p0 <= zext_ln167_28_fu_8325_p1(8 - 1 downto 0);
    mul_ln167_6_fu_14108_p1 <= mul_ln167_6_fu_14108_p10(5 - 1 downto 0);
    mul_ln167_6_fu_14108_p10 <= 
        ap_const_lv13_1FF5 when (trunc_ln147_1_reg_15807(0) = '1') else 
        ap_const_lv13_1FF1;
    mul_ln167_7_fu_8328_p1 <= zext_ln167_28_fu_8325_p1(8 - 1 downto 0);
    mul_ln167_7_fu_8328_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv13_1FF5) * signed('0' &mul_ln167_7_fu_8328_p1))), 13));
    mul_ln167_9_fu_8626_p1 <= zext_ln167_46_reg_17084(8 - 1 downto 0);
    mul_ln167_9_fu_8626_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv13_1FF5) * signed('0' &mul_ln167_9_fu_8626_p1))), 13));
    mul_ln167_fu_8207_p1 <= zext_ln167_1_fu_8204_p1(8 - 1 downto 0);
    mul_ln167_fu_8207_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv13_B) * unsigned(mul_ln167_fu_8207_p1), 13));
    or_ln1_fu_8133_p3 <= (ap_const_lv1_1 & tmp_96_reg_16002);
    or_ln212_1_fu_8369_p2 <= (icmp_ln212_reg_14286 or ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_3442);
    or_ln212_fu_8357_p2 <= (icmp_ln212_reg_14286 or ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_3418);
    or_ln220_fu_4053_p2 <= (icmp_ln220_reg_16133 or ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3273_p4);
    or_ln42_1_fu_4375_p2 <= (icmp_ln42_3_fu_4329_p2 or icmp_ln42_2_reg_14489);
    or_ln42_2_fu_4380_p2 <= (or_ln42_fu_4371_p2 or or_ln42_1_fu_4375_p2);
    or_ln42_3_fu_4521_p2 <= (icmp_ln42_5_reg_14542 or icmp_ln42_4_reg_14526);
    or_ln42_4_fu_4525_p2 <= (icmp_ln42_7_fu_4515_p2 or icmp_ln42_6_fu_4493_p2);
    or_ln42_5_fu_4531_p2 <= (or_ln42_4_fu_4525_p2 or or_ln42_3_fu_4521_p2);
    or_ln42_6_fu_4537_p2 <= (or_ln42_5_fu_4531_p2 or or_ln42_2_reg_14533);
    or_ln42_fu_4371_p2 <= (icmp_ln42_reg_14327 or icmp_ln42_1_reg_14480);
    or_ln_fu_4746_p3 <= (ap_const_lv1_1 & tmp_90_reg_14274);
    out_r_TDATA <= (((((((select_ln173_15_fu_3976_p3 & select_ln173_14_fu_3968_p3) & select_ln173_13_fu_3960_p3) & select_ln173_12_fu_3952_p3) & select_ln173_11_fu_3944_p3) & select_ln173_10_fu_3936_p3) & select_ln173_9_fu_3928_p3) & select_ln173_8_fu_3920_p3);

    out_r_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter1, out_r_TREADY, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, and_ln147_reg_15998, icmp_ln182_reg_16119)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (icmp_ln182_reg_16119 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln147_reg_15998) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            out_r_TDATA_blk_n <= out_r_TREADY;
        else 
            out_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_r_TKEEP <= ap_const_lv16_FFFF;
    out_r_TLAST <= tmp_last_V_reg_16123;
    out_r_TSTRB <= ap_const_lv16_0;

    out_r_TVALID_assign_proc : process(ap_enable_reg_pp0_iter1, ap_ce, ap_CS_fsm_pp0_stage5, ap_predicate_op262_write_state3, ap_block_pp0_stage5_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_predicate_op262_write_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            out_r_TVALID <= ap_const_logic_1;
        else 
            out_r_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    select_ln112_1_fu_7878_p3 <= 
        add_ln104_5_reg_15796 when (icmp_ln112_1_fu_7873_p2(0) = '1') else 
        l1_maxes_1;
    select_ln112_2_fu_7433_p3 <= 
        add_ln104_6_reg_15529 when (icmp_ln112_2_fu_7428_p2(0) = '1') else 
        l1_maxes_2;
    select_ln112_3_fu_7925_p3 <= 
        add_ln104_7_reg_16139 when (icmp_ln112_3_fu_7920_p2(0) = '1') else 
        l1_maxes_3;
    select_ln112_fu_7649_p3 <= 
        add_ln104_4_reg_15558 when (icmp_ln112_fu_7644_p2(0) = '1') else 
        l1_maxes_0;
    select_ln124_1_fu_7967_p3 <= 
        select_ln128_fu_7959_p3 when (icmp_ln124_reg_15595(0) = '1') else 
        l2_write_row_offset_2_reg_15540;
    select_ln124_fu_7486_p3 <= 
        ap_const_lv16_1 when (icmp_ln124_fu_7480_p2(0) = '1') else 
        add_ln123_fu_7474_p2;
    select_ln128_fu_7959_p3 <= 
        ap_const_lv8_0 when (icmp_ln128_fu_7953_p2(0) = '1') else 
        add_ln127_fu_7948_p2;
    select_ln135_fu_7575_p3 <= 
        ap_const_lv16_0 when (icmp_ln135_fu_7569_p2(0) = '1') else 
        add_ln134_fu_7563_p2;
    select_ln139_fu_7984_p3 <= 
        ap_const_lv8_0 when (icmp_ln139_fu_7978_p2(0) = '1') else 
        add_ln138_fu_7973_p2;
    select_ln149_10_fu_8565_p3 <= 
        tmp_50_fu_8543_p8 when (trunc_ln147_1_reg_15807(0) = '1') else 
        tmp_51_fu_8554_p8;
    select_ln149_11_fu_8594_p3 <= 
        tmp_52_fu_8572_p8 when (trunc_ln147_1_reg_15807(0) = '1') else 
        tmp_53_fu_8583_p8;
    select_ln149_12_fu_8439_p3 <= 
        grp_fu_3486_p8 when (trunc_ln147_1_reg_15807(0) = '1') else 
        grp_fu_3497_p8;
    select_ln149_13_fu_11073_p3 <= 
        tmp_56_reg_17361 when (trunc_ln147_1_reg_15807(0) = '1') else 
        grp_fu_3497_p8;
    select_ln149_14_fu_8644_p3 <= 
        tmp_56_reg_17361 when (trunc_ln147_1_reg_15807(0) = '1') else 
        tmp_58_reg_17367;
    select_ln149_15_fu_11378_p3 <= 
        tmp_59_reg_17552 when (trunc_ln147_1_reg_15807(0) = '1') else 
        tmp_60_reg_17557;
    select_ln149_16_fu_11387_p3 <= 
        grp_fu_3581_p8 when (trunc_ln147_1_reg_15807(0) = '1') else 
        tmp_60_reg_17557;
    select_ln149_17_fu_8904_p3 <= 
        tmp_62_fu_8882_p8 when (trunc_ln147_1_reg_15807(0) = '1') else 
        tmp_63_fu_8893_p8;
    select_ln149_18_fu_8922_p3 <= 
        tmp_62_fu_8882_p8 when (trunc_ln147_1_reg_15807(0) = '1') else 
        tmp_64_fu_8911_p8;
    select_ln149_1_fu_8311_p3 <= 
        tmp_32_fu_8283_p8 when (trunc_ln147_1_reg_15807(0) = '1') else 
        tmp_33_fu_8300_p8;
    select_ln149_20_fu_11608_p3 <= 
        tmp_67_fu_11597_p8 when (trunc_ln147_1_reg_15807(0) = '1') else 
        grp_fu_3519_p8;
    select_ln149_22_fu_11821_p3 <= 
        grp_fu_3570_p8 when (trunc_ln147_1_reg_15807(0) = '1') else 
        tmp_71_reg_17482;
    select_ln149_23_fu_8929_p3 <= 
        tmp_72_reg_17488 when (trunc_ln147_1_reg_15807(0) = '1') else 
        tmp_71_reg_17482;
    select_ln149_24_fu_8938_p3 <= 
        tmp_72_reg_17488 when (trunc_ln147_1_reg_15807(0) = '1') else 
        grp_fu_3559_p8;
    select_ln149_25_fu_8955_p3 <= 
        tmp_74_fu_8944_p8 when (trunc_ln147_1_reg_15807(0) = '1') else 
        grp_fu_3592_p8;
    select_ln149_26_fu_12129_p3 <= 
        tmp_76_reg_17607 when (trunc_ln147_1_reg_15807(0) = '1') else 
        grp_fu_3592_p8;
    select_ln149_27_fu_12180_p3 <= 
        tmp_76_reg_17607 when (trunc_ln147_1_reg_15807(0) = '1') else 
        tmp_78_reg_17613;
    select_ln149_28_fu_8660_p3 <= 
        grp_fu_3537_p8 when (trunc_ln147_1_reg_15807(0) = '1') else 
        grp_fu_3548_p8;
    select_ln149_29_fu_12766_p3 <= 
        tmp_81_reg_17618 when (trunc_ln147_1_reg_15807(0) = '1') else 
        tmp_82_reg_17624;
    select_ln149_2_fu_8242_p3 <= 
        tmp_34_fu_8220_p8 when (trunc_ln147_1_reg_15807(0) = '1') else 
        tmp_35_fu_8231_p8;
    select_ln149_30_fu_12883_p3 <= 
        tmp_81_reg_17618 when (trunc_ln147_1_reg_15807(0) = '1') else 
        grp_fu_3548_p8;
    select_ln149_3_fu_8785_p3 <= 
        tmp_36_fu_8763_p8 when (trunc_ln147_1_reg_15807(0) = '1') else 
        tmp_37_fu_8774_p8;
    select_ln149_4_fu_8260_p3 <= 
        tmp_38_fu_8249_p8 when (trunc_ln147_1_reg_15807(0) = '1') else 
        grp_fu_3469_p8;
    select_ln149_5_fu_8694_p3 <= 
        tmp_40_fu_8672_p8 when (trunc_ln147_1_reg_15807(0) = '1') else 
        tmp_41_fu_8683_p8;
    select_ln149_6_fu_8267_p3 <= 
        tmp_42_reg_16650 when (trunc_ln147_1_reg_15807(0) = '1') else 
        tmp_43_reg_16655;
    select_ln149_7_fu_8432_p3 <= 
        tmp_44_fu_8410_p8 when (trunc_ln147_1_reg_15807(0) = '1') else 
        tmp_45_fu_8421_p8;
    select_ln149_8_fu_8817_p3 <= 
        tmp_46_fu_8795_p8 when (trunc_ln147_1_reg_15807(0) = '1') else 
        tmp_47_fu_8806_p8;
    select_ln149_9_fu_8510_p3 <= 
        tmp_48_fu_8488_p8 when (trunc_ln147_1_reg_15807(0) = '1') else 
        tmp_49_fu_8499_p8;
    select_ln149_fu_8051_p3 <= 
        tmp_30_fu_8039_p8 when (trunc_ln147_1_reg_15807(0) = '1') else 
        grp_fu_3469_p8;
    select_ln156_fu_8058_p3 <= 
        ap_const_lv8_2 when (tmp_96_reg_16002(0) = '1') else 
        ap_const_lv8_1;
    select_ln157_1_fu_8095_p3 <= 
        add_ln157_1_fu_8089_p2 when (icmp_ln157_1_fu_8071_p2(0) = '1') else 
        add_ln159_1_fu_8083_p2;
    select_ln157_2_fu_8172_p3 <= 
        add_ln157_2_fu_8166_p2 when (icmp_ln157_2_fu_8154_p2(0) = '1') else 
        add_ln159_2_fu_8160_p2;
    select_ln157_fu_8030_p3 <= 
        add_ln157_fu_8024_p2 when (icmp_ln157_fu_8012_p2(0) = '1') else 
        add_ln159_fu_8018_p2;
    select_ln167_101_fu_13483_p3 <= 
        zext_ln167_150_fu_13473_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        shl_ln167_41_fu_13476_p3;
    select_ln167_102_fu_11430_p3 <= 
        sub_ln167_125_fu_11424_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sub_ln167_93_fu_11418_p2;
    select_ln167_103_fu_11471_p3 <= 
        sub_ln167_95_fu_11465_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        zext_ln167_155_fu_11441_p1;
    select_ln167_104_fu_11513_p3 <= 
        ap_const_lv13_0 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sub_ln167_96_fu_11507_p2;
    select_ln167_105_fu_11533_p3 <= 
        sub_ln167_97_fu_11527_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        zext_ln167_160_fu_11520_p1;
    select_ln167_106_fu_11561_p3 <= 
        sub_ln167_98_fu_11555_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        zext_ln167_162_fu_11551_p1;
    select_ln167_107_fu_11586_p3 <= 
        shl_ln167_46_fu_11496_p3 when (trunc_ln147_1_reg_15807(0) = '1') else 
        zext_ln167_157_fu_11482_p1;
    select_ln167_108_fu_13085_p3 <= 
        zext_ln167_165_fu_13075_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sub_ln167_100_fu_13079_p2;
    select_ln167_109_fu_13711_p3 <= 
        sub_ln167_133_fu_13705_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        zext_ln167_169_fu_13689_p1;
    select_ln167_10_fu_9249_p3 <= 
        zext_ln167_13_fu_9164_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sext_ln167_9_fu_9245_p1;
    select_ln167_110_fu_11669_p3 <= 
        sub_ln167_103_fu_11663_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sext_ln167_126_fu_11649_p1;
    select_ln167_111_fu_11718_p3 <= 
        sub_ln167_104_fu_11712_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        zext_ln167_176_fu_11696_p1;
    select_ln167_112_fu_11761_p3 <= 
        sub_ln167_106_fu_11755_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sext_ln167_130_fu_11735_p1;
    select_ln167_113_fu_11778_p3 <= 
        zext_ln167_174_fu_11680_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sub_ln167_107_fu_11772_p2;
    select_ln167_114_fu_11810_p3 <= 
        sub_ln167_110_fu_11805_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sub_ln167_108_fu_11789_p2;
    select_ln167_116_fu_13151_p3 <= 
        sub_ln167_112_fu_13145_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sext_ln167_136_fu_13119_p1;
    select_ln167_117_fu_13499_p3 <= 
        ap_const_lv9_0 when (trunc_ln147_1_reg_15807(0) = '1') else 
        shl_ln167_58_reg_17943;
    select_ln167_118_fu_13197_p3 <= 
        zext_ln167_189_fu_13193_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sext_ln167_138_fu_13179_p1;
    select_ln167_119_fu_11885_p3 <= 
        zext_ln167_196_fu_11881_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sub_ln167_134_fu_11847_p2;
    select_ln167_11_fu_9271_p3 <= 
        zext_ln167_16_fu_9267_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        mul_ln167_4_reg_17285;
    select_ln167_120_fu_11917_p3 <= 
        sub_ln167_134_fu_11847_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sext_ln167_142_fu_11913_p1;
    select_ln167_121_fu_11951_p3 <= 
        sub_ln167_116_fu_11945_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sext_ln167_144_fu_11937_p1;
    select_ln167_122_fu_11986_p3 <= 
        sext_ln167_147_fu_11982_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sub_ln167_118_fu_11966_p2;
    select_ln167_124_fu_13517_p3 <= 
        sext_ln167_150_fu_13514_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        mul_ln167_35_fu_13509_p2;
    select_ln167_125_fu_12069_p3 <= 
        sext_ln167_151_fu_12065_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        zext_ln167_206_fu_12055_p1;
    select_ln167_126_fu_12093_p3 <= 
        shl_ln167_63_fu_12086_p3 when (trunc_ln147_1_reg_15807(0) = '1') else 
        ap_const_lv9_0;
    select_ln167_127_fu_12118_p3 <= 
        sub_ln167_121_fu_12042_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        zext_ln167_208_fu_12114_p1;
    select_ln167_128_fu_12169_p3 <= 
        sub_ln167_126_fu_12163_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        zext_ln167_209_fu_12135_p1;
    select_ln167_129_fu_12233_p3 <= 
        zext_ln167_215_fu_12229_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sext_ln167_156_fu_12207_p1;
    select_ln167_12_fu_9281_p3 <= 
        mul_ln167_5_reg_17328 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sext_ln167_6_fu_9174_p1;
    select_ln167_130_fu_12288_p3 <= 
        zext_ln167_219_fu_12284_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sub_ln167_128_fu_12256_p2;
    select_ln167_132_fu_12018_p3 <= 
        st_fu_12000_p3 when (trunc_ln147_1_reg_15807(0) = '1') else 
        zext_ln167_202_fu_12014_p1;
    select_ln167_133_fu_13754_p3 <= 
        sext_ln167_172_fu_13750_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        mul_ln167_38_fu_13736_p2;
    select_ln167_135_fu_12524_p3 <= 
        sub_ln167_135_fu_12519_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sub_ln167_130_fu_12513_p2;
    select_ln167_136_fu_12643_p3 <= 
        zext_ln167_224_fu_12509_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sub_ln167_135_fu_12519_p2;
    select_ln167_137_fu_13908_p3 <= 
        sext_ln167_228_fu_13904_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        mul_ln167_40_fu_13881_p2;
    select_ln167_13_fu_9291_p3 <= 
        mul_ln167_4_reg_17285 when (trunc_ln147_1_reg_15807(0) = '1') else 
        zext_ln167_14_fu_9185_p1;
    select_ln167_140_fu_13322_p3 <= 
        ap_const_lv13_1FF3 when (trunc_ln147_1_reg_15807(0) = '1') else 
        ap_const_lv13_B;
    select_ln167_14_fu_9305_p3 <= 
        shl_ln167_8_fu_9178_p3 when (trunc_ln147_1_reg_15807(0) = '1') else 
        ap_const_lv9_0;
    select_ln167_15_fu_9398_p3 <= 
        ap_const_lv11_0 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sub_ln167_12_fu_9392_p2;
    select_ln167_16_fu_9429_p3 <= 
        sext_ln167_17_fu_9425_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        zext_ln167_27_fu_9415_p1;
    select_ln167_17_fu_9357_p3 <= 
        zext_ln167_23_fu_9346_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sf3_fu_9350_p3;
    select_ln167_18_fu_9453_p3 <= 
        zext_ln167_30_fu_9449_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sub_ln167_14_fu_9443_p2;
    select_ln167_19_fu_9483_p3 <= 
        sext_ln167_21_fu_9479_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sub_ln167_15_fu_9464_p2;
    select_ln167_1_fu_9021_p3 <= 
        sext_ln167_1_fu_9017_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        mul_ln167_reg_16687;
    select_ln167_20_fu_9504_p3 <= 
        sub_ln167_16_fu_9473_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sext_ln167_23_fu_9500_p1;
    select_ln167_21_fu_8334_p3 <= 
        mul_ln167_7_fu_8328_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        ap_const_lv13_0;
    select_ln167_23_fu_9586_p3 <= 
        sub_ln167_20_fu_9580_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sub_ln167_19_fu_9552_p2;
    select_ln167_24_fu_9614_p3 <= 
        sext_ln167_26_fu_9610_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sub_ln167_21_fu_9604_p2;
    select_ln167_25_fu_9635_p3 <= 
        sub_ln167_22_fu_9629_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        zext_ln167_34_fu_9528_p1;
    select_ln167_26_fu_9656_p3 <= 
        sub_ln167_23_fu_9650_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sext_ln167_26_fu_9610_p1;
    select_ln167_27_fu_9686_p3 <= 
        zext_ln167_43_fu_9682_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sub_ln167_24_fu_9670_p2;
    select_ln167_28_fu_9707_p3 <= 
        sub_ln167_25_fu_9701_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        zext_ln167_44_fu_9697_p1;
    select_ln167_29_fu_12964_p3 <= 
        add_ln167_3_fu_12960_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        zext_ln167_37_reg_17655;
    select_ln167_2_fu_9047_p3 <= 
        zext_ln167_4_fu_9037_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sub_ln167_1_fu_9041_p2;
    select_ln167_30_fu_9729_p3 <= 
        zext_ln167_47_fu_9725_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        mul_ln167_9_reg_17372;
    select_ln167_31_fu_9760_p3 <= 
        sub_ln167_26_fu_9754_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        zext_ln167_48_fu_9746_p1;
    select_ln167_32_fu_9788_p3 <= 
        sext_ln167_34_fu_9784_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        zext_ln167_51_fu_9780_p1;
    select_ln167_33_fu_9515_p3 <= 
        ap_const_lv12_A when (trunc_ln147_1_reg_15807(0) = '1') else 
        ap_const_lv12_D;
    select_ln167_34_fu_9817_p3 <= 
        zext_ln167_52_fu_9806_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        tmp_100_fu_9810_p3;
    select_ln167_36_fu_9859_p3 <= 
        sub_ln167_29_fu_9853_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        zext_ln167_51_fu_9780_p1;
    select_ln167_37_fu_13437_p3 <= 
        add_ln167_5_reg_17661 when (trunc_ln147_1_reg_15807(0) = '1') else 
        ap_const_lv12_0;
    select_ln167_38_fu_9880_p3 <= 
        shl_ln167_12_fu_9873_p3 when (trunc_ln147_1_reg_15807(0) = '1') else 
        zext_ln167_56_fu_9870_p1;
    select_ln167_39_fu_9928_p3 <= 
        sext_ln167_40_fu_9924_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sub_ln167_30_fu_9901_p2;
    select_ln167_3_fu_9064_p3 <= 
        sub_ln167_fu_9011_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        zext_ln167_2_fu_9007_p1;
    select_ln167_40_fu_9965_p3 <= 
        sub_ln167_33_fu_9959_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sub_ln167_32_fu_9950_p2;
    select_ln167_41_fu_9990_p3 <= 
        mul_ln167_12_reg_17439 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sext_ln167_43_fu_9986_p1;
    select_ln167_42_fu_10020_p3 <= 
        sext_ln167_44_fu_10016_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sub_ln167_35_fu_10000_p2;
    select_ln167_43_fu_10042_p3 <= 
        sub_ln167_46_fu_10037_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sub_ln167_37_fu_10031_p2;
    select_ln167_44_fu_10074_p3 <= 
        sub_ln167_40_fu_10069_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sub_ln167_38_fu_10053_p2;
    select_ln167_46_fu_10137_p3 <= 
        sext_ln167_50_fu_10133_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sub_ln167_41_fu_10110_p2;
    select_ln167_48_fu_10164_p3 <= 
        zext_ln167_71_fu_10123_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sub_ln167_42_fu_10158_p2;
    select_ln167_49_fu_13447_p3 <= 
        ap_const_lv9_0 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sub_ln167_43_reg_17933;
    select_ln167_4_fu_9111_p3 <= 
        sext_ln167_4_fu_9107_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sub_ln167_3_fu_9101_p2;
    select_ln167_50_fu_10186_p3 <= 
        sub_ln167_45_fu_10181_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sext_ln167_55_fu_10177_p1;
    select_ln167_51_fu_10218_p3 <= 
        zext_ln167_76_fu_10214_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sub_ln167_41_fu_10110_p2;
    select_ln167_52_fu_10235_p3 <= 
        zext_ln167_74_fu_10154_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sub_ln167_47_fu_10229_p2;
    select_ln167_53_fu_8272_p3 <= 
        ap_const_lv13_1FF3 when (trunc_ln147_1_reg_15807(0) = '1') else 
        ap_const_lv13_1FF1;
    select_ln167_54_fu_10317_p3 <= 
        sub_ln167_61_fu_10312_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sext_ln167_60_fu_10297_p1;
    select_ln167_55_fu_10337_p3 <= 
        zext_ln167_85_fu_10324_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sub_ln167_49_fu_10331_p2;
    select_ln167_56_fu_10250_p3 <= 
        shl_ln167_15_fu_10088_p3 when (trunc_ln147_1_reg_15807(0) = '1') else 
        zext_ln167_77_fu_10246_p1;
    select_ln167_57_fu_13463_p3 <= 
        add_ln167_7_reg_17691 when (trunc_ln147_1_reg_15807(0) = '1') else 
        zext_ln167_87_fu_13460_p1;
    select_ln167_58_fu_10369_p3 <= 
        zext_ln167_90_fu_10365_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        mul_ln167_16_reg_17472;
    select_ln167_5_fu_9126_p3 <= 
        zext_ln167_2_fu_9007_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        shl_ln167_1_fu_9030_p3;
    select_ln167_60_fu_10392_p3 <= 
        sub_ln167_61_fu_10312_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sext_ln167_65_fu_10388_p1;
    select_ln167_61_fu_10413_p3 <= 
        sext_ln167_65_fu_10388_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sub_ln167_51_fu_10407_p2;
    select_ln167_63_fu_10479_p3 <= 
        sub_ln167_55_fu_10473_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        zext_ln167_96_fu_10439_p1;
    select_ln167_64_fu_10525_p3 <= 
        zext_ln167_93_reg_17521 when (trunc_ln147_1_reg_15807(0) = '1') else 
        mul_ln167_18_reg_17527;
    select_ln167_65_fu_10565_p3 <= 
        sub_ln167_58_fu_10559_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sext_ln167_70_fu_10551_p1;
    select_ln167_66_fu_10586_p3 <= 
        sub_ln167_60_fu_10580_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sext_ln167_67_fu_10449_p1;
    select_ln167_68_fu_10652_p3 <= 
        zext_ln167_108_fu_10648_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sub_ln167_62_fu_10635_p2;
    select_ln167_69_fu_10694_p3 <= 
        sub_ln167_63_fu_10688_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sext_ln167_75_fu_10673_p1;
    select_ln167_70_fu_10711_p3 <= 
        sub_ln167_64_fu_10705_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        ap_const_lv12_0;
    select_ln167_71_fu_10742_p3 <= 
        sext_ln167_78_fu_10738_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sub_ln167_65_fu_10722_p2;
    select_ln167_73_fu_10504_p3 <= 
        zext_ln167_95_fu_10430_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sf4_fu_10497_p3;
    select_ln167_74_fu_10769_p3 <= 
        sub_ln167_68_fu_10763_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sext_ln167_82_fu_10759_p1;
    select_ln167_75_fu_10593_p3 <= 
        shl_ln167_22_fu_10486_p3 when (trunc_ln147_1_reg_15807(0) = '1') else 
        zext_ln167_94_fu_10420_p1;
    select_ln167_76_fu_10831_p3 <= 
        sub_ln167_69_fu_10825_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        zext_ln167_116_fu_10799_p1;
    select_ln167_77_fu_10857_p3 <= 
        sext_ln167_86_fu_10853_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sub_ln167_70_fu_10842_p2;
    select_ln167_78_fu_10878_p3 <= 
        sub_ln167_88_fu_10872_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        zext_ln167_119_fu_10868_p1;
    select_ln167_79_fu_10894_p3 <= 
        sub_ln167_71_fu_10889_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        zext_ln167_113_reg_17333;
    select_ln167_80_fu_10909_p3 <= 
        mul_ln167_23_fu_10904_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        zext_ln167_113_reg_17333;
    select_ln167_82_fu_13004_p3 <= 
        zext_ln167_122_fu_13000_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        mul_ln167_25_fu_12988_p2;
    select_ln167_85_fu_10938_p3 <= 
        sub_ln167_72_fu_10933_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        ap_const_lv13_0;
    select_ln167_86_fu_10976_p3 <= 
        sub_ln167_74_fu_10970_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sext_ln167_91_fu_10966_p1;
    select_ln167_87_fu_11003_p3 <= 
        zext_ln167_126_reg_17349 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sub_ln167_89_fu_10998_p2;
    select_ln167_88_fu_11026_p3 <= 
        zext_ln167_132_fu_11022_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sub_ln167_72_fu_10933_p2;
    select_ln167_8_fu_9204_p3 <= 
        sext_ln167_7_fu_9200_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sub_ln167_6_fu_9189_p2;
    select_ln167_90_fu_11066_p3 <= 
        sub_ln167_78_fu_11060_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sub_ln167_77_fu_11044_p2;
    select_ln167_92_fu_8456_p3 <= 
        zext_ln167_135_fu_8446_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        mul_ln167_30_fu_8450_p2;
    select_ln167_93_fu_11133_p3 <= 
        sext_ln167_99_fu_11129_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sub_ln167_80_fu_11117_p2;
    select_ln167_94_fu_11217_p3 <= 
        zext_ln167_142_fu_11213_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sext_ln167_109_fu_11203_p1;
    select_ln167_95_fu_11284_p3 <= 
        sub_ln167_85_fu_11278_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        zext_ln167_145_fu_11253_p1;
    select_ln167_96_fu_11311_p3 <= 
        sub_ln167_87_fu_11305_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sext_ln167_112_fu_11301_p1;
    select_ln167_97_fu_8847_p3 <= 
        ap_const_lv13_7 when (trunc_ln147_1_reg_15807(0) = '1') else 
        ap_const_lv13_1FF5;
    select_ln167_98_fu_11330_p3 <= 
        sub_ln167_85_fu_11278_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sub_ln167_117_fu_11325_p2;
    select_ln167_99_fu_11360_p3 <= 
        sub_ln167_91_fu_11355_p2 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sext_ln167_116_fu_11351_p1;
    select_ln167_9_fu_9218_p3 <= 
        zext_ln167_13_fu_9164_p1 when (trunc_ln147_1_reg_15807(0) = '1') else 
        sf2_fu_9211_p3;
    select_ln167_fu_8990_p3 <= 
        ap_const_lv13_0 when (trunc_ln147_1_reg_15807(0) = '1') else 
        mul_ln167_1_reg_17249;
    select_ln173_10_fu_3936_p3 <= 
        select_ln177_2_fu_3853_p3 when (trunc_ln147_1_reg_15807(0) = '1') else 
        l2_maxes_2;
    select_ln173_11_fu_3944_p3 <= 
        select_ln177_3_fu_3865_p3 when (trunc_ln147_1_reg_15807(0) = '1') else 
        l2_maxes_3;
    select_ln173_12_fu_3952_p3 <= 
        select_ln177_4_fu_3877_p3 when (trunc_ln147_1_reg_15807(0) = '1') else 
        l2_maxes_4;
    select_ln173_13_fu_3960_p3 <= 
        select_ln177_5_fu_3889_p3 when (trunc_ln147_1_reg_15807(0) = '1') else 
        l2_maxes_5;
    select_ln173_14_fu_3968_p3 <= 
        select_ln177_6_fu_3901_p3 when (trunc_ln147_1_reg_15807(0) = '1') else 
        l2_maxes_6;
    select_ln173_15_fu_3976_p3 <= 
        select_ln177_7_fu_3913_p3 when (trunc_ln147_1_reg_15807(0) = '1') else 
        l2_maxes_7;
    select_ln173_1_fu_13816_p3 <= 
        ap_const_lv16_0 when (trunc_ln147_1_reg_15807(0) = '1') else 
        add_ln167_51_fu_13730_p2;
    select_ln173_2_fu_13931_p3 <= 
        ap_const_lv16_0 when (trunc_ln147_1_reg_15807(0) = '1') else 
        add_ln167_69_fu_13873_p2;
    select_ln173_3_fu_13823_p3 <= 
        ap_const_lv16_0 when (trunc_ln147_1_reg_15807(0) = '1') else 
        add_ln167_87_fu_13810_p2;
    select_ln173_4_fu_13411_p3 <= 
        ap_const_lv16_0 when (trunc_ln147_1_reg_15807(0) = '1') else 
        add_ln167_105_fu_13358_p2;
    select_ln173_5_fu_13418_p3 <= 
        ap_const_lv16_0 when (trunc_ln147_1_reg_15807(0) = '1') else 
        add_ln167_123_fu_13393_p2;
    select_ln173_6_fu_13638_p3 <= 
        ap_const_lv16_0 when (trunc_ln147_1_reg_15807(0) = '1') else 
        add_ln167_140_fu_13607_p2;
    select_ln173_7_fu_13983_p3 <= 
        ap_const_lv16_0 when (trunc_ln147_1_reg_15807(0) = '1') else 
        add_ln167_145_fu_13977_p2;
    select_ln173_8_fu_3920_p3 <= 
        select_ln177_fu_3829_p3 when (trunc_ln147_1_reg_15807(0) = '1') else 
        l2_maxes_0;
    select_ln173_9_fu_3928_p3 <= 
        select_ln177_1_fu_3841_p3 when (trunc_ln147_1_reg_15807(0) = '1') else 
        l2_maxes_1;
    select_ln173_fu_13631_p3 <= 
        ap_const_lv16_0 when (trunc_ln147_1_reg_15807(0) = '1') else 
        add_ln167_47_fu_13536_p2;
    select_ln177_1_fu_3841_p3 <= 
        add_ln167_51_reg_18027 when (icmp_ln177_1_fu_3836_p2(0) = '1') else 
        l2_maxes_1;
    select_ln177_2_fu_3853_p3 <= 
        add_ln167_69_reg_18044 when (icmp_ln177_2_fu_3848_p2(0) = '1') else 
        l2_maxes_2;
    select_ln177_3_fu_3865_p3 <= 
        add_ln167_87_reg_18038 when (icmp_ln177_3_fu_3860_p2(0) = '1') else 
        l2_maxes_3;
    select_ln177_4_fu_3877_p3 <= 
        add_ln167_105_reg_17978 when (icmp_ln177_4_fu_3872_p2(0) = '1') else 
        l2_maxes_4;
    select_ln177_5_fu_3889_p3 <= 
        add_ln167_123_reg_17984 when (icmp_ln177_5_fu_3884_p2(0) = '1') else 
        l2_maxes_5;
    select_ln177_6_fu_3901_p3 <= 
        add_ln167_140_reg_18016 when (icmp_ln177_6_fu_3896_p2(0) = '1') else 
        l2_maxes_6;
    select_ln177_7_fu_3913_p3 <= 
        add_ln167_145_reg_18055 when (icmp_ln177_7_fu_3908_p2(0) = '1') else 
        l2_maxes_7;
    select_ln177_fu_3829_p3 <= 
        add_ln167_47_reg_17995 when (icmp_ln177_fu_3824_p2(0) = '1') else 
        l2_maxes_0;
    select_ln199_fu_7794_p3 <= 
        ap_const_lv16_0 when (icmp_ln199_fu_7788_p2(0) = '1') else 
        add_ln198_fu_7782_p2;
    select_ln203_fu_14007_p3 <= 
        ap_const_lv8_0 when (icmp_ln203_fu_14001_p2(0) = '1') else 
        add_ln202_fu_13996_p2;
    select_ln212_1_fu_8362_p3 <= 
        ap_const_lv8_2 when (icmp_ln212_reg_14286(0) = '1') else 
        ap_phi_reg_pp0_iter0_l1_read_row_offset_n_reg_3430;
    select_ln212_2_fu_8374_p3 <= 
        add_ln216_fu_8351_p2 when (icmp_ln212_reg_14286(0) = '1') else 
        ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3454;
    select_ln212_fu_3683_p3 <= 
        ap_const_lv32_400 when (icmp_ln212_fu_3677_p2(0) = '1') else 
        add_ln211_fu_3671_p2;
    select_ln220_1_fu_4058_p3 <= 
        ap_const_lv8_2 when (icmp_ln220_reg_16133(0) = '1') else 
        ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3285_p4;
    select_ln220_fu_7820_p3 <= 
        ap_const_lv32_800 when (icmp_ln220_fu_7814_p2(0) = '1') else 
        add_ln219_fu_7808_p2;
    select_ln42_10_fu_4486_p3 <= 
        add_ln45_5_fu_4480_p2 when (icmp_ln42_5_reg_14542(0) = '1') else 
        select_ln42_8_fu_4452_p3;
    select_ln42_11_fu_4429_p3 <= 
        ap_const_lv8_0 when (icmp_ln42_5_fu_4423_p2(0) = '1') else 
        add_ln41_5_fu_4417_p2;
    select_ln42_12_fu_4582_p3 <= 
        add_ln45_6_fu_4577_p2 when (icmp_ln42_6_reg_14565(0) = '1') else 
        select_ln42_10_reg_14558;
    select_ln42_13_fu_4498_p3 <= 
        ap_const_lv8_0 when (icmp_ln42_6_fu_4493_p2(0) = '1') else 
        add_ln41_6_reg_14552;
    select_ln42_14_fu_4594_p3 <= 
        add_ln45_7_fu_4588_p2 when (icmp_ln42_7_reg_14574(0) = '1') else 
        select_ln42_12_fu_4582_p3;
    select_ln42_15_fu_4542_p3 <= 
        ap_const_lv8_0 when (icmp_ln42_7_fu_4515_p2(0) = '1') else 
        add_ln41_7_fu_4509_p2;
    select_ln42_1_fu_4094_p3 <= 
        ap_const_lv8_0 when (icmp_ln42_fu_4076_p2(0) = '1') else 
        add_ln41_fu_4071_p2;
    select_ln42_2_fu_4225_p3 <= 
        add_ln45_1_fu_4220_p2 when (icmp_ln42_1_fu_4215_p2(0) = '1') else 
        select_ln42_reg_14332;
    select_ln42_3_fu_4232_p3 <= 
        ap_const_lv8_0 when (icmp_ln42_1_fu_4215_p2(0) = '1') else 
        add_ln41_1_reg_14342;
    select_ln42_4_fu_4283_p3 <= 
        add_ln45_2_fu_4277_p2 when (icmp_ln42_2_fu_4271_p2(0) = '1') else 
        select_ln42_2_fu_4225_p3;
    select_ln42_5_fu_4291_p3 <= 
        ap_const_lv8_0 when (icmp_ln42_2_fu_4271_p2(0) = '1') else 
        add_ln41_2_fu_4265_p2;
    select_ln42_6_fu_4340_p3 <= 
        add_ln45_3_fu_4335_p2 when (icmp_ln42_3_fu_4329_p2(0) = '1') else 
        select_ln42_4_reg_14494;
    select_ln42_7_fu_4347_p3 <= 
        ap_const_lv8_0 when (icmp_ln42_3_fu_4329_p2(0) = '1') else 
        add_ln41_3_fu_4324_p2;
    select_ln42_8_fu_4452_p3 <= 
        add_ln45_4_fu_4447_p2 when (icmp_ln42_4_reg_14526(0) = '1') else 
        select_ln42_6_reg_14510;
    select_ln42_9_fu_4407_p3 <= 
        ap_const_lv8_0 when (icmp_ln42_4_reg_14526(0) = '1') else 
        add_ln41_4_reg_14521;
    select_ln42_fu_4087_p3 <= 
        add_ln45_fu_4082_p2 when (icmp_ln42_fu_4076_p2(0) = '1') else 
        l1_write_col_offset_s_reg_14294;
    select_ln61_fu_3712_p3 <= 
        ap_const_lv8_0 when (icmp_ln61_fu_3706_p2(0) = '1') else 
        grp_fu_3464_p2;
    select_ln80_fu_4701_p3 <= 
        ap_const_lv8_2 when (tmp_90_reg_14274(0) = '1') else 
        ap_const_lv8_1;
    select_ln81_1_fu_4738_p3 <= 
        add_ln81_1_fu_4732_p2 when (icmp_ln81_1_fu_4714_p2(0) = '1') else 
        add_ln83_1_fu_4726_p2;
    select_ln81_2_fu_4785_p3 <= 
        add_ln81_2_fu_4779_p2 when (icmp_ln81_2_fu_4767_p2(0) = '1') else 
        add_ln83_2_fu_4773_p2;
    select_ln81_fu_4666_p3 <= 
        add_ln81_fu_4660_p2 when (icmp_ln81_fu_4648_p2(0) = '1') else 
        add_ln83_fu_4654_p2;
        sext_ln104_10_fu_7312_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln104_27_reg_15484),16));

        sext_ln104_11_fu_7321_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln104_29_reg_15489),15));

        sext_ln104_13_fu_7324_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln104_31_reg_15494),15));

        sext_ln104_14_fu_7333_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln104_32_fu_7327_p2),16));

        sext_ln104_15_fu_7349_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln104_33_fu_7343_p2),15));

        sext_ln104_16_fu_7845_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln104_34_reg_15535),16));

        sext_ln104_17_fu_7853_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln104_35_fu_7848_p2),16));

        sext_ln104_1_fu_7222_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln104_1_reg_15469),16));

        sext_ln104_2_fu_7225_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_14063_p3),16));

        sext_ln104_3_fu_7411_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln104_12_reg_15514),16));

        sext_ln104_4_fu_7258_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln104_15_reg_15474),16));

        sext_ln104_5_fu_7267_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln104_16_fu_7261_p2),14));

        sext_ln104_6_fu_7277_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln104_17_fu_7271_p2),16));

        sext_ln104_7_fu_7626_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln104_20_fu_7620_p2),16));

        sext_ln104_8_fu_7287_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln104_21_reg_15479),16));

        sext_ln104_9_fu_7296_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln104_22_fu_7290_p2),16));

        sext_ln104_fu_6907_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln104_reg_15334),15));

        sext_ln167_100_fu_13018_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_11_reg_17711),16));

        sext_ln167_101_fu_11152_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_13_fu_11146_p2),14));

        sext_ln167_102_fu_11162_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_14_fu_11156_p2),14));

        sext_ln167_103_fu_13027_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_15_reg_17716),16));

        sext_ln167_104_fu_11178_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_17_fu_11172_p2),14));

        sext_ln167_105_fu_13036_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_18_reg_17721),15));

        sext_ln167_106_fu_13039_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_19_reg_17726),15));

        sext_ln167_107_fu_13042_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_20_reg_17731),15));

        sext_ln167_108_fu_13057_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_22_fu_13051_p2),16));

        sext_ln167_109_fu_11203_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_82_reg_17547),13));

        sext_ln167_10_fu_9256_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_10_fu_9249_p3),13));

        sext_ln167_110_fu_11229_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_83_fu_11224_p2),14));

        sext_ln167_111_fu_11263_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_84_fu_11257_p2),13));

        sext_ln167_112_fu_11301_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_86_fu_11295_p2),13));

        sext_ln167_113_fu_11318_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_96_fu_11311_p3),14));

        sext_ln167_114_fu_11322_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln167_31_reg_17404),14));

        sext_ln167_115_fu_11337_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_98_fu_11330_p3),14));

        sext_ln167_116_fu_11351_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_90_fu_11345_p2),11));

        sext_ln167_117_fu_11367_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_99_fu_11360_p3),13));

        sext_ln167_118_fu_11437_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_102_fu_11430_p3),14));

        sext_ln167_119_fu_11461_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_94_fu_11455_p2),12));

        sext_ln167_11_fu_9277_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_11_fu_9271_p3),14));

        sext_ln167_120_fu_11478_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_103_fu_11471_p3),13));

        sext_ln167_121_fu_11540_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_105_fu_11533_p3),14));

        sext_ln167_122_fu_11568_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_106_fu_11561_p3),13));

        sext_ln167_123_fu_11578_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_99_fu_11572_p2),14));

        sext_ln167_124_fu_13092_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_108_fu_13085_p3),13));

        sext_ln167_125_fu_13718_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_109_fu_13711_p3),16));

        sext_ln167_126_fu_11649_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_101_fu_11643_p2),13));

        sext_ln167_127_fu_11659_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_102_fu_11653_p2),13));

        sext_ln167_128_fu_11676_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_110_fu_11669_p3),14));

        sext_ln167_129_fu_11725_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_111_fu_11718_p3),14));

        sext_ln167_12_fu_9287_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_12_fu_9281_p3),14));

        sext_ln167_130_fu_11735_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_105_fu_11729_p2),12));

        sext_ln167_131_fu_11768_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_112_fu_11761_p3),14));

        sext_ln167_132_fu_11785_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_113_fu_11778_p3),14));

        sext_ln167_133_fu_11801_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_109_fu_11795_p2),13));

        sext_ln167_134_fu_11817_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_114_fu_11810_p3),14));

        sext_ln167_135_fu_8754_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln167_33_reg_17449),14));

        sext_ln167_136_fu_13119_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_111_fu_13113_p2),13));

        sext_ln167_137_fu_13158_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_116_fu_13151_p3),16));

        sext_ln167_138_fu_13179_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_113_fu_13173_p2),13));

        sext_ln167_139_fu_13204_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_118_fu_13197_p3),16));

        sext_ln167_13_fu_9297_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_13_fu_9291_p3),16));

        sext_ln167_140_fu_11827_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln167_34_reg_17581),16));

        sext_ln167_141_fu_11892_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_119_fu_11885_p3),14));

        sext_ln167_142_fu_11913_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_114_fu_11907_p2),13));

        sext_ln167_143_fu_11924_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_120_fu_11917_p3),16));

        sext_ln167_144_fu_11937_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_115_fu_11931_p2),13));

        sext_ln167_145_fu_11958_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_121_fu_11951_p3),14));

        sext_ln167_146_fu_11962_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_114_fu_11907_p2),12));

        sext_ln167_147_fu_11982_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_119_fu_11976_p2),12));

        sext_ln167_148_fu_11993_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_122_fu_11986_p3),16));

        sext_ln167_149_fu_13208_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_120_reg_17752),13));

        sext_ln167_14_fu_13842_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_10_reg_17634),14));

        sext_ln167_150_fu_13514_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_121_reg_17762),13));

        sext_ln167_151_fu_12065_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_122_fu_12059_p2),13));

        sext_ln167_152_fu_12082_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_123_fu_12076_p2),14));

        sext_ln167_153_fu_12110_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_124_fu_12104_p2),14));

        sext_ln167_154_fu_12125_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_127_fu_12118_p3),16));

        sext_ln167_155_fu_12176_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_128_fu_12169_p3),14));

        sext_ln167_156_fu_12207_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_127_fu_12201_p2),12));

        sext_ln167_157_fu_12240_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_129_fu_12233_p3),14));

        sext_ln167_158_fu_12295_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_130_fu_12288_p3),15));

        sext_ln167_159_fu_12299_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln167_36_reg_17462),14));

        sext_ln167_15_fu_9374_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_11_fu_9368_p2),14));

        sext_ln167_160_fu_13223_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_31_fu_13217_p2),16));

        sext_ln167_161_fu_13233_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_33_reg_17767),15));

        sext_ln167_162_fu_12302_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_14212_p3),14));

        sext_ln167_163_fu_13236_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_35_reg_17772),15));

        sext_ln167_164_fu_13245_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_36_fu_13239_p2),16));

        sext_ln167_165_fu_12317_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_38_fu_12311_p2),15));

        sext_ln167_166_fu_12333_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_40_fu_12327_p2),15));

        sext_ln167_167_fu_13524_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_41_reg_17777),16));

        sext_ln167_168_fu_13258_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_43_reg_17782),15));

        sext_ln167_169_fu_13527_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_45_reg_17953),16));

        sext_ln167_16_fu_9405_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_15_fu_9398_p3),12));

        sext_ln167_170_fu_13541_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln167_37_reg_17958),16));

        sext_ln167_171_fu_13722_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_48_reg_18001),16));

        sext_ln167_172_fu_13750_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_129_fu_13744_p2),13));

        sext_ln167_173_fu_13761_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_133_fu_13754_p3),14));

        sext_ln167_174_fu_13286_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_53_reg_17792),16));

        sext_ln167_175_fu_12368_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_55_fu_12362_p2),15));

        sext_ln167_176_fu_12378_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_56_fu_12372_p2),15));

        sext_ln167_177_fu_13295_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_58_reg_17797),16));

        sext_ln167_178_fu_13304_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_60_reg_17802),15));

        sext_ln167_179_fu_13307_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_61_reg_17807),15));

        sext_ln167_17_fu_9425_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_13_fu_9419_p2),13));

        sext_ln167_180_fu_13848_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_63_reg_17968),16));

        sext_ln167_181_fu_13851_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_64_reg_17812),15));

        sext_ln167_182_fu_13854_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_66_reg_18033),15));

        sext_ln167_183_fu_13863_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_67_fu_13857_p2),16));

        sext_ln167_184_fu_12424_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_71_fu_12418_p2),16));

        sext_ln167_185_fu_12440_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_73_fu_12434_p2),15));

        sext_ln167_186_fu_12450_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_74_fu_12444_p2),14));

        sext_ln167_187_fu_12460_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_75_fu_12454_p2),15));

        sext_ln167_188_fu_13777_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_76_reg_17822),16));

        sext_ln167_189_fu_13785_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_78_reg_17827),15));

        sext_ln167_18_fu_12957_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_16_reg_17639),15));

        sext_ln167_190_fu_12482_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_79_fu_12476_p2),14));

        sext_ln167_191_fu_13788_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_80_reg_17832),15));

        sext_ln167_192_fu_13556_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_82_reg_17837),14));

        sext_ln167_193_fu_13564_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_84_fu_13559_p2),14));

        sext_ln167_194_fu_13797_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_85_reg_18011),15));

        sext_ln167_195_fu_13806_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_86_fu_13800_p2),16));

        sext_ln167_196_fu_12531_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_135_fu_12524_p3),14));

        sext_ln167_197_fu_13329_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_89_reg_17847),16));

        sext_ln167_198_fu_12553_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_91_fu_12547_p2),15));

        sext_ln167_199_fu_12569_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_93_fu_12563_p2),15));

        sext_ln167_19_fu_9436_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln167_6_reg_17032),14));

        sext_ln167_1_fu_9017_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_fu_9011_p2),13));

        sext_ln167_200_fu_13337_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_94_reg_17852),16));

        sext_ln167_201_fu_12585_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_96_fu_12579_p2),15));

        sext_ln167_202_fu_12595_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_97_fu_12589_p2),15));

        sext_ln167_203_fu_13346_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_99_reg_17857),16));

        sext_ln167_204_fu_12617_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_100_fu_12611_p2),15));

        sext_ln167_205_fu_12633_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_102_fu_12627_p2),15));

        sext_ln167_206_fu_13349_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_103_reg_17862),16));

        sext_ln167_207_fu_12650_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_136_fu_12643_p3),14));

        sext_ln167_208_fu_13364_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_107_reg_17872),16));

        sext_ln167_209_fu_12672_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_109_fu_12666_p2),15));

        sext_ln167_20_fu_9460_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_18_fu_9453_p3),15));

        sext_ln167_210_fu_12682_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_110_fu_12676_p2),14));

        sext_ln167_211_fu_12692_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_111_fu_12686_p2),15));

        sext_ln167_212_fu_13372_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_112_reg_17877),16));

        sext_ln167_213_fu_12708_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_114_fu_12702_p2),15));

        sext_ln167_214_fu_12724_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_116_fu_12718_p2),15));

        sext_ln167_215_fu_13381_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_117_reg_17882),16));

        sext_ln167_216_fu_12740_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_118_fu_12734_p2),15));

        sext_ln167_217_fu_12756_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_120_fu_12750_p2),15));

        sext_ln167_218_fu_13384_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_121_reg_17887),16));

        sext_ln167_219_fu_12801_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_131_fu_12795_p2),14));

        sext_ln167_21_fu_9479_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_16_fu_9473_p2),13));

        sext_ln167_220_fu_13574_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_126_reg_17892),16));

        sext_ln167_221_fu_13577_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_127_reg_17897),15));

        sext_ln167_222_fu_13580_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_129_reg_17990),15));

        sext_ln167_223_fu_13589_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_130_fu_13583_p2),16));

        sext_ln167_224_fu_12841_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_133_fu_12835_p2),16));

        sext_ln167_225_fu_12857_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_135_fu_12851_p2),15));

        sext_ln167_226_fu_12873_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_137_fu_12867_p2),15));

        sext_ln167_227_fu_13599_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_138_reg_17907),16));

        sext_ln167_228_fu_13904_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_132_fu_13898_p2),13));

        sext_ln167_229_fu_13915_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_137_fu_13908_p3),14));

        sext_ln167_22_fu_9490_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_19_fu_9483_p3),14));

        sext_ln167_230_fu_12895_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_142_reg_17494),15));

        sext_ln167_231_fu_12904_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_143_fu_12898_p2),16));

        sext_ln167_232_fu_13613_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_146_reg_17629),15));

        sext_ln167_233_fu_13621_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_148_fu_13616_p2),15));

        sext_ln167_234_fu_13944_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_149_reg_18022),16));

        sext_ln167_235_fu_12920_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_151_fu_12914_p2),14));

        sext_ln167_236_fu_12935_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_153_fu_12929_p2),14));

        sext_ln167_237_fu_13952_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_154_reg_17923),15));

        sext_ln167_238_fu_13955_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_155_reg_17416),15));

        sext_ln167_239_fu_13958_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_157_reg_18050),15));

        sext_ln167_23_fu_9500_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_17_fu_9494_p2),12));

        sext_ln167_240_fu_13973_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln167_159_fu_13967_p2),16));

        sext_ln167_24_fu_9511_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_20_fu_9504_p3),13));

        sext_ln167_25_fu_9548_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_18_fu_9542_p2),12));

        sext_ln167_26_fu_9610_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_20_fu_9580_p2),13));

        sext_ln167_27_fu_9621_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_24_fu_9614_p3),14));

        sext_ln167_28_fu_9642_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_25_fu_9635_p3),13));

        sext_ln167_29_fu_9663_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_26_fu_9656_p3),14));

        sext_ln167_2_fu_9054_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_2_fu_9047_p3),12));

        sext_ln167_30_fu_9693_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_27_fu_9686_p3),14));

        sext_ln167_31_fu_9714_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_28_fu_9707_p3),13));

        sext_ln167_32_fu_9735_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_30_fu_9729_p3),14));

        sext_ln167_33_fu_9767_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_31_fu_9760_p3),13));

        sext_ln167_34_fu_9784_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_26_fu_9754_p2),13));

        sext_ln167_35_fu_9795_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_32_fu_9788_p3),14));

        sext_ln167_36_fu_9833_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln167_10_reg_17091),14));

        sext_ln167_37_fu_9836_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln167_11_reg_17185),14));

        sext_ln167_38_fu_9845_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_28_fu_9839_p2),13));

        sext_ln167_39_fu_9866_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_36_fu_9859_p3),14));

        sext_ln167_3_fu_9071_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_3_fu_9064_p3),13));

        sext_ln167_40_fu_9924_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_31_fu_9918_p2),12));

        sext_ln167_41_fu_9935_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_39_fu_9928_p3),13));

        sext_ln167_42_fu_9972_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_40_fu_9965_p3),14));

        sext_ln167_43_fu_9986_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_34_fu_9980_p2),13));

        sext_ln167_44_fu_10016_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_36_fu_10010_p2),13));

        sext_ln167_45_fu_10027_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_42_fu_10020_p3),14));

        sext_ln167_46_fu_10049_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_43_fu_10042_p3),14));

        sext_ln167_47_fu_10065_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_39_fu_10059_p2),13));

        sext_ln167_48_fu_10081_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_44_fu_10074_p3),14));

        sext_ln167_49_fu_8792_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln167_13_reg_17467),14));

        sext_ln167_4_fu_9107_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_1_fu_9041_p2),13));

        sext_ln167_50_fu_10133_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_52_fu_10127_p2),13));

        sext_ln167_51_fu_10144_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_46_fu_10137_p3),14));

        sext_ln167_52_fu_10148_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln167_14_reg_16969),14));

        sext_ln167_53_fu_13657_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_48_reg_17671),14));

        sext_ln167_55_fu_10177_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_44_fu_10171_p2),13));

        sext_ln167_56_fu_10193_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_50_fu_10186_p3),14));

        sext_ln167_57_fu_10225_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_51_fu_10218_p3),14));

        sext_ln167_58_fu_10242_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_52_fu_10235_p3),14));

        sext_ln167_5_fu_9118_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_4_fu_9111_p3),14));

        sext_ln167_60_fu_10297_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_48_fu_10291_p2),13));

        sext_ln167_61_fu_12982_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_54_reg_17686),15));

        sext_ln167_62_fu_10344_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_55_fu_10337_p3),13));

        sext_ln167_63_fu_13660_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln167_15_reg_17260),14));

        sext_ln167_64_fu_10375_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_58_fu_10369_p3),14));

        sext_ln167_65_fu_10388_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_50_fu_10382_p2),13));

        sext_ln167_66_fu_10399_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_60_fu_10392_p3),14));

        sext_ln167_67_fu_10449_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_53_fu_10443_p2),13));

        sext_ln167_68_fu_10469_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_54_fu_10463_p2),13));

        sext_ln167_69_fu_10521_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_56_fu_10515_p2),14));

        sext_ln167_6_fu_9174_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_5_fu_9168_p2),13));

        sext_ln167_70_fu_10551_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_57_fu_10545_p2),12));

        sext_ln167_71_fu_10572_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_65_fu_10565_p3),14));

        sext_ln167_72_fu_12985_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_67_reg_17701),14));

        sext_ln167_74_fu_10659_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_68_fu_10652_p3),14));

        sext_ln167_75_fu_10673_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_75_fu_10667_p2),13));

        sext_ln167_76_fu_10701_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_69_fu_10694_p3),14));

        sext_ln167_77_fu_10718_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_70_fu_10711_p3),15));

        sext_ln167_78_fu_10738_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_66_fu_10732_p2),13));

        sext_ln167_79_fu_10749_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_71_fu_10742_p3),14));

        sext_ln167_7_fu_9200_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_7_fu_9195_p2),13));

        sext_ln167_80_fu_10753_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln167_20_reg_17296),14));

        sext_ln167_81_fu_10756_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln167_21_reg_17301),14));

        sext_ln167_82_fu_10759_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_64_fu_10705_p2),13));

        sext_ln167_83_fu_10776_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_74_fu_10769_p3),14));

        sext_ln167_84_fu_8834_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln167_22_reg_17477),14));

        sext_ln167_85_fu_10838_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_76_fu_10831_p3),14));

        sext_ln167_86_fu_10853_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_76_fu_10848_p2),13));

        sext_ln167_87_fu_10864_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_77_fu_10857_p3),14));

        sext_ln167_88_fu_10885_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_78_fu_10878_p3),12));

        sext_ln167_89_fu_10900_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_79_fu_10894_p3),13));

        sext_ln167_8_fu_9235_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_8_fu_9229_p2),14));

        sext_ln167_90_fu_10919_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln167_24_reg_17532),14));

        sext_ln167_91_fu_10966_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_73_fu_10960_p2),13));

        sext_ln167_92_fu_10983_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_86_fu_10976_p3),14));

        sext_ln167_93_fu_11009_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_87_fu_11003_p3),13));

        sext_ln167_94_fu_11033_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_88_fu_11026_p3),14));

        sext_ln167_95_fu_11040_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_73_fu_10960_p2),12));

        sext_ln167_96_fu_13015_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_90_reg_17706),14));

        sext_ln167_97_fu_8751_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln167_29_reg_17383),14));

        sext_ln167_98_fu_11101_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_79_fu_11095_p2),13));

        sext_ln167_99_fu_11129_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_81_fu_11123_p2),13));

        sext_ln167_9_fu_9245_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln167_9_fu_9239_p2),12));

        sext_ln167_fu_8996_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln167_fu_8990_p3),14));

        sext_ln92_10_fu_5196_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_11_fu_5190_p2),14));

        sext_ln92_11_fu_5220_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_12_fu_5214_p2),13));

        sext_ln92_12_fu_5230_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_13_fu_5224_p2),14));

        sext_ln92_13_fu_5266_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_14_fu_5260_p2),14));

        sext_ln92_14_fu_5276_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_15_fu_5270_p2),13));

        sext_ln92_15_fu_5964_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_16_fu_5958_p2),14));

        sext_ln92_16_fu_5300_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_73_fu_5294_p2),14));

        sext_ln92_17_fu_5985_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_2_reg_15009),14));

        sext_ln92_18_fu_7369_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_14072_p3),14));

        sext_ln92_19_fu_5356_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_19_fu_5350_p2),14));

        sext_ln92_1_fu_7363_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_1_reg_15156),14));

        sext_ln92_20_fu_5366_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_5_fu_5360_p2),15));

        sext_ln92_21_fu_5408_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_20_fu_5402_p2),14));

        sext_ln92_22_fu_5418_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_21_fu_5412_p2),13));

        sext_ln92_23_fu_5428_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_22_fu_5422_p2),13));

        sext_ln92_24_fu_6015_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_7_reg_15187),14));

        sext_ln92_25_fu_6030_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_23_fu_6024_p2),13));

        sext_ln92_26_fu_6040_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_24_fu_6034_p2),14));

        sext_ln92_27_fu_7589_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_26_reg_15339),15));

        sext_ln92_28_fu_6092_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_74_fu_6086_p2),12));

        sext_ln92_29_fu_5509_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_8_fu_5503_p2),15));

        sext_ln92_2_fu_4982_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_2_fu_4976_p2),13));

        sext_ln92_30_fu_5529_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_10_fu_5523_p2),15));

        sext_ln92_31_fu_5556_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_29_fu_5550_p2),13));

        sext_ln92_32_fu_6141_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_31_fu_6135_p2),13));

        sext_ln92_33_fu_6151_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_32_fu_6145_p2),14));

        sext_ln92_34_fu_5593_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_33_fu_5587_p2),14));

        sext_ln92_35_fu_6158_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_12_reg_15222),15));

        sext_ln92_36_fu_7592_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_34_reg_15349),14));

        sext_ln92_37_fu_6220_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_75_fu_6214_p2),14));

        sext_ln92_38_fu_6230_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_35_fu_6224_p2),14));

        sext_ln92_3_fu_4992_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_3_fu_4986_p2),14));

        sext_ln92_40_fu_6266_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_38_fu_6260_p2),14));

        sext_ln92_41_fu_6308_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_40_fu_6302_p2),14));

        sext_ln92_42_fu_6318_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_41_fu_6312_p2),14));

        sext_ln92_43_fu_6342_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_13_fu_6336_p2),15));

        sext_ln92_44_fu_6389_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_42_fu_6383_p2),14));

        sext_ln92_45_fu_6410_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_76_fu_6404_p2),14));

        sext_ln92_46_fu_7390_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_17_reg_15257),15));

        sext_ln92_47_fu_7393_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_14080_p3),15));

        sext_ln92_49_fu_6440_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_44_fu_6434_p2),12));

        sext_ln92_4_fu_5041_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_4_fu_5035_p2),15));

        sext_ln92_50_fu_6450_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_45_fu_6444_p2),15));

        sext_ln92_52_fu_5754_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_21_fu_5748_p2),14));

        sext_ln92_53_fu_6454_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_23_reg_15262),15));

        sext_ln92_54_fu_5769_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_46_fu_5763_p2),13));

        sext_ln92_55_fu_6457_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_24_reg_15267),14));

        sext_ln92_56_fu_6954_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_25_reg_15364),15));

        sext_ln92_57_fu_6493_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_48_fu_6487_p2),13));

        sext_ln92_58_fu_6503_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_49_fu_6497_p2),14));

        sext_ln92_59_fu_6957_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_26_reg_15374),15));

        sext_ln92_5_fu_5083_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_72_fu_5078_p2),14));

        sext_ln92_60_fu_6960_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_28_reg_15379),15));

        sext_ln92_61_fu_6969_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_29_fu_6963_p2),16));

        sext_ln92_62_fu_6574_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_51_fu_6568_p2),13));

        sext_ln92_63_fu_6601_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_77_fu_6595_p2),14));

        sext_ln92_64_fu_6642_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_78_fu_6636_p2),15));

        sext_ln92_66_fu_6715_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_32_reg_15302),14));

        sext_ln92_67_fu_6724_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_33_fu_6718_p2),14));

        sext_ln92_68_fu_6734_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_34_fu_6728_p2),16));

        sext_ln92_69_fu_6744_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_35_fu_6738_p2),15));

        sext_ln92_6_fu_5932_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_6_fu_5926_p2),14));

        sext_ln92_70_fu_6748_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_36_reg_15307),14));

        sext_ln92_71_fu_6757_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_37_fu_6751_p2),15));

        sext_ln92_72_fu_6767_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_38_fu_6761_p2),16));

        sext_ln92_73_fu_7834_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_58_reg_15553),16));

        sext_ln92_74_fu_7028_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_59_fu_7022_p2),13));

        sext_ln92_75_fu_7048_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_60_fu_7043_p2),14));

        sext_ln92_76_fu_6809_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_62_reg_15320),13));

        sext_ln92_77_fu_7595_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_41_reg_15426),15));

        sext_ln92_79_fu_7607_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_14088_p3),15));

        sext_ln92_7_fu_5136_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_8_fu_5130_p2),14));

        sext_ln92_80_fu_7097_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_80_fu_7091_p2),16));

        sext_ln92_81_fu_7118_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_65_fu_7112_p2),14));

        sext_ln92_82_fu_7144_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_81_fu_7138_p2),13));

        sext_ln92_83_fu_7168_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_67_fu_7162_p2),16));

        sext_ln92_84_fu_7183_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_68_reg_15459),16));

        sext_ln92_85_fu_7209_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_69_fu_7203_p2),14));

        sext_ln92_86_fu_7218_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_82_fu_7213_p2),15));

        sext_ln92_9_fu_5186_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_10_fu_5180_p2),13));

        sext_ln92_fu_4954_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_fu_4948_p2),14));

    sf2_fu_9211_p3 <= (select_ln149_1_reg_17016 & ap_const_lv4_0);
    sf3_fu_9350_p3 <= (select_ln149_2_reg_16781 & ap_const_lv4_0);
    sf4_fu_10497_p3 <= (select_ln149_8_reg_17511 & ap_const_lv4_0);
    shl_ln167_10_fu_9718_p3 <= (select_ln149_4_reg_16907 & ap_const_lv3_0);
    shl_ln167_11_fu_9739_p3 <= (select_ln149_4_reg_16907 & ap_const_lv1_0);
    shl_ln167_12_fu_9873_p3 <= (select_ln149_5_reg_17421 & ap_const_lv1_0);
    shl_ln167_13_fu_9907_p3 <= (select_ln149_5_reg_17421 & ap_const_lv2_0);
    shl_ln167_14_fu_9939_p3 <= (select_ln149_5_reg_17421 & ap_const_lv4_0);
    shl_ln167_15_fu_10088_p3 <= (select_ln149_6_reg_16947 & ap_const_lv4_0);
    shl_ln167_16_fu_10099_p3 <= (select_ln149_6_reg_16947 & ap_const_lv1_0);
    shl_ln167_17_fu_10197_p3 <= (select_ln149_6_reg_16947 & ap_const_lv2_0);
    shl_ln167_18_fu_10269_p3 <= (select_ln149_7_reg_17232 & ap_const_lv3_0);
    shl_ln167_19_fu_10280_p3 <= (select_ln149_7_reg_17232 & ap_const_lv1_0);
    shl_ln167_1_fu_9030_p3 <= (select_ln149_reg_16446 & ap_const_lv2_0);
    shl_ln167_20_fu_10348_p3 <= (select_ln149_7_reg_17232 & ap_const_lv2_0);
    shl_ln167_21_fu_10423_p3 <= (select_ln149_8_reg_17511 & ap_const_lv3_0);
    shl_ln167_22_fu_10486_p3 <= (select_ln149_8_reg_17511 & ap_const_lv1_0);
    shl_ln167_23_fu_10534_p3 <= (select_ln149_8_reg_17511 & ap_const_lv2_0);
    shl_ln167_24_fu_10613_p3 <= (select_ln149_9_reg_17270 & ap_const_lv4_0);
    shl_ln167_25_fu_10624_p3 <= (select_ln149_9_reg_17270 & ap_const_lv2_0);
    shl_ln167_26_fu_10641_p3 <= (select_ln149_9_reg_17270 & ap_const_lv3_0);
    shl_ln167_27_fu_10677_p3 <= (select_ln149_9_reg_17270 & ap_const_lv1_0);
    shl_ln167_28_fu_10783_p3 <= (select_ln149_10_reg_17306 & ap_const_lv3_0);
    shl_ln167_29_fu_10803_p3 <= (select_ln149_10_reg_17306 & ap_const_lv4_0);
    shl_ln167_2_fu_9531_p3 <= (select_ln149_3_reg_17499 & ap_const_lv2_0);
    shl_ln167_30_fu_10814_p3 <= (select_ln149_10_reg_17306 & ap_const_lv2_0);
    shl_ln167_31_fu_12993_p3 <= (select_ln149_10_reg_17306 & ap_const_lv1_0);
    shl_ln167_32_fu_10922_p3 <= (select_ln149_11_reg_17317 & ap_const_lv4_0);
    shl_ln167_33_fu_10945_p3 <= (select_ln149_11_reg_17317 & ap_const_lv2_0);
    shl_ln167_34_fu_11049_p3 <= (select_ln149_11_reg_17317 & ap_const_lv1_0);
    shl_ln167_35_fu_11083_p3 <= (select_ln149_13_fu_11073_p3 & ap_const_lv3_0);
    shl_ln167_36_fu_11105_p3 <= (select_ln149_13_fu_11073_p3 & ap_const_lv1_0);
    shl_ln167_37_fu_8854_p3 <= (select_ln149_14_reg_17388 & ap_const_lv2_0);
    shl_ln167_38_fu_11206_p3 <= (select_ln149_14_reg_17388 & ap_const_lv4_0);
    shl_ln167_39_fu_11236_p3 <= (select_ln149_14_reg_17388 & ap_const_lv3_0);
    shl_ln167_3_fu_9086_p3 <= (select_ln149_reg_16446 & ap_const_lv4_0);
    shl_ln167_40_fu_11267_p3 <= (select_ln149_14_reg_17388 & ap_const_lv1_0);
    shl_ln167_41_fu_13476_p3 <= (select_ln149_16_reg_17736 & ap_const_lv1_0);
    shl_ln167_42_fu_11396_p3 <= (select_ln149_17_reg_17563 & ap_const_lv4_0);
    shl_ln167_43_fu_11407_p3 <= (select_ln149_17_reg_17563 & ap_const_lv1_0);
    shl_ln167_44_fu_11444_p3 <= (select_ln149_18_reg_17570 & ap_const_lv2_0);
    shl_ln167_45_fu_11485_p3 <= (select_ln149_18_reg_17570 & ap_const_lv4_0);
    shl_ln167_46_fu_11496_p3 <= (select_ln149_18_reg_17570 & ap_const_lv1_0);
    shl_ln167_47_fu_11544_p3 <= (select_ln149_18_reg_17570 & ap_const_lv3_0);
    shl_ln167_48_fu_13067_p3 <= (reg_3603 & ap_const_lv1_0);
    shl_ln167_49_fu_13671_p3 <= (reg_3603 & ap_const_lv3_0);
    shl_ln167_4_fu_9328_p3 <= (select_ln149_2_reg_16781 & ap_const_lv1_0);
    shl_ln167_50_fu_11619_p3 <= (select_ln149_20_fu_11608_p3 & ap_const_lv3_0);
    shl_ln167_51_fu_11631_p3 <= (select_ln149_20_fu_11608_p3 & ap_const_lv1_0);
    shl_ln167_52_fu_11688_p3 <= (reg_3603 & ap_const_lv1_0);
    shl_ln167_53_fu_11700_p3 <= (reg_3603 & ap_const_lv4_0);
    shl_ln167_54_fu_11739_p3 <= (reg_3603 & ap_const_lv3_0);
    shl_ln167_55_fu_13102_p3 <= (select_ln149_22_reg_17742 & ap_const_lv3_0);
    shl_ln167_56_fu_13123_p3 <= (select_ln149_22_reg_17742 & ap_const_lv4_0);
    shl_ln167_57_fu_13134_p3 <= (select_ln149_22_reg_17742 & ap_const_lv2_0);
    shl_ln167_58_fu_13162_p3 <= (select_ln149_22_reg_17742 & ap_const_lv1_0);
    shl_ln167_59_fu_11853_p3 <= (select_ln149_24_reg_17586 & ap_const_lv3_0);
    shl_ln167_5_fu_9558_p3 <= (select_ln149_3_reg_17499 & ap_const_lv3_0);
    shl_ln167_60_fu_11864_p3 <= (select_ln149_24_reg_17586 & ap_const_lv1_0);
    shl_ln167_61_fu_11896_p3 <= (select_ln149_24_reg_17586 & ap_const_lv2_0);
    shl_ln167_62_fu_12048_p3 <= (select_ln149_25_reg_17597 & ap_const_lv4_0);
    shl_ln167_63_fu_12086_p3 <= (select_ln149_25_reg_17597 & ap_const_lv1_0);
    shl_ln167_64_fu_12139_p3 <= (select_ln149_26_fu_12129_p3 & ap_const_lv4_0);
    shl_ln167_65_fu_12151_p3 <= (select_ln149_26_fu_12129_p3 & ap_const_lv1_0);
    shl_ln167_66_fu_12189_p3 <= (select_ln149_27_fu_12180_p3 & ap_const_lv1_0);
    shl_ln167_67_fu_12211_p3 <= (select_ln149_27_fu_12180_p3 & ap_const_lv2_0);
    shl_ln167_68_fu_12244_p3 <= (select_ln149_27_fu_12180_p3 & ap_const_lv4_0);
    shl_ln167_69_fu_12262_p3 <= (select_ln149_27_fu_12180_p3 & ap_const_lv3_0);
    shl_ln167_6_fu_9569_p3 <= (select_ln149_3_reg_17499 & ap_const_lv1_0);
    shl_ln167_70_fu_12349_p3 <= (select_ln149_28_reg_17409 & ap_const_lv1_0);
    shl_ln167_71_fu_12498_p3 <= (select_ln149_28_reg_17409 & ap_const_lv4_0);
    shl_ln167_72_fu_12771_p3 <= (select_ln149_29_fu_12766_p3 & ap_const_lv4_0);
    shl_ln167_73_fu_12783_p3 <= (select_ln149_29_fu_12766_p3 & ap_const_lv2_0);
    shl_ln167_74_fu_13887_p3 <= (select_ln149_30_reg_17912 & ap_const_lv3_0);
    shl_ln167_7_fu_9157_p3 <= (select_ln149_1_reg_17016 & ap_const_lv3_0);
    shl_ln167_8_fu_9178_p3 <= (select_ln149_1_reg_17016 & ap_const_lv1_0);
    shl_ln167_9_fu_9593_p3 <= (select_ln149_3_reg_17499 & ap_const_lv4_0);
    shl_ln167_s_fu_9260_p3 <= (select_ln149_1_reg_17016 & ap_const_lv2_0);
    shl_ln1_fu_9000_p3 <= (select_ln149_reg_16446 & ap_const_lv1_0);
    shl_ln92_10_fu_5114_p3 <= (tmp_3_fu_5087_p8 & ap_const_lv1_0);
    shl_ln92_11_fu_5146_p3 <= (tmp_3_fu_5087_p8 & ap_const_lv2_0);
    shl_ln92_12_fu_5168_p3 <= (tmp_3_fu_5087_p8 & ap_const_lv3_0);
    shl_ln92_13_fu_5203_p3 <= (tmp_4_reg_14992 & ap_const_lv3_0);
    shl_ln92_14_fu_5234_p3 <= (tmp_4_reg_14992 & ap_const_lv4_0);
    shl_ln92_15_fu_5245_p3 <= (tmp_4_reg_14992 & ap_const_lv2_0);
    shl_ln92_16_fu_5936_p3 <= (tmp_5_reg_15000 & ap_const_lv4_0);
    shl_ln92_17_fu_5947_p3 <= (tmp_5_reg_15000 & ap_const_lv2_0);
    shl_ln92_18_fu_5974_p3 <= (tmp_5_reg_15000 & ap_const_lv1_0);
    shl_ln92_19_fu_5988_p3 <= (tmp_6_reg_15171 & ap_const_lv4_0);
    shl_ln92_1_fu_4932_p3 <= (tmp_fu_4905_p8 & ap_const_lv1_0);
    shl_ln92_20_fu_6004_p3 <= (tmp_6_reg_15171 & ap_const_lv3_0);
    shl_ln92_21_fu_5328_p3 <= (tmp_7_reg_15086 & ap_const_lv3_0);
    shl_ln92_22_fu_5339_p3 <= (tmp_7_reg_15086 & ap_const_lv1_0);
    shl_ln92_23_fu_5376_p3 <= (tmp_7_reg_15086 & ap_const_lv4_0);
    shl_ln92_24_fu_5387_p3 <= (tmp_7_reg_15086 & ap_const_lv2_0);
    shl_ln92_25_fu_5449_p3 <= (tmp_8_fu_5438_p8 & ap_const_lv3_0);
    shl_ln92_26_fu_6044_p3 <= (tmp_8_reg_15192 & ap_const_lv4_0);
    shl_ln92_27_fu_6064_p3 <= (tmp_9_reg_15203 & ap_const_lv1_0);
    shl_ln92_28_fu_6075_p3 <= (tmp_9_reg_15203 & ap_const_lv2_0);
    shl_ln92_29_fu_5481_p3 <= (tmp_10_reg_15137 & ap_const_lv3_0);
    shl_ln92_2_fu_4958_p3 <= (tmp_fu_4905_p8 & ap_const_lv4_0);
    shl_ln92_30_fu_5492_p3 <= (tmp_10_reg_15137 & ap_const_lv1_0);
    shl_ln92_31_fu_5539_p3 <= (tmp_10_reg_15137 & ap_const_lv2_0);
    shl_ln92_32_fu_6104_p3 <= (tmp_10_reg_15137 & ap_const_lv4_0);
    shl_ln92_33_fu_6124_p3 <= (tmp_11_reg_15211 & ap_const_lv3_0);
    shl_ln92_34_fu_5575_p3 <= (tmp_11_fu_5560_p8 & ap_const_lv2_0);
    shl_ln92_35_fu_6167_p3 <= (tmp_12_reg_15227 & ap_const_lv3_0);
    shl_ln92_36_fu_6182_p3 <= (tmp_12_reg_15227 & ap_const_lv1_0);
    shl_ln92_37_fu_5639_p3 <= (tmp_13_fu_5614_p8 & ap_const_lv4_0);
    shl_ln92_38_fu_5651_p3 <= (tmp_13_fu_5614_p8 & ap_const_lv2_0);
    shl_ln92_39_fu_5673_p3 <= (tmp_13_fu_5614_p8 & ap_const_lv3_0);
    shl_ln92_3_fu_5011_p3 <= (tmp_1_fu_4996_p8 & ap_const_lv4_0);
    shl_ln92_40_fu_6234_p3 <= (tmp_14_reg_15241 & ap_const_lv3_0);
    shl_ln92_41_fu_6245_p3 <= (tmp_14_reg_15241 & ap_const_lv1_0);
    shl_ln92_42_fu_6270_p3 <= (tmp_14_reg_15241 & ap_const_lv2_0);
    shl_ln92_43_fu_6291_p3 <= (tmp_14_reg_15241 & ap_const_lv4_0);
    shl_ln92_44_fu_6325_p3 <= (tmp_15_reg_15249 & ap_const_lv3_0);
    shl_ln92_45_fu_6372_p3 <= (tmp_15_reg_15249 & ap_const_lv1_0);
    shl_ln92_46_fu_5716_p3 <= (tmp_16_reg_15147 & ap_const_lv3_0);
    shl_ln92_47_fu_5727_p3 <= (tmp_16_reg_15147 & ap_const_lv1_0);
    shl_ln92_48_fu_6423_p3 <= (tmp_16_reg_15147 & ap_const_lv2_0);
    shl_ln92_49_fu_6472_p3 <= (tmp_17_reg_15272 & ap_const_lv3_0);
    shl_ln92_4_fu_5023_p3 <= (tmp_1_fu_4996_p8 & ap_const_lv2_0);
    shl_ln92_50_fu_6540_p3 <= (tmp_18_reg_15279 & ap_const_lv1_0);
    shl_ln92_51_fu_6557_p3 <= (tmp_18_reg_15279 & ap_const_lv3_0);
    shl_ln92_52_fu_6976_p3 <= (tmp_19_reg_15389 & ap_const_lv3_0);
    shl_ln92_53_fu_6667_p3 <= (tmp_20_fu_6652_p8 & ap_const_lv4_0);
    shl_ln92_54_fu_6675_p3 <= (tmp_20_fu_6652_p8 & ap_const_lv1_0);
    shl_ln92_55_fu_6703_p3 <= (tmp_20_fu_6652_p8 & ap_const_lv3_0);
    shl_ln92_56_fu_5818_p3 <= (tmp_21_fu_5807_p8 & ap_const_lv1_0);
    shl_ln92_57_fu_5830_p3 <= (tmp_21_fu_5807_p8 & ap_const_lv4_0);
    shl_ln92_58_fu_7008_p3 <= (tmp_22_reg_15410 & ap_const_lv3_0);
    shl_ln92_59_fu_6788_p3 <= (tmp_22_fu_6777_p8 & ap_const_lv1_0);
    shl_ln92_5_fu_5045_p3 <= (tmp_1_fu_4996_p8 & ap_const_lv1_0);
    shl_ln92_60_fu_7032_p3 <= (tmp_23_reg_15312 & ap_const_lv4_0);
    shl_ln92_61_fu_7052_p3 <= (tmp_23_reg_15312 & ap_const_lv2_0);
    shl_ln92_62_fu_5871_p3 <= (tmp_23_fu_5860_p8 & ap_const_lv3_0);
    shl_ln92_63_fu_6818_p3 <= (tmp_23_reg_15312 & ap_const_lv1_0);
    shl_ln92_64_fu_7101_p3 <= (tmp_24_reg_15436 & ap_const_lv4_0);
    shl_ln92_65_fu_7151_p3 <= (tmp_25_reg_15447 & ap_const_lv3_0);
    shl_ln92_66_fu_7172_p3 <= (tmp_25_reg_15447 & ap_const_lv2_0);
    shl_ln92_67_fu_7192_p3 <= (tmp_29_reg_15325 & ap_const_lv2_0);
    shl_ln92_68_fu_6890_p3 <= (tmp_29_reg_15325 & ap_const_lv1_0);
    shl_ln92_6_fu_5057_p3 <= (tmp_1_fu_4996_p8 & ap_const_lv3_0);
    shl_ln92_7_fu_5900_p3 <= (tmp_2_reg_14980 & ap_const_lv1_0);
    shl_ln92_8_fu_5915_p3 <= (tmp_2_reg_14980 & ap_const_lv3_0);
    shl_ln92_9_fu_5102_p3 <= (tmp_3_fu_5087_p8 & ap_const_lv4_0);
    shl_ln92_s_fu_4816_p3 <= (tmp_2_fu_4793_p8 & ap_const_lv2_0);
    shl_ln_fu_4920_p3 <= (tmp_fu_4905_p8 & ap_const_lv3_0);
    st_fu_12000_p3 <= (select_ln149_25_reg_17597 & ap_const_lv3_0);
    sub_ln167_100_fu_13079_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln167_165_fu_13075_p1));
    sub_ln167_101_fu_11643_p2 <= std_logic_vector(unsigned(zext_ln167_173_fu_11639_p1) - unsigned(zext_ln167_172_fu_11627_p1));
    sub_ln167_102_fu_11653_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln167_172_fu_11627_p1));
    sub_ln167_103_fu_11663_p2 <= std_logic_vector(signed(sext_ln167_127_fu_11659_p1) - signed(zext_ln167_171_fu_11615_p1));
    sub_ln167_104_fu_11712_p2 <= std_logic_vector(unsigned(zext_ln167_177_fu_11708_p1) - unsigned(zext_ln167_176_fu_11696_p1));
    sub_ln167_105_fu_11729_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln167_175_fu_11684_p1));
    sub_ln167_106_fu_11755_p2 <= std_logic_vector(unsigned(zext_ln167_179_fu_11751_p1) - unsigned(zext_ln167_178_fu_11747_p1));
    sub_ln167_107_fu_11772_p2 <= std_logic_vector(unsigned(zext_ln167_178_fu_11747_p1) - unsigned(zext_ln167_179_fu_11751_p1));
    sub_ln167_108_fu_11789_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln167_177_fu_11708_p1));
    sub_ln167_109_fu_11795_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln167_178_fu_11747_p1));
    sub_ln167_10_fu_9316_p2 <= std_logic_vector(unsigned(zext_ln167_19_fu_9312_p1) - unsigned(zext_ln167_17_fu_9301_p1));
    sub_ln167_110_fu_11805_p2 <= std_logic_vector(signed(sext_ln167_133_fu_11801_p1) - signed(zext_ln167_180_reg_17444));
    sub_ln167_111_fu_13113_p2 <= std_logic_vector(unsigned(zext_ln167_183_fu_13109_p1) - unsigned(zext_ln167_181_fu_13096_p1));
    sub_ln167_112_fu_13145_p2 <= std_logic_vector(unsigned(zext_ln167_185_fu_13141_p1) - unsigned(zext_ln167_184_fu_13130_p1));
    sub_ln167_113_fu_13173_p2 <= std_logic_vector(unsigned(zext_ln167_187_fu_13169_p1) - unsigned(zext_ln167_182_fu_13099_p1));
    sub_ln167_114_fu_11907_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln167_197_fu_11903_p1));
    sub_ln167_115_fu_11931_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln167_192_fu_11833_p1));
    sub_ln167_116_fu_11945_p2 <= std_logic_vector(unsigned(zext_ln167_193_fu_11843_p1) - unsigned(zext_ln167_199_fu_11941_p1));
    sub_ln167_117_fu_11325_p2 <= std_logic_vector(unsigned(zext_ln167_139_reg_17398) - unsigned(zext_ln167_142_fu_11213_p1));
    sub_ln167_118_fu_11966_p2 <= std_logic_vector(signed(sext_ln167_146_fu_11962_p1) - signed(zext_ln167_198_fu_11928_p1));
    sub_ln167_119_fu_11976_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln167_200_fu_11972_p1));
    sub_ln167_11_fu_9368_p2 <= std_logic_vector(unsigned(zext_ln167_22_fu_9335_p1) - unsigned(zext_ln167_24_fu_9364_p1));
    sub_ln167_120_fu_12029_p2 <= std_logic_vector(unsigned(zext_ln167_203_fu_12025_p1) - unsigned(zext_ln167_201_fu_11997_p1));
    sub_ln167_121_fu_12042_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln167_205_fu_12038_p1));
    sub_ln167_122_fu_12059_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln167_202_fu_12014_p1));
    sub_ln167_123_fu_12076_p2 <= std_logic_vector(unsigned(select_ln167_125_fu_12069_p3) - unsigned(zext_ln167_204_fu_12035_p1));
    sub_ln167_124_fu_12104_p2 <= std_logic_vector(unsigned(zext_ln167_207_fu_12100_p1) - unsigned(zext_ln167_206_fu_12055_p1));
    sub_ln167_125_fu_11424_p2 <= std_logic_vector(unsigned(zext_ln167_152_fu_11393_p1) - unsigned(zext_ln167_153_fu_11403_p1));
    sub_ln167_126_fu_12163_p2 <= std_logic_vector(unsigned(zext_ln167_211_fu_12159_p1) - unsigned(zext_ln167_210_fu_12147_p1));
    sub_ln167_127_fu_12201_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln167_213_fu_12197_p1));
    sub_ln167_128_fu_12256_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln167_216_fu_12252_p1));
    sub_ln167_129_fu_13744_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln167_222_fu_13741_p1));
    sub_ln167_12_fu_9392_p2 <= std_logic_vector(unsigned(zext_ln167_25_fu_9378_p1) - unsigned(zext_ln167_26_fu_9388_p1));
    sub_ln167_130_fu_12513_p2 <= std_logic_vector(unsigned(zext_ln167_223_fu_12505_p1) - unsigned(zext_ln167_224_fu_12509_p1));
    sub_ln167_131_fu_12795_p2 <= std_logic_vector(unsigned(zext_ln167_225_fu_12779_p1) - unsigned(zext_ln167_226_fu_12791_p1));
    sub_ln167_132_fu_13898_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln167_228_fu_13894_p1));
    sub_ln167_133_fu_13705_p2 <= std_logic_vector(unsigned(zext_ln167_166_fu_13663_p1) - unsigned(zext_ln167_170_fu_13701_p1));
    sub_ln167_134_fu_11847_p2 <= std_logic_vector(unsigned(zext_ln167_191_fu_11830_p1) - unsigned(zext_ln167_193_fu_11843_p1));
    sub_ln167_135_fu_12519_p2 <= std_logic_vector(unsigned(zext_ln167_220_reg_17454) - unsigned(zext_ln167_223_fu_12505_p1));
    sub_ln167_13_fu_9419_p2 <= std_logic_vector(unsigned(zext_ln167_23_fu_9346_p1) - unsigned(zext_ln167_20_fu_9322_p1));
    sub_ln167_14_fu_9443_p2 <= std_logic_vector(unsigned(zext_ln167_29_fu_9439_p1) - unsigned(zext_ln167_22_fu_9335_p1));
    sub_ln167_15_fu_9464_p2 <= std_logic_vector(unsigned(zext_ln167_28_reg_17027) - unsigned(zext_ln167_29_fu_9439_p1));
    sub_ln167_16_fu_9473_p2 <= std_logic_vector(unsigned(zext_ln167_31_fu_9469_p1) - unsigned(zext_ln167_23_fu_9346_p1));
    sub_ln167_17_fu_9494_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln167_21_fu_9325_p1));
    sub_ln167_18_fu_9542_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln167_36_fu_9538_p1));
    sub_ln167_19_fu_9552_p2 <= std_logic_vector(signed(sext_ln167_25_fu_9548_p1) - signed(zext_ln167_32_fu_9522_p1));
    sub_ln167_1_fu_9041_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln167_4_fu_9037_p1));
    sub_ln167_20_fu_9580_p2 <= std_logic_vector(unsigned(zext_ln167_37_fu_9565_p1) - unsigned(zext_ln167_38_fu_9576_p1));
    sub_ln167_21_fu_9604_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln167_39_fu_9600_p1));
    sub_ln167_22_fu_9629_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln167_40_fu_9625_p1));
    sub_ln167_23_fu_9650_p2 <= std_logic_vector(unsigned(zext_ln167_41_fu_9646_p1) - unsigned(zext_ln167_39_fu_9600_p1));
    sub_ln167_24_fu_9670_p2 <= std_logic_vector(unsigned(zext_ln167_42_fu_9667_p1) - unsigned(zext_ln167_39_fu_9600_p1));
    sub_ln167_25_fu_9701_p2 <= std_logic_vector(unsigned(zext_ln167_33_fu_9525_p1) - unsigned(zext_ln167_36_fu_9538_p1));
    sub_ln167_26_fu_9754_p2 <= std_logic_vector(unsigned(zext_ln167_49_fu_9750_p1) - unsigned(zext_ln167_48_fu_9746_p1));
    sub_ln167_27_fu_9828_p2 <= std_logic_vector(unsigned(zext_ln167_46_reg_17084) - unsigned(zext_ln167_53_fu_9824_p1));
    sub_ln167_28_fu_9839_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln167_49_fu_9750_p1));
    sub_ln167_29_fu_9853_p2 <= std_logic_vector(signed(sext_ln167_38_fu_9845_p1) - signed(zext_ln167_54_fu_9849_p1));
    sub_ln167_2_fu_9058_p2 <= std_logic_vector(signed(sext_ln167_2_fu_9054_p1) - signed(zext_ln167_3_fu_9027_p1));
    sub_ln167_30_fu_9901_p2 <= std_logic_vector(unsigned(zext_ln167_58_fu_9887_p1) - unsigned(zext_ln167_59_fu_9897_p1));
    sub_ln167_31_fu_9918_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln167_60_fu_9914_p1));
    sub_ln167_32_fu_9950_p2 <= std_logic_vector(unsigned(zext_ln167_62_fu_9946_p1) - unsigned(zext_ln167_61_reg_17431));
    sub_ln167_33_fu_9959_p2 <= std_logic_vector(unsigned(zext_ln167_63_fu_9955_p1) - unsigned(zext_ln167_62_fu_9946_p1));
    sub_ln167_34_fu_9980_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln167_64_fu_9976_p1));
    sub_ln167_35_fu_10000_p2 <= std_logic_vector(unsigned(zext_ln167_65_fu_9996_p1) - unsigned(zext_ln167_62_fu_9946_p1));
    sub_ln167_36_fu_10010_p2 <= std_logic_vector(unsigned(zext_ln167_66_fu_10006_p1) - unsigned(zext_ln167_59_fu_9897_p1));
    sub_ln167_37_fu_10031_p2 <= std_logic_vector(unsigned(zext_ln167_62_fu_9946_p1) - unsigned(zext_ln167_65_fu_9996_p1));
    sub_ln167_38_fu_10053_p2 <= std_logic_vector(unsigned(zext_ln167_62_fu_9946_p1) - unsigned(zext_ln167_63_fu_9955_p1));
    sub_ln167_39_fu_10059_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln167_59_fu_9897_p1));
    sub_ln167_3_fu_9101_p2 <= std_logic_vector(unsigned(zext_ln167_6_fu_9093_p1) - unsigned(zext_ln167_7_fu_9097_p1));
    sub_ln167_40_fu_10069_p2 <= std_logic_vector(signed(sext_ln167_47_fu_10065_p1) - signed(zext_ln167_61_reg_17431));
    sub_ln167_41_fu_10110_p2 <= std_logic_vector(unsigned(zext_ln167_69_fu_10095_p1) - unsigned(zext_ln167_70_fu_10106_p1));
    sub_ln167_42_fu_10158_p2 <= std_logic_vector(unsigned(zext_ln167_74_fu_10154_p1) - unsigned(zext_ln167_71_fu_10123_p1));
    sub_ln167_43_fu_12976_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln167_67_fu_12973_p1));
    sub_ln167_44_fu_10171_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln167_71_fu_10123_p1));
    sub_ln167_45_fu_10181_p2 <= std_logic_vector(unsigned(zext_ln167_69_fu_10095_p1) - unsigned(zext_ln167_72_reg_16963));
    sub_ln167_46_fu_10037_p2 <= std_logic_vector(unsigned(zext_ln167_61_reg_17431) - unsigned(zext_ln167_62_fu_9946_p1));
    sub_ln167_47_fu_10229_p2 <= std_logic_vector(unsigned(zext_ln167_71_fu_10123_p1) - unsigned(zext_ln167_74_fu_10154_p1));
    sub_ln167_48_fu_10291_p2 <= std_logic_vector(unsigned(zext_ln167_83_fu_10287_p1) - unsigned(zext_ln167_82_fu_10276_p1));
    sub_ln167_49_fu_10331_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln167_86_fu_10327_p1));
    sub_ln167_4_fu_9141_p2 <= std_logic_vector(unsigned(l2_kernel_sums_6) - unsigned(zext_ln167_8_fu_9133_p1));
    sub_ln167_50_fu_10382_p2 <= std_logic_vector(unsigned(zext_ln167_88_fu_10355_p1) - unsigned(zext_ln167_81_fu_10266_p1));
    sub_ln167_51_fu_10407_p2 <= std_logic_vector(unsigned(zext_ln167_92_fu_10403_p1) - unsigned(zext_ln167_84_fu_10308_p1));
    sub_ln167_52_fu_10127_p2 <= std_logic_vector(unsigned(zext_ln167_68_fu_10085_p1) - unsigned(zext_ln167_71_fu_10123_p1));
    sub_ln167_53_fu_10443_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln167_94_fu_10420_p1));
    sub_ln167_54_fu_10463_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln167_95_fu_10430_p1));
    sub_ln167_55_fu_10473_p2 <= std_logic_vector(signed(sext_ln167_68_fu_10469_p1) - signed(zext_ln167_97_fu_10460_p1));
    sub_ln167_56_fu_10515_p2 <= std_logic_vector(unsigned(zext_ln167_98_fu_10493_p1) - unsigned(zext_ln167_99_fu_10511_p1));
    sub_ln167_57_fu_10545_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln167_101_fu_10541_p1));
    sub_ln167_58_fu_10559_p2 <= std_logic_vector(unsigned(zext_ln167_95_fu_10430_p1) - unsigned(zext_ln167_102_fu_10555_p1));
    sub_ln167_59_fu_10261_p2 <= std_logic_vector(unsigned(zext_ln167_72_reg_16963) - unsigned(zext_ln167_78_fu_10257_p1));
    sub_ln167_5_fu_9168_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln167_13_fu_9164_p1));
    sub_ln167_60_fu_10580_p2 <= std_logic_vector(unsigned(zext_ln167_98_fu_10493_p1) - unsigned(zext_ln167_103_fu_10576_p1));
    sub_ln167_61_fu_10312_p2 <= std_logic_vector(unsigned(zext_ln167_79_reg_17254) - unsigned(zext_ln167_84_fu_10308_p1));
    sub_ln167_62_fu_10635_p2 <= std_logic_vector(unsigned(zext_ln167_107_fu_10631_p1) - unsigned(zext_ln167_106_fu_10620_p1));
    sub_ln167_63_fu_10688_p2 <= std_logic_vector(unsigned(zext_ln167_106_fu_10620_p1) - unsigned(zext_ln167_110_fu_10684_p1));
    sub_ln167_64_fu_10705_p2 <= std_logic_vector(unsigned(zext_ln167_109_fu_10663_p1) - unsigned(zext_ln167_105_fu_10610_p1));
    sub_ln167_65_fu_10722_p2 <= std_logic_vector(unsigned(zext_ln167_106_fu_10620_p1) - unsigned(zext_ln167_107_fu_10631_p1));
    sub_ln167_66_fu_10732_p2 <= std_logic_vector(unsigned(zext_ln167_111_fu_10728_p1) - unsigned(zext_ln167_109_fu_10663_p1));
    sub_ln167_67_fu_10604_p2 <= std_logic_vector(unsigned(zext_ln167_104_fu_10600_p1) - unsigned(zext_ln167_95_fu_10430_p1));
    sub_ln167_68_fu_10763_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln167_106_fu_10620_p1));
    sub_ln167_69_fu_10825_p2 <= std_logic_vector(unsigned(zext_ln167_118_fu_10821_p1) - unsigned(zext_ln167_117_fu_10810_p1));
    sub_ln167_6_fu_9189_p2 <= std_logic_vector(signed(sext_ln167_6_fu_9174_p1) - signed(zext_ln167_14_fu_9185_p1));
    sub_ln167_70_fu_10842_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln167_117_fu_10810_p1));
    sub_ln167_71_fu_10889_p2 <= std_logic_vector(unsigned(zext_ln167_115_fu_10790_p1) - unsigned(zext_ln167_113_reg_17333));
    sub_ln167_72_fu_10933_p2 <= std_logic_vector(unsigned(zext_ln167_127_fu_10929_p1) - unsigned(zext_ln167_125_reg_17377));
    sub_ln167_73_fu_10960_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln167_129_fu_10956_p1));
    sub_ln167_74_fu_10970_p2 <= std_logic_vector(unsigned(zext_ln167_128_fu_10952_p1) - unsigned(zext_ln167_127_fu_10929_p1));
    sub_ln167_75_fu_10667_p2 <= std_logic_vector(unsigned(zext_ln167_105_fu_10610_p1) - unsigned(zext_ln167_109_fu_10663_p1));
    sub_ln167_76_fu_10848_p2 <= std_logic_vector(unsigned(zext_ln167_113_reg_17333) - unsigned(zext_ln167_115_fu_10790_p1));
    sub_ln167_77_fu_11044_p2 <= std_logic_vector(signed(sext_ln167_95_fu_11040_p1) - signed(zext_ln167_126_reg_17349));
    sub_ln167_78_fu_11060_p2 <= std_logic_vector(unsigned(zext_ln167_130_fu_10994_p1) - unsigned(zext_ln167_134_fu_11056_p1));
    sub_ln167_79_fu_11095_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln167_137_fu_11091_p1));
    sub_ln167_7_fu_9195_p2 <= std_logic_vector(unsigned(zext_ln167_10_reg_17175) - unsigned(zext_ln167_13_fu_9164_p1));
    sub_ln167_80_fu_11117_p2 <= std_logic_vector(signed(sext_ln167_98_fu_11101_p1) - signed(zext_ln167_138_fu_11113_p1));
    sub_ln167_81_fu_11123_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln167_136_fu_11079_p1));
    sub_ln167_82_fu_8865_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln167_141_fu_8861_p1));
    sub_ln167_83_fu_11224_p2 <= std_logic_vector(unsigned(select_ln167_94_fu_11217_p3) - unsigned(zext_ln167_139_reg_17398));
    sub_ln167_84_fu_11257_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln167_144_fu_11243_p1));
    sub_ln167_85_fu_11278_p2 <= std_logic_vector(signed(sext_ln167_111_fu_11263_p1) - signed(zext_ln167_146_fu_11274_p1));
    sub_ln167_86_fu_11295_p2 <= std_logic_vector(unsigned(zext_ln167_147_fu_11291_p1) - unsigned(zext_ln167_144_fu_11243_p1));
    sub_ln167_87_fu_11305_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln167_142_fu_11213_p1));
    sub_ln167_88_fu_10872_p2 <= std_logic_vector(unsigned(zext_ln167_114_fu_10780_p1) - unsigned(zext_ln167_119_fu_10868_p1));
    sub_ln167_89_fu_10998_p2 <= std_logic_vector(unsigned(zext_ln167_126_reg_17349) - unsigned(zext_ln167_130_fu_10994_p1));
    sub_ln167_8_fu_9229_p2 <= std_logic_vector(unsigned(zext_ln167_15_fu_9225_p1) - unsigned(zext_ln167_14_fu_9185_p1));
    sub_ln167_90_fu_11345_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln167_148_fu_11341_p1));
    sub_ln167_91_fu_11355_p2 <= std_logic_vector(unsigned(zext_ln167_141_reg_17542) - unsigned(zext_ln167_143_fu_11233_p1));
    sub_ln167_92_fu_13494_p2 <= std_logic_vector(unsigned(add_ln167_23_reg_17938) - unsigned(zext_ln167_151_fu_13490_p1));
    sub_ln167_93_fu_11418_p2 <= std_logic_vector(unsigned(zext_ln167_153_fu_11403_p1) - unsigned(zext_ln167_154_fu_11414_p1));
    sub_ln167_94_fu_11455_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln167_156_fu_11451_p1));
    sub_ln167_95_fu_11465_p2 <= std_logic_vector(signed(sext_ln167_119_fu_11461_p1) - signed(zext_ln167_155_fu_11441_p1));
    sub_ln167_96_fu_11507_p2 <= std_logic_vector(unsigned(zext_ln167_159_fu_11503_p1) - unsigned(zext_ln167_158_fu_11492_p1));
    sub_ln167_97_fu_11527_p2 <= std_logic_vector(unsigned(zext_ln167_161_fu_11523_p1) - unsigned(zext_ln167_158_fu_11492_p1));
    sub_ln167_98_fu_11555_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln167_162_fu_11551_p1));
    sub_ln167_99_fu_11572_p2 <= std_logic_vector(signed(sext_ln167_122_fu_11568_p1) - signed(zext_ln167_160_fu_11520_p1));
    sub_ln167_9_fu_9239_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln167_12_fu_9154_p1));
    sub_ln167_fu_9011_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln167_2_fu_9007_p1));
    sub_ln92_10_fu_5180_p2 <= std_logic_vector(unsigned(zext_ln92_21_fu_5122_p1) - unsigned(zext_ln92_25_fu_5176_p1));
    sub_ln92_11_fu_5190_p2 <= std_logic_vector(unsigned(zext_ln92_23_fu_5154_p1) - unsigned(zext_ln92_20_fu_5110_p1));
    sub_ln92_12_fu_5214_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln92_28_fu_5210_p1));
    sub_ln92_13_fu_5224_p2 <= std_logic_vector(signed(sext_ln92_11_fu_5220_p1) - signed(zext_ln92_26_fu_5200_p1));
    sub_ln92_14_fu_5260_p2 <= std_logic_vector(unsigned(zext_ln92_29_fu_5241_p1) - unsigned(zext_ln92_31_fu_5256_p1));
    sub_ln92_15_fu_5270_p2 <= std_logic_vector(unsigned(sub_ln92_5_fu_5069_p2) - unsigned(zext_ln92_30_fu_5252_p1));
    sub_ln92_16_fu_5958_p2 <= std_logic_vector(unsigned(zext_ln92_35_fu_5954_p1) - unsigned(zext_ln92_34_fu_5943_p1));
    sub_ln92_17_fu_5968_p2 <= std_logic_vector(signed(sext_ln92_15_fu_5964_p1) - signed(zext_ln92_14_fu_5907_p1));
    sub_ln92_18_fu_5999_p2 <= std_logic_vector(unsigned(add_ln92_reg_15161) - unsigned(zext_ln92_39_fu_5995_p1));
    sub_ln92_19_fu_5350_p2 <= std_logic_vector(unsigned(zext_ln92_43_fu_5346_p1) - unsigned(zext_ln92_42_fu_5335_p1));
    sub_ln92_1_fu_4970_p2 <= std_logic_vector(unsigned(zext_ln92_6_fu_4966_p1) - unsigned(zext_ln92_3_fu_4940_p1));
    sub_ln92_20_fu_5402_p2 <= std_logic_vector(unsigned(zext_ln92_44_fu_5383_p1) - unsigned(zext_ln92_46_fu_5398_p1));
    sub_ln92_21_fu_5412_p2 <= std_logic_vector(unsigned(zext_ln92_28_fu_5210_p1) - unsigned(zext_ln92_45_fu_5394_p1));
    sub_ln92_22_fu_5422_p2 <= std_logic_vector(unsigned(zext_ln92_42_fu_5335_p1) - unsigned(zext_ln92_41_fu_5325_p1));
    sub_ln92_23_fu_6024_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln92_49_fu_6021_p1));
    sub_ln92_24_fu_6034_p2 <= std_logic_vector(signed(sext_ln92_25_fu_6030_p1) - signed(zext_ln92_47_fu_6018_p1));
    sub_ln92_25_fu_5461_p2 <= std_logic_vector(unsigned(add_ln92_1_fu_5304_p2) - unsigned(zext_ln92_48_fu_5457_p1));
    sub_ln92_26_fu_6055_p2 <= std_logic_vector(signed(sext_ln92_17_fu_5985_p1) - signed(zext_ln92_50_fu_6051_p1));
    sub_ln92_27_fu_7384_p2 <= std_logic_vector(unsigned(add_ln92_4_fu_7372_p2) - unsigned(zext_ln92_54_fu_7381_p1));
    sub_ln92_28_fu_6099_p2 <= std_logic_vector(unsigned(add_ln92_6_reg_15182) - unsigned(zext_ln92_58_fu_6096_p1));
    sub_ln92_29_fu_5550_p2 <= std_logic_vector(unsigned(zext_ln92_62_fu_5546_p1) - unsigned(zext_ln92_57_fu_5478_p1));
    sub_ln92_2_fu_4976_p2 <= std_logic_vector(unsigned(zext_ln92_5_fu_4944_p1) - unsigned(zext_ln92_2_fu_4928_p1));
    sub_ln92_30_fu_6115_p2 <= std_logic_vector(signed(sext_ln92_24_fu_6015_p1) - signed(zext_ln92_63_fu_6111_p1));
    sub_ln92_31_fu_6135_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln92_66_fu_6131_p1));
    sub_ln92_32_fu_6145_p2 <= std_logic_vector(signed(sext_ln92_32_fu_6141_p1) - signed(zext_ln92_64_fu_6121_p1));
    sub_ln92_33_fu_5587_p2 <= std_logic_vector(unsigned(zext_ln92_68_fu_5583_p1) - unsigned(zext_ln92_65_fu_5571_p1));
    sub_ln92_34_fu_6197_p2 <= std_logic_vector(unsigned(zext_ln92_74_fu_6193_p1) - unsigned(zext_ln92_72_fu_6178_p1));
    sub_ln92_35_fu_6224_p2 <= std_logic_vector(unsigned(zext_ln92_75_fu_6210_p1) - unsigned(zext_ln92_73_fu_6189_p1));
    sub_ln92_36_fu_5633_p2 <= std_logic_vector(unsigned(add_ln92_11_fu_5533_p2) - unsigned(zext_ln92_77_fu_5629_p1));
    sub_ln92_37_fu_5663_p2 <= std_logic_vector(unsigned(zext_ln92_79_fu_5659_p1) - unsigned(zext_ln92_78_fu_5647_p1));
    sub_ln92_38_fu_6260_p2 <= std_logic_vector(unsigned(zext_ln92_83_fu_6256_p1) - unsigned(zext_ln92_81_fu_6241_p1));
    sub_ln92_39_fu_6285_p2 <= std_logic_vector(signed(sext_ln92_35_fu_6158_p1) - signed(zext_ln92_85_fu_6281_p1));
    sub_ln92_3_fu_4986_p2 <= std_logic_vector(unsigned(zext_ln92_2_fu_4928_p1) - unsigned(zext_ln92_1_fu_4916_p1));
    sub_ln92_40_fu_6302_p2 <= std_logic_vector(unsigned(zext_ln92_82_fu_6252_p1) - unsigned(zext_ln92_86_fu_6298_p1));
    sub_ln92_41_fu_6312_p2 <= std_logic_vector(unsigned(zext_ln92_86_fu_6298_p1) - unsigned(zext_ln92_84_fu_6277_p1));
    sub_ln92_42_fu_6383_p2 <= std_logic_vector(unsigned(zext_ln92_88_fu_6332_p1) - unsigned(zext_ln92_91_fu_6379_p1));
    sub_ln92_43_fu_5738_p2 <= std_logic_vector(unsigned(zext_ln92_96_fu_5734_p1) - unsigned(zext_ln92_95_fu_5723_p1));
    sub_ln92_44_fu_6434_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln92_97_fu_6430_p1));
    sub_ln92_45_fu_6444_p2 <= std_logic_vector(signed(sext_ln92_49_fu_6440_p1) - signed(zext_ln92_94_fu_6420_p1));
    sub_ln92_46_fu_5763_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln92_95_fu_5723_p1));
    sub_ln92_47_fu_5773_p2 <= std_logic_vector(signed(sext_ln92_54_fu_5769_p1) - signed(zext_ln92_93_fu_5713_p1));
    sub_ln92_48_fu_6487_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln92_101_fu_6483_p1));
    sub_ln92_49_fu_6497_p2 <= std_logic_vector(signed(sext_ln92_57_fu_6493_p1) - signed(zext_ln92_99_fu_6469_p1));
    sub_ln92_4_fu_5035_p2 <= std_logic_vector(unsigned(zext_ln92_10_fu_5031_p1) - unsigned(zext_ln92_9_fu_5019_p1));
    sub_ln92_50_fu_6551_p2 <= std_logic_vector(unsigned(add_ln92_16_fu_6366_p2) - unsigned(zext_ln92_105_fu_6547_p1));
    sub_ln92_51_fu_6568_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln92_106_fu_6564_p1));
    sub_ln92_52_fu_6578_p2 <= std_logic_vector(signed(sext_ln92_62_fu_6574_p1) - signed(zext_ln92_104_fu_6537_p1));
    sub_ln92_53_fu_6646_p2 <= std_logic_vector(signed(sext_ln92_53_fu_6454_p1) - signed(zext_ln92_110_fu_6620_p1));
    sub_ln92_54_fu_6987_p2 <= std_logic_vector(signed(sext_ln92_56_fu_6954_p1) - signed(zext_ln92_112_fu_6983_p1));
    sub_ln92_55_fu_6996_p2 <= std_logic_vector(signed(sext_ln92_61_fu_6969_p1) - signed(zext_ln92_114_fu_6993_p1));
    sub_ln92_56_fu_6687_p2 <= std_logic_vector(unsigned(add_ln92_31_fu_6531_p2) - unsigned(zext_ln92_115_fu_6683_p1));
    sub_ln92_57_fu_5842_p2 <= std_logic_vector(unsigned(zext_ln92_119_fu_5826_p1) - unsigned(zext_ln92_121_fu_5838_p1));
    sub_ln92_58_fu_7405_p2 <= std_logic_vector(unsigned(add_ln92_20_fu_7396_p2) - unsigned(zext_ln92_120_fu_7402_p1));
    sub_ln92_59_fu_7022_p2 <= std_logic_vector(unsigned(zext_ln92_124_fu_7015_p1) - unsigned(zext_ln92_126_fu_7019_p1));
    sub_ln92_5_fu_5069_p2 <= std_logic_vector(unsigned(zext_ln92_12_fu_5065_p1) - unsigned(zext_ln92_7_fu_5007_p1));
    sub_ln92_60_fu_7043_p2 <= std_logic_vector(unsigned(zext_ln92_128_fu_7039_p1) - unsigned(zext_ln92_127_reg_15421));
    sub_ln92_61_fu_7063_p2 <= std_logic_vector(unsigned(sub_ln92_56_reg_15400) - unsigned(zext_ln92_129_fu_7059_p1));
    sub_ln92_62_fu_5883_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln92_130_fu_5879_p1));
    sub_ln92_63_fu_6812_p2 <= std_logic_vector(signed(sext_ln92_76_fu_6809_p1) - signed(zext_ln92_127_fu_6806_p1));
    sub_ln92_64_fu_6829_p2 <= std_logic_vector(signed(sext_ln92_76_fu_6809_p1) - signed(zext_ln92_131_fu_6825_p1));
    sub_ln92_65_fu_7112_p2 <= std_logic_vector(unsigned(zext_ln92_136_fu_7108_p1) - unsigned(zext_ln92_133_fu_7074_p1));
    sub_ln92_66_fu_7122_p2 <= std_logic_vector(unsigned(add_ln92_39_reg_15405) - unsigned(zext_ln92_27_fu_7068_p1));
    sub_ln92_67_fu_7162_p2 <= std_logic_vector(unsigned(zext_ln92_140_fu_7158_p1) - unsigned(zext_ln92_139_fu_7148_p1));
    sub_ln92_68_fu_6873_p2 <= std_logic_vector(unsigned(add_ln92_40_fu_6800_p2) - unsigned(zext_ln92_138_fu_6869_p1));
    sub_ln92_69_fu_7203_p2 <= std_logic_vector(unsigned(zext_ln92_145_fu_7199_p1) - unsigned(zext_ln92_143_fu_7189_p1));
    sub_ln92_6_fu_5926_p2 <= std_logic_vector(unsigned(zext_ln92_15_fu_5911_p1) - unsigned(zext_ln92_17_fu_5922_p1));
    sub_ln92_70_fu_6901_p2 <= std_logic_vector(unsigned(zext_ln92_146_fu_6886_p1) - unsigned(zext_ln92_147_fu_6897_p1));
    sub_ln92_71_fu_7840_p2 <= std_logic_vector(unsigned(add_ln92_45_reg_15791) - unsigned(zext_ln92_144_fu_7837_p1));
    sub_ln92_72_fu_5078_p2 <= std_logic_vector(unsigned(zext_ln92_13_fu_5075_p1) - unsigned(zext_ln92_16_reg_14987));
    sub_ln92_73_fu_5294_p2 <= std_logic_vector(unsigned(zext_ln92_33_fu_5280_p1) - unsigned(zext_ln92_36_fu_5290_p1));
    sub_ln92_74_fu_6086_p2 <= std_logic_vector(unsigned(zext_ln92_52_fu_6061_p1) - unsigned(zext_ln92_55_fu_6082_p1));
    sub_ln92_75_fu_6214_p2 <= std_logic_vector(unsigned(zext_ln92_69_fu_6161_p1) - unsigned(zext_ln92_75_fu_6210_p1));
    sub_ln92_76_fu_6404_p2 <= std_logic_vector(unsigned(zext_ln92_87_fu_6322_p1) - unsigned(zext_ln92_92_fu_6400_p1));
    sub_ln92_77_fu_6595_p2 <= std_logic_vector(unsigned(zext_ln92_104_fu_6537_p1) - unsigned(zext_ln92_107_fu_6591_p1));
    sub_ln92_78_fu_6636_p2 <= std_logic_vector(unsigned(zext_ln92_109_fu_6616_p1) - unsigned(zext_ln92_111_fu_6632_p1));
    sub_ln92_80_fu_7091_p2 <= std_logic_vector(unsigned(zext_ln92_132_fu_7071_p1) - unsigned(zext_ln92_135_fu_7087_p1));
    sub_ln92_81_fu_7138_p2 <= std_logic_vector(unsigned(zext_ln92_134_fu_7077_p1) - unsigned(zext_ln92_137_fu_7134_p1));
    sub_ln92_82_fu_7213_p2 <= std_logic_vector(unsigned(zext_ln92_142_fu_7186_p1) - unsigned(zext_ln92_146_reg_15464));
    sub_ln92_8_fu_5130_p2 <= std_logic_vector(unsigned(zext_ln92_20_fu_5110_p1) - unsigned(zext_ln92_22_fu_5126_p1));
    sub_ln92_9_fu_5162_p2 <= std_logic_vector(unsigned(zext_ln92_24_fu_5158_p1) - unsigned(zext_ln92_19_fu_5098_p1));
    sub_ln92_fu_4948_p2 <= std_logic_vector(unsigned(zext_ln92_2_fu_4928_p1) - unsigned(zext_ln92_5_fu_4944_p1));
    tmp_100_fu_9810_p3 <= (select_ln149_4_reg_16907 & ap_const_lv4_0);
    tmp_101_fu_9890_p3 <= (select_ln149_5_reg_17421 & ap_const_lv3_0);
    tmp_102_fu_10116_p3 <= (select_ln149_6_reg_16947 & ap_const_lv3_0);
    tmp_103_fu_10301_p3 <= (select_ln149_7_reg_17232 & ap_const_lv4_0);
    tmp_104_fu_10987_p3 <= (select_ln149_11_reg_17317 & ap_const_lv3_0);
    tmp_105_fu_13693_p3 <= (reg_3603 & ap_const_lv4_0);
    tmp_106_fu_11836_p3 <= (select_ln149_24_reg_17586 & ap_const_lv4_0);
    tmp_107_fu_12007_p3 <= (select_ln149_25_reg_17597 & ap_const_lv2_0);
    tmp_28_fu_4804_p3 <= (tmp_2_fu_4793_p8 & ap_const_lv4_0);
    tmp_30_fu_8039_p7 <= 
        add_ln157_fu_8024_p2 when (icmp_ln157_fu_8012_p2(0) = '1') else 
        add_ln159_fu_8018_p2;
    tmp_84_fu_5283_p3 <= (tmp_5_reg_15000 & ap_const_lv3_0);
    tmp_85_fu_3637_p4 <= l1_iteration(31 downto 11);
    tmp_86_fu_6203_p3 <= (tmp_12_reg_15227 & ap_const_lv4_0);
    tmp_87_fu_6393_p3 <= (tmp_15_reg_15249 & ap_const_lv4_0);
    tmp_88_fu_6584_p3 <= (tmp_18_reg_15279 & ap_const_lv4_0);
    tmp_89_fu_6624_p3 <= (tmp_19_fu_6605_p8 & ap_const_lv2_0);
    tmp_91_fu_7080_p3 <= (tmp_24_reg_15436 & ap_const_lv2_0);
    tmp_92_fu_7127_p3 <= (tmp_24_reg_15436 & ap_const_lv3_0);
    tmp_93_fu_6879_p3 <= (tmp_29_reg_15325 & ap_const_lv4_0);
    tmp_94_fu_7690_p3 <= l2_iteration(10 downto 10);
    tmp_95_fu_7714_p3 <= l2_iteration(1 downto 1);
    tmp_97_fu_9339_p3 <= (select_ln149_2_reg_16781 & ap_const_lv3_0);
    tmp_98_fu_9381_p3 <= (select_ln149_2_reg_16781 & ap_const_lv2_0);
    tmp_99_fu_9799_p3 <= (select_ln149_4_reg_16907 & ap_const_lv2_0);
    tmp_last_V_fu_7776_p2 <= "1" when (unsigned(l2_iteration) > unsigned(ap_const_lv32_403F8)) else "0";
    trunc_ln119_fu_7454_p1 <= l2_write_row_offset(3 - 1 downto 0);
    trunc_ln147_1_fu_7680_p1 <= l2_iteration(1 - 1 downto 0);
    trunc_ln147_fu_7676_p1 <= l2_iteration(3 - 1 downto 0);
    trunc_ln156_fu_7999_p1 <= l2_read_row_offset(3 - 1 downto 0);
    trunc_ln33_1_fu_3615_p1 <= l1_iteration(10 - 1 downto 0);
    trunc_ln33_fu_3611_p1 <= l1_iteration(2 - 1 downto 0);
    trunc_ln40_1_fu_3782_p1 <= l1_write_row_offset(3 - 1 downto 0);
    trunc_ln40_2_fu_4151_p1 <= select_ln42_1_fu_4094_p3(2 - 1 downto 0);
    trunc_ln40_3_fu_4261_p1 <= select_ln42_3_fu_4232_p3(2 - 1 downto 0);
    trunc_ln40_4_fu_4299_p1 <= select_ln42_5_fu_4291_p3(2 - 1 downto 0);
    trunc_ln40_5_fu_4355_p1 <= select_ln42_7_fu_4347_p3(2 - 1 downto 0);
    trunc_ln40_6_fu_4413_p1 <= select_ln42_9_fu_4407_p3(2 - 1 downto 0);
    trunc_ln40_7_fu_4437_p1 <= select_ln42_11_fu_4429_p3(2 - 1 downto 0);
    trunc_ln40_8_fu_4505_p1 <= select_ln42_13_fu_4498_p3(2 - 1 downto 0);
    trunc_ln40_fu_3778_p1 <= l1_channel_idx(2 - 1 downto 0);
    trunc_ln681_fu_3730_p1 <= in_r_TDATA(8 - 1 downto 0);
    trunc_ln71_fu_3653_p1 <= l1_iteration(1 - 1 downto 0);
    trunc_ln80_fu_4638_p1 <= l1_read_row_offset(3 - 1 downto 0);
    xor_ln147_fu_7698_p2 <= (tmp_94_fu_7690_p3 xor ap_const_lv1_1);
    zext_ln119_fu_7444_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(l2_write_col_offset),64));
    zext_ln152_fu_7722_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_95_fu_7714_p3),16));
    zext_ln156_1_fu_7996_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_96_reg_16002),8));
    zext_ln156_2_fu_8003_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_96_reg_16002),3));
    zext_ln156_3_fu_8140_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1_fu_8133_p3),8));
    zext_ln156_4_fu_8144_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1_fu_8133_p3),3));
    zext_ln156_fu_7740_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(local_col_index_fu_7726_p2),17));
    zext_ln167_100_fu_10530_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln167_64_fu_10525_p3),13));
    zext_ln167_101_fu_10541_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_23_fu_10534_p3),11));
    zext_ln167_102_fu_10555_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_22_fu_10486_p3),12));
    zext_ln167_103_fu_10576_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sf4_fu_10497_p3),13));
    zext_ln167_104_fu_10600_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln167_75_fu_10593_p3),12));
    zext_ln167_105_fu_10610_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_9_reg_17270),12));
    zext_ln167_106_fu_10620_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_24_fu_10613_p3),13));
    zext_ln167_107_fu_10631_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_25_fu_10624_p3),13));
    zext_ln167_108_fu_10648_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_26_fu_10641_p3),13));
    zext_ln167_109_fu_10663_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_26_fu_10641_p3),12));
    zext_ln167_10_fu_8400_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_1_reg_17016),12));
    zext_ln167_110_fu_10684_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_27_fu_10677_p3),13));
    zext_ln167_111_fu_10728_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_27_fu_10677_p3),12));
    zext_ln167_112_fu_8533_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_9_reg_17270),13));
    zext_ln167_113_fu_8606_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_10_reg_17306),12));
    zext_ln167_114_fu_10780_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_10_reg_17306),11));
    zext_ln167_115_fu_10790_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_28_fu_10783_p3),12));
    zext_ln167_116_fu_10799_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln167_9_fu_10794_p2),13));
    zext_ln167_117_fu_10810_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_29_fu_10803_p3),13));
    zext_ln167_118_fu_10821_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_30_fu_10814_p3),13));
    zext_ln167_119_fu_10868_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_30_fu_10814_p3),11));
    zext_ln167_11_fu_9151_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln167_3_reg_17180),14));
    zext_ln167_120_fu_10915_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln167_80_fu_10909_p3),13));
    zext_ln167_122_fu_13000_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_31_fu_12993_p3),12));
    zext_ln167_123_fu_13011_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln167_82_fu_13004_p3),14));
    zext_ln167_124_fu_8631_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln167_26_reg_17344),13));
    zext_ln167_125_fu_8634_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_11_reg_17317),13));
    zext_ln167_126_fu_8616_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_11_reg_17317),12));
    zext_ln167_127_fu_10929_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_32_fu_10922_p3),13));
    zext_ln167_128_fu_10952_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_33_fu_10945_p3),13));
    zext_ln167_129_fu_10956_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_33_fu_10945_p3),11));
    zext_ln167_12_fu_9154_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_1_reg_17016),9));
    zext_ln167_130_fu_10994_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_104_fu_10987_p3),12));
    zext_ln167_131_fu_11013_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_11_reg_17317),11));
    zext_ln167_132_fu_11022_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln167_10_fu_11016_p2),13));
    zext_ln167_133_fu_11037_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln167_28_reg_17356),13));
    zext_ln167_134_fu_11056_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_34_fu_11049_p3),12));
    zext_ln167_135_fu_8446_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_12_fu_8439_p3),13));
    zext_ln167_136_fu_11079_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_13_fu_11073_p3),9));
    zext_ln167_137_fu_11091_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_35_fu_11083_p3),12));
    zext_ln167_138_fu_11113_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_36_fu_11105_p3),13));
    zext_ln167_139_fu_8649_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_14_fu_8644_p3),13));
    zext_ln167_13_fu_9164_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_7_fu_9157_p3),12));
    zext_ln167_140_fu_11200_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_14_reg_17388),12));
    zext_ln167_141_fu_8861_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_37_fu_8854_p3),11));
    zext_ln167_142_fu_11213_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_38_fu_11206_p3),13));
    zext_ln167_143_fu_11233_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_14_reg_17388),11));
    zext_ln167_144_fu_11243_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_39_fu_11236_p3),12));
    zext_ln167_145_fu_11253_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln167_24_fu_11247_p2),13));
    zext_ln167_146_fu_11274_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_40_fu_11267_p3),13));
    zext_ln167_147_fu_11291_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_40_fu_11267_p3),12));
    zext_ln167_148_fu_11341_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_40_fu_11267_p3),10));
    zext_ln167_14_fu_9185_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_8_fu_9178_p3),13));
    zext_ln167_150_fu_13473_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_16_reg_17736),9));
    zext_ln167_151_fu_13490_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln167_101_fu_13483_p3),16));
    zext_ln167_152_fu_11393_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_17_reg_17563),13));
    zext_ln167_153_fu_11403_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_42_fu_11396_p3),13));
    zext_ln167_154_fu_11414_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_43_fu_11407_p3),13));
    zext_ln167_155_fu_11441_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_18_reg_17570),12));
    zext_ln167_156_fu_11451_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_44_fu_11444_p3),11));
    zext_ln167_157_fu_11482_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_18_reg_17570),9));
    zext_ln167_158_fu_11492_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_45_fu_11485_p3),13));
    zext_ln167_159_fu_11503_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_46_fu_11496_p3),13));
    zext_ln167_15_fu_9225_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln167_9_fu_9218_p3),13));
    zext_ln167_160_fu_11520_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_18_reg_17570),13));
    zext_ln167_161_fu_11523_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_44_fu_11444_p3),13));
    zext_ln167_162_fu_11551_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_47_fu_11544_p3),12));
    zext_ln167_163_fu_11582_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_47_fu_11544_p3),13));
    zext_ln167_164_fu_11593_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln167_107_fu_11586_p3),13));
    zext_ln167_165_fu_13075_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_48_fu_13067_p3),10));
    zext_ln167_166_fu_13663_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_3603),13));
    zext_ln167_167_fu_13667_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_3603),12));
    zext_ln167_168_fu_13679_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_49_fu_13671_p3),12));
    zext_ln167_169_fu_13689_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln167_25_fu_13683_p2),13));
    zext_ln167_16_fu_9267_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_s_fu_9260_p3),13));
    zext_ln167_170_fu_13701_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_105_fu_13693_p3),13));
    zext_ln167_171_fu_11615_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_20_fu_11608_p3),13));
    zext_ln167_172_fu_11627_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_50_fu_11619_p3),12));
    zext_ln167_173_fu_11639_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_51_fu_11631_p3),12));
    zext_ln167_174_fu_11680_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_3603),12));
    zext_ln167_175_fu_11684_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_3603),9));
    zext_ln167_176_fu_11696_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_52_fu_11688_p3),13));
    zext_ln167_177_fu_11708_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_53_fu_11700_p3),13));
    zext_ln167_178_fu_11747_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_54_fu_11739_p3),12));
    zext_ln167_179_fu_11751_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_52_fu_11688_p3),12));
    zext_ln167_17_fu_9301_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sf2_fu_9211_p3),13));
    zext_ln167_180_fu_8711_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_3603),13));
    zext_ln167_181_fu_13096_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_22_reg_17742),12));
    zext_ln167_182_fu_13099_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_22_reg_17742),11));
    zext_ln167_183_fu_13109_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_55_fu_13102_p3),12));
    zext_ln167_184_fu_13130_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_56_fu_13123_p3),13));
    zext_ln167_185_fu_13141_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_57_fu_13134_p3),13));
    zext_ln167_186_fu_13505_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln167_117_fu_13499_p3),13));
    zext_ln167_187_fu_13169_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_57_fu_13134_p3),11));
    zext_ln167_188_fu_13183_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_58_fu_13162_p3),12));
    zext_ln167_189_fu_13193_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln167_26_fu_13187_p2),13));
    zext_ln167_18_fu_7760_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln167_fu_7754_p2),64));
    zext_ln167_191_fu_11830_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_24_reg_17586),13));
    zext_ln167_192_fu_11833_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_24_reg_17586),9));
    zext_ln167_193_fu_11843_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_106_fu_11836_p3),13));
    zext_ln167_194_fu_11860_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_59_fu_11853_p3),12));
    zext_ln167_195_fu_11871_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_60_fu_11864_p3),12));
    zext_ln167_196_fu_11881_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln167_27_fu_11875_p2),13));
    zext_ln167_197_fu_11903_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_61_fu_11896_p3),11));
    zext_ln167_198_fu_11928_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_24_reg_17586),12));
    zext_ln167_199_fu_11941_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_61_fu_11896_p3),13));
    zext_ln167_19_fu_9312_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln167_14_fu_9305_p3),13));
    zext_ln167_1_fu_8204_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_reg_16446),13));
    zext_ln167_200_fu_11972_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_60_fu_11864_p3),10));
    zext_ln167_201_fu_11997_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_25_reg_17597),12));
    zext_ln167_202_fu_12014_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_107_fu_12007_p3),11));
    zext_ln167_203_fu_12025_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln167_132_fu_12018_p3),12));
    zext_ln167_204_fu_12035_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_25_reg_17597),13));
    zext_ln167_205_fu_12038_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(st_fu_12000_p3),12));
    zext_ln167_206_fu_12055_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_62_fu_12048_p3),13));
    zext_ln167_207_fu_12100_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln167_126_fu_12093_p3),13));
    zext_ln167_208_fu_12114_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_107_fu_12007_p3),12));
    zext_ln167_209_fu_12135_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_26_fu_12129_p3),13));
    zext_ln167_20_fu_9322_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_2_reg_16781),12));
    zext_ln167_210_fu_12147_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_64_fu_12139_p3),13));
    zext_ln167_211_fu_12159_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_65_fu_12151_p3),13));
    zext_ln167_212_fu_12185_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_27_fu_12180_p3),11));
    zext_ln167_213_fu_12197_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_66_fu_12189_p3),10));
    zext_ln167_214_fu_12219_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_67_fu_12211_p3),11));
    zext_ln167_215_fu_12229_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln167_28_fu_12223_p2),12));
    zext_ln167_216_fu_12252_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_68_fu_12244_p3),13));
    zext_ln167_217_fu_12270_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_69_fu_12262_p3),12));
    zext_ln167_218_fu_12274_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_66_fu_12189_p3),12));
    zext_ln167_219_fu_12284_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln167_29_fu_12278_p2),13));
    zext_ln167_21_fu_9325_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_2_reg_16781),9));
    zext_ln167_220_fu_8729_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_28_reg_17409),13));
    zext_ln167_221_fu_13255_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_14226_p3),15));
    zext_ln167_222_fu_13741_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_70_reg_17787),10));
    zext_ln167_223_fu_12505_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_71_fu_12498_p3),13));
    zext_ln167_224_fu_12509_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_70_fu_12349_p3),13));
    zext_ln167_225_fu_12779_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_72_fu_12771_p3),13));
    zext_ln167_226_fu_12791_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_73_fu_12783_p3),13));
    zext_ln167_228_fu_13894_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_74_fu_13887_p3),12));
    zext_ln167_22_fu_9335_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_4_fu_9328_p3),13));
    zext_ln167_23_fu_9346_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_97_fu_9339_p3),12));
    zext_ln167_24_fu_9364_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln167_17_fu_9357_p3),13));
    zext_ln167_25_fu_9378_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_2_reg_16781),11));
    zext_ln167_26_fu_9388_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_98_fu_9381_p3),11));
    zext_ln167_27_fu_9415_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln167_1_fu_9409_p2),13));
    zext_ln167_28_fu_8325_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_2_reg_16781),13));
    zext_ln167_29_fu_9439_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sf3_fu_9350_p3),13));
    zext_ln167_2_fu_9007_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_9000_p3),10));
    zext_ln167_30_fu_9449_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_98_fu_9381_p3),13));
    zext_ln167_31_fu_9469_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_4_fu_9328_p3),12));
    zext_ln167_32_fu_9522_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_3_reg_17499),12));
    zext_ln167_33_fu_9525_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_3_reg_17499),11));
    zext_ln167_34_fu_9528_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_3_reg_17499),10));
    zext_ln167_35_fu_7906_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln167_4_fu_7901_p2),64));
    zext_ln167_36_fu_9538_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_2_fu_9531_p3),11));
    zext_ln167_37_fu_9565_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_5_fu_9558_p3),12));
    zext_ln167_38_fu_9576_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_6_fu_9569_p3),12));
    zext_ln167_39_fu_9600_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_9_fu_9593_p3),13));
    zext_ln167_3_fu_9027_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_reg_16446),12));
    zext_ln167_40_fu_9625_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_6_fu_9569_p3),10));
    zext_ln167_41_fu_9646_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_2_fu_9531_p3),13));
    zext_ln167_42_fu_9667_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_3_reg_17499),13));
    zext_ln167_43_fu_9682_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln167_2_fu_9676_p2),13));
    zext_ln167_44_fu_9697_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_6_fu_9569_p3),11));
    zext_ln167_45_fu_13845_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln167_29_reg_17928),14));
    zext_ln167_46_fu_8341_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_4_reg_16907),13));
    zext_ln167_47_fu_9725_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_10_fu_9718_p3),13));
    zext_ln167_48_fu_9746_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_11_fu_9739_p3),12));
    zext_ln167_49_fu_9750_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_10_fu_9718_p3),12));
    zext_ln167_4_fu_9037_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_1_fu_9030_p3),11));
    zext_ln167_50_fu_9771_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_4_reg_16907),12));
    zext_ln167_51_fu_9780_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln167_5_fu_9774_p2),13));
    zext_ln167_52_fu_9806_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_99_fu_9799_p3),12));
    zext_ln167_53_fu_9824_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln167_34_fu_9817_p3),13));
    zext_ln167_54_fu_9849_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_11_fu_9739_p3),13));
    zext_ln167_55_fu_13443_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln167_37_fu_13437_p3),14));
    zext_ln167_56_fu_9870_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_5_reg_17421),9));
    zext_ln167_58_fu_9887_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_5_reg_17421),12));
    zext_ln167_59_fu_9897_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_101_fu_9890_p3),12));
    zext_ln167_5_fu_9079_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_reg_16446),14));
    zext_ln167_60_fu_9914_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_13_fu_9907_p3),11));
    zext_ln167_61_fu_8701_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_5_fu_8694_p3),13));
    zext_ln167_62_fu_9946_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_14_fu_9939_p3),13));
    zext_ln167_63_fu_9955_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_12_fu_9873_p3),13));
    zext_ln167_64_fu_9976_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_12_fu_9873_p3),10));
    zext_ln167_65_fu_9996_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_13_fu_9907_p3),13));
    zext_ln167_66_fu_10006_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_12_fu_9873_p3),12));
    zext_ln167_67_fu_12973_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_6_reg_16947),9));
    zext_ln167_68_fu_10085_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_6_reg_16947),12));
    zext_ln167_69_fu_10095_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_15_fu_10088_p3),13));
    zext_ln167_6_fu_9093_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_3_fu_9086_p3),13));
    zext_ln167_70_fu_10106_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_16_fu_10099_p3),13));
    zext_ln167_71_fu_10123_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_102_fu_10116_p3),12));
    zext_ln167_72_fu_8279_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_6_fu_8267_p3),13));
    zext_ln167_73_fu_10151_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_6_reg_16947),11));
    zext_ln167_74_fu_10154_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_16_fu_10099_p3),12));
    zext_ln167_75_fu_10204_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_17_fu_10197_p3),11));
    zext_ln167_76_fu_10214_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln167_6_fu_10208_p2),13));
    zext_ln167_77_fu_10246_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_17_fu_10197_p3),12));
    zext_ln167_78_fu_10257_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln167_56_fu_10250_p3),13));
    zext_ln167_79_fu_8468_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_7_reg_17232),13));
    zext_ln167_7_fu_9097_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_9000_p3),13));
    zext_ln167_81_fu_10266_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_7_reg_17232),11));
    zext_ln167_82_fu_10276_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_18_fu_10269_p3),12));
    zext_ln167_83_fu_10287_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_19_fu_10280_p3),12));
    zext_ln167_84_fu_10308_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_103_fu_10301_p3),13));
    zext_ln167_85_fu_10324_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_7_reg_17232),10));
    zext_ln167_86_fu_10327_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_19_fu_10280_p3),10));
    zext_ln167_87_fu_13460_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_19_reg_17681),11));
    zext_ln167_88_fu_10355_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_20_fu_10348_p3),11));
    zext_ln167_89_fu_13469_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln167_57_fu_13463_p3),13));
    zext_ln167_8_fu_9133_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln167_5_fu_9126_p3),16));
    zext_ln167_90_fu_10365_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_18_fu_10269_p3),13));
    zext_ln167_91_fu_10379_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln167_17_reg_17265),14));
    zext_ln167_92_fu_10403_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_19_fu_10280_p3),13));
    zext_ln167_93_fu_8824_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_8_fu_8817_p3),12));
    zext_ln167_94_fu_10420_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_8_reg_17511),9));
    zext_ln167_95_fu_10430_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_21_fu_10423_p3),12));
    zext_ln167_96_fu_10439_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln167_8_fu_10434_p2),13));
    zext_ln167_97_fu_10460_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_8_reg_17511),13));
    zext_ln167_98_fu_10493_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln167_22_fu_10486_p3),13));
    zext_ln167_99_fu_10511_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln167_73_fu_10504_p3),13));
    zext_ln167_9_fu_8517_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln149_1_reg_17016),13));
    zext_ln167_fu_7744_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(local_col_index_fu_7726_p2),64));
    zext_ln40_1_fu_4129_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln42_fu_4087_p3),64));
    zext_ln40_2_fu_4239_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln42_2_fu_4225_p3),64));
    zext_ln40_3_fu_4303_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln42_4_reg_14494),64));
    zext_ln40_4_fu_4386_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln42_6_reg_14510),64));
    zext_ln40_5_fu_4458_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln42_8_fu_4452_p3),64));
    zext_ln40_6_fu_4556_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln42_10_reg_14558),64));
    zext_ln40_7_fu_4601_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln42_12_reg_14584),64));
    zext_ln40_fu_3752_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(l1_write_col_offset),64));
    zext_ln71_fu_7504_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln71_reg_14269),16));
    zext_ln80_1_fu_4635_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_90_reg_14274),3));
    zext_ln80_2_fu_4753_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_fu_4746_p3),8));
    zext_ln80_3_fu_4757_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_fu_4746_p3),3));
    zext_ln80_fu_4632_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_90_reg_14274),8));
    zext_ln92_100_fu_6479_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_49_fu_6472_p3),15));
    zext_ln92_101_fu_6483_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_49_fu_6472_p3),12));
    zext_ln92_104_fu_6537_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_18_reg_15279),13));
    zext_ln92_105_fu_6547_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_50_fu_6540_p3),15));
    zext_ln92_106_fu_6564_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_51_fu_6557_p3),12));
    zext_ln92_107_fu_6591_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_88_fu_6584_p3),13));
    zext_ln92_108_fu_6973_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_reg_15389),14));
    zext_ln92_109_fu_6616_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_fu_6605_p8),11));
    zext_ln92_10_fu_5031_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_4_fu_5023_p3),13));
    zext_ln92_110_fu_6620_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_fu_6605_p8),15));
    zext_ln92_111_fu_6632_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_89_fu_6624_p3),11));
    zext_ln92_112_fu_6983_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_52_fu_6976_p3),15));
    zext_ln92_113_fu_6663_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_20_fu_6652_p8),13));
    zext_ln92_114_fu_6993_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_53_reg_15395),16));
    zext_ln92_115_fu_6683_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_54_fu_6675_p3),15));
    zext_ln92_116_fu_6693_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_53_fu_6667_p3),13));
    zext_ln92_117_fu_6711_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_55_fu_6703_p3),13));
    zext_ln92_119_fu_5826_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_56_fu_5818_p3),13));
    zext_ln92_11_fu_5053_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_5_fu_5045_p3),14));
    zext_ln92_120_fu_7402_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_57_reg_15297),15));
    zext_ln92_121_fu_5838_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_57_fu_5830_p3),13));
    zext_ln92_124_fu_7015_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_58_fu_7008_p3),12));
    zext_ln92_125_fu_6796_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_59_fu_6788_p3),15));
    zext_ln92_126_fu_7019_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_59_reg_15416),12));
    zext_ln92_127_fu_6806_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_reg_15312),13));
    zext_ln92_128_fu_7039_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_60_fu_7032_p3),13));
    zext_ln92_129_fu_7059_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_61_fu_7052_p3),15));
    zext_ln92_12_fu_5065_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_6_fu_5057_p3),12));
    zext_ln92_130_fu_5879_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_62_fu_5871_p3),12));
    zext_ln92_131_fu_6825_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_63_fu_6818_p3),13));
    zext_ln92_132_fu_7071_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_reg_15436),11));
    zext_ln92_133_fu_7074_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_reg_15436),13));
    zext_ln92_134_fu_7077_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_reg_15436),12));
    zext_ln92_135_fu_7087_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_91_fu_7080_p3),11));
    zext_ln92_136_fu_7108_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_64_fu_7101_p3),13));
    zext_ln92_137_fu_7134_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_92_fu_7127_p3),12));
    zext_ln92_138_fu_6869_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_fu_6858_p8),15));
    zext_ln92_139_fu_7148_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_reg_15447),12));
    zext_ln92_13_fu_5075_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_reg_14980),13));
    zext_ln92_140_fu_7158_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_65_fu_7151_p3),12));
    zext_ln92_141_fu_7179_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_66_fu_7172_p3),13));
    zext_ln92_142_fu_7186_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_29_reg_15325),13));
    zext_ln92_143_fu_7189_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_29_reg_15325),11));
    zext_ln92_144_fu_7837_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_67_reg_15499),15));
    zext_ln92_145_fu_7199_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_67_fu_7192_p3),11));
    zext_ln92_146_fu_6886_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_93_fu_6879_p3),13));
    zext_ln92_147_fu_6897_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_68_fu_6890_p3),13));
    zext_ln92_14_fu_5907_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_7_fu_5900_p3),14));
    zext_ln92_15_fu_5911_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_7_fu_5900_p3),12));
    zext_ln92_16_fu_4812_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_28_fu_4804_p3),13));
    zext_ln92_17_fu_5922_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_8_fu_5915_p3),12));
    zext_ln92_18_fu_4824_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_s_fu_4816_p3),13));
    zext_ln92_19_fu_5098_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_5087_p8),11));
    zext_ln92_1_fu_4916_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_4905_p8),12));
    zext_ln92_20_fu_5110_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_9_fu_5102_p3),13));
    zext_ln92_21_fu_5122_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_10_fu_5114_p3),12));
    zext_ln92_22_fu_5126_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_10_fu_5114_p3),13));
    zext_ln92_23_fu_5154_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_11_fu_5146_p3),13));
    zext_ln92_24_fu_5158_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_11_fu_5146_p3),11));
    zext_ln92_25_fu_5176_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_12_fu_5168_p3),12));
    zext_ln92_26_fu_5200_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_reg_14992),13));
    zext_ln92_27_fu_7068_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_reg_15436),16));
    zext_ln92_28_fu_5210_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_13_fu_5203_p3),12));
    zext_ln92_29_fu_5241_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_14_fu_5234_p3),13));
    zext_ln92_2_fu_4928_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_4920_p3),12));
    zext_ln92_30_fu_5252_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_15_fu_5245_p3),12));
    zext_ln92_31_fu_5256_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_15_fu_5245_p3),13));
    zext_ln92_33_fu_5280_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_reg_15000),12));
    zext_ln92_34_fu_5943_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_16_fu_5936_p3),13));
    zext_ln92_35_fu_5954_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_17_fu_5947_p3),13));
    zext_ln92_36_fu_5290_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_84_fu_5283_p3),12));
    zext_ln92_37_fu_5981_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_18_fu_5974_p3),14));
    zext_ln92_38_fu_5321_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_5310_p8),13));
    zext_ln92_39_fu_5995_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_19_fu_5988_p3),14));
    zext_ln92_3_fu_4940_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_1_fu_4932_p3),13));
    zext_ln92_40_fu_6011_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_20_fu_6004_p3),12));
    zext_ln92_41_fu_5325_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_reg_15086),12));
    zext_ln92_42_fu_5335_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_21_fu_5328_p3),12));
    zext_ln92_43_fu_5346_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_22_fu_5339_p3),12));
    zext_ln92_44_fu_5383_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_23_fu_5376_p3),13));
    zext_ln92_45_fu_5394_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_24_fu_5387_p3),12));
    zext_ln92_46_fu_5398_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_24_fu_5387_p3),13));
    zext_ln92_47_fu_6018_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_reg_15192),13));
    zext_ln92_48_fu_5457_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_25_fu_5449_p3),14));
    zext_ln92_49_fu_6021_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_25_reg_15198),12));
    zext_ln92_4_fu_7541_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln87_1_fu_7535_p2),64));
    zext_ln92_50_fu_6051_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_26_fu_6044_p3),14));
    zext_ln92_52_fu_6061_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_reg_15203),11));
    zext_ln92_53_fu_6071_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_27_fu_6064_p3),14));
    zext_ln92_54_fu_7381_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_28_reg_15344),14));
    zext_ln92_55_fu_6082_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_28_fu_6075_p3),11));
    zext_ln92_57_fu_5478_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_reg_15137),11));
    zext_ln92_58_fu_6096_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_reg_15137),15));
    zext_ln92_59_fu_5488_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_29_fu_5481_p3),12));
    zext_ln92_5_fu_4944_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_1_fu_4932_p3),12));
    zext_ln92_60_fu_5499_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_30_fu_5492_p3),12));
    zext_ln92_61_fu_5519_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln92_9_fu_5513_p2),14));
    zext_ln92_62_fu_5546_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_31_fu_5539_p3),11));
    zext_ln92_63_fu_6111_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_32_fu_6104_p3),14));
    zext_ln92_64_fu_6121_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_reg_15211),13));
    zext_ln92_65_fu_5571_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_fu_5560_p8),11));
    zext_ln92_66_fu_6131_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_33_fu_6124_p3),12));
    zext_ln92_67_fu_6155_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_34_reg_15217),14));
    zext_ln92_68_fu_5583_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_34_fu_5575_p3),11));
    zext_ln92_69_fu_6161_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_reg_15227),13));
    zext_ln92_6_fu_4966_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_2_fu_4958_p3),13));
    zext_ln92_70_fu_6164_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_reg_15227),12));
    zext_ln92_71_fu_6174_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_35_fu_6167_p3),13));
    zext_ln92_72_fu_6178_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_35_fu_6167_p3),12));
    zext_ln92_73_fu_6189_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_36_fu_6182_p3),13));
    zext_ln92_74_fu_6193_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_36_fu_6182_p3),12));
    zext_ln92_75_fu_6210_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_86_fu_6203_p3),13));
    zext_ln92_77_fu_5629_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_fu_5614_p8),15));
    zext_ln92_78_fu_5647_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_37_fu_5639_p3),13));
    zext_ln92_79_fu_5659_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_38_fu_5651_p3),13));
    zext_ln92_7_fu_5007_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_4996_p8),12));
    zext_ln92_80_fu_5681_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_39_fu_5673_p3),13));
    zext_ln92_81_fu_6241_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_40_fu_6234_p3),12));
    zext_ln92_82_fu_6252_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_41_fu_6245_p3),13));
    zext_ln92_83_fu_6256_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_41_fu_6245_p3),12));
    zext_ln92_84_fu_6277_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_42_fu_6270_p3),13));
    zext_ln92_85_fu_6281_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_42_fu_6270_p3),15));
    zext_ln92_86_fu_6298_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_43_fu_6291_p3),13));
    zext_ln92_87_fu_6322_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_reg_15249),13));
    zext_ln92_88_fu_6332_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_44_fu_6325_p3),12));
    zext_ln92_89_fu_6352_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln92_14_fu_6346_p2),13));
    zext_ln92_8_fu_4679_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln87_2_fu_4674_p2),64));
    zext_ln92_90_fu_6362_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln92_15_fu_6356_p2),15));
    zext_ln92_91_fu_6379_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_45_fu_6372_p3),12));
    zext_ln92_92_fu_6400_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_87_fu_6393_p3),13));
    zext_ln92_93_fu_5713_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_16_reg_15147),13));
    zext_ln92_94_fu_6420_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_16_reg_15147),12));
    zext_ln92_95_fu_5723_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_46_fu_5716_p3),12));
    zext_ln92_96_fu_5734_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_47_fu_5727_p3),12));
    zext_ln92_97_fu_6430_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_48_fu_6423_p3),11));
    zext_ln92_98_fu_6466_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_reg_15272),15));
    zext_ln92_99_fu_6469_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_reg_15272),13));
    zext_ln92_9_fu_5019_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_3_fu_5011_p3),13));
    zext_ln92_fu_7513_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln87_fu_7507_p2),64));
end behav;
