#include "multi_uart_tx.h"
#include <print.h>

#if UART_TX_CLOCK_DIVIDER/(2*UART_TX_OVERSAMPLE) > 255
    #error "UART TX Divider / oversample combination producers divider that is too large"
#endif

#ifdef UART_TX_USE_EXTERNAL_CLOCK
#define PORT_TS_INC (UART_TX_CLOCK_RATE_HZ/UART_TX_MAX_BAUD_RATE)
#else
#define PORT_TS_INC 1
#endif

extern s_multi_uart_tx_channel uart_tx_channel[UART_TX_CHAN_COUNT];

#define increment(a, inc)  { a = (a+inc); a *= !(a == UART_TX_BUF_SIZE); }

unsigned crc8_helper( unsigned &checksum, unsigned data, unsigned poly )
{
    return crc8shr(checksum, data, poly);
}

void multi_uart_tx_port_init( s_multi_uart_tx_ports &tx_ports, clock uart_clock )
{
    #ifndef UART_TX_USE_EXTERNAL_CLOCK
    if (UART_TX_CLOCK_DIVIDER > 1)
    {
        configure_clock_ref( uart_clock, UART_TX_CLOCK_DIVIDER/(2*UART_TX_OVERSAMPLE) );
    }
    #endif

    configure_out_port(	tx_ports.pUart, uart_clock, 0xFF);

    start_clock( uart_clock );
}

#pragma unsafe arrays
unsigned multi_uart_tx_buffer_get( int chan_id )
{
    unsigned word = 0;

    return word;
}

#pragma unsafe arrays
void run_multi_uart_tx( streaming chanend cUART, s_multi_uart_tx_ports &tx_ports, clock uart_clock )
{
    unsigned port_val; // TODO honour IDLE/STOP polarity
    unsigned short port_ts;
    unsigned idle_val = 0xFF;

    unsigned current_word[UART_TX_CHAN_COUNT];
    unsigned current_word_pos[UART_TX_CHAN_COUNT];
    unsigned tick_count[UART_TX_CHAN_COUNT];
    unsigned clocks_per_bit[UART_TX_CHAN_COUNT];

    multi_uart_tx_port_init( tx_ports, uart_clock );

    /* wait until release (post config) */
	cUART <: (char)MULTI_UART_GO;
	cUART :> int _;

	/* initialise data structures */
	for (int i = 0; i < UART_TX_CHAN_COUNT; i++)
	{
	    current_word[i] = 0;
	    current_word_pos[i] = 0; // disable channel
	    tick_count[i] = 0;
	    uart_tx_channel[i].wr_ptr = 0;
	    uart_tx_channel[i].rd_ptr = 0;
	    uart_tx_channel[i].nelements = 0;
	    clocks_per_bit[i] = uart_tx_channel[i].clocks_per_bit;

	    /* build idle value */
	    switch(uart_tx_channel[i].polarity_mode)
	    {
	        case start_0: idle_val |= (1<<i); break;
	        case start_1: idle_val &= ~(1<<i); break;
	        default: idle_val |= (1<<i); break;
	    }

	}

	port_val = idle_val;

	/* initialise port */
	tx_ports.pUart <: port_val @ port_ts;
	port_ts += 20;

	while (1)
	{
		    /* process the next bit on the ports */
		    #pragma xta endpoint "tx_bit_ep0"
		    tx_ports.pUart @ port_ts <: port_val;
		    port_ts += PORT_TS_INC;

		    /* calculate next port_val */
		    #pragma loop unroll UART_TX_CHAN_COUNT
		    for (int i = 0; i < UART_TX_CHAN_COUNT; i++)
		    {
		        #pragma xta label "update_loop"
		        tick_count[i]--;
		        /* active and counter tells us we need to send a bit */
		        if (tick_count[i] == 0 && current_word_pos[i])
		        {
		            port_val ^= (current_word[i] & 1) << i;
		            current_word[i] >>= 1;
		            current_word_pos[i] -= 1;
		            tick_count[i] = clocks_per_bit[i];
		        }

		        if ((current_word_pos[i] == 0) &&
		            (uart_tx_channel[i].rd_ptr != uart_tx_channel[i].wr_ptr)) // rd == wr => empty
		        {
		            int rd_ptr = uart_tx_channel[i].rd_ptr;
		            current_word[i] = uart_tx_channel[i].buf[rd_ptr];
		            rd_ptr++;
		            if (rd_ptr >= UART_TX_BUF_SIZE)
		                rd_ptr = 0;
		            uart_tx_channel[i].rd_ptr = rd_ptr;

		            current_word_pos[i] = uart_tx_channel[i].uart_word_len;
		            tick_count[i] = clocks_per_bit[i];
		        }
		    }

		    /* check for request to pause for reconfigure */
		    select
		    {
		        #pragma xta endpoint "tx_bit_ep1"
		        case cUART :> int v: // anything here will pause the TX thread

		            /* set port to IDLE */
		            port_val = 0xffffffff;
		            tx_ports.pUart <: port_val;

		            /* allow otherside to hold us while we wait */
		            cUART <: (char)MULTI_UART_GO;
		            cUART :> int _;

		            /* initialise data structures */
		            for (int i = 0; i < UART_TX_CHAN_COUNT; i++)
		            {
		                current_word[i] = 0;
		                current_word_pos[i] = 0; // disable channel
		                tick_count[i] = 0;
		                uart_tx_channel[i].wr_ptr = 0;
		                uart_tx_channel[i].rd_ptr = 0;
		                uart_tx_channel[i].nelements = 0;
		                clocks_per_bit[i] = uart_tx_channel[i].clocks_per_bit;
		            }

		            /* initialise port */
		            tx_ports.pUart <: port_val @ port_ts;
		            port_ts += 20;
		            break;
		        default:
		            break;
		    }
    }
}

/* do timing for loop - 4.34uS is 230400bps, 8.68uS for 115200bps */
#if 0
#pragma xta command "echo --------------------------------------------------"
#pragma xta command "analyze endpoints tx_bit_ep0 tx_bit_ep1"
#pragma xta command "set required - 8.68 us"
#pragma xta command "analyze function uart_tx_put_char"
#pragma xta command "print nodeinfo - -"
#pragma xta command "echo --------------------------------------------------"
#endif
