Fitter report for RV12LP
Sat Dec 01 16:50:04 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. I/O Bank Usage
 14. All Package Pins
 15. Output Pin Default Load For Reported TCO
 16. Fitter Resource Utilization by Entity
 17. Delay Chain Summary
 18. Pad To Core Delay Chain Fanout
 19. Control Signals
 20. Global & Other Fast Signals
 21. Non-Global High Fan-Out Signals
 22. Fitter RAM Summary
 23. Fitter DSP Block Usage Summary
 24. DSP Block Details
 25. Other Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. Fitter Device Options
 32. Operating Settings and Conditions
 33. Fitter Messages
 34. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Fitter Summary                                                                        ;
+------------------------------------+--------------------------------------------------+
; Fitter Status                      ; Successful - Sat Dec 01 16:50:04 2018            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; RV12LP                                           ;
; Top-level Entity Name              ; topo                                             ;
; Family                             ; Cyclone II                                       ;
; Device                             ; EP2C70F896C6                                     ;
; Timing Models                      ; Final                                            ;
; Total logic elements               ; 23,227 / 68,416 ( 34 % )                         ;
;     Total combinational functions  ; 22,591 / 68,416 ( 33 % )                         ;
;     Dedicated logic registers      ; 3,890 / 68,416 ( 6 % )                           ;
; Total registers                    ; 3890                                             ;
; Total pins                         ; 232 / 622 ( 37 % )                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 404,480 / 1,152,000 ( 35 % )                     ;
; Embedded Multiplier 9-bit elements ; 8 / 300 ( 3 % )                                  ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                    ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EP2C70F896C6                   ;                                ;
; Minimum Core Junction Temperature                                          ; 0                              ;                                ;
; Maximum Core Junction Temperature                                          ; 85                             ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; On                             ; On                             ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal                         ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.58        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  19.4%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 26919 ( 0.00 % )   ;
;     -- Achieved     ; 0 / 26919 ( 0.00 % )   ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 26916   ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 3       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/Documentos/UFMG/Matérias/ArqComp/final/output_files/RV12LP.pin.


+----------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                              ;
+---------------------------------------------+------------------------------+
; Resource                                    ; Usage                        ;
+---------------------------------------------+------------------------------+
; Total logic elements                        ; 23,227 / 68,416 ( 34 % )     ;
;     -- Combinational with no register       ; 19337                        ;
;     -- Register only                        ; 636                          ;
;     -- Combinational with a register        ; 3254                         ;
;                                             ;                              ;
; Logic element usage by number of LUT inputs ;                              ;
;     -- 4 input functions                    ; 11376                        ;
;     -- 3 input functions                    ; 7938                         ;
;     -- <=2 input functions                  ; 3277                         ;
;     -- Register only                        ; 636                          ;
;                                             ;                              ;
; Logic elements by mode                      ;                              ;
;     -- normal mode                          ; 17190                        ;
;     -- arithmetic mode                      ; 5401                         ;
;                                             ;                              ;
; Total registers*                            ; 3,890 / 70,234 ( 6 % )       ;
;     -- Dedicated logic registers            ; 3,890 / 68,416 ( 6 % )       ;
;     -- I/O registers                        ; 0 / 1,818 ( 0 % )            ;
;                                             ;                              ;
; Total LABs:  partially or completely used   ; 1,660 / 4,276 ( 39 % )       ;
; Virtual pins                                ; 0                            ;
; I/O pins                                    ; 232 / 622 ( 37 % )           ;
;     -- Clock pins                           ; 3 / 8 ( 38 % )               ;
;                                             ;                              ;
; Global signals                              ; 2                            ;
; M4Ks                                        ; 101 / 250 ( 40 % )           ;
; Total block memory bits                     ; 404,480 / 1,152,000 ( 35 % ) ;
; Total block memory implementation bits      ; 465,408 / 1,152,000 ( 40 % ) ;
; Embedded Multiplier 9-bit elements          ; 8 / 300 ( 3 % )              ;
; PLLs                                        ; 0 / 4 ( 0 % )                ;
; Global clocks                               ; 2 / 16 ( 13 % )              ;
; JTAGs                                       ; 0 / 1 ( 0 % )                ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                ;
; Average interconnect usage (total/H/V)      ; 25% / 24% / 26%              ;
; Peak interconnect usage (total/H/V)         ; 86% / 82% / 90%              ;
; Maximum fan-out                             ; 3991                         ;
; Highest non-global fan-out                  ; 789                          ;
; Total fan-out                               ; 94219                        ;
; Average fan-out                             ; 3.45                         ;
+---------------------------------------------+------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                           ;
+---------------------------------------------+------------------------+--------------------------------+
; Statistic                                   ; Top                    ; hard_block:auto_generated_inst ;
+---------------------------------------------+------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                    ; Low                            ;
;                                             ;                        ;                                ;
; Total logic elements                        ; 23227 / 68416 ( 34 % ) ; 0 / 68416 ( 0 % )              ;
;     -- Combinational with no register       ; 19337                  ; 0                              ;
;     -- Register only                        ; 636                    ; 0                              ;
;     -- Combinational with a register        ; 3254                   ; 0                              ;
;                                             ;                        ;                                ;
; Logic element usage by number of LUT inputs ;                        ;                                ;
;     -- 4 input functions                    ; 11376                  ; 0                              ;
;     -- 3 input functions                    ; 7938                   ; 0                              ;
;     -- <=2 input functions                  ; 3277                   ; 0                              ;
;     -- Register only                        ; 636                    ; 0                              ;
;                                             ;                        ;                                ;
; Logic elements by mode                      ;                        ;                                ;
;     -- normal mode                          ; 17190                  ; 0                              ;
;     -- arithmetic mode                      ; 5401                   ; 0                              ;
;                                             ;                        ;                                ;
; Total registers                             ; 3890                   ; 0                              ;
;     -- Dedicated logic registers            ; 3890 / 68416 ( 6 % )   ; 0 / 68416 ( 0 % )              ;
;                                             ;                        ;                                ;
; Total LABs:  partially or completely used   ; 1660 / 4276 ( 39 % )   ; 0 / 4276 ( 0 % )               ;
;                                             ;                        ;                                ;
; Virtual pins                                ; 0                      ; 0                              ;
; I/O pins                                    ; 232                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 8 / 300 ( 3 % )        ; 0 / 300 ( 0 % )                ;
; Total memory bits                           ; 404480                 ; 0                              ;
; Total RAM block bits                        ; 465408                 ; 0                              ;
; M4K                                         ; 101 / 250 ( 40 % )     ; 0 / 250 ( 0 % )                ;
; Clock control block                         ; 2 / 20 ( 10 % )        ; 0 / 20 ( 0 % )                 ;
;                                             ;                        ;                                ;
; Connections                                 ;                        ;                                ;
;     -- Input Connections                    ; 0                      ; 0                              ;
;     -- Registered Input Connections         ; 0                      ; 0                              ;
;     -- Output Connections                   ; 0                      ; 0                              ;
;     -- Registered Output Connections        ; 0                      ; 0                              ;
;                                             ;                        ;                                ;
; Internal Connections                        ;                        ;                                ;
;     -- Total Connections                    ; 94367                  ; 0                              ;
;     -- Registered Connections               ; 21141                  ; 0                              ;
;                                             ;                        ;                                ;
; External Connections                        ;                        ;                                ;
;     -- Top                                  ; 0                      ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                      ; 0                              ;
;                                             ;                        ;                                ;
; Partition Interface                         ;                        ;                                ;
;     -- Input Ports                          ; 198                    ; 0                              ;
;     -- Output Ports                         ; 34                     ; 0                              ;
;     -- Bidir Ports                          ; 0                      ; 0                              ;
;                                             ;                        ;                                ;
; Registered Ports                            ;                        ;                                ;
;     -- Registered Input Ports               ; 0                      ; 0                              ;
;     -- Registered Output Ports              ; 0                      ; 0                              ;
;                                             ;                        ;                                ;
; Port Connectivity                           ;                        ;                                ;
;     -- Input Ports driven by GND            ; 0                      ; 0                              ;
;     -- Output Ports driven by GND           ; 0                      ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                      ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                      ; 0                              ;
;     -- Input Ports with no Source           ; 0                      ; 0                              ;
;     -- Output Ports with no Source          ; 0                      ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                      ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                      ; 0                              ;
+---------------------------------------------+------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                     ;
+--------------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name                     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+--------------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; HCLK                     ; T2    ; 1        ; 0            ; 25           ; 2           ; 1                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; HRESETn                  ; T3    ; 1        ; 0            ; 25           ; 3           ; 5                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_addr[0]              ; H16   ; 4        ; 49           ; 51           ; 0           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_addr[10]             ; A19   ; 4        ; 58           ; 51           ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_addr[11]             ; A20   ; 4        ; 62           ; 51           ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_addr[12]             ; H13   ; 3        ; 29           ; 51           ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_addr[13]             ; AJ13  ; 8        ; 44           ; 0            ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_addr[14]             ; AF14  ; 8        ; 42           ; 0            ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_addr[15]             ; AC14  ; 8        ; 40           ; 0            ; 1           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_addr[1]              ; D10   ; 3        ; 22           ; 51           ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_addr[2]              ; B12   ; 3        ; 35           ; 51           ; 1           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_addr[3]              ; B17   ; 4        ; 56           ; 51           ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_addr[4]              ; A12   ; 3        ; 35           ; 51           ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_addr[5]              ; C19   ; 4        ; 65           ; 51           ; 3           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_addr[6]              ; AG17  ; 7        ; 56           ; 0            ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_addr[7]              ; C18   ; 4        ; 58           ; 51           ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_addr[8]              ; B18   ; 4        ; 58           ; 51           ; 3           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_addr[9]              ; D19   ; 4        ; 65           ; 51           ; 2           ; 8                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_dati[0]              ; F16   ; 4        ; 51           ; 51           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_dati[10]             ; C14   ; 3        ; 38           ; 51           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_dati[11]             ; F11   ; 3        ; 24           ; 51           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_dati[12]             ; P3    ; 2        ; 0            ; 31           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_dati[13]             ; AF15  ; 8        ; 42           ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_dati[14]             ; E11   ; 3        ; 24           ; 51           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_dati[15]             ; B14   ; 3        ; 42           ; 51           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_dati[16]             ; P23   ; 5        ; 95           ; 31           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_dati[17]             ; H11   ; 3        ; 20           ; 51           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_dati[18]             ; A17   ; 4        ; 56           ; 51           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_dati[19]             ; B20   ; 4        ; 62           ; 51           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_dati[1]              ; AH15  ; 8        ; 47           ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_dati[20]             ; B10   ; 3        ; 26           ; 51           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_dati[21]             ; H17   ; 4        ; 53           ; 51           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_dati[22]             ; A21   ; 4        ; 67           ; 51           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_dati[23]             ; C16   ; 4        ; 49           ; 51           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_dati[24]             ; P6    ; 2        ; 0            ; 31           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_dati[25]             ; AK14  ; 8        ; 44           ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_dati[26]             ; AJ14  ; 8        ; 47           ; 0            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_dati[27]             ; C13   ; 3        ; 40           ; 51           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_dati[28]             ; J13   ; 3        ; 33           ; 51           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_dati[29]             ; G18   ; 4        ; 60           ; 51           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_dati[2]              ; G17   ; 4        ; 53           ; 51           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_dati[30]             ; D18   ; 4        ; 60           ; 51           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_dati[31]             ; B19   ; 4        ; 58           ; 51           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_dati[3]              ; G16   ; 4        ; 51           ; 51           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_dati[4]              ; AH16  ; 7        ; 51           ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_dati[5]              ; AH13  ; 8        ; 44           ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_dati[6]              ; H18   ; 4        ; 65           ; 51           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_dati[7]              ; C17   ; 4        ; 51           ; 51           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_dati[8]              ; D15   ; 3        ; 42           ; 51           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_dati[9]              ; E17   ; 4        ; 56           ; 51           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_stall                ; E19   ; 4        ; 67           ; 51           ; 2           ; 75                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_strb                 ; AE15  ; 8        ; 42           ; 0            ; 0           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dbg_we                   ; T6    ; 1        ; 0            ; 24           ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; ext_int[0]               ; H23   ; 5        ; 95           ; 49           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; ext_int[1]               ; F18   ; 4        ; 60           ; 51           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; ext_int[2]               ; D7    ; 3        ; 11           ; 51           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; ext_int[3]               ; AH17  ; 7        ; 56           ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; ext_nmi                  ; F19   ; 4        ; 67           ; 51           ; 1           ; 83                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; ext_sint                 ; AG16  ; 7        ; 53           ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; ext_tint                 ; J18   ; 4        ; 65           ; 51           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[0][0]          ; AC5   ; 1        ; 0            ; 6            ; 0           ; 33                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[0][10]         ; AC3   ; 1        ; 0            ; 11           ; 0           ; 20                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[0][11]         ; AD1   ; 1        ; 0            ; 11           ; 2           ; 25                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[0][12]         ; AD2   ; 1        ; 0            ; 11           ; 3           ; 25                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[0][13]         ; AA6   ; 1        ; 0            ; 10           ; 3           ; 23                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[0][14]         ; AD3   ; 1        ; 0            ; 10           ; 0           ; 21                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[0][15]         ; Y9    ; 1        ; 0            ; 9            ; 0           ; 29                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[0][16]         ; Y10   ; 1        ; 0            ; 9            ; 1           ; 23                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[0][17]         ; AC6   ; 1        ; 0            ; 7            ; 3           ; 24                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[0][18]         ; AA7   ; 1        ; 0            ; 7            ; 0           ; 28                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[0][19]         ; AF2   ; 1        ; 0            ; 6            ; 2           ; 26                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[0][1]          ; AA5   ; 1        ; 0            ; 10           ; 2           ; 12                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[0][20]         ; AH2   ; 1        ; 0            ; 5            ; 3           ; 27                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[0][21]         ; AG2   ; 1        ; 0            ; 5            ; 0           ; 33                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[0][22]         ; AF1   ; 1        ; 0            ; 6            ; 1           ; 33                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[0][23]         ; AH1   ; 1        ; 0            ; 5            ; 2           ; 36                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[0][24]         ; AG8   ; 8        ; 9            ; 0            ; 0           ; 37                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[0][25]         ; AB6   ; 1        ; 0            ; 7            ; 1           ; 38                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[0][26]         ; AB5   ; 1        ; 0            ; 7            ; 2           ; 38                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[0][27]         ; Y8    ; 1        ; 0            ; 8            ; 1           ; 41                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[0][28]         ; Y7    ; 1        ; 0            ; 8            ; 0           ; 52                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[0][29]         ; AD4   ; 1        ; 0            ; 10           ; 1           ; 18                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[0][2]          ; AC1   ; 1        ; 0            ; 12           ; 2           ; 12                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[0][30]         ; AG23  ; 7        ; 82           ; 0            ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[0][31]         ; W23   ; 6        ; 95           ; 13           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[0][3]          ; AA4   ; 1        ; 0            ; 14           ; 1           ; 12                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[0][4]          ; W8    ; 1        ; 0            ; 13           ; 3           ; 12                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[0][5]          ; W6    ; 1        ; 0            ; 13           ; 2           ; 13                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[0][6]          ; W10   ; 1        ; 0            ; 13           ; 1           ; 14                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[0][7]          ; Y5    ; 1        ; 0            ; 12           ; 1           ; 20                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[0][8]          ; AA3   ; 1        ; 0            ; 14           ; 0           ; 22                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[0][9]          ; AC4   ; 1        ; 0            ; 11           ; 1           ; 20                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[1][0]          ; U7    ; 1        ; 0            ; 20           ; 1           ; 31                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[1][10]         ; Y3    ; 1        ; 0            ; 17           ; 2           ; 19                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[1][11]         ; AB2   ; 1        ; 0            ; 14           ; 3           ; 22                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[1][12]         ; V2    ; 1        ; 0            ; 19           ; 0           ; 24                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[1][13]         ; V3    ; 1        ; 0            ; 19           ; 1           ; 23                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[1][14]         ; U3    ; 1        ; 0            ; 20           ; 2           ; 19                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[1][15]         ; U4    ; 1        ; 0            ; 20           ; 3           ; 27                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[1][16]         ; U9    ; 1        ; 0            ; 21           ; 0           ; 23                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[1][17]         ; U6    ; 1        ; 0            ; 20           ; 0           ; 23                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[1][18]         ; U8    ; 1        ; 0            ; 21           ; 1           ; 28                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[1][19]         ; T9    ; 1        ; 0            ; 22           ; 0           ; 27                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[1][1]          ; V9    ; 1        ; 0            ; 16           ; 1           ; 11                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[1][20]         ; W1    ; 1        ; 0            ; 19           ; 2           ; 29                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[1][21]         ; W9    ; 1        ; 0            ; 13           ; 0           ; 32                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[1][22]         ; Y1    ; 1        ; 0            ; 17           ; 0           ; 32                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[1][23]         ; V10   ; 1        ; 0            ; 16           ; 0           ; 37                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[1][24]         ; AC15  ; 7        ; 49           ; 0            ; 0           ; 34                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[1][25]         ; AD15  ; 7        ; 49           ; 0            ; 1           ; 35                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[1][26]         ; AA1   ; 1        ; 0            ; 15           ; 1           ; 36                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[1][27]         ; Y4    ; 1        ; 0            ; 17           ; 3           ; 41                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[1][28]         ; V4    ; 1        ; 0            ; 18           ; 0           ; 41                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[1][29]         ; V7    ; 1        ; 0            ; 16           ; 3           ; 21                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[1][2]          ; W2    ; 1        ; 0            ; 19           ; 3           ; 11                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[1][30]         ; AD20  ; 7        ; 80           ; 0            ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[1][31]         ; L30   ; 5        ; 95           ; 34           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[1][3]          ; W5    ; 1        ; 0            ; 15           ; 0           ; 11                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[1][4]          ; Y2    ; 1        ; 0            ; 17           ; 1           ; 11                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[1][5]          ; AA2   ; 1        ; 0            ; 15           ; 2           ; 12                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[1][6]          ; W3    ; 1        ; 0            ; 18           ; 1           ; 13                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[1][7]          ; AB1   ; 1        ; 0            ; 14           ; 2           ; 19                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[1][8]          ; W4    ; 1        ; 0            ; 18           ; 2           ; 21                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[1][9]          ; V8    ; 1        ; 0            ; 16           ; 2           ; 19                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[2][0]          ; AC11  ; 8        ; 15           ; 0            ; 1           ; 36                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[2][10]         ; AG10  ; 8        ; 26           ; 0            ; 1           ; 19                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[2][11]         ; AK10  ; 8        ; 29           ; 0            ; 2           ; 25                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[2][12]         ; AF11  ; 8        ; 20           ; 0            ; 1           ; 24                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[2][13]         ; AD10  ; 8        ; 15           ; 0            ; 0           ; 22                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[2][14]         ; AH7   ; 8        ; 11           ; 0            ; 1           ; 20                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[2][15]         ; AK6   ; 8        ; 13           ; 0            ; 1           ; 27                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[2][16]         ; AF9   ; 8        ; 13           ; 0            ; 2           ; 22                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[2][17]         ; AJ6   ; 8        ; 13           ; 0            ; 0           ; 23                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[2][18]         ; AF8   ; 8        ; 11           ; 0            ; 2           ; 28                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[2][19]         ; AG7   ; 8        ; 11           ; 0            ; 0           ; 25                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[2][1]          ; AD12  ; 8        ; 24           ; 0            ; 0           ; 10                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[2][20]         ; AK5   ; 8        ; 9            ; 0            ; 2           ; 26                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[2][21]         ; AD9   ; 8        ; 15           ; 0            ; 2           ; 30                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[2][22]         ; AE11  ; 8        ; 20           ; 0            ; 0           ; 34                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[2][23]         ; AK7   ; 8        ; 18           ; 0            ; 2           ; 39                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[2][24]         ; AJ7   ; 8        ; 18           ; 0            ; 1           ; 37                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[2][25]         ; AF10  ; 8        ; 18           ; 0            ; 0           ; 34                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[2][26]         ; AJ9   ; 8        ; 29           ; 0            ; 3           ; 37                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[2][27]         ; AH9   ; 8        ; 24           ; 0            ; 3           ; 42                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[2][28]         ; AK8   ; 8        ; 22           ; 0            ; 1           ; 42                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[2][29]         ; AJ8   ; 8        ; 22           ; 0            ; 0           ; 20                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[2][2]          ; AH4   ; 8        ; 7            ; 0            ; 0           ; 10                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[2][30]         ; AK28  ; 7        ; 89           ; 0            ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[2][31]         ; G9    ; 3        ; 5            ; 51           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[2][3]          ; AF12  ; 8        ; 29           ; 0            ; 0           ; 10                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[2][4]          ; AJ10  ; 8        ; 29           ; 0            ; 1           ; 11                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[2][5]          ; AE12  ; 8        ; 24           ; 0            ; 1           ; 12                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[2][6]          ; AH10  ; 8        ; 26           ; 0            ; 2           ; 13                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[2][7]          ; AK9   ; 8        ; 26           ; 0            ; 0           ; 19                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[2][8]          ; AG9   ; 8        ; 24           ; 0            ; 2           ; 21                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_adr_i[2][9]          ; AJ5   ; 8        ; 9            ; 0            ; 1           ; 19                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_cfg_i[0].a[0]        ; T25   ; 6        ; 95           ; 26           ; 3           ; 95                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_cfg_i[0].a[1]        ; T24   ; 6        ; 95           ; 26           ; 2           ; 94                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_cfg_i[0].amo_type[0] ; E10   ; 3        ; 15           ; 51           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_cfg_i[0].amo_type[1] ; H26   ; 5        ; 95           ; 43           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_cfg_i[0].c           ; G6    ; 2        ; 0            ; 48           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_cfg_i[0].cc          ; D6    ; 3        ; 11           ; 51           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_cfg_i[0].m           ; AC13  ; 8        ; 33           ; 0            ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_cfg_i[0].mem_type[0] ; Y6    ; 1        ; 0            ; 9            ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_cfg_i[0].mem_type[1] ; AB12  ; 8        ; 31           ; 0            ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_cfg_i[0].r           ; AC2   ; 1        ; 0            ; 12           ; 3           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_cfg_i[0].ri          ; AF27  ; 6        ; 95           ; 3            ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_cfg_i[0].w           ; AB13  ; 8        ; 35           ; 0            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_cfg_i[0].wi          ; P24   ; 5        ; 95           ; 31           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_cfg_i[0].x           ; AF7   ; 8        ; 7            ; 0            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_cfg_i[1].a[0]        ; AD11  ; 8        ; 20           ; 0            ; 2           ; 65                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_cfg_i[1].a[1]        ; AC12  ; 8        ; 20           ; 0            ; 3           ; 72                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_cfg_i[1].amo_type[0] ; AH18  ; 7        ; 60           ; 0            ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_cfg_i[1].amo_type[1] ; P22   ; 5        ; 95           ; 33           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_cfg_i[1].c           ; C5    ; 3        ; 5            ; 51           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_cfg_i[1].cc          ; AJ18  ; 7        ; 60           ; 0            ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_cfg_i[1].m           ; AK12  ; 8        ; 38           ; 0            ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_cfg_i[1].mem_type[0] ; AD13  ; 8        ; 33           ; 0            ; 1           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_cfg_i[1].mem_type[1] ; W7    ; 1        ; 0            ; 12           ; 0           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_cfg_i[1].r           ; AG6   ; 8        ; 7            ; 0            ; 3           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_cfg_i[1].ri          ; AE17  ; 7        ; 58           ; 0            ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_cfg_i[1].w           ; AH12  ; 8        ; 35           ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_cfg_i[1].wi          ; AE29  ; 6        ; 95           ; 12           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_cfg_i[1].x           ; AG12  ; 8        ; 35           ; 0            ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_cfg_i[2].a[0]        ; AJ11  ; 8        ; 31           ; 0            ; 0           ; 65                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_cfg_i[2].a[1]        ; AK11  ; 8        ; 31           ; 0            ; 1           ; 68                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_cfg_i[2].amo_type[0] ; C30   ; 5        ; 95           ; 45           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_cfg_i[2].amo_type[1] ; J2    ; 2        ; 0            ; 36           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_cfg_i[2].c           ; E3    ; 2        ; 0            ; 46           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_cfg_i[2].cc          ; H29   ; 5        ; 95           ; 40           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_cfg_i[2].m           ; AJ12  ; 8        ; 38           ; 0            ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_cfg_i[2].mem_type[0] ; AE1   ; 1        ; 0            ; 8            ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_cfg_i[2].mem_type[1] ; AG14  ; 8        ; 40           ; 0            ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_cfg_i[2].r           ; AE2   ; 1        ; 0            ; 8            ; 3           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_cfg_i[2].ri          ; AH27  ; 7        ; 91           ; 0            ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_cfg_i[2].w           ; AE13  ; 8        ; 33           ; 0            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_cfg_i[2].wi          ; B28   ; 4        ; 89           ; 51           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; pma_cfg_i[2].x           ; AD14  ; 8        ; 38           ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
+--------------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                ;
+--------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; dbg_ack      ; AG13  ; 8        ; 40           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; dbg_bp       ; E13   ; 3        ; 33           ; 51           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; dbg_dato[0]  ; D14   ; 3        ; 40           ; 51           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; dbg_dato[10] ; A8    ; 3        ; 18           ; 51           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; dbg_dato[11] ; E14   ; 3        ; 40           ; 51           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; dbg_dato[12] ; A11   ; 3        ; 29           ; 51           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; dbg_dato[13] ; E12   ; 3        ; 26           ; 51           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; dbg_dato[14] ; C9    ; 3        ; 18           ; 51           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; dbg_dato[15] ; E15   ; 3        ; 44           ; 51           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; dbg_dato[16] ; B11   ; 3        ; 29           ; 51           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; dbg_dato[17] ; F12   ; 3        ; 26           ; 51           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; dbg_dato[18] ; G13   ; 3        ; 31           ; 51           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; dbg_dato[19] ; B13   ; 3        ; 38           ; 51           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; dbg_dato[1]  ; C10   ; 3        ; 20           ; 51           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; dbg_dato[20] ; H12   ; 3        ; 22           ; 51           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; dbg_dato[21] ; C12   ; 3        ; 31           ; 51           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; dbg_dato[22] ; G14   ; 3        ; 35           ; 51           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; dbg_dato[23] ; M10   ; 2        ; 0            ; 37           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; dbg_dato[24] ; B8    ; 3        ; 18           ; 51           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; dbg_dato[25] ; H14   ; 3        ; 38           ; 51           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; dbg_dato[26] ; C15   ; 3        ; 44           ; 51           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; dbg_dato[27] ; J12   ; 3        ; 20           ; 51           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; dbg_dato[28] ; F13   ; 3        ; 33           ; 51           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; dbg_dato[29] ; N10   ; 2        ; 0            ; 37           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; dbg_dato[2]  ; B15   ; 3        ; 44           ; 51           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; dbg_dato[30] ; A14   ; 3        ; 42           ; 51           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; dbg_dato[31] ; A10   ; 3        ; 26           ; 51           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; dbg_dato[3]  ; A9    ; 3        ; 24           ; 51           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; dbg_dato[4]  ; G12   ; 3        ; 22           ; 51           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; dbg_dato[5]  ; D17   ; 4        ; 53           ; 51           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; dbg_dato[6]  ; D13   ; 3        ; 29           ; 51           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; dbg_dato[7]  ; B9    ; 3        ; 24           ; 51           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; dbg_dato[8]  ; D12   ; 3        ; 31           ; 51           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; dbg_dato[9]  ; B16   ; 4        ; 49           ; 51           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
+--------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 65 / 85 ( 76 % ) ; 3.3V          ; --           ;
; 2        ; 9 / 79 ( 11 % )  ; 3.3V          ; --           ;
; 3        ; 47 / 72 ( 65 % ) ; 3.3V          ; --           ;
; 4        ; 29 / 74 ( 39 % ) ; 3.3V          ; --           ;
; 5        ; 8 / 85 ( 9 % )   ; 3.3V          ; --           ;
; 6        ; 6 / 81 ( 7 % )   ; 3.3V          ; --           ;
; 7        ; 13 / 74 ( 18 % ) ; 3.3V          ; --           ;
; 8        ; 58 / 72 ( 81 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ; 627        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A4       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A5       ; 619        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 615        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 612        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A8       ; 606        ; 3        ; dbg_dato[10]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 594        ; 3        ; dbg_dato[3]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 592        ; 3        ; dbg_dato[31]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 586        ; 3        ; dbg_dato[12]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 578        ; 3        ; dbg_addr[4]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A14      ; 569        ; 3        ; dbg_dato[30]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A16      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A17      ; 549        ; 4        ; dbg_dati[18]                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A18      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A19      ; 545        ; 4        ; dbg_addr[10]                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A20      ; 540        ; 4        ; dbg_addr[11]                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A21      ; 532        ; 4        ; dbg_dati[22]                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A22      ; 528        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A23      ; 518        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A24      ; 514        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A25      ; 510        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A26      ; 503        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A27      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A28      ; 497        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A29      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 120        ; 1        ; pma_adr_i[1][26]                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AA2      ; 121        ; 1        ; pma_adr_i[1][5]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AA3      ; 122        ; 1        ; pma_adr_i[0][8]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AA4      ; 123        ; 1        ; pma_adr_i[0][3]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AA5      ; 140        ; 1        ; pma_adr_i[0][1]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AA6      ; 141        ; 1        ; pma_adr_i[0][13]                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AA7      ; 149        ; 1        ; pma_adr_i[0][18]                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AA8      ; 161        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA9      ; 166        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA10     ; 167        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA11     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA12     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA13     ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AA14     ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AA15     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA16     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA17     ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AA18     ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AA19     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA20     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA21     ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA22     ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA23     ; 340        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA24     ; 339        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA25     ; 347        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA26     ; 356        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA27     ; 357        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA28     ; 369        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AA29     ; 376        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA30     ; 377        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB1      ; 124        ; 1        ; pma_adr_i[1][7]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AB2      ; 125        ; 1        ; pma_adr_i[1][11]                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AB3      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB4      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB5      ; 151        ; 1        ; pma_adr_i[0][26]                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AB6      ; 150        ; 1        ; pma_adr_i[0][25]                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AB7      ; 168        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB8      ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB9      ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AB10     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB11     ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB12     ; 218        ; 8        ; pma_cfg_i[0].mem_type[1]                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB13     ; 224        ; 8        ; pma_cfg_i[0].w                           ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB14     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB15     ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB16     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB17     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB18     ; 279        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB19     ; 280        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB20     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB21     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; VCCD_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AB23     ; 318        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB24     ; 323        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB25     ; 341        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB26     ; 342        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB27     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB28     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB29     ; 371        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB30     ; 372        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC1      ; 132        ; 1        ; pma_adr_i[0][2]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AC2      ; 133        ; 1        ; pma_cfg_i[0].r                           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AC3      ; 134        ; 1        ; pma_adr_i[0][10]                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AC4      ; 135        ; 1        ; pma_adr_i[0][9]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AC5      ; 153        ; 1        ; pma_adr_i[0][0]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AC6      ; 152        ; 1        ; pma_adr_i[0][17]                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AC7      ; 169        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC8      ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC9      ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AC10     ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC11     ; 196        ; 8        ; pma_adr_i[2][0]                          ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AC12     ; 201        ; 8        ; pma_cfg_i[1].a[1]                        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AC13     ; 223        ; 8        ; pma_cfg_i[0].m                           ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AC14     ; 231        ; 8        ; dbg_addr[15]                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AC15     ; 245        ; 7        ; pma_adr_i[1][24]                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AC16     ; 250        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC17     ; 259        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC18     ; 272        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC19     ; 282        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC20     ; 293        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC21     ; 307        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC22     ;            ;          ; VCCA_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AC23     ; 321        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC24     ; 322        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC25     ; 328        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC26     ; 329        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC27     ; 350        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC28     ; 351        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC29     ; 365        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC30     ; 366        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD1      ; 136        ; 1        ; pma_adr_i[0][11]                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AD2      ; 137        ; 1        ; pma_adr_i[0][12]                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AD3      ; 138        ; 1        ; pma_adr_i[0][14]                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AD4      ; 139        ; 1        ; pma_adr_i[0][29]                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AD5      ; 160        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AD6      ; 170        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD7      ; 171        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD8      ; 180        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD9      ; 195        ; 8        ; pma_adr_i[2][21]                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AD10     ; 197        ; 8        ; pma_adr_i[2][13]                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AD11     ; 202        ; 8        ; pma_cfg_i[1].a[0]                        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AD12     ; 210        ; 8        ; pma_adr_i[2][1]                          ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AD13     ; 222        ; 8        ; pma_cfg_i[1].mem_type[0]                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AD14     ; 229        ; 8        ; pma_cfg_i[2].x                           ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AD15     ; 244        ; 7        ; pma_adr_i[1][25]                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AD16     ; 249        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD17     ; 258        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD18     ; 271        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD19     ; 281        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD20     ; 294        ; 7        ; pma_adr_i[1][30]                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AD21     ; 306        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD22     ; 301        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AD23     ;            ;          ; GNDA_PLL4                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD24     ; 319        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD25     ; 320        ; 6        ; ~LVDS195p/nCEO~                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AD26     ; 326        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD27     ; 327        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AD28     ; 338        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AD29     ; 354        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD30     ; 355        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE1      ; 147        ; 1        ; pma_cfg_i[2].mem_type[0]                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AE2      ; 148        ; 1        ; pma_cfg_i[2].r                           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AE3      ; 162        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE4      ; 163        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE5      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AE6      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AE7      ; 173        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE8      ; 172        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE9      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AE10     ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AE11     ; 204        ; 8        ; pma_adr_i[2][22]                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AE12     ; 209        ; 8        ; pma_adr_i[2][5]                          ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AE13     ; 221        ; 8        ; pma_cfg_i[2].w                           ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AE14     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AE15     ; 235        ; 8        ; dbg_strb                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AE16     ; 248        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE17     ; 255        ; 7        ; pma_cfg_i[1].ri                          ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AE18     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AE19     ; 284        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE20     ; 290        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE21     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AE22     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AE23     ; 316        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE24     ; 317        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE25     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AE26     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AE27     ; 336        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE28     ; 337        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE29     ; 352        ; 6        ; pma_cfg_i[1].wi                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AE30     ; 353        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AF1      ; 154        ; 1        ; pma_adr_i[0][22]                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AF2      ; 155        ; 1        ; pma_adr_i[0][19]                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AF3      ; 164        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AF4      ; 165        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AF5      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF6      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF7      ; 183        ; 8        ; pma_cfg_i[0].x                           ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AF8      ; 189        ; 8        ; pma_adr_i[2][18]                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AF9      ; 192        ; 8        ; pma_adr_i[2][16]                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AF10     ; 200        ; 8        ; pma_adr_i[2][25]                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AF11     ; 203        ; 8        ; pma_adr_i[2][12]                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AF12     ; 217        ; 8        ; pma_adr_i[2][3]                          ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AF13     ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF14     ; 233        ; 8        ; dbg_addr[14]                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AF15     ; 234        ; 8        ; dbg_dati[13]                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AF16     ; 252        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF17     ; 264        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AF18     ; 269        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF19     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF20     ; 276        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF21     ; 289        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF22     ; 298        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF23     ; 310        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF24     ; 311        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF25     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF26     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF27     ; 324        ; 6        ; pma_cfg_i[0].ri                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AF28     ; 325        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AF29     ; 343        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AF30     ; 344        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AG1      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AG2      ; 156        ; 1        ; pma_adr_i[0][21]                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AG3      ; 157        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AG4      ; 174        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AG5      ; 175        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AG6      ; 182        ; 8        ; pma_cfg_i[1].r                           ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AG7      ; 191        ; 8        ; pma_adr_i[2][19]                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AG8      ; 188        ; 8        ; pma_adr_i[0][24]                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AG9      ; 208        ; 8        ; pma_adr_i[2][8]                          ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AG10     ; 212        ; 8        ; pma_adr_i[2][10]                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AG11     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG12     ; 226        ; 8        ; pma_cfg_i[1].x                           ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AG13     ; 230        ; 8        ; dbg_ack                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AG14     ; 232        ; 8        ; pma_cfg_i[2].mem_type[1]                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AG15     ; 242        ; 8        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG16     ; 251        ; 7        ; ext_sint                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AG17     ; 254        ; 7        ; dbg_addr[6]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AG18     ; 270        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AG19     ; 268        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AG20     ; 275        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AG21     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG22     ; 292        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AG23     ; 297        ; 7        ; pma_adr_i[0][30]                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AG24     ; 303        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AG25     ; 304        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AG26     ; 315        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AG27     ; 314        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AG28     ; 331        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AG29     ; 330        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AG30     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH1      ; 158        ; 1        ; pma_adr_i[0][23]                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AH2      ; 159        ; 1        ; pma_adr_i[0][20]                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AH3      ; 177        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AH4      ; 185        ; 8        ; pma_adr_i[2][2]                          ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AH5      ; 181        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH6      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AH7      ; 190        ; 8        ; pma_adr_i[2][14]                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AH8      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH9      ; 207        ; 8        ; pma_adr_i[2][27]                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AH10     ; 211        ; 8        ; pma_adr_i[2][6]                          ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AH11     ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH12     ; 225        ; 8        ; pma_cfg_i[1].w                           ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AH13     ; 237        ; 8        ; dbg_dati[5]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AH14     ; 243        ; 8        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH15     ; 241        ; 8        ; dbg_dati[1]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AH16     ; 247        ; 7        ; dbg_dati[4]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AH17     ; 253        ; 7        ; ext_int[3]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AH18     ; 261        ; 7        ; pma_cfg_i[1].amo_type[0]                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AH19     ; 267        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AH20     ; 283        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH21     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH22     ; 291        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AH23     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH24     ; 302        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AH25     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AH26     ; 305        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AH27     ; 313        ; 7        ; pma_cfg_i[2].ri                          ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AH28     ; 333        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AH29     ; 332        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AH30     ; 334        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AJ1      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AJ2      ; 176        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AJ3      ; 179        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AJ4      ; 184        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AJ5      ; 187        ; 8        ; pma_adr_i[2][9]                          ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AJ6      ; 194        ; 8        ; pma_adr_i[2][17]                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AJ7      ; 199        ; 8        ; pma_adr_i[2][24]                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AJ8      ; 206        ; 8        ; pma_adr_i[2][29]                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AJ9      ; 214        ; 8        ; pma_adr_i[2][26]                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AJ10     ; 216        ; 8        ; pma_adr_i[2][4]                          ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AJ11     ; 220        ; 8        ; pma_cfg_i[2].a[0]                        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AJ12     ; 228        ; 8        ; pma_cfg_i[2].m                           ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AJ13     ; 236        ; 8        ; dbg_addr[13]                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AJ14     ; 239        ; 8        ; dbg_dati[26]                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AJ15     ; 240        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AJ16     ; 246        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AJ17     ; 257        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AJ18     ; 260        ; 7        ; pma_cfg_i[1].cc                          ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AJ19     ; 263        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AJ20     ; 266        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AJ21     ; 274        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AJ22     ; 278        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AJ23     ; 286        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AJ24     ; 288        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AJ25     ; 296        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AJ26     ; 300        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AJ27     ; 312        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AJ28     ; 309        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AJ29     ; 335        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AJ30     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AK2      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AK3      ; 178        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AK4      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AK5      ; 186        ; 8        ; pma_adr_i[2][20]                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AK6      ; 193        ; 8        ; pma_adr_i[2][15]                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AK7      ; 198        ; 8        ; pma_adr_i[2][23]                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AK8      ; 205        ; 8        ; pma_adr_i[2][28]                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AK9      ; 213        ; 8        ; pma_adr_i[2][7]                          ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AK10     ; 215        ; 8        ; pma_adr_i[2][11]                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AK11     ; 219        ; 8        ; pma_cfg_i[2].a[1]                        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AK12     ; 227        ; 8        ; pma_cfg_i[1].m                           ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AK13     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AK14     ; 238        ; 8        ; dbg_dati[25]                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AK15     ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AK16     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AK17     ; 256        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AK18     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AK19     ; 262        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AK20     ; 265        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AK21     ; 273        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AK22     ; 277        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AK23     ; 285        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AK24     ; 287        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AK25     ; 295        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AK26     ; 299        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AK27     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AK28     ; 308        ; 7        ; pma_adr_i[2][30]                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AK29     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B2       ; 14         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B3       ; 626        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B4       ; 621        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 618        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 614        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 611        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B8       ; 605        ; 3        ; dbg_dato[24]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B9       ; 593        ; 3        ; dbg_dato[7]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 591        ; 3        ; dbg_dati[20]                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 585        ; 3        ; dbg_dato[16]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ; 577        ; 3        ; dbg_addr[2]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ; 573        ; 3        ; dbg_dato[19]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B14      ; 568        ; 3        ; dbg_dati[15]                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B15      ; 565        ; 3        ; dbg_dato[2]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B16      ; 559        ; 4        ; dbg_dato[9]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B17      ; 548        ; 4        ; dbg_addr[3]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B18      ; 547        ; 4        ; dbg_addr[8]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B19      ; 544        ; 4        ; dbg_dati[31]                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B20      ; 539        ; 4        ; dbg_dati[19]                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B21      ; 531        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B22      ; 527        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B23      ; 517        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B24      ; 513        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B25      ; 509        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B26      ; 502        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B27      ; 499        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B28      ; 496        ; 4        ; pma_cfg_i[2].wi                          ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B29      ; 493        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B30      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C1       ; 16         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C2       ; 17         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 15         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C4       ; 620        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C5       ; 624        ; 3        ; pma_cfg_i[1].c                           ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C6       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C7       ; 613        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C8       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C9       ; 603        ; 3        ; dbg_dato[14]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C10      ; 600        ; 3        ; dbg_dato[1]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C11      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C12      ; 584        ; 3        ; dbg_dato[21]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C13      ; 572        ; 3        ; dbg_dati[27]                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C14      ; 575        ; 3        ; dbg_dati[10]                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C15      ; 564        ; 3        ; dbg_dato[26]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C16      ; 558        ; 4        ; dbg_dati[23]                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C17      ; 554        ; 4        ; dbg_dati[7]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C18      ; 546        ; 4        ; dbg_addr[7]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C19      ; 538        ; 4        ; dbg_addr[5]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C20      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C21      ; 522        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C22      ; 520        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C23      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C24      ; 516        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C25      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C26      ; 504        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C27      ; 498        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C28      ; 492        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C29      ; 473        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C30      ; 472        ; 5        ; pma_cfg_i[2].amo_type[0]                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; D1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D2       ; 18         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D3       ; 19         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D4       ; 633        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D5       ; 632        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D6       ; 617        ; 3        ; pma_cfg_i[0].cc                          ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D7       ; 616        ; 3        ; ext_int[2]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D8       ; 608        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ; 604        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D10      ; 599        ; 3        ; dbg_addr[1]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D12      ; 583        ; 3        ; dbg_dato[8]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D13      ; 588        ; 3        ; dbg_dato[6]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D14      ; 571        ; 3        ; dbg_dato[0]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D15      ; 567        ; 3        ; dbg_dati[8]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D16      ; 561        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D17      ; 553        ; 4        ; dbg_dato[5]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D18      ; 541        ; 4        ; dbg_dati[30]                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D19      ; 537        ; 4        ; dbg_addr[9]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D21      ; 526        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D22      ; 519        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D23      ; 515        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D24      ; 508        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D25      ; 507        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D26      ; 494        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D27      ; 495        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D28      ; 475        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D29      ; 474        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D30      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E1       ; 37         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E2       ; 38         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E3       ; 12         ; 2        ; pma_cfg_i[2].c                           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E4       ; 13         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E7       ; 630        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E8       ; 628        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E9       ; 609        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E10      ; 607        ; 3        ; pma_cfg_i[0].amo_type[0]                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ; 596        ; 3        ; dbg_dati[14]                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E12      ; 589        ; 3        ; dbg_dato[13]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E13      ; 579        ; 3        ; dbg_bp                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E14      ; 570        ; 3        ; dbg_dato[11]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E15      ; 566        ; 3        ; dbg_dato[15]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E16      ; 560        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E17      ; 550        ; 4        ; dbg_dati[9]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E18      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E19      ; 534        ; 4        ; dbg_stall                                ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E20      ; 530        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E21      ; 525        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E22      ; 506        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E23      ; 505        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E24      ; 490        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E25      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E27      ; 478        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E28      ; 477        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E29      ; 470        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E30      ; 471        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 39         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F2       ; 40         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ; 6          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F4       ; 7          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F5       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ; 631        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F8       ; 629        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F10      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F11      ; 595        ; 3        ; dbg_dati[11]                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F12      ; 590        ; 3        ; dbg_dato[17]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F13      ; 580        ; 3        ; dbg_dato[28]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F15      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F16      ; 556        ; 4        ; dbg_dati[0]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F18      ; 543        ; 4        ; ext_int[1]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F19      ; 533        ; 4        ; ext_nmi                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F20      ; 529        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F21      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F23      ; 488        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F24      ; 491        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F25      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F26      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F27      ; 476        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F28      ; 481        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F29      ; 463        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F30      ; 464        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ; 41         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G2       ; 42         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G3       ; 10         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G4       ; 11         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G5       ; 4          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G6       ; 5          ; 2        ; pma_cfg_i[0].c                           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G7       ; 0          ; 2        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; G8       ;            ;          ; GNDA_PLL3                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G9       ; 625        ; 3        ; pma_adr_i[2][31]                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ; 623        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G11      ; 610        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G12      ; 597        ; 3        ; dbg_dato[4]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G13      ; 582        ; 3        ; dbg_dato[18]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G14      ; 576        ; 3        ; dbg_dato[22]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G15      ; 562        ; 3        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G16      ; 555        ; 4        ; dbg_dati[3]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G17      ; 551        ; 4        ; dbg_dati[2]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G18      ; 542        ; 4        ; dbg_dati[29]                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G19      ; 521        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G20      ; 511        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G21      ; 500        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G22      ; 489        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G23      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G24      ; 486        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G25      ; 482        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G26      ; 483        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G27      ; 468        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G28      ; 469        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G29      ; 458        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G30      ; 459        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H1       ; 43         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H2       ; 44         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H3       ; 20         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H4       ; 21         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H5       ; 8          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H6       ; 9          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H7       ; 2          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H8       ; 3          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H9       ;            ;          ; VCCA_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H10      ; 622        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H11      ; 602        ; 3        ; dbg_dati[17]                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H12      ; 598        ; 3        ; dbg_dato[20]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H13      ; 587        ; 3        ; dbg_addr[12]                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H14      ; 574        ; 3        ; dbg_dato[25]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H15      ; 563        ; 3        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; H16      ; 557        ; 4        ; dbg_addr[0]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H17      ; 552        ; 4        ; dbg_dati[21]                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H18      ; 535        ; 4        ; dbg_dati[6]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H19      ; 524        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H20      ; 512        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H21      ; 501        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H22      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H23      ; 487        ; 5        ; ext_int[0]                               ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H24      ; 485        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H25      ; 484        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H26      ; 465        ; 5        ; pma_cfg_i[0].amo_type[1]                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H27      ; 466        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H28      ; 467        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H29      ; 453        ; 5        ; pma_cfg_i[2].cc                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H30      ; 454        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J1       ; 51         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J2       ; 52         ; 2        ; pma_cfg_i[2].amo_type[1]                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J3       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 24         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J6       ; 23         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J7       ; 22         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J8       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; VCCD_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J12      ; 601        ; 3        ; dbg_dato[27]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; J13      ; 581        ; 3        ; dbg_dati[28]                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; J14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J15      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J16      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J18      ; 536        ; 4        ; ext_tint                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; J19      ; 523        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J20      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J21      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J22      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J23      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J24      ; 480        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J25      ; 479        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J26      ; 460        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J27      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J28      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J29      ; 439        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J30      ; 440        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 56         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K2       ; 57         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K3       ; 45         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K4       ; 46         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K5       ; 32         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K6       ; 31         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K7       ; 26         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K8       ; 25         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K9       ; 1          ; 2        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; K10      ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K22      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K23      ; 455        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K24      ; 461        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K25      ; 462        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K26      ; 452        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K27      ; 445        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K28      ; 446        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K29      ; 433        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K30      ; 434        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ; 60         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L2       ; 61         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L3       ; 54         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L4       ; 55         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L5       ; 34         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L6       ; 33         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L7       ; 28         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L8       ; 27         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L9       ; 30         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L10      ; 29         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L11      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L20      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L21      ; 451        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L22      ; 450        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L23      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L24      ; 456        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L25      ; 457        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L26      ; 449        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L27      ; 436        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L28      ; 435        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L29      ; 431        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L30      ; 432        ; 5        ; pma_adr_i[1][31]                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 64         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M2       ; 65         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M3       ; 66         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M4       ; 67         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M5       ; 53         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M6       ; 49         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M7       ; 50         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M8       ; 36         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M9       ; 35         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M10      ; 48         ; 2        ; dbg_dato[23]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M19      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M21      ; 441        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M22      ; 442        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M23      ; 443        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M24      ; 448        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M25      ; 447        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M26      ; 437        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M27      ; 438        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M28      ; 430        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M29      ; 425        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M30      ; 426        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N2       ; 68         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N3       ; 69         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N4       ; 71         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N5       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 59         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N8       ; 58         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N9       ; 63         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N10      ; 47         ; 2        ; dbg_dato[29]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N20      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N21      ; 429        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N22      ; 428        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N23      ; 444        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N24      ; 424        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N25      ; 423        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N27      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N28      ; 421        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N29      ; 422        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N30      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P1       ; 75         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P2       ; 76         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P3       ; 73         ; 2        ; dbg_dati[12]                             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P4       ; 74         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P5       ; 78         ; 2        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 72         ; 2        ; dbg_dati[24]                             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P7       ; 70         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P8       ; 77         ; 2        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ; 62         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P21      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P22      ; 427        ; 5        ; pma_cfg_i[1].amo_type[1]                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P23      ; 420        ; 5        ; dbg_dati[16]                             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P24      ; 419        ; 5        ; pma_cfg_i[0].wi                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P25      ; 418        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P26      ; 417        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P27      ; 416        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P28      ; 415        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P29      ; 413        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P30      ; 414        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R2       ; 84         ; 2        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R3       ; 85         ; 2        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R4       ; 80         ; 2        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; R5       ; 86         ; 2        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R6       ; 83         ; 2        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R7       ; 79         ; 2        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; R8       ; 82         ; 2        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; R9       ; 81         ; 2        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R10      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R18      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R19      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R21      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R22      ; 411        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R23      ; 410        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R24      ; 407        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R25      ; 412        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R26      ; 408        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R27      ; 409        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R28      ; 403        ; 5        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R29      ; 404        ; 5        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R30      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T1       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 87         ; 1        ; HCLK                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T3       ; 88         ; 1        ; HRESETn                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T4       ; 91         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T5       ; 92         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T6       ; 89         ; 1        ; dbg_we                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T7       ; 90         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T8       ; 97         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T9       ; 96         ; 1        ; pma_adr_i[1][19]                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T10      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T19      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T22      ; 406        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T23      ; 405        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T24      ; 402        ; 6        ; pma_cfg_i[0].a[1]                        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T25      ; 401        ; 6        ; pma_cfg_i[0].a[0]                        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T26      ; 400        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T27      ; 399        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T28      ; 397        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T29      ; 398        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T30      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; U1       ; 93         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U2       ; 94         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U3       ; 102        ; 1        ; pma_adr_i[1][14]                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U4       ; 103        ; 1        ; pma_adr_i[1][15]                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U5       ; 95         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U6       ; 100        ; 1        ; pma_adr_i[1][17]                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U7       ; 101        ; 1        ; pma_adr_i[1][0]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U8       ; 99         ; 1        ; pma_adr_i[1][18]                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U9       ; 98         ; 1        ; pma_adr_i[1][16]                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U19      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U20      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U21      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U22      ; 396        ; 6        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; U23      ; 390        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U24      ; 389        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U25      ; 388        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U26      ; 393        ; 6        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; U27      ; 394        ; 6        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; U28      ; 395        ; 6        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; U29      ; 391        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U30      ; 392        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V2       ; 104        ; 1        ; pma_adr_i[1][12]                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; V3       ; 105        ; 1        ; pma_adr_i[1][13]                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; V4       ; 108        ; 1        ; pma_adr_i[1][28]                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; V5       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V6       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V7       ; 118        ; 1        ; pma_adr_i[1][29]                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; V8       ; 117        ; 1        ; pma_adr_i[1][9]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; V9       ; 116        ; 1        ; pma_adr_i[1][1]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; V10      ; 115        ; 1        ; pma_adr_i[1][23]                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; V11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V21      ; 373        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V22      ; 370        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V23      ; 382        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V24      ; 368        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V25      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V26      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V27      ; 387        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; V28      ; 385        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V29      ; 386        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V30      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W1       ; 106        ; 1        ; pma_adr_i[1][20]                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; W2       ; 107        ; 1        ; pma_adr_i[1][2]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; W3       ; 109        ; 1        ; pma_adr_i[1][6]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; W4       ; 110        ; 1        ; pma_adr_i[1][8]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; W5       ; 119        ; 1        ; pma_adr_i[1][3]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; W6       ; 128        ; 1        ; pma_adr_i[0][5]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; W7       ; 130        ; 1        ; pma_cfg_i[1].mem_type[1]                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; W8       ; 129        ; 1        ; pma_adr_i[0][4]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; W9       ; 126        ; 1        ; pma_adr_i[1][21]                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; W10      ; 127        ; 1        ; pma_adr_i[0][6]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; W11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W21      ; 364        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W22      ; 363        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W23      ; 358        ; 6        ; pma_adr_i[0][31]                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; W24      ; 359        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W25      ; 367        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W26      ; 362        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W27      ; 378        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W28      ; 379        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W29      ; 383        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W30      ; 384        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y1       ; 111        ; 1        ; pma_adr_i[1][22]                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y2       ; 112        ; 1        ; pma_adr_i[1][4]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y3       ; 113        ; 1        ; pma_adr_i[1][10]                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y4       ; 114        ; 1        ; pma_adr_i[1][27]                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y5       ; 131        ; 1        ; pma_adr_i[0][7]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y6       ; 144        ; 1        ; pma_cfg_i[0].mem_type[0]                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y7       ; 145        ; 1        ; pma_adr_i[0][28]                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y8       ; 146        ; 1        ; pma_adr_i[0][27]                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y9       ; 142        ; 1        ; pma_adr_i[0][15]                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y10      ; 143        ; 1        ; pma_adr_i[0][16]                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y11      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; Y12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y15      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y18      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y20      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; Y21      ; 349        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y22      ; 348        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y23      ; 346        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y24      ; 345        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y25      ; 361        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y26      ; 360        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y27      ; 375        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y28      ; 374        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y29      ; 380        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y30      ; 381        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------+---------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                            ; Logic Cells   ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                              ; Library Name ;
+-------------------------------------------------------+---------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |topo                                                 ; 23227 (0)     ; 3890 (0)                  ; 0 (0)         ; 404480      ; 101  ; 8            ; 0       ; 4         ; 232  ; 0            ; 19337 (0)    ; 636 (0)           ; 3254 (1)         ; |topo                                                                                                                                                                            ; work         ;
;    |ahb3lite_rom1rw:instROM|                          ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 131072      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |topo|ahb3lite_rom1rw:instROM                                                                                                                                                    ; work         ;
;       |rom:rom_inst|                                  ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 131072      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |topo|ahb3lite_rom1rw:instROM|rom:rom_inst                                                                                                                                       ; work         ;
;          |altsyncram:altsyncram_component|            ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 131072      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |topo|ahb3lite_rom1rw:instROM|rom:rom_inst|altsyncram:altsyncram_component                                                                                                       ; work         ;
;             |altsyncram_7o71:auto_generated|          ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 131072      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |topo|ahb3lite_rom1rw:instROM|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated                                                                        ; work         ;
;    |ahb3lite_sram1rw:dataRAM|                         ; 95 (21)       ; 52 (19)                   ; 0 (0)         ; 262144      ; 64   ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (2)       ; 13 (12)           ; 39 (6)           ; |topo|ahb3lite_sram1rw:dataRAM                                                                                                                                                   ; work         ;
;       |rl_ram_1r1w:ram_inst|                          ; 75 (67)       ; 33 (33)                   ; 0 (0)         ; 262144      ; 64   ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (34)      ; 1 (1)             ; 33 (32)          ; |topo|ahb3lite_sram1rw:dataRAM|rl_ram_1r1w:ram_inst                                                                                                                              ; work         ;
;          |rl_ram_1r1w_generic:ram_inst|               ; 8 (0)         ; 0 (0)                     ; 0 (0)         ; 262144      ; 64   ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 1 (0)            ; |topo|ahb3lite_sram1rw:dataRAM|rl_ram_1r1w:ram_inst|rl_ram_1r1w_generic:ram_inst                                                                                                 ; work         ;
;             |altsyncram:mem_array[0][15]__3|          ; 2 (0)         ; 0 (0)                     ; 0 (0)         ; 65536       ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |topo|ahb3lite_sram1rw:dataRAM|rl_ram_1r1w:ram_inst|rl_ram_1r1w_generic:ram_inst|altsyncram:mem_array[0][15]__3                                                                  ; work         ;
;                |altsyncram_uug1:auto_generated|       ; 2 (0)         ; 0 (0)                     ; 0 (0)         ; 65536       ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |topo|ahb3lite_sram1rw:dataRAM|rl_ram_1r1w:ram_inst|rl_ram_1r1w_generic:ram_inst|altsyncram:mem_array[0][15]__3|altsyncram_uug1:auto_generated                                   ; work         ;
;                   |decode_1oa:decode2|                ; 2 (2)         ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |topo|ahb3lite_sram1rw:dataRAM|rl_ram_1r1w:ram_inst|rl_ram_1r1w_generic:ram_inst|altsyncram:mem_array[0][15]__3|altsyncram_uug1:auto_generated|decode_1oa:decode2                ; work         ;
;             |altsyncram:mem_array[0][23]__2|          ; 2 (0)         ; 0 (0)                     ; 0 (0)         ; 65536       ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |topo|ahb3lite_sram1rw:dataRAM|rl_ram_1r1w:ram_inst|rl_ram_1r1w_generic:ram_inst|altsyncram:mem_array[0][23]__2                                                                  ; work         ;
;                |altsyncram_uug1:auto_generated|       ; 2 (0)         ; 0 (0)                     ; 0 (0)         ; 65536       ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |topo|ahb3lite_sram1rw:dataRAM|rl_ram_1r1w:ram_inst|rl_ram_1r1w_generic:ram_inst|altsyncram:mem_array[0][23]__2|altsyncram_uug1:auto_generated                                   ; work         ;
;                   |decode_1oa:decode2|                ; 2 (2)         ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |topo|ahb3lite_sram1rw:dataRAM|rl_ram_1r1w:ram_inst|rl_ram_1r1w_generic:ram_inst|altsyncram:mem_array[0][23]__2|altsyncram_uug1:auto_generated|decode_1oa:decode2                ; work         ;
;             |altsyncram:mem_array[0][31]__1|          ; 2 (0)         ; 0 (0)                     ; 0 (0)         ; 65536       ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |topo|ahb3lite_sram1rw:dataRAM|rl_ram_1r1w:ram_inst|rl_ram_1r1w_generic:ram_inst|altsyncram:mem_array[0][31]__1                                                                  ; work         ;
;                |altsyncram_uug1:auto_generated|       ; 2 (0)         ; 0 (0)                     ; 0 (0)         ; 65536       ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |topo|ahb3lite_sram1rw:dataRAM|rl_ram_1r1w:ram_inst|rl_ram_1r1w_generic:ram_inst|altsyncram:mem_array[0][31]__1|altsyncram_uug1:auto_generated                                   ; work         ;
;                   |decode_1oa:decode2|                ; 2 (2)         ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |topo|ahb3lite_sram1rw:dataRAM|rl_ram_1r1w:ram_inst|rl_ram_1r1w_generic:ram_inst|altsyncram:mem_array[0][31]__1|altsyncram_uug1:auto_generated|decode_1oa:decode2                ; work         ;
;             |altsyncram:mem_array[0][7]__4|           ; 2 (0)         ; 0 (0)                     ; 0 (0)         ; 65536       ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |topo|ahb3lite_sram1rw:dataRAM|rl_ram_1r1w:ram_inst|rl_ram_1r1w_generic:ram_inst|altsyncram:mem_array[0][7]__4                                                                   ; work         ;
;                |altsyncram_uug1:auto_generated|       ; 2 (0)         ; 0 (0)                     ; 0 (0)         ; 65536       ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |topo|ahb3lite_sram1rw:dataRAM|rl_ram_1r1w:ram_inst|rl_ram_1r1w_generic:ram_inst|altsyncram:mem_array[0][7]__4|altsyncram_uug1:auto_generated                                    ; work         ;
;                   |decode_1oa:decode2|                ; 2 (2)         ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |topo|ahb3lite_sram1rw:dataRAM|rl_ram_1r1w:ram_inst|rl_ram_1r1w_generic:ram_inst|altsyncram:mem_array[0][7]__4|altsyncram_uug1:auto_generated|decode_1oa:decode2                 ; work         ;
;    |riscv_top_ahb3lite:rv12|                          ; 23139 (0)     ; 3838 (0)                  ; 0 (0)         ; 11264       ; 5    ; 8            ; 0       ; 4         ; 0    ; 0            ; 19294 (0)    ; 623 (0)           ; 3222 (0)         ; |topo|riscv_top_ahb3lite:rv12                                                                                                                                                    ; work         ;
;       |biu_ahb3lite:dbiu_inst|                        ; 107 (107)     ; 89 (89)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 31 (31)           ; 71 (71)          ; |topo|riscv_top_ahb3lite:rv12|biu_ahb3lite:dbiu_inst                                                                                                                             ; work         ;
;       |biu_ahb3lite:ibiu_inst|                        ; 32 (32)       ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 2 (2)             ; 27 (27)          ; |topo|riscv_top_ahb3lite:rv12|biu_ahb3lite:ibiu_inst                                                                                                                             ; work         ;
;       |riscv_core:core|                               ; 6812 (0)      ; 2553 (0)                  ; 0 (0)         ; 11264       ; 5    ; 8            ; 0       ; 4         ; 0    ; 0            ; 4251 (0)     ; 551 (0)           ; 2010 (0)         ; |topo|riscv_top_ahb3lite:rv12|riscv_core:core                                                                                                                                    ; work         ;
;          |riscv_bp:bp_unit|                           ; 27 (18)       ; 13 (10)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (7)       ; 1 (0)             ; 14 (6)           ; |topo|riscv_top_ahb3lite:rv12|riscv_core:core|riscv_bp:bp_unit                                                                                                                   ; work         ;
;             |rl_ram_1r1w:bp_ram_inst|                 ; 14 (14)       ; 3 (3)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 8 (8)            ; |topo|riscv_top_ahb3lite:rv12|riscv_core:core|riscv_bp:bp_unit|rl_ram_1r1w:bp_ram_inst                                                                                           ; work         ;
;                |rl_ram_1r1w_generic:ram_inst|         ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |topo|riscv_top_ahb3lite:rv12|riscv_core:core|riscv_bp:bp_unit|rl_ram_1r1w:bp_ram_inst|rl_ram_1r1w_generic:ram_inst                                                              ; work         ;
;                   |altsyncram:mem_array[0][1]__1|     ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |topo|riscv_top_ahb3lite:rv12|riscv_core:core|riscv_bp:bp_unit|rl_ram_1r1w:bp_ram_inst|rl_ram_1r1w_generic:ram_inst|altsyncram:mem_array[0][1]__1                                ; work         ;
;                      |altsyncram_eug1:auto_generated| ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |topo|riscv_top_ahb3lite:rv12|riscv_core:core|riscv_bp:bp_unit|rl_ram_1r1w:bp_ram_inst|rl_ram_1r1w_generic:ram_inst|altsyncram:mem_array[0][1]__1|altsyncram_eug1:auto_generated ; work         ;
;          |riscv_du:du_unit|                           ; 683 (683)     ; 259 (259)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 358 (358)    ; 118 (118)         ; 207 (207)        ; |topo|riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit                                                                                                                   ; work         ;
;          |riscv_ex:ex_units|                          ; 2355 (323)    ; 419 (62)                  ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 1910 (257)   ; 103 (26)          ; 342 (37)         ; |topo|riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units                                                                                                                  ; work         ;
;             |riscv_alu:alu|                           ; 787 (787)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 750 (750)    ; 1 (1)             ; 36 (36)          ; |topo|riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_alu:alu                                                                                                    ; work         ;
;             |riscv_bu:bu|                             ; 320 (320)     ; 82 (82)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 224 (224)    ; 64 (64)           ; 32 (32)          ; |topo|riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_bu:bu                                                                                                      ; work         ;
;             |riscv_div:div|                           ; 442 (442)     ; 140 (140)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 299 (299)    ; 10 (10)           ; 133 (133)        ; |topo|riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_div:div                                                                                                    ; work         ;
;             |riscv_lsu:lsu|                           ; 137 (137)     ; 69 (69)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 65 (65)      ; 2 (2)             ; 70 (70)          ; |topo|riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_lsu:lsu                                                                                                    ; work         ;
;             |riscv_mul:mul|                           ; 349 (270)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 315 (236)    ; 0 (0)             ; 34 (34)          ; |topo|riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_mul:mul                                                                                                    ; work         ;
;                |lpm_mult:Mult0|                       ; 79 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 79 (0)       ; 0 (0)             ; 0 (0)            ; |topo|riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_mul:mul|lpm_mult:Mult0                                                                                     ; work         ;
;                   |mult_l8t:auto_generated|           ; 79 (79)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 79 (79)      ; 0 (0)             ; 0 (0)            ; |topo|riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_mul:mul|lpm_mult:Mult0|mult_l8t:auto_generated                                                             ; work         ;
;          |riscv_id:id_unit|                           ; 395 (395)     ; 146 (146)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 225 (225)    ; 9 (9)             ; 161 (161)        ; |topo|riscv_top_ahb3lite:rv12|riscv_core:core|riscv_id:id_unit                                                                                                                   ; work         ;
;          |riscv_if:if_unit|                           ; 459 (459)     ; 187 (187)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 268 (268)    ; 4 (4)             ; 187 (187)        ; |topo|riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit                                                                                                                   ; work         ;
;          |riscv_mem:mem_unit|                         ; 136 (136)     ; 135 (135)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 74 (74)           ; 61 (61)          ; |topo|riscv_top_ahb3lite:rv12|riscv_core:core|riscv_mem:mem_unit                                                                                                                 ; work         ;
;          |riscv_rf:int_rf|                            ; 49 (49)       ; 45 (45)                   ; 0 (0)         ; 3072        ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 7 (7)             ; 38 (38)          ; |topo|riscv_top_ahb3lite:rv12|riscv_core:core|riscv_rf:int_rf                                                                                                                    ; work         ;
;             |altsyncram:rf_rtl_0|                     ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |topo|riscv_top_ahb3lite:rv12|riscv_core:core|riscv_rf:int_rf|altsyncram:rf_rtl_0                                                                                                ; work         ;
;                |altsyncram_sng1:auto_generated|       ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |topo|riscv_top_ahb3lite:rv12|riscv_core:core|riscv_rf:int_rf|altsyncram:rf_rtl_0|altsyncram_sng1:auto_generated                                                                 ; work         ;
;             |altsyncram:rf_rtl_1|                     ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |topo|riscv_top_ahb3lite:rv12|riscv_core:core|riscv_rf:int_rf|altsyncram:rf_rtl_1                                                                                                ; work         ;
;                |altsyncram_sng1:auto_generated|       ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |topo|riscv_top_ahb3lite:rv12|riscv_core:core|riscv_rf:int_rf|altsyncram:rf_rtl_1|altsyncram_sng1:auto_generated                                                                 ; work         ;
;             |altsyncram:rf_rtl_2|                     ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |topo|riscv_top_ahb3lite:rv12|riscv_core:core|riscv_rf:int_rf|altsyncram:rf_rtl_2                                                                                                ; work         ;
;                |altsyncram_sng1:auto_generated|       ; 0 (0)         ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |topo|riscv_top_ahb3lite:rv12|riscv_core:core|riscv_rf:int_rf|altsyncram:rf_rtl_2|altsyncram_sng1:auto_generated                                                                 ; work         ;
;          |riscv_state1_10:cpu_state|                  ; 2645 (2645)   ; 1204 (1204)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1385 (1385)  ; 202 (202)         ; 1058 (1058)      ; |topo|riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state                                                                                                          ; work         ;
;          |riscv_wb:wb_unit|                           ; 246 (246)     ; 145 (145)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 88 (88)      ; 33 (33)           ; 125 (125)        ; |topo|riscv_top_ahb3lite:rv12|riscv_core:core|riscv_wb:wb_unit                                                                                                                   ; work         ;
;       |riscv_dmem_ctrl:dmem_ctrl_inst|                ; 15489 (4)     ; 262 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14682 (3)    ; 37 (0)            ; 770 (1)          ; |topo|riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst                                                                                                                     ; work         ;
;          |riscv_dext:dext_inst|                       ; 97 (97)       ; 55 (55)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 33 (33)           ; 57 (57)          ; |topo|riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_dext:dext_inst                                                                                                ; work         ;
;          |riscv_membuf:membuf_inst|                   ; 216 (75)      ; 138 (2)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (8)       ; 0 (0)             ; 203 (67)         ; |topo|riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst                                                                                            ; work         ;
;             |rl_queue:rl_queue_inst|                  ; 141 (141)     ; 136 (136)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 136 (136)        ; |topo|riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst|rl_queue:rl_queue_inst                                                                     ; work         ;
;          |riscv_memmisaligned:misaligned_inst|        ; 3 (3)         ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |topo|riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_memmisaligned:misaligned_inst                                                                                 ; work         ;
;          |riscv_mmu:mmu_inst|                         ; 68 (68)       ; 68 (68)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 64 (64)          ; |topo|riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_mmu:mmu_inst                                                                                                  ; work         ;
;          |riscv_pmachk:pmachk_inst|                   ; 4670 (4670)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4670 (4670)  ; 0 (0)             ; 0 (0)            ; |topo|riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst                                                                                            ; work         ;
;          |riscv_pmpchk:pmpchk_inst|                   ; 10498 (10498) ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9987 (9987)  ; 0 (0)             ; 511 (511)        ; |topo|riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst                                                                                            ; work         ;
;       |riscv_imem_ctrl:imem_ctrl_inst|                ; 1270 (82)     ; 917 (32)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 353 (50)     ; 2 (1)             ; 915 (0)          ; |topo|riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst                                                                                                                     ; work         ;
;          |riscv_dext:dext_inst|                       ; 23 (23)       ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 17 (17)          ; |topo|riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst                                                                                                ; work         ;
;          |riscv_membuf:nxt_pc_queue_inst|             ; 112 (40)      ; 69 (2)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (7)       ; 0 (0)             ; 100 (33)         ; |topo|riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|riscv_membuf:nxt_pc_queue_inst                                                                                      ; work         ;
;             |rl_queue:rl_queue_inst|                  ; 72 (72)       ; 67 (67)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 67 (67)          ; |topo|riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|riscv_membuf:nxt_pc_queue_inst|rl_queue:rl_queue_inst                                                               ; work         ;
;          |riscv_memmisaligned:misaligned_inst|        ; 1 (1)         ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |topo|riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|riscv_memmisaligned:misaligned_inst                                                                                 ; work         ;
;          |riscv_mmu:mmu_inst|                         ; 1 (1)         ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |topo|riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|riscv_mmu:mmu_inst                                                                                                  ; work         ;
;          |riscv_pmachk:pmachk_inst|                   ; 227 (227)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 227 (227)    ; 0 (0)             ; 0 (0)            ; |topo|riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmachk:pmachk_inst                                                                                            ; work         ;
;          |rl_queue:ext_vadr_queue_inst|               ; 285 (285)     ; 259 (259)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 0 (0)             ; 259 (259)        ; |topo|riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst                                                                                        ; work         ;
;          |rl_queue:parcel_queue_inst|                 ; 570 (570)     ; 538 (538)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 538 (538)        ; |topo|riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst                                                                                          ; work         ;
+-------------------------------------------------------+---------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                               ;
+--------------------------+----------+---------------+---------------+-----------------------+-----+
; Name                     ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+--------------------------+----------+---------------+---------------+-----------------------+-----+
; pma_cfg_i[2].amo_type[0] ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; pma_cfg_i[2].amo_type[1] ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; pma_cfg_i[2].wi          ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; pma_cfg_i[2].ri          ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; pma_cfg_i[2].cc          ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; pma_cfg_i[1].amo_type[0] ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; pma_cfg_i[1].amo_type[1] ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; pma_cfg_i[1].wi          ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; pma_cfg_i[1].ri          ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; pma_cfg_i[1].cc          ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; pma_cfg_i[0].amo_type[0] ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; pma_cfg_i[0].amo_type[1] ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; pma_cfg_i[0].wi          ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; pma_cfg_i[0].ri          ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; pma_cfg_i[0].cc          ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; pma_adr_i[2][30]         ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; pma_adr_i[2][31]         ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; pma_adr_i[1][30]         ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; pma_adr_i[1][31]         ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; pma_adr_i[0][30]         ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; pma_adr_i[0][31]         ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; ext_int[0]               ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; ext_int[2]               ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; dbg_dato[0]              ; Output   ; --            ; --            ; --                    ; --  ;
; dbg_dato[1]              ; Output   ; --            ; --            ; --                    ; --  ;
; dbg_dato[2]              ; Output   ; --            ; --            ; --                    ; --  ;
; dbg_dato[3]              ; Output   ; --            ; --            ; --                    ; --  ;
; dbg_dato[4]              ; Output   ; --            ; --            ; --                    ; --  ;
; dbg_dato[5]              ; Output   ; --            ; --            ; --                    ; --  ;
; dbg_dato[6]              ; Output   ; --            ; --            ; --                    ; --  ;
; dbg_dato[7]              ; Output   ; --            ; --            ; --                    ; --  ;
; dbg_dato[8]              ; Output   ; --            ; --            ; --                    ; --  ;
; dbg_dato[9]              ; Output   ; --            ; --            ; --                    ; --  ;
; dbg_dato[10]             ; Output   ; --            ; --            ; --                    ; --  ;
; dbg_dato[11]             ; Output   ; --            ; --            ; --                    ; --  ;
; dbg_dato[12]             ; Output   ; --            ; --            ; --                    ; --  ;
; dbg_dato[13]             ; Output   ; --            ; --            ; --                    ; --  ;
; dbg_dato[14]             ; Output   ; --            ; --            ; --                    ; --  ;
; dbg_dato[15]             ; Output   ; --            ; --            ; --                    ; --  ;
; dbg_dato[16]             ; Output   ; --            ; --            ; --                    ; --  ;
; dbg_dato[17]             ; Output   ; --            ; --            ; --                    ; --  ;
; dbg_dato[18]             ; Output   ; --            ; --            ; --                    ; --  ;
; dbg_dato[19]             ; Output   ; --            ; --            ; --                    ; --  ;
; dbg_dato[20]             ; Output   ; --            ; --            ; --                    ; --  ;
; dbg_dato[21]             ; Output   ; --            ; --            ; --                    ; --  ;
; dbg_dato[22]             ; Output   ; --            ; --            ; --                    ; --  ;
; dbg_dato[23]             ; Output   ; --            ; --            ; --                    ; --  ;
; dbg_dato[24]             ; Output   ; --            ; --            ; --                    ; --  ;
; dbg_dato[25]             ; Output   ; --            ; --            ; --                    ; --  ;
; dbg_dato[26]             ; Output   ; --            ; --            ; --                    ; --  ;
; dbg_dato[27]             ; Output   ; --            ; --            ; --                    ; --  ;
; dbg_dato[28]             ; Output   ; --            ; --            ; --                    ; --  ;
; dbg_dato[29]             ; Output   ; --            ; --            ; --                    ; --  ;
; dbg_dato[30]             ; Output   ; --            ; --            ; --                    ; --  ;
; dbg_dato[31]             ; Output   ; --            ; --            ; --                    ; --  ;
; dbg_ack                  ; Output   ; --            ; --            ; --                    ; --  ;
; dbg_bp                   ; Output   ; --            ; --            ; --                    ; --  ;
; pma_cfg_i[0].c           ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; pma_cfg_i[1].c           ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; pma_cfg_i[2].c           ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; dbg_addr[13]             ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_addr[12]             ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_addr[14]             ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_addr[15]             ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_addr[9]              ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_addr[5]              ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_addr[6]              ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_addr[7]              ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_addr[8]              ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_addr[10]             ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_addr[11]             ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_addr[1]              ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_addr[2]              ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_addr[3]              ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_addr[4]              ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_addr[0]              ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_stall                ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; HCLK                     ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; dbg_strb                 ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; HRESETn                  ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; pma_adr_i[0][29]         ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[0][28]         ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[0][27]         ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[0][26]         ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[0][25]         ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[0][24]         ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_adr_i[0][23]         ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[0][22]         ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[0][21]         ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[0][20]         ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[0][19]         ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[0][18]         ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[0][17]         ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[0][16]         ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[0][15]         ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[0][14]         ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[0][13]         ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[0][12]         ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[0][11]         ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[0][10]         ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[0][9]          ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[0][8]          ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[0][7]          ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[0][6]          ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[0][5]          ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[0][4]          ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[0][3]          ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[0][2]          ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[0][1]          ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[0][0]          ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_cfg_i[0].a[0]        ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; pma_cfg_i[0].a[1]        ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; pma_adr_i[1][29]         ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[1][28]         ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[1][27]         ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[1][26]         ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[1][25]         ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; pma_adr_i[1][24]         ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; pma_adr_i[1][23]         ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[1][22]         ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[1][21]         ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[1][20]         ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[1][19]         ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[1][18]         ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[1][17]         ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[1][16]         ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[1][15]         ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[1][14]         ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[1][13]         ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[1][12]         ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[1][11]         ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[1][10]         ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[1][9]          ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[1][8]          ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[1][7]          ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[1][6]          ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[1][5]          ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[1][4]          ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[1][3]          ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[1][2]          ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[1][1]          ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_adr_i[1][0]          ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_cfg_i[1].a[1]        ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_cfg_i[1].a[0]        ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_cfg_i[1].mem_type[0] ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_cfg_i[1].mem_type[1] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_cfg_i[1].r           ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_cfg_i[1].w           ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_cfg_i[2].r           ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_cfg_i[2].w           ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_cfg_i[2].mem_type[0] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_cfg_i[2].mem_type[1] ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_cfg_i[2].a[0]        ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_cfg_i[2].a[1]        ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_adr_i[2][29]         ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_adr_i[2][28]         ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_adr_i[2][27]         ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_adr_i[2][26]         ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_adr_i[2][25]         ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_adr_i[2][24]         ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_adr_i[2][23]         ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_adr_i[2][22]         ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_adr_i[2][21]         ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_adr_i[2][20]         ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_adr_i[2][19]         ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_adr_i[2][18]         ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_adr_i[2][17]         ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_adr_i[2][16]         ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_adr_i[2][15]         ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_adr_i[2][14]         ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_adr_i[2][13]         ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_adr_i[2][12]         ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_adr_i[2][11]         ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_adr_i[2][10]         ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_adr_i[2][9]          ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_adr_i[2][8]          ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_adr_i[2][7]          ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_adr_i[2][6]          ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_adr_i[2][5]          ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_adr_i[2][4]          ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_adr_i[2][3]          ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_adr_i[2][2]          ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_adr_i[2][1]          ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_adr_i[2][0]          ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_cfg_i[0].mem_type[0] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_cfg_i[0].mem_type[1] ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_cfg_i[0].r           ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; pma_cfg_i[0].w           ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_cfg_i[0].m           ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_cfg_i[1].m           ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_cfg_i[2].m           ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; ext_nmi                  ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; ext_sint                 ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; ext_tint                 ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; ext_int[1]               ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; ext_int[3]               ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_dati[0]              ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_we                   ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; dbg_dati[1]              ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_dati[2]              ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_dati[3]              ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_dati[4]              ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_dati[5]              ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_dati[6]              ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_dati[7]              ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_dati[8]              ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_dati[9]              ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_dati[10]             ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_dati[11]             ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_dati[12]             ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; dbg_dati[13]             ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_dati[14]             ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_dati[15]             ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_dati[16]             ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; dbg_dati[17]             ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_dati[18]             ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_dati[19]             ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_dati[20]             ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_dati[21]             ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_dati[22]             ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_dati[23]             ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_dati[24]             ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; dbg_dati[25]             ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_dati[26]             ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_dati[27]             ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_dati[28]             ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_dati[29]             ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_dati[30]             ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; dbg_dati[31]             ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_cfg_i[2].x           ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_cfg_i[1].x           ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; pma_cfg_i[0].x           ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
+--------------------------+----------+---------------+---------------+-----------------------+-----+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                            ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; pma_cfg_i[2].amo_type[0]                                                                                                       ;                   ;         ;
; pma_cfg_i[2].amo_type[1]                                                                                                       ;                   ;         ;
; pma_cfg_i[2].wi                                                                                                                ;                   ;         ;
; pma_cfg_i[2].ri                                                                                                                ;                   ;         ;
; pma_cfg_i[2].cc                                                                                                                ;                   ;         ;
; pma_cfg_i[1].amo_type[0]                                                                                                       ;                   ;         ;
; pma_cfg_i[1].amo_type[1]                                                                                                       ;                   ;         ;
; pma_cfg_i[1].wi                                                                                                                ;                   ;         ;
; pma_cfg_i[1].ri                                                                                                                ;                   ;         ;
; pma_cfg_i[1].cc                                                                                                                ;                   ;         ;
; pma_cfg_i[0].amo_type[0]                                                                                                       ;                   ;         ;
; pma_cfg_i[0].amo_type[1]                                                                                                       ;                   ;         ;
; pma_cfg_i[0].wi                                                                                                                ;                   ;         ;
; pma_cfg_i[0].ri                                                                                                                ;                   ;         ;
; pma_cfg_i[0].cc                                                                                                                ;                   ;         ;
; pma_adr_i[2][30]                                                                                                               ;                   ;         ;
; pma_adr_i[2][31]                                                                                                               ;                   ;         ;
; pma_adr_i[1][30]                                                                                                               ;                   ;         ;
; pma_adr_i[1][31]                                                                                                               ;                   ;         ;
; pma_adr_i[0][30]                                                                                                               ;                   ;         ;
; pma_adr_i[0][31]                                                                                                               ;                   ;         ;
; ext_int[0]                                                                                                                     ;                   ;         ;
; ext_int[2]                                                                                                                     ;                   ;         ;
; pma_cfg_i[0].c                                                                                                                 ;                   ;         ;
; pma_cfg_i[1].c                                                                                                                 ;                   ;         ;
; pma_cfg_i[2].c                                                                                                                 ;                   ;         ;
; dbg_addr[13]                                                                                                                   ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|WideNor1                                                       ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|WideNor2~2                                                     ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|WideNor4~0                                                     ; 1                 ; 6       ;
; dbg_addr[12]                                                                                                                   ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|WideNor1                                                       ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|WideNor2~2                                                     ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|WideNor4~0                                                     ; 0                 ; 6       ;
; dbg_addr[14]                                                                                                                   ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|WideNor1                                                       ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|WideNor2~0                                                     ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|WideNor4~0                                                     ; 0                 ; 6       ;
; dbg_addr[15]                                                                                                                   ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|WideNor1                                                       ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|WideNor2~0                                                     ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|WideNor4~0                                                     ; 0                 ; 6       ;
; dbg_addr[9]                                                                                                                    ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_addr[9]                                                     ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|Equal24~1                                                      ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|dbg_dato[7]~0                                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|Equal25~0                                                      ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|dbg_dato[7]~2                                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|dbg_dato[7]~3                                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|dbg_dato[7]~4                                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|Selector53~0                                                   ; 0                 ; 6       ;
; dbg_addr[5]                                                                                                                    ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_addr[5]                                                     ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|WideNor2~0                                                     ; 1                 ; 6       ;
; dbg_addr[6]                                                                                                                    ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_addr[6]                                                     ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|WideNor2~0                                                     ; 0                 ; 6       ;
; dbg_addr[7]                                                                                                                    ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_addr[7]                                                     ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|WideNor2~1                                                     ; 1                 ; 6       ;
; dbg_addr[8]                                                                                                                    ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|WideNor2~1                                                     ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_addr[8]~feeder                                              ; 0                 ; 6       ;
; dbg_addr[10]                                                                                                                   ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_addr[10]                                                    ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|WideNor2~1                                                     ; 1                 ; 6       ;
; dbg_addr[11]                                                                                                                   ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_addr[11]                                                    ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|WideNor2~1                                                     ; 1                 ; 6       ;
; dbg_addr[1]                                                                                                                    ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_rf:int_rf|altsyncram:rf_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|Equal24~0                                                      ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[4]~feeder                                       ; 1                 ; 6       ;
; dbg_addr[2]                                                                                                                    ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_rf:int_rf|altsyncram:rf_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|Equal24~0                                                      ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[6]~feeder                                       ; 0                 ; 6       ;
; dbg_addr[3]                                                                                                                    ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[8]                                              ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_rf:int_rf|altsyncram:rf_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|Equal24~0                                                      ; 0                 ; 6       ;
; dbg_addr[4]                                                                                                                    ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_rf:int_rf|altsyncram:rf_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|Equal24~0                                                      ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[10]~feeder                                      ; 1                 ; 6       ;
; dbg_addr[0]                                                                                                                    ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_rf:int_rf|altsyncram:rf_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|Equal24~1                                                      ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|Equal25~0                                                      ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[2]~feeder                                       ; 1                 ; 6       ;
; dbg_stall                                                                                                                      ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.minstret.h[0]~0                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.minstret.h[1]~1                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.minstret.h[2]~2                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.minstret.h[3]~3                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.minstret.h[4]~4                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.minstret.h[5]~5                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.minstret.h[6]~6                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.minstret.h[7]~7                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.minstret.h[8]~8                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.minstret.h[9]~9                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.minstret.h[10]~10                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.minstret.h[11]~11                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.minstret.h[12]~12                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.stval[13]~0                                       ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.stval[14]~1                                       ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.minstret.h[15]~13                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.stval[16]~2                                       ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.stval[17]~3                                       ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.stval[18]~4                                       ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.stval[19]~5                                       ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.stval[20]~6                                       ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.stval[21]~7                                       ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.stval[22]~8                                       ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.stval[23]~9                                       ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.stval[24]~10                                      ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.stval[25]~11                                      ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.stval[26]~12                                      ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.stval[27]~13                                      ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.stval[28]~14                                      ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.minstret.h[29]~14                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.minstret.h[30]~15                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.stval[31]~15                                      ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr_raddr[2]~0                                        ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr_raddr[3]~1                                        ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr_raddr[4]~2                                        ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr_raddr[5]~3                                        ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr_raddr[8]~4                                        ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr_raddr[9]~5                                        ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr_raddr[10]~6                                       ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr_raddr[6]~7                                        ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr_raddr[7]~8                                        ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr_raddr[11]~9                                       ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr_raddr[1]~10                                       ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr_raddr[0]~11                                       ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_ack~0                                                       ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_stall_dly                                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|dbg_bp~0                                                       ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|dbg_bp~3                                                       ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|always1~0                                                      ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_id:id_unit|stall~2                                                        ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|always0~0                                                     ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_flush                                                       ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_flush~1                                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_bu:bu|bu_exception[11]~0                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_bu:bu|bu_exception~8                                    ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_bu:bu|du_wrote_pc~0                                     ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_id:id_unit|id_src2[0]~0                                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_id:id_unit|id_src2[1]~1                                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_id:id_unit|id_src2[2]~2                                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_id:id_unit|id_src2[3]~3                                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_id:id_unit|id_src2[4]~4                                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_id:id_unit|id_src1[0]~0                                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_id:id_unit|id_src1[1]~1                                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_id:id_unit|id_src1[2]~2                                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_id:id_unit|id_src1[3]~3                                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_id:id_unit|id_src1[4]~4                                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_we~1                                                        ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|Equal44~7                                             ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|Equal17~4                                             ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|Equal56~3                                             ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|Equal0~6                                              ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_csr_rval~5                                         ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|Equal48~4                                             ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|Equal13~6                                             ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_bu:bu|bu_flush~1                                        ; 0                 ; 6       ;
; HCLK                                                                                                                           ;                   ;         ;
; dbg_strb                                                                                                                       ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_ack~0                                                       ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_we~1                                                        ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_we_internal~2                                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|dbg_strb_dly~feeder                                            ; 1                 ; 6       ;
; HRESETn                                                                                                                        ;                   ;         ;
; pma_adr_i[0][29]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~58                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add33~58                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~60                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~489                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~527                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~529                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~554                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~580                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~587                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~890                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~932                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~967                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~994                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1013                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1024                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector0~0                             ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector60~1                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2487                                  ; 1                 ; 6       ;
; pma_adr_i[0][28]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~56                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add33~56                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~447                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~448                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~449                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~450                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~451                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~452                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|napot_ub~0                              ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~489                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~496                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~527                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~528                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~529                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~531                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~580                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~587                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~657                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~658                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~694                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~695                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~730                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~731                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~762                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~763                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~794                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~795                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~823                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~824                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~851                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~852                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~865                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~866                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~889                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~911                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~912                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~931                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~950                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~951                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~966                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~981                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~993                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1004                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1005                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1012                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1019                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1027                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~63                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector1~0                             ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector61~1                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2486                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2487                                  ; 1                 ; 6       ;
; pma_adr_i[0][27]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~54                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add33~54                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~441                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~442                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~443                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~444                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~445                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~446                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|napot_ub~0                              ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~455                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~488                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~496                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~555                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~580                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~654                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~693                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~712                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~761                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~791                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~822                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~848                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~864                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~888                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~910                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~912                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~930                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~933                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~949                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~951                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~965                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~980                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~992                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~995                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1003                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1011                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1023                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~65                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector2~1                             ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector62~1                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2485                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2486                                  ; 0                 ; 6       ;
; pma_adr_i[0][26]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~52                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add33~52                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~435                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~436                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~437                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~438                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~439                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~440                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|napot_ub~0                              ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~455                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~8                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~488                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~496                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~523                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~551                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~653                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~690                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~711                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~758                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~790                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~819                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~847                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~863                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~887                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~909                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~929                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~948                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~964                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~979                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~982                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~991                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1002                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1018                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~67                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector3~1                             ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector63~1                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2484                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2485                                  ; 1                 ; 6       ;
; pma_adr_i[0][25]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~50                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add33~50                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~429                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~430                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~431                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~432                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~433                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~434                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~454                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~8                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~457                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~488                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~522                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~523                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~581                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~650                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~651                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~689                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~710                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~713                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~757                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~787                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~818                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~844                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~862                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~886                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~908                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~928                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~947                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~963                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~978                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~990                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1010                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~69                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector4~0                             ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector64~1                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2483                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2484                                  ; 1                 ; 6       ;
; pma_adr_i[0][24]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~48                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add33~48                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~423                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~424                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~425                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~426                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~427                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~428                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~454                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~8                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~457                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~458                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~483                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~520                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~549                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~581                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~649                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~686                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~709                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~754                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~786                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~815                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~843                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~861                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~885                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~907                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~927                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~946                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~952                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~962                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~977                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1001                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~71                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector5~0                             ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector65~1                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2482                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2483                                  ; 0                 ; 6       ;
; pma_adr_i[0][23]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~46                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add33~46                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~417                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~418                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~419                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~420                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~421                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~422                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~454                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~456                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~457                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~459                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~483                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~520                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~581                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~646                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~685                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~708                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~753                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~783                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~814                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~833                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~860                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~884                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~906                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~926                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~934                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~945                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~961                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~989                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~73                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector6~1                             ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector66~1                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2476                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2481                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2482                                  ; 1                 ; 6       ;
; pma_adr_i[0][22]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~44                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add33~44                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~411                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~412                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~413                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~414                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~415                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~416                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~453                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~456                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~459                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~483                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~497                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~520                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~645                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~671                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~707                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~750                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~782                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~811                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~832                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~859                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~883                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~905                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~925                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~944                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~976                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~75                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector7~0                             ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector67~1                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2476                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2480                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2481                                  ; 1                 ; 6       ;
; pma_adr_i[0][21]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~42                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add33~42                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~405                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~406                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~407                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~408                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~409                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~410                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~453                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~7                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~461                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~497                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~498                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~593                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~642                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~670                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~706                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~749                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~779                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~810                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~831                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~840                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~858                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~882                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~904                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~924                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~960                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~77                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector8~0                             ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector68~1                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2463                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2479                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2480                                  ; 1                 ; 6       ;
; pma_adr_i[0][20]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~40                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add33~40                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~399                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~400                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~401                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~402                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~403                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~404                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~6                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~499                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~641                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~669                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~672                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~705                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~747                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~778                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~807                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~830                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~857                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~881                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~903                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~943                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~79                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector9~0                             ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector69~1                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2478                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2479                                  ; 1                 ; 6       ;
; pma_adr_i[0][19]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~38                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add33~38                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~393                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~394                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~395                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~396                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~397                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~398                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~6                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~460                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~463                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~638                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~668                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~704                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~746                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~775                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~806                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~829                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~856                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~880                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~923                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~81                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector10~0                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector70~1                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2477                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2478                                  ; 1                 ; 6       ;
; pma_adr_i[0][18]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~36                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add33~36                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~387                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~388                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~389                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~390                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~391                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~392                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~6                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~460                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~463                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~10                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~500                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~532                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~637                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~667                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~703                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~743                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~774                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~803                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~828                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~855                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~902                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~83                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector11~0                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector71~0                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2475                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2477                                  ; 0                 ; 6       ;
; pma_adr_i[0][17]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~34                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add33~34                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~381                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~382                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~383                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~384                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~385                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~386                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~5                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~634                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~666                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~702                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~720                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~742                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~771                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~802                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~827                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~879                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~85                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector12~0                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector72~0                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2461                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2474                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2475                                  ; 1                 ; 6       ;
; pma_adr_i[0][16]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~32                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add33~32                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~375                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~376                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~377                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~378                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~379                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~380                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~5                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~464                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~501                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~633                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~665                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~701                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~739                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~770                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~798                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~854                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~87                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector13~0                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector73~0                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2473                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2474                                  ; 1                 ; 6       ;
; pma_adr_i[0][15]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~30                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add33~30                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~369                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~370                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~371                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~372                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~373                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~374                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~5                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~12                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~464                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~466                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~501                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~556                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~626                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~664                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~700                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~717                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~738                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~767                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~826                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~89                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector14~0                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector74~0                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2461                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2464                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2466                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2472                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2473                                  ; 1                 ; 6       ;
; pma_adr_i[0][14]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~28                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add33~28                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~363                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~364                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~365                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~366                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~367                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~368                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~3                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~510                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~533                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~625                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~663                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~699                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~734                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~797                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~92                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector15~0                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector75~0                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2471                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2472                                  ; 0                 ; 6       ;
; pma_adr_i[0][13]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~26                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add33~26                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~357                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~358                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~359                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~360                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~361                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~362                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~3                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~466                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~469                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~17                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~510                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~596                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~624                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~662                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~698                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~765                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~94                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector16~0                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector76~0                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2469                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2471                                  ; 1                 ; 6       ;
; pma_adr_i[0][12]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~24                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add33~24                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~351                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~352                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~353                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~354                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~355                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~356                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~3                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~13                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~469                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~502                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~504                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~17                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~510                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~557                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~623                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~661                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~674                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~733                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~96                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector17~0                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector77~0                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2468                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2469                                  ; 1                 ; 6       ;
; pma_adr_i[0][11]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~22                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add33~22                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~345                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~346                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~347                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~348                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~349                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~350                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~3                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~13                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~468                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~472                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~502                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~504                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~535                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~557                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~598                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~622                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~627                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~697                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~98                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector18~0                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector78~2                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2467                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2468                                  ; 1                 ; 6       ;
; pma_adr_i[0][10]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~20                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add33~20                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~339                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~340                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~341                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~342                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~343                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~344                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~2                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~504                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~505                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~534                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~535                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~558                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~660                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~100                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector19~0                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector79~0                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2465                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2467                                  ; 1                 ; 6       ;
; pma_adr_i[0][9]                                                                                                                ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~18                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add33~18                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~334                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~335                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~336                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~337                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~338                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~2                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~15                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~503                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~505                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~535                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~536                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~558                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~621                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~102                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector20~0                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector80~0                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2460                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2465                                  ; 1                 ; 6       ;
; pma_adr_i[0][8]                                                                                                                ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~16                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add33~16                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~329                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~330                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~331                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~332                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~333                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~2                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~15                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~471                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~506                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~536                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~537                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~558                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~559                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~560                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~596                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~104                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector21~0                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector81~0                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2459                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2460                                  ; 1                 ; 6       ;
; pma_adr_i[0][7]                                                                                                                ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~14                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add33~14                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~325                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~326                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~327                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~328                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~2                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~14                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~508                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~537                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~538                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~559                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~560                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~106                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector22~0                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector82~0                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2458                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2459                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~190                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~263                                   ; 0                 ; 6       ;
; pma_adr_i[0][6]                                                                                                                ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~12                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add33~12                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~321                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~322                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~323                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~324                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~0                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~109                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector23~0                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector83~0                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2458                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2462                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~190                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~263                                   ; 0                 ; 6       ;
; pma_adr_i[0][5]                                                                                                                ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add8~0                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~10                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add33~10                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~317                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~319                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~324                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~0                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~111                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector24~2                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector84~0                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2462                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~187                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~260                                   ; 0                 ; 6       ;
; pma_adr_i[0][4]                                                                                                                ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~8                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add33~8                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~317                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~319                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~320                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~0                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~113                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector25~0                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector85~0                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2462                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~187                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~260                                   ; 1                 ; 6       ;
; pma_adr_i[0][3]                                                                                                                ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~6                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add33~6                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~314                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~315                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~316                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~1                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~507                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~115                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector26~1                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector86~0                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~187                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~260                                   ; 0                 ; 6       ;
; pma_adr_i[0][2]                                                                                                                ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~4                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add33~4                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~314                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~315                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~316                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~1                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~507                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~117                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector27~0                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector87~0                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2546                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2549                                  ; 1                 ; 6       ;
; pma_adr_i[0][1]                                                                                                                ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~2                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add33~2                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~314                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~315                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~316                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~1                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~507                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~119                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector28~3                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector88~0                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2546                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2549                                  ; 1                 ; 6       ;
; pma_adr_i[0][0]                                                                                                                ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~0                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add33~0                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~314                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~315                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~316                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~453                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~7                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~460                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~461                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~462                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~9                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~463                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~10                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~11                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~464                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~465                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~467                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~468                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~14                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~497                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~500                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~16                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~507                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~560                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~569                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~594                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~121                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector29~0                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector89~0                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2463                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2470                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2546                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2549                                  ; 0                 ; 6       ;
; pma_cfg_i[0].a[0]                                                                                                              ;                   ;         ;
; pma_cfg_i[0].a[1]                                                                                                              ;                   ;         ;
; pma_adr_i[1][29]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~60                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add65~58                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~62                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1165                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1207                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1264                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1290                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1297                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1366                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1370                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1426                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1495                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1558                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1609                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1651                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1688                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1715                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1734                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1745                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1750                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector60~2                            ; 1                 ; 6       ;
; pma_adr_i[1][28]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~58                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add65~56                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1162                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1165                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1166                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1167                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1168                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1169                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1170                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1171                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|napot_ub~1                              ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1208                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1290                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1297                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1349                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1389                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1390                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1425                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1460                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1494                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1525                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1557                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1584                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1585                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1608                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1631                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1632                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1650                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1668                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1687                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1702                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1703                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1714                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1725                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1726                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1733                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1740                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1748                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~65                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector61~2                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2516                                  ; 0                 ; 6       ;
; pma_adr_i[1][27]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~56                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add65~54                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1156                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1157                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1158                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1159                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1160                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1161                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1164                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|napot_ub~1                              ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1174                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1208                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1239                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1265                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1290                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1348                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1388                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1424                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1427                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1459                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1493                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1524                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1556                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1559                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1583                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1607                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1610                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1630                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1649                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1667                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1686                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1701                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1713                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1724                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1726                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1732                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1744                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~67                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector62~2                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2515                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2516                                  ; 1                 ; 6       ;
; pma_adr_i[1][26]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~54                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add65~52                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1150                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1151                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1152                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1153                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1154                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1155                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1164                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|napot_ub~1                              ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1174                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~33                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1208                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1209                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1261                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1347                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1387                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1423                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1458                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1492                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1523                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1555                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1582                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1606                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1629                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1648                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1666                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1685                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1700                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1712                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1723                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1739                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~70                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector63~2                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2514                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2515                                  ; 1                 ; 6       ;
; pma_adr_i[1][25]                                                                                                               ;                   ;         ;
; pma_adr_i[1][24]                                                                                                               ;                   ;         ;
; pma_adr_i[1][23]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~48                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add65~46                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1132                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1133                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1134                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1135                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1136                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1137                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1163                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1173                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1175                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1201                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1202                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1210                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1284                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1291                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1344                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1362                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1384                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1420                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1455                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1489                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1505                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1520                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1552                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1579                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1603                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1626                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1645                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1663                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1682                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1710                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~77                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector66~0                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2508                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2511                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2512                                  ; 0                 ; 6       ;
; pma_adr_i[1][22]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~46                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add65~44                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1126                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1127                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1128                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1129                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1130                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1131                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1163                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1172                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1175                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1176                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1202                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1211                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1343                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1383                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1419                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1454                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1488                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1519                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1551                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1578                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1602                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1625                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1644                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1662                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1697                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~80                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector67~2                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2508                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2510                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2511                                  ; 0                 ; 6       ;
; pma_adr_i[1][21]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~44                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add65~42                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1120                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1121                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1122                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1123                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1124                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1125                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~25                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1172                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1197                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1211                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1266                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1303                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1342                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1382                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1418                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1428                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1453                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1487                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1518                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1550                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1566                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1577                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1601                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1624                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1643                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1681                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~82                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector68~2                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2509                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2510                                  ; 0                 ; 6       ;
; pma_adr_i[1][20]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~42                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add65~40                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1114                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1115                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1116                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1117                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1118                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1119                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~24                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1212                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1242                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1341                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1381                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1391                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1417                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1452                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1461                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1486                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1517                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1549                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1576                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1586                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1600                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1623                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1661                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~84                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector69~2                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2507                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2509                                  ; 1                 ; 6       ;
; pma_adr_i[1][19]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~40                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add65~38                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1108                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1109                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1110                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1111                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1112                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1113                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~24                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1177                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1196                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1340                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1351                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1380                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1416                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1451                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1485                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1516                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1548                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1575                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1599                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1611                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1642                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~86                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector70~2                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2505                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2507                                  ; 0                 ; 6       ;
; pma_adr_i[1][18]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~38                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add65~36                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1102                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1103                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1104                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1105                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1106                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1107                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~24                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1177                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1178                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~27                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1196                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1213                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1339                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1379                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1415                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1450                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1484                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1515                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1527                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1547                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1574                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1622                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~88                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector71~1                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2504                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2505                                  ; 0                 ; 6       ;
; pma_adr_i[1][17]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~36                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add65~34                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1096                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1097                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1098                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1099                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1100                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1101                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~23                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1267                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1338                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1378                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1414                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1449                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1483                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1514                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1546                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1598                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~90                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector72~1                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2491                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2503                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2504                                  ; 0                 ; 6       ;
; pma_adr_i[1][16]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~34                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add65~32                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1090                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1091                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1092                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1093                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1094                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1095                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~23                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1179                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1214                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1243                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1337                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1377                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1413                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1448                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1482                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1513                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1573                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~92                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector73~1                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2502                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2503                                  ; 0                 ; 6       ;
; pma_adr_i[1][15]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~32                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add65~30                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1084                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1085                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1086                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1087                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1088                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1089                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~23                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~29                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1179                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1190                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1214                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1336                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1376                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1412                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1432                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1447                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1481                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1545                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~94                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector74~1                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2491                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2493                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2495                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2501                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2502                                  ; 1                 ; 6       ;
; pma_adr_i[1][14]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~30                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add65~28                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1078                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1079                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1080                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1081                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1082                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1083                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~21                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1215                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1335                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1375                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1411                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1446                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1512                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~97                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector75~1                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2500                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2501                                  ; 0                 ; 6       ;
; pma_adr_i[1][13]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~28                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add65~26                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1072                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1073                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1074                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1075                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1076                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1077                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~21                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1181                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1190                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1215                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~35                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1268                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1306                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1334                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1374                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1410                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1480                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~99                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector76~2                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2499                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2500                                  ; 1                 ; 6       ;
; pma_adr_i[1][12]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~26                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add65~24                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1066                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1067                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1068                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1069                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1070                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1071                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~21                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1181                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1182                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~32                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1215                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1217                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1222                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~35                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1333                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1373                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1392                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1445                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~101                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector77~2                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2498                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2499                                  ; 0                 ; 6       ;
; pma_adr_i[1][11]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~24                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add65~22                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1060                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1061                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1062                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1063                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1064                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1065                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~21                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1180                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1186                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~32                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1217                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1222                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1245                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1308                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1332                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1409                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~103                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector78~3                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2497                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2498                                  ; 1                 ; 6       ;
; pma_adr_i[1][10]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~22                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add65~20                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1054                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1055                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1056                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1057                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1058                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1059                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~20                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1217                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1218                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1244                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1245                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1270                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1372                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~105                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector79~2                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2494                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2497                                  ; 0                 ; 6       ;
; pma_adr_i[1][9]                                                                                                                ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~20                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add65~18                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1049                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1050                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1051                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1052                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1053                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~20                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~31                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1216                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1218                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1245                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1246                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1270                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1331                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~107                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector80~2                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2490                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2494                                  ; 1                 ; 6       ;
; pma_adr_i[1][8]                                                                                                                ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~18                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add65~16                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1044                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1045                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1046                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1047                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1048                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~20                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~31                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1185                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1219                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1246                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1247                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1270                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1271                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1272                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1306                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~109                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector81~2                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2489                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2490                                  ; 1                 ; 6       ;
; pma_adr_i[1][7]                                                                                                                ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~16                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add65~14                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1040                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1041                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1042                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1043                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~20                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~30                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1221                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1247                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1248                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1271                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1272                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~111                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector82~2                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2488                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2489                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~217                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~282                                   ; 1                 ; 6       ;
; pma_adr_i[1][6]                                                                                                                ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~14                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add65~12                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1036                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1037                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1038                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1039                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~18                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~114                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector83~1                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2488                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2492                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~217                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~282                                   ; 0                 ; 6       ;
; pma_adr_i[1][5]                                                                                                                ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add40~0                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~12                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add65~10                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1032                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1034                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1039                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~18                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~116                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector84~2                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2492                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~214                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~279                                   ; 1                 ; 6       ;
; pma_adr_i[1][4]                                                                                                                ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~10                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add65~8                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1032                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1034                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1035                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~18                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~118                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector85~1                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2492                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~214                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~279                                   ; 1                 ; 6       ;
; pma_adr_i[1][3]                                                                                                                ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~8                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add65~6                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1029                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1030                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1031                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~19                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1220                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~120                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector86~2                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~214                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~279                                   ; 0                 ; 6       ;
; pma_adr_i[1][2]                                                                                                                ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~6                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add65~4                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1029                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1030                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1031                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~19                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1220                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~122                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector87~1                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2547                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2550                                  ; 1                 ; 6       ;
; pma_adr_i[1][1]                                                                                                                ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~4                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add65~2                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1029                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1030                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1031                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~19                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1220                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~124                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector88~1                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2547                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2550                                  ; 1                 ; 6       ;
; pma_adr_i[1][0]                                                                                                                ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~2                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add65~0                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1029                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1030                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1031                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~25                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1172                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~26                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1177                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~27                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~28                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1179                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1180                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1183                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~30                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1196                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1197                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1211                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1213                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~34                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1220                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1251                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1266                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1272                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1304                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~126                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector89~1                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2496                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2506                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2547                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2550                                  ; 1                 ; 6       ;
; pma_cfg_i[1].a[1]                                                                                                              ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~62                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~63                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~65                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~67                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~70                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~73                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~75                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~77                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~80                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~82                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~84                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~86                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~88                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~90                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~92                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~94                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~97                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~99                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~101                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~103                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~105                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~107                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~109                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~111                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~112                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~114                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~116                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~118                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~120                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~122                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~124                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~126                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector60~2                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector60~3                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector61~2                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector62~2                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector63~2                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector64~2                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector65~2                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector66~2                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector67~2                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector68~2                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector69~2                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector70~2                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector71~1                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector71~2                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector72~2                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector73~2                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector74~3                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector75~2                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector76~2                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector77~2                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector78~3                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector79~2                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector80~2                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector81~2                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector82~2                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector83~1                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector83~2                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector84~2                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector85~1                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector85~2                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector86~2                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector87~1                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector87~2                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector88~1                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector88~2                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector89~1                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector89~2                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|pma_match_all[1]~1                      ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Mux9~0                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmachk:pmachk_inst|pma_match_all[1]~0                      ; 0                 ; 6       ;
; pma_cfg_i[1].a[0]                                                                                                              ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~62                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~63                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~65                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~67                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~70                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~73                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~75                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~77                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~80                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~82                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~84                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~86                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~88                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~90                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~92                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~94                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~97                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~99                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~101                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~103                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~105                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~107                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~109                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~111                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~112                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~114                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~116                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~118                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~120                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~122                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~124                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~126                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector60~0                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector61~0                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector62~0                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector63~0                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector64~0                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector65~0                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector66~0                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector67~0                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector68~0                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector69~0                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector70~0                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector71~2                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector72~1                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector73~1                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector74~1                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector75~1                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector76~1                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector77~1                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector79~1                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector80~1                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector81~1                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector82~1                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector83~2                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector84~1                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector85~2                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector86~1                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector87~2                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector88~2                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector89~2                            ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|pma_match_all[1]~1                      ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Mux9~0                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmachk:pmachk_inst|pma_match_all[1]~0                      ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector78~6                            ; 1                 ; 6       ;
; pma_cfg_i[1].mem_type[0]                                                                                                       ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|exception_o~0                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|exception_o~1                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmachk:pmachk_inst|is_cache_access_o~1                     ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmachk:pmachk_inst|is_cache_access_o~4                     ; 0                 ; 6       ;
; pma_cfg_i[1].mem_type[1]                                                                                                       ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|exception_o~0                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|exception_o~1                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmachk:pmachk_inst|is_cache_access_o~1                     ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmachk:pmachk_inst|is_cache_access_o~4                     ; 0                 ; 6       ;
; pma_cfg_i[1].r                                                                                                                 ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|exception_o~0                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmachk:pmachk_inst|is_cache_access_o~4                     ; 0                 ; 6       ;
; pma_cfg_i[1].w                                                                                                                 ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|exception_o~1                           ; 0                 ; 6       ;
; pma_cfg_i[2].r                                                                                                                 ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|exception_o~3                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmachk:pmachk_inst|is_cache_access_o~0                     ; 1                 ; 6       ;
; pma_cfg_i[2].w                                                                                                                 ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|exception_o~3                           ; 0                 ; 6       ;
; pma_cfg_i[2].mem_type[0]                                                                                                       ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|exception_o~2                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmachk:pmachk_inst|is_cache_access_o~0                     ; 1                 ; 6       ;
; pma_cfg_i[2].mem_type[1]                                                                                                       ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|exception_o~2                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmachk:pmachk_inst|is_cache_access_o~0                     ; 1                 ; 6       ;
; pma_cfg_i[2].a[0]                                                                                                              ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|exception_o~2                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~62                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~63                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~65                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~67                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~70                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~73                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~75                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~77                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~80                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~82                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~84                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~86                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~88                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~90                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~92                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~94                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~97                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~99                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~101                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~103                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~105                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~107                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~109                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~111                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~112                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~114                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~116                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~118                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~120                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~122                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~124                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~126                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector120~0                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector121~0                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector122~0                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector123~0                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector124~0                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector125~0                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector126~0                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector127~0                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector128~0                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector129~0                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector130~0                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector131~0                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector132~0                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector133~0                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector134~0                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector135~0                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector136~0                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector137~0                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector138~0                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector139~0                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector140~0                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector141~0                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector142~0                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector143~0                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector144~0                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector145~0                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector146~0                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector147~0                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector148~0                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector149~0                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|pma_match_all[2]~2                      ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmachk:pmachk_inst|pma_match_all[2]~2                      ; 0                 ; 6       ;
; pma_cfg_i[2].a[1]                                                                                                              ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|exception_o~2                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~62                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~63                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~65                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~67                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~70                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~73                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~75                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~77                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~80                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~82                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~84                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~86                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~88                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~90                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~92                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~94                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~97                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~99                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~101                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~103                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~105                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~107                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~109                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~111                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~112                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~114                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~116                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~118                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~120                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~122                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~124                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~126                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector120~0                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector120~1                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector121~0                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector121~1                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector122~1                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector123~1                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector124~0                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector124~1                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector125~1                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector126~1                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector127~1                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector128~1                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector129~1                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector130~1                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector131~1                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector132~1                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector133~1                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector134~1                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector135~1                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector136~1                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector137~1                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector138~1                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector139~1                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector140~1                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector141~1                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector142~1                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector143~1                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector144~1                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector145~1                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector146~1                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector147~1                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector148~1                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector149~1                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|pma_match_all[2]~2                      ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmachk:pmachk_inst|pma_match_all[2]~2                      ; 1                 ; 6       ;
; pma_adr_i[2][29]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~60                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add97~58                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~62                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1887                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1959                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1983                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2009                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2016                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2067                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2158                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2223                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2279                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2317                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2369                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2402                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2427                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2441                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2452                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2457                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector120~0                           ; 0                 ; 6       ;
; pma_adr_i[2][28]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~58                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add97~56                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1884                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1887                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1889                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1890                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1891                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1892                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1893                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1894                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|napot_ub~2                              ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1929                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1961                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2009                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2016                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2066                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2105                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2157                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2175                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2176                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2222                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2238                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2251                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2278                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2292                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2316                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2339                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2368                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2378                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2379                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2401                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2409                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2410                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2426                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2432                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2433                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2440                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2448                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2455                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~65                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector121~0                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2545                                  ; 1                 ; 6       ;
; pma_adr_i[2][27]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~56                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add97~54                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1878                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1879                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1880                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1881                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1882                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1883                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1886                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1894                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|napot_ub~2                              ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1926                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1929                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1984                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2009                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2065                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2068                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2104                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2154                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2174                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2219                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2237                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2251                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2275                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2291                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2315                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2318                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2338                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2365                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2377                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2398                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2408                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2423                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2431                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2433                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2439                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2442                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2451                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~67                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector122~1                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2544                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2545                                  ; 0                 ; 6       ;
; pma_adr_i[2][26]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~54                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add97~52                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1872                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1873                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1874                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1875                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1876                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1877                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1886                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~44                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|napot_ub~2                              ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1926                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1929                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1955                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1980                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2064                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2103                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2153                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2173                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2218                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2236                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2274                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2290                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2314                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2337                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2364                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2376                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2385                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2397                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2407                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2422                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2430                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2446                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~70                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector123~1                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2543                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2544                                  ; 0                 ; 6       ;
; pma_adr_i[2][25]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~52                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add97~50                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1866                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1867                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1868                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1869                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1870                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1871                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1886                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~44                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1896                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1897                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1955                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2010                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2063                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2102                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2137                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2172                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2215                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2235                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2271                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2289                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2313                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2336                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2361                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2375                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2394                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2406                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2418                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2438                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~73                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector124~0                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2542                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2543                                  ; 1                 ; 6       ;
; pma_adr_i[2][24]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~50                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add97~48                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1860                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1861                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1862                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1863                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1864                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1865                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1885                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~44                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1896                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1897                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1898                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1930                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1962                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2010                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2062                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2101                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2107                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2136                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2171                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2214                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2234                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2270                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2288                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2294                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2312                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2335                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2360                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2374                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2393                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2405                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2429                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~75                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector125~1                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2541                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2542                                  ; 1                 ; 6       ;
; pma_adr_i[2][23]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~48                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add97~46                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1854                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1855                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1856                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1857                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1858                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1859                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1885                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1888                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1896                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1897                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1899                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1930                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1931                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1962                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1985                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2010                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2061                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2069                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2100                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2135                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2138                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2170                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2211                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2233                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2267                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2287                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2311                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2325                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2334                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2357                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2373                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2389                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2417                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~77                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector126~1                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2540                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2541                                  ; 0                 ; 6       ;
; pma_adr_i[2][22]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~46                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add97~44                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1848                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1849                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1850                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1851                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1852                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1853                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1885                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1888                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1895                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1899                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1930                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1932                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2060                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2099                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2134                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2138                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2169                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2177                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2210                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2232                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2239                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2266                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2286                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2310                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2333                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2356                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2372                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2404                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~80                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector127~1                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2539                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2540                                  ; 1                 ; 6       ;
; pma_adr_i[2][21]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~44                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add97~42                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1842                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1843                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1844                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1845                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1846                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1847                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~43                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1895                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1901                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1932                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2022                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2059                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2070                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2098                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2133                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2168                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2200                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2231                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2263                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2285                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2309                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2332                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2352                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2388                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~82                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector128~1                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2538                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2539                                  ; 1                 ; 6       ;
; pma_adr_i[2][20]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~42                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add97~40                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1836                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1837                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1838                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1839                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1840                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1841                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~42                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1949                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2058                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2097                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2132                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2167                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2199                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2230                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2262                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2284                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2295                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2308                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2331                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2371                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~84                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector129~1                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2537                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2538                                  ; 0                 ; 6       ;
; pma_adr_i[2][19]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~40                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add97~38                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1830                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1831                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1832                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1833                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1834                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1835                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~42                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1900                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1903                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2057                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2096                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2131                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2166                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2198                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2229                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2259                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2283                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2307                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2351                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~86                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector130~1                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2536                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2537                                  ; 0                 ; 6       ;
; pma_adr_i[2][18]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~38                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add97~36                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1824                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1825                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1826                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1827                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1828                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1829                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~42                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1900                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1903                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~46                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1933                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2056                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2095                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2130                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2165                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2178                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2197                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2228                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2258                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2282                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2330                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~88                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector131~1                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2527                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2535                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2536                                  ; 0                 ; 6       ;
; pma_adr_i[2][17]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~36                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add97~34                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1818                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1819                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1820                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1821                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1822                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1823                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~41                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1934                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2055                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2094                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2129                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2164                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2196                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2227                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2254                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2306                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~90                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector132~1                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2520                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2534                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2535                                  ; 0                 ; 6       ;
; pma_adr_i[2][16]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~34                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add97~32                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1812                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1813                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1814                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1815                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1816                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1817                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~41                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1916                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1935                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2054                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2093                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2128                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2163                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2195                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2226                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2281                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~92                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector133~1                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2533                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2534                                  ; 0                 ; 6       ;
; pma_adr_i[2][15]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~32                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add97~30                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1806                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1807                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1808                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1809                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1810                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1811                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~41                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1905                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1916                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~51                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1935                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2053                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2092                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2127                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2139                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2162                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2194                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2201                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2253                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~94                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector134~1                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2520                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2524                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2531                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2533                                  ; 1                 ; 6       ;
; pma_adr_i[2][14]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~30                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add97~28                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1800                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1801                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1802                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1803                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1804                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1805                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~39                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1915                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1936                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2052                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2091                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2126                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2161                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2225                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~97                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector135~1                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2530                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2531                                  ; 0                 ; 6       ;
; pma_adr_i[2][13]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~28                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add97~26                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1794                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1795                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1796                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1797                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1798                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1799                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~39                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1905                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1907                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1936                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~53                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2025                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2051                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2090                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2125                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2193                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~99                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector136~1                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2529                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2530                                  ; 1                 ; 6       ;
; pma_adr_i[2][12]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~26                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add97~24                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1788                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1789                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1790                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1791                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1792                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1793                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~39                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~48                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1907                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1936                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1937                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1939                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~53                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1986                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2050                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2089                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2109                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2160                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~101                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector137~1                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2528                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2529                                  ; 0                 ; 6       ;
; pma_adr_i[2][11]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~24                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add97~22                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1782                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1783                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1784                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1785                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1786                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1787                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~39                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~48                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1906                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1910                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1937                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1939                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1964                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1986                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1994                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2027                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2049                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2072                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2124                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~103                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector138~1                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2526                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2528                                  ; 1                 ; 6       ;
; pma_adr_i[2][10]                                                                                                               ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~22                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add97~20                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1776                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1777                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1778                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1779                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1780                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1781                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~38                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1939                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1940                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1963                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1964                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1987                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2088                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~105                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector139~1                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2525                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2526                                  ; 1                 ; 6       ;
; pma_adr_i[2][9]                                                                                                                ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~20                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add97~18                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1771                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1772                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1773                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1774                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1775                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~38                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~50                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1938                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1940                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1964                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1965                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1987                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2048                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~107                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector140~1                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2519                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2525                                  ; 1                 ; 6       ;
; pma_adr_i[2][8]                                                                                                                ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~18                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add97~16                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1766                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1767                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1768                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1769                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1770                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~38                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~50                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1909                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1941                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1965                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1966                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1987                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1988                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1989                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2025                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~109                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector141~1                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2518                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2519                                  ; 0                 ; 6       ;
; pma_adr_i[2][7]                                                                                                                ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~16                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add97~14                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1762                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1763                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1764                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1765                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~38                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~49                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1942                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1966                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1967                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1988                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1989                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~111                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector142~1                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2517                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2518                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~244                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~301                                   ; 0                 ; 6       ;
; pma_adr_i[2][6]                                                                                                                ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~14                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add97~12                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1758                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1759                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1760                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1761                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~36                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~114                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector143~1                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2517                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2521                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~244                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~301                                   ; 1                 ; 6       ;
; pma_adr_i[2][5]                                                                                                                ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add72~0                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~12                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add97~10                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1754                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1756                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1761                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~36                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~116                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector144~1                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2521                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~241                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~298                                   ; 1                 ; 6       ;
; pma_adr_i[2][4]                                                                                                                ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~10                                ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add97~8                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1754                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1756                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1757                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~36                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~118                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector145~1                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2521                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~241                                   ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~298                                   ; 1                 ; 6       ;
; pma_adr_i[2][3]                                                                                                                ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~8                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add97~6                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1751                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1752                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1753                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~37                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~120                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector146~1                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~241                                   ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~298                                   ; 0                 ; 6       ;
; pma_adr_i[2][2]                                                                                                                ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~6                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add97~4                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1751                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1752                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1753                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~37                                 ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~122                               ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector147~1                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2548                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2551                                  ; 1                 ; 6       ;
; pma_adr_i[2][1]                                                                                                                ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~4                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add97~2                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1751                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1752                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1753                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~37                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~124                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector148~1                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2548                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2551                                  ; 0                 ; 6       ;
; pma_adr_i[2][0]                                                                                                                ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~2                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add97~0                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1751                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1752                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1753                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~43                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1895                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1900                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1901                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1902                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~45                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1903                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~46                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~47                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1904                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1906                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~49                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1916                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1932                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1933                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~52                                 ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1970                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1989                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2023                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2070                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2178                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2180                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2256                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~126                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector149~1                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2522                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2523                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2527                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2532                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2548                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~2551                                  ; 0                 ; 6       ;
; pma_cfg_i[0].mem_type[0]                                                                                                       ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|exception_o~6                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmachk:pmachk_inst|is_cache_access_o~3                     ; 1                 ; 6       ;
; pma_cfg_i[0].mem_type[1]                                                                                                       ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|exception_o~6                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmachk:pmachk_inst|is_cache_access_o~3                     ; 0                 ; 6       ;
; pma_cfg_i[0].r                                                                                                                 ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|exception_o~6                           ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmachk:pmachk_inst|is_cache_access_o~3                     ; 1                 ; 6       ;
; pma_cfg_i[0].w                                                                                                                 ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|exception_o~7                           ; 1                 ; 6       ;
; pma_cfg_i[0].m                                                                                                                 ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Mux9~1                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmachk:pmachk_inst|Mux9~0                                  ; 0                 ; 6       ;
; pma_cfg_i[1].m                                                                                                                 ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Mux9~1                                  ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmachk:pmachk_inst|Mux9~0                                  ; 1                 ; 6       ;
; pma_cfg_i[2].m                                                                                                                 ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|misaligned_o~0                          ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmachk:pmachk_inst|misaligned_o~0                          ; 1                 ; 6       ;
; ext_nmi                                                                                                                        ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.mcause[0]                                         ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.mcause[1]                                         ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.mcause[2]                                         ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.mstatus.mie                                       ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.mcause[3]                                         ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.mstatus.mpie                                      ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_nxt_pc[0]                                          ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_nxt_pc[1]                                          ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_nxt_pc[2]                                          ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_nxt_pc[3]                                          ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_nxt_pc[4]                                          ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_nxt_pc[5]                                          ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_nxt_pc[6]                                          ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_nxt_pc[7]                                          ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_nxt_pc[8]                                          ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_nxt_pc[10]                                         ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_nxt_pc[11]                                         ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_nxt_pc[12]                                         ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_nxt_pc[13]                                         ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_nxt_pc[14]                                         ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_nxt_pc[15]                                         ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_nxt_pc[16]                                         ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_nxt_pc[17]                                         ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_nxt_pc[18]                                         ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_nxt_pc[19]                                         ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_nxt_pc[20]                                         ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_nxt_pc[21]                                         ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_nxt_pc[22]                                         ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_nxt_pc[23]                                         ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_nxt_pc[24]                                         ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_nxt_pc[25]                                         ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_nxt_pc[26]                                         ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_nxt_pc[27]                                         ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_nxt_pc[28]                                         ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_nxt_pc[29]                                         ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_nxt_pc[30]                                         ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_nxt_pc[31]                                         ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.mepc[0]                                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.mepc[1]                                           ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.mstatus.sie                                       ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.mtval[13]~31                                      ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.mepc[1]~5                                         ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.stval[15]~19                                      ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.sepc[0]~32                                        ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.mcause[2]~0                                       ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.mepc[10]~6                                        ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.mepc[10]~7                                        ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr~52                                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr~56                                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr~64                                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr~72                                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr~80                                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr~94                                                ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr~102                                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr~110                                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr~118                                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.mstatus.mpp[1]~0                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.mstatus.mpp[1]~1                                  ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr~128                                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr~137                                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr~145                                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr~153                                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr~161                                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr~169                                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr~177                                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr~185                                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr~193                                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr~201                                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr~209                                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr~217                                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr~225                                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr~233                                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr~241                                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr~249                                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr~257                                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr~265                                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr~273                                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr~281                                               ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_prv~3                                              ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_nxt_pc[19]~8                                       ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_flush~1                                            ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_nxt_pc~59                                          ; 0                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_nxt_pc[19]~173                                     ; 0                 ; 6       ;
; ext_sint                                                                                                                       ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.mip.msip                                          ; 0                 ; 6       ;
; ext_tint                                                                                                                       ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.mip.mtip~feeder                                   ; 1                 ; 6       ;
; ext_int[1]                                                                                                                     ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|seip~0                                                ; 1                 ; 6       ;
; ext_int[3]                                                                                                                     ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.mip.meip                                          ; 1                 ; 6       ;
; dbg_dati[0]                                                                                                                    ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_dato[0]~feeder                                              ; 1                 ; 6       ;
; dbg_we                                                                                                                         ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_we~0                                                        ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_we_internal~2                                               ; 1                 ; 6       ;
; dbg_dati[1]                                                                                                                    ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_dato[1]~feeder                                              ; 0                 ; 6       ;
; dbg_dati[2]                                                                                                                    ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_dato[2]~feeder                                              ; 0                 ; 6       ;
; dbg_dati[3]                                                                                                                    ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_dato[3]~feeder                                              ; 1                 ; 6       ;
; dbg_dati[4]                                                                                                                    ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_dato[4]                                                     ; 1                 ; 6       ;
; dbg_dati[5]                                                                                                                    ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_dato[5]                                                     ; 0                 ; 6       ;
; dbg_dati[6]                                                                                                                    ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_dato[6]~feeder                                              ; 1                 ; 6       ;
; dbg_dati[7]                                                                                                                    ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_dato[7]~feeder                                              ; 1                 ; 6       ;
; dbg_dati[8]                                                                                                                    ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_dato[8]~feeder                                              ; 0                 ; 6       ;
; dbg_dati[9]                                                                                                                    ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_dato[9]                                                     ; 0                 ; 6       ;
; dbg_dati[10]                                                                                                                   ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_dato[10]~feeder                                             ; 1                 ; 6       ;
; dbg_dati[11]                                                                                                                   ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_dato[11]~feeder                                             ; 1                 ; 6       ;
; dbg_dati[12]                                                                                                                   ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_dato[12]~feeder                                             ; 1                 ; 6       ;
; dbg_dati[13]                                                                                                                   ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_dato[13]~feeder                                             ; 1                 ; 6       ;
; dbg_dati[14]                                                                                                                   ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_dato[14]~feeder                                             ; 0                 ; 6       ;
; dbg_dati[15]                                                                                                                   ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_dato[15]~feeder                                             ; 0                 ; 6       ;
; dbg_dati[16]                                                                                                                   ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_dato[16]~feeder                                             ; 0                 ; 6       ;
; dbg_dati[17]                                                                                                                   ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_dato[17]                                                    ; 0                 ; 6       ;
; dbg_dati[18]                                                                                                                   ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_dato[18]                                                    ; 0                 ; 6       ;
; dbg_dati[19]                                                                                                                   ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_dato[19]                                                    ; 1                 ; 6       ;
; dbg_dati[20]                                                                                                                   ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_dato[20]                                                    ; 0                 ; 6       ;
; dbg_dati[21]                                                                                                                   ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_dato[21]                                                    ; 1                 ; 6       ;
; dbg_dati[22]                                                                                                                   ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_dato[22]~feeder                                             ; 1                 ; 6       ;
; dbg_dati[23]                                                                                                                   ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_dato[23]                                                    ; 0                 ; 6       ;
; dbg_dati[24]                                                                                                                   ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_dato[24]                                                    ; 1                 ; 6       ;
; dbg_dati[25]                                                                                                                   ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_dato[25]                                                    ; 1                 ; 6       ;
; dbg_dati[26]                                                                                                                   ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_dato[26]                                                    ; 1                 ; 6       ;
; dbg_dati[27]                                                                                                                   ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_dato[27]~feeder                                             ; 1                 ; 6       ;
; dbg_dati[28]                                                                                                                   ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_dato[28]                                                    ; 1                 ; 6       ;
; dbg_dati[29]                                                                                                                   ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_dato[29]~feeder                                             ; 0                 ; 6       ;
; dbg_dati[30]                                                                                                                   ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_dato[30]~feeder                                             ; 0                 ; 6       ;
; dbg_dati[31]                                                                                                                   ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_dato[31]~feeder                                             ; 0                 ; 6       ;
; pma_cfg_i[2].x                                                                                                                 ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmachk:pmachk_inst|is_cache_access_o~2                     ; 1                 ; 6       ;
; pma_cfg_i[1].x                                                                                                                 ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmachk:pmachk_inst|is_cache_access_o~1                     ; 1                 ; 6       ;
;      - riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmachk:pmachk_inst|is_cache_access_o~4                     ; 1                 ; 6       ;
; pma_cfg_i[0].x                                                                                                                 ;                   ;         ;
;      - riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmachk:pmachk_inst|is_cache_access_o~3                     ; 0                 ; 6       ;
+--------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                     ; Location           ; Fan-Out ; Usage                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+
; HCLK                                                                                                                                                                     ; PIN_T2             ; 3991    ; Clock                   ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; HRESETn                                                                                                                                                                  ; PIN_T3             ; 2953    ; Async. clear            ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; HRESETn                                                                                                                                                                  ; PIN_T3             ; 5       ; Sync. clear             ; no     ; --                   ; --               ; --                        ;
; ahb3lite_sram1rw:dataRAM|HREADYOUT                                                                                                                                       ; LCFF_X58_Y43_N17   ; 73      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; ahb3lite_sram1rw:dataRAM|rl_ram_1r1w:ram_inst|rl_ram_1r1w_generic:ram_inst|altsyncram:mem_array[0][15]__3|altsyncram_uug1:auto_generated|decode_1oa:decode2|eq_node[0]~1 ; LCCOMB_X57_Y43_N16 ; 8       ; Write enable            ; no     ; --                   ; --               ; --                        ;
; ahb3lite_sram1rw:dataRAM|rl_ram_1r1w:ram_inst|rl_ram_1r1w_generic:ram_inst|altsyncram:mem_array[0][15]__3|altsyncram_uug1:auto_generated|decode_1oa:decode2|eq_node[1]~0 ; LCCOMB_X57_Y43_N22 ; 8       ; Write enable            ; no     ; --                   ; --               ; --                        ;
; ahb3lite_sram1rw:dataRAM|rl_ram_1r1w:ram_inst|rl_ram_1r1w_generic:ram_inst|altsyncram:mem_array[0][23]__2|altsyncram_uug1:auto_generated|decode_1oa:decode2|eq_node[0]~1 ; LCCOMB_X57_Y43_N24 ; 8       ; Write enable            ; no     ; --                   ; --               ; --                        ;
; ahb3lite_sram1rw:dataRAM|rl_ram_1r1w:ram_inst|rl_ram_1r1w_generic:ram_inst|altsyncram:mem_array[0][23]__2|altsyncram_uug1:auto_generated|decode_1oa:decode2|eq_node[1]~0 ; LCCOMB_X57_Y43_N2  ; 8       ; Write enable            ; no     ; --                   ; --               ; --                        ;
; ahb3lite_sram1rw:dataRAM|rl_ram_1r1w:ram_inst|rl_ram_1r1w_generic:ram_inst|altsyncram:mem_array[0][31]__1|altsyncram_uug1:auto_generated|decode_1oa:decode2|eq_node[0]~1 ; LCCOMB_X57_Y43_N26 ; 8       ; Write enable            ; no     ; --                   ; --               ; --                        ;
; ahb3lite_sram1rw:dataRAM|rl_ram_1r1w:ram_inst|rl_ram_1r1w_generic:ram_inst|altsyncram:mem_array[0][31]__1|altsyncram_uug1:auto_generated|decode_1oa:decode2|eq_node[1]~0 ; LCCOMB_X57_Y43_N10 ; 8       ; Write enable            ; no     ; --                   ; --               ; --                        ;
; ahb3lite_sram1rw:dataRAM|rl_ram_1r1w:ram_inst|rl_ram_1r1w_generic:ram_inst|altsyncram:mem_array[0][7]__4|altsyncram_uug1:auto_generated|decode_1oa:decode2|eq_node[0]~1  ; LCCOMB_X57_Y43_N20 ; 8       ; Write enable            ; no     ; --                   ; --               ; --                        ;
; ahb3lite_sram1rw:dataRAM|rl_ram_1r1w:ram_inst|rl_ram_1r1w_generic:ram_inst|altsyncram:mem_array[0][7]__4|altsyncram_uug1:auto_generated|decode_1oa:decode2|eq_node[1]~0  ; LCCOMB_X57_Y43_N18 ; 8       ; Write enable            ; no     ; --                   ; --               ; --                        ;
; ext_nmi                                                                                                                                                                  ; PIN_F19            ; 83      ; Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|biu_ahb3lite:dbiu_inst|HADDR[14]~19                                                                                                              ; LCCOMB_X45_Y32_N2  ; 19      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|biu_ahb3lite:dbiu_inst|WideNor0                                                                                                                  ; LCCOMB_X52_Y35_N6  ; 22      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|biu_ahb3lite:dbiu_inst|biu_stb_ack_o~0                                                                                                           ; LCCOMB_X49_Y22_N2  ; 7       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|biu_ahb3lite:ibiu_inst|HADDR[18]~15                                                                                                              ; LCCOMB_X32_Y39_N10 ; 13      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|biu_ahb3lite:ibiu_inst|WideNor0                                                                                                                  ; LCCOMB_X58_Y37_N2  ; 16      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|always12~0                                                                                                      ; LCCOMB_X50_Y43_N0  ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|always13~0                                                                                                      ; LCCOMB_X50_Y43_N16 ; 6       ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|always14~0                                                                                                      ; LCCOMB_X50_Y43_N10 ; 4       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|always15~0                                                                                                      ; LCCOMB_X48_Y42_N18 ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|always16~0                                                                                                      ; LCCOMB_X50_Y43_N12 ; 4       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|always17~0                                                                                                      ; LCCOMB_X50_Y43_N2  ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|always18~2                                                                                                      ; LCCOMB_X48_Y42_N22 ; 4       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|always19~2                                                                                                      ; LCCOMB_X48_Y42_N20 ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|always7~0                                                                                                       ; LCCOMB_X50_Y43_N14 ; 2       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|dbg.cause[2]~4                                                                                                  ; LCCOMB_X50_Y42_N26 ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_we_pc                                                                                                        ; LCFF_X40_Y33_N31   ; 34      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|always0~0                                                                                                      ; LCCOMB_X45_Y30_N16 ; 34      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|ex_stall~0                                                                                                     ; LCCOMB_X49_Y26_N22 ; 96      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_bu:bu|bu_bp_update                                                                                       ; LCFF_X40_Y30_N15   ; 3       ; Write enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_bu:bu|bu_bp_update~0                                                                                     ; LCCOMB_X40_Y30_N14 ; 4       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_bu:bu|du_wrote_pc                                                                                        ; LCFF_X40_Y33_N19   ; 38      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_div:div|Selector204~3                                                                                    ; LCCOMB_X21_Y29_N12 ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_div:div|Selector210~0                                                                                    ; LCCOMB_X21_Y29_N24 ; 33      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_div:div|cnt[0]~8                                                                                         ; LCCOMB_X19_Y26_N22 ; 4       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_div:div|cnt[3]~4                                                                                         ; LCCOMB_X22_Y26_N10 ; 36      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_div:div|cnt[3]~7                                                                                         ; LCCOMB_X19_Y26_N0  ; 33      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_div:div|neg_s~0                                                                                          ; LCCOMB_X21_Y30_N6  ; 34      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_div:div|state.ST_DIV                                                                                     ; LCFF_X19_Y26_N7    ; 75      ; Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_div:div|state.ST_RES                                                                                     ; LCFF_X18_Y30_N21   ; 36      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_lsu:lsu|lsu_bubble~2                                                                                     ; LCCOMB_X41_Y28_N30 ; 67      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_id:id_unit|always0~2                                                                                                       ; LCCOMB_X42_Y26_N28 ; 4       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_id:id_unit|id_bubble~1                                                                                                     ; LCCOMB_X48_Y26_N0  ; 22      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_id:id_unit|id_exception[11]~24                                                                                             ; LCCOMB_X30_Y30_N30 ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_id:id_unit|id_opB[30]~9                                                                                                    ; LCCOMB_X30_Y32_N0  ; 63      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_id:id_unit|id_pc[15]~35                                                                                                    ; LCCOMB_X42_Y26_N22 ; 31      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_id:id_unit|stall~3                                                                                                         ; LCCOMB_X49_Y26_N14 ; 45      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|if_instr[10]~0                                                                                                  ; LCCOMB_X50_Y30_N8  ; 77      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|if_nxt_pc[23]~4                                                                                                 ; LCCOMB_X38_Y36_N2  ; 2       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|if_nxt_pc[23]~8                                                                                                 ; LCCOMB_X38_Y36_N22 ; 29      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|if_pc[26]~2                                                                                                     ; LCCOMB_X42_Y29_N24 ; 31      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|parcel_shift_register[12]~34                                                                                    ; LCCOMB_X43_Y32_N14 ; 16      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|parcel_shift_register[12]~37                                                                                    ; LCCOMB_X42_Y30_N24 ; 16      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|parcel_shift_register[17]~45                                                                                    ; LCCOMB_X42_Y30_N14 ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|parcel_shift_register[17]~64                                                                                    ; LCCOMB_X42_Y33_N8  ; 16      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|pd_exception[1]~1                                                                                               ; LCCOMB_X42_Y29_N10 ; 6       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|pd_pc[26]~72                                                                                                    ; LCCOMB_X50_Y34_N26 ; 30      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|WideOr21                                                                                               ; LCCOMB_X56_Y42_N6  ; 93      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always10~2                                                                                             ; LCCOMB_X47_Y27_N10 ; 4       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always11~1                                                                                             ; LCCOMB_X47_Y29_N16 ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always13~14                                                                                            ; LCCOMB_X53_Y26_N22 ; 30      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always30~5                                                                                             ; LCCOMB_X47_Y30_N12 ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always31~2                                                                                             ; LCCOMB_X47_Y30_N4  ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always32~2                                                                                             ; LCCOMB_X39_Y25_N8  ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always33~2                                                                                             ; LCCOMB_X47_Y26_N30 ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always34~2                                                                                             ; LCCOMB_X47_Y30_N0  ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always35~2                                                                                             ; LCCOMB_X47_Y30_N30 ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always36~2                                                                                             ; LCCOMB_X47_Y26_N18 ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always37~2                                                                                             ; LCCOMB_X47_Y26_N6  ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always38~2                                                                                             ; LCCOMB_X47_Y30_N6  ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always39~2                                                                                             ; LCCOMB_X47_Y30_N24 ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always3~11                                                                                             ; LCCOMB_X50_Y26_N0  ; 33      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always3~13                                                                                             ; LCCOMB_X51_Y26_N0  ; 65      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always3~9                                                                                              ; LCCOMB_X51_Y25_N14 ; 65      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always40~3                                                                                             ; LCCOMB_X47_Y26_N22 ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always41~2                                                                                             ; LCCOMB_X76_Y23_N18 ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always42~2                                                                                             ; LCCOMB_X47_Y30_N20 ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always43~2                                                                                             ; LCCOMB_X47_Y30_N26 ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always44~2                                                                                             ; LCCOMB_X47_Y26_N4  ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always45~2                                                                                             ; LCCOMB_X47_Y26_N8  ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always46~1                                                                                             ; LCCOMB_X57_Y26_N24 ; 31      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always47~3                                                                                             ; LCCOMB_X52_Y28_N28 ; 3       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always48~1                                                                                             ; LCCOMB_X51_Y29_N24 ; 2       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always49~0                                                                                             ; LCCOMB_X51_Y29_N10 ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always4~6                                                                                              ; LCCOMB_X51_Y27_N30 ; 30      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always5~2                                                                                              ; LCCOMB_X47_Y27_N2  ; 31      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always6~2                                                                                              ; LCCOMB_X49_Y28_N2  ; 3       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always7~2                                                                                              ; LCCOMB_X52_Y28_N14 ; 16      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always9~5                                                                                              ; LCCOMB_X47_Y29_N12 ; 3       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.mcause[2]~1                                                                                        ; LCCOMB_X47_Y25_N2  ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.mcycle.l[5]~0                                                                                      ; LCCOMB_X51_Y25_N16 ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.mepc[1]~8                                                                                          ; LCCOMB_X47_Y31_N6  ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.mie.ssie~0                                                                                         ; LCCOMB_X54_Y31_N14 ; 3       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.minstret.l[0]~0                                                                                    ; LCCOMB_X52_Y25_N2  ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.mstatus.mpp[1]~2                                                                                   ; LCCOMB_X41_Y25_N28 ; 2       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.mstatus.uxl[0]~0                                                                                   ; LCCOMB_X47_Y27_N6  ; 6       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.mstatus.uxl[0]~1                                                                                   ; LCCOMB_X47_Y27_N0  ; 9       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.mtval[13]~31                                                                                       ; LCCOMB_X49_Y25_N6  ; 33      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.mtval[13]~32                                                                                       ; LCCOMB_X47_Y25_N16 ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[0].a[1]~0                                                                                   ; LCCOMB_X48_Y26_N20 ; 5       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[10].a[1]~0                                                                                  ; LCCOMB_X47_Y24_N6  ; 5       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[11].a[1]~0                                                                                  ; LCCOMB_X47_Y24_N26 ; 5       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[12].a[1]~0                                                                                  ; LCCOMB_X47_Y23_N6  ; 5       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[13].a[1]~0                                                                                  ; LCCOMB_X47_Y23_N0  ; 5       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[14].a[1]~0                                                                                  ; LCCOMB_X47_Y23_N12 ; 5       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[15].a[1]~0                                                                                  ; LCCOMB_X47_Y23_N18 ; 5       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[1].a[1]~0                                                                                   ; LCCOMB_X52_Y22_N20 ; 5       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[2].a[1]~0                                                                                   ; LCCOMB_X41_Y22_N18 ; 5       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[3].a[1]~0                                                                                   ; LCCOMB_X48_Y26_N26 ; 5       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[4].a[1]~0                                                                                   ; LCCOMB_X48_Y25_N10 ; 5       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[5].a[1]~0                                                                                   ; LCCOMB_X45_Y21_N26 ; 5       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[6].a[1]~0                                                                                   ; LCCOMB_X60_Y23_N8  ; 5       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[7].a[1]~0                                                                                   ; LCCOMB_X59_Y23_N22 ; 5       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[8].a[1]~0                                                                                   ; LCCOMB_X47_Y24_N12 ; 5       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[9].a[1]~0                                                                                   ; LCCOMB_X47_Y24_N0  ; 5       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.scause[1]~4                                                                                        ; LCCOMB_X51_Y29_N18 ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.sepc[0]~32                                                                                         ; LCCOMB_X40_Y29_N6  ; 66      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.sepc[0]~33                                                                                         ; LCCOMB_X54_Y29_N22 ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.stval[15]~19                                                                                       ; LCCOMB_X43_Y29_N18 ; 33      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.stval[15]~21                                                                                       ; LCCOMB_X53_Y26_N6  ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_flush                                                                                               ; LCFF_X45_Y29_N9    ; 81      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_nxt_pc[19]~173                                                                                      ; LCCOMB_X45_Y29_N22 ; 29      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_wb:wb_unit|Selector0~4                                                                                                     ; LCCOMB_X48_Y29_N16 ; 240     ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_wb:wb_unit|WideNor1~0                                                                                                      ; LCCOMB_X45_Y33_N2  ; 18      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_wb:wb_unit|wb_we_o                                                                                                         ; LCFF_X47_Y35_N23   ; 4       ; Write enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|ext_access_req~0                                                                                                  ; LCCOMB_X45_Y23_N10 ; 50      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst|req_o~1                                                                                  ; LCCOMB_X44_Y26_N24 ; 33      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst|rl_queue:rl_queue_inst|queue_data[0][57]~5                                               ; LCCOMB_X45_Y26_N6  ; 67      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|riscv_membuf:nxt_pc_queue_inst|req_o~2                                                                            ; LCCOMB_X33_Y39_N28 ; 34      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|riscv_membuf:nxt_pc_queue_inst|rl_queue:rl_queue_inst|queue_data[0][5]~5                                          ; LCCOMB_X33_Y39_N6  ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmachk:pmachk_inst|is_cache_access_o~8                                                                      ; LCCOMB_X33_Y13_N8  ; 37      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst|queue_data[0][7]~5                                                                   ; LCCOMB_X34_Y42_N8  ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst|queue_data[1][6]~40                                                                  ; LCCOMB_X34_Y42_N6  ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst|queue_data[2][7]~74                                                                  ; LCCOMB_X34_Y42_N14 ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst|queue_data[3][18]~108                                                                ; LCCOMB_X34_Y42_N18 ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst|queue_data[4][17]~143                                                                ; LCCOMB_X34_Y42_N16 ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst|queue_data[5][8]~177                                                                 ; LCCOMB_X34_Y42_N20 ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst|queue_data[6][1]~211                                                                 ; LCCOMB_X34_Y42_N4  ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst|queue_data[7][0]~0                                                                   ; LCCOMB_X51_Y36_N2  ; 789     ; Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst|queue_data[7][0]~246                                                                 ; LCCOMB_X34_Y42_N30 ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst|queue_wadr[2]~7                                                                      ; LCCOMB_X35_Y37_N6  ; 2       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[0][65]~2                                                                    ; LCCOMB_X49_Y34_N0  ; 66      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[1][37]~69                                                                   ; LCCOMB_X49_Y30_N18 ; 66      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[2][30]~136                                                                  ; LCCOMB_X49_Y33_N30 ; 66      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[3][8]~203                                                                   ; LCCOMB_X51_Y33_N6  ; 66      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[4][12]~271                                                                  ; LCCOMB_X52_Y30_N30 ; 66      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[5][47]~339                                                                  ; LCCOMB_X51_Y30_N2  ; 66      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[6][27]~407                                                                  ; LCCOMB_X50_Y30_N26 ; 66      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[7][21]~474                                                                  ; LCCOMB_X50_Y30_N22 ; 66      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_wadr[1]~4                                                                        ; LCCOMB_X50_Y38_N12 ; 2       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                        ;
+---------+----------+---------+----------------------+------------------+---------------------------+
; Name    ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------+----------+---------+----------------------+------------------+---------------------------+
; HCLK    ; PIN_T2   ; 3991    ; Global Clock         ; GCLK3            ; --                        ;
; HRESETn ; PIN_T3   ; 2953    ; Global Clock         ; GCLK1            ; --                        ;
+---------+----------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                              ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------+
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst|queue_data[7][0]~0                            ; 789     ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_wb:wb_unit|Selector0~4                                                              ; 240     ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|parcel_queue_d.pc[1]~0                                                     ; 152     ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|mem_ack_o~1                                           ; 124     ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux61~2                                                                 ; 113     ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux60~2                                                                 ; 113     ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux62~2                                                                 ; 100     ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux63~2                                                                 ; 97      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|ex_stall~0                                                              ; 96      ;
; pma_cfg_i[0].a[0]                                                                                                                 ; 95      ;
; pma_cfg_i[0].a[1]                                                                                                                 ; 94      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|WideOr21                                                        ; 93      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_wb:wb_unit|Selector0~2                                                              ; 88      ;
; ext_nmi                                                                                                                           ; 83      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_id:id_unit|id_instr[14]                                                             ; 82      ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|comb~0                                                                     ; 81      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_flush                                                        ; 81      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|if_instr[10]~0                                                           ; 77      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|always1~0                                                                ; 76      ;
; dbg_stall                                                                                                                         ; 75      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_div:div|state.ST_DIV                                              ; 75      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst|rl_queue:rl_queue_inst|empty_o                    ; 73      ;
; ahb3lite_sram1rw:dataRAM|HREADYOUT                                                                                                ; 73      ;
; pma_cfg_i[1].a[1]                                                                                                                 ; 72      ;
; pma_cfg_i[2].a[1]                                                                                                                 ; 68      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst|rl_queue:rl_queue_inst|queue_data~141             ; 67      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst|rl_queue:rl_queue_inst|queue_data~140             ; 67      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst|rl_queue:rl_queue_inst|queue_data[1][35]~40       ; 67      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst|rl_queue:rl_queue_inst|queue_data[0][57]~5        ; 67      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_lsu:lsu|lsu_bubble~2                                              ; 67      ;
; riscv_top_ahb3lite:rv12|biu_ahb3lite:dbiu_inst|HADDR[12]                                                                          ; 67      ;
; riscv_top_ahb3lite:rv12|biu_ahb3lite:dbiu_inst|HADDR[13]                                                                          ; 67      ;
; riscv_top_ahb3lite:rv12|biu_ahb3lite:dbiu_inst|HADDR[10]                                                                          ; 67      ;
; riscv_top_ahb3lite:rv12|biu_ahb3lite:dbiu_inst|HADDR[11]                                                                          ; 67      ;
; riscv_top_ahb3lite:rv12|biu_ahb3lite:dbiu_inst|HADDR[8]                                                                           ; 67      ;
; riscv_top_ahb3lite:rv12|biu_ahb3lite:dbiu_inst|HADDR[9]                                                                           ; 67      ;
; riscv_top_ahb3lite:rv12|biu_ahb3lite:dbiu_inst|HADDR[6]                                                                           ; 67      ;
; riscv_top_ahb3lite:rv12|biu_ahb3lite:dbiu_inst|HADDR[7]                                                                           ; 67      ;
; riscv_top_ahb3lite:rv12|biu_ahb3lite:dbiu_inst|HADDR[4]                                                                           ; 67      ;
; riscv_top_ahb3lite:rv12|biu_ahb3lite:dbiu_inst|HADDR[5]                                                                           ; 67      ;
; riscv_top_ahb3lite:rv12|biu_ahb3lite:dbiu_inst|HADDR[2]                                                                           ; 67      ;
; riscv_top_ahb3lite:rv12|biu_ahb3lite:dbiu_inst|HADDR[3]                                                                           ; 67      ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[7][21]~474                           ; 66      ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[6][27]~407                           ; 66      ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[5][47]~339                           ; 66      ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[4][12]~271                           ; 66      ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[3][8]~203                            ; 66      ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[2][30]~136                           ; 66      ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[1][37]~69                            ; 66      ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[0][65]~2                             ; 66      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.sepc[0]~32                                                  ; 66      ;
; pma_cfg_i[2].a[0]                                                                                                                 ; 65      ;
; pma_cfg_i[1].a[0]                                                                                                                 ; 65      ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[6][27]~405                           ; 65      ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[5][47]~337                           ; 65      ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[4][12]~269                           ; 65      ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[3][8]~201                            ; 65      ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[2][30]~134                           ; 65      ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[1][37]~67                            ; 65      ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[0][65]~0                             ; 65      ;
; ahb3lite_sram1rw:dataRAM|waddr[13]                                                                                                ; 65      ;
; ahb3lite_sram1rw:dataRAM|waddr[12]                                                                                                ; 65      ;
; ahb3lite_sram1rw:dataRAM|waddr[11]                                                                                                ; 65      ;
; ahb3lite_sram1rw:dataRAM|waddr[10]                                                                                                ; 65      ;
; ahb3lite_sram1rw:dataRAM|waddr[9]                                                                                                 ; 65      ;
; ahb3lite_sram1rw:dataRAM|waddr[8]                                                                                                 ; 65      ;
; ahb3lite_sram1rw:dataRAM|waddr[7]                                                                                                 ; 65      ;
; ahb3lite_sram1rw:dataRAM|waddr[6]                                                                                                 ; 65      ;
; ahb3lite_sram1rw:dataRAM|waddr[5]                                                                                                 ; 65      ;
; ahb3lite_sram1rw:dataRAM|waddr[4]                                                                                                 ; 65      ;
; ahb3lite_sram1rw:dataRAM|waddr[3]                                                                                                 ; 65      ;
; ahb3lite_sram1rw:dataRAM|waddr[2]                                                                                                 ; 65      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always3~13                                                      ; 65      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always3~9                                                       ; 65      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[4]                                                        ; 65      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_id:id_unit|id_opB[30]~9                                                             ; 63      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux59~2                                                                 ; 63      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[0].a[0]                                              ; 63      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_id:id_unit|id_instr[31]                                                             ; 63      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[2]                                                        ; 63      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|if_pc[26]~0                                                              ; 61      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|pd_pc[26]~6                                                              ; 60      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|if_instr[5]                                                              ; 59      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_nxt_pc[19]~171                                               ; 58      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|if_nxt_pc[23]~5                                                          ; 58      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add96~6                                           ; 56      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[0].a[1]                                              ; 55      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Equal80~0                                         ; 53      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector368~0                                     ; 53      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector329~0                                     ; 53      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector261~0                                     ; 53      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector81~0                                      ; 53      ;
; pma_adr_i[0][28]                                                                                                                  ; 52      ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|Decoder0~0                                      ; 52      ;
; ahb3lite_sram1rw:dataRAM|rl_ram_1r1w:ram_inst|contention_reg                                                                      ; 52      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_dext:dext_inst|hold_mem_req                                          ; 52      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add64~6                                           ; 51      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|ext_access_req~0                                                           ; 50      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|dbg_bp~0                                                                 ; 50      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_div:div|b[31]~30                                                  ; 50      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_mul:mul|WideNor3~0                                                ; 49      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux27~1                                                                 ; 49      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux33~1                                                                 ; 49      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_id:id_unit|id_instr[12]                                                             ; 49      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector664~0                                     ; 49      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector619~0                                     ; 49      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector858~0                                     ; 49      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector739~0                                     ; 49      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector438~0                                     ; 49      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector505~0                                     ; 49      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add2~61                                           ; 49      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add32~6                                           ; 49      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_mul:mul|Selector64~2                                              ; 48      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_bu:bu|bu_nxt_pc[11]~3                                             ; 48      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux27~0                                                                 ; 48      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux33~0                                                                 ; 48      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector180~0                                     ; 48      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector149~0                                     ; 48      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector561~0                                     ; 48      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector789~0                                     ; 48      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|napot_ub~1                                        ; 48      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_div:div|div_r[6]~19                                               ; 46      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux0~2                                                                  ; 46      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.mepc[10]~7                                                  ; 45      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.mepc[10]~6                                                  ; 45      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_id:id_unit|stall~3                                                                  ; 45      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add480~1                                          ; 45      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_nxt_pc[19]~16                                                ; 44      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_div:div|div_r[6]~16                                               ; 44      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_bu:bu|bu_nxt_pc[11]~11                                            ; 44      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add416~1                                          ; 44      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add384~1                                          ; 44      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_nxt_pc[19]~172                                               ; 43      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector180~1                                     ; 43      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector149~1                                     ; 43      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector561~1                                     ; 43      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n~2326                                            ; 43      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector789~1                                     ; 43      ;
; pma_adr_i[2][27]                                                                                                                  ; 42      ;
; pma_adr_i[2][28]                                                                                                                  ; 42      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector664~1                                     ; 42      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n~2523                                            ; 42      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add352~1                                          ; 42      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector619~1                                     ; 42      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector858~1                                     ; 42      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector739~1                                     ; 42      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector438~1                                     ; 42      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n~1761                                            ; 42      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add288~1                                          ; 42      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector505~1                                     ; 42      ;
; pma_adr_i[1][27]                                                                                                                  ; 41      ;
; pma_adr_i[1][28]                                                                                                                  ; 41      ;
; pma_adr_i[0][27]                                                                                                                  ; 41      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n~2644                                            ; 41      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_wb:wb_unit|wb_exception_o[2]                                                        ; 41      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n~2139                                            ; 41      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n~2044                                            ; 41      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n~1948                                            ; 41      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_mul:mul|Equal4~0                                                  ; 40      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n~2424                                            ; 40      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n~1380                                            ; 40      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add128~1                                          ; 40      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|napot_ub~2                                        ; 40      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[9].a[1]                                              ; 40      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[1].a[1]                                              ; 40      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[5].a[1]                                              ; 40      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[12].a[1]                                             ; 40      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.minstret.h[9]~9                                             ; 40      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.minstret.h[7]~7                                             ; 40      ;
; pma_adr_i[2][23]                                                                                                                  ; 39      ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|riscv_membuf:nxt_pc_queue_inst|rl_queue:rl_queue_inst|empty_o              ; 39      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.mepc[1]~4                                                   ; 39      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add256~2                                          ; 39      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[3].a[1]                                              ; 39      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[15].a[1]                                             ; 39      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[7].a[1]                                              ; 39      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[8].a[1]                                              ; 39      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[12][0]                                              ; 39      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.minstret.h[11]~11                                           ; 39      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.minstret.h[8]~8                                             ; 39      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.minstret.h[3]~3                                             ; 39      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.minstret.h[2]~2                                             ; 39      ;
; pma_adr_i[0][25]                                                                                                                  ; 38      ;
; pma_adr_i[0][26]                                                                                                                  ; 38      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_id:id_unit|id_opB[3]~7                                                              ; 38      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_bu:bu|du_wrote_pc                                                 ; 38      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector928~0                                     ; 38      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft12~0                                     ; 38      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector368~1                                     ; 38      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft10~0                                     ; 38      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector329~1                                     ; 38      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft8~2                                      ; 38      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector261~1                                     ; 38      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft2~0                                      ; 38      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Selector81~1                                      ; 38      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[2]                                               ; 38      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[3]                                               ; 38      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[4]                                               ; 38      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[5]                                               ; 38      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[6]                                               ; 38      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[7]                                               ; 38      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[8]                                               ; 38      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[9]                                               ; 38      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[10]                                              ; 38      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[11]                                              ; 38      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[12]                                              ; 38      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[13]                                              ; 38      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[14]                                              ; 38      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[11].a[1]                                             ; 38      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[10].a[1]                                             ; 38      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[2].a[1]                                              ; 38      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[14].a[1]                                             ; 38      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[6].a[1]                                              ; 38      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[13].a[1]                                             ; 38      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[4].a[1]                                              ; 38      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[0][0]                                               ; 38      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[11][0]                                              ; 38      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[13][0]                                              ; 38      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[14][0]                                              ; 38      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_bu:bu|bu_flush                                                    ; 38      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.minstret.h[12]~12                                           ; 38      ;
; pma_adr_i[2][24]                                                                                                                  ; 37      ;
; pma_adr_i[2][26]                                                                                                                  ; 37      ;
; pma_adr_i[1][23]                                                                                                                  ; 37      ;
; pma_adr_i[0][24]                                                                                                                  ; 37      ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|riscv_pmachk:pmachk_inst|is_cache_access_o~8                               ; 37      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft30~0                                     ; 37      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n~1192                                            ; 37      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add32~0                                           ; 37      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[4][0]                                               ; 37      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.stval[20]~6                                                 ; 37      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.stval[19]~5                                                 ; 37      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.stval[18]~4                                                 ; 37      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.stval[17]~3                                                 ; 37      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.minstret.h[15]~13                                           ; 37      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.minstret.h[10]~10                                           ; 37      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.minstret.h[4]~4                                             ; 37      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.minstret.h[1]~1                                             ; 37      ;
; pma_adr_i[2][0]                                                                                                                   ; 36      ;
; pma_adr_i[1][26]                                                                                                                  ; 36      ;
; pma_adr_i[0][23]                                                                                                                  ; 36      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_div:div|state.ST_RES                                              ; 36      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|parcel_shift_register[0]                                                 ; 36      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|parcel_shift_register[1]                                                 ; 36      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_div:div|cnt[3]~4                                                  ; 36      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[15]                                              ; 36      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[16]                                              ; 36      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[17]                                              ; 36      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[18]                                              ; 36      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[19]                                              ; 36      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[20]                                              ; 36      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[21]                                              ; 36      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[22]                                              ; 36      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[23]                                              ; 36      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[24]                                              ; 36      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[25]                                              ; 36      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[26]                                              ; 36      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[27]                                              ; 36      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[28]                                              ; 36      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[29]                                              ; 36      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[30]                                              ; 36      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_mmu:mmu_inst|padr_o[31]                                              ; 36      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[9].a[0]                                              ; 36      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[1].a[0]                                              ; 36      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[5].a[0]                                              ; 36      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[1][0]                                               ; 36      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[2][0]                                               ; 36      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[8][0]                                               ; 36      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[9][0]                                               ; 36      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[10][0]                                              ; 36      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[5][0]                                               ; 36      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[6][0]                                               ; 36      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[6]                                                        ; 36      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.stval[31]~15                                                ; 36      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.stval[28]~14                                                ; 36      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.stval[27]~13                                                ; 36      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.stval[26]~12                                                ; 36      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.stval[25]~11                                                ; 36      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.stval[24]~10                                                ; 36      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.stval[23]~9                                                 ; 36      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.stval[16]~2                                                 ; 36      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.minstret.h[5]~5                                             ; 36      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.minstret.h[0]~0                                             ; 36      ;
; pma_adr_i[1][25]                                                                                                                  ; 35      ;
; ahb3lite_sram1rw:dataRAM|waddr[14]                                                                                                ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[11].a[0]                                             ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[3].a[0]                                              ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[7].a[0]                                              ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[2].a[0]                                              ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[10].a[0]                                             ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[14].a[0]                                             ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[6].a[0]                                              ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[13].a[0]                                             ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[8].a[0]                                              ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[12].a[0]                                             ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[4].a[0]                                              ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[3][0]                                               ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[7][0]                                               ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[15][0]                                              ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|WideNor1                                                                 ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add1~62                                           ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add1~60                                           ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add1~58                                           ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add1~56                                           ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add1~54                                           ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add1~52                                           ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add1~50                                           ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add1~48                                           ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add1~46                                           ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add1~44                                           ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add1~42                                           ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add1~40                                           ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add1~38                                           ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add1~36                                           ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add1~34                                           ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add1~32                                           ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add1~30                                           ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add1~28                                           ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add1~26                                           ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add1~24                                           ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add1~22                                           ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add1~20                                           ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add1~18                                           ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add1~16                                           ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add1~14                                           ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add1~12                                           ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add1~10                                           ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add1~8                                            ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add1~6                                            ; 35      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add1~4                                            ; 35      ;
; pma_adr_i[2][22]                                                                                                                  ; 34      ;
; pma_adr_i[2][25]                                                                                                                  ; 34      ;
; pma_adr_i[1][24]                                                                                                                  ; 34      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_alu:alu|alu_r[28]~15                                              ; 34      ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|riscv_membuf:nxt_pc_queue_inst|req_o~2                                     ; 34      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_div:div|neg_s~0                                                   ; 34      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_we_pc                                                                 ; 34      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|always0~0                                                               ; 34      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_div:div|div_bubble                                                ; 34      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_mul:mul|mul_bubble                                                ; 34      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n~2619                                            ; 34      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|ShiftLeft4~29                                     ; 34      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~488                                             ; 34      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpcfg[15].a[0]                                             ; 34      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr_raddr[1]~10                                                 ; 34      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add64~0                                           ; 34      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add32~0                                           ; 34      ;
; pma_adr_i[0][0]                                                                                                                   ; 33      ;
; pma_adr_i[0][21]                                                                                                                  ; 33      ;
; pma_adr_i[0][22]                                                                                                                  ; 33      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|immJ[20]~62                                                              ; 33      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always3~14                                                      ; 33      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_div:div|cnt[3]~7                                                  ; 33      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_div:div|Selector210~0                                             ; 33      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_wb:wb_unit|wb_we_o~3                                                                ; 33      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_alu:alu|WideNor0~13                                               ; 33      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_alu:alu|WideNor0~8                                                ; 33      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_alu:alu|alu_r[28]~2                                               ; 33      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_membuf:membuf_inst|req_o~1                                           ; 33      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.stval[15]~19                                                ; 33      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.mtval[13]~31                                                ; 33      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always3~11                                                      ; 33      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always3~6                                                       ; 33      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_alu:alu|WideNor34                                                 ; 33      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_id:id_unit|id_instr[3]                                                              ; 33      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add448~1                                          ; 33      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|WideNor4~0                                                               ; 33      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|Equal24~1                                                                ; 33      ;
; riscv_top_ahb3lite:rv12|biu_ahb3lite:ibiu_inst|HADDR[13]                                                                          ; 33      ;
; riscv_top_ahb3lite:rv12|biu_ahb3lite:ibiu_inst|HADDR[12]                                                                          ; 33      ;
; riscv_top_ahb3lite:rv12|biu_ahb3lite:ibiu_inst|HADDR[11]                                                                          ; 33      ;
; riscv_top_ahb3lite:rv12|biu_ahb3lite:ibiu_inst|HADDR[10]                                                                          ; 33      ;
; riscv_top_ahb3lite:rv12|biu_ahb3lite:ibiu_inst|HADDR[9]                                                                           ; 33      ;
; riscv_top_ahb3lite:rv12|biu_ahb3lite:ibiu_inst|HADDR[8]                                                                           ; 33      ;
; riscv_top_ahb3lite:rv12|biu_ahb3lite:ibiu_inst|HADDR[7]                                                                           ; 33      ;
; riscv_top_ahb3lite:rv12|biu_ahb3lite:ibiu_inst|HADDR[6]                                                                           ; 33      ;
; riscv_top_ahb3lite:rv12|biu_ahb3lite:ibiu_inst|HADDR[5]                                                                           ; 33      ;
; riscv_top_ahb3lite:rv12|biu_ahb3lite:ibiu_inst|HADDR[4]                                                                           ; 33      ;
; riscv_top_ahb3lite:rv12|biu_ahb3lite:ibiu_inst|HADDR[3]                                                                           ; 33      ;
; riscv_top_ahb3lite:rv12|biu_ahb3lite:ibiu_inst|HADDR[2]                                                                           ; 33      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_div:div|Add0~0                                                    ; 33      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.stval[22]~8                                                 ; 33      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.stval[21]~7                                                 ; 33      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.stval[14]~1                                                 ; 33      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.stval[13]~0                                                 ; 33      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.minstret.h[6]~6                                             ; 33      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add32~8                                           ; 33      ;
; pma_adr_i[1][21]                                                                                                                  ; 32      ;
; pma_adr_i[1][22]                                                                                                                  ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|riscv_membuf:nxt_pc_queue_inst|rl_queue:rl_queue_inst|queue_data~71        ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|riscv_membuf:nxt_pc_queue_inst|rl_queue:rl_queue_inst|queue_data~70        ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_alu:alu|WideNor0~23                                               ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.mepc[1]~8                                                   ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|always19~2                                                               ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|Equal42~3                                                       ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|Equal40~3                                                       ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|Equal6~3                                                                 ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|Equal9~2                                                                 ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst|queue_data[7][0]~246                          ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst|queue_data[7][0]~244                          ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst|queue_data[6][1]~211                          ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst|queue_data~209                                ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst|queue_data[5][8]~177                          ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst|queue_data~175                                ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst|queue_data[4][17]~143                         ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst|queue_data~141                                ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst|queue_data[3][18]~108                         ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst|queue_data~106                                ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|riscv_membuf:nxt_pc_queue_inst|rl_queue:rl_queue_inst|queue_data[1][24]~37 ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst|queue_data[2][7]~74                           ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst|queue_data~72                                 ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|riscv_membuf:nxt_pc_queue_inst|rl_queue:rl_queue_inst|queue_data[0][5]~5   ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst|queue_data[1][6]~40                           ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst|queue_data~38                                 ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst|queue_data[0][7]~5                            ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:ext_vadr_queue_inst|queue_data~2                                  ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|parcel_shift_register[17]~45                                             ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_lsu:lsu|Add0~1                                                    ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_alu:alu|WideNor0~19                                               ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_alu:alu|WideNor0~17                                               ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_alu:alu|WideNor0~12                                               ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_div:div|Selector204~3                                             ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.scause[1]~4                                                 ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always49~0                                                      ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always11~1                                                      ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.mcause[2]~1                                                 ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always30~5                                                      ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always31~2                                                      ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always32~2                                                      ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always33~2                                                      ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always34~2                                                      ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always38~2                                                      ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always39~2                                                      ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.sepc[0]~33                                                  ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.stval[15]~21                                                ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always42~2                                                      ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always40~3                                                      ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always41~2                                                      ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.mtval[13]~32                                                ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.mcycle.l[5]~0                                               ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.minstret.l[0]~0                                             ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always35~2                                                      ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always36~2                                                      ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always37~2                                                      ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always43~2                                                      ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always44~2                                                      ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always45~2                                                      ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_rf:int_rf|src1_is_x0[0]                                                             ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux27~2                                                                 ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux33~2                                                                 ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_rf:int_rf|src2_is_x0[0]                                                             ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux95~0                                                                 ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|dbg.cause[2]~4                                                           ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|always12~0                                                               ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|always15~0                                                               ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|always17~0                                                               ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1886                                            ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|Equal21~0                                                       ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.mtvec[0]                                                    ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|Equal39~0                                                       ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|Equal41~0                                                       ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|Equal48~3                                                       ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|Equal50~0                                                       ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|Equal49~0                                                       ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|Equal52~0                                                       ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|Equal51~0                                                       ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|Equal57~0                                                       ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|Equal56~2                                                       ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|Equal24~0                                                       ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|Equal22~1                                                       ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|Equal60~0                                                       ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|Equal58~0                                                       ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_csr_rval~4                                                   ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_csr_rval~3                                                   ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|Selector18~0                                                    ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|Equal53~0                                                       ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|Equal61~0                                                       ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|Equal55~0                                                       ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|Equal63~0                                                       ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|Equal62~0                                                       ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|Equal25~0                                                                ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|Equal7~0                                                                 ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|Equal11~0                                                                ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.minstret.h[30]~15                                           ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.minstret.h[29]~14                                           ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add96~0                                           ; 32      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add64~8                                           ; 32      ;
; pma_adr_i[1][0]                                                                                                                   ; 31      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_div:div|Selector43~2                                              ; 31      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_id:id_unit|id_pc[15]~35                                                             ; 31      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|Equal13~2                                                                ; 31      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|Equal2~0                                                                 ; 31      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_id:id_unit|id_opB[22]~11                                                            ; 31      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_div:div|div_r[6]~17                                               ; 31      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_div:div|Selector203~0                                             ; 31      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|if_pc[26]~2                                                              ; 31      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always5~2                                                       ; 31      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always46~1                                                      ; 31      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_id:id_unit|id_instr[13]                                                             ; 31      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add96~1                                           ; 31      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add320~1                                          ; 31      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1164                                            ; 31      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|ShiftLeft1~4                                      ; 31      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|Equal16~1                                                       ; 31      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|Equal54~0                                                       ; 31      ;
; pma_adr_i[2][21]                                                                                                                  ; 30      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_mul:mul|Selector30~3                                              ; 30      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|pd_pc[26]~72                                                             ; 30      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always13~14                                                     ; 30      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|Equal0~9                                                                 ; 30      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|WideOr17                                                        ; 30      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always4~6                                                       ; 30      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add384~3                                          ; 30      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Selector60~3                                      ; 30      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|ShiftLeft3~4                                      ; 30      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|Equal35~3                                                       ; 30      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|dbg_dato[7]~3                                                            ; 30      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|Equal23~0                                                       ; 30      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|Equal33~1                                                       ; 30      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|Equal59~0                                                       ; 30      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|Selector18~1                                                    ; 30      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr_raddr[0]~11                                                 ; 30      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add32~4                                           ; 30      ;
; pma_adr_i[1][20]                                                                                                                  ; 29      ;
; pma_adr_i[0][15]                                                                                                                  ; 29      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|st_nxt_pc[19]~173                                               ; 29      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|if_nxt_pc[23]~8                                                          ; 29      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add160~0                                          ; 29      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add128~2                                          ; 29      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_id:id_unit|id_instr[21]                                                             ; 29      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add96~4                                           ; 29      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add64~4                                           ; 29      ;
; pma_adr_i[2][18]                                                                                                                  ; 28      ;
; pma_adr_i[1][18]                                                                                                                  ; 28      ;
; pma_adr_i[0][18]                                                                                                                  ; 28      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|parcel_sr_valid[2]                                                       ; 28      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_alu:alu|WideNor0~16                                               ; 28      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|if_instr[20]                                                             ; 28      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add96~3                                           ; 28      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add480~2                                          ; 28      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add511~0                                          ; 28      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add448~2                                          ; 28      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add416~2                                          ; 28      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add224~2                                          ; 28      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add224~0                                          ; 28      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add192~0                                          ; 28      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add64~0                                           ; 28      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|napot_ub~0                                        ; 28      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr_raddr[2]~0                                                  ; 28      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_lsu:lsu|Add0~34                                                   ; 28      ;
; pma_adr_i[2][15]                                                                                                                  ; 27      ;
; pma_adr_i[1][15]                                                                                                                  ; 27      ;
; pma_adr_i[1][19]                                                                                                                  ; 27      ;
; pma_adr_i[0][20]                                                                                                                  ; 27      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr_wval[22]~98                                                 ; 27      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_lsu:lsu|WideNor11                                                 ; 27      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|Add1~1                                                          ; 27      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr_wval[22]~40                                                 ; 27      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|always7~1                                                                ; 27      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|if_instr[31]                                                             ; 27      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|if_instr[21]                                                             ; 27      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add96~2                                           ; 27      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add352~2                                          ; 27      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add511~2                                          ; 27      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add256~1                                          ; 27      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add192~2                                          ; 27      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add64~2                                           ; 27      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_id:id_unit|id_instr[25]                                                             ; 27      ;
; pma_adr_i[2][20]                                                                                                                  ; 26      ;
; pma_adr_i[0][19]                                                                                                                  ; 26      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|Add0~4                                                          ; 26      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|if_instr[2]                                                              ; 26      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|if_instr[3]                                                              ; 26      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|if_instr[6]                                                              ; 26      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add96~4                                           ; 26      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add288~2                                          ; 26      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add160~2                                          ; 26      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n~1316                                            ; 26      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add32~1                                           ; 26      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|ShiftLeft2~8                                      ; 26      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_id:id_unit|id_instr[23]                                                             ; 26      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[8]                                                        ; 26      ;
; pma_adr_i[2][11]                                                                                                                  ; 25      ;
; pma_adr_i[2][19]                                                                                                                  ; 25      ;
; pma_adr_i[0][11]                                                                                                                  ; 25      ;
; pma_adr_i[0][12]                                                                                                                  ; 25      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_wb:wb_unit|ShiftRight0~1                                                            ; 25      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add224~4                                          ; 25      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add160~4                                          ; 25      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n~1125                                            ; 25      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add66~63                                          ; 25      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add34~63                                          ; 25      ;
; pma_adr_i[2][12]                                                                                                                  ; 24      ;
; pma_adr_i[1][12]                                                                                                                  ; 24      ;
; pma_adr_i[0][17]                                                                                                                  ; 24      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_id:id_unit|id_opB[22]~10                                                            ; 24      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_wb:wb_unit|wb_r_o[29]~10                                                            ; 24      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_wb:wb_unit|wb_r_o[29]~9                                                             ; 24      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|if_instr[22]                                                             ; 24      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add320~4                                          ; 24      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add511~3                                          ; 24      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add192~4                                          ; 24      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add64~4                                           ; 24      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|dbg_dato[7]~4                                                            ; 24      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|dbg_dato[7]~2                                                            ; 24      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|Equal44~6                                                       ; 24      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|Equal46~0                                                       ; 24      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|Equal47~0                                                       ; 24      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|Equal45~0                                                       ; 24      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add96~2                                           ; 24      ;
; pma_adr_i[2][17]                                                                                                                  ; 23      ;
; pma_adr_i[1][13]                                                                                                                  ; 23      ;
; pma_adr_i[1][16]                                                                                                                  ; 23      ;
; pma_adr_i[1][17]                                                                                                                  ; 23      ;
; pma_adr_i[0][13]                                                                                                                  ; 23      ;
; pma_adr_i[0][16]                                                                                                                  ; 23      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|if_instr[4]                                                              ; 23      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add320~3                                          ; 23      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add320~2                                          ; 23      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft30~2                                     ; 23      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft13~0                                     ; 23      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft11~0                                     ; 23      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft8~4                                      ; 23      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft3~0                                      ; 23      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|ShiftLeft4~20                                     ; 23      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1929                                            ; 23      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~483                                             ; 23      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr_raddr[9]~5                                                  ; 23      ;
; pma_adr_i[2][13]                                                                                                                  ; 22      ;
; pma_adr_i[2][16]                                                                                                                  ; 22      ;
; pma_adr_i[1][11]                                                                                                                  ; 22      ;
; pma_adr_i[0][8]                                                                                                                   ; 22      ;
; riscv_top_ahb3lite:rv12|biu_ahb3lite:dbiu_inst|WideNor0                                                                           ; 22      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux29~2                                                                 ; 22      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux28~2                                                                 ; 22      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_id:id_unit|id_bubble~1                                                              ; 22      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add352~3                                          ; 22      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n~2407                                            ; 22      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add448~3                                          ; 22      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft26~2                                     ; 22      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1208                                            ; 22      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~33                                           ; 22      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1174                                            ; 22      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~8                                            ; 22      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[1][25]                                              ; 22      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[0][25]                                              ; 22      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[4][25]                                              ; 22      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[6][25]                                              ; 22      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[5][25]                                              ; 22      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[0][18]                                              ; 22      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_id:id_unit|id_instr[26]                                                             ; 22      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add96~8                                           ; 22      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add32~2                                           ; 22      ;
; pma_adr_i[2][8]                                                                                                                   ; 21      ;
; pma_adr_i[1][8]                                                                                                                   ; 21      ;
; pma_adr_i[1][29]                                                                                                                  ; 21      ;
; pma_adr_i[0][14]                                                                                                                  ; 21      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux31~2                                                                 ; 21      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux30~2                                                                 ; 21      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux1~2                                                                  ; 21      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n~2468                                            ; 21      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n~2370                                            ; 21      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add288~3                                          ; 21      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n~1707                                            ; 21      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add256~3                                          ; 21      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|ShiftLeft4~19                                     ; 21      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|ShiftLeft4~16                                     ; 21      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1173                                            ; 21      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~496                                             ; 21      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[3][25]                                              ; 21      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[2][25]                                              ; 21      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[8][25]                                              ; 21      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[10][25]                                             ; 21      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[9][25]                                              ; 21      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[7][25]                                              ; 21      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[15][25]                                             ; 21      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[3][18]                                              ; 21      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr_raddr[6]~7                                                  ; 21      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_lsu:lsu|Add0~36                                                   ; 21      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|Add64~2                                           ; 21      ;
; pma_adr_i[2][14]                                                                                                                  ; 20      ;
; pma_adr_i[2][29]                                                                                                                  ; 20      ;
; pma_adr_i[0][7]                                                                                                                   ; 20      ;
; pma_adr_i[0][9]                                                                                                                   ; 20      ;
; pma_adr_i[0][10]                                                                                                                  ; 20      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_alu:alu|alu_r[25]~8                                               ; 20      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|if_instr[29]                                                             ; 20      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|if_instr[28]                                                             ; 20      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux27~5                                                                 ; 20      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux25~2                                                                 ; 20      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux24~2                                                                 ; 20      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux23~2                                                                 ; 20      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux8~2                                                                  ; 20      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux7~2                                                                  ; 20      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux6~2                                                                  ; 20      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux3~2                                                                  ; 20      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux2~2                                                                  ; 20      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_dext:dext_inst|mem_ack_o~3                                           ; 20      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n~2167                                            ; 20      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft26~10                                    ; 20      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add384~2                                          ; 20      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n~1789                                            ; 20      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n~1501                                            ; 20      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n~1408                                            ; 20      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n~1332                                            ; 20      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n~1219                                            ; 20      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1896                                            ; 20      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1209                                            ; 20      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1172                                            ; 20      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~7                                            ; 20      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~455                                             ; 20      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[2][18]                                              ; 20      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[1][18]                                              ; 20      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_id:id_unit|id_instr[29]                                                             ; 20      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_rf:int_rf|rf_rtl_0_bypass[10]                                                       ; 20      ;
; pma_adr_i[2][7]                                                                                                                   ; 19      ;
; pma_adr_i[2][9]                                                                                                                   ; 19      ;
; pma_adr_i[2][10]                                                                                                                  ; 19      ;
; pma_adr_i[1][7]                                                                                                                   ; 19      ;
; pma_adr_i[1][9]                                                                                                                   ; 19      ;
; pma_adr_i[1][10]                                                                                                                  ; 19      ;
; pma_adr_i[1][14]                                                                                                                  ; 19      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|parcel_shift_register[17]~43                                             ; 19      ;
; riscv_top_ahb3lite:rv12|biu_ahb3lite:dbiu_inst|HADDR[14]~19                                                                       ; 19      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_id:id_unit|Selector34~0                                                             ; 19      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|if_instr[30]                                                             ; 19      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux58~2                                                                 ; 19      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux26~2                                                                 ; 19      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux57~2                                                                 ; 19      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux56~2                                                                 ; 19      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux22~2                                                                 ; 19      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux21~2                                                                 ; 19      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux20~2                                                                 ; 19      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux19~2                                                                 ; 19      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux18~2                                                                 ; 19      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux17~2                                                                 ; 19      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux16~2                                                                 ; 19      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux15~2                                                                 ; 19      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux14~2                                                                 ; 19      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux13~2                                                                 ; 19      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux12~2                                                                 ; 19      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux11~2                                                                 ; 19      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux10~2                                                                 ; 19      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux9~2                                                                  ; 19      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux5~2                                                                  ; 19      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux4~2                                                                  ; 19      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft4~8                                      ; 19      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n~2273                                            ; 19      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n~2123                                            ; 19      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add416~3                                          ; 19      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1163                                            ; 19      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|ShiftLeft0~7                                      ; 19      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~454                                             ; 19      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[4][18]                                              ; 19      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[6][18]                                              ; 19      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[5][18]                                              ; 19      ;
; pma_adr_i[0][29]                                                                                                                  ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_alu:alu|alu_r[8]~13                                               ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_alu:alu|alu_r[8]~12                                               ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_wb:wb_unit|WideNor1~0                                                               ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux55~2                                                                 ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux54~2                                                                 ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux53~2                                                                 ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux52~2                                                                 ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux51~2                                                                 ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux50~2                                                                 ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux49~2                                                                 ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux48~2                                                                 ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add480~3                                          ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n~2087                                            ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft24~18                                    ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n~1991                                            ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n~1895                                            ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n~1441                                            ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1930                                            ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~44                                           ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1888                                            ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~43                                           ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1201                                            ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1196                                            ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~523                                             ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~460                                             ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~457                                             ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[11][26]                                             ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[12][26]                                             ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[13][26]                                             ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[14][26]                                             ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[2][19]                                              ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[15][18]                                             ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[2][13]                                              ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[1][13]                                              ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[9][8]                                               ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[8][8]                                               ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[0][6]                                               ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[2][6]                                               ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[1][6]                                               ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[4][6]                                               ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_id:id_unit|id_instr[20]                                                             ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_du:du_unit|du_addr[6]                                                               ; 18      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n~2696                                            ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|rl_queue:parcel_queue_inst|queue_data[7][21]~476                           ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_alu:alu|alu_r[28]~6                                               ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_wb:wb_unit|ShiftRight0~3                                                            ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|WideOr15                                                        ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_alu:alu|WideNor37~3                                               ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_id:id_unit|id_instr[4]                                                              ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_id:id_unit|stall~2                                                                  ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|matched_pmp[3]~9                                  ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|matched_pmp[2]~8                                  ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft22~7                                     ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add224~1                                          ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add160~1                                          ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft6~12                                     ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1955                                            ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1900                                            ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1895                                            ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1885                                            ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|ShiftLeft3~5                                      ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~25                                           ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|ShiftLeft1~5                                      ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~453                                             ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[3][27]                                              ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[2][27]                                              ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[4][27]                                              ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[11][27]                                             ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[12][27]                                             ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[13][27]                                             ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[7][27]                                              ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[14][27]                                             ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[11][25]                                             ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[12][25]                                             ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[13][25]                                             ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[14][25]                                             ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[13][24]                                             ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[4][21]                                              ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[1][19]                                              ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[10][8]                                              ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[6][8]                                               ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[5][8]                                               ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[3][6]                                               ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[10][6]                                              ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[9][6]                                               ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[8][6]                                               ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[11][6]                                              ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[12][6]                                              ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[6][6]                                               ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[5][6]                                               ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[13][6]                                              ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[7][6]                                               ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[14][6]                                              ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[2][5]                                               ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[1][5]                                               ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[4][5]                                               ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[3][5]                                               ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[9][5]                                               ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[8][5]                                               ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[10][5]                                              ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[11][5]                                              ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[12][5]                                              ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[6][5]                                               ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[5][5]                                               ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[13][5]                                              ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[7][5]                                               ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[14][5]                                              ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[10][1]                                              ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[9][1]                                               ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[8][1]                                               ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[11][1]                                              ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[12][1]                                              ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[13][1]                                              ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[14][1]                                              ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_req                                          ; 17      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n~2770                                            ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|parcel_shift_register[17]~64                                             ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_wb:wb_unit|wb_r_o[29]~117                                                           ; 16      ;
; riscv_top_ahb3lite:rv12|biu_ahb3lite:ibiu_inst|WideNor0                                                                           ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|parcel_shift_register[17]~42                                             ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|parcel_shift_register[12]~37                                             ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_if:if_unit|parcel_shift_register[12]~34                                             ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always7~2                                                       ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|always30~1                                                      ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux47~2                                                                 ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux46~2                                                                 ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux45~2                                                                 ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux44~2                                                                 ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux43~2                                                                 ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux42~2                                                                 ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux41~2                                                                 ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux40~2                                                                 ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux39~2                                                                 ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux38~2                                                                 ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux37~2                                                                 ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux36~2                                                                 ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux35~2                                                                 ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux34~2                                                                 ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|Mux33~5                                                                 ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft20~12                                    ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n~2389                                            ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft28~7                                     ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft28~5                                     ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add511~1                                          ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft24~13                                    ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft22~5                                     ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft16~12                                    ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft14~6                                     ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add192~1                                          ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|ShiftLeft6~10                                     ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add128~3                                          ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|Add64~1                                           ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmpchk:pmpchk_inst|n~1141                                            ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1932                                            ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|ShiftLeft3~7                                      ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~1165                                            ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|ShiftLeft1~7                                      ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|ShiftLeft1~6                                      ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~520                                             ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~497                                             ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|true~11                                           ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~459                                             ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_pmachk:pmachk_inst|n~456                                             ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[7][28]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[1][27]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[0][27]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[8][27]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[10][27]                                             ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[9][27]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[6][27]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[5][27]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[8][26]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[10][26]                                             ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[9][26]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[12][24]                                             ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[11][24]                                             ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[14][24]                                             ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[7][22]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[0][21]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[9][21]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[6][21]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[5][21]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[3][20]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[3][19]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[9][19]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[8][19]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[10][19]                                             ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[11][19]                                             ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[12][19]                                             ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[13][19]                                             ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[14][19]                                             ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[11][18]                                             ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[12][18]                                             ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[13][18]                                             ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[14][18]                                             ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[12][14]                                             ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[9][13]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[8][13]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[11][13]                                             ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[10][13]                                             ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[12][13]                                             ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[13][13]                                             ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[14][13]                                             ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[4][12]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[1][10]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[2][10]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[0][8]                                               ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[2][8]                                               ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[1][8]                                               ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[3][8]                                               ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[11][8]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[12][8]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[13][8]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[15][8]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[14][8]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[3][7]                                               ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[2][7]                                               ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[8][7]                                               ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[10][7]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[9][7]                                               ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[12][7]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[11][7]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[13][7]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[14][7]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[15][6]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[0][5]                                               ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[15][5]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[8][4]                                               ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[10][4]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[9][4]                                               ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[11][4]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[12][4]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[13][4]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[14][4]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[9][3]                                               ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[8][3]                                               ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[11][3]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[10][3]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[12][3]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[13][3]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[14][3]                                              ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[2][1]                                               ; 16      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_state1_10:cpu_state|csr.pmpaddr[1][1]                                               ; 16      ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF      ; Location                                                                                                                                                                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; ahb3lite_rom1rw:instROM|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ALTSYNCRAM                                                                        ; AUTO ; ROM              ; Single Clock ; 4096         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 131072 ; 4096                        ; 32                          ; --                          ; --                          ; 131072              ; 32   ; main.hex ; M4K_X64_Y31, M4K_X64_Y27, M4K_X55_Y26, M4K_X84_Y32, M4K_X55_Y28, M4K_X64_Y25, M4K_X55_Y23, M4K_X64_Y22, M4K_X55_Y32, M4K_X64_Y32, M4K_X84_Y34, M4K_X55_Y19, M4K_X64_Y29, M4K_X84_Y33, M4K_X55_Y29, M4K_X64_Y18, M4K_X64_Y30, M4K_X64_Y21, M4K_X55_Y25, M4K_X55_Y18, M4K_X55_Y24, M4K_X55_Y21, M4K_X55_Y27, M4K_X64_Y23, M4K_X55_Y31, M4K_X64_Y20, M4K_X64_Y33, M4K_X64_Y24, M4K_X55_Y20, M4K_X64_Y28, M4K_X55_Y30, M4K_X64_Y19 ; Don't care           ; Don't care      ; Don't care      ;
; ahb3lite_sram1rw:dataRAM|rl_ram_1r1w:ram_inst|rl_ram_1r1w_generic:ram_inst|altsyncram:mem_array[0][15]__3|altsyncram_uug1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; Single Clock ; 8192         ; 8            ; 8192         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 65536  ; 8192                        ; 8                           ; 8192                        ; 8                           ; 65536               ; 16   ; None     ; M4K_X55_Y48, M4K_X55_Y49, M4K_X84_Y43, M4K_X37_Y46, M4K_X84_Y40, M4K_X17_Y38, M4K_X37_Y47, M4K_X55_Y47, M4K_X64_Y47, M4K_X64_Y48, M4K_X37_Y48, M4K_X37_Y49, M4K_X64_Y46, M4K_X64_Y45, M4K_X37_Y41, M4K_X37_Y38                                                                                                                                                                                                                 ; Old data             ; Don't care      ; Don't care      ;
; ahb3lite_sram1rw:dataRAM|rl_ram_1r1w:ram_inst|rl_ram_1r1w_generic:ram_inst|altsyncram:mem_array[0][23]__2|altsyncram_uug1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; Single Clock ; 8192         ; 8            ; 8192         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 65536  ; 8192                        ; 8                           ; 8192                        ; 8                           ; 65536               ; 16   ; None     ; M4K_X64_Y37, M4K_X64_Y40, M4K_X84_Y42, M4K_X64_Y42, M4K_X64_Y38, M4K_X84_Y41, M4K_X64_Y44, M4K_X64_Y43, M4K_X37_Y44, M4K_X37_Y43, M4K_X55_Y46, M4K_X55_Y43, M4K_X64_Y39, M4K_X64_Y41, M4K_X37_Y39, M4K_X37_Y40                                                                                                                                                                                                                 ; Old data             ; Don't care      ; Don't care      ;
; ahb3lite_sram1rw:dataRAM|rl_ram_1r1w:ram_inst|rl_ram_1r1w_generic:ram_inst|altsyncram:mem_array[0][31]__1|altsyncram_uug1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; Single Clock ; 8192         ; 8            ; 8192         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 65536  ; 8192                        ; 8                           ; 8192                        ; 8                           ; 65536               ; 16   ; None     ; M4K_X64_Y26, M4K_X37_Y27, M4K_X37_Y35, M4K_X37_Y36, M4K_X37_Y22, M4K_X55_Y40, M4K_X55_Y41, M4K_X55_Y39, M4K_X84_Y39, M4K_X55_Y44, M4K_X37_Y23, M4K_X37_Y28, M4K_X55_Y22, M4K_X55_Y36, M4K_X64_Y34, M4K_X55_Y34                                                                                                                                                                                                                 ; Old data             ; Don't care      ; Don't care      ;
; ahb3lite_sram1rw:dataRAM|rl_ram_1r1w:ram_inst|rl_ram_1r1w_generic:ram_inst|altsyncram:mem_array[0][7]__4|altsyncram_uug1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Single Clock ; 8192         ; 8            ; 8192         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 65536  ; 8192                        ; 8                           ; 8192                        ; 8                           ; 65536               ; 16   ; None     ; M4K_X64_Y35, M4K_X64_Y36, M4K_X55_Y45, M4K_X55_Y42, M4K_X55_Y35, M4K_X37_Y31, M4K_X37_Y45, M4K_X37_Y42, M4K_X37_Y24, M4K_X37_Y32, M4K_X55_Y37, M4K_X55_Y33, M4K_X37_Y25, M4K_X84_Y35, M4K_X37_Y26, M4K_X55_Y38                                                                                                                                                                                                                 ; Old data             ; Don't care      ; Don't care      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_bp:bp_unit|rl_ram_1r1w:bp_ram_inst|rl_ram_1r1w_generic:ram_inst|altsyncram:mem_array[0][1]__1|altsyncram_eug1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 4096         ; 2            ; 4096         ; 2            ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 4096                        ; 2                           ; 4096                        ; 2                           ; 8192                ; 2    ; None     ; M4K_X37_Y34, M4K_X37_Y33                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; Don't care      ; Don't care      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_rf:int_rf|altsyncram:rf_rtl_0|altsyncram_sng1:auto_generated|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None     ; M4K_X37_Y37                                                                                                                                                                                                                                                                                                                                                                                                                    ; Old data             ; Don't care      ; Don't care      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_rf:int_rf|altsyncram:rf_rtl_1|altsyncram_sng1:auto_generated|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None     ; M4K_X37_Y30                                                                                                                                                                                                                                                                                                                                                                                                                    ; Old data             ; Don't care      ; Don't care      ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_rf:int_rf|altsyncram:rf_rtl_2|altsyncram_sng1:auto_generated|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None     ; M4K_X37_Y29                                                                                                                                                                                                                                                                                                                                                                                                                    ; Old data             ; Don't care      ; Don't care      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 300               ;
; Simple Multipliers (18-bit)           ; 4           ; 1                   ; 150               ;
; Embedded Multiplier Blocks            ; 4           ; --                  ; 150               ;
; Embedded Multiplier 9-bit elements    ; 8           ; 2                   ; 300               ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 4           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                        ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_mul:mul|lpm_mult:Mult0|mult_l8t:auto_generated|mac_out8     ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y33_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_mul:mul|lpm_mult:Mult0|mult_l8t:auto_generated|mac_mult7 ;                            ; DSPMULT_X28_Y33_N0 ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_mul:mul|lpm_mult:Mult0|mult_l8t:auto_generated|mac_out6     ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y34_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_mul:mul|lpm_mult:Mult0|mult_l8t:auto_generated|mac_mult5 ;                            ; DSPMULT_X28_Y34_N0 ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_mul:mul|lpm_mult:Mult0|mult_l8t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y35_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_mul:mul|lpm_mult:Mult0|mult_l8t:auto_generated|mac_mult3 ;                            ; DSPMULT_X28_Y35_N0 ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_mul:mul|lpm_mult:Mult0|mult_l8t:auto_generated|w513w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y36_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_mul:mul|lpm_mult:Mult0|mult_l8t:auto_generated|mac_mult1 ;                            ; DSPMULT_X28_Y36_N0 ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+---------------------------------------------------------+
; Other Routing Usage Summary                             ;
+-----------------------------+---------------------------+
; Other Routing Resource Type ; Usage                     ;
+-----------------------------+---------------------------+
; Block interconnects         ; 42,144 / 197,592 ( 21 % ) ;
; C16 interconnects           ; 1,470 / 6,270 ( 23 % )    ;
; C4 interconnects            ; 30,313 / 123,120 ( 25 % ) ;
; Direct links                ; 4,741 / 197,592 ( 2 % )   ;
; Global clocks               ; 2 / 16 ( 13 % )           ;
; Local interconnects         ; 9,608 / 68,416 ( 14 % )   ;
; R24 interconnects           ; 1,620 / 5,926 ( 27 % )    ;
; R4 interconnects            ; 36,580 / 167,484 ( 22 % ) ;
+-----------------------------+---------------------------+


+------------------------------------------------------------------------------+
; LAB Logic Elements                                                           ;
+---------------------------------------------+--------------------------------+
; Number of Logic Elements  (Average = 13.99) ; Number of LABs  (Total = 1660) ;
+---------------------------------------------+--------------------------------+
; 1                                           ; 18                             ;
; 2                                           ; 21                             ;
; 3                                           ; 18                             ;
; 4                                           ; 15                             ;
; 5                                           ; 19                             ;
; 6                                           ; 19                             ;
; 7                                           ; 17                             ;
; 8                                           ; 20                             ;
; 9                                           ; 19                             ;
; 10                                          ; 51                             ;
; 11                                          ; 50                             ;
; 12                                          ; 52                             ;
; 13                                          ; 82                             ;
; 14                                          ; 78                             ;
; 15                                          ; 344                            ;
; 16                                          ; 837                            ;
+---------------------------------------------+--------------------------------+


+---------------------------------------------------------------------+
; LAB-wide Signals                                                    ;
+------------------------------------+--------------------------------+
; LAB-wide Signals  (Average = 1.03) ; Number of LABs  (Total = 1660) ;
+------------------------------------+--------------------------------+
; 1 Async. clear                     ; 476                            ;
; 1 Clock                            ; 594                            ;
; 1 Clock enable                     ; 293                            ;
; 1 Sync. clear                      ; 72                             ;
; 1 Sync. load                       ; 71                             ;
; 2 Clock enables                    ; 201                            ;
+------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Signals Sourced                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Signals Sourced  (Average = 14.85) ; Number of LABs  (Total = 1660) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 71                             ;
; 1                                            ; 89                             ;
; 2                                            ; 26                             ;
; 3                                            ; 18                             ;
; 4                                            ; 17                             ;
; 5                                            ; 18                             ;
; 6                                            ; 19                             ;
; 7                                            ; 16                             ;
; 8                                            ; 13                             ;
; 9                                            ; 12                             ;
; 10                                           ; 33                             ;
; 11                                           ; 38                             ;
; 12                                           ; 51                             ;
; 13                                           ; 71                             ;
; 14                                           ; 56                             ;
; 15                                           ; 177                            ;
; 16                                           ; 497                            ;
; 17                                           ; 45                             ;
; 18                                           ; 49                             ;
; 19                                           ; 41                             ;
; 20                                           ; 35                             ;
; 21                                           ; 26                             ;
; 22                                           ; 28                             ;
; 23                                           ; 30                             ;
; 24                                           ; 31                             ;
; 25                                           ; 17                             ;
; 26                                           ; 16                             ;
; 27                                           ; 14                             ;
; 28                                           ; 16                             ;
; 29                                           ; 12                             ;
; 30                                           ; 16                             ;
; 31                                           ; 15                             ;
; 32                                           ; 47                             ;
+----------------------------------------------+--------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+-------------------------------------------------+--------------------------------+
; Number of Signals Sourced Out  (Average = 9.39) ; Number of LABs  (Total = 1660) ;
+-------------------------------------------------+--------------------------------+
; 0                                               ; 71                             ;
; 1                                               ; 101                            ;
; 2                                               ; 45                             ;
; 3                                               ; 36                             ;
; 4                                               ; 54                             ;
; 5                                               ; 73                             ;
; 6                                               ; 100                            ;
; 7                                               ; 128                            ;
; 8                                               ; 147                            ;
; 9                                               ; 115                            ;
; 10                                              ; 108                            ;
; 11                                              ; 92                             ;
; 12                                              ; 101                            ;
; 13                                              ; 93                             ;
; 14                                              ; 71                             ;
; 15                                              ; 128                            ;
; 16                                              ; 95                             ;
; 17                                              ; 24                             ;
; 18                                              ; 17                             ;
; 19                                              ; 9                              ;
; 20                                              ; 9                              ;
; 21                                              ; 11                             ;
; 22                                              ; 9                              ;
; 23                                              ; 9                              ;
; 24                                              ; 7                              ;
; 25                                              ; 3                              ;
; 26                                              ; 3                              ;
; 27                                              ; 1                              ;
+-------------------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Distinct Inputs  (Average = 23.20) ; Number of LABs  (Total = 1660) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 0                              ;
; 1                                            ; 0                              ;
; 2                                            ; 7                              ;
; 3                                            ; 9                              ;
; 4                                            ; 7                              ;
; 5                                            ; 5                              ;
; 6                                            ; 17                             ;
; 7                                            ; 9                              ;
; 8                                            ; 11                             ;
; 9                                            ; 15                             ;
; 10                                           ; 31                             ;
; 11                                           ; 26                             ;
; 12                                           ; 32                             ;
; 13                                           ; 37                             ;
; 14                                           ; 50                             ;
; 15                                           ; 63                             ;
; 16                                           ; 57                             ;
; 17                                           ; 52                             ;
; 18                                           ; 53                             ;
; 19                                           ; 44                             ;
; 20                                           ; 44                             ;
; 21                                           ; 47                             ;
; 22                                           ; 69                             ;
; 23                                           ; 60                             ;
; 24                                           ; 61                             ;
; 25                                           ; 58                             ;
; 26                                           ; 56                             ;
; 27                                           ; 78                             ;
; 28                                           ; 65                             ;
; 29                                           ; 85                             ;
; 30                                           ; 242                            ;
; 31                                           ; 150                            ;
; 32                                           ; 91                             ;
; 33                                           ; 11                             ;
; 34                                           ; 5                              ;
; 35                                           ; 9                              ;
; 36                                           ; 1                              ;
; 37                                           ; 1                              ;
; 38                                           ; 1                              ;
; 39                                           ; 1                              ;
+----------------------------------------------+--------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 °C   ;
; High Junction Temperature ; 85 °C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device EP2C70F896C6 for design "RV12LP"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ASDO~ is reserved at location G7
    Info (169125): Pin ~nCSO~ is reserved at location K9
    Info (169125): Pin ~LVDS195p/nCEO~ is reserved at location AD25
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 232 pins of 232 total pins
    Info (169086): Pin pma_cfg_i[2].amo_type[0] not assigned to an exact location on the device
    Info (169086): Pin pma_cfg_i[2].amo_type[1] not assigned to an exact location on the device
    Info (169086): Pin pma_cfg_i[2].wi not assigned to an exact location on the device
    Info (169086): Pin pma_cfg_i[2].ri not assigned to an exact location on the device
    Info (169086): Pin pma_cfg_i[2].cc not assigned to an exact location on the device
    Info (169086): Pin pma_cfg_i[1].amo_type[0] not assigned to an exact location on the device
    Info (169086): Pin pma_cfg_i[1].amo_type[1] not assigned to an exact location on the device
    Info (169086): Pin pma_cfg_i[1].wi not assigned to an exact location on the device
    Info (169086): Pin pma_cfg_i[1].ri not assigned to an exact location on the device
    Info (169086): Pin pma_cfg_i[1].cc not assigned to an exact location on the device
    Info (169086): Pin pma_cfg_i[0].amo_type[0] not assigned to an exact location on the device
    Info (169086): Pin pma_cfg_i[0].amo_type[1] not assigned to an exact location on the device
    Info (169086): Pin pma_cfg_i[0].wi not assigned to an exact location on the device
    Info (169086): Pin pma_cfg_i[0].ri not assigned to an exact location on the device
    Info (169086): Pin pma_cfg_i[0].cc not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[2][30] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[2][31] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[1][30] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[1][31] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[0][30] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[0][31] not assigned to an exact location on the device
    Info (169086): Pin ext_int[0] not assigned to an exact location on the device
    Info (169086): Pin ext_int[2] not assigned to an exact location on the device
    Info (169086): Pin dbg_dato[0] not assigned to an exact location on the device
    Info (169086): Pin dbg_dato[1] not assigned to an exact location on the device
    Info (169086): Pin dbg_dato[2] not assigned to an exact location on the device
    Info (169086): Pin dbg_dato[3] not assigned to an exact location on the device
    Info (169086): Pin dbg_dato[4] not assigned to an exact location on the device
    Info (169086): Pin dbg_dato[5] not assigned to an exact location on the device
    Info (169086): Pin dbg_dato[6] not assigned to an exact location on the device
    Info (169086): Pin dbg_dato[7] not assigned to an exact location on the device
    Info (169086): Pin dbg_dato[8] not assigned to an exact location on the device
    Info (169086): Pin dbg_dato[9] not assigned to an exact location on the device
    Info (169086): Pin dbg_dato[10] not assigned to an exact location on the device
    Info (169086): Pin dbg_dato[11] not assigned to an exact location on the device
    Info (169086): Pin dbg_dato[12] not assigned to an exact location on the device
    Info (169086): Pin dbg_dato[13] not assigned to an exact location on the device
    Info (169086): Pin dbg_dato[14] not assigned to an exact location on the device
    Info (169086): Pin dbg_dato[15] not assigned to an exact location on the device
    Info (169086): Pin dbg_dato[16] not assigned to an exact location on the device
    Info (169086): Pin dbg_dato[17] not assigned to an exact location on the device
    Info (169086): Pin dbg_dato[18] not assigned to an exact location on the device
    Info (169086): Pin dbg_dato[19] not assigned to an exact location on the device
    Info (169086): Pin dbg_dato[20] not assigned to an exact location on the device
    Info (169086): Pin dbg_dato[21] not assigned to an exact location on the device
    Info (169086): Pin dbg_dato[22] not assigned to an exact location on the device
    Info (169086): Pin dbg_dato[23] not assigned to an exact location on the device
    Info (169086): Pin dbg_dato[24] not assigned to an exact location on the device
    Info (169086): Pin dbg_dato[25] not assigned to an exact location on the device
    Info (169086): Pin dbg_dato[26] not assigned to an exact location on the device
    Info (169086): Pin dbg_dato[27] not assigned to an exact location on the device
    Info (169086): Pin dbg_dato[28] not assigned to an exact location on the device
    Info (169086): Pin dbg_dato[29] not assigned to an exact location on the device
    Info (169086): Pin dbg_dato[30] not assigned to an exact location on the device
    Info (169086): Pin dbg_dato[31] not assigned to an exact location on the device
    Info (169086): Pin dbg_ack not assigned to an exact location on the device
    Info (169086): Pin dbg_bp not assigned to an exact location on the device
    Info (169086): Pin pma_cfg_i[0].c not assigned to an exact location on the device
    Info (169086): Pin pma_cfg_i[1].c not assigned to an exact location on the device
    Info (169086): Pin pma_cfg_i[2].c not assigned to an exact location on the device
    Info (169086): Pin dbg_addr[13] not assigned to an exact location on the device
    Info (169086): Pin dbg_addr[12] not assigned to an exact location on the device
    Info (169086): Pin dbg_addr[14] not assigned to an exact location on the device
    Info (169086): Pin dbg_addr[15] not assigned to an exact location on the device
    Info (169086): Pin dbg_addr[9] not assigned to an exact location on the device
    Info (169086): Pin dbg_addr[5] not assigned to an exact location on the device
    Info (169086): Pin dbg_addr[6] not assigned to an exact location on the device
    Info (169086): Pin dbg_addr[7] not assigned to an exact location on the device
    Info (169086): Pin dbg_addr[8] not assigned to an exact location on the device
    Info (169086): Pin dbg_addr[10] not assigned to an exact location on the device
    Info (169086): Pin dbg_addr[11] not assigned to an exact location on the device
    Info (169086): Pin dbg_addr[1] not assigned to an exact location on the device
    Info (169086): Pin dbg_addr[2] not assigned to an exact location on the device
    Info (169086): Pin dbg_addr[3] not assigned to an exact location on the device
    Info (169086): Pin dbg_addr[4] not assigned to an exact location on the device
    Info (169086): Pin dbg_addr[0] not assigned to an exact location on the device
    Info (169086): Pin dbg_stall not assigned to an exact location on the device
    Info (169086): Pin HCLK not assigned to an exact location on the device
    Info (169086): Pin dbg_strb not assigned to an exact location on the device
    Info (169086): Pin HRESETn not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[0][29] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[0][28] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[0][27] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[0][26] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[0][25] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[0][24] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[0][23] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[0][22] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[0][21] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[0][20] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[0][19] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[0][18] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[0][17] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[0][16] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[0][15] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[0][14] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[0][13] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[0][12] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[0][11] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[0][10] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[0][9] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[0][8] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[0][7] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[0][6] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[0][5] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[0][4] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[0][3] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[0][2] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[0][1] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[0][0] not assigned to an exact location on the device
    Info (169086): Pin pma_cfg_i[0].a[0] not assigned to an exact location on the device
    Info (169086): Pin pma_cfg_i[0].a[1] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[1][29] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[1][28] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[1][27] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[1][26] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[1][25] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[1][24] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[1][23] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[1][22] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[1][21] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[1][20] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[1][19] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[1][18] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[1][17] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[1][16] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[1][15] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[1][14] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[1][13] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[1][12] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[1][11] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[1][10] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[1][9] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[1][8] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[1][7] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[1][6] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[1][5] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[1][4] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[1][3] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[1][2] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[1][1] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[1][0] not assigned to an exact location on the device
    Info (169086): Pin pma_cfg_i[1].a[1] not assigned to an exact location on the device
    Info (169086): Pin pma_cfg_i[1].a[0] not assigned to an exact location on the device
    Info (169086): Pin pma_cfg_i[1].mem_type[0] not assigned to an exact location on the device
    Info (169086): Pin pma_cfg_i[1].mem_type[1] not assigned to an exact location on the device
    Info (169086): Pin pma_cfg_i[1].r not assigned to an exact location on the device
    Info (169086): Pin pma_cfg_i[1].w not assigned to an exact location on the device
    Info (169086): Pin pma_cfg_i[2].r not assigned to an exact location on the device
    Info (169086): Pin pma_cfg_i[2].w not assigned to an exact location on the device
    Info (169086): Pin pma_cfg_i[2].mem_type[0] not assigned to an exact location on the device
    Info (169086): Pin pma_cfg_i[2].mem_type[1] not assigned to an exact location on the device
    Info (169086): Pin pma_cfg_i[2].a[0] not assigned to an exact location on the device
    Info (169086): Pin pma_cfg_i[2].a[1] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[2][29] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[2][28] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[2][27] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[2][26] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[2][25] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[2][24] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[2][23] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[2][22] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[2][21] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[2][20] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[2][19] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[2][18] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[2][17] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[2][16] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[2][15] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[2][14] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[2][13] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[2][12] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[2][11] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[2][10] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[2][9] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[2][8] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[2][7] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[2][6] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[2][5] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[2][4] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[2][3] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[2][2] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[2][1] not assigned to an exact location on the device
    Info (169086): Pin pma_adr_i[2][0] not assigned to an exact location on the device
    Info (169086): Pin pma_cfg_i[0].mem_type[0] not assigned to an exact location on the device
    Info (169086): Pin pma_cfg_i[0].mem_type[1] not assigned to an exact location on the device
    Info (169086): Pin pma_cfg_i[0].r not assigned to an exact location on the device
    Info (169086): Pin pma_cfg_i[0].w not assigned to an exact location on the device
    Info (169086): Pin pma_cfg_i[0].m not assigned to an exact location on the device
    Info (169086): Pin pma_cfg_i[1].m not assigned to an exact location on the device
    Info (169086): Pin pma_cfg_i[2].m not assigned to an exact location on the device
    Info (169086): Pin ext_nmi not assigned to an exact location on the device
    Info (169086): Pin ext_sint not assigned to an exact location on the device
    Info (169086): Pin ext_tint not assigned to an exact location on the device
    Info (169086): Pin ext_int[1] not assigned to an exact location on the device
    Info (169086): Pin ext_int[3] not assigned to an exact location on the device
    Info (169086): Pin dbg_dati[0] not assigned to an exact location on the device
    Info (169086): Pin dbg_we not assigned to an exact location on the device
    Info (169086): Pin dbg_dati[1] not assigned to an exact location on the device
    Info (169086): Pin dbg_dati[2] not assigned to an exact location on the device
    Info (169086): Pin dbg_dati[3] not assigned to an exact location on the device
    Info (169086): Pin dbg_dati[4] not assigned to an exact location on the device
    Info (169086): Pin dbg_dati[5] not assigned to an exact location on the device
    Info (169086): Pin dbg_dati[6] not assigned to an exact location on the device
    Info (169086): Pin dbg_dati[7] not assigned to an exact location on the device
    Info (169086): Pin dbg_dati[8] not assigned to an exact location on the device
    Info (169086): Pin dbg_dati[9] not assigned to an exact location on the device
    Info (169086): Pin dbg_dati[10] not assigned to an exact location on the device
    Info (169086): Pin dbg_dati[11] not assigned to an exact location on the device
    Info (169086): Pin dbg_dati[12] not assigned to an exact location on the device
    Info (169086): Pin dbg_dati[13] not assigned to an exact location on the device
    Info (169086): Pin dbg_dati[14] not assigned to an exact location on the device
    Info (169086): Pin dbg_dati[15] not assigned to an exact location on the device
    Info (169086): Pin dbg_dati[16] not assigned to an exact location on the device
    Info (169086): Pin dbg_dati[17] not assigned to an exact location on the device
    Info (169086): Pin dbg_dati[18] not assigned to an exact location on the device
    Info (169086): Pin dbg_dati[19] not assigned to an exact location on the device
    Info (169086): Pin dbg_dati[20] not assigned to an exact location on the device
    Info (169086): Pin dbg_dati[21] not assigned to an exact location on the device
    Info (169086): Pin dbg_dati[22] not assigned to an exact location on the device
    Info (169086): Pin dbg_dati[23] not assigned to an exact location on the device
    Info (169086): Pin dbg_dati[24] not assigned to an exact location on the device
    Info (169086): Pin dbg_dati[25] not assigned to an exact location on the device
    Info (169086): Pin dbg_dati[26] not assigned to an exact location on the device
    Info (169086): Pin dbg_dati[27] not assigned to an exact location on the device
    Info (169086): Pin dbg_dati[28] not assigned to an exact location on the device
    Info (169086): Pin dbg_dati[29] not assigned to an exact location on the device
    Info (169086): Pin dbg_dati[30] not assigned to an exact location on the device
    Info (169086): Pin dbg_dati[31] not assigned to an exact location on the device
    Info (169086): Pin pma_cfg_i[2].x not assigned to an exact location on the device
    Info (169086): Pin pma_cfg_i[1].x not assigned to an exact location on the device
    Info (169086): Pin pma_cfg_i[0].x not assigned to an exact location on the device
Critical Warning (332012): Synopsys Design Constraints File file not found: 'RV12LP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node HCLK (placed in PIN T2 (CLK2, LVDSCLK1p, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node HRESETn (placed in PIN T3 (CLK3, LVDSCLK1n, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node riscv_top_ahb3lite:rv12|riscv_imem_ctrl:imem_ctrl_inst|riscv_dext:dext_inst|hold_mem_req
        Info (176357): Destination node riscv_top_ahb3lite:rv12|riscv_dmem_ctrl:dmem_ctrl_inst|riscv_dext:dext_inst|hold_mem_req~0
        Info (176357): Destination node riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_div:div|cnt[0]~8
        Info (176357): Destination node riscv_top_ahb3lite:rv12|riscv_core:core|riscv_ex:ex_units|riscv_div:div|cnt[4]~11
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 230 (unused VREF, 3.3V VCCIO, 196 input, 34 output, 0 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  83 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  77 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:08
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:08
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:01:11
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 18% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 74% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38
Info (170194): Fitter routing operations ending: elapsed time is 00:03:17
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 25.23 seconds.
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 34 output pins without output pin load capacitance assignment
    Info (306007): Pin "dbg_dato[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dbg_dato[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dbg_dato[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dbg_dato[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dbg_dato[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dbg_dato[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dbg_dato[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dbg_dato[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dbg_dato[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dbg_dato[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dbg_dato[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dbg_dato[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dbg_dato[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dbg_dato[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dbg_dato[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dbg_dato[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dbg_dato[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dbg_dato[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dbg_dato[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dbg_dato[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dbg_dato[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dbg_dato[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dbg_dato[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dbg_dato[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dbg_dato[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dbg_dato[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dbg_dato[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dbg_dato[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dbg_dato[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dbg_dato[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dbg_dato[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dbg_dato[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dbg_ack" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dbg_bp" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:08
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info (144001): Generated suppressed messages file D:/Documentos/UFMG/Matérias/ArqComp/final/output_files/RV12LP.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 5553 megabytes
    Info: Processing ended: Sat Dec 01 16:50:09 2018
    Info: Elapsed time: 00:05:10
    Info: Total CPU time (on all processors): 00:07:46


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/Documentos/UFMG/Matérias/ArqComp/final/output_files/RV12LP.fit.smsg.


