#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Dec 26 23:14:42 2025
# Process ID: 33132
# Current directory: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_rgb2gray_0_0_synth_1
# Command line: vivado.exe -log design_1_rgb2gray_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_rgb2gray_0_0.tcl
# Log file: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_rgb2gray_0_0_synth_1/design_1_rgb2gray_0_0.vds
# Journal file: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_rgb2gray_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_rgb2gray_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/arch/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_rgb2gray_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32572 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 472.992 ; gain = 98.820
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_rgb2gray_0_0' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ip/design_1_rgb2gray_0_0/synth/design_1_rgb2gray_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'rgb2gray' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/rgb2gray.v:12]
INFO: [Synth 8-6157] synthesizing module 'Block_proc' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/Block_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/Block_proc.v:49]
INFO: [Synth 8-6155] done synthesizing module 'Block_proc' (1#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/Block_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXIvideo2Mat' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/AXIvideo2Mat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state8 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state9 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/AXIvideo2Mat.v:117]
INFO: [Synth 8-6155] done synthesizing module 'AXIvideo2Mat' (2#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/AXIvideo2Mat.v:10]
INFO: [Synth 8-6157] synthesizing module 'CvtColor' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/CvtColor.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state12 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/CvtColor.v:88]
INFO: [Synth 8-6157] synthesizing module 'rgb2gray_mul_mul_bkb' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/rgb2gray_mul_mul_bkb.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rgb2gray_mul_mul_bkb_DSP48_0' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/rgb2gray_mul_mul_bkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'rgb2gray_mul_mul_bkb_DSP48_0' (3#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/rgb2gray_mul_mul_bkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'rgb2gray_mul_mul_bkb' (4#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/rgb2gray_mul_mul_bkb.v:29]
INFO: [Synth 8-6157] synthesizing module 'rgb2gray_mac_mulacud' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/rgb2gray_mac_mulacud.v:47]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rgb2gray_mac_mulacud_DSP48_1' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/rgb2gray_mac_mulacud.v:10]
INFO: [Synth 8-6155] done synthesizing module 'rgb2gray_mac_mulacud_DSP48_1' (5#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/rgb2gray_mac_mulacud.v:10]
INFO: [Synth 8-6155] done synthesizing module 'rgb2gray_mac_mulacud' (6#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/rgb2gray_mac_mulacud.v:47]
INFO: [Synth 8-6157] synthesizing module 'rgb2gray_mac_muladEe' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/rgb2gray_mac_muladEe.v:47]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 23 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rgb2gray_mac_muladEe_DSP48_2' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/rgb2gray_mac_muladEe.v:10]
INFO: [Synth 8-6155] done synthesizing module 'rgb2gray_mac_muladEe_DSP48_2' (7#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/rgb2gray_mac_muladEe.v:10]
INFO: [Synth 8-6155] done synthesizing module 'rgb2gray_mac_muladEe' (8#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/rgb2gray_mac_muladEe.v:47]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/CvtColor.v:763]
INFO: [Synth 8-6155] done synthesizing module 'CvtColor' (9#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/CvtColor.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mat2AXIvideo' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/Mat2AXIvideo.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/Mat2AXIvideo.v:63]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/Mat2AXIvideo.v:239]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/Mat2AXIvideo.v:265]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/Mat2AXIvideo.v:291]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/Mat2AXIvideo.v:353]
INFO: [Synth 8-6155] done synthesizing module 'Mat2AXIvideo' (10#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/Mat2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w11_d2_A' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/fifo_w11_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w11_d2_A_shiftReg' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/fifo_w11_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w11_d2_A_shiftReg' (11#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/fifo_w11_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w11_d2_A' (12#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/fifo_w11_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w12_d2_A' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/fifo_w12_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w12_d2_A_shiftReg' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/fifo_w12_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w12_d2_A_shiftReg' (13#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/fifo_w12_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w12_d2_A' (14#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/fifo_w12_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/fifo_w8_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A_shiftReg' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/fifo_w8_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A_shiftReg' (15#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A' (16#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_CvtColoeOg' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/start_for_CvtColoeOg.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_CvtColoeOg_shiftReg' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/start_for_CvtColoeOg.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_CvtColoeOg_shiftReg' (17#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/start_for_CvtColoeOg.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_CvtColoeOg' (18#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/start_for_CvtColoeOg.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIfYi' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/start_for_Mat2AXIfYi.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIfYi_shiftReg' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/start_for_Mat2AXIfYi.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIfYi_shiftReg' (19#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/start_for_Mat2AXIfYi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIfYi' (20#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/start_for_Mat2AXIfYi.v:45]
INFO: [Synth 8-6155] done synthesizing module 'rgb2gray' (21#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/64bb/hdl/verilog/rgb2gray.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rgb2gray_0_0' (22#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ip/design_1_rgb2gray_0_0/synth/design_1_rgb2gray_0_0.v:58]
WARNING: [Synth 8-3331] design rgb2gray_mac_muladEe_DSP48_2 has unconnected port rst
WARNING: [Synth 8-3331] design rgb2gray_mac_mulacud_DSP48_1 has unconnected port rst
WARNING: [Synth 8-3331] design rgb2gray_mul_mul_bkb_DSP48_0 has unconnected port rst
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TKEEP[2]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TKEEP[1]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TKEEP[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TSTRB[2]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TSTRB[1]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TSTRB[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TID[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TDEST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 532.066 ; gain = 157.895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 532.066 ; gain = 157.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 532.066 ; gain = 157.895
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ip/design_1_rgb2gray_0_0/constraints/rgb2gray_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ip/design_1_rgb2gray_0_0/constraints/rgb2gray_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_rgb2gray_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_rgb2gray_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 898.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 898.648 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 899.965 ; gain = 1.355
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 899.965 ; gain = 525.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 899.965 ; gain = 525.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_rgb2gray_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 899.965 ; gain = 525.793
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_149_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_161_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_last_V_fu_173_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 899.965 ; gain = 525.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 10    
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               30 Bit    Registers := 1     
	               29 Bit    Registers := 2     
	               24 Bit    Registers := 7     
	               18 Bit    Registers := 2     
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 7     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 23    
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 21    
	                1 Bit    Registers := 87    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 14    
	   4 Input      2 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 93    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Block_proc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module AXIvideo2Mat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 26    
Module rgb2gray_mul_mul_bkb_DSP48_0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rgb2gray_mac_mulacud_DSP48_1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module rgb2gray_mac_muladEe_DSP48_2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module CvtColor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               29 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Mat2AXIvideo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 17    
Module fifo_w11_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module fifo_w11_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w12_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module fifo_w12_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_CvtColoeOg_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_CvtColoeOg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Mat2AXIfYi_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Mat2AXIfYi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "Mat2AXIvideo_U0/exitcond_fu_161_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mat2AXIvideo_U0/exitcond1_fu_149_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mat2AXIvideo_U0/axi_last_V_fu_173_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP CvtColor_U0/r_V_i_i_reg_332_reg, operation Mode is: ((A:0x1322d0)'*B'')'.
DSP Report: register CvtColor_U0/tmp_8_reg_307_reg is absorbed into DSP CvtColor_U0/r_V_i_i_reg_332_reg.
DSP Report: register CvtColor_U0/rgb2gray_mul_mul_bkb_U17/rgb2gray_mul_mul_bkb_DSP48_0_U/b_reg_reg is absorbed into DSP CvtColor_U0/r_V_i_i_reg_332_reg.
DSP Report: register CvtColor_U0/rgb2gray_mul_mul_bkb_U17/rgb2gray_mul_mul_bkb_DSP48_0_U/a_reg_reg is absorbed into DSP CvtColor_U0/r_V_i_i_reg_332_reg.
DSP Report: register CvtColor_U0/r_V_i_i_reg_332_reg is absorbed into DSP CvtColor_U0/r_V_i_i_reg_332_reg.
DSP Report: register CvtColor_U0/rgb2gray_mul_mul_bkb_U17/rgb2gray_mul_mul_bkb_DSP48_0_U/p_reg_reg is absorbed into DSP CvtColor_U0/r_V_i_i_reg_332_reg.
DSP Report: operator CvtColor_U0/rgb2gray_mul_mul_bkb_U17/rgb2gray_mul_mul_bkb_DSP48_0_U/p_reg0 is absorbed into DSP CvtColor_U0/r_V_i_i_reg_332_reg.
DSP Report: Generating DSP CvtColor_U0/ret_V_reg_342_reg, operation Mode is: (PCIN+((A:0x74bc6)'*B'')')'.
DSP Report: register B is absorbed into DSP CvtColor_U0/ret_V_reg_342_reg.
DSP Report: register B is absorbed into DSP CvtColor_U0/ret_V_reg_342_reg.
DSP Report: register CvtColor_U0/rgb2gray_mac_mulacud_U18/rgb2gray_mac_mulacud_DSP48_1_U/a_reg_reg is absorbed into DSP CvtColor_U0/ret_V_reg_342_reg.
DSP Report: register CvtColor_U0/ret_V_reg_342_reg is absorbed into DSP CvtColor_U0/ret_V_reg_342_reg.
DSP Report: register CvtColor_U0/rgb2gray_mac_mulacud_U18/rgb2gray_mac_mulacud_DSP48_1_U/m_reg_reg is absorbed into DSP CvtColor_U0/ret_V_reg_342_reg.
DSP Report: operator CvtColor_U0/rgb2gray_mac_mulacud_U18/rgb2gray_mac_mulacud_DSP48_1_U/p is absorbed into DSP CvtColor_U0/ret_V_reg_342_reg.
DSP Report: operator CvtColor_U0/rgb2gray_mac_mulacud_U18/rgb2gray_mac_mulacud_DSP48_1_U/m is absorbed into DSP CvtColor_U0/ret_V_reg_342_reg.
DSP Report: Generating DSP CvtColor_U0/rgb2gray_mac_muladEe_U19/rgb2gray_mac_muladEe_DSP48_2_U/p, operation Mode is: C+((A:0x259168)'*B'')'.
DSP Report: register B is absorbed into DSP CvtColor_U0/rgb2gray_mac_muladEe_U19/rgb2gray_mac_muladEe_DSP48_2_U/p.
DSP Report: register B is absorbed into DSP CvtColor_U0/rgb2gray_mac_muladEe_U19/rgb2gray_mac_muladEe_DSP48_2_U/p.
DSP Report: register CvtColor_U0/rgb2gray_mac_muladEe_U19/rgb2gray_mac_muladEe_DSP48_2_U/a_reg_reg is absorbed into DSP CvtColor_U0/rgb2gray_mac_muladEe_U19/rgb2gray_mac_muladEe_DSP48_2_U/p.
DSP Report: register CvtColor_U0/rgb2gray_mac_muladEe_U19/rgb2gray_mac_muladEe_DSP48_2_U/m_reg_reg is absorbed into DSP CvtColor_U0/rgb2gray_mac_muladEe_U19/rgb2gray_mac_muladEe_DSP48_2_U/p.
DSP Report: operator CvtColor_U0/rgb2gray_mac_muladEe_U19/rgb2gray_mac_muladEe_DSP48_2_U/m is absorbed into DSP CvtColor_U0/rgb2gray_mac_muladEe_U19/rgb2gray_mac_muladEe_DSP48_2_U/p.
DSP Report: operator CvtColor_U0/rgb2gray_mac_muladEe_U19/rgb2gray_mac_muladEe_DSP48_2_U/p is absorbed into DSP CvtColor_U0/rgb2gray_mac_muladEe_U19/rgb2gray_mac_muladEe_DSP48_2_U/p.
WARNING: [Synth 8-3331] design rgb2gray has unconnected port in_stream_TKEEP[2]
WARNING: [Synth 8-3331] design rgb2gray has unconnected port in_stream_TKEEP[1]
WARNING: [Synth 8-3331] design rgb2gray has unconnected port in_stream_TKEEP[0]
WARNING: [Synth 8-3331] design rgb2gray has unconnected port in_stream_TSTRB[2]
WARNING: [Synth 8-3331] design rgb2gray has unconnected port in_stream_TSTRB[1]
WARNING: [Synth 8-3331] design rgb2gray has unconnected port in_stream_TSTRB[0]
WARNING: [Synth 8-3331] design rgb2gray has unconnected port in_stream_TID[0]
WARNING: [Synth 8-3331] design rgb2gray has unconnected port in_stream_TDEST[0]
INFO: [Synth 8-3886] merging instance 'inst/img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][0]' (FDE) to 'inst/img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][1]' (FDE) to 'inst/img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][1]' (FDE) to 'inst/img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][2]' (FDE) to 'inst/img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][2]' (FDE) to 'inst/img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][0]' (FDE) to 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][1]' (FDE) to 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][1]' (FDE) to 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][2]' (FDE) to 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][2]' (FDE) to 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Block_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Block_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CvtColor_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'inst/img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][3]' (FDE) to 'inst/img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][3]' (FDE) to 'inst/img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][4]' (FDE) to 'inst/img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][5]' (FDE) to 'inst/img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][5]' (FDE) to 'inst/img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][6]' (FDE) to 'inst/img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][6]' (FDE) to 'inst/img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][7]' (FDE) to 'inst/img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][7]' (FDE) to 'inst/img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][8]' (FDE) to 'inst/img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][8]' (FDE) to 'inst/img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][9]' (FDE) to 'inst/img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3886] merging instance 'inst/img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][10]' (FDE) to 'inst/img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3886] merging instance 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][3]' (FDE) to 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][3]' (FDE) to 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][4]' (FDE) to 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][4]' (FDE) to 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][5]' (FDE) to 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][5]' (FDE) to 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][6]' (FDE) to 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][6]' (FDE) to 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][7]' (FDE) to 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][7]' (FDE) to 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][8]' (FDE) to 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][9]' (FDE) to 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][9]' (FDE) to 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][10]' (FDE) to 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][8]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3886] merging instance 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][11]' (FDE) to 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\AXIvideo2Mat_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Mat2AXIvideo_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'inst/img_in_rows_V_c6_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][0]' (FDE) to 'inst/img_in_rows_V_c6_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_rows_V_c6_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][1]' (FDE) to 'inst/img_in_rows_V_c6_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_rows_V_c6_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][1]' (FDE) to 'inst/img_in_rows_V_c6_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_rows_V_c6_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][2]' (FDE) to 'inst/img_in_rows_V_c6_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_rows_V_c6_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][2]' (FDE) to 'inst/img_in_rows_V_c6_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_rows_V_c6_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][3]' (FDE) to 'inst/img_in_rows_V_c6_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_rows_V_c6_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][3]' (FDE) to 'inst/img_in_rows_V_c6_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_rows_V_c6_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][4]' (FDE) to 'inst/img_in_rows_V_c6_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_rows_V_c6_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][5]' (FDE) to 'inst/img_in_rows_V_c6_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_rows_V_c6_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][5]' (FDE) to 'inst/img_in_rows_V_c6_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_rows_V_c6_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][6]' (FDE) to 'inst/img_in_rows_V_c6_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_rows_V_c6_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][6]' (FDE) to 'inst/img_in_rows_V_c6_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_rows_V_c6_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][7]' (FDE) to 'inst/img_in_rows_V_c6_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_rows_V_c6_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][7]' (FDE) to 'inst/img_in_rows_V_c6_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_rows_V_c6_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][8]' (FDE) to 'inst/img_in_rows_V_c6_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_rows_V_c6_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][8]' (FDE) to 'inst/img_in_rows_V_c6_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_rows_V_c6_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][9]' (FDE) to 'inst/img_in_rows_V_c6_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_rows_V_c6_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][10]' (FDE) to 'inst/img_in_rows_V_c6_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][0]' (FDE) to 'inst/img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][1]' (FDE) to 'inst/img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][1]' (FDE) to 'inst/img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][2]' (FDE) to 'inst/img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][2]' (FDE) to 'inst/img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][3]' (FDE) to 'inst/img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][3]' (FDE) to 'inst/img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][4]' (FDE) to 'inst/img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][4]' (FDE) to 'inst/img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][5]' (FDE) to 'inst/img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][5]' (FDE) to 'inst/img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][6]' (FDE) to 'inst/img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][6]' (FDE) to 'inst/img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][7]' (FDE) to 'inst/img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][7]' (FDE) to 'inst/img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][8]' (FDE) to 'inst/img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][9]' (FDE) to 'inst/img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][9]' (FDE) to 'inst/img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][10]' (FDE) to 'inst/img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][11]' (FDE) to 'inst/img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[0]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[1]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[2]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][9]' (FDE) to 'inst/img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][4] )
INFO: [Synth 8-3886] merging instance 'inst/img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][10]' (FDE) to 'inst/img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img_in_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[0]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[1]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[2]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][10]' (FDE) to 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][8]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][8] )
INFO: [Synth 8-3886] merging instance 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][11]' (FDE) to 'inst/img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img_in_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[3]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[4]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[5]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[6]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[7]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[8]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[3]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[4]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[5]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[6]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[7]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[8]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[9]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[11]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\img_in_rows_V_c6_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img_in_rows_V_c6_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][11] )
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_U0/p_src_rows_V_read_reg_284_reg[0]' (FDE) to 'inst/CvtColor_U0/p_src_rows_V_read_reg_284_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\AXIvideo2Mat_U0/cols_V_reg_398_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\AXIvideo2Mat_U0/cols_V_reg_398_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\img_in_rows_V_c6_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img_in_rows_V_c6_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img_in_cols_V_c7_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CvtColor_U0/p_src_cols_V_read_reg_279_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CvtColor_U0/p_src_cols_V_read_reg_279_reg[11] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 899.965 ; gain = 525.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                 | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|rgb2gray    | ((A:0x1322d0)'*B'')'        | 22     | 8      | -      | -      | 30     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|rgb2gray    | (PCIN+((A:0x74bc6)'*B'')')' | 25     | 18     | -      | -      | 29     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|rgb2gray    | C+((A:0x259168)'*B'')'      | 25     | 18     | 30     | -      | 30     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
+------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 929.465 ; gain = 555.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 979.000 ; gain = 604.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 988.039 ; gain = 613.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 988.039 ; gain = 613.867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 988.039 ; gain = 613.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 988.039 ; gain = 613.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 988.039 ; gain = 613.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 988.039 ; gain = 613.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 988.039 ; gain = 613.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    24|
|2     |DSP48E1   |     2|
|3     |DSP48E1_1 |     1|
|4     |LUT1      |    17|
|5     |LUT2      |    36|
|6     |LUT3      |   150|
|7     |LUT4      |    74|
|8     |LUT5      |    97|
|9     |LUT6      |    98|
|10    |FDRE      |   576|
|11    |FDSE      |    31|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------------+-----------------------------+------+
|      |Instance                               |Module                       |Cells |
+------+---------------------------------------+-----------------------------+------+
|1     |top                                    |                             |  1106|
|2     |  inst                                 |rgb2gray                     |  1106|
|3     |    AXIvideo2Mat_U0                    |AXIvideo2Mat                 |   582|
|4     |    CvtColor_U0                        |CvtColor                     |   176|
|5     |      rgb2gray_mac_muladEe_U19         |rgb2gray_mac_muladEe         |     6|
|6     |        rgb2gray_mac_muladEe_DSP48_2_U |rgb2gray_mac_muladEe_DSP48_2 |     6|
|7     |    Mat2AXIvideo_U0                    |Mat2AXIvideo                 |   171|
|8     |    img_in_cols_V_c7_U                 |fifo_w12_d2_A                |     8|
|9     |    img_in_cols_V_c_U                  |fifo_w12_d2_A_0              |     8|
|10    |    img_in_data_stream_0_U             |fifo_w8_d2_A                 |    31|
|11    |      U_fifo_w8_d2_A_ram               |fifo_w8_d2_A_shiftReg_7      |    24|
|12    |    img_in_data_stream_1_U             |fifo_w8_d2_A_1               |    31|
|13    |      U_fifo_w8_d2_A_ram               |fifo_w8_d2_A_shiftReg_6      |    24|
|14    |    img_in_data_stream_2_U             |fifo_w8_d2_A_2               |    31|
|15    |      U_fifo_w8_d2_A_ram               |fifo_w8_d2_A_shiftReg_5      |    24|
|16    |    img_in_rows_V_c6_U                 |fifo_w11_d2_A                |     8|
|17    |    img_in_rows_V_c_U                  |fifo_w11_d2_A_3              |     9|
|18    |    img_out_data_stream_s_U            |fifo_w8_d2_A_4               |    32|
|19    |      U_fifo_w8_d2_A_ram               |fifo_w8_d2_A_shiftReg        |    24|
|20    |    start_for_CvtColoeOg_U             |start_for_CvtColoeOg         |    10|
|21    |    start_for_Mat2AXIfYi_U             |start_for_Mat2AXIfYi         |     9|
+------+---------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 988.039 ; gain = 613.867
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 988.039 ; gain = 245.969
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 988.039 ; gain = 613.867
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 988.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
203 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 988.039 ; gain = 625.348
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 988.039 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_rgb2gray_0_0_synth_1/design_1_rgb2gray_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_rgb2gray_0_0, cache-ID = f1edb8f073eb26c1
INFO: [Coretcl 2-1174] Renamed 20 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 988.039 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_rgb2gray_0_0_synth_1/design_1_rgb2gray_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_rgb2gray_0_0_utilization_synth.rpt -pb design_1_rgb2gray_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 26 23:15:22 2025...
