{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558390851239 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558390851254 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 20 15:20:51 2019 " "Processing started: Mon May 20 15:20:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558390851254 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558390851254 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3_140L -c Lab3_140L " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3_140L -c Lab3_140L" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558390851254 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558390851514 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558390851514 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "syn_force_pads vbuf.v(70) " "Unrecognized synthesis attribute \"syn_force_pads\" at vbuf.v(70)" {  } { { "vbuf.v" "" { Text "C:/Users/Arman/Desktop/Lab3/vbuf.v" 70 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558390859036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vbuf.v 2 2 " "Found 2 design units, including 2 entities, in source file vbuf.v" { { "Info" "ISGN_ENTITY_NAME" "1 vbuf " "Found entity 1: vbuf" {  } { { "vbuf.v" "" { Text "C:/Users/Arman/Desktop/Lab3/vbuf.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558390859038 ""} { "Info" "ISGN_ENTITY_NAME" "2 latticeDulPortRam512x8 " "Found entity 2: latticeDulPortRam512x8" {  } { { "vbuf.v" "" { Text "C:/Users/Arman/Desktop/Lab3/vbuf.v" 634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558390859038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558390859038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_sft.v 1 1 " "Found 1 design units, including 1 entities, in source file top_sft.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_sft " "Found entity 1: top_sft" {  } { { "top_sft.v" "" { Text "C:/Users/Arman/Desktop/Lab3/top_sft.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558390859039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558390859039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sft.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_sft.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sft " "Found entity 1: tb_sft" {  } { { "tb_sft.v" "" { Text "C:/Users/Arman/Desktop/Lab3/tb_sft.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558390859042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558390859042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regrce.v 1 1 " "Found 1 design units, including 1 entities, in source file regrce.v" { { "Info" "ISGN_ENTITY_NAME" "1 regrce " "Found entity 1: regrce" {  } { { "regrce.v" "" { Text "C:/Users/Arman/Desktop/Lab3/regrce.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558390859043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558390859043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file nbitcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 N_bit_counter " "Found entity 1: N_bit_counter" {  } { { "NBitCounter.v" "" { Text "C:/Users/Arman/Desktop/Lab3/NBitCounter.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558390859045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558390859045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latticehx1k.v 2 2 " "Found 2 design units, including 2 entities, in source file latticehx1k.v" { { "Info" "ISGN_ENTITY_NAME" "1 resetGen " "Found entity 1: resetGen" {  } { { "latticehx1k.v" "" { Text "C:/Users/Arman/Desktop/Lab3/latticehx1k.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558390859047 ""} { "Info" "ISGN_ENTITY_NAME" "2 latticehx1k " "Found entity 2: latticehx1k" {  } { { "latticehx1k.v" "" { Text "C:/Users/Arman/Desktop/Lab3/latticehx1k.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558390859047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558390859047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_140l.v 3 3 " "Found 3 design units, including 3 entities, in source file lab3_140l.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3_140L " "Found entity 1: Lab3_140L" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558390859050 ""} { "Info" "ISGN_ENTITY_NAME" "2 didp " "Found entity 2: didp" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558390859050 ""} { "Info" "ISGN_ENTITY_NAME" "3 dictrl " "Found entity 3: dictrl" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558390859050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558390859050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_sec_pulse_every_sec.v 1 1 " "Found 1 design units, including 1 entities, in source file half_sec_pulse_every_sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 Half_Sec_Pulse_Per_Sec " "Found entity 1: Half_Sec_Pulse_Per_Sec" {  } { { "Half_Sec_Pulse_Every_Sec.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Half_Sec_Pulse_Every_Sec.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558390859051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558390859051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_pll " "Found entity 1: fake_pll" {  } { { "fake_pll.v" "" { Text "C:/Users/Arman/Desktop/Lab3/fake_pll.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558390859053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558390859053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_buart.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_buart.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_buart " "Found entity 1: fake_buart" {  } { { "fake_buart.v" "" { Text "C:/Users/Arman/Desktop/Lab3/fake_buart.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558390859055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558390859055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispstring.v 1 1 " "Found 1 design units, including 1 entities, in source file dispstring.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispString " "Found entity 1: dispString" {  } { { "dispString.v" "" { Text "C:/Users/Arman/Desktop/Lab3/dispString.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558390859057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558390859057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodekeys.v 1 1 " "Found 1 design units, including 1 entities, in source file decodekeys.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodeKeys " "Found entity 1: decodeKeys" {  } { { "decodeKeys.v" "" { Text "C:/Users/Arman/Desktop/Lab3/decodeKeys.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558390859059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558390859059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countrce.v 1 1 " "Found 1 design units, including 1 entities, in source file countrce.v" { { "Info" "ISGN_ENTITY_NAME" "1 countrce " "Found entity 1: countrce" {  } { { "countrce.v" "" { Text "C:/Users/Arman/Desktop/Lab3/countrce.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558390859060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558390859060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buart.v 5 5 " "Found 5 design units, including 5 entities, in source file buart.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudgen " "Found entity 1: baudgen" {  } { { "buart.v" "" { Text "C:/Users/Arman/Desktop/Lab3/buart.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558390859063 ""} { "Info" "ISGN_ENTITY_NAME" "2 baudgen2 " "Found entity 2: baudgen2" {  } { { "buart.v" "" { Text "C:/Users/Arman/Desktop/Lab3/buart.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558390859063 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart " "Found entity 3: uart" {  } { { "buart.v" "" { Text "C:/Users/Arman/Desktop/Lab3/buart.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558390859063 ""} { "Info" "ISGN_ENTITY_NAME" "4 rxuart " "Found entity 4: rxuart" {  } { { "buart.v" "" { Text "C:/Users/Arman/Desktop/Lab3/buart.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558390859063 ""} { "Info" "ISGN_ENTITY_NAME" "5 buart " "Found entity 5: buart" {  } { { "buart.v" "" { Text "C:/Users/Arman/Desktop/Lab3/buart.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558390859063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558390859063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2segment.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd2segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2segment " "Found entity 1: bcd2segment" {  } { { "bcd2segment.v" "" { Text "C:/Users/Arman/Desktop/Lab3/bcd2segment.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558390859065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558390859065 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3_140L " "Elaborating entity \"Lab3_140L\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558390859089 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "idle Lab3_140L.v(102) " "Verilog HDL Always Construct warning at Lab3_140L.v(102): variable \"idle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558390859090 "|Lab3_140L"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "armed Lab3_140L.v(104) " "Verilog HDL Always Construct warning at Lab3_140L.v(104): variable \"armed\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558390859090 "|Lab3_140L"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "trig Lab3_140L.v(106) " "Verilog HDL Always Construct warning at Lab3_140L.v(106): variable \"trig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558390859090 "|Lab3_140L"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2segment bcd2segment:bcd2segment1 " "Elaborating entity \"bcd2segment\" for hierarchy \"bcd2segment:bcd2segment1\"" {  } { { "Lab3_140L.v" "bcd2segment1" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558390859098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispString dispString:dispString " "Elaborating entity \"dispString\" for hierarchy \"dispString:dispString\"" {  } { { "Lab3_140L.v" "dispString" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558390859100 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dispString.v(37) " "Verilog HDL assignment warning at dispString.v(37): truncated value with size 32 to match size of target (3)" {  } { { "dispString.v" "" { Text "C:/Users/Arman/Desktop/Lab3/dispString.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558390859101 "|Lab3_140L|dispString:dispString"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dictrl dictrl:dictrl " "Elaborating entity \"dictrl\" for hierarchy \"dictrl:dictrl\"" {  } { { "Lab3_140L.v" "dictrl" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558390859102 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alarmstate Lab3_140L.v(345) " "Verilog HDL Always Construct warning at Lab3_140L.v(345): variable \"alarmstate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 345 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558390859102 "|Lab3_140L|dictrl:dictrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataIn Lab3_140L.v(342) " "Verilog HDL Always Construct warning at Lab3_140L.v(342): inferring latch(es) for variable \"dataIn\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 342 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558390859103 "|Lab3_140L|dictrl:dictrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[0\] Lab3_140L.v(342) " "Inferred latch for \"dataIn\[0\]\" at Lab3_140L.v(342)" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558390859104 "|Lab3_140L|dictrl:dictrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[1\] Lab3_140L.v(342) " "Inferred latch for \"dataIn\[1\]\" at Lab3_140L.v(342)" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558390859104 "|Lab3_140L|dictrl:dictrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[2\] Lab3_140L.v(342) " "Inferred latch for \"dataIn\[2\]\" at Lab3_140L.v(342)" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558390859104 "|Lab3_140L|dictrl:dictrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[3\] Lab3_140L.v(342) " "Inferred latch for \"dataIn\[3\]\" at Lab3_140L.v(342)" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558390859104 "|Lab3_140L|dictrl:dictrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[4\] Lab3_140L.v(342) " "Inferred latch for \"dataIn\[4\]\" at Lab3_140L.v(342)" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558390859104 "|Lab3_140L|dictrl:dictrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[5\] Lab3_140L.v(342) " "Inferred latch for \"dataIn\[5\]\" at Lab3_140L.v(342)" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558390859104 "|Lab3_140L|dictrl:dictrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[6\] Lab3_140L.v(342) " "Inferred latch for \"dataIn\[6\]\" at Lab3_140L.v(342)" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558390859104 "|Lab3_140L|dictrl:dictrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[7\] Lab3_140L.v(342) " "Inferred latch for \"dataIn\[7\]\" at Lab3_140L.v(342)" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558390859104 "|Lab3_140L|dictrl:dictrl"}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "dataIn\[7\] bu_rx_data\[7\] Lab3_140L.v(312) " "Net \"dataIn\[7\]\" at Lab3_140L.v(312) is already driven by input port \"bu_rx_data\[7\]\", and cannot be driven by another signal" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 312 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1558390859105 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "bu_rx_data\[7\] Lab3_140L.v(281) " "\"bu_rx_data\[7\]\" was declared at Lab3_140L.v(281)" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 281 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558390859105 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "dataIn\[6\] bu_rx_data\[6\] Lab3_140L.v(312) " "Net \"dataIn\[6\]\" at Lab3_140L.v(312) is already driven by input port \"bu_rx_data\[6\]\", and cannot be driven by another signal" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 312 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1558390859105 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "bu_rx_data\[6\] Lab3_140L.v(281) " "\"bu_rx_data\[6\]\" was declared at Lab3_140L.v(281)" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 281 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558390859105 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "dataIn\[5\] bu_rx_data\[5\] Lab3_140L.v(312) " "Net \"dataIn\[5\]\" at Lab3_140L.v(312) is already driven by input port \"bu_rx_data\[5\]\", and cannot be driven by another signal" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 312 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1558390859105 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "bu_rx_data\[5\] Lab3_140L.v(281) " "\"bu_rx_data\[5\]\" was declared at Lab3_140L.v(281)" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 281 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558390859105 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "dataIn\[4\] bu_rx_data\[4\] Lab3_140L.v(312) " "Net \"dataIn\[4\]\" at Lab3_140L.v(312) is already driven by input port \"bu_rx_data\[4\]\", and cannot be driven by another signal" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 312 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1558390859105 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "bu_rx_data\[4\] Lab3_140L.v(281) " "\"bu_rx_data\[4\]\" was declared at Lab3_140L.v(281)" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 281 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558390859105 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "dataIn\[3\] bu_rx_data\[3\] Lab3_140L.v(312) " "Net \"dataIn\[3\]\" at Lab3_140L.v(312) is already driven by input port \"bu_rx_data\[3\]\", and cannot be driven by another signal" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 312 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1558390859105 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "bu_rx_data\[3\] Lab3_140L.v(281) " "\"bu_rx_data\[3\]\" was declared at Lab3_140L.v(281)" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 281 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558390859105 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "dataIn\[2\] bu_rx_data\[2\] Lab3_140L.v(312) " "Net \"dataIn\[2\]\" at Lab3_140L.v(312) is already driven by input port \"bu_rx_data\[2\]\", and cannot be driven by another signal" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 312 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1558390859105 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "bu_rx_data\[2\] Lab3_140L.v(281) " "\"bu_rx_data\[2\]\" was declared at Lab3_140L.v(281)" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 281 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558390859105 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "dataIn\[1\] bu_rx_data\[1\] Lab3_140L.v(312) " "Net \"dataIn\[1\]\" at Lab3_140L.v(312) is already driven by input port \"bu_rx_data\[1\]\", and cannot be driven by another signal" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 312 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1558390859105 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "bu_rx_data\[1\] Lab3_140L.v(281) " "\"bu_rx_data\[1\]\" was declared at Lab3_140L.v(281)" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 281 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558390859105 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "dataIn\[0\] bu_rx_data\[0\] Lab3_140L.v(312) " "Net \"dataIn\[0\]\" at Lab3_140L.v(312) is already driven by input port \"bu_rx_data\[0\]\", and cannot be driven by another signal" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 312 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1558390859105 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "bu_rx_data\[0\] Lab3_140L.v(281) " "\"bu_rx_data\[0\]\" was declared at Lab3_140L.v(281)" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 281 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558390859105 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "dictrl:dictrl " "Can't elaborate user hierarchy \"dictrl:dictrl\"" {  } { { "Lab3_140L.v" "dictrl" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 129 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558390859105 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 17 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 17 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "554 " "Peak virtual memory: 554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558390859122 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 20 15:20:59 2019 " "Processing ended: Mon May 20 15:20:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558390859122 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558390859122 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558390859122 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558390859122 ""}
