mod testModule inp a, out b;
    wire testWire <- true xor false;
    a <- a and false;
    sdflksdk <- true;
end

mod testModule inp a, out b;
end
