set ::env(PROJECT_NAME) ag6502_core
set ::env(DESIGN_TOP) ag6502
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/processors/ag_6502/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/processors/ag_6502/rtl/ag6502.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
