Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr  3 19:00:33 2020
| Host         : WIN8-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    71 |
| Unused register locations in slices containing registers |   100 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|      8 |           30 |
|     10 |            6 |
|     12 |            1 |
|     14 |            1 |
|    16+ |           30 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             970 |          313 |
| No           | No                    | Yes                    |             732 |          200 |
| No           | Yes                   | No                     |             748 |          105 |
| Yes          | No                    | No                     |             434 |           85 |
| Yes          | No                    | Yes                    |             696 |          246 |
| Yes          | Yes                   | No                     |              16 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+---------------------------------------------+----------------------------------------------+------------------+----------------+
|        Clock Signal       |                Enable Signal                |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+---------------------------+---------------------------------------------+----------------------------------------------+------------------+----------------+
|  clk6p25msig_BUFG         |                                             | disp1/tetrisgame/OLED_colour_reg[15]_0       |                1 |              2 |
| ~clk6p25msig_BUFG         |                                             |                                              |                1 |              2 |
|  clk1sig_BUFG             |                                             |                                              |                1 |              2 |
|  clk20sig_BUFG            | disp1/peakAvg/average[3]_i_2_n_0            | disp1/peakAvg/peak1                          |                2 |              8 |
|  clk20sig_BUFG            | disp1/custombackgrd/number2                 |                                              |                2 |              8 |
|  clk20sig_BUFG            | disp1/customborder/number2                  |                                              |                1 |              8 |
|  clk20sig_BUFG            |                                             | disp1/custom_volume                          |                1 |              8 |
|  clk20sig_BUFG            | disp1/custombackgrd/number3                 |                                              |                2 |              8 |
|  clk20sig_BUFG            | disp1/custombackgrd/number1                 |                                              |                3 |              8 |
|  clk20sig_BUFG            | disp1/hold_volume[3]_i_1_n_0                |                                              |                1 |              8 |
|  clk6p25msig_BUFG         |                                             | disp1/orange/final_colour_reg[0]             |                2 |              8 |
|  clk20sig_BUFG            | disp1/custombackgrd/number0                 |                                              |                2 |              8 |
|  clk6p25msig_BUFG         | disp1/coord/i_reg[0]_19[0]                  |                                              |                1 |              8 |
|  clk6p25msig_BUFG         | disp1/coord/i_reg[0]_20[0]                  |                                              |                2 |              8 |
|  clk6p25msig_BUFG         | disp1/coord/i_reg[0]_22[0]                  |                                              |                2 |              8 |
|  clk6p25msig_BUFG         | disp1/coord/i_reg[0]_21[0]                  |                                              |                1 |              8 |
|  clk20sig_BUFG            | disp1/customMed/number3                     |                                              |                1 |              8 |
|  clk20sig_BUFG            | disp1/customMed/number1                     |                                              |                2 |              8 |
|  clk20sig_BUFG            | disp1/button_counter[3]_i_2_n_0             | disp1/button_counter[3]_i_1_n_0              |                1 |              8 |
|  clk20sig_BUFG            | disp1/customMed/number2                     |                                              |                2 |              8 |
|  clk20sig_BUFG            | disp1/customMed/number0                     |                                              |                1 |              8 |
|  clk20sig_BUFG            | disp1/customLow/number1                     |                                              |                2 |              8 |
|  clk20sig_BUFG            | disp1/customLow/number0                     |                                              |                2 |              8 |
|  clk20sig_BUFG            | disp1/customLow/number3                     |                                              |                2 |              8 |
|  clk20sig_BUFG            | disp1/customLow/number2                     |                                              |                2 |              8 |
|  clk20sig_BUFG            | disp1/customHigh/number0                    |                                              |                1 |              8 |
|  clk20sig_BUFG            | disp1/customHigh/number3                    |                                              |                2 |              8 |
|  clk20sig_BUFG            | disp1/customHigh/number2                    |                                              |                1 |              8 |
|  clk20sig_BUFG            | disp1/customHigh/number1                    |                                              |                2 |              8 |
|  clk20sig_BUFG            | disp1/customborder/number1                  |                                              |                2 |              8 |
|  clk20sig_BUFG            | disp1/customborder/number0                  |                                              |                2 |              8 |
|  clk20sig_BUFG            | disp1/customborder/number3                  |                                              |                2 |              8 |
|  J_MIC3_Pin1_OBUF_BUFG    | maxLED[3]_i_1_n_0                           |                                              |                4 |              8 |
|  clk4sig_BUFG             |                                             | strdriv/char2[6]_i_1_n_0                     |                1 |             10 |
|  clk20sig_BUFG            |                                             | disp1/peakAvg/avgTable/number[60]_i_1__0_n_0 |                2 |             10 |
|  clk20sig_BUFG            |                                             | disp1/peakAvg/peakTable/number[60]_i_1_n_0   |                1 |             10 |
|  ledDriver/clk600/slowclk |                                             |                                              |                4 |             10 |
|  clk1sig_BUFG             |                                             | mid/dff2/AR[0]                               |                2 |             10 |
|  clk4sig_BUFG             |                                             | strdriv/char3[6]_i_1_n_0                     |                1 |             10 |
|  clk4sig_BUFG             | strdriv/i                                   |                                              |                2 |             12 |
|  ledDriver/clk600/slowclk | ledDriver/seg[6]_i_1__4_n_0                 |                                              |                5 |             14 |
|  CLK100MHZ_IBUF_BUFG      |                                             |                                              |                8 |             16 |
|  clk6p25msig_BUFG         | disp1/coord/i_reg[0]_1[0]                   |                                              |                4 |             16 |
|  clk6p25msig_BUFG         |                                             | disp1/white/final_colour_reg[5]_0            |                2 |             16 |
|  CLK100MHZ_IBUF_BUFG      |                                             | J_MIC3_Pin1_OBUF_BUFG                        |                3 |             24 |
|  clk6p25msig_BUFG         | disp1/coord/i_reg[3]_12[0]                  |                                              |                5 |             24 |
| ~mic/J_MIC3_Pin4_OBUF     |                                             |                                              |                5 |             24 |
|  J_MIC3_Pin1_OBUF_BUFG    |                                             |                                              |                5 |             24 |
|  J_MIC3_Pin1_OBUF_BUFG    |                                             | mic/SR[0]                                    |                6 |             24 |
|  J_MIC3_Pin1_OBUF_BUFG    |                                             | maxLED[3]_i_1_n_0                            |                4 |             26 |
|  clk20sig_BUFG            |                                             | disp1/peakAvg/average[3]_i_2_n_0             |                5 |             28 |
|  clk4sig_BUFG             |                                             |                                              |                8 |             30 |
| ~clk6p25msig_BUFG         |                                             | oled/frame_counter[16]_i_1_n_0               |                5 |             34 |
| ~clk6p25msig_BUFG         | oled/delay[0]_i_1_n_0                       |                                              |                5 |             40 |
|  clk6p25msig_BUFG         | disp1/coord/E[0]                            |                                              |                8 |             56 |
|  CLK100MHZ_IBUF_BUFG      |                                             | ledDriver/clk600/clear                       |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG      |                                             | clk1/clear                                   |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG      |                                             | clk625m/count[0]_i_1__6_n_0                  |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG      |                                             | clk361/count[0]_i_1__7_n_0                   |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG      |                                             | clk4/count[0]_i_1__5_n_0                     |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG      |                                             | clk20k/count[0]_i_1__3_n_0                   |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG      |                                             | clk20/count[0]_i_1__2_n_0                    |                8 |             64 |
| ~clk6p25msig_BUFG         | oled/state                                  |                                              |                9 |             64 |
| ~clk6p25msig_BUFG         |                                             | oled/spi_word[39]_i_1_n_0                    |               15 |             90 |
|  clk20sig_BUFG            | disp1/tetrisgame/temp_blocks[47]_i_1_n_0    | disp1/tetrisMenu/tetris_reset                |               43 |             96 |
|  clk1sig_BUFG             |                                             | down/dff1/AR[0]                              |               14 |            100 |
|  clk361sig_BUFG           |                                             |                                              |               32 |            130 |
|  clk20sig_BUFG            |                                             |                                              |               44 |            166 |
|  clk6p25msig_BUFG         |                                             |                                              |              205 |            566 |
|  clk20sig_BUFG            | disp1/tetrisgame/static_blocks[299]_i_1_n_0 | disp1/tetrisMenu/tetris_reset                |              203 |            600 |
|  clk20sig_BUFG            |                                             | disp1/tetrisMenu/tetris_reset                |              184 |            622 |
+---------------------------+---------------------------------------------+----------------------------------------------+------------------+----------------+


