{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1598499720558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598499720563 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 27 15:42:00 2020 " "Processing started: Thu Aug 27 15:42:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598499720563 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499720563 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off convolution_burst -c convolution_burst " "Command: quartus_map --read_settings_files=on --write_settings_files=off convolution_burst -c convolution_burst" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499720563 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1598499721037 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1598499721037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/memory/stream_to_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/memory/stream_to_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stream_to_memory " "Found entity 1: stream_to_memory" {  } { { "../../verilog/memory/stream_to_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_to_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499730145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499730145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/memory/stream_from_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/memory/stream_from_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stream_from_memory " "Found entity 1: stream_from_memory" {  } { { "../../verilog/memory/stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499730149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499730149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/memory/burst_from_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/memory/burst_from_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 burst_from_memory " "Found entity 1: burst_from_memory" {  } { { "../../verilog/memory/burst_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/burst_from_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499730153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499730153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/ml_inference/convolution_calc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/ml_inference/convolution_calc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_calc " "Found entity 1: convolution_calc" {  } { { "../../verilog/ml_inference/convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499730157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499730157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_mlt " "Found entity 1: fp_mlt" {  } { { "../../verilog/floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499730160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499730160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_add_tree " "Found entity 1: fp_add_tree" {  } { { "../../verilog/floating_point/low_latency/fp_add_tree.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499730163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499730163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_add.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_add " "Found entity 1: fp_add" {  } { { "../../verilog/floating_point/low_latency/fp_add.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499730166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499730166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/floating_point/fp_common/zero_count.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/floating_point/fp_common/zero_count.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zero_count " "Found entity 1: zero_count" {  } { { "../../verilog/floating_point/fp_common/zero_count.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/fp_common/zero_count.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499730170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499730170 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PAD pad convolution_burst.sv(6) " "Verilog HDL Declaration information at convolution_burst.sv(6): object \"PAD\" differs only in case from object \"pad\" in the same scope" {  } { { "convolution_burst.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/convolution_burst.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598499730287 ""}
{ "Warning" "WSGN_SEARCH_FILE" "convolution_burst.sv 1 1 " "Using design file convolution_burst.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_burst " "Found entity 1: convolution_burst" {  } { { "convolution_burst.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/convolution_burst.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499730289 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1598499730289 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "convolution_burst " "Elaborating entity \"convolution_burst\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1598499730292 ""}
{ "Warning" "WSGN_SEARCH_FILE" "convolution_csr.sv 1 1 " "Using design file convolution_csr.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_csr " "Found entity 1: convolution_csr" {  } { { "convolution_csr.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/convolution_csr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499730309 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1598499730309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_csr convolution_csr:csr " "Elaborating entity \"convolution_csr\" for hierarchy \"convolution_csr:csr\"" {  } { { "convolution_burst.sv" "csr" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/convolution_burst.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598499730311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "burst_from_memory burst_from_memory:kernel_weights " "Elaborating entity \"burst_from_memory\" for hierarchy \"burst_from_memory:kernel_weights\"" {  } { { "convolution_burst.sv" "kernel_weights" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/convolution_burst.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598499730346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stream_from_memory stream_from_memory:from_memory1 " "Elaborating entity \"stream_from_memory\" for hierarchy \"stream_from_memory:from_memory1\"" {  } { { "convolution_burst.sv" "from_memory1" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/convolution_burst.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598499730349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo stream_from_memory:from_memory1\|scfifo:src_rd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"stream_from_memory:from_memory1\|scfifo:src_rd_fifo\"" {  } { { "../../verilog/memory/stream_from_memory.sv" "src_rd_fifo" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598499730523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stream_from_memory:from_memory1\|scfifo:src_rd_fifo " "Elaborated megafunction instantiation \"stream_from_memory:from_memory1\|scfifo:src_rd_fifo\"" {  } { { "../../verilog/memory/stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598499730524 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stream_from_memory:from_memory1\|scfifo:src_rd_fifo " "Instantiated megafunction \"stream_from_memory:from_memory1\|scfifo:src_rd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598499730524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598499730524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598499730524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598499730524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598499730524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598499730524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598499730524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598499730524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598499730524 ""}  } { { "../../verilog/memory/stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598499730524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_rnv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_rnv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_rnv " "Found entity 1: scfifo_rnv" {  } { { "db/scfifo_rnv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/db/scfifo_rnv.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499730566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499730566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_rnv stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated " "Elaborating entity \"scfifo_rnv\" for hierarchy \"stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598499730567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_efv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_efv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_efv " "Found entity 1: a_dpfifo_efv" {  } { { "db/a_dpfifo_efv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/db/a_dpfifo_efv.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499730585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499730585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_efv stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo " "Elaborating entity \"a_dpfifo_efv\" for hierarchy \"stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\"" {  } { { "db/scfifo_rnv.tdf" "dpfifo" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/db/scfifo_rnv.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598499730587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tb1 " "Found entity 1: altsyncram_9tb1" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/db/altsyncram_9tb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499730631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499730631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tb1 stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram " "Elaborating entity \"altsyncram_9tb1\" for hierarchy \"stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram\"" {  } { { "db/a_dpfifo_efv.tdf" "FIFOram" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/db/a_dpfifo_efv.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598499730633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ms8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ms8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ms8 " "Found entity 1: cmpr_ms8" {  } { { "db/cmpr_ms8.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/db/cmpr_ms8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499730675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499730675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cmpr_ms8:almost_full_comparer " "Elaborating entity \"cmpr_ms8\" for hierarchy \"stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cmpr_ms8:almost_full_comparer\"" {  } { { "db/a_dpfifo_efv.tdf" "almost_full_comparer" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/db/a_dpfifo_efv.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598499730676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cmpr_ms8:three_comparison " "Elaborating entity \"cmpr_ms8\" for hierarchy \"stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cmpr_ms8:three_comparison\"" {  } { { "db/a_dpfifo_efv.tdf" "three_comparison" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/db/a_dpfifo_efv.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598499730679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ab " "Found entity 1: cntr_1ab" {  } { { "db/cntr_1ab.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/db/cntr_1ab.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499730722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499730722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ab stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_1ab:rd_ptr_msb " "Elaborating entity \"cntr_1ab\" for hierarchy \"stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_1ab:rd_ptr_msb\"" {  } { { "db/a_dpfifo_efv.tdf" "rd_ptr_msb" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/db/a_dpfifo_efv.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598499730724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ea7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ea7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ea7 " "Found entity 1: cntr_ea7" {  } { { "db/cntr_ea7.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/db/cntr_ea7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499730767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499730767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ea7 stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_ea7:usedw_counter " "Elaborating entity \"cntr_ea7\" for hierarchy \"stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_ea7:usedw_counter\"" {  } { { "db/a_dpfifo_efv.tdf" "usedw_counter" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/db/a_dpfifo_efv.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598499730768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ab " "Found entity 1: cntr_2ab" {  } { { "db/cntr_2ab.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/db/cntr_2ab.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499730812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499730812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ab stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_2ab:wr_ptr " "Elaborating entity \"cntr_2ab\" for hierarchy \"stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_2ab:wr_ptr\"" {  } { { "db/a_dpfifo_efv.tdf" "wr_ptr" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/db/a_dpfifo_efv.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598499730813 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pad_video.sv 1 1 " "Using design file pad_video.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pad_video " "Found entity 1: pad_video" {  } { { "pad_video.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/pad_video.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499730835 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1598499730835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pad_video pad_video:pad_video " "Elaborating entity \"pad_video\" for hierarchy \"pad_video:pad_video\"" {  } { { "convolution_burst.sv" "pad_video" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/convolution_burst.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598499730837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_calc convolution_calc:convolution " "Elaborating entity \"convolution_calc\" for hierarchy \"convolution_calc:convolution\"" {  } { { "convolution_burst.sv" "convolution" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/convolution_burst.sv" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598499730840 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "kernel " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"kernel\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598499730870 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "buffer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"buffer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598499730870 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "buffer_taps " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"buffer_taps\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598499730870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_mlt convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt " "Elaborating entity \"fp_mlt\" for hierarchy \"convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\"" {  } { { "../../verilog/ml_inference/convolution_calc.sv" "my\[0\].mx\[0\].mlt" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598499730872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply " "Elaborating entity \"lpm_mult\" for hierarchy \"convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply\"" {  } { { "../../verilog/floating_point/low_latency/fp_mlt.sv" "multiply" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598499730913 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply " "Elaborated megafunction instantiation \"convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply\"" {  } { { "../../verilog/floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598499730914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply " "Instantiated megafunction \"convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598499730914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598499730914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598499730914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598499730914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598499730914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598499730914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598499730914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598499730914 ""}  } { { "../../verilog/floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598499730914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_aco.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_aco.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_aco " "Found entity 1: mult_aco" {  } { { "db/mult_aco.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/db/mult_aco.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499730960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499730960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_aco convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated " "Elaborating entity \"mult_aco\" for hierarchy \"convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598499730962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_tree convolution_calc:convolution\|fp_add_tree:adder_tree " "Elaborating entity \"fp_add_tree\" for hierarchy \"convolution_calc:convolution\|fp_add_tree:adder_tree\"" {  } { { "../../verilog/ml_inference/convolution_calc.sv" "adder_tree" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598499731063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_tree convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera " "Elaborating entity \"fp_add_tree\" for hierarchy \"convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\"" {  } { { "../../verilog/floating_point/low_latency/fp_add_tree.sv" "addera" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598499731066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_tree convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera " "Elaborating entity \"fp_add_tree\" for hierarchy \"convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\"" {  } { { "../../verilog/floating_point/low_latency/fp_add_tree.sv" "addera" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598499731068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_tree convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera " "Elaborating entity \"fp_add_tree\" for hierarchy \"convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\"" {  } { { "../../verilog/floating_point/low_latency/fp_add_tree.sv" "addera" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598499731071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add:addera " "Elaborating entity \"fp_add\" for hierarchy \"convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add:addera\"" {  } { { "../../verilog/floating_point/low_latency/fp_add_tree.sv" "addera" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598499731073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_count convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add:addera\|zero_count:zc " "Elaborating entity \"zero_count\" for hierarchy \"convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add:addera\|zero_count:zc\"" {  } { { "../../verilog/floating_point/low_latency/fp_add.sv" "zc" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598499731076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add fp_add:adder " "Elaborating entity \"fp_add\" for hierarchy \"fp_add:adder\"" {  } { { "convolution_burst.sv" "adder" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/convolution_burst.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598499731293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stream_to_memory stream_to_memory:to_memory " "Elaborating entity \"stream_to_memory\" for hierarchy \"stream_to_memory:to_memory\"" {  } { { "convolution_burst.sv" "to_memory" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/convolution_burst.sv" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598499731297 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "stream_to_memory.sv(68) " "Verilog HDL Case Statement information at stream_to_memory.sv(68): all case item expressions in this case statement are onehot" {  } { { "../../verilog/memory/stream_to_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_to_memory.sv" 68 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1598499731299 "|convolution_burst|stream_to_memory:to_memory"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "stream_to_memory.sv(86) " "Verilog HDL Case Statement information at stream_to_memory.sv(86): all case item expressions in this case statement are onehot" {  } { { "../../verilog/memory/stream_to_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_to_memory.sv" 86 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1598499731299 "|convolution_burst|stream_to_memory:to_memory"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "convolution_calc:convolution\|buffer\[130\]\[1\]\[15\]_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"convolution_calc:convolution\|buffer\[130\]\[1\]\[15\]_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598499735524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 128 " "Parameter TAP_DISTANCE set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598499735524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598499735524 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1598499735524 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "convolution_calc:convolution\|buffer\[66\]\[1\]\[15\]_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"convolution_calc:convolution\|buffer\[66\]\[1\]\[15\]_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598499735524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 63 " "Parameter TAP_DISTANCE set to 63" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598499735524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598499735524 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1598499735524 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "convolution_calc:convolution\|buffer\[34\]\[1\]\[15\]_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"convolution_calc:convolution\|buffer\[34\]\[1\]\[15\]_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598499735524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 31 " "Parameter TAP_DISTANCE set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598499735524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598499735524 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1598499735524 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "convolution_calc:convolution\|buffer\[3\]\[1\]\[15\]_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"convolution_calc:convolution\|buffer\[3\]\[1\]\[15\]_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 2 " "Parameter NUMBER_OF_TAPS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598499735524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 15 " "Parameter TAP_DISTANCE set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598499735524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598499735524 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1598499735524 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1598499735524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "convolution_calc:convolution\|altshift_taps:buffer\[130\]\[1\]\[15\]_rtl_0 " "Elaborated megafunction instantiation \"convolution_calc:convolution\|altshift_taps:buffer\[130\]\[1\]\[15\]_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598499735644 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "convolution_calc:convolution\|altshift_taps:buffer\[130\]\[1\]\[15\]_rtl_0 " "Instantiated megafunction \"convolution_calc:convolution\|altshift_taps:buffer\[130\]\[1\]\[15\]_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598499735644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 128 " "Parameter \"TAP_DISTANCE\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598499735644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598499735644 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598499735644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_vqm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_vqm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_vqm " "Found entity 1: shift_taps_vqm" {  } { { "db/shift_taps_vqm.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/db/shift_taps_vqm.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499735688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499735688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kk81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kk81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kk81 " "Found entity 1: altsyncram_kk81" {  } { { "db/altsyncram_kk81.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/db/altsyncram_kk81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499735736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499735736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hsf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hsf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hsf " "Found entity 1: cntr_hsf" {  } { { "db/cntr_hsf.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/db/cntr_hsf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499735783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499735783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499735828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499735828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "convolution_calc:convolution\|altshift_taps:buffer\[66\]\[1\]\[15\]_rtl_0 " "Elaborated megafunction instantiation \"convolution_calc:convolution\|altshift_taps:buffer\[66\]\[1\]\[15\]_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598499735904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "convolution_calc:convolution\|altshift_taps:buffer\[66\]\[1\]\[15\]_rtl_0 " "Instantiated megafunction \"convolution_calc:convolution\|altshift_taps:buffer\[66\]\[1\]\[15\]_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598499735904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 63 " "Parameter \"TAP_DISTANCE\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598499735904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598499735904 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598499735904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_dpm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_dpm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_dpm " "Found entity 1: shift_taps_dpm" {  } { { "db/shift_taps_dpm.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/db/shift_taps_dpm.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499735949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499735949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eh81 " "Found entity 1: altsyncram_eh81" {  } { { "db/altsyncram_eh81.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/db/altsyncram_eh81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499735999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499735999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uqf " "Found entity 1: cntr_uqf" {  } { { "db/cntr_uqf.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/db/cntr_uqf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499736045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499736045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499736090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499736090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "convolution_calc:convolution\|altshift_taps:buffer\[34\]\[1\]\[15\]_rtl_0 " "Elaborated megafunction instantiation \"convolution_calc:convolution\|altshift_taps:buffer\[34\]\[1\]\[15\]_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598499736166 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "convolution_calc:convolution\|altshift_taps:buffer\[34\]\[1\]\[15\]_rtl_0 " "Instantiated megafunction \"convolution_calc:convolution\|altshift_taps:buffer\[34\]\[1\]\[15\]_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598499736166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 31 " "Parameter \"TAP_DISTANCE\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598499736166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598499736166 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598499736166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_8pm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_8pm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_8pm " "Found entity 1: shift_taps_8pm" {  } { { "db/shift_taps_8pm.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/db/shift_taps_8pm.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499736211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499736211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kh81 " "Found entity 1: altsyncram_kh81" {  } { { "db/altsyncram_kh81.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/db/altsyncram_kh81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499736261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499736261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1rf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1rf " "Found entity 1: cntr_1rf" {  } { { "db/cntr_1rf.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/db/cntr_1rf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499736307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499736307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499736354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499736354 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "convolution_calc:convolution\|altshift_taps:buffer\[3\]\[1\]\[15\]_rtl_0 " "Elaborated megafunction instantiation \"convolution_calc:convolution\|altshift_taps:buffer\[3\]\[1\]\[15\]_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598499736430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "convolution_calc:convolution\|altshift_taps:buffer\[3\]\[1\]\[15\]_rtl_0 " "Instantiated megafunction \"convolution_calc:convolution\|altshift_taps:buffer\[3\]\[1\]\[15\]_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 2 " "Parameter \"NUMBER_OF_TAPS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598499736430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 15 " "Parameter \"TAP_DISTANCE\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598499736430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598499736430 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598499736430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_bpm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_bpm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_bpm " "Found entity 1: shift_taps_bpm" {  } { { "db/shift_taps_bpm.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/db/shift_taps_bpm.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499736476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499736476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fh81 " "Found entity 1: altsyncram_fh81" {  } { { "db/altsyncram_fh81.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/db/altsyncram_fh81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499736529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499736529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pqf " "Found entity 1: cntr_pqf" {  } { { "db/cntr_pqf.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/db/cntr_pqf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499736578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499736578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598499736623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499736623 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1598499736950 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rm1_byteenable\[0\] VCC " "Pin \"rm1_byteenable\[0\]\" is stuck at VCC" {  } { { "convolution_burst.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/convolution_burst.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598499737879 "|convolution_burst|rm1_byteenable[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rm1_byteenable\[1\] VCC " "Pin \"rm1_byteenable\[1\]\" is stuck at VCC" {  } { { "convolution_burst.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/convolution_burst.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598499737879 "|convolution_burst|rm1_byteenable[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rm2_byteenable\[0\] VCC " "Pin \"rm2_byteenable\[0\]\" is stuck at VCC" {  } { { "convolution_burst.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/convolution_burst.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598499737879 "|convolution_burst|rm2_byteenable[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rm2_byteenable\[1\] VCC " "Pin \"rm2_byteenable\[1\]\" is stuck at VCC" {  } { { "convolution_burst.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/convolution_burst.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598499737879 "|convolution_burst|rm2_byteenable[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rm3_byteenable\[0\] VCC " "Pin \"rm3_byteenable\[0\]\" is stuck at VCC" {  } { { "convolution_burst.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/convolution_burst.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598499737879 "|convolution_burst|rm3_byteenable[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rm3_byteenable\[1\] VCC " "Pin \"rm3_byteenable\[1\]\" is stuck at VCC" {  } { { "convolution_burst.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/convolution_burst.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598499737879 "|convolution_burst|rm3_byteenable[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wm1_byteenable\[0\] VCC " "Pin \"wm1_byteenable\[0\]\" is stuck at VCC" {  } { { "convolution_burst.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/convolution_burst.sv" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598499737879 "|convolution_burst|wm1_byteenable[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wm1_byteenable\[1\] VCC " "Pin \"wm1_byteenable\[1\]\" is stuck at VCC" {  } { { "convolution_burst.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/convolution_burst.sv" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598499737879 "|convolution_burst|wm1_byteenable[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1598499737879 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1598499738033 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1598499739364 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/output_files/convolution_burst.map.smsg " "Generated suppressed messages file C:/Quartus_Projects/FPGA_Inference/verilog_src/platform_designer_components/convolution_burst/output_files/convolution_burst.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499739486 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1598499739837 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598499739837 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4298 " "Implemented 4298 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "95 " "Implemented 95 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1598499740143 ""} { "Info" "ICUT_CUT_TM_OPINS" "221 " "Implemented 221 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1598499740143 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3765 " "Implemented 3765 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1598499740143 ""} { "Info" "ICUT_CUT_TM_RAMS" "208 " "Implemented 208 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1598499740143 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "9 " "Implemented 9 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1598499740143 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1598499740143 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598499740213 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 27 15:42:20 2020 " "Processing ended: Thu Aug 27 15:42:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598499740213 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598499740213 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598499740213 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1598499740213 ""}
