// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

// DATE "08/23/2023 19:00:07"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cail_param_control (
	clk,
	rst_n,
	wr_req,
	rd_req,
	wr_addr,
	rd_addr,
	iic_clk,
	iic_sda);
input 	clk;
input 	rst_n;
input 	wr_req;
input 	rd_req;
input 	[9:0] wr_addr;
input 	[9:0] rd_addr;
output 	iic_clk;
inout 	iic_sda;

// Design Ports Information
// wr_req	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_req	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_addr[0]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_addr[1]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_addr[2]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_addr[3]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_addr[4]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_addr[5]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_addr[6]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_addr[7]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_addr[8]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_addr[9]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_addr[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_addr[1]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_addr[2]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_addr[3]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_addr[4]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_addr[5]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_addr[6]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_addr[7]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_addr[8]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_addr[9]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iic_clk	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iic_sda	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("calibration_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \wr_req~input_o ;
wire \rd_req~input_o ;
wire \wr_addr[0]~input_o ;
wire \wr_addr[1]~input_o ;
wire \wr_addr[2]~input_o ;
wire \wr_addr[3]~input_o ;
wire \wr_addr[4]~input_o ;
wire \wr_addr[5]~input_o ;
wire \wr_addr[6]~input_o ;
wire \wr_addr[7]~input_o ;
wire \wr_addr[8]~input_o ;
wire \wr_addr[9]~input_o ;
wire \rd_addr[0]~input_o ;
wire \rd_addr[1]~input_o ;
wire \rd_addr[2]~input_o ;
wire \rd_addr[3]~input_o ;
wire \rd_addr[4]~input_o ;
wire \rd_addr[5]~input_o ;
wire \rd_addr[6]~input_o ;
wire \rd_addr[7]~input_o ;
wire \rd_addr[8]~input_o ;
wire \rd_addr[9]~input_o ;
wire \iic_sda~input_o ;
wire \iic_sda~output_o ;
wire \iic_clk~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \iic_ctrl|Selector34~0_combout ;
wire \rst_n~input_o ;
wire \rst_n~inputclkctrl_outclk ;
wire \iic_ctrl|state.WAIT_WR_DONE~q ;
wire \iic_ctrl|Selector30~4_combout ;
wire \iic_ctrl|Selector30~6_combout ;
wire \iic_ctrl|r_cnt[0]~6_combout ;
wire \iic_ctrl|Selector38~0_combout ;
wire \iic_ctrl|cnt[5]~4_combout ;
wire \iic_ctrl|Add0~7 ;
wire \iic_ctrl|Add0~8_combout ;
wire \iic_ctrl|Selector24~0_combout ;
wire \iic_ctrl|cnt[7]~5_combout ;
wire \iic_ctrl|cnt[7]~6_combout ;
wire \iic_ctrl|Add0~9 ;
wire \iic_ctrl|Add0~10_combout ;
wire \iic_ctrl|Selector23~0_combout ;
wire \iic_ctrl|Add0~11 ;
wire \iic_ctrl|Add0~12_combout ;
wire \iic_ctrl|Selector22~0_combout ;
wire \iic_ctrl|Add0~13 ;
wire \iic_ctrl|Add0~14_combout ;
wire \iic_ctrl|Selector21~0_combout ;
wire \iic_ctrl|WideOr1~1_combout ;
wire \iic_ctrl|WideOr1~0_combout ;
wire \iic_ctrl|WideOr1~2_combout ;
wire \iic_ctrl|Selector26~1_combout ;
wire \iic_ctrl|Add0~1 ;
wire \iic_ctrl|Add0~3 ;
wire \iic_ctrl|Add0~4_combout ;
wire \iic_ctrl|Selector26~2_combout ;
wire \iic_ctrl|Selector26~0_combout ;
wire \iic_ctrl|Selector26~3_combout ;
wire \iic_ctrl|Add0~5 ;
wire \iic_ctrl|Add0~6_combout ;
wire \iic_ctrl|Selector25~0_combout ;
wire \iic_ctrl|Decoder0~0_combout ;
wire \iic_ctrl|Add0~2_combout ;
wire \iic_ctrl|Selector27~5_combout ;
wire \iic_ctrl|Selector27~6_combout ;
wire \iic_ctrl|Selector27~4_combout ;
wire \iic_ctrl|Add0~0_combout ;
wire \iic_ctrl|Selector28~2_combout ;
wire \iic_ctrl|Selector28~0_combout ;
wire \iic_ctrl|Selector28~1_combout ;
wire \iic_ctrl|Selector28~3_combout ;
wire \iic_ctrl|r_cnt[5]~10_combout ;
wire \iic_ctrl|r_cnt[5]~11_combout ;
wire \iic_ctrl|r_cnt[0]~7 ;
wire \iic_ctrl|r_cnt[1]~8_combout ;
wire \iic_ctrl|r_cnt[1]~9 ;
wire \iic_ctrl|r_cnt[2]~12_combout ;
wire \iic_ctrl|r_cnt[2]~13 ;
wire \iic_ctrl|r_cnt[3]~14_combout ;
wire \iic_ctrl|r_cnt[3]~15 ;
wire \iic_ctrl|r_cnt[4]~16_combout ;
wire \iic_ctrl|r_cnt[4]~17 ;
wire \iic_ctrl|r_cnt[5]~18_combout ;
wire \rst_cnt[0]~19_combout ;
wire \~GND~combout ;
wire \rst_cnt[12]~44 ;
wire \rst_cnt[13]~45_combout ;
wire \rst_cnt[13]~46 ;
wire \rst_cnt[14]~47_combout ;
wire \rst_cnt[14]~48 ;
wire \rst_cnt[15]~49_combout ;
wire \rst_cnt[15]~50 ;
wire \rst_cnt[16]~51_combout ;
wire \rst_cnt[16]~52 ;
wire \rst_cnt[17]~53_combout ;
wire \Equal0~3_combout ;
wire \rst_cnt[17]~54 ;
wire \rst_cnt[18]~55_combout ;
wire \Equal0~4_combout ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \LessThan0~0_combout ;
wire \LessThan0~1_combout ;
wire \LessThan0~2_combout ;
wire \rst_cnt[0]~20 ;
wire \rst_cnt[1]~21_combout ;
wire \rst_cnt[1]~22 ;
wire \rst_cnt[2]~23_combout ;
wire \rst_cnt[2]~24 ;
wire \rst_cnt[3]~25_combout ;
wire \rst_cnt[3]~26 ;
wire \rst_cnt[4]~27_combout ;
wire \rst_cnt[4]~28 ;
wire \rst_cnt[5]~29_combout ;
wire \rst_cnt[5]~30 ;
wire \rst_cnt[6]~31_combout ;
wire \rst_cnt[6]~32 ;
wire \rst_cnt[7]~33_combout ;
wire \rst_cnt[7]~34 ;
wire \rst_cnt[8]~35_combout ;
wire \rst_cnt[8]~36 ;
wire \rst_cnt[9]~37_combout ;
wire \rst_cnt[9]~38 ;
wire \rst_cnt[10]~39_combout ;
wire \rst_cnt[10]~40 ;
wire \rst_cnt[11]~41_combout ;
wire \rst_cnt[11]~42 ;
wire \rst_cnt[12]~43_combout ;
wire \Equal0~5_combout ;
wire \Equal0~6_combout ;
wire \ee_r_num[1]~0_combout ;
wire \iic_ctrl|Equal3~0_combout ;
wire \iic_ctrl|Equal3~1_combout ;
wire \iic_ctrl|Selector30~5_combout ;
wire \iic_ctrl|wr_done~q ;
wire \ee_wr_done_dly~feeder_combout ;
wire \ee_wr_done_dly~q ;
wire \state.INIT~0_combout ;
wire \state.INIT~q ;
wire \ee_r_req~0_combout ;
wire \ee_r_req~q ;
wire \iic_ctrl|Selector32~1_combout ;
wire \iic_ctrl|Selector35~0_combout ;
wire \iic_ctrl|state.RD_REG~q ;
wire \iic_ctrl|Selector36~0_combout ;
wire \iic_ctrl|state.WAIT_RD_DONE~q ;
wire \iic_ctrl|Selector32~0_combout ;
wire \iic_ctrl|Selector32~2_combout ;
wire \iic_ctrl|state.IDLE~q ;
wire \iic_ctrl|Selector51~0_combout ;
wire \iic_ctrl|go~q ;
wire \iic_ctrl|Selector42~2_combout ;
wire \iic_ctrl|Selector40~2_combout ;
wire \iic_ctrl|iic_bit_shift|Selector6~2_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[0]~20_combout ;
wire \iic_ctrl|iic_bit_shift|en_div_cnt~0_combout ;
wire \iic_ctrl|iic_bit_shift|en_div_cnt~q ;
wire \iic_ctrl|iic_bit_shift|div_cnt[0]~21 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[1]~22_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[1]~23 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[2]~24_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[2]~25 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[3]~26_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[3]~27 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[4]~28_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[4]~29 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[5]~30_combout ;
wire \iic_ctrl|iic_bit_shift|Equal0~4_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[5]~31 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[6]~32_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[13]~36_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[6]~33 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[7]~34_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[7]~35 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[8]~38_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[8]~39 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[9]~40_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[9]~41 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[10]~42_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[10]~43 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[11]~44_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[11]~45 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[12]~46_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[12]~47 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[13]~48_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[13]~49 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[14]~50_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[14]~51 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[15]~52_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[15]~53 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[16]~54_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[16]~55 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[17]~56_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[17]~57 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[18]~58_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[18]~59 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[19]~60_combout ;
wire \iic_ctrl|iic_bit_shift|Equal0~0_combout ;
wire \iic_ctrl|iic_bit_shift|Equal0~2_combout ;
wire \iic_ctrl|iic_bit_shift|Equal0~1_combout ;
wire \iic_ctrl|iic_bit_shift|Equal0~3_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[13]~37_combout ;
wire \iic_ctrl|iic_bit_shift|Equal0~5_combout ;
wire \iic_ctrl|iic_bit_shift|cnt[0]~6_combout ;
wire \iic_ctrl|iic_bit_shift|Selector19~1_combout ;
wire \iic_ctrl|iic_bit_shift|Equal4~1_combout ;
wire \iic_ctrl|iic_bit_shift|Selector19~0_combout ;
wire \iic_ctrl|iic_bit_shift|cnt[3]~8_combout ;
wire \iic_ctrl|iic_bit_shift|state~21_combout ;
wire \iic_ctrl|iic_bit_shift|Selector8~0_combout ;
wire \iic_ctrl|iic_bit_shift|state~20_combout ;
wire \iic_ctrl|iic_bit_shift|Selector9~0_combout ;
wire \iic_ctrl|iic_bit_shift|Selector9~1_combout ;
wire \iic_ctrl|iic_bit_shift|state.RD_DATA~q ;
wire \iic_ctrl|iic_bit_shift|Selector8~1_combout ;
wire \iic_ctrl|iic_bit_shift|Selector8~2_combout ;
wire \iic_ctrl|iic_bit_shift|state.WR_DATA~q ;
wire \iic_ctrl|iic_bit_shift|cnt[3]~5_combout ;
wire \iic_ctrl|iic_bit_shift|cnt[3]~9_combout ;
wire \iic_ctrl|iic_bit_shift|cnt[3]~10_combout ;
wire \iic_ctrl|iic_bit_shift|cnt[0]~7 ;
wire \iic_ctrl|iic_bit_shift|cnt[1]~11_combout ;
wire \iic_ctrl|iic_bit_shift|cnt[1]~12 ;
wire \iic_ctrl|iic_bit_shift|cnt[2]~13_combout ;
wire \iic_ctrl|iic_bit_shift|cnt[2]~14 ;
wire \iic_ctrl|iic_bit_shift|cnt[3]~15_combout ;
wire \iic_ctrl|iic_bit_shift|cnt[3]~16 ;
wire \iic_ctrl|iic_bit_shift|cnt[4]~17_combout ;
wire \iic_ctrl|iic_bit_shift|Equal4~0_combout ;
wire \iic_ctrl|Selector38~1_combout ;
wire \iic_ctrl|Selector39~0_combout ;
wire \iic_ctrl|iic_bit_shift|Selector11~2_combout ;
wire \iic_ctrl|iic_bit_shift|state.GEN_ACK~q ;
wire \iic_ctrl|iic_bit_shift|Selector12~0_combout ;
wire \iic_ctrl|iic_bit_shift|Selector12~1_combout ;
wire \iic_ctrl|iic_bit_shift|state.GEN_STOP~q ;
wire \iic_ctrl|iic_bit_shift|Selector4~1_combout ;
wire \iic_ctrl|iic_bit_shift|Selector4~2_combout ;
wire \iic_ctrl|iic_bit_shift|Selector6~0_combout ;
wire \iic_ctrl|iic_bit_shift|Selector6~1_combout ;
wire \iic_ctrl|iic_bit_shift|Selector6~3_combout ;
wire \iic_ctrl|iic_bit_shift|state.IDLE~q ;
wire \iic_ctrl|iic_bit_shift|Selector10~1_combout ;
wire \iic_ctrl|iic_bit_shift|Selector10~2_combout ;
wire \iic_ctrl|iic_bit_shift|Selector10~0_combout ;
wire \iic_ctrl|iic_bit_shift|Selector10~3_combout ;
wire \iic_ctrl|iic_bit_shift|state.CHECK_ACK~q ;
wire \iic_ctrl|iic_bit_shift|Selector4~0_combout ;
wire \iic_ctrl|iic_bit_shift|Selector4~3_combout ;
wire \iic_ctrl|iic_bit_shift|Selector4~4_combout ;
wire \iic_ctrl|iic_bit_shift|trans_done~q ;
wire \iic_ctrl|Selector33~0_combout ;
wire \iic_ctrl|state.WR_REG~q ;
wire \iic_ctrl|Decoder0~1_combout ;
wire \iic_ctrl|cmd[1]~0_combout ;
wire \iic_ctrl|cnt~2_combout ;
wire \iic_ctrl|cnt~3_combout ;
wire \iic_ctrl|iic_bit_shift|Selector7~0_combout ;
wire \iic_ctrl|iic_bit_shift|Selector7~1_combout ;
wire \iic_ctrl|iic_bit_shift|state.GEN_STA~q ;
wire \iic_ctrl|iic_bit_shift|Selector5~1_combout ;
wire \iic_ctrl|iic_bit_shift|Decoder0~0_combout ;
wire \iic_ctrl|iic_bit_shift|Decoder0~1_combout ;
wire \iic_ctrl|iic_bit_shift|Selector5~2_combout ;
wire \iic_ctrl|iic_bit_shift|iic_sda_od~2_combout ;
wire \iic_ctrl|iic_bit_shift|Selector5~0_combout ;
wire \iic_ctrl|iic_bit_shift|Selector5~3_combout ;
wire \iic_ctrl|iic_bit_shift|iic_sda_oe~q ;
wire \iic_ctrl|iic_bit_shift|state~19_combout ;
wire \iic_ctrl|iic_bit_shift|Selector19~9_combout ;
wire \iic_ctrl|Selector8~0_combout ;
wire \iic_ctrl|tx_data[5]~1_combout ;
wire \iic_ctrl|tx_data[5]~2_combout ;
wire \iic_ctrl|tx_data[5]~3_combout ;
wire \iic_ctrl|tx_data[5]~4_combout ;
wire \iic_ctrl|Selector18~0_combout ;
wire \iic_ctrl|tx_data[0]~0_combout ;
wire \iic_ctrl|Selector50~0_combout ;
wire \iic_ctrl|iic_bit_shift|Selector19~2_combout ;
wire \iic_ctrl|iic_bit_shift|Selector19~3_combout ;
wire \iic_ctrl|iic_bit_shift|Selector19~7_combout ;
wire \iic_ctrl|iic_bit_shift|Selector19~4_combout ;
wire \iic_ctrl|Selector38~2_combout ;
wire \iic_ctrl|iic_bit_shift|Selector19~5_combout ;
wire \iic_ctrl|iic_bit_shift|Selector19~6_combout ;
wire \iic_ctrl|iic_bit_shift|Selector19~8_combout ;
wire \iic_ctrl|iic_bit_shift|Selector19~10_combout ;
wire \iic_ctrl|iic_bit_shift|iic_sda_od~q ;
wire \iic_ctrl|iic_bit_shift|iic_sda~1_combout ;
wire \iic_ctrl|iic_bit_shift|Selector2~0_combout ;
wire \iic_ctrl|iic_bit_shift|Selector18~6_combout ;
wire \iic_ctrl|iic_bit_shift|Selector18~0_combout ;
wire \iic_ctrl|iic_bit_shift|Selector18~1_combout ;
wire \iic_ctrl|iic_bit_shift|Selector18~3_combout ;
wire \iic_ctrl|iic_bit_shift|Selector18~4_combout ;
wire \iic_ctrl|iic_bit_shift|Selector18~2_combout ;
wire \iic_ctrl|iic_bit_shift|iic_clk~0_combout ;
wire \iic_ctrl|iic_bit_shift|Selector18~5_combout ;
wire \iic_ctrl|iic_bit_shift|Selector18~7_combout ;
wire \iic_ctrl|iic_bit_shift|iic_clk~q ;
wire [5:0] \iic_ctrl|cmd ;
wire [4:0] \iic_ctrl|iic_bit_shift|cnt ;
wire [7:0] \iic_ctrl|cnt ;
wire [19:0] \iic_ctrl|iic_bit_shift|div_cnt ;
wire [5:0] \iic_ctrl|r_cnt ;
wire [15:0] ee_r_num;
wire [7:0] \iic_ctrl|tx_data ;
wire [18:0] rst_cnt;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X3_Y24_N23
cycloneive_io_obuf \iic_sda~output (
	.i(\iic_ctrl|iic_bit_shift|iic_sda~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iic_sda~output_o ),
	.obar());
// synopsys translate_off
defparam \iic_sda~output .bus_hold = "false";
defparam \iic_sda~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N2
cycloneive_io_obuf \iic_clk~output (
	.i(!\iic_ctrl|iic_bit_shift|iic_clk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iic_clk~output_o ),
	.obar());
// synopsys translate_off
defparam \iic_clk~output .bus_hold = "false";
defparam \iic_clk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N6
cycloneive_lcell_comb \iic_ctrl|Selector34~0 (
// Equation(s):
// \iic_ctrl|Selector34~0_combout  = (\iic_ctrl|state.WR_REG~q ) # ((\iic_ctrl|state.WAIT_WR_DONE~q  & !\iic_ctrl|iic_bit_shift|trans_done~q ))

	.dataa(\iic_ctrl|state.WR_REG~q ),
	.datab(gnd),
	.datac(\iic_ctrl|state.WAIT_WR_DONE~q ),
	.datad(\iic_ctrl|iic_bit_shift|trans_done~q ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector34~0 .lut_mask = 16'hAAFA;
defparam \iic_ctrl|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \rst_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst_n~inputclkctrl .clock_type = "global clock";
defparam \rst_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X8_Y18_N7
dffeas \iic_ctrl|state.WAIT_WR_DONE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|state.WAIT_WR_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|state.WAIT_WR_DONE .is_wysiwyg = "true";
defparam \iic_ctrl|state.WAIT_WR_DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N20
cycloneive_lcell_comb \iic_ctrl|Selector30~4 (
// Equation(s):
// \iic_ctrl|Selector30~4_combout  = (!\iic_ctrl|state.WAIT_RD_DONE~q  & !\iic_ctrl|state.WAIT_WR_DONE~q )

	.dataa(gnd),
	.datab(\iic_ctrl|state.WAIT_RD_DONE~q ),
	.datac(gnd),
	.datad(\iic_ctrl|state.WAIT_WR_DONE~q ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector30~4_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector30~4 .lut_mask = 16'h0033;
defparam \iic_ctrl|Selector30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N22
cycloneive_lcell_comb \iic_ctrl|Selector30~6 (
// Equation(s):
// \iic_ctrl|Selector30~6_combout  = (\iic_ctrl|wr_done~q  & ((\iic_ctrl|state.RD_REG~q ) # ((\iic_ctrl|state.WR_REG~q ) # (!\iic_ctrl|Selector30~4_combout ))))

	.dataa(\iic_ctrl|state.RD_REG~q ),
	.datab(\iic_ctrl|state.WR_REG~q ),
	.datac(\iic_ctrl|Selector30~4_combout ),
	.datad(\iic_ctrl|wr_done~q ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector30~6_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector30~6 .lut_mask = 16'hEF00;
defparam \iic_ctrl|Selector30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N0
cycloneive_lcell_comb \iic_ctrl|r_cnt[0]~6 (
// Equation(s):
// \iic_ctrl|r_cnt[0]~6_combout  = \iic_ctrl|r_cnt [0] $ (VCC)
// \iic_ctrl|r_cnt[0]~7  = CARRY(\iic_ctrl|r_cnt [0])

	.dataa(gnd),
	.datab(\iic_ctrl|r_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\iic_ctrl|r_cnt[0]~6_combout ),
	.cout(\iic_ctrl|r_cnt[0]~7 ));
// synopsys translate_off
defparam \iic_ctrl|r_cnt[0]~6 .lut_mask = 16'h33CC;
defparam \iic_ctrl|r_cnt[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N26
cycloneive_lcell_comb \iic_ctrl|Selector38~0 (
// Equation(s):
// \iic_ctrl|Selector38~0_combout  = (!\iic_ctrl|state.WR_REG~q  & !\iic_ctrl|state.RD_REG~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\iic_ctrl|state.WR_REG~q ),
	.datad(\iic_ctrl|state.RD_REG~q ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector38~0 .lut_mask = 16'h000F;
defparam \iic_ctrl|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N28
cycloneive_lcell_comb \iic_ctrl|cnt[5]~4 (
// Equation(s):
// \iic_ctrl|cnt[5]~4_combout  = (\iic_ctrl|state.IDLE~q  & ((\iic_ctrl|state.WAIT_RD_DONE~q  & ((!\iic_ctrl|Decoder0~0_combout ))) # (!\iic_ctrl|state.WAIT_RD_DONE~q  & (!\iic_ctrl|WideOr1~2_combout ))))

	.dataa(\iic_ctrl|state.WAIT_RD_DONE~q ),
	.datab(\iic_ctrl|state.IDLE~q ),
	.datac(\iic_ctrl|WideOr1~2_combout ),
	.datad(\iic_ctrl|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|cnt[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|cnt[5]~4 .lut_mask = 16'h048C;
defparam \iic_ctrl|cnt[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N14
cycloneive_lcell_comb \iic_ctrl|Add0~6 (
// Equation(s):
// \iic_ctrl|Add0~6_combout  = (\iic_ctrl|cnt [3] & (!\iic_ctrl|Add0~5 )) # (!\iic_ctrl|cnt [3] & ((\iic_ctrl|Add0~5 ) # (GND)))
// \iic_ctrl|Add0~7  = CARRY((!\iic_ctrl|Add0~5 ) # (!\iic_ctrl|cnt [3]))

	.dataa(\iic_ctrl|cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|Add0~5 ),
	.combout(\iic_ctrl|Add0~6_combout ),
	.cout(\iic_ctrl|Add0~7 ));
// synopsys translate_off
defparam \iic_ctrl|Add0~6 .lut_mask = 16'h5A5F;
defparam \iic_ctrl|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N16
cycloneive_lcell_comb \iic_ctrl|Add0~8 (
// Equation(s):
// \iic_ctrl|Add0~8_combout  = (\iic_ctrl|cnt [4] & (\iic_ctrl|Add0~7  $ (GND))) # (!\iic_ctrl|cnt [4] & (!\iic_ctrl|Add0~7  & VCC))
// \iic_ctrl|Add0~9  = CARRY((\iic_ctrl|cnt [4] & !\iic_ctrl|Add0~7 ))

	.dataa(gnd),
	.datab(\iic_ctrl|cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|Add0~7 ),
	.combout(\iic_ctrl|Add0~8_combout ),
	.cout(\iic_ctrl|Add0~9 ));
// synopsys translate_off
defparam \iic_ctrl|Add0~8 .lut_mask = 16'hC30C;
defparam \iic_ctrl|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N24
cycloneive_lcell_comb \iic_ctrl|Selector24~0 (
// Equation(s):
// \iic_ctrl|Selector24~0_combout  = (\iic_ctrl|Add0~8_combout  & \iic_ctrl|cnt[5]~4_combout )

	.dataa(gnd),
	.datab(\iic_ctrl|Add0~8_combout ),
	.datac(gnd),
	.datad(\iic_ctrl|cnt[5]~4_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector24~0 .lut_mask = 16'hCC00;
defparam \iic_ctrl|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N8
cycloneive_lcell_comb \iic_ctrl|cnt[7]~5 (
// Equation(s):
// \iic_ctrl|cnt[7]~5_combout  = (\rst_n~input_o  & ((\iic_ctrl|iic_bit_shift|trans_done~q ) # ((!\iic_ctrl|state.WAIT_WR_DONE~q  & !\iic_ctrl|state.WAIT_RD_DONE~q ))))

	.dataa(\iic_ctrl|state.WAIT_WR_DONE~q ),
	.datab(\iic_ctrl|state.WAIT_RD_DONE~q ),
	.datac(\rst_n~input_o ),
	.datad(\iic_ctrl|iic_bit_shift|trans_done~q ),
	.cin(gnd),
	.combout(\iic_ctrl|cnt[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|cnt[7]~5 .lut_mask = 16'hF010;
defparam \iic_ctrl|cnt[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N6
cycloneive_lcell_comb \iic_ctrl|cnt[7]~6 (
// Equation(s):
// \iic_ctrl|cnt[7]~6_combout  = (!\iic_ctrl|state.WR_REG~q  & (!\iic_ctrl|state.RD_REG~q  & \iic_ctrl|cnt[7]~5_combout ))

	.dataa(gnd),
	.datab(\iic_ctrl|state.WR_REG~q ),
	.datac(\iic_ctrl|state.RD_REG~q ),
	.datad(\iic_ctrl|cnt[7]~5_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|cnt[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|cnt[7]~6 .lut_mask = 16'h0300;
defparam \iic_ctrl|cnt[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y18_N25
dffeas \iic_ctrl|cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|cnt[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|cnt[4] .is_wysiwyg = "true";
defparam \iic_ctrl|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N18
cycloneive_lcell_comb \iic_ctrl|Add0~10 (
// Equation(s):
// \iic_ctrl|Add0~10_combout  = (\iic_ctrl|cnt [5] & (!\iic_ctrl|Add0~9 )) # (!\iic_ctrl|cnt [5] & ((\iic_ctrl|Add0~9 ) # (GND)))
// \iic_ctrl|Add0~11  = CARRY((!\iic_ctrl|Add0~9 ) # (!\iic_ctrl|cnt [5]))

	.dataa(gnd),
	.datab(\iic_ctrl|cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|Add0~9 ),
	.combout(\iic_ctrl|Add0~10_combout ),
	.cout(\iic_ctrl|Add0~11 ));
// synopsys translate_off
defparam \iic_ctrl|Add0~10 .lut_mask = 16'h3C3F;
defparam \iic_ctrl|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N2
cycloneive_lcell_comb \iic_ctrl|Selector23~0 (
// Equation(s):
// \iic_ctrl|Selector23~0_combout  = (\iic_ctrl|cnt[5]~4_combout  & \iic_ctrl|Add0~10_combout )

	.dataa(gnd),
	.datab(\iic_ctrl|cnt[5]~4_combout ),
	.datac(gnd),
	.datad(\iic_ctrl|Add0~10_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector23~0 .lut_mask = 16'hCC00;
defparam \iic_ctrl|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y18_N3
dffeas \iic_ctrl|cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|cnt[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|cnt[5] .is_wysiwyg = "true";
defparam \iic_ctrl|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N20
cycloneive_lcell_comb \iic_ctrl|Add0~12 (
// Equation(s):
// \iic_ctrl|Add0~12_combout  = (\iic_ctrl|cnt [6] & (\iic_ctrl|Add0~11  $ (GND))) # (!\iic_ctrl|cnt [6] & (!\iic_ctrl|Add0~11  & VCC))
// \iic_ctrl|Add0~13  = CARRY((\iic_ctrl|cnt [6] & !\iic_ctrl|Add0~11 ))

	.dataa(gnd),
	.datab(\iic_ctrl|cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|Add0~11 ),
	.combout(\iic_ctrl|Add0~12_combout ),
	.cout(\iic_ctrl|Add0~13 ));
// synopsys translate_off
defparam \iic_ctrl|Add0~12 .lut_mask = 16'hC30C;
defparam \iic_ctrl|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N4
cycloneive_lcell_comb \iic_ctrl|Selector22~0 (
// Equation(s):
// \iic_ctrl|Selector22~0_combout  = (\iic_ctrl|cnt[5]~4_combout  & \iic_ctrl|Add0~12_combout )

	.dataa(gnd),
	.datab(\iic_ctrl|cnt[5]~4_combout ),
	.datac(gnd),
	.datad(\iic_ctrl|Add0~12_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector22~0 .lut_mask = 16'hCC00;
defparam \iic_ctrl|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y18_N5
dffeas \iic_ctrl|cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|cnt[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|cnt[6] .is_wysiwyg = "true";
defparam \iic_ctrl|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N22
cycloneive_lcell_comb \iic_ctrl|Add0~14 (
// Equation(s):
// \iic_ctrl|Add0~14_combout  = \iic_ctrl|Add0~13  $ (\iic_ctrl|cnt [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iic_ctrl|cnt [7]),
	.cin(\iic_ctrl|Add0~13 ),
	.combout(\iic_ctrl|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Add0~14 .lut_mask = 16'h0FF0;
defparam \iic_ctrl|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N0
cycloneive_lcell_comb \iic_ctrl|Selector21~0 (
// Equation(s):
// \iic_ctrl|Selector21~0_combout  = (\iic_ctrl|Add0~14_combout  & \iic_ctrl|cnt[5]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\iic_ctrl|Add0~14_combout ),
	.datad(\iic_ctrl|cnt[5]~4_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector21~0 .lut_mask = 16'hF000;
defparam \iic_ctrl|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y18_N1
dffeas \iic_ctrl|cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|cnt[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|cnt[7] .is_wysiwyg = "true";
defparam \iic_ctrl|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N4
cycloneive_lcell_comb \iic_ctrl|WideOr1~1 (
// Equation(s):
// \iic_ctrl|WideOr1~1_combout  = (\iic_ctrl|cnt [2]) # ((\iic_ctrl|cnt [3]) # ((\iic_ctrl|cnt [0] & \iic_ctrl|cnt [1])))

	.dataa(\iic_ctrl|cnt [0]),
	.datab(\iic_ctrl|cnt [2]),
	.datac(\iic_ctrl|cnt [3]),
	.datad(\iic_ctrl|cnt [1]),
	.cin(gnd),
	.combout(\iic_ctrl|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|WideOr1~1 .lut_mask = 16'hFEFC;
defparam \iic_ctrl|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N26
cycloneive_lcell_comb \iic_ctrl|WideOr1~0 (
// Equation(s):
// \iic_ctrl|WideOr1~0_combout  = (!\iic_ctrl|cnt [5] & (!\iic_ctrl|cnt [6] & !\iic_ctrl|cnt [4]))

	.dataa(gnd),
	.datab(\iic_ctrl|cnt [5]),
	.datac(\iic_ctrl|cnt [6]),
	.datad(\iic_ctrl|cnt [4]),
	.cin(gnd),
	.combout(\iic_ctrl|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|WideOr1~0 .lut_mask = 16'h0003;
defparam \iic_ctrl|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N30
cycloneive_lcell_comb \iic_ctrl|WideOr1~2 (
// Equation(s):
// \iic_ctrl|WideOr1~2_combout  = (!\iic_ctrl|cnt [7] & (!\iic_ctrl|WideOr1~1_combout  & \iic_ctrl|WideOr1~0_combout ))

	.dataa(gnd),
	.datab(\iic_ctrl|cnt [7]),
	.datac(\iic_ctrl|WideOr1~1_combout ),
	.datad(\iic_ctrl|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|WideOr1~2 .lut_mask = 16'h0300;
defparam \iic_ctrl|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y18_N16
cycloneive_lcell_comb \iic_ctrl|Selector26~1 (
// Equation(s):
// \iic_ctrl|Selector26~1_combout  = (\iic_ctrl|Selector32~0_combout  & (\iic_ctrl|cnt [2] $ (((\iic_ctrl|cnt [0] & \iic_ctrl|cnt [1])))))

	.dataa(\iic_ctrl|cnt [0]),
	.datab(\iic_ctrl|cnt [2]),
	.datac(\iic_ctrl|cnt [1]),
	.datad(\iic_ctrl|Selector32~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector26~1 .lut_mask = 16'h6C00;
defparam \iic_ctrl|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N8
cycloneive_lcell_comb \iic_ctrl|Add0~0 (
// Equation(s):
// \iic_ctrl|Add0~0_combout  = \iic_ctrl|cnt [0] $ (VCC)
// \iic_ctrl|Add0~1  = CARRY(\iic_ctrl|cnt [0])

	.dataa(\iic_ctrl|cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\iic_ctrl|Add0~0_combout ),
	.cout(\iic_ctrl|Add0~1 ));
// synopsys translate_off
defparam \iic_ctrl|Add0~0 .lut_mask = 16'h55AA;
defparam \iic_ctrl|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N10
cycloneive_lcell_comb \iic_ctrl|Add0~2 (
// Equation(s):
// \iic_ctrl|Add0~2_combout  = (\iic_ctrl|cnt [1] & (!\iic_ctrl|Add0~1 )) # (!\iic_ctrl|cnt [1] & ((\iic_ctrl|Add0~1 ) # (GND)))
// \iic_ctrl|Add0~3  = CARRY((!\iic_ctrl|Add0~1 ) # (!\iic_ctrl|cnt [1]))

	.dataa(\iic_ctrl|cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|Add0~1 ),
	.combout(\iic_ctrl|Add0~2_combout ),
	.cout(\iic_ctrl|Add0~3 ));
// synopsys translate_off
defparam \iic_ctrl|Add0~2 .lut_mask = 16'h5A5F;
defparam \iic_ctrl|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N12
cycloneive_lcell_comb \iic_ctrl|Add0~4 (
// Equation(s):
// \iic_ctrl|Add0~4_combout  = (\iic_ctrl|cnt [2] & (\iic_ctrl|Add0~3  $ (GND))) # (!\iic_ctrl|cnt [2] & (!\iic_ctrl|Add0~3  & VCC))
// \iic_ctrl|Add0~5  = CARRY((\iic_ctrl|cnt [2] & !\iic_ctrl|Add0~3 ))

	.dataa(\iic_ctrl|cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|Add0~3 ),
	.combout(\iic_ctrl|Add0~4_combout ),
	.cout(\iic_ctrl|Add0~5 ));
// synopsys translate_off
defparam \iic_ctrl|Add0~4 .lut_mask = 16'hA50A;
defparam \iic_ctrl|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y18_N26
cycloneive_lcell_comb \iic_ctrl|Selector26~2 (
// Equation(s):
// \iic_ctrl|Selector26~2_combout  = (\iic_ctrl|state.WAIT_WR_DONE~q  & (\iic_ctrl|iic_bit_shift|trans_done~q  & \iic_ctrl|Add0~4_combout ))

	.dataa(\iic_ctrl|state.WAIT_WR_DONE~q ),
	.datab(gnd),
	.datac(\iic_ctrl|iic_bit_shift|trans_done~q ),
	.datad(\iic_ctrl|Add0~4_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector26~2 .lut_mask = 16'hA000;
defparam \iic_ctrl|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y18_N2
cycloneive_lcell_comb \iic_ctrl|Selector26~0 (
// Equation(s):
// \iic_ctrl|Selector26~0_combout  = (\iic_ctrl|cnt [2] & (((!\iic_ctrl|Selector30~4_combout  & !\iic_ctrl|iic_bit_shift|trans_done~q )) # (!\iic_ctrl|Selector38~0_combout )))

	.dataa(\iic_ctrl|Selector30~4_combout ),
	.datab(\iic_ctrl|Selector38~0_combout ),
	.datac(\iic_ctrl|iic_bit_shift|trans_done~q ),
	.datad(\iic_ctrl|cnt [2]),
	.cin(gnd),
	.combout(\iic_ctrl|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector26~0 .lut_mask = 16'h3700;
defparam \iic_ctrl|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y18_N4
cycloneive_lcell_comb \iic_ctrl|Selector26~3 (
// Equation(s):
// \iic_ctrl|Selector26~3_combout  = (\iic_ctrl|Selector26~1_combout ) # ((\iic_ctrl|Selector26~0_combout ) # ((!\iic_ctrl|WideOr1~2_combout  & \iic_ctrl|Selector26~2_combout )))

	.dataa(\iic_ctrl|WideOr1~2_combout ),
	.datab(\iic_ctrl|Selector26~1_combout ),
	.datac(\iic_ctrl|Selector26~2_combout ),
	.datad(\iic_ctrl|Selector26~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector26~3_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector26~3 .lut_mask = 16'hFFDC;
defparam \iic_ctrl|Selector26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y18_N5
dffeas \iic_ctrl|cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector26~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|cnt[2] .is_wysiwyg = "true";
defparam \iic_ctrl|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N30
cycloneive_lcell_comb \iic_ctrl|Selector25~0 (
// Equation(s):
// \iic_ctrl|Selector25~0_combout  = (\iic_ctrl|Add0~6_combout  & \iic_ctrl|cnt[5]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\iic_ctrl|Add0~6_combout ),
	.datad(\iic_ctrl|cnt[5]~4_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector25~0 .lut_mask = 16'hF000;
defparam \iic_ctrl|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y18_N31
dffeas \iic_ctrl|cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|cnt[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|cnt[3] .is_wysiwyg = "true";
defparam \iic_ctrl|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N6
cycloneive_lcell_comb \iic_ctrl|Decoder0~0 (
// Equation(s):
// \iic_ctrl|Decoder0~0_combout  = (!\iic_ctrl|cnt [3] & (!\iic_ctrl|cnt [2] & (!\iic_ctrl|cnt [7] & \iic_ctrl|WideOr1~0_combout )))

	.dataa(\iic_ctrl|cnt [3]),
	.datab(\iic_ctrl|cnt [2]),
	.datac(\iic_ctrl|cnt [7]),
	.datad(\iic_ctrl|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Decoder0~0 .lut_mask = 16'h0100;
defparam \iic_ctrl|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y18_N12
cycloneive_lcell_comb \iic_ctrl|Selector27~5 (
// Equation(s):
// \iic_ctrl|Selector27~5_combout  = (\iic_ctrl|Decoder0~0_combout  & (((\iic_ctrl|cnt [0])))) # (!\iic_ctrl|Decoder0~0_combout  & ((\iic_ctrl|cnt [1] & ((\iic_ctrl|cnt [0]) # (!\iic_ctrl|Add0~2_combout ))) # (!\iic_ctrl|cnt [1] & ((\iic_ctrl|Add0~2_combout 
// )))))

	.dataa(\iic_ctrl|cnt [1]),
	.datab(\iic_ctrl|Decoder0~0_combout ),
	.datac(\iic_ctrl|cnt [0]),
	.datad(\iic_ctrl|Add0~2_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector27~5_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector27~5 .lut_mask = 16'hF1E2;
defparam \iic_ctrl|Selector27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y18_N18
cycloneive_lcell_comb \iic_ctrl|Selector27~6 (
// Equation(s):
// \iic_ctrl|Selector27~6_combout  = (\iic_ctrl|iic_bit_shift|trans_done~q  & (\iic_ctrl|Selector27~5_combout  & ((\iic_ctrl|cnt [0]) # (!\iic_ctrl|Decoder0~0_combout ))))

	.dataa(\iic_ctrl|iic_bit_shift|trans_done~q ),
	.datab(\iic_ctrl|Decoder0~0_combout ),
	.datac(\iic_ctrl|cnt [0]),
	.datad(\iic_ctrl|Selector27~5_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector27~6_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector27~6 .lut_mask = 16'hA200;
defparam \iic_ctrl|Selector27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y18_N20
cycloneive_lcell_comb \iic_ctrl|Selector27~4 (
// Equation(s):
// \iic_ctrl|Selector27~4_combout  = (\iic_ctrl|cnt [1] & (((!\iic_ctrl|Selector30~4_combout  & !\iic_ctrl|Selector27~6_combout )) # (!\iic_ctrl|Selector38~0_combout ))) # (!\iic_ctrl|cnt [1] & (!\iic_ctrl|Selector30~4_combout  & 
// ((\iic_ctrl|Selector27~6_combout ))))

	.dataa(\iic_ctrl|Selector30~4_combout ),
	.datab(\iic_ctrl|Selector38~0_combout ),
	.datac(\iic_ctrl|cnt [1]),
	.datad(\iic_ctrl|Selector27~6_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector27~4_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector27~4 .lut_mask = 16'h3570;
defparam \iic_ctrl|Selector27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y18_N21
dffeas \iic_ctrl|cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector27~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|cnt[1] .is_wysiwyg = "true";
defparam \iic_ctrl|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y18_N24
cycloneive_lcell_comb \iic_ctrl|Selector28~2 (
// Equation(s):
// \iic_ctrl|Selector28~2_combout  = (\iic_ctrl|Add0~0_combout ) # ((\iic_ctrl|Decoder0~0_combout  & ((!\iic_ctrl|cnt [0]) # (!\iic_ctrl|cnt [1]))))

	.dataa(\iic_ctrl|cnt [1]),
	.datab(\iic_ctrl|Decoder0~0_combout ),
	.datac(\iic_ctrl|cnt [0]),
	.datad(\iic_ctrl|Add0~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector28~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector28~2 .lut_mask = 16'hFF4C;
defparam \iic_ctrl|Selector28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y18_N8
cycloneive_lcell_comb \iic_ctrl|Selector28~0 (
// Equation(s):
// \iic_ctrl|Selector28~0_combout  = (\iic_ctrl|Selector32~0_combout  & (((!\iic_ctrl|cnt [1] & \iic_ctrl|Decoder0~0_combout )) # (!\iic_ctrl|cnt [0])))

	.dataa(\iic_ctrl|cnt [1]),
	.datab(\iic_ctrl|Decoder0~0_combout ),
	.datac(\iic_ctrl|cnt [0]),
	.datad(\iic_ctrl|Selector32~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector28~0 .lut_mask = 16'h4F00;
defparam \iic_ctrl|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y18_N10
cycloneive_lcell_comb \iic_ctrl|Selector28~1 (
// Equation(s):
// \iic_ctrl|Selector28~1_combout  = (\iic_ctrl|cnt [0] & (((!\iic_ctrl|Selector30~4_combout  & !\iic_ctrl|iic_bit_shift|trans_done~q )) # (!\iic_ctrl|Selector38~0_combout )))

	.dataa(\iic_ctrl|Selector30~4_combout ),
	.datab(\iic_ctrl|cnt [0]),
	.datac(\iic_ctrl|iic_bit_shift|trans_done~q ),
	.datad(\iic_ctrl|Selector38~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector28~1 .lut_mask = 16'h04CC;
defparam \iic_ctrl|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y18_N30
cycloneive_lcell_comb \iic_ctrl|Selector28~3 (
// Equation(s):
// \iic_ctrl|Selector28~3_combout  = (\iic_ctrl|Selector28~0_combout ) # ((\iic_ctrl|Selector28~1_combout ) # ((\iic_ctrl|Selector33~0_combout  & \iic_ctrl|Selector28~2_combout )))

	.dataa(\iic_ctrl|Selector33~0_combout ),
	.datab(\iic_ctrl|Selector28~2_combout ),
	.datac(\iic_ctrl|Selector28~0_combout ),
	.datad(\iic_ctrl|Selector28~1_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector28~3_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector28~3 .lut_mask = 16'hFFF8;
defparam \iic_ctrl|Selector28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y18_N31
dffeas \iic_ctrl|cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector28~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|cnt[0] .is_wysiwyg = "true";
defparam \iic_ctrl|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y18_N6
cycloneive_lcell_comb \iic_ctrl|r_cnt[5]~10 (
// Equation(s):
// \iic_ctrl|r_cnt[5]~10_combout  = (!\iic_ctrl|cnt [1]) # (!\iic_ctrl|cnt [0])

	.dataa(\iic_ctrl|cnt [0]),
	.datab(gnd),
	.datac(\iic_ctrl|cnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\iic_ctrl|r_cnt[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|r_cnt[5]~10 .lut_mask = 16'h5F5F;
defparam \iic_ctrl|r_cnt[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N18
cycloneive_lcell_comb \iic_ctrl|r_cnt[5]~11 (
// Equation(s):
// \iic_ctrl|r_cnt[5]~11_combout  = (\iic_ctrl|Decoder0~0_combout  & (\iic_ctrl|state.RD_REG~q  & (!\iic_ctrl|r_cnt[5]~10_combout ))) # (!\iic_ctrl|Decoder0~0_combout  & (((\iic_ctrl|Selector32~0_combout ))))

	.dataa(\iic_ctrl|state.RD_REG~q ),
	.datab(\iic_ctrl|r_cnt[5]~10_combout ),
	.datac(\iic_ctrl|Selector32~0_combout ),
	.datad(\iic_ctrl|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|r_cnt[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|r_cnt[5]~11 .lut_mask = 16'h22F0;
defparam \iic_ctrl|r_cnt[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y18_N1
dffeas \iic_ctrl|r_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|r_cnt[0]~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\iic_ctrl|state.WAIT_RD_DONE~q ),
	.sload(gnd),
	.ena(\iic_ctrl|r_cnt[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|r_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|r_cnt[0] .is_wysiwyg = "true";
defparam \iic_ctrl|r_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N2
cycloneive_lcell_comb \iic_ctrl|r_cnt[1]~8 (
// Equation(s):
// \iic_ctrl|r_cnt[1]~8_combout  = (\iic_ctrl|r_cnt [1] & (!\iic_ctrl|r_cnt[0]~7 )) # (!\iic_ctrl|r_cnt [1] & ((\iic_ctrl|r_cnt[0]~7 ) # (GND)))
// \iic_ctrl|r_cnt[1]~9  = CARRY((!\iic_ctrl|r_cnt[0]~7 ) # (!\iic_ctrl|r_cnt [1]))

	.dataa(gnd),
	.datab(\iic_ctrl|r_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|r_cnt[0]~7 ),
	.combout(\iic_ctrl|r_cnt[1]~8_combout ),
	.cout(\iic_ctrl|r_cnt[1]~9 ));
// synopsys translate_off
defparam \iic_ctrl|r_cnt[1]~8 .lut_mask = 16'h3C3F;
defparam \iic_ctrl|r_cnt[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y18_N3
dffeas \iic_ctrl|r_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|r_cnt[1]~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\iic_ctrl|state.WAIT_RD_DONE~q ),
	.sload(gnd),
	.ena(\iic_ctrl|r_cnt[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|r_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|r_cnt[1] .is_wysiwyg = "true";
defparam \iic_ctrl|r_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N4
cycloneive_lcell_comb \iic_ctrl|r_cnt[2]~12 (
// Equation(s):
// \iic_ctrl|r_cnt[2]~12_combout  = (\iic_ctrl|r_cnt [2] & (\iic_ctrl|r_cnt[1]~9  $ (GND))) # (!\iic_ctrl|r_cnt [2] & (!\iic_ctrl|r_cnt[1]~9  & VCC))
// \iic_ctrl|r_cnt[2]~13  = CARRY((\iic_ctrl|r_cnt [2] & !\iic_ctrl|r_cnt[1]~9 ))

	.dataa(gnd),
	.datab(\iic_ctrl|r_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|r_cnt[1]~9 ),
	.combout(\iic_ctrl|r_cnt[2]~12_combout ),
	.cout(\iic_ctrl|r_cnt[2]~13 ));
// synopsys translate_off
defparam \iic_ctrl|r_cnt[2]~12 .lut_mask = 16'hC30C;
defparam \iic_ctrl|r_cnt[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y18_N5
dffeas \iic_ctrl|r_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|r_cnt[2]~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\iic_ctrl|state.WAIT_RD_DONE~q ),
	.sload(gnd),
	.ena(\iic_ctrl|r_cnt[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|r_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|r_cnt[2] .is_wysiwyg = "true";
defparam \iic_ctrl|r_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N6
cycloneive_lcell_comb \iic_ctrl|r_cnt[3]~14 (
// Equation(s):
// \iic_ctrl|r_cnt[3]~14_combout  = (\iic_ctrl|r_cnt [3] & (!\iic_ctrl|r_cnt[2]~13 )) # (!\iic_ctrl|r_cnt [3] & ((\iic_ctrl|r_cnt[2]~13 ) # (GND)))
// \iic_ctrl|r_cnt[3]~15  = CARRY((!\iic_ctrl|r_cnt[2]~13 ) # (!\iic_ctrl|r_cnt [3]))

	.dataa(\iic_ctrl|r_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|r_cnt[2]~13 ),
	.combout(\iic_ctrl|r_cnt[3]~14_combout ),
	.cout(\iic_ctrl|r_cnt[3]~15 ));
// synopsys translate_off
defparam \iic_ctrl|r_cnt[3]~14 .lut_mask = 16'h5A5F;
defparam \iic_ctrl|r_cnt[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y18_N7
dffeas \iic_ctrl|r_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|r_cnt[3]~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\iic_ctrl|state.WAIT_RD_DONE~q ),
	.sload(gnd),
	.ena(\iic_ctrl|r_cnt[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|r_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|r_cnt[3] .is_wysiwyg = "true";
defparam \iic_ctrl|r_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N8
cycloneive_lcell_comb \iic_ctrl|r_cnt[4]~16 (
// Equation(s):
// \iic_ctrl|r_cnt[4]~16_combout  = (\iic_ctrl|r_cnt [4] & (\iic_ctrl|r_cnt[3]~15  $ (GND))) # (!\iic_ctrl|r_cnt [4] & (!\iic_ctrl|r_cnt[3]~15  & VCC))
// \iic_ctrl|r_cnt[4]~17  = CARRY((\iic_ctrl|r_cnt [4] & !\iic_ctrl|r_cnt[3]~15 ))

	.dataa(gnd),
	.datab(\iic_ctrl|r_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|r_cnt[3]~15 ),
	.combout(\iic_ctrl|r_cnt[4]~16_combout ),
	.cout(\iic_ctrl|r_cnt[4]~17 ));
// synopsys translate_off
defparam \iic_ctrl|r_cnt[4]~16 .lut_mask = 16'hC30C;
defparam \iic_ctrl|r_cnt[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y18_N9
dffeas \iic_ctrl|r_cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|r_cnt[4]~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\iic_ctrl|state.WAIT_RD_DONE~q ),
	.sload(gnd),
	.ena(\iic_ctrl|r_cnt[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|r_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|r_cnt[4] .is_wysiwyg = "true";
defparam \iic_ctrl|r_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N10
cycloneive_lcell_comb \iic_ctrl|r_cnt[5]~18 (
// Equation(s):
// \iic_ctrl|r_cnt[5]~18_combout  = \iic_ctrl|r_cnt[4]~17  $ (\iic_ctrl|r_cnt [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iic_ctrl|r_cnt [5]),
	.cin(\iic_ctrl|r_cnt[4]~17 ),
	.combout(\iic_ctrl|r_cnt[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|r_cnt[5]~18 .lut_mask = 16'h0FF0;
defparam \iic_ctrl|r_cnt[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y18_N11
dffeas \iic_ctrl|r_cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|r_cnt[5]~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\iic_ctrl|state.WAIT_RD_DONE~q ),
	.sload(gnd),
	.ena(\iic_ctrl|r_cnt[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|r_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|r_cnt[5] .is_wysiwyg = "true";
defparam \iic_ctrl|r_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N14
cycloneive_lcell_comb \rst_cnt[0]~19 (
// Equation(s):
// \rst_cnt[0]~19_combout  = rst_cnt[0] $ (VCC)
// \rst_cnt[0]~20  = CARRY(rst_cnt[0])

	.dataa(gnd),
	.datab(rst_cnt[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\rst_cnt[0]~19_combout ),
	.cout(\rst_cnt[0]~20 ));
// synopsys translate_off
defparam \rst_cnt[0]~19 .lut_mask = 16'h33CC;
defparam \rst_cnt[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N0
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N6
cycloneive_lcell_comb \rst_cnt[12]~43 (
// Equation(s):
// \rst_cnt[12]~43_combout  = (rst_cnt[12] & (\rst_cnt[11]~42  $ (GND))) # (!rst_cnt[12] & (!\rst_cnt[11]~42  & VCC))
// \rst_cnt[12]~44  = CARRY((rst_cnt[12] & !\rst_cnt[11]~42 ))

	.dataa(gnd),
	.datab(rst_cnt[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[11]~42 ),
	.combout(\rst_cnt[12]~43_combout ),
	.cout(\rst_cnt[12]~44 ));
// synopsys translate_off
defparam \rst_cnt[12]~43 .lut_mask = 16'hC30C;
defparam \rst_cnt[12]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N8
cycloneive_lcell_comb \rst_cnt[13]~45 (
// Equation(s):
// \rst_cnt[13]~45_combout  = (rst_cnt[13] & (!\rst_cnt[12]~44 )) # (!rst_cnt[13] & ((\rst_cnt[12]~44 ) # (GND)))
// \rst_cnt[13]~46  = CARRY((!\rst_cnt[12]~44 ) # (!rst_cnt[13]))

	.dataa(gnd),
	.datab(rst_cnt[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[12]~44 ),
	.combout(\rst_cnt[13]~45_combout ),
	.cout(\rst_cnt[13]~46 ));
// synopsys translate_off
defparam \rst_cnt[13]~45 .lut_mask = 16'h3C3F;
defparam \rst_cnt[13]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y18_N9
dffeas \rst_cnt[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[13]~45_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[13]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[13] .is_wysiwyg = "true";
defparam \rst_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N10
cycloneive_lcell_comb \rst_cnt[14]~47 (
// Equation(s):
// \rst_cnt[14]~47_combout  = (rst_cnt[14] & (\rst_cnt[13]~46  $ (GND))) # (!rst_cnt[14] & (!\rst_cnt[13]~46  & VCC))
// \rst_cnt[14]~48  = CARRY((rst_cnt[14] & !\rst_cnt[13]~46 ))

	.dataa(gnd),
	.datab(rst_cnt[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[13]~46 ),
	.combout(\rst_cnt[14]~47_combout ),
	.cout(\rst_cnt[14]~48 ));
// synopsys translate_off
defparam \rst_cnt[14]~47 .lut_mask = 16'hC30C;
defparam \rst_cnt[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y18_N11
dffeas \rst_cnt[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[14]~47_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[14]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[14] .is_wysiwyg = "true";
defparam \rst_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N12
cycloneive_lcell_comb \rst_cnt[15]~49 (
// Equation(s):
// \rst_cnt[15]~49_combout  = (rst_cnt[15] & (!\rst_cnt[14]~48 )) # (!rst_cnt[15] & ((\rst_cnt[14]~48 ) # (GND)))
// \rst_cnt[15]~50  = CARRY((!\rst_cnt[14]~48 ) # (!rst_cnt[15]))

	.dataa(rst_cnt[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[14]~48 ),
	.combout(\rst_cnt[15]~49_combout ),
	.cout(\rst_cnt[15]~50 ));
// synopsys translate_off
defparam \rst_cnt[15]~49 .lut_mask = 16'h5A5F;
defparam \rst_cnt[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y18_N13
dffeas \rst_cnt[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[15]~49_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[15]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[15] .is_wysiwyg = "true";
defparam \rst_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N14
cycloneive_lcell_comb \rst_cnt[16]~51 (
// Equation(s):
// \rst_cnt[16]~51_combout  = (rst_cnt[16] & (\rst_cnt[15]~50  $ (GND))) # (!rst_cnt[16] & (!\rst_cnt[15]~50  & VCC))
// \rst_cnt[16]~52  = CARRY((rst_cnt[16] & !\rst_cnt[15]~50 ))

	.dataa(gnd),
	.datab(rst_cnt[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[15]~50 ),
	.combout(\rst_cnt[16]~51_combout ),
	.cout(\rst_cnt[16]~52 ));
// synopsys translate_off
defparam \rst_cnt[16]~51 .lut_mask = 16'hC30C;
defparam \rst_cnt[16]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y18_N15
dffeas \rst_cnt[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[16]~51_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[16]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[16] .is_wysiwyg = "true";
defparam \rst_cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N16
cycloneive_lcell_comb \rst_cnt[17]~53 (
// Equation(s):
// \rst_cnt[17]~53_combout  = (rst_cnt[17] & (!\rst_cnt[16]~52 )) # (!rst_cnt[17] & ((\rst_cnt[16]~52 ) # (GND)))
// \rst_cnt[17]~54  = CARRY((!\rst_cnt[16]~52 ) # (!rst_cnt[17]))

	.dataa(gnd),
	.datab(rst_cnt[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[16]~52 ),
	.combout(\rst_cnt[17]~53_combout ),
	.cout(\rst_cnt[17]~54 ));
// synopsys translate_off
defparam \rst_cnt[17]~53 .lut_mask = 16'h3C3F;
defparam \rst_cnt[17]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y18_N17
dffeas \rst_cnt[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[17]~53_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[17]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[17] .is_wysiwyg = "true";
defparam \rst_cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N28
cycloneive_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (rst_cnt[15] & (rst_cnt[17] & (rst_cnt[16] & rst_cnt[14])))

	.dataa(rst_cnt[15]),
	.datab(rst_cnt[17]),
	.datac(rst_cnt[16]),
	.datad(rst_cnt[14]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h8000;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N18
cycloneive_lcell_comb \rst_cnt[18]~55 (
// Equation(s):
// \rst_cnt[18]~55_combout  = rst_cnt[18] $ (!\rst_cnt[17]~54 )

	.dataa(gnd),
	.datab(rst_cnt[18]),
	.datac(gnd),
	.datad(gnd),
	.cin(\rst_cnt[17]~54 ),
	.combout(\rst_cnt[18]~55_combout ),
	.cout());
// synopsys translate_off
defparam \rst_cnt[18]~55 .lut_mask = 16'hC3C3;
defparam \rst_cnt[18]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y18_N19
dffeas \rst_cnt[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[18]~55_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[18]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[18] .is_wysiwyg = "true";
defparam \rst_cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N6
cycloneive_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (!rst_cnt[4] & (!rst_cnt[6] & !rst_cnt[5]))

	.dataa(rst_cnt[4]),
	.datab(gnd),
	.datac(rst_cnt[6]),
	.datad(rst_cnt[5]),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h0005;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N20
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!rst_cnt[8] & (!rst_cnt[9] & (!rst_cnt[11] & !rst_cnt[10])))

	.dataa(rst_cnt[8]),
	.datab(rst_cnt[9]),
	.datac(rst_cnt[11]),
	.datad(rst_cnt[10]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N30
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!rst_cnt[13] & \Equal0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(rst_cnt[13]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0F00;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N12
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (rst_cnt[2] & (rst_cnt[1] & (rst_cnt[0] & rst_cnt[3])))

	.dataa(rst_cnt[2]),
	.datab(rst_cnt[1]),
	.datac(rst_cnt[0]),
	.datad(rst_cnt[3]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h8000;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N26
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (\Equal0~1_combout  & (((\Equal0~4_combout  & !\Equal0~2_combout )) # (!rst_cnt[7])))

	.dataa(\Equal0~4_combout ),
	.datab(rst_cnt[7]),
	.datac(\Equal0~1_combout ),
	.datad(\Equal0~2_combout ),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h30B0;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N24
cycloneive_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (!rst_cnt[12] & !rst_cnt[13])

	.dataa(gnd),
	.datab(rst_cnt[12]),
	.datac(rst_cnt[13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'h0303;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N22
cycloneive_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = (rst_cnt[18]) # ((\Equal0~3_combout  & (!\LessThan0~0_combout  & !\LessThan0~1_combout )))

	.dataa(\Equal0~3_combout ),
	.datab(rst_cnt[18]),
	.datac(\LessThan0~0_combout ),
	.datad(\LessThan0~1_combout ),
	.cin(gnd),
	.combout(\LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = 16'hCCCE;
defparam \LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N15
dffeas \rst_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[0]~19_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[0]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[0] .is_wysiwyg = "true";
defparam \rst_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N16
cycloneive_lcell_comb \rst_cnt[1]~21 (
// Equation(s):
// \rst_cnt[1]~21_combout  = (rst_cnt[1] & (!\rst_cnt[0]~20 )) # (!rst_cnt[1] & ((\rst_cnt[0]~20 ) # (GND)))
// \rst_cnt[1]~22  = CARRY((!\rst_cnt[0]~20 ) # (!rst_cnt[1]))

	.dataa(gnd),
	.datab(rst_cnt[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[0]~20 ),
	.combout(\rst_cnt[1]~21_combout ),
	.cout(\rst_cnt[1]~22 ));
// synopsys translate_off
defparam \rst_cnt[1]~21 .lut_mask = 16'h3C3F;
defparam \rst_cnt[1]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y19_N17
dffeas \rst_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[1]~21_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[1]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[1] .is_wysiwyg = "true";
defparam \rst_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N18
cycloneive_lcell_comb \rst_cnt[2]~23 (
// Equation(s):
// \rst_cnt[2]~23_combout  = (rst_cnt[2] & (\rst_cnt[1]~22  $ (GND))) # (!rst_cnt[2] & (!\rst_cnt[1]~22  & VCC))
// \rst_cnt[2]~24  = CARRY((rst_cnt[2] & !\rst_cnt[1]~22 ))

	.dataa(gnd),
	.datab(rst_cnt[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[1]~22 ),
	.combout(\rst_cnt[2]~23_combout ),
	.cout(\rst_cnt[2]~24 ));
// synopsys translate_off
defparam \rst_cnt[2]~23 .lut_mask = 16'hC30C;
defparam \rst_cnt[2]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y19_N19
dffeas \rst_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[2]~23_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[2]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[2] .is_wysiwyg = "true";
defparam \rst_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N20
cycloneive_lcell_comb \rst_cnt[3]~25 (
// Equation(s):
// \rst_cnt[3]~25_combout  = (rst_cnt[3] & (!\rst_cnt[2]~24 )) # (!rst_cnt[3] & ((\rst_cnt[2]~24 ) # (GND)))
// \rst_cnt[3]~26  = CARRY((!\rst_cnt[2]~24 ) # (!rst_cnt[3]))

	.dataa(gnd),
	.datab(rst_cnt[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[2]~24 ),
	.combout(\rst_cnt[3]~25_combout ),
	.cout(\rst_cnt[3]~26 ));
// synopsys translate_off
defparam \rst_cnt[3]~25 .lut_mask = 16'h3C3F;
defparam \rst_cnt[3]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y19_N21
dffeas \rst_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[3]~25_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[3]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[3] .is_wysiwyg = "true";
defparam \rst_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N22
cycloneive_lcell_comb \rst_cnt[4]~27 (
// Equation(s):
// \rst_cnt[4]~27_combout  = (rst_cnt[4] & (\rst_cnt[3]~26  $ (GND))) # (!rst_cnt[4] & (!\rst_cnt[3]~26  & VCC))
// \rst_cnt[4]~28  = CARRY((rst_cnt[4] & !\rst_cnt[3]~26 ))

	.dataa(rst_cnt[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[3]~26 ),
	.combout(\rst_cnt[4]~27_combout ),
	.cout(\rst_cnt[4]~28 ));
// synopsys translate_off
defparam \rst_cnt[4]~27 .lut_mask = 16'hA50A;
defparam \rst_cnt[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y19_N23
dffeas \rst_cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[4]~27_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[4]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[4] .is_wysiwyg = "true";
defparam \rst_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N24
cycloneive_lcell_comb \rst_cnt[5]~29 (
// Equation(s):
// \rst_cnt[5]~29_combout  = (rst_cnt[5] & (!\rst_cnt[4]~28 )) # (!rst_cnt[5] & ((\rst_cnt[4]~28 ) # (GND)))
// \rst_cnt[5]~30  = CARRY((!\rst_cnt[4]~28 ) # (!rst_cnt[5]))

	.dataa(gnd),
	.datab(rst_cnt[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[4]~28 ),
	.combout(\rst_cnt[5]~29_combout ),
	.cout(\rst_cnt[5]~30 ));
// synopsys translate_off
defparam \rst_cnt[5]~29 .lut_mask = 16'h3C3F;
defparam \rst_cnt[5]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y19_N25
dffeas \rst_cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[5]~29_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[5]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[5] .is_wysiwyg = "true";
defparam \rst_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N26
cycloneive_lcell_comb \rst_cnt[6]~31 (
// Equation(s):
// \rst_cnt[6]~31_combout  = (rst_cnt[6] & (\rst_cnt[5]~30  $ (GND))) # (!rst_cnt[6] & (!\rst_cnt[5]~30  & VCC))
// \rst_cnt[6]~32  = CARRY((rst_cnt[6] & !\rst_cnt[5]~30 ))

	.dataa(rst_cnt[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[5]~30 ),
	.combout(\rst_cnt[6]~31_combout ),
	.cout(\rst_cnt[6]~32 ));
// synopsys translate_off
defparam \rst_cnt[6]~31 .lut_mask = 16'hA50A;
defparam \rst_cnt[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y19_N27
dffeas \rst_cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[6]~31_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[6]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[6] .is_wysiwyg = "true";
defparam \rst_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N28
cycloneive_lcell_comb \rst_cnt[7]~33 (
// Equation(s):
// \rst_cnt[7]~33_combout  = (rst_cnt[7] & (!\rst_cnt[6]~32 )) # (!rst_cnt[7] & ((\rst_cnt[6]~32 ) # (GND)))
// \rst_cnt[7]~34  = CARRY((!\rst_cnt[6]~32 ) # (!rst_cnt[7]))

	.dataa(gnd),
	.datab(rst_cnt[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[6]~32 ),
	.combout(\rst_cnt[7]~33_combout ),
	.cout(\rst_cnt[7]~34 ));
// synopsys translate_off
defparam \rst_cnt[7]~33 .lut_mask = 16'h3C3F;
defparam \rst_cnt[7]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y19_N29
dffeas \rst_cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[7]~33_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[7]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[7] .is_wysiwyg = "true";
defparam \rst_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N30
cycloneive_lcell_comb \rst_cnt[8]~35 (
// Equation(s):
// \rst_cnt[8]~35_combout  = (rst_cnt[8] & (\rst_cnt[7]~34  $ (GND))) # (!rst_cnt[8] & (!\rst_cnt[7]~34  & VCC))
// \rst_cnt[8]~36  = CARRY((rst_cnt[8] & !\rst_cnt[7]~34 ))

	.dataa(rst_cnt[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[7]~34 ),
	.combout(\rst_cnt[8]~35_combout ),
	.cout(\rst_cnt[8]~36 ));
// synopsys translate_off
defparam \rst_cnt[8]~35 .lut_mask = 16'hA50A;
defparam \rst_cnt[8]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y19_N31
dffeas \rst_cnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[8]~35_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[8]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[8] .is_wysiwyg = "true";
defparam \rst_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N0
cycloneive_lcell_comb \rst_cnt[9]~37 (
// Equation(s):
// \rst_cnt[9]~37_combout  = (rst_cnt[9] & (!\rst_cnt[8]~36 )) # (!rst_cnt[9] & ((\rst_cnt[8]~36 ) # (GND)))
// \rst_cnt[9]~38  = CARRY((!\rst_cnt[8]~36 ) # (!rst_cnt[9]))

	.dataa(gnd),
	.datab(rst_cnt[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[8]~36 ),
	.combout(\rst_cnt[9]~37_combout ),
	.cout(\rst_cnt[9]~38 ));
// synopsys translate_off
defparam \rst_cnt[9]~37 .lut_mask = 16'h3C3F;
defparam \rst_cnt[9]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y18_N1
dffeas \rst_cnt[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[9]~37_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[9]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[9] .is_wysiwyg = "true";
defparam \rst_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N2
cycloneive_lcell_comb \rst_cnt[10]~39 (
// Equation(s):
// \rst_cnt[10]~39_combout  = (rst_cnt[10] & (\rst_cnt[9]~38  $ (GND))) # (!rst_cnt[10] & (!\rst_cnt[9]~38  & VCC))
// \rst_cnt[10]~40  = CARRY((rst_cnt[10] & !\rst_cnt[9]~38 ))

	.dataa(gnd),
	.datab(rst_cnt[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[9]~38 ),
	.combout(\rst_cnt[10]~39_combout ),
	.cout(\rst_cnt[10]~40 ));
// synopsys translate_off
defparam \rst_cnt[10]~39 .lut_mask = 16'hC30C;
defparam \rst_cnt[10]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y18_N3
dffeas \rst_cnt[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[10]~39_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[10]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[10] .is_wysiwyg = "true";
defparam \rst_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N4
cycloneive_lcell_comb \rst_cnt[11]~41 (
// Equation(s):
// \rst_cnt[11]~41_combout  = (rst_cnt[11] & (!\rst_cnt[10]~40 )) # (!rst_cnt[11] & ((\rst_cnt[10]~40 ) # (GND)))
// \rst_cnt[11]~42  = CARRY((!\rst_cnt[10]~40 ) # (!rst_cnt[11]))

	.dataa(gnd),
	.datab(rst_cnt[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[10]~40 ),
	.combout(\rst_cnt[11]~41_combout ),
	.cout(\rst_cnt[11]~42 ));
// synopsys translate_off
defparam \rst_cnt[11]~41 .lut_mask = 16'h3C3F;
defparam \rst_cnt[11]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y18_N5
dffeas \rst_cnt[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[11]~41_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[11]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[11] .is_wysiwyg = "true";
defparam \rst_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y18_N7
dffeas \rst_cnt[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[12]~43_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[12]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[12] .is_wysiwyg = "true";
defparam \rst_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N12
cycloneive_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (rst_cnt[12] & (rst_cnt[7] & (\Equal0~4_combout  & !rst_cnt[18])))

	.dataa(rst_cnt[12]),
	.datab(rst_cnt[7]),
	.datac(\Equal0~4_combout ),
	.datad(rst_cnt[18]),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'h0080;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N18
cycloneive_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (\Equal0~5_combout  & (\Equal0~3_combout  & (\Equal0~1_combout  & \Equal0~2_combout )))

	.dataa(\Equal0~5_combout ),
	.datab(\Equal0~3_combout ),
	.datac(\Equal0~1_combout ),
	.datad(\Equal0~2_combout ),
	.cin(gnd),
	.combout(\Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = 16'h8000;
defparam \Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N4
cycloneive_lcell_comb \ee_r_num[1]~0 (
// Equation(s):
// \ee_r_num[1]~0_combout  = (ee_r_num[1]) # ((!\state.INIT~q  & \Equal0~6_combout ))

	.dataa(gnd),
	.datab(\state.INIT~q ),
	.datac(ee_r_num[1]),
	.datad(\Equal0~6_combout ),
	.cin(gnd),
	.combout(\ee_r_num[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ee_r_num[1]~0 .lut_mask = 16'hF3F0;
defparam \ee_r_num[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y18_N5
dffeas \ee_r_num[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ee_r_num[1]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ee_r_num[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ee_r_num[1] .is_wysiwyg = "true";
defparam \ee_r_num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N16
cycloneive_lcell_comb \iic_ctrl|Equal3~0 (
// Equation(s):
// \iic_ctrl|Equal3~0_combout  = ((\iic_ctrl|r_cnt [1]) # ((!\iic_ctrl|r_cnt [0]) # (!\iic_ctrl|r_cnt [2]))) # (!ee_r_num[1])

	.dataa(ee_r_num[1]),
	.datab(\iic_ctrl|r_cnt [1]),
	.datac(\iic_ctrl|r_cnt [2]),
	.datad(\iic_ctrl|r_cnt [0]),
	.cin(gnd),
	.combout(\iic_ctrl|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Equal3~0 .lut_mask = 16'hDFFF;
defparam \iic_ctrl|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N14
cycloneive_lcell_comb \iic_ctrl|Equal3~1 (
// Equation(s):
// \iic_ctrl|Equal3~1_combout  = (\iic_ctrl|r_cnt [5]) # ((\iic_ctrl|Equal3~0_combout ) # ((\iic_ctrl|r_cnt [4]) # (\iic_ctrl|r_cnt [3])))

	.dataa(\iic_ctrl|r_cnt [5]),
	.datab(\iic_ctrl|Equal3~0_combout ),
	.datac(\iic_ctrl|r_cnt [4]),
	.datad(\iic_ctrl|r_cnt [3]),
	.cin(gnd),
	.combout(\iic_ctrl|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Equal3~1 .lut_mask = 16'hFFFE;
defparam \iic_ctrl|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N28
cycloneive_lcell_comb \iic_ctrl|Selector30~5 (
// Equation(s):
// \iic_ctrl|Selector30~5_combout  = (\iic_ctrl|Selector30~6_combout ) # ((!\iic_ctrl|Equal3~1_combout  & (\iic_ctrl|Selector32~0_combout  & !\iic_ctrl|Decoder0~0_combout )))

	.dataa(\iic_ctrl|Selector30~6_combout ),
	.datab(\iic_ctrl|Equal3~1_combout ),
	.datac(\iic_ctrl|Selector32~0_combout ),
	.datad(\iic_ctrl|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector30~5_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector30~5 .lut_mask = 16'hAABA;
defparam \iic_ctrl|Selector30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y18_N29
dffeas \iic_ctrl|wr_done (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector30~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|wr_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|wr_done .is_wysiwyg = "true";
defparam \iic_ctrl|wr_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N22
cycloneive_lcell_comb \ee_wr_done_dly~feeder (
// Equation(s):
// \ee_wr_done_dly~feeder_combout  = \iic_ctrl|wr_done~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iic_ctrl|wr_done~q ),
	.cin(gnd),
	.combout(\ee_wr_done_dly~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ee_wr_done_dly~feeder .lut_mask = 16'hFF00;
defparam \ee_wr_done_dly~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y18_N23
dffeas ee_wr_done_dly(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ee_wr_done_dly~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ee_wr_done_dly~q ),
	.prn(vcc));
// synopsys translate_off
defparam ee_wr_done_dly.is_wysiwyg = "true";
defparam ee_wr_done_dly.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N28
cycloneive_lcell_comb \state.INIT~0 (
// Equation(s):
// \state.INIT~0_combout  = (\state.INIT~q  & (!\ee_wr_done_dly~q )) # (!\state.INIT~q  & ((\Equal0~6_combout )))

	.dataa(\ee_wr_done_dly~q ),
	.datab(gnd),
	.datac(\state.INIT~q ),
	.datad(\Equal0~6_combout ),
	.cin(gnd),
	.combout(\state.INIT~0_combout ),
	.cout());
// synopsys translate_off
defparam \state.INIT~0 .lut_mask = 16'h5F50;
defparam \state.INIT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y18_N29
dffeas \state.INIT (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state.INIT~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.INIT .is_wysiwyg = "true";
defparam \state.INIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N6
cycloneive_lcell_comb \ee_r_req~0 (
// Equation(s):
// \ee_r_req~0_combout  = (!\state.INIT~q  & ((\ee_r_req~q ) # (\Equal0~6_combout )))

	.dataa(gnd),
	.datab(\state.INIT~q ),
	.datac(\ee_r_req~q ),
	.datad(\Equal0~6_combout ),
	.cin(gnd),
	.combout(\ee_r_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \ee_r_req~0 .lut_mask = 16'h3330;
defparam \ee_r_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y18_N7
dffeas ee_r_req(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ee_r_req~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ee_r_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam ee_r_req.is_wysiwyg = "true";
defparam ee_r_req.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N24
cycloneive_lcell_comb \iic_ctrl|Selector32~1 (
// Equation(s):
// \iic_ctrl|Selector32~1_combout  = (!\iic_ctrl|Equal3~1_combout  & !\iic_ctrl|Decoder0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\iic_ctrl|Equal3~1_combout ),
	.datad(\iic_ctrl|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector32~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector32~1 .lut_mask = 16'h000F;
defparam \iic_ctrl|Selector32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N12
cycloneive_lcell_comb \iic_ctrl|Selector35~0 (
// Equation(s):
// \iic_ctrl|Selector35~0_combout  = (\iic_ctrl|state.IDLE~q  & (((\iic_ctrl|Selector32~0_combout  & !\iic_ctrl|Selector32~1_combout )))) # (!\iic_ctrl|state.IDLE~q  & ((\ee_r_req~q ) # ((\iic_ctrl|Selector32~0_combout  & !\iic_ctrl|Selector32~1_combout ))))

	.dataa(\iic_ctrl|state.IDLE~q ),
	.datab(\ee_r_req~q ),
	.datac(\iic_ctrl|Selector32~0_combout ),
	.datad(\iic_ctrl|Selector32~1_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector35~0 .lut_mask = 16'h44F4;
defparam \iic_ctrl|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y18_N13
dffeas \iic_ctrl|state.RD_REG (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|state.RD_REG~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|state.RD_REG .is_wysiwyg = "true";
defparam \iic_ctrl|state.RD_REG .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N16
cycloneive_lcell_comb \iic_ctrl|Selector36~0 (
// Equation(s):
// \iic_ctrl|Selector36~0_combout  = (\iic_ctrl|state.RD_REG~q ) # ((\iic_ctrl|state.WAIT_RD_DONE~q  & !\iic_ctrl|iic_bit_shift|trans_done~q ))

	.dataa(\iic_ctrl|state.RD_REG~q ),
	.datab(gnd),
	.datac(\iic_ctrl|state.WAIT_RD_DONE~q ),
	.datad(\iic_ctrl|iic_bit_shift|trans_done~q ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector36~0 .lut_mask = 16'hAAFA;
defparam \iic_ctrl|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y18_N17
dffeas \iic_ctrl|state.WAIT_RD_DONE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|state.WAIT_RD_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|state.WAIT_RD_DONE .is_wysiwyg = "true";
defparam \iic_ctrl|state.WAIT_RD_DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N26
cycloneive_lcell_comb \iic_ctrl|Selector32~0 (
// Equation(s):
// \iic_ctrl|Selector32~0_combout  = (\iic_ctrl|iic_bit_shift|trans_done~q  & \iic_ctrl|state.WAIT_RD_DONE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\iic_ctrl|iic_bit_shift|trans_done~q ),
	.datad(\iic_ctrl|state.WAIT_RD_DONE~q ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector32~0 .lut_mask = 16'hF000;
defparam \iic_ctrl|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N30
cycloneive_lcell_comb \iic_ctrl|Selector32~2 (
// Equation(s):
// \iic_ctrl|Selector32~2_combout  = (\iic_ctrl|Selector32~0_combout  & (!\iic_ctrl|Selector32~1_combout  & ((\ee_r_req~q ) # (\iic_ctrl|state.IDLE~q )))) # (!\iic_ctrl|Selector32~0_combout  & ((\ee_r_req~q ) # ((\iic_ctrl|state.IDLE~q ))))

	.dataa(\iic_ctrl|Selector32~0_combout ),
	.datab(\ee_r_req~q ),
	.datac(\iic_ctrl|state.IDLE~q ),
	.datad(\iic_ctrl|Selector32~1_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector32~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector32~2 .lut_mask = 16'h54FC;
defparam \iic_ctrl|Selector32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y18_N31
dffeas \iic_ctrl|state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector32~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|state.IDLE .is_wysiwyg = "true";
defparam \iic_ctrl|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N10
cycloneive_lcell_comb \iic_ctrl|Selector51~0 (
// Equation(s):
// \iic_ctrl|Selector51~0_combout  = (\iic_ctrl|state.WR_REG~q ) # ((\iic_ctrl|state.RD_REG~q ) # ((!\iic_ctrl|state.IDLE~q  & \iic_ctrl|go~q )))

	.dataa(\iic_ctrl|state.IDLE~q ),
	.datab(\iic_ctrl|state.WR_REG~q ),
	.datac(\iic_ctrl|go~q ),
	.datad(\iic_ctrl|state.RD_REG~q ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector51~0 .lut_mask = 16'hFFDC;
defparam \iic_ctrl|Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y18_N11
dffeas \iic_ctrl|go (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector51~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|go~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|go .is_wysiwyg = "true";
defparam \iic_ctrl|go .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N14
cycloneive_lcell_comb \iic_ctrl|Selector42~2 (
// Equation(s):
// \iic_ctrl|Selector42~2_combout  = (\iic_ctrl|state.RD_REG~q  & (((\iic_ctrl|Decoder0~0_combout )))) # (!\iic_ctrl|state.RD_REG~q  & ((\iic_ctrl|state.WR_REG~q ) # ((\iic_ctrl|cmd [0]))))

	.dataa(\iic_ctrl|state.RD_REG~q ),
	.datab(\iic_ctrl|state.WR_REG~q ),
	.datac(\iic_ctrl|cmd [0]),
	.datad(\iic_ctrl|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector42~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector42~2 .lut_mask = 16'hFE54;
defparam \iic_ctrl|Selector42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y18_N15
dffeas \iic_ctrl|cmd[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector42~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|cmd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|cmd[0] .is_wysiwyg = "true";
defparam \iic_ctrl|cmd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N20
cycloneive_lcell_comb \iic_ctrl|Selector40~2 (
// Equation(s):
// \iic_ctrl|Selector40~2_combout  = (\iic_ctrl|state.RD_REG~q  & (((!\iic_ctrl|Decoder0~0_combout )))) # (!\iic_ctrl|state.RD_REG~q  & (!\iic_ctrl|state.WR_REG~q  & (\iic_ctrl|cmd [2])))

	.dataa(\iic_ctrl|state.RD_REG~q ),
	.datab(\iic_ctrl|state.WR_REG~q ),
	.datac(\iic_ctrl|cmd [2]),
	.datad(\iic_ctrl|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector40~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector40~2 .lut_mask = 16'h10BA;
defparam \iic_ctrl|Selector40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y18_N21
dffeas \iic_ctrl|cmd[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector40~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|cmd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|cmd[2] .is_wysiwyg = "true";
defparam \iic_ctrl|cmd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N12
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector6~2 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector6~2_combout  = ((!\iic_ctrl|cmd [1] & (!\iic_ctrl|cmd [0] & !\iic_ctrl|cmd [2]))) # (!\iic_ctrl|go~q )

	.dataa(\iic_ctrl|go~q ),
	.datab(\iic_ctrl|cmd [1]),
	.datac(\iic_ctrl|cmd [0]),
	.datad(\iic_ctrl|cmd [2]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector6~2 .lut_mask = 16'h5557;
defparam \iic_ctrl|iic_bit_shift|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N12
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[0]~20 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[0]~20_combout  = \iic_ctrl|iic_bit_shift|div_cnt [0] $ (VCC)
// \iic_ctrl|iic_bit_shift|div_cnt[0]~21  = CARRY(\iic_ctrl|iic_bit_shift|div_cnt [0])

	.dataa(\iic_ctrl|iic_bit_shift|div_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[0]~20_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[0]~21 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[0]~20 .lut_mask = 16'h55AA;
defparam \iic_ctrl|iic_bit_shift|div_cnt[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y19_N28
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|en_div_cnt~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|en_div_cnt~0_combout  = (\iic_ctrl|iic_bit_shift|state.IDLE~q  & (\iic_ctrl|iic_bit_shift|en_div_cnt~q )) # (!\iic_ctrl|iic_bit_shift|state.IDLE~q  & ((\iic_ctrl|go~q )))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|state.IDLE~q ),
	.datac(\iic_ctrl|iic_bit_shift|en_div_cnt~q ),
	.datad(\iic_ctrl|go~q ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|en_div_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|en_div_cnt~0 .lut_mask = 16'hF3C0;
defparam \iic_ctrl|iic_bit_shift|en_div_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y19_N29
dffeas \iic_ctrl|iic_bit_shift|en_div_cnt (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|en_div_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|en_div_cnt~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|en_div_cnt .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|en_div_cnt .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N14
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[1]~22 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[1]~22_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [1] & (!\iic_ctrl|iic_bit_shift|div_cnt[0]~21 )) # (!\iic_ctrl|iic_bit_shift|div_cnt [1] & ((\iic_ctrl|iic_bit_shift|div_cnt[0]~21 ) # (GND)))
// \iic_ctrl|iic_bit_shift|div_cnt[1]~23  = CARRY((!\iic_ctrl|iic_bit_shift|div_cnt[0]~21 ) # (!\iic_ctrl|iic_bit_shift|div_cnt [1]))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[0]~21 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[1]~22_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[1]~23 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[1]~22 .lut_mask = 16'h3C3F;
defparam \iic_ctrl|iic_bit_shift|div_cnt[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y20_N15
dffeas \iic_ctrl|iic_bit_shift|div_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[1]~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[13]~37_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[1] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N16
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[2]~24 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[2]~24_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [2] & (\iic_ctrl|iic_bit_shift|div_cnt[1]~23  $ (GND))) # (!\iic_ctrl|iic_bit_shift|div_cnt [2] & (!\iic_ctrl|iic_bit_shift|div_cnt[1]~23  & VCC))
// \iic_ctrl|iic_bit_shift|div_cnt[2]~25  = CARRY((\iic_ctrl|iic_bit_shift|div_cnt [2] & !\iic_ctrl|iic_bit_shift|div_cnt[1]~23 ))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[1]~23 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[2]~24_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[2]~25 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[2]~24 .lut_mask = 16'hC30C;
defparam \iic_ctrl|iic_bit_shift|div_cnt[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y20_N17
dffeas \iic_ctrl|iic_bit_shift|div_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[2]~24_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[13]~37_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[2] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N18
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[3]~26 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[3]~26_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [3] & (!\iic_ctrl|iic_bit_shift|div_cnt[2]~25 )) # (!\iic_ctrl|iic_bit_shift|div_cnt [3] & ((\iic_ctrl|iic_bit_shift|div_cnt[2]~25 ) # (GND)))
// \iic_ctrl|iic_bit_shift|div_cnt[3]~27  = CARRY((!\iic_ctrl|iic_bit_shift|div_cnt[2]~25 ) # (!\iic_ctrl|iic_bit_shift|div_cnt [3]))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[2]~25 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[3]~26_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[3]~27 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[3]~26 .lut_mask = 16'h3C3F;
defparam \iic_ctrl|iic_bit_shift|div_cnt[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y20_N19
dffeas \iic_ctrl|iic_bit_shift|div_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[3]~26_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[13]~37_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[3] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N20
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[4]~28 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[4]~28_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [4] & (\iic_ctrl|iic_bit_shift|div_cnt[3]~27  $ (GND))) # (!\iic_ctrl|iic_bit_shift|div_cnt [4] & (!\iic_ctrl|iic_bit_shift|div_cnt[3]~27  & VCC))
// \iic_ctrl|iic_bit_shift|div_cnt[4]~29  = CARRY((\iic_ctrl|iic_bit_shift|div_cnt [4] & !\iic_ctrl|iic_bit_shift|div_cnt[3]~27 ))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[3]~27 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[4]~28_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[4]~29 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[4]~28 .lut_mask = 16'hC30C;
defparam \iic_ctrl|iic_bit_shift|div_cnt[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y20_N21
dffeas \iic_ctrl|iic_bit_shift|div_cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[4]~28_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[13]~37_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[4] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N22
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[5]~30 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[5]~30_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [5] & (!\iic_ctrl|iic_bit_shift|div_cnt[4]~29 )) # (!\iic_ctrl|iic_bit_shift|div_cnt [5] & ((\iic_ctrl|iic_bit_shift|div_cnt[4]~29 ) # (GND)))
// \iic_ctrl|iic_bit_shift|div_cnt[5]~31  = CARRY((!\iic_ctrl|iic_bit_shift|div_cnt[4]~29 ) # (!\iic_ctrl|iic_bit_shift|div_cnt [5]))

	.dataa(\iic_ctrl|iic_bit_shift|div_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[4]~29 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[5]~30_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[5]~31 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[5]~30 .lut_mask = 16'h5A5F;
defparam \iic_ctrl|iic_bit_shift|div_cnt[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y20_N23
dffeas \iic_ctrl|iic_bit_shift|div_cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[5]~30_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[13]~37_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[5] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N0
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Equal0~4 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Equal0~4_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [5] & (\iic_ctrl|iic_bit_shift|div_cnt [3] & (\iic_ctrl|iic_bit_shift|div_cnt [4] & \iic_ctrl|iic_bit_shift|div_cnt [2])))

	.dataa(\iic_ctrl|iic_bit_shift|div_cnt [5]),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [3]),
	.datac(\iic_ctrl|iic_bit_shift|div_cnt [4]),
	.datad(\iic_ctrl|iic_bit_shift|div_cnt [2]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Equal0~4 .lut_mask = 16'h8000;
defparam \iic_ctrl|iic_bit_shift|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N24
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[6]~32 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[6]~32_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [6] & (\iic_ctrl|iic_bit_shift|div_cnt[5]~31  $ (GND))) # (!\iic_ctrl|iic_bit_shift|div_cnt [6] & (!\iic_ctrl|iic_bit_shift|div_cnt[5]~31  & VCC))
// \iic_ctrl|iic_bit_shift|div_cnt[6]~33  = CARRY((\iic_ctrl|iic_bit_shift|div_cnt [6] & !\iic_ctrl|iic_bit_shift|div_cnt[5]~31 ))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[5]~31 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[6]~32_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[6]~33 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[6]~32 .lut_mask = 16'hC30C;
defparam \iic_ctrl|iic_bit_shift|div_cnt[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y20_N25
dffeas \iic_ctrl|iic_bit_shift|div_cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[6]~32_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[13]~37_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[6] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N4
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[13]~36 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[13]~36_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [6] & ((\iic_ctrl|iic_bit_shift|div_cnt [0]) # (\iic_ctrl|iic_bit_shift|div_cnt [1])))

	.dataa(\iic_ctrl|iic_bit_shift|div_cnt [0]),
	.datab(gnd),
	.datac(\iic_ctrl|iic_bit_shift|div_cnt [1]),
	.datad(\iic_ctrl|iic_bit_shift|div_cnt [6]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[13]~36_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[13]~36 .lut_mask = 16'hFA00;
defparam \iic_ctrl|iic_bit_shift|div_cnt[13]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N26
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[7]~34 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[7]~34_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [7] & (!\iic_ctrl|iic_bit_shift|div_cnt[6]~33 )) # (!\iic_ctrl|iic_bit_shift|div_cnt [7] & ((\iic_ctrl|iic_bit_shift|div_cnt[6]~33 ) # (GND)))
// \iic_ctrl|iic_bit_shift|div_cnt[7]~35  = CARRY((!\iic_ctrl|iic_bit_shift|div_cnt[6]~33 ) # (!\iic_ctrl|iic_bit_shift|div_cnt [7]))

	.dataa(\iic_ctrl|iic_bit_shift|div_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[6]~33 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[7]~34_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[7]~35 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[7]~34 .lut_mask = 16'h5A5F;
defparam \iic_ctrl|iic_bit_shift|div_cnt[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y20_N27
dffeas \iic_ctrl|iic_bit_shift|div_cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[7]~34_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[13]~37_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[7] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N28
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[8]~38 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[8]~38_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [8] & (\iic_ctrl|iic_bit_shift|div_cnt[7]~35  $ (GND))) # (!\iic_ctrl|iic_bit_shift|div_cnt [8] & (!\iic_ctrl|iic_bit_shift|div_cnt[7]~35  & VCC))
// \iic_ctrl|iic_bit_shift|div_cnt[8]~39  = CARRY((\iic_ctrl|iic_bit_shift|div_cnt [8] & !\iic_ctrl|iic_bit_shift|div_cnt[7]~35 ))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[7]~35 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[8]~38_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[8]~39 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[8]~38 .lut_mask = 16'hC30C;
defparam \iic_ctrl|iic_bit_shift|div_cnt[8]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y20_N29
dffeas \iic_ctrl|iic_bit_shift|div_cnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[8]~38_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[13]~37_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[8] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N30
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[9]~40 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[9]~40_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [9] & (!\iic_ctrl|iic_bit_shift|div_cnt[8]~39 )) # (!\iic_ctrl|iic_bit_shift|div_cnt [9] & ((\iic_ctrl|iic_bit_shift|div_cnt[8]~39 ) # (GND)))
// \iic_ctrl|iic_bit_shift|div_cnt[9]~41  = CARRY((!\iic_ctrl|iic_bit_shift|div_cnt[8]~39 ) # (!\iic_ctrl|iic_bit_shift|div_cnt [9]))

	.dataa(\iic_ctrl|iic_bit_shift|div_cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[8]~39 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[9]~40_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[9]~41 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[9]~40 .lut_mask = 16'h5A5F;
defparam \iic_ctrl|iic_bit_shift|div_cnt[9]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y20_N31
dffeas \iic_ctrl|iic_bit_shift|div_cnt[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[9]~40_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[13]~37_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[9] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y19_N0
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[10]~42 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[10]~42_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [10] & (\iic_ctrl|iic_bit_shift|div_cnt[9]~41  $ (GND))) # (!\iic_ctrl|iic_bit_shift|div_cnt [10] & (!\iic_ctrl|iic_bit_shift|div_cnt[9]~41  & VCC))
// \iic_ctrl|iic_bit_shift|div_cnt[10]~43  = CARRY((\iic_ctrl|iic_bit_shift|div_cnt [10] & !\iic_ctrl|iic_bit_shift|div_cnt[9]~41 ))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[9]~41 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[10]~42_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[10]~43 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[10]~42 .lut_mask = 16'hC30C;
defparam \iic_ctrl|iic_bit_shift|div_cnt[10]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y19_N1
dffeas \iic_ctrl|iic_bit_shift|div_cnt[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[10]~42_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[13]~37_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[10] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y19_N2
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[11]~44 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[11]~44_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [11] & (!\iic_ctrl|iic_bit_shift|div_cnt[10]~43 )) # (!\iic_ctrl|iic_bit_shift|div_cnt [11] & ((\iic_ctrl|iic_bit_shift|div_cnt[10]~43 ) # (GND)))
// \iic_ctrl|iic_bit_shift|div_cnt[11]~45  = CARRY((!\iic_ctrl|iic_bit_shift|div_cnt[10]~43 ) # (!\iic_ctrl|iic_bit_shift|div_cnt [11]))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[10]~43 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[11]~44_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[11]~45 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[11]~44 .lut_mask = 16'h3C3F;
defparam \iic_ctrl|iic_bit_shift|div_cnt[11]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y19_N3
dffeas \iic_ctrl|iic_bit_shift|div_cnt[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[11]~44_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[13]~37_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[11] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y19_N4
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[12]~46 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[12]~46_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [12] & (\iic_ctrl|iic_bit_shift|div_cnt[11]~45  $ (GND))) # (!\iic_ctrl|iic_bit_shift|div_cnt [12] & (!\iic_ctrl|iic_bit_shift|div_cnt[11]~45  & VCC))
// \iic_ctrl|iic_bit_shift|div_cnt[12]~47  = CARRY((\iic_ctrl|iic_bit_shift|div_cnt [12] & !\iic_ctrl|iic_bit_shift|div_cnt[11]~45 ))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[11]~45 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[12]~46_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[12]~47 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[12]~46 .lut_mask = 16'hC30C;
defparam \iic_ctrl|iic_bit_shift|div_cnt[12]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y19_N5
dffeas \iic_ctrl|iic_bit_shift|div_cnt[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[12]~46_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[13]~37_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[12] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y19_N6
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[13]~48 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[13]~48_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [13] & (!\iic_ctrl|iic_bit_shift|div_cnt[12]~47 )) # (!\iic_ctrl|iic_bit_shift|div_cnt [13] & ((\iic_ctrl|iic_bit_shift|div_cnt[12]~47 ) # (GND)))
// \iic_ctrl|iic_bit_shift|div_cnt[13]~49  = CARRY((!\iic_ctrl|iic_bit_shift|div_cnt[12]~47 ) # (!\iic_ctrl|iic_bit_shift|div_cnt [13]))

	.dataa(\iic_ctrl|iic_bit_shift|div_cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[12]~47 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[13]~48_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[13]~49 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[13]~48 .lut_mask = 16'h5A5F;
defparam \iic_ctrl|iic_bit_shift|div_cnt[13]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y19_N7
dffeas \iic_ctrl|iic_bit_shift|div_cnt[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[13]~48_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[13]~37_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[13] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y19_N8
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[14]~50 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[14]~50_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [14] & (\iic_ctrl|iic_bit_shift|div_cnt[13]~49  $ (GND))) # (!\iic_ctrl|iic_bit_shift|div_cnt [14] & (!\iic_ctrl|iic_bit_shift|div_cnt[13]~49  & VCC))
// \iic_ctrl|iic_bit_shift|div_cnt[14]~51  = CARRY((\iic_ctrl|iic_bit_shift|div_cnt [14] & !\iic_ctrl|iic_bit_shift|div_cnt[13]~49 ))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[13]~49 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[14]~50_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[14]~51 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[14]~50 .lut_mask = 16'hC30C;
defparam \iic_ctrl|iic_bit_shift|div_cnt[14]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y19_N9
dffeas \iic_ctrl|iic_bit_shift|div_cnt[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[14]~50_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[13]~37_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[14] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y19_N10
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[15]~52 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[15]~52_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [15] & (!\iic_ctrl|iic_bit_shift|div_cnt[14]~51 )) # (!\iic_ctrl|iic_bit_shift|div_cnt [15] & ((\iic_ctrl|iic_bit_shift|div_cnt[14]~51 ) # (GND)))
// \iic_ctrl|iic_bit_shift|div_cnt[15]~53  = CARRY((!\iic_ctrl|iic_bit_shift|div_cnt[14]~51 ) # (!\iic_ctrl|iic_bit_shift|div_cnt [15]))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[14]~51 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[15]~52_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[15]~53 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[15]~52 .lut_mask = 16'h3C3F;
defparam \iic_ctrl|iic_bit_shift|div_cnt[15]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y19_N11
dffeas \iic_ctrl|iic_bit_shift|div_cnt[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[15]~52_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[13]~37_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[15] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y19_N12
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[16]~54 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[16]~54_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [16] & (\iic_ctrl|iic_bit_shift|div_cnt[15]~53  $ (GND))) # (!\iic_ctrl|iic_bit_shift|div_cnt [16] & (!\iic_ctrl|iic_bit_shift|div_cnt[15]~53  & VCC))
// \iic_ctrl|iic_bit_shift|div_cnt[16]~55  = CARRY((\iic_ctrl|iic_bit_shift|div_cnt [16] & !\iic_ctrl|iic_bit_shift|div_cnt[15]~53 ))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[15]~53 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[16]~54_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[16]~55 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[16]~54 .lut_mask = 16'hC30C;
defparam \iic_ctrl|iic_bit_shift|div_cnt[16]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y19_N13
dffeas \iic_ctrl|iic_bit_shift|div_cnt[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[16]~54_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[13]~37_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[16] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y19_N14
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[17]~56 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[17]~56_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [17] & (!\iic_ctrl|iic_bit_shift|div_cnt[16]~55 )) # (!\iic_ctrl|iic_bit_shift|div_cnt [17] & ((\iic_ctrl|iic_bit_shift|div_cnt[16]~55 ) # (GND)))
// \iic_ctrl|iic_bit_shift|div_cnt[17]~57  = CARRY((!\iic_ctrl|iic_bit_shift|div_cnt[16]~55 ) # (!\iic_ctrl|iic_bit_shift|div_cnt [17]))

	.dataa(\iic_ctrl|iic_bit_shift|div_cnt [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[16]~55 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[17]~56_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[17]~57 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[17]~56 .lut_mask = 16'h5A5F;
defparam \iic_ctrl|iic_bit_shift|div_cnt[17]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y19_N15
dffeas \iic_ctrl|iic_bit_shift|div_cnt[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[17]~56_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[13]~37_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[17] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y19_N16
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[18]~58 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[18]~58_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [18] & (\iic_ctrl|iic_bit_shift|div_cnt[17]~57  $ (GND))) # (!\iic_ctrl|iic_bit_shift|div_cnt [18] & (!\iic_ctrl|iic_bit_shift|div_cnt[17]~57  & VCC))
// \iic_ctrl|iic_bit_shift|div_cnt[18]~59  = CARRY((\iic_ctrl|iic_bit_shift|div_cnt [18] & !\iic_ctrl|iic_bit_shift|div_cnt[17]~57 ))

	.dataa(\iic_ctrl|iic_bit_shift|div_cnt [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[17]~57 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[18]~58_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[18]~59 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[18]~58 .lut_mask = 16'hA50A;
defparam \iic_ctrl|iic_bit_shift|div_cnt[18]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y19_N17
dffeas \iic_ctrl|iic_bit_shift|div_cnt[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[18]~58_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[13]~37_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[18] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y19_N18
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[19]~60 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[19]~60_combout  = \iic_ctrl|iic_bit_shift|div_cnt[18]~59  $ (\iic_ctrl|iic_bit_shift|div_cnt [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iic_ctrl|iic_bit_shift|div_cnt [19]),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[18]~59 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[19]~60_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[19]~60 .lut_mask = 16'h0FF0;
defparam \iic_ctrl|iic_bit_shift|div_cnt[19]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y19_N19
dffeas \iic_ctrl|iic_bit_shift|div_cnt[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[19]~60_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[13]~37_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[19] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N8
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Equal0~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Equal0~0_combout  = (!\iic_ctrl|iic_bit_shift|div_cnt [7] & (!\iic_ctrl|iic_bit_shift|div_cnt [8] & (!\iic_ctrl|iic_bit_shift|div_cnt [9] & !\iic_ctrl|iic_bit_shift|div_cnt [10])))

	.dataa(\iic_ctrl|iic_bit_shift|div_cnt [7]),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [8]),
	.datac(\iic_ctrl|iic_bit_shift|div_cnt [9]),
	.datad(\iic_ctrl|iic_bit_shift|div_cnt [10]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Equal0~0 .lut_mask = 16'h0001;
defparam \iic_ctrl|iic_bit_shift|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y19_N30
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Equal0~2 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Equal0~2_combout  = (!\iic_ctrl|iic_bit_shift|div_cnt [16] & (!\iic_ctrl|iic_bit_shift|div_cnt [18] & (!\iic_ctrl|iic_bit_shift|div_cnt [17] & !\iic_ctrl|iic_bit_shift|div_cnt [15])))

	.dataa(\iic_ctrl|iic_bit_shift|div_cnt [16]),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [18]),
	.datac(\iic_ctrl|iic_bit_shift|div_cnt [17]),
	.datad(\iic_ctrl|iic_bit_shift|div_cnt [15]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Equal0~2 .lut_mask = 16'h0001;
defparam \iic_ctrl|iic_bit_shift|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y19_N24
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Equal0~1 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Equal0~1_combout  = (!\iic_ctrl|iic_bit_shift|div_cnt [13] & (!\iic_ctrl|iic_bit_shift|div_cnt [14] & (!\iic_ctrl|iic_bit_shift|div_cnt [12] & !\iic_ctrl|iic_bit_shift|div_cnt [11])))

	.dataa(\iic_ctrl|iic_bit_shift|div_cnt [13]),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [14]),
	.datac(\iic_ctrl|iic_bit_shift|div_cnt [12]),
	.datad(\iic_ctrl|iic_bit_shift|div_cnt [11]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Equal0~1 .lut_mask = 16'h0001;
defparam \iic_ctrl|iic_bit_shift|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N2
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Equal0~3 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Equal0~3_combout  = (!\iic_ctrl|iic_bit_shift|div_cnt [19] & (\iic_ctrl|iic_bit_shift|Equal0~0_combout  & (\iic_ctrl|iic_bit_shift|Equal0~2_combout  & \iic_ctrl|iic_bit_shift|Equal0~1_combout )))

	.dataa(\iic_ctrl|iic_bit_shift|div_cnt [19]),
	.datab(\iic_ctrl|iic_bit_shift|Equal0~0_combout ),
	.datac(\iic_ctrl|iic_bit_shift|Equal0~2_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Equal0~1_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Equal0~3 .lut_mask = 16'h4000;
defparam \iic_ctrl|iic_bit_shift|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N6
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[13]~37 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[13]~37_combout  = (((\iic_ctrl|iic_bit_shift|Equal0~4_combout  & \iic_ctrl|iic_bit_shift|div_cnt[13]~36_combout )) # (!\iic_ctrl|iic_bit_shift|Equal0~3_combout )) # (!\iic_ctrl|iic_bit_shift|en_div_cnt~q )

	.dataa(\iic_ctrl|iic_bit_shift|en_div_cnt~q ),
	.datab(\iic_ctrl|iic_bit_shift|Equal0~4_combout ),
	.datac(\iic_ctrl|iic_bit_shift|div_cnt[13]~36_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Equal0~3_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[13]~37_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[13]~37 .lut_mask = 16'hD5FF;
defparam \iic_ctrl|iic_bit_shift|div_cnt[13]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y20_N13
dffeas \iic_ctrl|iic_bit_shift|div_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[0]~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[13]~37_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[0] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N10
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Equal0~5 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Equal0~5_combout  = (!\iic_ctrl|iic_bit_shift|div_cnt [0] & (\iic_ctrl|iic_bit_shift|div_cnt [6] & (!\iic_ctrl|iic_bit_shift|div_cnt [1] & \iic_ctrl|iic_bit_shift|Equal0~4_combout )))

	.dataa(\iic_ctrl|iic_bit_shift|div_cnt [0]),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [6]),
	.datac(\iic_ctrl|iic_bit_shift|div_cnt [1]),
	.datad(\iic_ctrl|iic_bit_shift|Equal0~4_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Equal0~5 .lut_mask = 16'h0400;
defparam \iic_ctrl|iic_bit_shift|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N16
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|cnt[0]~6 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|cnt[0]~6_combout  = \iic_ctrl|iic_bit_shift|cnt [0] $ (VCC)
// \iic_ctrl|iic_bit_shift|cnt[0]~7  = CARRY(\iic_ctrl|iic_bit_shift|cnt [0])

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|cnt[0]~6_combout ),
	.cout(\iic_ctrl|iic_bit_shift|cnt[0]~7 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|cnt[0]~6 .lut_mask = 16'h33CC;
defparam \iic_ctrl|iic_bit_shift|cnt[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N12
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector19~1 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector19~1_combout  = (\iic_ctrl|iic_bit_shift|cnt [2] & (\iic_ctrl|iic_bit_shift|cnt [3] & \iic_ctrl|iic_bit_shift|cnt [4]))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|cnt [2]),
	.datac(\iic_ctrl|iic_bit_shift|cnt [3]),
	.datad(\iic_ctrl|iic_bit_shift|cnt [4]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector19~1 .lut_mask = 16'hC000;
defparam \iic_ctrl|iic_bit_shift|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N28
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Equal4~1 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Equal4~1_combout  = (\iic_ctrl|iic_bit_shift|cnt [1] & \iic_ctrl|iic_bit_shift|cnt [0])

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|cnt [1]),
	.datac(gnd),
	.datad(\iic_ctrl|iic_bit_shift|cnt [0]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Equal4~1 .lut_mask = 16'hCC00;
defparam \iic_ctrl|iic_bit_shift|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N6
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector19~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector19~0_combout  = (!\iic_ctrl|iic_bit_shift|cnt [4] & !\iic_ctrl|iic_bit_shift|cnt [2])

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|cnt [4]),
	.datac(gnd),
	.datad(\iic_ctrl|iic_bit_shift|cnt [2]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector19~0 .lut_mask = 16'h0033;
defparam \iic_ctrl|iic_bit_shift|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N26
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|cnt[3]~8 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|cnt[3]~8_combout  = (\iic_ctrl|iic_bit_shift|Selector19~0_combout  & (\iic_ctrl|iic_bit_shift|Equal4~1_combout  & (!\iic_ctrl|iic_bit_shift|cnt [3] & !\iic_ctrl|iic_bit_shift|Selector4~0_combout )))

	.dataa(\iic_ctrl|iic_bit_shift|Selector19~0_combout ),
	.datab(\iic_ctrl|iic_bit_shift|Equal4~1_combout ),
	.datac(\iic_ctrl|iic_bit_shift|cnt [3]),
	.datad(\iic_ctrl|iic_bit_shift|Selector4~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|cnt[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|cnt[3]~8 .lut_mask = 16'h0008;
defparam \iic_ctrl|iic_bit_shift|cnt[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N4
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|state~21 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|state~21_combout  = (\iic_ctrl|iic_bit_shift|Equal0~5_combout  & (\iic_ctrl|iic_bit_shift|Selector19~1_combout  & (\iic_ctrl|iic_bit_shift|Equal4~1_combout  & \iic_ctrl|iic_bit_shift|Equal0~3_combout )))

	.dataa(\iic_ctrl|iic_bit_shift|Equal0~5_combout ),
	.datab(\iic_ctrl|iic_bit_shift|Selector19~1_combout ),
	.datac(\iic_ctrl|iic_bit_shift|Equal4~1_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Equal0~3_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|state~21_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|state~21 .lut_mask = 16'h8000;
defparam \iic_ctrl|iic_bit_shift|state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N22
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector8~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector8~0_combout  = (!\iic_ctrl|iic_bit_shift|state.IDLE~q  & (\iic_ctrl|go~q  & !\iic_ctrl|cmd [1]))

	.dataa(\iic_ctrl|iic_bit_shift|state.IDLE~q ),
	.datab(gnd),
	.datac(\iic_ctrl|go~q ),
	.datad(\iic_ctrl|cmd [1]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector8~0 .lut_mask = 16'h0050;
defparam \iic_ctrl|iic_bit_shift|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y20_N24
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|state~20 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|state~20_combout  = (\iic_ctrl|iic_bit_shift|Equal4~0_combout  & (\iic_ctrl|iic_bit_shift|Equal4~1_combout  & (\iic_ctrl|iic_bit_shift|Equal0~5_combout  & \iic_ctrl|iic_bit_shift|Equal0~3_combout )))

	.dataa(\iic_ctrl|iic_bit_shift|Equal4~0_combout ),
	.datab(\iic_ctrl|iic_bit_shift|Equal4~1_combout ),
	.datac(\iic_ctrl|iic_bit_shift|Equal0~5_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Equal0~3_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|state~20_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|state~20 .lut_mask = 16'h8000;
defparam \iic_ctrl|iic_bit_shift|state~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y20_N10
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector9~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector9~0_combout  = (!\iic_ctrl|cmd [0] & ((\iic_ctrl|iic_bit_shift|Selector8~0_combout ) # ((\iic_ctrl|iic_bit_shift|state.GEN_STA~q  & \iic_ctrl|iic_bit_shift|state~20_combout ))))

	.dataa(\iic_ctrl|iic_bit_shift|state.GEN_STA~q ),
	.datab(\iic_ctrl|iic_bit_shift|Selector8~0_combout ),
	.datac(\iic_ctrl|cmd [0]),
	.datad(\iic_ctrl|iic_bit_shift|state~20_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector9~0 .lut_mask = 16'h0E0C;
defparam \iic_ctrl|iic_bit_shift|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y20_N18
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector9~1 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector9~1_combout  = (\iic_ctrl|cmd [2] & ((\iic_ctrl|iic_bit_shift|Selector9~0_combout ) # ((!\iic_ctrl|iic_bit_shift|state~21_combout  & \iic_ctrl|iic_bit_shift|state.RD_DATA~q )))) # (!\iic_ctrl|cmd [2] & 
// (!\iic_ctrl|iic_bit_shift|state~21_combout  & (\iic_ctrl|iic_bit_shift|state.RD_DATA~q )))

	.dataa(\iic_ctrl|cmd [2]),
	.datab(\iic_ctrl|iic_bit_shift|state~21_combout ),
	.datac(\iic_ctrl|iic_bit_shift|state.RD_DATA~q ),
	.datad(\iic_ctrl|iic_bit_shift|Selector9~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector9~1 .lut_mask = 16'hBA30;
defparam \iic_ctrl|iic_bit_shift|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y20_N19
dffeas \iic_ctrl|iic_bit_shift|state.RD_DATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|state.RD_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|state.RD_DATA .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|state.RD_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N16
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector8~1 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector8~1_combout  = (\iic_ctrl|cmd [0] & ((\iic_ctrl|iic_bit_shift|Selector8~0_combout ) # ((\iic_ctrl|iic_bit_shift|state.WR_DATA~q  & !\iic_ctrl|iic_bit_shift|state~21_combout )))) # (!\iic_ctrl|cmd [0] & 
// (\iic_ctrl|iic_bit_shift|state.WR_DATA~q  & (!\iic_ctrl|iic_bit_shift|state~21_combout )))

	.dataa(\iic_ctrl|cmd [0]),
	.datab(\iic_ctrl|iic_bit_shift|state.WR_DATA~q ),
	.datac(\iic_ctrl|iic_bit_shift|state~21_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Selector8~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector8~1 .lut_mask = 16'hAE0C;
defparam \iic_ctrl|iic_bit_shift|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N24
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector8~2 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector8~2_combout  = (\iic_ctrl|iic_bit_shift|Selector8~1_combout ) # ((\iic_ctrl|cmd [0] & (\iic_ctrl|iic_bit_shift|state~20_combout  & \iic_ctrl|iic_bit_shift|state.GEN_STA~q )))

	.dataa(\iic_ctrl|cmd [0]),
	.datab(\iic_ctrl|iic_bit_shift|state~20_combout ),
	.datac(\iic_ctrl|iic_bit_shift|state.GEN_STA~q ),
	.datad(\iic_ctrl|iic_bit_shift|Selector8~1_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector8~2 .lut_mask = 16'hFF80;
defparam \iic_ctrl|iic_bit_shift|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y20_N25
dffeas \iic_ctrl|iic_bit_shift|state.WR_DATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|Selector8~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|state.WR_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|state.WR_DATA .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|state.WR_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y20_N28
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|cnt[3]~5 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|cnt[3]~5_combout  = (!\iic_ctrl|iic_bit_shift|state.RD_DATA~q  & !\iic_ctrl|iic_bit_shift|state.WR_DATA~q )

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|state.RD_DATA~q ),
	.datac(gnd),
	.datad(\iic_ctrl|iic_bit_shift|state.WR_DATA~q ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|cnt[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|cnt[3]~5 .lut_mask = 16'h0033;
defparam \iic_ctrl|iic_bit_shift|cnt[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N10
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|cnt[3]~9 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|cnt[3]~9_combout  = (\iic_ctrl|iic_bit_shift|cnt[3]~8_combout ) # ((\iic_ctrl|iic_bit_shift|Selector19~1_combout  & (\iic_ctrl|iic_bit_shift|Equal4~1_combout  & !\iic_ctrl|iic_bit_shift|cnt[3]~5_combout )))

	.dataa(\iic_ctrl|iic_bit_shift|Selector19~1_combout ),
	.datab(\iic_ctrl|iic_bit_shift|Equal4~1_combout ),
	.datac(\iic_ctrl|iic_bit_shift|cnt[3]~8_combout ),
	.datad(\iic_ctrl|iic_bit_shift|cnt[3]~5_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|cnt[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|cnt[3]~9 .lut_mask = 16'hF0F8;
defparam \iic_ctrl|iic_bit_shift|cnt[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N8
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|cnt[3]~10 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|cnt[3]~10_combout  = (\iic_ctrl|iic_bit_shift|state.IDLE~q  & (\iic_ctrl|iic_bit_shift|Equal0~3_combout  & \iic_ctrl|iic_bit_shift|Equal0~5_combout ))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|state.IDLE~q ),
	.datac(\iic_ctrl|iic_bit_shift|Equal0~3_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Equal0~5_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|cnt[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|cnt[3]~10 .lut_mask = 16'hC000;
defparam \iic_ctrl|iic_bit_shift|cnt[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y20_N17
dffeas \iic_ctrl|iic_bit_shift|cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|cnt[0]~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|cnt[3]~9_combout ),
	.sload(gnd),
	.ena(\iic_ctrl|iic_bit_shift|cnt[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|cnt[0] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N18
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|cnt[1]~11 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|cnt[1]~11_combout  = (\iic_ctrl|iic_bit_shift|cnt [1] & (!\iic_ctrl|iic_bit_shift|cnt[0]~7 )) # (!\iic_ctrl|iic_bit_shift|cnt [1] & ((\iic_ctrl|iic_bit_shift|cnt[0]~7 ) # (GND)))
// \iic_ctrl|iic_bit_shift|cnt[1]~12  = CARRY((!\iic_ctrl|iic_bit_shift|cnt[0]~7 ) # (!\iic_ctrl|iic_bit_shift|cnt [1]))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|cnt[0]~7 ),
	.combout(\iic_ctrl|iic_bit_shift|cnt[1]~11_combout ),
	.cout(\iic_ctrl|iic_bit_shift|cnt[1]~12 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|cnt[1]~11 .lut_mask = 16'h3C3F;
defparam \iic_ctrl|iic_bit_shift|cnt[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y20_N19
dffeas \iic_ctrl|iic_bit_shift|cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|cnt[1]~11_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|cnt[3]~9_combout ),
	.sload(gnd),
	.ena(\iic_ctrl|iic_bit_shift|cnt[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|cnt[1] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N20
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|cnt[2]~13 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|cnt[2]~13_combout  = (\iic_ctrl|iic_bit_shift|cnt [2] & (\iic_ctrl|iic_bit_shift|cnt[1]~12  $ (GND))) # (!\iic_ctrl|iic_bit_shift|cnt [2] & (!\iic_ctrl|iic_bit_shift|cnt[1]~12  & VCC))
// \iic_ctrl|iic_bit_shift|cnt[2]~14  = CARRY((\iic_ctrl|iic_bit_shift|cnt [2] & !\iic_ctrl|iic_bit_shift|cnt[1]~12 ))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|cnt[1]~12 ),
	.combout(\iic_ctrl|iic_bit_shift|cnt[2]~13_combout ),
	.cout(\iic_ctrl|iic_bit_shift|cnt[2]~14 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|cnt[2]~13 .lut_mask = 16'hC30C;
defparam \iic_ctrl|iic_bit_shift|cnt[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y20_N21
dffeas \iic_ctrl|iic_bit_shift|cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|cnt[2]~13_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|cnt[3]~9_combout ),
	.sload(gnd),
	.ena(\iic_ctrl|iic_bit_shift|cnt[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|cnt[2] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N22
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|cnt[3]~15 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|cnt[3]~15_combout  = (\iic_ctrl|iic_bit_shift|cnt [3] & (!\iic_ctrl|iic_bit_shift|cnt[2]~14 )) # (!\iic_ctrl|iic_bit_shift|cnt [3] & ((\iic_ctrl|iic_bit_shift|cnt[2]~14 ) # (GND)))
// \iic_ctrl|iic_bit_shift|cnt[3]~16  = CARRY((!\iic_ctrl|iic_bit_shift|cnt[2]~14 ) # (!\iic_ctrl|iic_bit_shift|cnt [3]))

	.dataa(\iic_ctrl|iic_bit_shift|cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|cnt[2]~14 ),
	.combout(\iic_ctrl|iic_bit_shift|cnt[3]~15_combout ),
	.cout(\iic_ctrl|iic_bit_shift|cnt[3]~16 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|cnt[3]~15 .lut_mask = 16'h5A5F;
defparam \iic_ctrl|iic_bit_shift|cnt[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y20_N23
dffeas \iic_ctrl|iic_bit_shift|cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|cnt[3]~15_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|cnt[3]~9_combout ),
	.sload(gnd),
	.ena(\iic_ctrl|iic_bit_shift|cnt[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|cnt[3] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N24
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|cnt[4]~17 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|cnt[4]~17_combout  = \iic_ctrl|iic_bit_shift|cnt[3]~16  $ (!\iic_ctrl|iic_bit_shift|cnt [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iic_ctrl|iic_bit_shift|cnt [4]),
	.cin(\iic_ctrl|iic_bit_shift|cnt[3]~16 ),
	.combout(\iic_ctrl|iic_bit_shift|cnt[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|cnt[4]~17 .lut_mask = 16'hF00F;
defparam \iic_ctrl|iic_bit_shift|cnt[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y20_N25
dffeas \iic_ctrl|iic_bit_shift|cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|cnt[4]~17_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|cnt[3]~9_combout ),
	.sload(gnd),
	.ena(\iic_ctrl|iic_bit_shift|cnt[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|cnt[4] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N4
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Equal4~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Equal4~0_combout  = (!\iic_ctrl|iic_bit_shift|cnt [4] & (!\iic_ctrl|iic_bit_shift|cnt [3] & !\iic_ctrl|iic_bit_shift|cnt [2]))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|cnt [4]),
	.datac(\iic_ctrl|iic_bit_shift|cnt [3]),
	.datad(\iic_ctrl|iic_bit_shift|cnt [2]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Equal4~0 .lut_mask = 16'h0003;
defparam \iic_ctrl|iic_bit_shift|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N24
cycloneive_lcell_comb \iic_ctrl|Selector38~1 (
// Equation(s):
// \iic_ctrl|Selector38~1_combout  = (\iic_ctrl|state.RD_REG~q  & !\iic_ctrl|Decoder0~0_combout )

	.dataa(\iic_ctrl|state.RD_REG~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\iic_ctrl|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector38~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector38~1 .lut_mask = 16'h00AA;
defparam \iic_ctrl|Selector38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N0
cycloneive_lcell_comb \iic_ctrl|Selector39~0 (
// Equation(s):
// \iic_ctrl|Selector39~0_combout  = (\iic_ctrl|Selector38~0_combout  & ((\iic_ctrl|cmd [3]) # ((\iic_ctrl|Selector38~1_combout  & !\iic_ctrl|Equal3~1_combout )))) # (!\iic_ctrl|Selector38~0_combout  & (\iic_ctrl|Selector38~1_combout  & 
// ((!\iic_ctrl|Equal3~1_combout ))))

	.dataa(\iic_ctrl|Selector38~0_combout ),
	.datab(\iic_ctrl|Selector38~1_combout ),
	.datac(\iic_ctrl|cmd [3]),
	.datad(\iic_ctrl|Equal3~1_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector39~0 .lut_mask = 16'hA0EC;
defparam \iic_ctrl|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y18_N1
dffeas \iic_ctrl|cmd[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|cmd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|cmd[3] .is_wysiwyg = "true";
defparam \iic_ctrl|cmd[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y20_N4
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector11~2 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector11~2_combout  = (\iic_ctrl|iic_bit_shift|state.RD_DATA~q  & ((\iic_ctrl|iic_bit_shift|state~21_combout ) # ((\iic_ctrl|iic_bit_shift|state.GEN_ACK~q  & !\iic_ctrl|iic_bit_shift|state~20_combout )))) # 
// (!\iic_ctrl|iic_bit_shift|state.RD_DATA~q  & (((\iic_ctrl|iic_bit_shift|state.GEN_ACK~q  & !\iic_ctrl|iic_bit_shift|state~20_combout ))))

	.dataa(\iic_ctrl|iic_bit_shift|state.RD_DATA~q ),
	.datab(\iic_ctrl|iic_bit_shift|state~21_combout ),
	.datac(\iic_ctrl|iic_bit_shift|state.GEN_ACK~q ),
	.datad(\iic_ctrl|iic_bit_shift|state~20_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector11~2 .lut_mask = 16'h88F8;
defparam \iic_ctrl|iic_bit_shift|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y20_N5
dffeas \iic_ctrl|iic_bit_shift|state.GEN_ACK (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|Selector11~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|state.GEN_ACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|state.GEN_ACK .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|state.GEN_ACK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y20_N26
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector12~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector12~0_combout  = (\iic_ctrl|iic_bit_shift|state~20_combout  & (((\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q  & \iic_ctrl|cmd [3])))) # (!\iic_ctrl|iic_bit_shift|state~20_combout  & (\iic_ctrl|iic_bit_shift|state.GEN_STOP~q ))

	.dataa(\iic_ctrl|iic_bit_shift|state.GEN_STOP~q ),
	.datab(\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q ),
	.datac(\iic_ctrl|cmd [3]),
	.datad(\iic_ctrl|iic_bit_shift|state~20_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector12~0 .lut_mask = 16'hC0AA;
defparam \iic_ctrl|iic_bit_shift|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N8
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector12~1 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector12~1_combout  = (\iic_ctrl|iic_bit_shift|Selector12~0_combout ) # ((\iic_ctrl|cmd [3] & (\iic_ctrl|iic_bit_shift|state~20_combout  & \iic_ctrl|iic_bit_shift|state.GEN_ACK~q )))

	.dataa(\iic_ctrl|cmd [3]),
	.datab(\iic_ctrl|iic_bit_shift|state~20_combout ),
	.datac(\iic_ctrl|iic_bit_shift|state.GEN_ACK~q ),
	.datad(\iic_ctrl|iic_bit_shift|Selector12~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector12~1 .lut_mask = 16'hFF80;
defparam \iic_ctrl|iic_bit_shift|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y20_N9
dffeas \iic_ctrl|iic_bit_shift|state.GEN_STOP (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|Selector12~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|state.GEN_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|state.GEN_STOP .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|state.GEN_STOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N14
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector4~1 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector4~1_combout  = (\iic_ctrl|iic_bit_shift|Equal4~1_combout  & ((\iic_ctrl|iic_bit_shift|state.GEN_STOP~q ) # ((\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q  & !\iic_ctrl|cmd [3]))))

	.dataa(\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q ),
	.datab(\iic_ctrl|iic_bit_shift|state.GEN_STOP~q ),
	.datac(\iic_ctrl|iic_bit_shift|Equal4~1_combout ),
	.datad(\iic_ctrl|cmd [3]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector4~1 .lut_mask = 16'hC0E0;
defparam \iic_ctrl|iic_bit_shift|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N0
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector4~2 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector4~2_combout  = (\iic_ctrl|iic_bit_shift|Equal0~5_combout  & (\iic_ctrl|iic_bit_shift|Equal4~0_combout  & (\iic_ctrl|iic_bit_shift|Selector4~1_combout  & \iic_ctrl|iic_bit_shift|Equal0~3_combout )))

	.dataa(\iic_ctrl|iic_bit_shift|Equal0~5_combout ),
	.datab(\iic_ctrl|iic_bit_shift|Equal4~0_combout ),
	.datac(\iic_ctrl|iic_bit_shift|Selector4~1_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Equal0~3_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector4~2 .lut_mask = 16'h8000;
defparam \iic_ctrl|iic_bit_shift|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N30
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector6~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector6~0_combout  = (!\iic_ctrl|cmd [2] & (!\iic_ctrl|cmd [0] & \iic_ctrl|iic_bit_shift|state.GEN_STA~q ))

	.dataa(gnd),
	.datab(\iic_ctrl|cmd [2]),
	.datac(\iic_ctrl|cmd [0]),
	.datad(\iic_ctrl|iic_bit_shift|state.GEN_STA~q ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector6~0 .lut_mask = 16'h0300;
defparam \iic_ctrl|iic_bit_shift|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N6
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector6~1 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector6~1_combout  = (\iic_ctrl|iic_bit_shift|state~20_combout  & ((\iic_ctrl|iic_bit_shift|Selector6~0_combout ) # ((!\iic_ctrl|cmd [3] & \iic_ctrl|iic_bit_shift|state.GEN_ACK~q ))))

	.dataa(\iic_ctrl|iic_bit_shift|Selector6~0_combout ),
	.datab(\iic_ctrl|cmd [3]),
	.datac(\iic_ctrl|iic_bit_shift|state.GEN_ACK~q ),
	.datad(\iic_ctrl|iic_bit_shift|state~20_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector6~1 .lut_mask = 16'hBA00;
defparam \iic_ctrl|iic_bit_shift|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N30
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector6~3 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector6~3_combout  = (!\iic_ctrl|iic_bit_shift|Selector4~2_combout  & (!\iic_ctrl|iic_bit_shift|Selector6~1_combout  & ((\iic_ctrl|iic_bit_shift|state.IDLE~q ) # (!\iic_ctrl|iic_bit_shift|Selector6~2_combout ))))

	.dataa(\iic_ctrl|iic_bit_shift|Selector6~2_combout ),
	.datab(\iic_ctrl|iic_bit_shift|Selector4~2_combout ),
	.datac(\iic_ctrl|iic_bit_shift|state.IDLE~q ),
	.datad(\iic_ctrl|iic_bit_shift|Selector6~1_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector6~3 .lut_mask = 16'h0031;
defparam \iic_ctrl|iic_bit_shift|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y20_N31
dffeas \iic_ctrl|iic_bit_shift|state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|Selector6~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|state.IDLE .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y20_N30
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector10~1 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector10~1_combout  = (((!\iic_ctrl|iic_bit_shift|Equal4~1_combout ) # (!\iic_ctrl|iic_bit_shift|Equal0~5_combout )) # (!\iic_ctrl|iic_bit_shift|Equal4~0_combout )) # (!\iic_ctrl|iic_bit_shift|Equal0~3_combout )

	.dataa(\iic_ctrl|iic_bit_shift|Equal0~3_combout ),
	.datab(\iic_ctrl|iic_bit_shift|Equal4~0_combout ),
	.datac(\iic_ctrl|iic_bit_shift|Equal0~5_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Equal4~1_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector10~1 .lut_mask = 16'h7FFF;
defparam \iic_ctrl|iic_bit_shift|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y20_N20
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector10~2 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector10~2_combout  = (\iic_ctrl|iic_bit_shift|state.RD_DATA~q  & (((!\iic_ctrl|iic_bit_shift|state~21_combout )))) # (!\iic_ctrl|iic_bit_shift|state.RD_DATA~q  & ((\iic_ctrl|iic_bit_shift|Selector10~1_combout ) # 
// ((\iic_ctrl|iic_bit_shift|state.WR_DATA~q ))))

	.dataa(\iic_ctrl|iic_bit_shift|Selector10~1_combout ),
	.datab(\iic_ctrl|iic_bit_shift|state.RD_DATA~q ),
	.datac(\iic_ctrl|iic_bit_shift|state~21_combout ),
	.datad(\iic_ctrl|iic_bit_shift|state.WR_DATA~q ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector10~2 .lut_mask = 16'h3F2E;
defparam \iic_ctrl|iic_bit_shift|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y20_N16
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector10~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector10~0_combout  = (\iic_ctrl|iic_bit_shift|state.WR_DATA~q  & (\iic_ctrl|iic_bit_shift|state~21_combout  & !\iic_ctrl|iic_bit_shift|state.RD_DATA~q ))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|state.WR_DATA~q ),
	.datac(\iic_ctrl|iic_bit_shift|state~21_combout ),
	.datad(\iic_ctrl|iic_bit_shift|state.RD_DATA~q ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector10~0 .lut_mask = 16'h00C0;
defparam \iic_ctrl|iic_bit_shift|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y20_N14
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector10~3 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector10~3_combout  = (\iic_ctrl|iic_bit_shift|Selector10~0_combout ) # ((\iic_ctrl|iic_bit_shift|state.IDLE~q  & (\iic_ctrl|iic_bit_shift|Selector10~2_combout  & \iic_ctrl|iic_bit_shift|state.CHECK_ACK~q )))

	.dataa(\iic_ctrl|iic_bit_shift|state.IDLE~q ),
	.datab(\iic_ctrl|iic_bit_shift|Selector10~2_combout ),
	.datac(\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q ),
	.datad(\iic_ctrl|iic_bit_shift|Selector10~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector10~3 .lut_mask = 16'hFF80;
defparam \iic_ctrl|iic_bit_shift|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y20_N15
dffeas \iic_ctrl|iic_bit_shift|state.CHECK_ACK (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|Selector10~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|state.CHECK_ACK .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|state.CHECK_ACK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y20_N22
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector4~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector4~0_combout  = (!\iic_ctrl|iic_bit_shift|state.GEN_STA~q  & (!\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q  & (!\iic_ctrl|iic_bit_shift|state.GEN_ACK~q  & !\iic_ctrl|iic_bit_shift|state.GEN_STOP~q )))

	.dataa(\iic_ctrl|iic_bit_shift|state.GEN_STA~q ),
	.datab(\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q ),
	.datac(\iic_ctrl|iic_bit_shift|state.GEN_ACK~q ),
	.datad(\iic_ctrl|iic_bit_shift|state.GEN_STOP~q ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector4~0 .lut_mask = 16'h0001;
defparam \iic_ctrl|iic_bit_shift|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N20
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector4~3 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector4~3_combout  = (\iic_ctrl|iic_bit_shift|Selector4~2_combout ) # ((!\iic_ctrl|cmd [3] & (\iic_ctrl|iic_bit_shift|state.GEN_ACK~q  & \iic_ctrl|iic_bit_shift|state~20_combout )))

	.dataa(\iic_ctrl|cmd [3]),
	.datab(\iic_ctrl|iic_bit_shift|Selector4~2_combout ),
	.datac(\iic_ctrl|iic_bit_shift|state.GEN_ACK~q ),
	.datad(\iic_ctrl|iic_bit_shift|state~20_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector4~3 .lut_mask = 16'hDCCC;
defparam \iic_ctrl|iic_bit_shift|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N26
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector4~4 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector4~4_combout  = (\iic_ctrl|iic_bit_shift|Selector4~3_combout ) # ((\iic_ctrl|iic_bit_shift|trans_done~q  & ((!\iic_ctrl|iic_bit_shift|cnt[3]~5_combout ) # (!\iic_ctrl|iic_bit_shift|Selector4~0_combout ))))

	.dataa(\iic_ctrl|iic_bit_shift|Selector4~0_combout ),
	.datab(\iic_ctrl|iic_bit_shift|cnt[3]~5_combout ),
	.datac(\iic_ctrl|iic_bit_shift|trans_done~q ),
	.datad(\iic_ctrl|iic_bit_shift|Selector4~3_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector4~4 .lut_mask = 16'hFF70;
defparam \iic_ctrl|iic_bit_shift|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y20_N27
dffeas \iic_ctrl|iic_bit_shift|trans_done (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|Selector4~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|trans_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|trans_done .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|trans_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y18_N22
cycloneive_lcell_comb \iic_ctrl|Selector33~0 (
// Equation(s):
// \iic_ctrl|Selector33~0_combout  = (\iic_ctrl|iic_bit_shift|trans_done~q  & \iic_ctrl|state.WAIT_WR_DONE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\iic_ctrl|iic_bit_shift|trans_done~q ),
	.datad(\iic_ctrl|state.WAIT_WR_DONE~q ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector33~0 .lut_mask = 16'hF000;
defparam \iic_ctrl|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y18_N23
dffeas \iic_ctrl|state.WR_REG (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|state.WR_REG~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|state.WR_REG .is_wysiwyg = "true";
defparam \iic_ctrl|state.WR_REG .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N16
cycloneive_lcell_comb \iic_ctrl|Decoder0~1 (
// Equation(s):
// \iic_ctrl|Decoder0~1_combout  = (!\iic_ctrl|cnt [1] & (!\iic_ctrl|cnt [0] & \iic_ctrl|Decoder0~0_combout ))

	.dataa(gnd),
	.datab(\iic_ctrl|cnt [1]),
	.datac(\iic_ctrl|cnt [0]),
	.datad(\iic_ctrl|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Decoder0~1 .lut_mask = 16'h0300;
defparam \iic_ctrl|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N28
cycloneive_lcell_comb \iic_ctrl|cmd[1]~0 (
// Equation(s):
// \iic_ctrl|cmd[1]~0_combout  = (\iic_ctrl|state.WR_REG~q  & ((\iic_ctrl|Decoder0~1_combout ))) # (!\iic_ctrl|state.WR_REG~q  & (\iic_ctrl|cmd [1]))

	.dataa(\iic_ctrl|state.WR_REG~q ),
	.datab(gnd),
	.datac(\iic_ctrl|cmd [1]),
	.datad(\iic_ctrl|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|cmd[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|cmd[1]~0 .lut_mask = 16'hFA50;
defparam \iic_ctrl|cmd[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y18_N28
cycloneive_lcell_comb \iic_ctrl|cnt~2 (
// Equation(s):
// \iic_ctrl|cnt~2_combout  = (\iic_ctrl|cnt [3]) # ((\iic_ctrl|cnt [2]) # (\iic_ctrl|cnt [0] $ (\iic_ctrl|cnt [1])))

	.dataa(\iic_ctrl|cnt [3]),
	.datab(\iic_ctrl|cnt [0]),
	.datac(\iic_ctrl|cnt [1]),
	.datad(\iic_ctrl|cnt [2]),
	.cin(gnd),
	.combout(\iic_ctrl|cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|cnt~2 .lut_mask = 16'hFFBE;
defparam \iic_ctrl|cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y18_N28
cycloneive_lcell_comb \iic_ctrl|cnt~3 (
// Equation(s):
// \iic_ctrl|cnt~3_combout  = (!\iic_ctrl|cnt [7] & (\iic_ctrl|WideOr1~0_combout  & !\iic_ctrl|cnt~2_combout ))

	.dataa(gnd),
	.datab(\iic_ctrl|cnt [7]),
	.datac(\iic_ctrl|WideOr1~0_combout ),
	.datad(\iic_ctrl|cnt~2_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|cnt~3 .lut_mask = 16'h0030;
defparam \iic_ctrl|cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y18_N29
dffeas \iic_ctrl|cmd[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|cmd[1]~0_combout ),
	.asdata(\iic_ctrl|cnt~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\iic_ctrl|state.RD_REG~q ),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|cmd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|cmd[1] .is_wysiwyg = "true";
defparam \iic_ctrl|cmd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y19_N22
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector7~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector7~0_combout  = (\iic_ctrl|cmd [1] & (!\iic_ctrl|iic_bit_shift|state.IDLE~q  & \iic_ctrl|go~q ))

	.dataa(\iic_ctrl|cmd [1]),
	.datab(gnd),
	.datac(\iic_ctrl|iic_bit_shift|state.IDLE~q ),
	.datad(\iic_ctrl|go~q ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector7~0 .lut_mask = 16'h0A00;
defparam \iic_ctrl|iic_bit_shift|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y20_N0
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector7~1 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector7~1_combout  = (\iic_ctrl|iic_bit_shift|Selector7~0_combout ) # ((\iic_ctrl|iic_bit_shift|state.GEN_STA~q  & !\iic_ctrl|iic_bit_shift|state~20_combout ))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|Selector7~0_combout ),
	.datac(\iic_ctrl|iic_bit_shift|state.GEN_STA~q ),
	.datad(\iic_ctrl|iic_bit_shift|state~20_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector7~1 .lut_mask = 16'hCCFC;
defparam \iic_ctrl|iic_bit_shift|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y20_N1
dffeas \iic_ctrl|iic_bit_shift|state.GEN_STA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|state.GEN_STA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|state.GEN_STA .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|state.GEN_STA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y20_N8
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector5~1 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector5~1_combout  = (\iic_ctrl|iic_bit_shift|state.GEN_STA~q ) # ((\iic_ctrl|iic_bit_shift|state.GEN_ACK~q ) # (\iic_ctrl|iic_bit_shift|state.GEN_STOP~q ))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|state.GEN_STA~q ),
	.datac(\iic_ctrl|iic_bit_shift|state.GEN_ACK~q ),
	.datad(\iic_ctrl|iic_bit_shift|state.GEN_STOP~q ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector5~1 .lut_mask = 16'hFFFC;
defparam \iic_ctrl|iic_bit_shift|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N14
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Decoder0~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Decoder0~0_combout  = (!\iic_ctrl|iic_bit_shift|cnt [1] & !\iic_ctrl|iic_bit_shift|cnt [0])

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|cnt [1]),
	.datac(gnd),
	.datad(\iic_ctrl|iic_bit_shift|cnt [0]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Decoder0~0 .lut_mask = 16'h0033;
defparam \iic_ctrl|iic_bit_shift|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N18
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Decoder0~1 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Decoder0~1_combout  = (\iic_ctrl|iic_bit_shift|Equal0~5_combout  & (\iic_ctrl|iic_bit_shift|Decoder0~0_combout  & (\iic_ctrl|iic_bit_shift|Equal4~0_combout  & \iic_ctrl|iic_bit_shift|Equal0~3_combout )))

	.dataa(\iic_ctrl|iic_bit_shift|Equal0~5_combout ),
	.datab(\iic_ctrl|iic_bit_shift|Decoder0~0_combout ),
	.datac(\iic_ctrl|iic_bit_shift|Equal4~0_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Equal0~3_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Decoder0~1 .lut_mask = 16'h8000;
defparam \iic_ctrl|iic_bit_shift|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y20_N6
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector5~2 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector5~2_combout  = (\iic_ctrl|iic_bit_shift|Decoder0~1_combout  & (((\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q )))) # (!\iic_ctrl|iic_bit_shift|Decoder0~1_combout  & (!\iic_ctrl|iic_bit_shift|iic_sda_oe~q  & 
// ((\iic_ctrl|iic_bit_shift|Selector5~1_combout ) # (\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q ))))

	.dataa(\iic_ctrl|iic_bit_shift|iic_sda_oe~q ),
	.datab(\iic_ctrl|iic_bit_shift|Selector5~1_combout ),
	.datac(\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q ),
	.datad(\iic_ctrl|iic_bit_shift|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector5~2 .lut_mask = 16'hF054;
defparam \iic_ctrl|iic_bit_shift|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N10
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|iic_sda_od~2 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|iic_sda_od~2_combout  = (\iic_ctrl|iic_bit_shift|Equal0~5_combout  & (!\iic_ctrl|iic_bit_shift|cnt [1] & (!\iic_ctrl|iic_bit_shift|cnt [0] & \iic_ctrl|iic_bit_shift|Equal0~3_combout )))

	.dataa(\iic_ctrl|iic_bit_shift|Equal0~5_combout ),
	.datab(\iic_ctrl|iic_bit_shift|cnt [1]),
	.datac(\iic_ctrl|iic_bit_shift|cnt [0]),
	.datad(\iic_ctrl|iic_bit_shift|Equal0~3_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|iic_sda_od~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|iic_sda_od~2 .lut_mask = 16'h0200;
defparam \iic_ctrl|iic_bit_shift|iic_sda_od~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y20_N2
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector5~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector5~0_combout  = (\iic_ctrl|iic_bit_shift|state.RD_DATA~q ) # ((\iic_ctrl|iic_bit_shift|state.WR_DATA~q  & !\iic_ctrl|iic_bit_shift|iic_sda_od~2_combout ))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|state.WR_DATA~q ),
	.datac(\iic_ctrl|iic_bit_shift|state.RD_DATA~q ),
	.datad(\iic_ctrl|iic_bit_shift|iic_sda_od~2_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector5~0 .lut_mask = 16'hF0FC;
defparam \iic_ctrl|iic_bit_shift|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y20_N12
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector5~3 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector5~3_combout  = (!\iic_ctrl|iic_bit_shift|Selector5~2_combout  & (((!\iic_ctrl|iic_bit_shift|iic_sda_od~2_combout  & \iic_ctrl|iic_bit_shift|iic_sda_oe~q )) # (!\iic_ctrl|iic_bit_shift|Selector5~0_combout )))

	.dataa(\iic_ctrl|iic_bit_shift|Selector5~2_combout ),
	.datab(\iic_ctrl|iic_bit_shift|iic_sda_od~2_combout ),
	.datac(\iic_ctrl|iic_bit_shift|iic_sda_oe~q ),
	.datad(\iic_ctrl|iic_bit_shift|Selector5~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector5~3 .lut_mask = 16'h1055;
defparam \iic_ctrl|iic_bit_shift|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y20_N13
dffeas \iic_ctrl|iic_bit_shift|iic_sda_oe (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|Selector5~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|iic_sda_oe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|iic_sda_oe .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|iic_sda_oe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N6
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|state~19 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|state~19_combout  = (\iic_ctrl|iic_bit_shift|Equal4~0_combout  & (\iic_ctrl|iic_bit_shift|Equal0~3_combout  & \iic_ctrl|iic_bit_shift|Equal0~5_combout ))

	.dataa(\iic_ctrl|iic_bit_shift|Equal4~0_combout ),
	.datab(gnd),
	.datac(\iic_ctrl|iic_bit_shift|Equal0~3_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Equal0~5_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|state~19_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|state~19 .lut_mask = 16'hA000;
defparam \iic_ctrl|iic_bit_shift|state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N2
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector19~9 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector19~9_combout  = (\iic_ctrl|iic_bit_shift|cnt [1] & (((\iic_ctrl|iic_bit_shift|state.GEN_STOP~q )))) # (!\iic_ctrl|iic_bit_shift|cnt [1] & (\iic_ctrl|iic_bit_shift|state.GEN_STA~q  & (!\iic_ctrl|iic_bit_shift|cnt [0])))

	.dataa(\iic_ctrl|iic_bit_shift|state.GEN_STA~q ),
	.datab(\iic_ctrl|iic_bit_shift|cnt [0]),
	.datac(\iic_ctrl|iic_bit_shift|cnt [1]),
	.datad(\iic_ctrl|iic_bit_shift|state.GEN_STOP~q ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector19~9_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector19~9 .lut_mask = 16'hF202;
defparam \iic_ctrl|iic_bit_shift|Selector19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N10
cycloneive_lcell_comb \iic_ctrl|Selector8~0 (
// Equation(s):
// \iic_ctrl|Selector8~0_combout  = \iic_ctrl|cnt [0] $ (\iic_ctrl|cnt [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\iic_ctrl|cnt [0]),
	.datad(\iic_ctrl|cnt [1]),
	.cin(gnd),
	.combout(\iic_ctrl|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector8~0 .lut_mask = 16'h0FF0;
defparam \iic_ctrl|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N8
cycloneive_lcell_comb \iic_ctrl|tx_data[5]~1 (
// Equation(s):
// \iic_ctrl|tx_data[5]~1_combout  = (\iic_ctrl|cnt [7]) # ((\iic_ctrl|cnt [3]) # (\iic_ctrl|cnt [2]))

	.dataa(gnd),
	.datab(\iic_ctrl|cnt [7]),
	.datac(\iic_ctrl|cnt [3]),
	.datad(\iic_ctrl|cnt [2]),
	.cin(gnd),
	.combout(\iic_ctrl|tx_data[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|tx_data[5]~1 .lut_mask = 16'hFFFC;
defparam \iic_ctrl|tx_data[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N22
cycloneive_lcell_comb \iic_ctrl|tx_data[5]~2 (
// Equation(s):
// \iic_ctrl|tx_data[5]~2_combout  = (!\iic_ctrl|tx_data[5]~1_combout  & (\iic_ctrl|WideOr1~0_combout  & (\iic_ctrl|Selector8~0_combout  $ (!\iic_ctrl|tx_data [5]))))

	.dataa(\iic_ctrl|Selector8~0_combout ),
	.datab(\iic_ctrl|tx_data [5]),
	.datac(\iic_ctrl|tx_data[5]~1_combout ),
	.datad(\iic_ctrl|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|tx_data[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|tx_data[5]~2 .lut_mask = 16'h0900;
defparam \iic_ctrl|tx_data[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N12
cycloneive_lcell_comb \iic_ctrl|tx_data[5]~3 (
// Equation(s):
// \iic_ctrl|tx_data[5]~3_combout  = (\rst_n~input_o  & ((\iic_ctrl|state.RD_REG~q  & ((\iic_ctrl|tx_data[5]~2_combout ))) # (!\iic_ctrl|state.RD_REG~q  & (\iic_ctrl|state.WR_REG~q ))))

	.dataa(\rst_n~input_o ),
	.datab(\iic_ctrl|state.WR_REG~q ),
	.datac(\iic_ctrl|tx_data[5]~2_combout ),
	.datad(\iic_ctrl|state.RD_REG~q ),
	.cin(gnd),
	.combout(\iic_ctrl|tx_data[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|tx_data[5]~3 .lut_mask = 16'hA088;
defparam \iic_ctrl|tx_data[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N18
cycloneive_lcell_comb \iic_ctrl|tx_data[5]~4 (
// Equation(s):
// \iic_ctrl|tx_data[5]~4_combout  = (\iic_ctrl|tx_data[5]~3_combout  & ((\iic_ctrl|state.RD_REG~q  & (!\iic_ctrl|tx_data [5])) # (!\iic_ctrl|state.RD_REG~q  & ((\iic_ctrl|Decoder0~1_combout ))))) # (!\iic_ctrl|tx_data[5]~3_combout  & (((\iic_ctrl|tx_data 
// [5]))))

	.dataa(\iic_ctrl|tx_data[5]~3_combout ),
	.datab(\iic_ctrl|state.RD_REG~q ),
	.datac(\iic_ctrl|tx_data [5]),
	.datad(\iic_ctrl|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|tx_data[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|tx_data[5]~4 .lut_mask = 16'h7A58;
defparam \iic_ctrl|tx_data[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y18_N19
dffeas \iic_ctrl|tx_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|tx_data[5]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|tx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|tx_data[5] .is_wysiwyg = "true";
defparam \iic_ctrl|tx_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N20
cycloneive_lcell_comb \iic_ctrl|Selector18~0 (
// Equation(s):
// \iic_ctrl|Selector18~0_combout  = (\iic_ctrl|cnt [0] & \iic_ctrl|cnt [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\iic_ctrl|cnt [0]),
	.datad(\iic_ctrl|cnt [1]),
	.cin(gnd),
	.combout(\iic_ctrl|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector18~0 .lut_mask = 16'hF000;
defparam \iic_ctrl|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N24
cycloneive_lcell_comb \iic_ctrl|tx_data[0]~0 (
// Equation(s):
// \iic_ctrl|tx_data[0]~0_combout  = (\iic_ctrl|Decoder0~0_combout  & (\iic_ctrl|Selector18~0_combout )) # (!\iic_ctrl|Decoder0~0_combout  & ((\iic_ctrl|tx_data [0])))

	.dataa(gnd),
	.datab(\iic_ctrl|Selector18~0_combout ),
	.datac(\iic_ctrl|tx_data [0]),
	.datad(\iic_ctrl|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|tx_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|tx_data[0]~0 .lut_mask = 16'hCCF0;
defparam \iic_ctrl|tx_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N26
cycloneive_lcell_comb \iic_ctrl|Selector50~0 (
// Equation(s):
// \iic_ctrl|Selector50~0_combout  = (\iic_ctrl|tx_data [0] & !\iic_ctrl|state.WR_REG~q )

	.dataa(gnd),
	.datab(\iic_ctrl|tx_data [0]),
	.datac(gnd),
	.datad(\iic_ctrl|state.WR_REG~q ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector50~0 .lut_mask = 16'h00CC;
defparam \iic_ctrl|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y18_N25
dffeas \iic_ctrl|tx_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|tx_data[0]~0_combout ),
	.asdata(\iic_ctrl|Selector50~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\iic_ctrl|state.RD_REG~q ),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|tx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|tx_data[0] .is_wysiwyg = "true";
defparam \iic_ctrl|tx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N0
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector19~2 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector19~2_combout  = (\iic_ctrl|iic_bit_shift|Selector19~0_combout  & ((\iic_ctrl|tx_data [5]) # ((\iic_ctrl|tx_data [0] & \iic_ctrl|iic_bit_shift|Selector19~1_combout )))) # (!\iic_ctrl|iic_bit_shift|Selector19~0_combout  & 
// (((\iic_ctrl|tx_data [0] & \iic_ctrl|iic_bit_shift|Selector19~1_combout ))))

	.dataa(\iic_ctrl|iic_bit_shift|Selector19~0_combout ),
	.datab(\iic_ctrl|tx_data [5]),
	.datac(\iic_ctrl|tx_data [0]),
	.datad(\iic_ctrl|iic_bit_shift|Selector19~1_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector19~2 .lut_mask = 16'hF888;
defparam \iic_ctrl|iic_bit_shift|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N8
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector19~3 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector19~3_combout  = (\iic_ctrl|iic_bit_shift|state.WR_DATA~q  & ((\iic_ctrl|iic_bit_shift|iic_sda_od~2_combout  & ((\iic_ctrl|iic_bit_shift|Selector19~2_combout ))) # (!\iic_ctrl|iic_bit_shift|iic_sda_od~2_combout  & 
// (!\iic_ctrl|iic_bit_shift|iic_sda_od~q ))))

	.dataa(\iic_ctrl|iic_bit_shift|iic_sda_od~q ),
	.datab(\iic_ctrl|iic_bit_shift|state.WR_DATA~q ),
	.datac(\iic_ctrl|iic_bit_shift|Selector19~2_combout ),
	.datad(\iic_ctrl|iic_bit_shift|iic_sda_od~2_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector19~3 .lut_mask = 16'hC044;
defparam \iic_ctrl|iic_bit_shift|Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N22
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector19~7 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector19~7_combout  = (!\iic_ctrl|iic_bit_shift|iic_sda_od~q  & ((\iic_ctrl|iic_bit_shift|state.GEN_STA~q ) # (\iic_ctrl|iic_bit_shift|state.GEN_STOP~q )))

	.dataa(\iic_ctrl|iic_bit_shift|iic_sda_od~q ),
	.datab(gnd),
	.datac(\iic_ctrl|iic_bit_shift|state.GEN_STA~q ),
	.datad(\iic_ctrl|iic_bit_shift|state.GEN_STOP~q ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector19~7_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector19~7 .lut_mask = 16'h5550;
defparam \iic_ctrl|iic_bit_shift|Selector19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N28
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector19~4 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector19~4_combout  = (\iic_ctrl|iic_bit_shift|state.IDLE~q  & (!\iic_ctrl|iic_bit_shift|state.RD_DATA~q  & !\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q ))

	.dataa(\iic_ctrl|iic_bit_shift|state.IDLE~q ),
	.datab(gnd),
	.datac(\iic_ctrl|iic_bit_shift|state.RD_DATA~q ),
	.datad(\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector19~4_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector19~4 .lut_mask = 16'h000A;
defparam \iic_ctrl|iic_bit_shift|Selector19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N2
cycloneive_lcell_comb \iic_ctrl|Selector38~2 (
// Equation(s):
// \iic_ctrl|Selector38~2_combout  = (\iic_ctrl|Selector38~0_combout  & ((\iic_ctrl|cmd [4]) # ((\iic_ctrl|Selector38~1_combout  & \iic_ctrl|Equal3~1_combout )))) # (!\iic_ctrl|Selector38~0_combout  & (\iic_ctrl|Selector38~1_combout  & 
// ((\iic_ctrl|Equal3~1_combout ))))

	.dataa(\iic_ctrl|Selector38~0_combout ),
	.datab(\iic_ctrl|Selector38~1_combout ),
	.datac(\iic_ctrl|cmd [4]),
	.datad(\iic_ctrl|Equal3~1_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector38~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector38~2 .lut_mask = 16'hECA0;
defparam \iic_ctrl|Selector38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y18_N3
dffeas \iic_ctrl|cmd[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector38~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|cmd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|cmd[4] .is_wysiwyg = "true";
defparam \iic_ctrl|cmd[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N2
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector19~5 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector19~5_combout  = (\iic_ctrl|iic_bit_shift|state.GEN_ACK~q  & ((!\iic_ctrl|iic_bit_shift|Decoder0~1_combout ) # (!\iic_ctrl|cmd [4])))

	.dataa(gnd),
	.datab(\iic_ctrl|cmd [4]),
	.datac(\iic_ctrl|iic_bit_shift|state.GEN_ACK~q ),
	.datad(\iic_ctrl|iic_bit_shift|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector19~5_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector19~5 .lut_mask = 16'h30F0;
defparam \iic_ctrl|iic_bit_shift|Selector19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y20_N12
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector19~6 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector19~6_combout  = (\iic_ctrl|iic_bit_shift|iic_sda_od~q  & (\iic_ctrl|iic_bit_shift|Decoder0~1_combout  & ((\iic_ctrl|iic_bit_shift|Selector19~5_combout )))) # (!\iic_ctrl|iic_bit_shift|iic_sda_od~q  & 
// (((\iic_ctrl|iic_bit_shift|Selector19~5_combout ) # (!\iic_ctrl|iic_bit_shift|Selector19~4_combout ))))

	.dataa(\iic_ctrl|iic_bit_shift|iic_sda_od~q ),
	.datab(\iic_ctrl|iic_bit_shift|Decoder0~1_combout ),
	.datac(\iic_ctrl|iic_bit_shift|Selector19~4_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Selector19~5_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector19~6_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector19~6 .lut_mask = 16'hDD05;
defparam \iic_ctrl|iic_bit_shift|Selector19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N20
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector19~8 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector19~8_combout  = (\iic_ctrl|iic_bit_shift|Selector19~6_combout ) # ((\iic_ctrl|iic_bit_shift|Selector19~7_combout  & ((\iic_ctrl|iic_bit_shift|cnt [0]) # (!\iic_ctrl|iic_bit_shift|state~19_combout ))))

	.dataa(\iic_ctrl|iic_bit_shift|Selector19~7_combout ),
	.datab(\iic_ctrl|iic_bit_shift|cnt [0]),
	.datac(\iic_ctrl|iic_bit_shift|state~19_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Selector19~6_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector19~8_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector19~8 .lut_mask = 16'hFF8A;
defparam \iic_ctrl|iic_bit_shift|Selector19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N30
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector19~10 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector19~10_combout  = (!\iic_ctrl|iic_bit_shift|Selector19~3_combout  & (!\iic_ctrl|iic_bit_shift|Selector19~8_combout  & ((!\iic_ctrl|iic_bit_shift|Selector19~9_combout ) # (!\iic_ctrl|iic_bit_shift|state~19_combout ))))

	.dataa(\iic_ctrl|iic_bit_shift|state~19_combout ),
	.datab(\iic_ctrl|iic_bit_shift|Selector19~9_combout ),
	.datac(\iic_ctrl|iic_bit_shift|Selector19~3_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Selector19~8_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector19~10_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector19~10 .lut_mask = 16'h0007;
defparam \iic_ctrl|iic_bit_shift|Selector19~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y20_N31
dffeas \iic_ctrl|iic_bit_shift|iic_sda_od (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|Selector19~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|iic_sda_od~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|iic_sda_od .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|iic_sda_od .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N2
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|iic_sda~1 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|iic_sda~1_combout  = (!\iic_ctrl|iic_bit_shift|iic_sda_od~q ) # (!\iic_ctrl|iic_bit_shift|iic_sda_oe~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\iic_ctrl|iic_bit_shift|iic_sda_oe~q ),
	.datad(\iic_ctrl|iic_bit_shift|iic_sda_od~q ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|iic_sda~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|iic_sda~1 .lut_mask = 16'h0FFF;
defparam \iic_ctrl|iic_bit_shift|iic_sda~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N18
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector2~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector2~0_combout  = \iic_ctrl|iic_bit_shift|cnt [1] $ (\iic_ctrl|iic_bit_shift|cnt [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\iic_ctrl|iic_bit_shift|cnt [1]),
	.datad(\iic_ctrl|iic_bit_shift|cnt [0]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector2~0 .lut_mask = 16'h0FF0;
defparam \iic_ctrl|iic_bit_shift|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N28
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector18~6 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector18~6_combout  = (\iic_ctrl|iic_bit_shift|Equal0~5_combout  & ((\iic_ctrl|iic_bit_shift|Equal0~3_combout  & ((\iic_ctrl|iic_bit_shift|Selector2~0_combout ))) # (!\iic_ctrl|iic_bit_shift|Equal0~3_combout  & 
// (!\iic_ctrl|iic_bit_shift|iic_clk~q )))) # (!\iic_ctrl|iic_bit_shift|Equal0~5_combout  & (!\iic_ctrl|iic_bit_shift|iic_clk~q ))

	.dataa(\iic_ctrl|iic_bit_shift|Equal0~5_combout ),
	.datab(\iic_ctrl|iic_bit_shift|iic_clk~q ),
	.datac(\iic_ctrl|iic_bit_shift|Equal0~3_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Selector2~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector18~6_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector18~6 .lut_mask = 16'hB313;
defparam \iic_ctrl|iic_bit_shift|Selector18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N0
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector18~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector18~0_combout  = (!\iic_ctrl|iic_bit_shift|cnt [1] & ((\iic_ctrl|iic_bit_shift|state.GEN_STA~q ) # (\iic_ctrl|iic_bit_shift|state.GEN_STOP~q )))

	.dataa(\iic_ctrl|iic_bit_shift|state.GEN_STA~q ),
	.datab(gnd),
	.datac(\iic_ctrl|iic_bit_shift|cnt [1]),
	.datad(\iic_ctrl|iic_bit_shift|state.GEN_STOP~q ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector18~0 .lut_mask = 16'h0F0A;
defparam \iic_ctrl|iic_bit_shift|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N26
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector18~1 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector18~1_combout  = (\iic_ctrl|iic_bit_shift|cnt [0] & (\iic_ctrl|iic_bit_shift|Selector18~0_combout  & \iic_ctrl|iic_bit_shift|state~19_combout ))

	.dataa(\iic_ctrl|iic_bit_shift|cnt [0]),
	.datab(\iic_ctrl|iic_bit_shift|Selector18~0_combout ),
	.datac(gnd),
	.datad(\iic_ctrl|iic_bit_shift|state~19_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector18~1 .lut_mask = 16'h8800;
defparam \iic_ctrl|iic_bit_shift|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N10
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector18~3 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector18~3_combout  = (!\iic_ctrl|iic_bit_shift|iic_clk~q  & ((\iic_ctrl|iic_bit_shift|state.GEN_STOP~q ) # (!\iic_ctrl|iic_bit_shift|state.IDLE~q )))

	.dataa(\iic_ctrl|iic_bit_shift|state.GEN_STOP~q ),
	.datab(\iic_ctrl|iic_bit_shift|state.IDLE~q ),
	.datac(gnd),
	.datad(\iic_ctrl|iic_bit_shift|iic_clk~q ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector18~3_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector18~3 .lut_mask = 16'h00BB;
defparam \iic_ctrl|iic_bit_shift|Selector18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N14
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector18~4 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector18~4_combout  = (\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q ) # (\iic_ctrl|iic_bit_shift|state.GEN_ACK~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q ),
	.datad(\iic_ctrl|iic_bit_shift|state.GEN_ACK~q ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector18~4_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector18~4 .lut_mask = 16'hFFF0;
defparam \iic_ctrl|iic_bit_shift|Selector18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N4
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector18~2 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector18~2_combout  = (!\iic_ctrl|iic_bit_shift|iic_clk~q  & (\iic_ctrl|iic_bit_shift|state.GEN_STA~q  & ((!\iic_ctrl|iic_bit_shift|state~19_combout ) # (!\iic_ctrl|iic_bit_shift|cnt [0]))))

	.dataa(\iic_ctrl|iic_bit_shift|cnt [0]),
	.datab(\iic_ctrl|iic_bit_shift|iic_clk~q ),
	.datac(\iic_ctrl|iic_bit_shift|state.GEN_STA~q ),
	.datad(\iic_ctrl|iic_bit_shift|state~19_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector18~2 .lut_mask = 16'h1030;
defparam \iic_ctrl|iic_bit_shift|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N12
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|iic_clk~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|iic_clk~0_combout  = (\iic_ctrl|iic_bit_shift|state~19_combout  & (\iic_ctrl|iic_bit_shift|cnt [0] $ (((\iic_ctrl|iic_bit_shift|cnt [1]))))) # (!\iic_ctrl|iic_bit_shift|state~19_combout  & (((!\iic_ctrl|iic_bit_shift|iic_clk~q ))))

	.dataa(\iic_ctrl|iic_bit_shift|cnt [0]),
	.datab(\iic_ctrl|iic_bit_shift|iic_clk~q ),
	.datac(\iic_ctrl|iic_bit_shift|cnt [1]),
	.datad(\iic_ctrl|iic_bit_shift|state~19_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|iic_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|iic_clk~0 .lut_mask = 16'h5A33;
defparam \iic_ctrl|iic_bit_shift|iic_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N24
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector18~5 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector18~5_combout  = (\iic_ctrl|iic_bit_shift|Selector18~3_combout ) # ((\iic_ctrl|iic_bit_shift|Selector18~2_combout ) # ((\iic_ctrl|iic_bit_shift|Selector18~4_combout  & \iic_ctrl|iic_bit_shift|iic_clk~0_combout )))

	.dataa(\iic_ctrl|iic_bit_shift|Selector18~3_combout ),
	.datab(\iic_ctrl|iic_bit_shift|Selector18~4_combout ),
	.datac(\iic_ctrl|iic_bit_shift|Selector18~2_combout ),
	.datad(\iic_ctrl|iic_bit_shift|iic_clk~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector18~5_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector18~5 .lut_mask = 16'hFEFA;
defparam \iic_ctrl|iic_bit_shift|Selector18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N16
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector18~7 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector18~7_combout  = (!\iic_ctrl|iic_bit_shift|Selector18~1_combout  & (!\iic_ctrl|iic_bit_shift|Selector18~5_combout  & ((\iic_ctrl|iic_bit_shift|cnt[3]~5_combout ) # (!\iic_ctrl|iic_bit_shift|Selector18~6_combout ))))

	.dataa(\iic_ctrl|iic_bit_shift|cnt[3]~5_combout ),
	.datab(\iic_ctrl|iic_bit_shift|Selector18~6_combout ),
	.datac(\iic_ctrl|iic_bit_shift|Selector18~1_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Selector18~5_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector18~7_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector18~7 .lut_mask = 16'h000B;
defparam \iic_ctrl|iic_bit_shift|Selector18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y20_N17
dffeas \iic_ctrl|iic_bit_shift|iic_clk (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|Selector18~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|iic_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|iic_clk .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|iic_clk .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N22
cycloneive_io_ibuf \wr_req~input (
	.i(wr_req),
	.ibar(gnd),
	.o(\wr_req~input_o ));
// synopsys translate_off
defparam \wr_req~input .bus_hold = "false";
defparam \wr_req~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N15
cycloneive_io_ibuf \rd_req~input (
	.i(rd_req),
	.ibar(gnd),
	.o(\rd_req~input_o ));
// synopsys translate_off
defparam \rd_req~input .bus_hold = "false";
defparam \rd_req~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N22
cycloneive_io_ibuf \wr_addr[0]~input (
	.i(wr_addr[0]),
	.ibar(gnd),
	.o(\wr_addr[0]~input_o ));
// synopsys translate_off
defparam \wr_addr[0]~input .bus_hold = "false";
defparam \wr_addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N8
cycloneive_io_ibuf \wr_addr[1]~input (
	.i(wr_addr[1]),
	.ibar(gnd),
	.o(\wr_addr[1]~input_o ));
// synopsys translate_off
defparam \wr_addr[1]~input .bus_hold = "false";
defparam \wr_addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N8
cycloneive_io_ibuf \wr_addr[2]~input (
	.i(wr_addr[2]),
	.ibar(gnd),
	.o(\wr_addr[2]~input_o ));
// synopsys translate_off
defparam \wr_addr[2]~input .bus_hold = "false";
defparam \wr_addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N22
cycloneive_io_ibuf \wr_addr[3]~input (
	.i(wr_addr[3]),
	.ibar(gnd),
	.o(\wr_addr[3]~input_o ));
// synopsys translate_off
defparam \wr_addr[3]~input .bus_hold = "false";
defparam \wr_addr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N15
cycloneive_io_ibuf \wr_addr[4]~input (
	.i(wr_addr[4]),
	.ibar(gnd),
	.o(\wr_addr[4]~input_o ));
// synopsys translate_off
defparam \wr_addr[4]~input .bus_hold = "false";
defparam \wr_addr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N8
cycloneive_io_ibuf \wr_addr[5]~input (
	.i(wr_addr[5]),
	.ibar(gnd),
	.o(\wr_addr[5]~input_o ));
// synopsys translate_off
defparam \wr_addr[5]~input .bus_hold = "false";
defparam \wr_addr[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cycloneive_io_ibuf \wr_addr[6]~input (
	.i(wr_addr[6]),
	.ibar(gnd),
	.o(\wr_addr[6]~input_o ));
// synopsys translate_off
defparam \wr_addr[6]~input .bus_hold = "false";
defparam \wr_addr[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y24_N8
cycloneive_io_ibuf \wr_addr[7]~input (
	.i(wr_addr[7]),
	.ibar(gnd),
	.o(\wr_addr[7]~input_o ));
// synopsys translate_off
defparam \wr_addr[7]~input .bus_hold = "false";
defparam \wr_addr[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y4_N15
cycloneive_io_ibuf \wr_addr[8]~input (
	.i(wr_addr[8]),
	.ibar(gnd),
	.o(\wr_addr[8]~input_o ));
// synopsys translate_off
defparam \wr_addr[8]~input .bus_hold = "false";
defparam \wr_addr[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y19_N1
cycloneive_io_ibuf \wr_addr[9]~input (
	.i(wr_addr[9]),
	.ibar(gnd),
	.o(\wr_addr[9]~input_o ));
// synopsys translate_off
defparam \wr_addr[9]~input .bus_hold = "false";
defparam \wr_addr[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y24_N15
cycloneive_io_ibuf \rd_addr[0]~input (
	.i(rd_addr[0]),
	.ibar(gnd),
	.o(\rd_addr[0]~input_o ));
// synopsys translate_off
defparam \rd_addr[0]~input .bus_hold = "false";
defparam \rd_addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y24_N15
cycloneive_io_ibuf \rd_addr[1]~input (
	.i(rd_addr[1]),
	.ibar(gnd),
	.o(\rd_addr[1]~input_o ));
// synopsys translate_off
defparam \rd_addr[1]~input .bus_hold = "false";
defparam \rd_addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y24_N15
cycloneive_io_ibuf \rd_addr[2]~input (
	.i(rd_addr[2]),
	.ibar(gnd),
	.o(\rd_addr[2]~input_o ));
// synopsys translate_off
defparam \rd_addr[2]~input .bus_hold = "false";
defparam \rd_addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cycloneive_io_ibuf \rd_addr[3]~input (
	.i(rd_addr[3]),
	.ibar(gnd),
	.o(\rd_addr[3]~input_o ));
// synopsys translate_off
defparam \rd_addr[3]~input .bus_hold = "false";
defparam \rd_addr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N22
cycloneive_io_ibuf \rd_addr[4]~input (
	.i(rd_addr[4]),
	.ibar(gnd),
	.o(\rd_addr[4]~input_o ));
// synopsys translate_off
defparam \rd_addr[4]~input .bus_hold = "false";
defparam \rd_addr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N8
cycloneive_io_ibuf \rd_addr[5]~input (
	.i(rd_addr[5]),
	.ibar(gnd),
	.o(\rd_addr[5]~input_o ));
// synopsys translate_off
defparam \rd_addr[5]~input .bus_hold = "false";
defparam \rd_addr[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N1
cycloneive_io_ibuf \rd_addr[6]~input (
	.i(rd_addr[6]),
	.ibar(gnd),
	.o(\rd_addr[6]~input_o ));
// synopsys translate_off
defparam \rd_addr[6]~input .bus_hold = "false";
defparam \rd_addr[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N1
cycloneive_io_ibuf \rd_addr[7]~input (
	.i(rd_addr[7]),
	.ibar(gnd),
	.o(\rd_addr[7]~input_o ));
// synopsys translate_off
defparam \rd_addr[7]~input .bus_hold = "false";
defparam \rd_addr[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N22
cycloneive_io_ibuf \rd_addr[8]~input (
	.i(rd_addr[8]),
	.ibar(gnd),
	.o(\rd_addr[8]~input_o ));
// synopsys translate_off
defparam \rd_addr[8]~input .bus_hold = "false";
defparam \rd_addr[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneive_io_ibuf \rd_addr[9]~input (
	.i(rd_addr[9]),
	.ibar(gnd),
	.o(\rd_addr[9]~input_o ));
// synopsys translate_off
defparam \rd_addr[9]~input .bus_hold = "false";
defparam \rd_addr[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y24_N22
cycloneive_io_ibuf \iic_sda~input (
	.i(iic_sda),
	.ibar(gnd),
	.o(\iic_sda~input_o ));
// synopsys translate_off
defparam \iic_sda~input .bus_hold = "false";
defparam \iic_sda~input .simulate_z_as = "z";
// synopsys translate_on

assign iic_clk = \iic_clk~output_o ;

assign iic_sda = \iic_sda~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
