<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>MAX32660 SDK Documentation: spimss_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 44px;">
  <td id="projectlogo" style="vertical-align:middle"><img alt="Logo" style="width:144px;height:63px;" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX32660 SDK Documentation
   &#160;<span id="projectnumber">2.7.5.0</span>
   </div>
   <div id="projectbrief">Software Development Kit Overview and API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('spimss__regs_8h_source.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">spimss_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">/* ****************************************************************************</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Copyright (C) 2016 Maxim Integrated Products, Inc., All Rights Reserved.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * Permission is hereby granted, free of charge, to any person obtaining a</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * to deal in the Software without restriction, including without limitation</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * and/or sell copies of the Software, and to permit persons to whom the</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Software is furnished to do so, subject to the following conditions:</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * The above copyright notice and this permission notice shall be included</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * in all copies or substantial portions of the Software.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * IN NO EVENT SHALL MAXIM INTEGRATED BE LIABLE FOR ANY CLAIM, DAMAGES</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * OTHER DEALINGS IN THE SOFTWARE.</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * Except as contained in this notice, the name of Maxim Integrated</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Products, Inc. shall not be used except as stated in the Maxim Integrated</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * Products, Inc. Branding Policy.</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * The mere transfer of this software does not imply any licenses</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * of trade secrets, proprietary technology, copyrights, patents,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * trademarks, maskwork rights, or any other form of intellectual</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * property whatsoever. Maxim Integrated Products, Inc. retains all</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * ownership rights.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *************************************************************************** */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifndef _SPIMSS_REGS_H_</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define _SPIMSS_REGS_H_</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/* **** Includes **** */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160; </div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#if defined (__ICCARM__)</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">  #pragma system_include</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160; </div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#if defined (__CC_ARM)</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">    If types are not defined elsewhere (CMSIS) define them here</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#ifndef __IO</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define __IO volatile</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#ifndef __I</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define __I  volatile const</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#ifndef __O</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define __O  volatile</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#ifndef __R</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define __R  volatile const</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/* **** Definitions **** */</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="structmxc__spimss__regs__t.html">   88</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="keyword">union</span>{</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="structmxc__spimss__regs__t.html#a430440dfdec1a9b351e5823c5161f650">   90</a></span>&#160;    __IO uint16_t <a class="code" href="structmxc__spimss__regs__t.html#a430440dfdec1a9b351e5823c5161f650">data16</a>;               </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="structmxc__spimss__regs__t.html#a9d0c4d3776926c3e94a6a048080fa25a">   91</a></span>&#160;    __IO uint8_t  data8[2];             </div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  };</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    __R  uint16_t rsv_0x2;</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="structmxc__spimss__regs__t.html#a6658393b966fbe3c55681882d6e18092">   94</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__spimss__regs__t.html#a6658393b966fbe3c55681882d6e18092">ctrl</a>;                 </div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="structmxc__spimss__regs__t.html#a1339cf76584079c13dd02caa88e55a7f">   95</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__spimss__regs__t.html#a1339cf76584079c13dd02caa88e55a7f">status</a>;               </div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="structmxc__spimss__regs__t.html#ab13bd73a0219c21705dfde0016a5e968">   96</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__spimss__regs__t.html#ab13bd73a0219c21705dfde0016a5e968">mod</a>;                  </div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    __R  uint32_t rsv_0x10;</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="structmxc__spimss__regs__t.html#a5c5e288ee1c138a3fb2d3c2e0f8c53f6">   98</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__spimss__regs__t.html#a5c5e288ee1c138a3fb2d3c2e0f8c53f6">brg</a>;                  </div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="structmxc__spimss__regs__t.html#a7c176eaa751e1757ba2ecec571080fdb">   99</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__spimss__regs__t.html#a7c176eaa751e1757ba2ecec571080fdb">dma</a>;                  </div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="structmxc__spimss__regs__t.html#ae5478c44edf30a7bfc7c1f22b6d10045">  100</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__spimss__regs__t.html#ae5478c44edf30a7bfc7c1f22b6d10045">i2s_ctrl</a>;             </div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;} <a class="code" href="structmxc__spimss__regs__t.html">mxc_spimss_regs_t</a>;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">/* Register offsets for module SPIMSS */</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group__SPIMSS__Register__Offsets.html#ga01e342fdbee32744abe08e7f3cd58468">  110</a></span>&#160;<span class="preprocessor"> #define MXC_R_SPIMSS_DATA16                ((uint32_t)0x00000000UL) </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group__SPIMSS__Register__Offsets.html#ga936abd508a571eefbe2eb8aaf7220c8d">  111</a></span>&#160;<span class="preprocessor"> #define MXC_R_SPIMSS_DATA8                 ((uint32_t)0x00000000UL) </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group__SPIMSS__Register__Offsets.html#gaace0c90219813063475128a31835a5fe">  112</a></span>&#160;<span class="preprocessor"> #define MXC_R_SPIMSS_CTRL                  ((uint32_t)0x00000004UL) </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group__SPIMSS__Register__Offsets.html#ga8976c04ccb8ff419465abb8029def946">  113</a></span>&#160;<span class="preprocessor"> #define MXC_R_SPIMSS_STATUS                ((uint32_t)0x00000008UL) </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group__SPIMSS__Register__Offsets.html#ga4c649d43ae043dedaa016ee87ac420c1">  114</a></span>&#160;<span class="preprocessor"> #define MXC_R_SPIMSS_MOD                   ((uint32_t)0x0000000CUL) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group__SPIMSS__Register__Offsets.html#ga1c2f27dc647e974af309b022a7910e58">  115</a></span>&#160;<span class="preprocessor"> #define MXC_R_SPIMSS_BRG                   ((uint32_t)0x00000014UL) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group__SPIMSS__Register__Offsets.html#gacdf94397813e0d9519b0d30d8ea4d1a3">  116</a></span>&#160;<span class="preprocessor"> #define MXC_R_SPIMSS_DMA                   ((uint32_t)0x00000018UL) </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__SPIMSS__Register__Offsets.html#ga87e86c889b0012f6502ecc3bcc7e38ec">  117</a></span>&#160;<span class="preprocessor"> #define MXC_R_SPIMSS_I2S_CTRL              ((uint32_t)0x0000001CUL) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group__SPIMSS__DATA16.html#ga9d0c4eaf2122c0539c3dfc7b9d33421b">  126</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_DATA16_DATA_POS                   0 </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group__SPIMSS__DATA16.html#ga315ab8491ba081bcf201b99abe135532">  127</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_DATA16_DATA                       ((uint16_t)(0xFFFFUL &lt;&lt; MXC_F_SPIMSS_DATA16_DATA_POS)) </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group__SPIMSS__DATA8.html#gaae9ad2aca2bf4713c6e0d23a8cbeab0c">  137</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_DATA8_DATA_POS                    0 </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group__SPIMSS__DATA8.html#ga4793a00883be843a0ebfa58755ba96d1">  138</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_DATA8_DATA                        ((uint8_t)(0xFFUL &lt;&lt; MXC_F_SPIMSS_DATA8_DATA_POS)) </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#ga111ddb746244f3ca167cc6f677171d68">  148</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_CTRL_SPIEN_POS                    0 </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#gaf39ad4d62e316cd5cb43cf970c7421a2">  149</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_CTRL_SPIEN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPIMSS_CTRL_SPIEN_POS)) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#ga66c3d8cb21cc3a40e44aa32817fc769a">  150</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_CTRL_SPIEN_DISABLE                ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#ga06e061acc1bcc35f2ab0862e6d0c8d3b">  151</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_CTRL_SPIEN_DISABLE                (MXC_V_SPIMSS_CTRL_SPIEN_DISABLE &lt;&lt; MXC_F_SPIMSS_CTRL_SPIEN_POS) </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#gaf0f3f09eb6220d98219621d4ce932b4f">  152</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_CTRL_SPIEN_ENABLE                 ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#gae932fdf12aa31b4d83de8c034b29b329">  153</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_CTRL_SPIEN_ENABLE                 (MXC_V_SPIMSS_CTRL_SPIEN_ENABLE &lt;&lt; MXC_F_SPIMSS_CTRL_SPIEN_POS) </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#gaf741905d90f2d9042865b876d12da016">  155</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_CTRL_MMEN_POS                     1 </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#ga9094670e552b60549c120da703cd78ff">  156</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_CTRL_MMEN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPIMSS_CTRL_MMEN_POS)) </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#ga2565d68d9b7a253dac62034695a4072c">  157</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_CTRL_MMEN_SLAVE                   ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#ga6a3677636a7359362324fbed2f16ab34">  158</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_CTRL_MMEN_SLAVE                   (MXC_V_SPIMSS_CTRL_MMEN_SLAVE &lt;&lt; MXC_F_SPIMSS_CTRL_MMEN_POS) </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#gafd2da4c27f8c48fa9faf841dc0d5be01">  159</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_CTRL_MMEN_MASTER                  ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#gac22ce36091fb12d11ef61d0340e5dc69">  160</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_CTRL_MMEN_MASTER                  (MXC_V_SPIMSS_CTRL_MMEN_MASTER &lt;&lt; MXC_F_SPIMSS_CTRL_MMEN_POS) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#gadc2cc103ece09f57b6a710b750a336bc">  162</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_CTRL_WOR_POS                      2 </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#gae6024b9be868aa9cb36937f3ef9849b4">  163</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_CTRL_WOR                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPIMSS_CTRL_WOR_POS)) </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#gad86d9afecb8bfdd79dda66913e3a21db">  164</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_CTRL_WOR_DISABLE                  ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#ga4a41576c329b1d93a1e2350d3205d77b">  165</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_CTRL_WOR_DISABLE                  (MXC_V_SPIMSS_CTRL_WOR_DISABLE &lt;&lt; MXC_F_SPIMSS_CTRL_WOR_POS) </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#ga06552bdd1b65da381d60f3e35ff7cdec">  166</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_CTRL_WOR_ENABLE                   ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#ga5f9f88b9772c61c0e87b1a6eabf72e90">  167</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_CTRL_WOR_ENABLE                   (MXC_V_SPIMSS_CTRL_WOR_ENABLE &lt;&lt; MXC_F_SPIMSS_CTRL_WOR_POS) </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#ga0abb02f9a8ee76b96872ca533a680cdc">  169</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_CTRL_CLKPOL_POS                   3 </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#gaee2645f705a63db8e474dfcf1ed738a1">  170</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_CTRL_CLKPOL                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPIMSS_CTRL_CLKPOL_POS)) </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#ga9d01ddd3d0c0281edab1368bbf315373">  171</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_CTRL_CLKPOL_IDLELO                ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#ga74cb296aabb92e77fa5c70ad2f7238a1">  172</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_CTRL_CLKPOL_IDLELO                (MXC_V_SPIMSS_CTRL_CLKPOL_IDLELO &lt;&lt; MXC_F_SPIMSS_CTRL_CLKPOL_POS) </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#gac4da93d5932ff6f7f2ec18800908b994">  173</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_CTRL_CLKPOL_IDLEHI                ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#gafb0f8fb44c1395fa411caf62244498bd">  174</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_CTRL_CLKPOL_IDLEHI                (MXC_V_SPIMSS_CTRL_CLKPOL_IDLEHI &lt;&lt; MXC_F_SPIMSS_CTRL_CLKPOL_POS) </span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#ga8993c5c2a921f84a58e054385cb8df3d">  176</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_CTRL_PHASE_POS                    4 </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#ga30da3da27efc925a5b8f87d03356c8aa">  177</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_CTRL_PHASE                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPIMSS_CTRL_PHASE_POS)) </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#ga9607b41ba1d146f8c57c5f79498f6c2a">  178</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_CTRL_PHASE_ACTIVEEDGE             ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#ga25882220c9f4d7affedb5a53579d053f">  179</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_CTRL_PHASE_ACTIVEEDGE             (MXC_V_SPIMSS_CTRL_PHASE_ACTIVEEDGE &lt;&lt; MXC_F_SPIMSS_CTRL_PHASE_POS) </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#ga3a9ee2cb1f4b5b3d2a6e9ab22383df8c">  180</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_CTRL_PHASE_INACTIVEEDGE           ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#ga766e5507e4c972110b42699e97d9e76b">  181</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_CTRL_PHASE_INACTIVEEDGE           (MXC_V_SPIMSS_CTRL_PHASE_INACTIVEEDGE &lt;&lt; MXC_F_SPIMSS_CTRL_PHASE_POS) </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#ga1c46597da948d2034b7738c907de481b">  183</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_CTRL_BIRQ_POS                     5 </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#ga0e884784a8afcebdc8a1fe491e68a43d">  184</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_CTRL_BIRQ                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPIMSS_CTRL_BIRQ_POS)) </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#gaa6b905183b783bff5cc4394b6d68b125">  185</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_CTRL_BIRQ_DISABLE                 ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#ga99a360222606f41644b667bb3b790592">  186</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_CTRL_BIRQ_DISABLE                 (MXC_V_SPIMSS_CTRL_BIRQ_DISABLE &lt;&lt; MXC_F_SPIMSS_CTRL_BIRQ_POS) </span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#ga753ec28f202ed880ff023c762568d1c6">  187</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_CTRL_BIRQ_ENABLE                  ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#gafb21fe810d2eba229cc96a091a0fc5f8">  188</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_CTRL_BIRQ_ENABLE                  (MXC_V_SPIMSS_CTRL_BIRQ_ENABLE &lt;&lt; MXC_F_SPIMSS_CTRL_BIRQ_POS) </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#gab0e2c15117cfbefd3924b8e1f253bdac">  190</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_CTRL_STR_POS                      6 </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#ga4eb925b359d901138e37af4083270dae">  191</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_CTRL_STR                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPIMSS_CTRL_STR_POS)) </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#ga9c34d7a901d75f28d31fa27abf06be2e">  192</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_CTRL_STR_COMPLETE                 ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#ga23a9cf3ef13d72f5dc0ac31c86e1564a">  193</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_CTRL_STR_COMPLETE                 (MXC_V_SPIMSS_CTRL_STR_COMPLETE &lt;&lt; MXC_F_SPIMSS_CTRL_STR_POS) </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#gac7d57f1631916a2cfc792adca2617434">  194</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_CTRL_STR_START                    ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#ga043e0307610defc54cc97a64fedaa63a">  195</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_CTRL_STR_START                    (MXC_V_SPIMSS_CTRL_STR_START &lt;&lt; MXC_F_SPIMSS_CTRL_STR_POS) </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#gac76d8d2896a813ef2a191fc3692784ee">  197</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_CTRL_IRQE_POS                     7 </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#ga661526bf3eee3dd52993cfa492be2fc2">  198</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_CTRL_IRQE                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPIMSS_CTRL_IRQE_POS)) </span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#gafde68a698850fc23914918900e310631">  199</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_CTRL_IRQE_DISABLE                 ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#ga72f286bc4c793c1b177ba73118e68d74">  200</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_CTRL_IRQE_DISABLE                 (MXC_V_SPIMSS_CTRL_IRQE_DISABLE &lt;&lt; MXC_F_SPIMSS_CTRL_IRQE_POS) </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#gabda57d11fddb219716de33e3fcad8669">  201</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_CTRL_IRQE_ENABLE                  ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group__SPIMSS__CTRL.html#ga47d3db3b0123a1d7f9eea5a81adf7464">  202</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_CTRL_IRQE_ENABLE                  (MXC_V_SPIMSS_CTRL_IRQE_ENABLE &lt;&lt; MXC_F_SPIMSS_CTRL_IRQE_POS) </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#ga96318d7fea0de73841671df6320cc053">  212</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_STATUS_SLAS_POS                   0 </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#ga70f7494e6a1100fb90d4b0fa6e25151d">  213</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_STATUS_SLAS                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPIMSS_STATUS_SLAS_POS)) </span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#ga007fa16682b9fcdcbad020ade000e999">  214</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_STATUS_SLAS_SELECTED              ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#ga6b24744560faf9e5d2fabbd8345cfdcc">  215</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_STATUS_SLAS_SELECTED              (MXC_V_SPIMSS_STATUS_SLAS_SELECTED &lt;&lt; MXC_F_SPIMSS_STATUS_SLAS_POS) </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#ga650d96307ac37c5dfeb39c296dea6d4c">  216</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_STATUS_SLAS_NOTSELECTED           ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#ga6862877d6423035b36293599e82b7e46">  217</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_STATUS_SLAS_NOTSELECTED           (MXC_V_SPIMSS_STATUS_SLAS_NOTSELECTED &lt;&lt; MXC_F_SPIMSS_STATUS_SLAS_POS) </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#gac0dd8b537e6648aadc4fbcb27e104389">  219</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_STATUS_TXST_POS                   1 </span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#gaba41d3932c21c9751ea8f4beb21ef794">  220</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_STATUS_TXST                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPIMSS_STATUS_TXST_POS)) </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#gafc80dffd8a93f1f6cc7311c73462b8a7">  221</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_STATUS_TXST_IDLE                  ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#gadb7b1ff9d11755a7f99278c361fd8338">  222</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_STATUS_TXST_IDLE                  (MXC_V_SPIMSS_STATUS_TXST_IDLE &lt;&lt; MXC_F_SPIMSS_STATUS_TXST_POS) </span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#gadd27c51498798f65f204cf508758dce2">  223</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_STATUS_TXST_BUSY                  ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#ga674fc95808ca58537bce861c37999f4c">  224</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_STATUS_TXST_BUSY                  (MXC_V_SPIMSS_STATUS_TXST_BUSY &lt;&lt; MXC_F_SPIMSS_STATUS_TXST_POS) </span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#gad0c4b29683415cf8b6eb1a5cfa8100ae">  226</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_STATUS_TUND_POS                   2 </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#gad3a4b440ce1fb185f4695edc90d69947">  227</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_STATUS_TUND                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPIMSS_STATUS_TUND_POS)) </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#ga1c8732c15cbf56757fd77ad250f621fd">  228</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_STATUS_TUND_NOEVENT               ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#ga58301b72a536b963e28f3d839ad50709">  229</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_STATUS_TUND_NOEVENT               (MXC_V_SPIMSS_STATUS_TUND_NOEVENT &lt;&lt; MXC_F_SPIMSS_STATUS_TUND_POS) </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#ga090f1424346398b2ed938b20d8f66313">  230</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_STATUS_TUND_OCCURRED              ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#ga797d04b3616476f91eab0815798f2334">  231</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_STATUS_TUND_OCCURRED              (MXC_V_SPIMSS_STATUS_TUND_OCCURRED &lt;&lt; MXC_F_SPIMSS_STATUS_TUND_POS) </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#ga908a4a94668c8389ac28f53d59b3e75b">  233</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_STATUS_ROVR_POS                   3 </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#ga78684ca979e308cc3ca4484fa08804f1">  234</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_STATUS_ROVR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPIMSS_STATUS_ROVR_POS)) </span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#ga13b0a812f513e4f0230e5f5570cdab90">  235</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_STATUS_ROVR_NOEVENT               ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#gaea289b746af41b1e7e3a330d1bfef09c">  236</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_STATUS_ROVR_NOEVENT               (MXC_V_SPIMSS_STATUS_ROVR_NOEVENT &lt;&lt; MXC_F_SPIMSS_STATUS_ROVR_POS) </span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#ga579592c5b585e3bebaa379452b5316b6">  237</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_STATUS_ROVR_OCCURRED              ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#gabb5687b050c461a22a6e479cb3d67506">  238</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_STATUS_ROVR_OCCURRED              (MXC_V_SPIMSS_STATUS_ROVR_OCCURRED &lt;&lt; MXC_F_SPIMSS_STATUS_ROVR_POS) </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#ga277f7f028473bd999732f5da962c3682">  240</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_STATUS_ABT_POS                    4 </span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#gad3aa89b8dd3e0690f23ea8b90a6140de">  241</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_STATUS_ABT                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPIMSS_STATUS_ABT_POS)) </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#ga6a07b14674d829ab6b857f4c000a7127">  242</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_STATUS_ABT_NOEVENT                ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#gad79cce48f352ccba88fcbaee018f797c">  243</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_STATUS_ABT_NOEVENT                (MXC_V_SPIMSS_STATUS_ABT_NOEVENT &lt;&lt; MXC_F_SPIMSS_STATUS_ABT_POS) </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#gac1cf93b7cf56a59da632b31e995b69c4">  244</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_STATUS_ABT_OCCURRED               ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#gab7cf16244d7dc3a255388e726b34605a">  245</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_STATUS_ABT_OCCURRED               (MXC_V_SPIMSS_STATUS_ABT_OCCURRED &lt;&lt; MXC_F_SPIMSS_STATUS_ABT_POS) </span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#ga9007145144d8e750047713dd7409ae32">  247</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_STATUS_COL_POS                    5 </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#ga7eed833168bceae122d512d2421eb3aa">  248</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_STATUS_COL                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPIMSS_STATUS_COL_POS)) </span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#gaa87cb94c9a38eb597817b5aea0f79446">  249</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_STATUS_COL_NOEVENT                ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#gaf2e0e0190a3d100077970444181e2e09">  250</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_STATUS_COL_NOEVENT                (MXC_V_SPIMSS_STATUS_COL_NOEVENT &lt;&lt; MXC_F_SPIMSS_STATUS_COL_POS) </span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#ga1745da4d847b0d2305394efc9b12cea4">  251</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_STATUS_COL_OCCURRED               ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#gaa53318ec5ee49f21d4213a43d910fbfa">  252</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_STATUS_COL_OCCURRED               (MXC_V_SPIMSS_STATUS_COL_OCCURRED &lt;&lt; MXC_F_SPIMSS_STATUS_COL_POS) </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#ga2ef08d7cd4fb8943d95d142258b07cf2">  254</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_STATUS_TOVR_POS                   6 </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#ga7c5226751dbc08ae4e52da12c84f726e">  255</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_STATUS_TOVR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPIMSS_STATUS_TOVR_POS)) </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#gaae67746eb730b6de3ea0da9a33678dd6">  256</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_STATUS_TOVR_NOEVENT               ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#gadbcae5959ca4eeff7d876e88069e9849">  257</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_STATUS_TOVR_NOEVENT               (MXC_V_SPIMSS_STATUS_TOVR_NOEVENT &lt;&lt; MXC_F_SPIMSS_STATUS_TOVR_POS) </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#ga01ee0ec224cbdadc97f421a50b720e1c">  258</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_STATUS_TOVR_OCCURRED              ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#ga6f5f463c37090c6b0cc7a5a504c1b359">  259</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_STATUS_TOVR_OCCURRED              (MXC_V_SPIMSS_STATUS_TOVR_OCCURRED &lt;&lt; MXC_F_SPIMSS_STATUS_TOVR_POS) </span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#ga899e572789d81c881360b2924b8d65cb">  261</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_STATUS_IRQ_POS                    7 </span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#ga7f81ffe88e4c4b39be2932e71e3bdcce">  262</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_STATUS_IRQ                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPIMSS_STATUS_IRQ_POS)) </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#ga7f86cb8c2527f1eb843389ec0ee53510">  263</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_STATUS_IRQ_INACTIVE               ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#ga88079227161cd909be164f1f8e20ddae">  264</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_STATUS_IRQ_INACTIVE               (MXC_V_SPIMSS_STATUS_IRQ_INACTIVE &lt;&lt; MXC_F_SPIMSS_STATUS_IRQ_POS) </span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#gad9aaf2efc33a79aac44f45571b902164">  265</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_STATUS_IRQ_PENDING                ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group__SPIMSS__STATUS.html#ga9f6736d8bcdf546d8c622a16dec45310">  266</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_STATUS_IRQ_PENDING                (MXC_V_SPIMSS_STATUS_IRQ_PENDING &lt;&lt; MXC_F_SPIMSS_STATUS_IRQ_POS) </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#gaa3a91457b4a28347968f1859e7814eaa">  276</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_MOD_SSV_POS                       0 </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga9423da1d9c34c532fdd8d44ffa154337">  277</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_MOD_SSV                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPIMSS_MOD_SSV_POS)) </span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#gaebcdf5e1c037cca4877496a026e96fa4">  278</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_MOD_SSV_LO                        ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga74239bd9c3b5057fb4b9ab6cfe4da9c3">  279</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_MOD_SSV_LO                        (MXC_V_SPIMSS_MOD_SSV_LO &lt;&lt; MXC_F_SPIMSS_MOD_SSV_POS) </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga4ec9c4bcf57efb8a4d7f04ff8b5933f9">  280</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_MOD_SSV_HI                        ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#gac5b31125b31dc847963fc09082ddcfa3">  281</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_MOD_SSV_HI                        (MXC_V_SPIMSS_MOD_SSV_HI &lt;&lt; MXC_F_SPIMSS_MOD_SSV_POS) </span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga8faea53a07123f7c112149fc641a0e65">  283</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_MOD_SSIO_POS                      1 </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#gaeaf80340d84ab15d25c58a080427ac2a">  284</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_MOD_SSIO                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPIMSS_MOD_SSIO_POS)) </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga291e757d37bd330a4f5029dbab1463f3">  285</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_MOD_SSIO_INPUT                    ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#gab263dc9f2f8cc243b43486590a417423">  286</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_MOD_SSIO_INPUT                    (MXC_V_SPIMSS_MOD_SSIO_INPUT &lt;&lt; MXC_F_SPIMSS_MOD_SSIO_POS) </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga5a51405f783daebf093f35747c60f97a">  287</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_MOD_SSIO_OUTPUT                   ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga0e5a72669a48ff343dcff1f37fa1cb7a">  288</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_MOD_SSIO_OUTPUT                   (MXC_V_SPIMSS_MOD_SSIO_OUTPUT &lt;&lt; MXC_F_SPIMSS_MOD_SSIO_POS) </span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#gacd4be8608394cb3941162e74608b6b56">  290</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_MOD_NUMBITS_POS                   2 </span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga2d5022e60d668f9425e4e5aec088ea19">  291</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_MOD_NUMBITS                       ((uint32_t)(0xFUL &lt;&lt; MXC_F_SPIMSS_MOD_NUMBITS_POS)) </span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga439971706aaea858191f96e14e84f3df">  292</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_MOD_NUMBITS_BITS16                ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga972448ea64847bb8901c75f4830ef424">  293</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_MOD_NUMBITS_BITS16                (MXC_V_SPIMSS_MOD_NUMBITS_BITS16 &lt;&lt; MXC_F_SPIMSS_MOD_NUMBITS_POS) </span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga395c9c6ac22cc7b2b47ff973bfeca8c1">  294</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_MOD_NUMBITS_BITS1                 ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#gab6851a045a5b394427a48916f4152d4f">  295</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_MOD_NUMBITS_BITS1                 (MXC_V_SPIMSS_MOD_NUMBITS_BITS1 &lt;&lt; MXC_F_SPIMSS_MOD_NUMBITS_POS) </span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga3e12485d6e15080177b388af1512e0ed">  296</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_MOD_NUMBITS_BITS2                 ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#gaf08840418e15459e4863bc2fa9a9405e">  297</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_MOD_NUMBITS_BITS2                 (MXC_V_SPIMSS_MOD_NUMBITS_BITS2 &lt;&lt; MXC_F_SPIMSS_MOD_NUMBITS_POS) </span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga9dc4cad16ff3ab7e659820c7c4f2df6b">  298</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_MOD_NUMBITS_BITS3                 ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga8073255a92189120639c7c6f67f89dd0">  299</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_MOD_NUMBITS_BITS3                 (MXC_V_SPIMSS_MOD_NUMBITS_BITS3 &lt;&lt; MXC_F_SPIMSS_MOD_NUMBITS_POS) </span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga5e33497903ca1a8175db233bc759870a">  300</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_MOD_NUMBITS_BITS4                 ((uint32_t)0x4UL) </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga32cb4c717680ecd97ac7b08bb400dea8">  301</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_MOD_NUMBITS_BITS4                 (MXC_V_SPIMSS_MOD_NUMBITS_BITS4 &lt;&lt; MXC_F_SPIMSS_MOD_NUMBITS_POS) </span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga222b69a21730f1344add213014e98906">  302</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_MOD_NUMBITS_BITS5                 ((uint32_t)0x5UL) </span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga1d9ef24445b51aaa30f7b092a8fcd995">  303</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_MOD_NUMBITS_BITS5                 (MXC_V_SPIMSS_MOD_NUMBITS_BITS5 &lt;&lt; MXC_F_SPIMSS_MOD_NUMBITS_POS) </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga7d42159fd742c5387d02ddf226e01ac3">  304</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_MOD_NUMBITS_BITS6                 ((uint32_t)0x6UL) </span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#gaf601ffcc2dc21d1d16feb7568d7c440c">  305</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_MOD_NUMBITS_BITS6                 (MXC_V_SPIMSS_MOD_NUMBITS_BITS6 &lt;&lt; MXC_F_SPIMSS_MOD_NUMBITS_POS) </span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga552dba4fccf600200897c7bc070bf50f">  306</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_MOD_NUMBITS_BITS7                 ((uint32_t)0x7UL) </span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga714bd583eca035e01303a39ca94d30da">  307</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_MOD_NUMBITS_BITS7                 (MXC_V_SPIMSS_MOD_NUMBITS_BITS7 &lt;&lt; MXC_F_SPIMSS_MOD_NUMBITS_POS) </span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga833aaaa48bf2df353ec10534a3b6874a">  308</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_MOD_NUMBITS_BITS8                 ((uint32_t)0x8UL) </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#gaedef32b9f50996e82fb406fd458809e2">  309</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_MOD_NUMBITS_BITS8                 (MXC_V_SPIMSS_MOD_NUMBITS_BITS8 &lt;&lt; MXC_F_SPIMSS_MOD_NUMBITS_POS) </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga74d24bc895a91071c11102f9900bea41">  310</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_MOD_NUMBITS_BITS9                 ((uint32_t)0x9UL) </span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga4932a92e00c3969cc83d3a43b7c4c9e0">  311</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_MOD_NUMBITS_BITS9                 (MXC_V_SPIMSS_MOD_NUMBITS_BITS9 &lt;&lt; MXC_F_SPIMSS_MOD_NUMBITS_POS) </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga40596949edb565a63895835296e4f8e2">  312</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_MOD_NUMBITS_BITS10                ((uint32_t)0xAUL) </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga57b44b6bfe2a291260e0b3dcbd786977">  313</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_MOD_NUMBITS_BITS10                (MXC_V_SPIMSS_MOD_NUMBITS_BITS10 &lt;&lt; MXC_F_SPIMSS_MOD_NUMBITS_POS) </span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga748d1954334bf575205b632e3b28a2a5">  314</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_MOD_NUMBITS_BITS11                ((uint32_t)0xBUL) </span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga32744ab29e396d8227a740c0c9f873f7">  315</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_MOD_NUMBITS_BITS11                (MXC_V_SPIMSS_MOD_NUMBITS_BITS11 &lt;&lt; MXC_F_SPIMSS_MOD_NUMBITS_POS) </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#gabd867f4d8b1a07efe2b555328178b558">  316</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_MOD_NUMBITS_BITS12                ((uint32_t)0xCUL) </span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga3069e237fb8183226705a50430776c58">  317</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_MOD_NUMBITS_BITS12                (MXC_V_SPIMSS_MOD_NUMBITS_BITS12 &lt;&lt; MXC_F_SPIMSS_MOD_NUMBITS_POS) </span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#gac8c617d52670d285fb6642554d993942">  318</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_MOD_NUMBITS_BITS13                ((uint32_t)0xDUL) </span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#gaae7bab2cf9abff1e2b008f4dae6b9b1c">  319</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_MOD_NUMBITS_BITS13                (MXC_V_SPIMSS_MOD_NUMBITS_BITS13 &lt;&lt; MXC_F_SPIMSS_MOD_NUMBITS_POS) </span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga2449bd9e34e80066d354c1e2e898a0cf">  320</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_MOD_NUMBITS_BITS14                ((uint32_t)0xEUL) </span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga13205c33b412c3b7e57b30971e5b881d">  321</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_MOD_NUMBITS_BITS14                (MXC_V_SPIMSS_MOD_NUMBITS_BITS14 &lt;&lt; MXC_F_SPIMSS_MOD_NUMBITS_POS) </span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga4b086d0688515e0cd469085f8058e1e4">  322</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_MOD_NUMBITS_BITS15                ((uint32_t)0xFUL) </span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#gacb123c9075585c57096248b692975af8">  323</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_MOD_NUMBITS_BITS15                (MXC_V_SPIMSS_MOD_NUMBITS_BITS15 &lt;&lt; MXC_F_SPIMSS_MOD_NUMBITS_POS) </span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga8f620071fd0f0b09a9fff462153fc3b1">  325</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_MOD_TX_LJ_POS                     7 </span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga1d64bd82ce6327c0423e2259eab91eca">  326</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_MOD_TX_LJ                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPIMSS_MOD_TX_LJ_POS)) </span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#gae21371fe9668a36d198df6b566bda069">  327</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_MOD_TX_LJ_DISABLE                 ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga3a39e911b7bd560243660c636cfb6b44">  328</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_MOD_TX_LJ_DISABLE                 (MXC_V_SPIMSS_MOD_TX_LJ_DISABLE &lt;&lt; MXC_F_SPIMSS_MOD_TX_LJ_POS) </span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga4b2e4794fc8fa8e63b640dfe6d71d4af">  329</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_MOD_TX_LJ_ENABLE                  ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#gaca8fdedc909edcc36bbc6e981a05a9d6">  330</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_MOD_TX_LJ_ENABLE                  (MXC_V_SPIMSS_MOD_TX_LJ_ENABLE &lt;&lt; MXC_F_SPIMSS_MOD_TX_LJ_POS) </span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga9ba2bcdab86b21e4116e616bbd15950c">  332</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_MOD_SSL1_POS                      8 </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga997807bc98de1d5db07c3c681b893a4e">  333</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_MOD_SSL1                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPIMSS_MOD_SSL1_POS)) </span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga42aa0a4a30c0db252bdb9ed826255475">  334</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_MOD_SSL1_HI                       ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga350f160305ffe3ad2fc1069cf66ebf39">  335</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_MOD_SSL1_HI                       (MXC_V_SPIMSS_MOD_SSL1_HI &lt;&lt; MXC_F_SPIMSS_MOD_SSL1_POS) </span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga2c38f3691eec42723d493c5589fb802c">  336</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_MOD_SSL1_LO                       ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga9de34a0c323b92cf08b75de36aa111fb">  337</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_MOD_SSL1_LO                       (MXC_V_SPIMSS_MOD_SSL1_LO &lt;&lt; MXC_F_SPIMSS_MOD_SSL1_POS) </span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga2d80cd0b953c258da72a22ff1d6be08c">  339</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_MOD_SSL2_POS                      9 </span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga47e60ce3db06eaa099868771d069b27d">  340</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_MOD_SSL2                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPIMSS_MOD_SSL2_POS)) </span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#gad59859227bf3736b5b893289b184db56">  341</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_MOD_SSL2_HI                       ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga66959ce38921baaf41dd7e4362682401">  342</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_MOD_SSL2_HI                       (MXC_V_SPIMSS_MOD_SSL2_HI &lt;&lt; MXC_F_SPIMSS_MOD_SSL2_POS) </span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#gae2cc4d5977f1198eb92812b5e6665cc3">  343</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_MOD_SSL2_LO                       ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga79505e3ce9ce19d3d65174889cc908d3">  344</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_MOD_SSL2_LO                       (MXC_V_SPIMSS_MOD_SSL2_LO &lt;&lt; MXC_F_SPIMSS_MOD_SSL2_POS) </span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga1cfd2a95437412c2c10c7e3d83d2d105">  346</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_MOD_SSL3_POS                      10 </span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#gaad650b12e781ad0fa93e9e7f7b1372e9">  347</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_MOD_SSL3                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPIMSS_MOD_SSL3_POS)) </span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga2930106cdde1809833bf35034a3f5c50">  348</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_MOD_SSL3_HI                       ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#gabece80051c949a26e9c37607503b8199">  349</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_MOD_SSL3_HI                       (MXC_V_SPIMSS_MOD_SSL3_HI &lt;&lt; MXC_F_SPIMSS_MOD_SSL3_POS) </span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga07978c2f7efb9dbc8090e8acaf0d5b7f">  350</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_MOD_SSL3_LO                       ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group__SPIMSS__MOD.html#ga3eaa50058702773ce2d0b9e67ee9a6d1">  351</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_MOD_SSL3_LO                       (MXC_V_SPIMSS_MOD_SSL3_LO &lt;&lt; MXC_F_SPIMSS_MOD_SSL3_POS) </span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group__SPIMSS__BRG.html#ga59ebc8ab60322678956cc07b6fddf774">  364</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_BRG_BRG_POS                       0 </span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group__SPIMSS__BRG.html#gac23fc4db988be6daa25282b1b8b90998">  365</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_BRG_BRG                           ((uint32_t)(0xFFFFUL &lt;&lt; MXC_F_SPIMSS_BRG_BRG_POS)) </span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#gade362b8222d0a48060a9b573408372cd">  375</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_DMA_TX_FIFO_LEVEL_POS             0 </span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#ga02d1328ffa76ce6a9a1d3193fd5ac452">  376</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_DMA_TX_FIFO_LEVEL                 ((uint32_t)(0x7UL &lt;&lt; MXC_F_SPIMSS_DMA_TX_FIFO_LEVEL_POS)) </span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#ga8bbb1e6a0a705cb3f06dddd4859af30d">  377</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_DMA_TX_FIFO_LEVEL_ENTRY1          ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#gaaf0ac7dde5dbb916abcb9d9bf8aaa509">  378</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_DMA_TX_FIFO_LEVEL_ENTRY1          (MXC_V_SPIMSS_DMA_TX_FIFO_LEVEL_ENTRY1 &lt;&lt; MXC_F_SPIMSS_DMA_TX_FIFO_LEVEL_POS) </span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#gafaffc5353a6079fbeb0806e8155e853f">  379</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_DMA_TX_FIFO_LEVEL_ENTRIES2        ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#gad3d0aa5a155e83cda86c5cb7280b95a7">  380</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_DMA_TX_FIFO_LEVEL_ENTRIES2        (MXC_V_SPIMSS_DMA_TX_FIFO_LEVEL_ENTRIES2 &lt;&lt; MXC_F_SPIMSS_DMA_TX_FIFO_LEVEL_POS) </span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#ga36bb0dd40fbeb21ead488ab5f8717c87">  381</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_DMA_TX_FIFO_LEVEL_ENTRIES3        ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#ga495d31557531d6b35c7a2c2e370e33d4">  382</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_DMA_TX_FIFO_LEVEL_ENTRIES3        (MXC_V_SPIMSS_DMA_TX_FIFO_LEVEL_ENTRIES3 &lt;&lt; MXC_F_SPIMSS_DMA_TX_FIFO_LEVEL_POS) </span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#ga57cab562b9c2b5fa9cb603929af3c342">  383</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_DMA_TX_FIFO_LEVEL_ENTRIES4        ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#ga4c1e25ff9cc57bd0664e1d0cbd7fd733">  384</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_DMA_TX_FIFO_LEVEL_ENTRIES4        (MXC_V_SPIMSS_DMA_TX_FIFO_LEVEL_ENTRIES4 &lt;&lt; MXC_F_SPIMSS_DMA_TX_FIFO_LEVEL_POS) </span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#gaafe578aeda6db2c6458a82923fda3ee0">  385</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_DMA_TX_FIFO_LEVEL_ENTRIES5        ((uint32_t)0x4UL) </span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#gaa7c0b2dc818f4a14d13c59179897d4fd">  386</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_DMA_TX_FIFO_LEVEL_ENTRIES5        (MXC_V_SPIMSS_DMA_TX_FIFO_LEVEL_ENTRIES5 &lt;&lt; MXC_F_SPIMSS_DMA_TX_FIFO_LEVEL_POS) </span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#gafe8606499a63bdcb8567c0d35c4ed584">  387</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_DMA_TX_FIFO_LEVEL_ENTRIES6        ((uint32_t)0x5UL) </span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#ga985fd9d6eea98a0f965da0739af89bd8">  388</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_DMA_TX_FIFO_LEVEL_ENTRIES6        (MXC_V_SPIMSS_DMA_TX_FIFO_LEVEL_ENTRIES6 &lt;&lt; MXC_F_SPIMSS_DMA_TX_FIFO_LEVEL_POS) </span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#ga19231427ce3cb492dff71d71d83464b7">  389</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_DMA_TX_FIFO_LEVEL_ENTRIES7        ((uint32_t)0x6UL) </span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#ga74a7deea81f76cd9138481571f141d4d">  390</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_DMA_TX_FIFO_LEVEL_ENTRIES7        (MXC_V_SPIMSS_DMA_TX_FIFO_LEVEL_ENTRIES7 &lt;&lt; MXC_F_SPIMSS_DMA_TX_FIFO_LEVEL_POS) </span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#ga48c775073ba00a43d1b80bd6b3d2d08b">  391</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_DMA_TX_FIFO_LEVEL_ENTRIES8        ((uint32_t)0x7UL) </span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#ga469bdf2cceb5ab4af73d1052d1ee7a33">  392</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_DMA_TX_FIFO_LEVEL_ENTRIES8        (MXC_V_SPIMSS_DMA_TX_FIFO_LEVEL_ENTRIES8 &lt;&lt; MXC_F_SPIMSS_DMA_TX_FIFO_LEVEL_POS) </span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#ga1732e998a1864b2713c3c5b70f796419">  394</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_DMA_TX_FIFO_CLEAR_POS             4 </span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#gac0078ac792240a71d1d98d1784e6963d">  395</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_DMA_TX_FIFO_CLEAR                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPIMSS_DMA_TX_FIFO_CLEAR_POS)) </span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#ga02d06e21067ca7663502987cdfbb32ee">  396</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_DMA_TX_FIFO_CLEAR_COMPLETE        ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#gae3dc178b8f98c4597f11a822a924161c">  397</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_DMA_TX_FIFO_CLEAR_COMPLETE        (MXC_V_SPIMSS_DMA_TX_FIFO_CLEAR_COMPLETE &lt;&lt; MXC_F_SPIMSS_DMA_TX_FIFO_CLEAR_POS) </span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#ga4d5a4c72915fac1d3737459109c5d3f8">  398</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_DMA_TX_FIFO_CLEAR_START           ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#gad5e67ab19dc11a37c221b69868413fde">  399</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_DMA_TX_FIFO_CLEAR_START           (MXC_V_SPIMSS_DMA_TX_FIFO_CLEAR_START &lt;&lt; MXC_F_SPIMSS_DMA_TX_FIFO_CLEAR_POS) </span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#ga2b2489d6a7c6575735739a5c99eb2dd9">  401</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_DMA_TX_FIFO_CNT_POS               8 </span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#ga8d12e80cf55028099427e19e20831e36">  402</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_DMA_TX_FIFO_CNT                   ((uint32_t)(0xFUL &lt;&lt; MXC_F_SPIMSS_DMA_TX_FIFO_CNT_POS)) </span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#ga8c68b8111247235bf8afb880af43ac0f">  404</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_DMA_TX_DMA_EN_POS                 15 </span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#ga08d97aa06b214b2e17297f953d76e704">  405</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_DMA_TX_DMA_EN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPIMSS_DMA_TX_DMA_EN_POS)) </span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#gae2d865a81af3239399f4ca468dda06c0">  406</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_DMA_TX_DMA_EN_DISABLE             ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#ga050262fc1400bd092c10c6547ae914b7">  407</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_DMA_TX_DMA_EN_DISABLE             (MXC_V_SPIMSS_DMA_TX_DMA_EN_DISABLE &lt;&lt; MXC_F_SPIMSS_DMA_TX_DMA_EN_POS) </span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#ga5e640bff508ce43879af7128d20cf765">  408</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_DMA_TX_DMA_EN_ENABLE              ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#ga998559d296b83e20166bf39e3637beec">  409</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_DMA_TX_DMA_EN_ENABLE              (MXC_V_SPIMSS_DMA_TX_DMA_EN_ENABLE &lt;&lt; MXC_F_SPIMSS_DMA_TX_DMA_EN_POS) </span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#ga23c6ce0d459e278661f661188346fd14">  411</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_DMA_RX_FIFO_LEVEL_POS             16 </span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#ga438c0a6e78878b285daff8e2d92e9ab4">  412</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_DMA_RX_FIFO_LEVEL                 ((uint32_t)(0x7UL &lt;&lt; MXC_F_SPIMSS_DMA_RX_FIFO_LEVEL_POS)) </span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#gab8f08a7fcd96c2ec1520c59f51421843">  413</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_DMA_RX_FIFO_LEVEL_ENTRY1          ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#gab1a1c4f2c0883133616f47d75075a031">  414</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_DMA_RX_FIFO_LEVEL_ENTRY1          (MXC_V_SPIMSS_DMA_RX_FIFO_LEVEL_ENTRY1 &lt;&lt; MXC_F_SPIMSS_DMA_RX_FIFO_LEVEL_POS) </span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#ga0e58e97f1d1210aa3ba7321069dac50f">  415</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_DMA_RX_FIFO_LEVEL_ENTRIES2        ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#gab6ceb3ac25b85be835175c2f2afb9e15">  416</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_DMA_RX_FIFO_LEVEL_ENTRIES2        (MXC_V_SPIMSS_DMA_RX_FIFO_LEVEL_ENTRIES2 &lt;&lt; MXC_F_SPIMSS_DMA_RX_FIFO_LEVEL_POS) </span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#ga5f0362921b1957b9441c50696b62f4a8">  417</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_DMA_RX_FIFO_LEVEL_ENTRIES3        ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#gac64b2454318cfa01e301cbf822bd41f9">  418</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_DMA_RX_FIFO_LEVEL_ENTRIES3        (MXC_V_SPIMSS_DMA_RX_FIFO_LEVEL_ENTRIES3 &lt;&lt; MXC_F_SPIMSS_DMA_RX_FIFO_LEVEL_POS) </span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#ga397647d8496f49f8a38d7ce174a8642d">  419</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_DMA_RX_FIFO_LEVEL_ENTRIES4        ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#ga6b21287496665b8cdc8fe7a10a98e030">  420</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_DMA_RX_FIFO_LEVEL_ENTRIES4        (MXC_V_SPIMSS_DMA_RX_FIFO_LEVEL_ENTRIES4 &lt;&lt; MXC_F_SPIMSS_DMA_RX_FIFO_LEVEL_POS) </span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#gadf678c85b3d4493488ffd1cdf36cf30a">  421</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_DMA_RX_FIFO_LEVEL_ENTRIES5        ((uint32_t)0x4UL) </span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#ga8b2d72c74d12d004fb9b156d7ed1acd5">  422</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_DMA_RX_FIFO_LEVEL_ENTRIES5        (MXC_V_SPIMSS_DMA_RX_FIFO_LEVEL_ENTRIES5 &lt;&lt; MXC_F_SPIMSS_DMA_RX_FIFO_LEVEL_POS) </span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#ga35f9a5f8a7cd54519243a4cf3a7f0503">  423</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_DMA_RX_FIFO_LEVEL_ENTRIES6        ((uint32_t)0x5UL) </span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#gacf99c98b3ab8f46c4b02490eac08ecd6">  424</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_DMA_RX_FIFO_LEVEL_ENTRIES6        (MXC_V_SPIMSS_DMA_RX_FIFO_LEVEL_ENTRIES6 &lt;&lt; MXC_F_SPIMSS_DMA_RX_FIFO_LEVEL_POS) </span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#gacbdc15bb7d46530f5177f655835db984">  425</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_DMA_RX_FIFO_LEVEL_ENTRIES7        ((uint32_t)0x6UL) </span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#gaaadb014559722479bc923a48d8ad7154">  426</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_DMA_RX_FIFO_LEVEL_ENTRIES7        (MXC_V_SPIMSS_DMA_RX_FIFO_LEVEL_ENTRIES7 &lt;&lt; MXC_F_SPIMSS_DMA_RX_FIFO_LEVEL_POS) </span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#ga568767d3d1489f01b498bc843d5522fd">  427</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_DMA_RX_FIFO_LEVEL_ENTRIES8        ((uint32_t)0x7UL) </span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#ga74831b4dce2e9e47814a640f2ed392fa">  428</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_DMA_RX_FIFO_LEVEL_ENTRIES8        (MXC_V_SPIMSS_DMA_RX_FIFO_LEVEL_ENTRIES8 &lt;&lt; MXC_F_SPIMSS_DMA_RX_FIFO_LEVEL_POS) </span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#gaed401aaef0ad06bf54e854c919f6ca90">  430</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_DMA_RX_FIFO_CLEAR_POS             20 </span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#ga3ff1c38e5cdbadbc212c4088507f1d6e">  431</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_DMA_RX_FIFO_CLEAR                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPIMSS_DMA_RX_FIFO_CLEAR_POS)) </span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#ga7cbe48ae95294e24c0d18a3116e46b55">  432</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_DMA_RX_FIFO_CLEAR_COMPLETE        ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#ga600dc2917fecfe1b5c323145bc46f885">  433</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_DMA_RX_FIFO_CLEAR_COMPLETE        (MXC_V_SPIMSS_DMA_RX_FIFO_CLEAR_COMPLETE &lt;&lt; MXC_F_SPIMSS_DMA_RX_FIFO_CLEAR_POS) </span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#ga2587a6f209288f95b4d094ca4a141816">  434</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_DMA_RX_FIFO_CLEAR_START           ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#ga1db5337cdd3530b2f93c115401c44d33">  435</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_DMA_RX_FIFO_CLEAR_START           (MXC_V_SPIMSS_DMA_RX_FIFO_CLEAR_START &lt;&lt; MXC_F_SPIMSS_DMA_RX_FIFO_CLEAR_POS) </span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#ga834991d60cc246fb8dbeda1e2d98fcc0">  437</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_DMA_RX_FIFO_CNT_POS               24 </span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#ga6177a0ff8526aef2f15815315842be44">  438</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_DMA_RX_FIFO_CNT                   ((uint32_t)(0xFUL &lt;&lt; MXC_F_SPIMSS_DMA_RX_FIFO_CNT_POS)) </span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#gadaa99eed0870a29a3a9b168ff500fbf7">  440</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_DMA_RX_DMA_EN_POS                 31 </span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#ga7853b40aefb358e74653645a014bbba2">  441</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_DMA_RX_DMA_EN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPIMSS_DMA_RX_DMA_EN_POS)) </span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#gafc5c8e95db265139fd7712f00345d981">  442</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_DMA_RX_DMA_EN_DISABLE             ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#ga3d52930ce3c087de1b2ef16fe2987355">  443</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_DMA_RX_DMA_EN_DISABLE             (MXC_V_SPIMSS_DMA_RX_DMA_EN_DISABLE &lt;&lt; MXC_F_SPIMSS_DMA_RX_DMA_EN_POS) </span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#ga98f34f604b8620fca0b1dffef8ac3090">  444</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_DMA_RX_DMA_EN_ENABLE              ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group__SPIMSS__DMA.html#gaa627dd924fc7eda8952bbfa9f2179e1b">  445</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_DMA_RX_DMA_EN_ENABLE              (MXC_V_SPIMSS_DMA_RX_DMA_EN_ENABLE &lt;&lt; MXC_F_SPIMSS_DMA_RX_DMA_EN_POS) </span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group__SPIMSS__I2S__CTRL.html#ga7ddb052e578d957ca5cc4e026d2e15b4">  455</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_I2S_CTRL_I2S_EN_POS               0 </span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group__SPIMSS__I2S__CTRL.html#gaa2a51475738b0cf0c50607983678e165">  456</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_I2S_CTRL_I2S_EN                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPIMSS_I2S_CTRL_I2S_EN_POS)) </span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group__SPIMSS__I2S__CTRL.html#gac059fefd40ee3eb5224e9f859bc8b17c">  457</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_I2S_CTRL_I2S_EN_DISABLE           ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group__SPIMSS__I2S__CTRL.html#ga4e5d224824d08ec80605eca81329d66b">  458</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_I2S_CTRL_I2S_EN_DISABLE           (MXC_V_SPIMSS_I2S_CTRL_I2S_EN_DISABLE &lt;&lt; MXC_F_SPIMSS_I2S_CTRL_I2S_EN_POS) </span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group__SPIMSS__I2S__CTRL.html#ga0a35283a2cb844c73ba861eca45bb7d6">  459</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_I2S_CTRL_I2S_EN_ENABLE            ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group__SPIMSS__I2S__CTRL.html#ga138afcd780c5a731a4b280ea1c94ec45">  460</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_I2S_CTRL_I2S_EN_ENABLE            (MXC_V_SPIMSS_I2S_CTRL_I2S_EN_ENABLE &lt;&lt; MXC_F_SPIMSS_I2S_CTRL_I2S_EN_POS) </span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group__SPIMSS__I2S__CTRL.html#gafafbd8da5553812c4647389bf8d2b119">  462</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_I2S_CTRL_I2S_MUTE_POS             1 </span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group__SPIMSS__I2S__CTRL.html#ga06f33f09d02512f0145000ddbeaab8f3">  463</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_I2S_CTRL_I2S_MUTE                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPIMSS_I2S_CTRL_I2S_MUTE_POS)) </span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group__SPIMSS__I2S__CTRL.html#ga36ba00b9c8128d33396a9b6dd8c09d39">  464</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_I2S_CTRL_I2S_MUTE_NORMAL          ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group__SPIMSS__I2S__CTRL.html#ga75d671d9aa79da45323b5e5bad09fb97">  465</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_I2S_CTRL_I2S_MUTE_NORMAL          (MXC_V_SPIMSS_I2S_CTRL_I2S_MUTE_NORMAL &lt;&lt; MXC_F_SPIMSS_I2S_CTRL_I2S_MUTE_POS) </span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group__SPIMSS__I2S__CTRL.html#ga9838da9a77d7c75852c5005f2e22f8d8">  466</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_I2S_CTRL_I2S_MUTE_REPLACED        ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group__SPIMSS__I2S__CTRL.html#gad968aaf05d346245c12dc7df116ccf91">  467</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_I2S_CTRL_I2S_MUTE_REPLACED        (MXC_V_SPIMSS_I2S_CTRL_I2S_MUTE_REPLACED &lt;&lt; MXC_F_SPIMSS_I2S_CTRL_I2S_MUTE_POS) </span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group__SPIMSS__I2S__CTRL.html#gad0eedf74909d275893f33f63d6fb8bce">  469</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_I2S_CTRL_I2S_PAUSE_POS            2 </span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group__SPIMSS__I2S__CTRL.html#ga635b45b1225c5e4473d3ec0ab9455366">  470</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_I2S_CTRL_I2S_PAUSE                ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPIMSS_I2S_CTRL_I2S_PAUSE_POS)) </span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group__SPIMSS__I2S__CTRL.html#gac85bb9ad19cdbbee6a53cde5dd477f8b">  471</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_I2S_CTRL_I2S_PAUSE_NORMAL         ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group__SPIMSS__I2S__CTRL.html#ga0000580e23eda9b08d8d8c6df70d9401">  472</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_I2S_CTRL_I2S_PAUSE_NORMAL         (MXC_V_SPIMSS_I2S_CTRL_I2S_PAUSE_NORMAL &lt;&lt; MXC_F_SPIMSS_I2S_CTRL_I2S_PAUSE_POS) </span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group__SPIMSS__I2S__CTRL.html#gacb4f3e5353f16db5edd710d6b73bda9b">  473</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_I2S_CTRL_I2S_PAUSE_HALT           ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group__SPIMSS__I2S__CTRL.html#ga8c89a74ce3d43e6b69b9d75f9c337de8">  474</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_I2S_CTRL_I2S_PAUSE_HALT           (MXC_V_SPIMSS_I2S_CTRL_I2S_PAUSE_HALT &lt;&lt; MXC_F_SPIMSS_I2S_CTRL_I2S_PAUSE_POS) </span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group__SPIMSS__I2S__CTRL.html#ga0c60a9aa97e0b41d014b82eddf5b1454">  476</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_I2S_CTRL_I2S_MONO_POS             3 </span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group__SPIMSS__I2S__CTRL.html#gaab0514848b191b47b010fa1f1ab113d2">  477</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_I2S_CTRL_I2S_MONO                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPIMSS_I2S_CTRL_I2S_MONO_POS)) </span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group__SPIMSS__I2S__CTRL.html#ga643017b707c927238149352b22bde56e">  478</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_I2S_CTRL_I2S_MONO_STEREOPHONIC    ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group__SPIMSS__I2S__CTRL.html#gaa8a07d4bb02913d6cd9650add6a79587">  479</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_I2S_CTRL_I2S_MONO_STEREOPHONIC    (MXC_V_SPIMSS_I2S_CTRL_I2S_MONO_STEREOPHONIC &lt;&lt; MXC_F_SPIMSS_I2S_CTRL_I2S_MONO_POS) </span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group__SPIMSS__I2S__CTRL.html#ga97666ad471fb76db3bbb65ce8d42e781">  480</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_I2S_CTRL_I2S_MONO_MONOPHONIC      ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group__SPIMSS__I2S__CTRL.html#ga0cda6a70607cc58caf703a73f5349649">  481</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_I2S_CTRL_I2S_MONO_MONOPHONIC      (MXC_V_SPIMSS_I2S_CTRL_I2S_MONO_MONOPHONIC &lt;&lt; MXC_F_SPIMSS_I2S_CTRL_I2S_MONO_POS) </span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group__SPIMSS__I2S__CTRL.html#ga400461baad184c112a21197130cd2568">  483</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_I2S_CTRL_I2S_LJ_POS               4 </span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group__SPIMSS__I2S__CTRL.html#gae371042737a3d7ceb279ad1d7fc02c25">  484</a></span>&#160;<span class="preprocessor"> #define MXC_F_SPIMSS_I2S_CTRL_I2S_LJ                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPIMSS_I2S_CTRL_I2S_LJ_POS)) </span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group__SPIMSS__I2S__CTRL.html#ga7658b8e9f0f25ad5d26e3a72e8f9a9c0">  485</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_I2S_CTRL_I2S_LJ_NORMAL            ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group__SPIMSS__I2S__CTRL.html#ga4f5bf74560f032d3f9d33152c881300d">  486</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_I2S_CTRL_I2S_LJ_NORMAL            (MXC_V_SPIMSS_I2S_CTRL_I2S_LJ_NORMAL &lt;&lt; MXC_F_SPIMSS_I2S_CTRL_I2S_LJ_POS) </span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group__SPIMSS__I2S__CTRL.html#gafd427c5fd58f842899712413904cfb3d">  487</a></span>&#160;<span class="preprocessor"> #define MXC_V_SPIMSS_I2S_CTRL_I2S_LJ_REPLACED          ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group__SPIMSS__I2S__CTRL.html#ga870b0fa9d3318823f14f82cd09218023">  488</a></span>&#160;<span class="preprocessor"> #define MXC_S_SPIMSS_I2S_CTRL_I2S_LJ_REPLACED          (MXC_V_SPIMSS_I2S_CTRL_I2S_LJ_REPLACED &lt;&lt; MXC_F_SPIMSS_I2S_CTRL_I2S_LJ_POS) </span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;}</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SPIMSS_REGS_H_ */</span><span class="preprocessor"></span></div><div class="ttc" id="structmxc__spimss__regs__t_html_a5c5e288ee1c138a3fb2d3c2e0f8c53f6"><div class="ttname"><a href="structmxc__spimss__regs__t.html#a5c5e288ee1c138a3fb2d3c2e0f8c53f6">mxc_spimss_regs_t::brg</a></div><div class="ttdeci">__IO uint32_t brg</div><div class="ttdoc">0x14: SPIMSS BRG Register </div><div class="ttdef"><b>Definition:</b> spimss_regs.h:98</div></div>
<div class="ttc" id="structmxc__spimss__regs__t_html_a7c176eaa751e1757ba2ecec571080fdb"><div class="ttname"><a href="structmxc__spimss__regs__t.html#a7c176eaa751e1757ba2ecec571080fdb">mxc_spimss_regs_t::dma</a></div><div class="ttdeci">__IO uint32_t dma</div><div class="ttdoc">0x18: SPIMSS DMA Register </div><div class="ttdef"><b>Definition:</b> spimss_regs.h:99</div></div>
<div class="ttc" id="structmxc__spimss__regs__t_html"><div class="ttname"><a href="structmxc__spimss__regs__t.html">mxc_spimss_regs_t</a></div><div class="ttdoc">Structure type to access the SPIMSS Registers. </div><div class="ttdef"><b>Definition:</b> spimss_regs.h:88</div></div>
<div class="ttc" id="structmxc__spimss__regs__t_html_a6658393b966fbe3c55681882d6e18092"><div class="ttname"><a href="structmxc__spimss__regs__t.html#a6658393b966fbe3c55681882d6e18092">mxc_spimss_regs_t::ctrl</a></div><div class="ttdeci">__IO uint32_t ctrl</div><div class="ttdoc">0x04: SPIMSS CTRL Register </div><div class="ttdef"><b>Definition:</b> spimss_regs.h:94</div></div>
<div class="ttc" id="structmxc__spimss__regs__t_html_a1339cf76584079c13dd02caa88e55a7f"><div class="ttname"><a href="structmxc__spimss__regs__t.html#a1339cf76584079c13dd02caa88e55a7f">mxc_spimss_regs_t::status</a></div><div class="ttdeci">__IO uint32_t status</div><div class="ttdoc">0x08: SPIMSS STATUS Register </div><div class="ttdef"><b>Definition:</b> spimss_regs.h:95</div></div>
<div class="ttc" id="structmxc__spimss__regs__t_html_ab13bd73a0219c21705dfde0016a5e968"><div class="ttname"><a href="structmxc__spimss__regs__t.html#ab13bd73a0219c21705dfde0016a5e968">mxc_spimss_regs_t::mod</a></div><div class="ttdeci">__IO uint32_t mod</div><div class="ttdoc">0x0C: SPIMSS MOD Register </div><div class="ttdef"><b>Definition:</b> spimss_regs.h:96</div></div>
<div class="ttc" id="structmxc__spimss__regs__t_html_a430440dfdec1a9b351e5823c5161f650"><div class="ttname"><a href="structmxc__spimss__regs__t.html#a430440dfdec1a9b351e5823c5161f650">mxc_spimss_regs_t::data16</a></div><div class="ttdeci">__IO uint16_t data16</div><div class="ttdoc">0x00: SPIMSS DATA16 Register </div><div class="ttdef"><b>Definition:</b> spimss_regs.h:90</div></div>
<div class="ttc" id="structmxc__spimss__regs__t_html_ae5478c44edf30a7bfc7c1f22b6d10045"><div class="ttname"><a href="structmxc__spimss__regs__t.html#ae5478c44edf30a7bfc7c1f22b6d10045">mxc_spimss_regs_t::i2s_ctrl</a></div><div class="ttdeci">__IO uint32_t i2s_ctrl</div><div class="ttdoc">0x1C: SPIMSS I2S_CTRL Register </div><div class="ttdef"><b>Definition:</b> spimss_regs.h:100</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_74b6a3b63f61c160c0f14b7a283a4c9b.html">Firmware</a></li><li class="navelem"><a class="el" href="dir_3540c00680c2664f9f7e8f48ca1cab09.html">Libraries</a></li><li class="navelem"><a class="el" href="dir_a90765e41fb8b3d75926728d8eb0ba1f.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_51d3d3d6b5d37e3cf040ada011e6ffd2.html">Device</a></li><li class="navelem"><a class="el" href="dir_ea8616b50ebe98e6a527573b9ab84a3e.html">Maxim</a></li><li class="navelem"><a class="el" href="dir_29abc549aca01e192b0cfebc80947fe7.html">MAX32660</a></li><li class="navelem"><a class="el" href="dir_bf8a291fc5d0ab129f411293c71f145e.html">Include</a></li><li class="navelem"><b>spimss_regs.h</b></li>
    <li class="footer">
    <a href="http://www.maximintegrated.com/index.html">
    <img class="footer" align="middle" src="MI_Logo_Small_Footer_RGB_150dpi.png" alt="Maxim Integrated"/></a> 2.7.5.0 </li>
  </ul>
</div>
</body>
</html>
