

================================================================
== Synthesis Summary Report of 'saveSrcDest_kernel'
================================================================
+ General Information: 
    * Date:           Thu Apr 18 21:07:32 2024
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
    * Project:        saveSrcDestV3
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu280-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |        Modules       | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |           |           |     |
    |        & Loops       | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +----------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ saveSrcDest_kernel  |     -|  0.15|        3|   6.000|         -|        1|     -|       yes|     -|   -|  166 (~0%)|  418 (~0%)|    -|
    +----------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------------+---------------+-------+--------+--------+
| Interface       | Register Mode | TDATA | TREADY | TVALID |
+-----------------+---------------+-------+--------+--------+
| user_extern_in  | both          | 64    | 1      | 1      |
| user_extern_out | both          | 64    | 1      | 1      |
+-----------------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------------+-----------+------------------------+
| Argument        | Direction | Datatype               |
+-----------------+-----------+------------------------+
| user_extern_in  | in        | stream<src_dest_t, 0>& |
| user_extern_out | out       | stream<src_dest_t, 0>& |
+-----------------+-----------+------------------------+

* SW-to-HW Mapping
+-----------------+-----------------+-----------+
| Argument        | HW Interface    | HW Type   |
+-----------------+-----------------+-----------+
| user_extern_in  | user_extern_in  | interface |
| user_extern_out | user_extern_out | interface |
+-----------------+-----------------+-----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+-------------+-----+--------+---------+
| Name                    | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+-------------------------+-----+--------+-------------+-----+--------+---------+
| + saveSrcDest_kernel    | 0   |        |             |     |        |         |
|   ret_fu_196_p2         | -   |        | ret         | add | fabric | 0       |
|   add_ln885_fu_222_p2   | -   |        | add_ln885   | add | fabric | 0       |
|   ret_1_fu_246_p2       | -   |        | ret_1       | add | fabric | 0       |
|   add_ln885_1_fu_268_p2 | -   |        | add_ln885_1 | add | fabric | 0       |
+-------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------------------+------+------+--------+---------------------+---------+------+---------+
| Name                    | BRAM | URAM | Pragma | Variable            | Storage | Impl | Latency |
+-------------------------+------+------+--------+---------------------+---------+------+---------+
| + saveSrcDest_kernel    | 0    | 0    |        |                     |         |      |         |
|   saved_addresses_V_1_U | -    | -    |        | saved_addresses_V_1 | ram_s2p | auto | 1       |
|   saved_addresses_V_0_U | -    | -    |        | saved_addresses_V_0 | ram_s2p | auto | 1       |
+-------------------------+------+------+--------+---------------------+---------+------+---------+


================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------------+------------------------------------------------------------------------------------+
| Type      | Options                        | Location                                                                           |
+-----------+--------------------------------+------------------------------------------------------------------------------------+
| interface | mode=axis port=user_extern_in  | saveSrcDestV3/src/saveSrcDest_kernel.cpp:12 in savesrcdest_kernel, user_extern_in  |
| interface | mode=axis port=user_extern_out | saveSrcDestV3/src/saveSrcDest_kernel.cpp:13 in savesrcdest_kernel, user_extern_out |
| pipeline  | II=1                           | saveSrcDestV3/src/saveSrcDest_kernel.cpp:17 in savesrcdest_kernel                  |
+-----------+--------------------------------+------------------------------------------------------------------------------------+


