// Seed: 2621761884
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    input wand id_2,
    output tri id_3,
    output wor id_4,
    input tri1 id_5,
    input tri id_6,
    input wand id_7,
    output supply1 id_8,
    input supply1 id_9,
    input supply0 id_10,
    output wor id_11,
    input wire id_12,
    output wand id_13,
    input tri id_14
    , id_20,
    output uwire id_15,
    output uwire id_16,
    input wor id_17,
    input supply1 id_18
);
  wire id_21;
endmodule
module module_1 (
    input logic id_0,
    output logic id_1,
    input wire id_2,
    output uwire id_3
    , id_11,
    input tri0 id_4,
    output tri0 id_5,
    input supply1 id_6,
    input wand id_7,
    output supply1 id_8,
    input wor id_9
);
  wire id_12 = {id_7 !== 1} && "" && id_2;
  initial id_1 <= id_0;
  module_0(
      id_4,
      id_3,
      id_9,
      id_5,
      id_5,
      id_7,
      id_4,
      id_7,
      id_5,
      id_7,
      id_9,
      id_8,
      id_2,
      id_3,
      id_4,
      id_5,
      id_5,
      id_6,
      id_2
  );
endmodule
