{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1612672367380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612672367380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 06 22:32:46 2021 " "Processing started: Sat Feb 06 22:32:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612672367380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1612672367380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta M4ToVGA -c M4ToVGA_top " "Command: quartus_sta M4ToVGA -c M4ToVGA_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1612672367380 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1612672367584 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1612672367928 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612672368005 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612672368005 ""}
{ "Info" "ISTA_SDC_FOUND" "M4ToVGA_top.sdc " "Reading SDC File: 'M4ToVGA_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1612672368271 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "inst13 " "Node: inst13 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_out:inst2\|vb\[1\] inst13 " "Register vga_out:inst2\|vb\[1\] is being clocked by inst13" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612672368303 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612672368303 "|M4ToVGA_top|inst13"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MITI_PLL_Divider:inst11\|clk_out " "Node: MITI_PLL_Divider:inst11\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register framebuffer:inst1\|altsyncram:altsyncram_component\|altsyncram_coj1:auto_generated\|ram_block1a6~porta_we_reg MITI_PLL_Divider:inst11\|clk_out " "Register framebuffer:inst1\|altsyncram:altsyncram_component\|altsyncram_coj1:auto_generated\|ram_block1a6~porta_we_reg is being clocked by MITI_PLL_Divider:inst11\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612672368303 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612672368303 "|M4ToVGA_top|MITI_PLL_Divider:inst11|clk_out"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst8\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 3.174 " "Node: inst8\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 3.174" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1612672368303 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 63, found: 74), -divide_by (expected: 10, found: 147) " "-multiply_by (expected: 63, found: 74), -divide_by (expected: 10, found: 147)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1612672368303 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1612672368303 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612672368303 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "external_clock (Rise) external_clock (Rise) setup and hold " "From external_clock (Rise) to external_clock (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1612672368303 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "m4_hsync (Fall) m4_hsync (Fall) setup and hold " "From m4_hsync (Fall) to m4_hsync (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1612672368303 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "m4_hsync (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From m4_hsync (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1612672368303 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "m4_hsync (Fall) inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From m4_hsync (Fall) to inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1612672368303 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "m4_hsync (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "From m4_hsync (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1612672368303 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "m4_hsync (Fall) inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "From m4_hsync (Fall) to inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1612672368303 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1612672368303 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1612672368303 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1612672368318 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1612672368380 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1612672368380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.225 " "Worst-case setup slack is -3.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672368396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672368396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.225             -73.380 m4_hsync  " "   -3.225             -73.380 m4_hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672368396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.707              -3.329 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.707              -3.329 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672368396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.114               0.000 external_clock  " "   19.114               0.000 external_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672368396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612672368396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672368396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672368396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.452               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672368396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 external_clock  " "    0.497               0.000 external_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672368396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 m4_hsync  " "    0.497               0.000 m4_hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672368396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612672368396 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612672368412 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612672368412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672368412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672368412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -98.168 m4_hsync  " "   -3.000             -98.168 m4_hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672368412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 m4_video  " "   -3.000              -3.000 m4_video " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672368412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.689               0.000 external_clock  " "    9.689               0.000 external_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672368412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.590               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.590               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672368412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612672368412 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1612672368521 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1612672368552 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1612672369052 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "inst13 " "Node: inst13 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_out:inst2\|vb\[1\] inst13 " "Register vga_out:inst2\|vb\[1\] is being clocked by inst13" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612672369271 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612672369271 "|M4ToVGA_top|inst13"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MITI_PLL_Divider:inst11\|clk_out " "Node: MITI_PLL_Divider:inst11\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register framebuffer:inst1\|altsyncram:altsyncram_component\|altsyncram_coj1:auto_generated\|ram_block1a6~porta_we_reg MITI_PLL_Divider:inst11\|clk_out " "Register framebuffer:inst1\|altsyncram:altsyncram_component\|altsyncram_coj1:auto_generated\|ram_block1a6~porta_we_reg is being clocked by MITI_PLL_Divider:inst11\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612672369271 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612672369271 "|M4ToVGA_top|MITI_PLL_Divider:inst11|clk_out"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst8\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 3.174 " "Node: inst8\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 3.174" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1612672369271 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 63, found: 74), -divide_by (expected: 10, found: 147) " "-multiply_by (expected: 63, found: 74), -divide_by (expected: 10, found: 147)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1612672369271 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1612672369271 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612672369271 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "external_clock (Rise) external_clock (Rise) setup and hold " "From external_clock (Rise) to external_clock (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1612672369271 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "m4_hsync (Fall) m4_hsync (Fall) setup and hold " "From m4_hsync (Fall) to m4_hsync (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1612672369271 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "m4_hsync (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From m4_hsync (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1612672369271 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "m4_hsync (Fall) inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From m4_hsync (Fall) to inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1612672369271 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "m4_hsync (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "From m4_hsync (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1612672369271 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "m4_hsync (Fall) inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "From m4_hsync (Fall) to inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1612672369271 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1612672369271 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1612672369334 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1612672369334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.776 " "Worst-case setup slack is -2.776" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672369334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672369334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.776             -61.514 m4_hsync  " "   -2.776             -61.514 m4_hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672369334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.605              -3.119 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.605              -3.119 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672369334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.208               0.000 external_clock  " "   19.208               0.000 external_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672369334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612672369334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672369349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672369349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.401               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672369349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 external_clock  " "    0.445               0.000 external_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672369349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 m4_hsync  " "    0.447               0.000 m4_hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672369349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612672369349 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612672369365 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612672369380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672369380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672369380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -98.168 m4_hsync  " "   -3.000             -98.168 m4_hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672369380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 m4_video  " "   -3.000              -3.000 m4_video " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672369380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.673               0.000 external_clock  " "    9.673               0.000 external_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672369380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.597               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.597               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672369380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612672369380 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1612672369568 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "inst13 " "Node: inst13 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_out:inst2\|vb\[1\] inst13 " "Register vga_out:inst2\|vb\[1\] is being clocked by inst13" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612672369802 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612672369802 "|M4ToVGA_top|inst13"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MITI_PLL_Divider:inst11\|clk_out " "Node: MITI_PLL_Divider:inst11\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register framebuffer:inst1\|altsyncram:altsyncram_component\|altsyncram_coj1:auto_generated\|ram_block1a6~porta_we_reg MITI_PLL_Divider:inst11\|clk_out " "Register framebuffer:inst1\|altsyncram:altsyncram_component\|altsyncram_coj1:auto_generated\|ram_block1a6~porta_we_reg is being clocked by MITI_PLL_Divider:inst11\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612672369802 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612672369802 "|M4ToVGA_top|MITI_PLL_Divider:inst11|clk_out"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst8\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 3.174 " "Node: inst8\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 3.174" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1612672369802 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 63, found: 74), -divide_by (expected: 10, found: 147) " "-multiply_by (expected: 63, found: 74), -divide_by (expected: 10, found: 147)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1612672369802 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1612672369802 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612672369802 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "external_clock (Rise) external_clock (Rise) setup and hold " "From external_clock (Rise) to external_clock (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1612672369818 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "m4_hsync (Fall) m4_hsync (Fall) setup and hold " "From m4_hsync (Fall) to m4_hsync (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1612672369818 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "m4_hsync (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From m4_hsync (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1612672369818 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "m4_hsync (Fall) inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From m4_hsync (Fall) to inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1612672369818 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "m4_hsync (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "From m4_hsync (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1612672369818 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "m4_hsync (Fall) inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "From m4_hsync (Fall) to inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1612672369818 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1612672369818 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1612672369818 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1612672369818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.328 " "Worst-case setup slack is -1.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672369834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672369834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.328              -2.649 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.328              -2.649 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672369834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.866             -11.234 m4_hsync  " "   -0.866             -11.234 m4_hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672369834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.626               0.000 external_clock  " "   19.626               0.000 external_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672369834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612672369834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672369849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672369849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.187               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672369849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 m4_hsync  " "    0.206               0.000 m4_hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672369849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 external_clock  " "    0.208               0.000 external_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672369849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612672369849 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612672369849 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612672369865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672369880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672369880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -92.981 m4_hsync  " "   -3.000             -92.981 m4_hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672369880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 m4_video  " "   -3.000              -3.000 m4_video " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672369880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.273               0.000 external_clock  " "    9.273               0.000 external_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672369880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.605               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.605               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612672369880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612672369880 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1612672370693 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1612672370693 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 42 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4736 " "Peak virtual memory: 4736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612672370802 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 06 22:32:50 2021 " "Processing ended: Sat Feb 06 22:32:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612672370802 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612672370802 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612672370802 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1612672370802 ""}
