<profile>

<section name = "Vitis HLS Report for 'calculate_matrix'" level="0">
<item name = "Date">Mon Aug 26 02:14:53 2024
</item>
<item name = "Version">2023.2.2 (Build 4101106 on Feb  9 2024)</item>
<item name = "Project">HLS</item>
<item name = "Solution">Basic_Solution (Vivado IP Flow Target)</item>
<item name = "Product family">artix7l</item>
<item name = "Target device">xc7a75tl-ftg256-2L</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.145 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">10, 10, 0.100 us, 0.100 us, 11, 11, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_11_1_VITIS_LOOP_13_2">8, 8, 6, 1, 1, 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 133, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 41, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 161, 64, -</column>
<specialColumn name="Available">210, 180, 94400, 47200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_8ns_8ns_16_1_1_U1">mul_8ns_8ns_16_1_1, 0, 0, 0, 41, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_8ns_8ns_16ns_16_4_1_U2">mac_muladd_8ns_8ns_16ns_16_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln11_1_fu_166_p2">+, 0, 0, 11, 3, 1</column>
<column name="add_ln11_fu_178_p2">+, 0, 0, 10, 2, 1</column>
<column name="add_ln13_fu_222_p2">+, 0, 0, 10, 2, 1</column>
<column name="add_ln20_1_fu_275_p2">+, 0, 0, 10, 2, 2</column>
<column name="intermediate_1_fu_294_p2">+, 0, 0, 23, 16, 16</column>
<column name="ap_condition_154">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln11_fu_160_p2">icmp, 0, 0, 13, 3, 4</column>
<column name="icmp_ln13_fu_184_p2">icmp, 0, 0, 11, 2, 3</column>
<column name="icmp_ln22_fu_299_p2">icmp, 0, 0, 23, 16, 8</column>
<column name="or_ln18_fu_251_p2">or, 0, 0, 2, 2, 1</column>
<column name="select_ln11_1_fu_198_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln11_fu_190_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln25_fu_309_p3">select, 0, 0, 9, 1, 9</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln18_fu_261_p2">xor, 0, 0, 3, 2, 3</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_load">9, 2, 2, 4</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 3, 6</column>
<column name="ap_sig_allocacmp_j_load">9, 2, 2, 4</column>
<column name="i_fu_58">9, 2, 2, 4</column>
<column name="indvar_flatten_fu_62">9, 2, 3, 6</column>
<column name="j_fu_54">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="i_fu_58">2, 0, 2, 0</column>
<column name="indvar_flatten_fu_62">3, 0, 3, 0</column>
<column name="j_fu_54">2, 0, 2, 0</column>
<column name="select_ln11_reg_351">2, 0, 2, 0</column>
<column name="select_ln25_reg_408">8, 0, 8, 0</column>
<column name="shl_ln18_reg_357">1, 0, 2, 1</column>
<column name="zext_ln20_reg_393">2, 0, 64, 62</column>
<column name="zext_ln20_reg_393_pp0_iter4_reg">2, 0, 64, 62</column>
<column name="select_ln11_reg_351">64, 32, 2, 0</column>
<column name="shl_ln18_reg_357">64, 32, 2, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, calculate_matrix, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, calculate_matrix, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, calculate_matrix, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, calculate_matrix, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, calculate_matrix, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, calculate_matrix, return value</column>
<column name="a_address0">out, 2, ap_memory, a, array</column>
<column name="a_ce0">out, 1, ap_memory, a, array</column>
<column name="a_q0">in, 8, ap_memory, a, array</column>
<column name="a_address1">out, 2, ap_memory, a, array</column>
<column name="a_ce1">out, 1, ap_memory, a, array</column>
<column name="a_q1">in, 8, ap_memory, a, array</column>
<column name="b_address0">out, 2, ap_memory, b, array</column>
<column name="b_ce0">out, 1, ap_memory, b, array</column>
<column name="b_q0">in, 8, ap_memory, b, array</column>
<column name="b_address1">out, 2, ap_memory, b, array</column>
<column name="b_ce1">out, 1, ap_memory, b, array</column>
<column name="b_q1">in, 8, ap_memory, b, array</column>
<column name="c_address0">out, 2, ap_memory, c, array</column>
<column name="c_ce0">out, 1, ap_memory, c, array</column>
<column name="c_q0">in, 16, ap_memory, c, array</column>
<column name="result_address0">out, 2, ap_memory, result, array</column>
<column name="result_ce0">out, 1, ap_memory, result, array</column>
<column name="result_we0">out, 1, ap_memory, result, array</column>
<column name="result_d0">out, 8, ap_memory, result, array</column>
</table>
</item>
</section>
</profile>
