<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=3&amp;t=7635" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2011-04-08T21:39:00-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=3&amp;t=7635</id>
<entry>
<author><name><![CDATA[cpow]]></name></author>
<updated>2011-04-08T21:39:00-07:00</updated>
<published>2011-04-08T21:39:00-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=7635&amp;p=76390#p76390</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=7635&amp;p=76390#p76390"/>
<title type="html"><![CDATA[Visual6502 is genius!]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=7635&amp;p=76390#p76390"><![CDATA[
I have been working on more emulator accuracy the past few days and asking questions on 6502.org.  I got pointed to the Visual6502 simulator which I'd looked at plenty of times in the past month or so, but didn't *really* look at it until just now.<br /><br />The test ROM I'm currently working on is blargg's cpu_interrupts set.  Using the expert mode of Visual6502 I created a test program and found something *very* interesting:<br /><br /><!-- m --><a class="postlink" href="http://visual6502.org/JSSim/expert.html?graphics=f&amp;loglevel=2&amp;steps=100&amp;a=fffa&amp;d=3000&amp;a=fffe&amp;d=3000&amp;a=0030&amp;d=e840&amp;a=0010&amp;d=58eaeaeaeaeaeaeaeaeaeaeaeaeaeaeaeaeaeaeaeaeaea&amp;r=0010&amp;nmi0=17&amp;nmi1=18&amp;irq0=2&amp;irq1=52&amp;logmore=nmi,irq">http://visual6502.org/JSSim/expert.html ... re=nmi,irq</a><!-- m --><br /><br />The program being executed isn't much (NOPs)...but if you look at CPU cycle 9 (leftmost column) you'll see an NMI being triggered during the vector fetch phase of an IRQ sequence.  If you then search down you'll notice something I found very *odd*.  There's no NMI...ever.<br /><br />Implementing a quick "hmm...what if I just don't check for NMI if I'm in my BRK routine and already at those fetch cycles" check made the test ROM pass.  <br /><br />You can easily vary the location of the NMI by changing the "&amp;nmi0=nn&amp;nmi1=mm" segment of the URL above.  NMI is not recognized unless it is low in the first phase (first row) of a CPU clock cycle.<br /><br />SO the question I have from all of this is...is there any documentation of the length of the PPU's NMI pulse?  <br /><br />This link shows an NMI that is long enough to be vectored to after the INX of the IRQ.<br /><br /><!-- m --><a class="postlink" href="http://visual6502.org/JSSim/expert.html?graphics=f&amp;loglevel=2&amp;steps=100&amp;a=fffa&amp;d=3000&amp;a=fffe&amp;d=3000&amp;a=0030&amp;d=e840&amp;a=0010&amp;d=58eaeaeaeaeaeaeaeaeaeaeaeaeaeaeaeaeaeaeaeaeaea&amp;r=0010&amp;nmi0=17&amp;nmi1=24&amp;irq0=2&amp;irq1=52&amp;logmore=nmi,irq">http://visual6502.org/JSSim/expert.html ... re=nmi,irq</a><!-- m --><br /><br />Utterly fascinating!<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3705">cpow</a> â€” Fri Apr 08, 2011 9:39 pm</p><hr />
]]></content>
</entry>
</feed>