# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../M2.vhd" \
"../../../../../reloj.vhd" \
"../../../../../M2_tb.vhd" \

# Do not sort compile order
nosort
