
bitinit version Xilinx EDK 13.1 Build EDK_O.40d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK - IPNAME: xps_ethernetlite, INSTANCE:Ethernet_Lite - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   /sse/eda/xilinx-13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetli
   te_v4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 69 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x80000000-0x80ffffff) Micron_RAM	mb_plb
  (0x80000000-0x80ffffff) Micron_RAM	microblaze_0_DXCL
  (0x80000000-0x80ffffff) Micron_RAM	microblaze_0_IXCL
  (0x81000000-0x8100ffff) Ethernet_Lite	mb_plb
  (0x81400000-0x8140ffff) Push_Buttons_4Bits	mb_plb
  (0x81420000-0x8142ffff) LEDs_8Bits	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x82000000-0x82ffffff) Numonyx_PCM	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xcd600000-0xcd60ffff) Digilent_SevSeg_Disp	mb_plb
  (0xce400000-0xce40ffff) Digilent_QuadSPI_Cntlr	mb_plb
INFO:EDK - IPNAME: xps_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The PLB clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. -
   /afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/system
   .mhs line 165
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /sse/eda/xilinx-13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_
   a/data/plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11 -
   /sse/eda/xilinx-13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_
   a/data/plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /sse/eda/xilinx-13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_
   a/data/plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /sse/eda/xilinx-13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_
   a/data/plb_v46_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /sse/eda/xilinx-13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_
   a/data/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /sse/eda/xilinx-13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_
   a/data/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x4000 -
   /sse/eda/xilinx-13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_
   00_a/data/bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /sse/eda/xilinx-13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v
   1_01_a/data/xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_8Bits - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /sse/eda/xilinx-13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00
   _a/data/xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:Push_Buttons_4Bits - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /sse/eda/xilinx-13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00
   _a/data/xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_ethernetlite, INSTANCE:Ethernet_Lite - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /sse/eda/xilinx-13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetli
   te_v4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 77 
INFO:EDK - IPNAME: xps_mch_emc, INSTANCE:Micron_RAM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /sse/eda/xilinx-13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3
   _01_a/data/xps_mch_emc_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_mch_emc, INSTANCE:Numonyx_PCM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /sse/eda/xilinx-13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3
   _01_a/data/xps_mch_emc_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: quad_spi_if, INSTANCE:Digilent_QuadSPI_Cntlr - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   /afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/FPGA_Reconfiguration/Nex
   ys3_BSB_Support_v_2_4/Nexys3_PLB_BSB_Support/lib/Digilent/pcores/quad_spi_if_
   v1_00_a/data/quad_spi_if_v2_1_0.mpd line 32 
INFO:EDK - IPNAME: quad_spi_if, INSTANCE:Digilent_QuadSPI_Cntlr - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/FPGA_Reconfiguration/Nex
   ys3_BSB_Support_v_2_4/Nexys3_PLB_BSB_Support/lib/Digilent/pcores/quad_spi_if_
   v1_00_a/data/quad_spi_if_v2_1_0.mpd line 33 
INFO:EDK - IPNAME: quad_spi_if, INSTANCE:Digilent_QuadSPI_Cntlr - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/FPGA_Reconfiguration/Nex
   ys3_BSB_Support_v_2_4/Nexys3_PLB_BSB_Support/lib/Digilent/pcores/quad_spi_if_
   v1_00_a/data/quad_spi_if_v2_1_0.mpd line 34 
INFO:EDK - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   /afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/FPGA_Reconfiguration/Nex
   ys3_BSB_Support_v_2_4/Nexys3_PLB_BSB_Support/lib/Digilent/pcores/ssg_decoder_
   v1_00_a/data/ssg_decoder_v2_1_0.mpd line 33 
INFO:EDK - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/FPGA_Reconfiguration/Nex
   ys3_BSB_Support_v_2_4/Nexys3_PLB_BSB_Support/lib/Digilent/pcores/ssg_decoder_
   v1_00_a/data/ssg_decoder_v2_1_0.mpd line 34 
INFO:EDK - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/FPGA_Reconfiguration/Nex
   ys3_BSB_Support_v_2_4/Nexys3_PLB_BSB_Support/lib/Digilent/pcores/ssg_decoder_
   v1_00_a/data/ssg_decoder_v2_1_0.mpd line 35 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /sse/eda/xilinx-13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/da
   ta/mdm_v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /sse/eda/xilinx-13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/da
   ta/mdm_v2_1_0.mpd line 84 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /sse/eda/xilinx-13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01
   _a/data/xps_intc_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /sse/eda/xilinx-13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_0
   2_a/data/xps_timer_v2_1_0.mpd line 77 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /sse/eda/xilinx-13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_0
   2_a/data/xps_timer_v2_1_0.mpd line 78 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -p xc6slx16csg324-3 -bt
implementation/system.bit  -bd
SDK/workspace/srec_bootloader_0/Debug/srec_bootloader_0.elf tag microblaze_0  -o
b implementation/download.bit 
Memory Initialization completed successfully.

