Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed May 25 19:23:04 2022
| Host         : DESKTOP-CCQ71SS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (135)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (147)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (135)
--------------------------
 There are 54 register/latch pins with no clock driven by root clock pin: Clock_kHz_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: temp_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: temp_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: temp_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: temp_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: temp_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: temp_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: temp_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: temp_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: temp_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (147)
--------------------------------------------------
 There are 147 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.016        0.000                      0                  175        0.205        0.000                      0                  175        4.500        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.016        0.000                      0                  175        0.205        0.000                      0                  175        4.500        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.016ns  (required time - arrival time)
  Source:                 pwm_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 1.467ns (32.642%)  route 3.027ns (67.358%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.567     5.119    Clock100MHz_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  pwm_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  pwm_counter_reg[8]/Q
                         net (fo=5, routed)           1.115     6.690    pwm_counter_reg[8]
    SLICE_X44Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.814 r  pwm_counter[0]_i_18/O
                         net (fo=1, routed)           0.000     6.814    pwm_counter[0]_i_18_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.215 r  pwm_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.215    pwm_counter_reg[0]_i_9_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.372 f  pwm_counter_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.983     8.355    ltOp
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.329     8.684 r  pwm_counter[0]_i_1/O
                         net (fo=14, routed)          0.929     9.613    pwm_counter0
    SLICE_X43Y42         FDRE                                         r  pwm_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.449    14.821    Clock100MHz_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  pwm_counter_reg[12]/C
                         clock pessimism              0.273    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X43Y42         FDRE (Setup_fdre_C_R)       -0.429    14.629    pwm_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                  5.016    

Slack (MET) :             5.016ns  (required time - arrival time)
  Source:                 pwm_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 1.467ns (32.642%)  route 3.027ns (67.358%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.567     5.119    Clock100MHz_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  pwm_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  pwm_counter_reg[8]/Q
                         net (fo=5, routed)           1.115     6.690    pwm_counter_reg[8]
    SLICE_X44Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.814 r  pwm_counter[0]_i_18/O
                         net (fo=1, routed)           0.000     6.814    pwm_counter[0]_i_18_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.215 r  pwm_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.215    pwm_counter_reg[0]_i_9_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.372 f  pwm_counter_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.983     8.355    ltOp
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.329     8.684 r  pwm_counter[0]_i_1/O
                         net (fo=14, routed)          0.929     9.613    pwm_counter0
    SLICE_X43Y42         FDRE                                         r  pwm_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.449    14.821    Clock100MHz_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  pwm_counter_reg[13]/C
                         clock pessimism              0.273    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X43Y42         FDRE (Setup_fdre_C_R)       -0.429    14.629    pwm_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                  5.016    

Slack (MET) :             5.297ns  (required time - arrival time)
  Source:                 pwm_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 1.467ns (34.823%)  route 2.746ns (65.177%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.567     5.119    Clock100MHz_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  pwm_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  pwm_counter_reg[8]/Q
                         net (fo=5, routed)           1.115     6.690    pwm_counter_reg[8]
    SLICE_X44Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.814 r  pwm_counter[0]_i_18/O
                         net (fo=1, routed)           0.000     6.814    pwm_counter[0]_i_18_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.215 r  pwm_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.215    pwm_counter_reg[0]_i_9_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.372 f  pwm_counter_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.983     8.355    ltOp
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.329     8.684 r  pwm_counter[0]_i_1/O
                         net (fo=14, routed)          0.647     9.332    pwm_counter0
    SLICE_X43Y39         FDRE                                         r  pwm_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.448    14.820    Clock100MHz_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  pwm_counter_reg[0]/C
                         clock pessimism              0.273    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X43Y39         FDRE (Setup_fdre_C_R)       -0.429    14.628    pwm_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                  5.297    

Slack (MET) :             5.297ns  (required time - arrival time)
  Source:                 pwm_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 1.467ns (34.823%)  route 2.746ns (65.177%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.567     5.119    Clock100MHz_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  pwm_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  pwm_counter_reg[8]/Q
                         net (fo=5, routed)           1.115     6.690    pwm_counter_reg[8]
    SLICE_X44Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.814 r  pwm_counter[0]_i_18/O
                         net (fo=1, routed)           0.000     6.814    pwm_counter[0]_i_18_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.215 r  pwm_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.215    pwm_counter_reg[0]_i_9_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.372 f  pwm_counter_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.983     8.355    ltOp
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.329     8.684 r  pwm_counter[0]_i_1/O
                         net (fo=14, routed)          0.647     9.332    pwm_counter0
    SLICE_X43Y39         FDRE                                         r  pwm_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.448    14.820    Clock100MHz_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  pwm_counter_reg[1]/C
                         clock pessimism              0.273    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X43Y39         FDRE (Setup_fdre_C_R)       -0.429    14.628    pwm_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                  5.297    

Slack (MET) :             5.297ns  (required time - arrival time)
  Source:                 pwm_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 1.467ns (34.823%)  route 2.746ns (65.177%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.567     5.119    Clock100MHz_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  pwm_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  pwm_counter_reg[8]/Q
                         net (fo=5, routed)           1.115     6.690    pwm_counter_reg[8]
    SLICE_X44Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.814 r  pwm_counter[0]_i_18/O
                         net (fo=1, routed)           0.000     6.814    pwm_counter[0]_i_18_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.215 r  pwm_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.215    pwm_counter_reg[0]_i_9_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.372 f  pwm_counter_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.983     8.355    ltOp
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.329     8.684 r  pwm_counter[0]_i_1/O
                         net (fo=14, routed)          0.647     9.332    pwm_counter0
    SLICE_X43Y39         FDRE                                         r  pwm_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.448    14.820    Clock100MHz_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  pwm_counter_reg[2]/C
                         clock pessimism              0.273    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X43Y39         FDRE (Setup_fdre_C_R)       -0.429    14.628    pwm_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                  5.297    

Slack (MET) :             5.297ns  (required time - arrival time)
  Source:                 pwm_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 1.467ns (34.823%)  route 2.746ns (65.177%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.567     5.119    Clock100MHz_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  pwm_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  pwm_counter_reg[8]/Q
                         net (fo=5, routed)           1.115     6.690    pwm_counter_reg[8]
    SLICE_X44Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.814 r  pwm_counter[0]_i_18/O
                         net (fo=1, routed)           0.000     6.814    pwm_counter[0]_i_18_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.215 r  pwm_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.215    pwm_counter_reg[0]_i_9_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.372 f  pwm_counter_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.983     8.355    ltOp
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.329     8.684 r  pwm_counter[0]_i_1/O
                         net (fo=14, routed)          0.647     9.332    pwm_counter0
    SLICE_X43Y39         FDRE                                         r  pwm_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.448    14.820    Clock100MHz_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  pwm_counter_reg[3]/C
                         clock pessimism              0.273    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X43Y39         FDRE (Setup_fdre_C_R)       -0.429    14.628    pwm_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                  5.297    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 pwm_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 1.467ns (35.823%)  route 2.628ns (64.177%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.567     5.119    Clock100MHz_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  pwm_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  pwm_counter_reg[8]/Q
                         net (fo=5, routed)           1.115     6.690    pwm_counter_reg[8]
    SLICE_X44Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.814 r  pwm_counter[0]_i_18/O
                         net (fo=1, routed)           0.000     6.814    pwm_counter[0]_i_18_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.215 r  pwm_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.215    pwm_counter_reg[0]_i_9_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.372 f  pwm_counter_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.983     8.355    ltOp
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.329     8.684 r  pwm_counter[0]_i_1/O
                         net (fo=14, routed)          0.530     9.214    pwm_counter0
    SLICE_X43Y40         FDRE                                         r  pwm_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.448    14.820    Clock100MHz_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  pwm_counter_reg[4]/C
                         clock pessimism              0.273    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X43Y40         FDRE (Setup_fdre_C_R)       -0.429    14.628    pwm_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 pwm_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 1.467ns (35.823%)  route 2.628ns (64.177%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.567     5.119    Clock100MHz_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  pwm_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  pwm_counter_reg[8]/Q
                         net (fo=5, routed)           1.115     6.690    pwm_counter_reg[8]
    SLICE_X44Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.814 r  pwm_counter[0]_i_18/O
                         net (fo=1, routed)           0.000     6.814    pwm_counter[0]_i_18_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.215 r  pwm_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.215    pwm_counter_reg[0]_i_9_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.372 f  pwm_counter_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.983     8.355    ltOp
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.329     8.684 r  pwm_counter[0]_i_1/O
                         net (fo=14, routed)          0.530     9.214    pwm_counter0
    SLICE_X43Y40         FDRE                                         r  pwm_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.448    14.820    Clock100MHz_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  pwm_counter_reg[5]/C
                         clock pessimism              0.273    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X43Y40         FDRE (Setup_fdre_C_R)       -0.429    14.628    pwm_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 pwm_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 1.467ns (35.823%)  route 2.628ns (64.177%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.567     5.119    Clock100MHz_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  pwm_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  pwm_counter_reg[8]/Q
                         net (fo=5, routed)           1.115     6.690    pwm_counter_reg[8]
    SLICE_X44Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.814 r  pwm_counter[0]_i_18/O
                         net (fo=1, routed)           0.000     6.814    pwm_counter[0]_i_18_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.215 r  pwm_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.215    pwm_counter_reg[0]_i_9_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.372 f  pwm_counter_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.983     8.355    ltOp
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.329     8.684 r  pwm_counter[0]_i_1/O
                         net (fo=14, routed)          0.530     9.214    pwm_counter0
    SLICE_X43Y40         FDRE                                         r  pwm_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.448    14.820    Clock100MHz_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  pwm_counter_reg[6]/C
                         clock pessimism              0.273    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X43Y40         FDRE (Setup_fdre_C_R)       -0.429    14.628    pwm_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 pwm_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 1.467ns (35.823%)  route 2.628ns (64.177%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.567     5.119    Clock100MHz_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  pwm_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  pwm_counter_reg[8]/Q
                         net (fo=5, routed)           1.115     6.690    pwm_counter_reg[8]
    SLICE_X44Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.814 r  pwm_counter[0]_i_18/O
                         net (fo=1, routed)           0.000     6.814    pwm_counter[0]_i_18_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.215 r  pwm_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.215    pwm_counter_reg[0]_i_9_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.372 f  pwm_counter_reg[0]_i_4/CO[1]
                         net (fo=2, routed)           0.983     8.355    ltOp
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.329     8.684 r  pwm_counter[0]_i_1/O
                         net (fo=14, routed)          0.530     9.214    pwm_counter0
    SLICE_X43Y40         FDRE                                         r  pwm_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.448    14.820    Clock100MHz_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  pwm_counter_reg[7]/C
                         clock pessimism              0.273    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X43Y40         FDRE (Setup_fdre_C_R)       -0.429    14.628    pwm_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                  5.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_StateNext_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.551%)  route 0.175ns (48.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.563     1.476    Clock100MHz_IBUF_BUFG
    SLICE_X40Y39         FDCE                                         r  FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  FSM_sequential_State_reg[2]/Q
                         net (fo=21, routed)          0.175     1.792    State[2]
    SLICE_X38Y39         LUT6 (Prop_lut6_I0_O)        0.045     1.837 r  FSM_sequential_StateNext[2]_i_1/O
                         net (fo=1, routed)           0.000     1.837    FSM_sequential_StateNext[2]_i_1_n_0
    SLICE_X38Y39         FDRE                                         r  FSM_sequential_StateNext_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.832     1.990    Clock100MHz_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  FSM_sequential_StateNext_reg[2]/C
                         clock pessimism             -0.479     1.511    
    SLICE_X38Y39         FDRE (Hold_fdre_C_D)         0.121     1.632    FSM_sequential_StateNext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_StateNext_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.267%)  route 0.177ns (48.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.563     1.476    Clock100MHz_IBUF_BUFG
    SLICE_X40Y39         FDCE                                         r  FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  FSM_sequential_State_reg[2]/Q
                         net (fo=21, routed)          0.177     1.794    State[2]
    SLICE_X38Y39         LUT6 (Prop_lut6_I0_O)        0.045     1.839 r  FSM_sequential_StateNext[1]_i_1/O
                         net (fo=1, routed)           0.000     1.839    FSM_sequential_StateNext[1]_i_1_n_0
    SLICE_X38Y39         FDRE                                         r  FSM_sequential_StateNext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.832     1.990    Clock100MHz_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  FSM_sequential_StateNext_reg[1]/C
                         clock pessimism             -0.479     1.511    
    SLICE_X38Y39         FDRE (Hold_fdre_C_D)         0.120     1.631    FSM_sequential_StateNext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 FSM_sequential_StateNext_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_State_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.247%)  route 0.169ns (50.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.563     1.476    Clock100MHz_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  FSM_sequential_StateNext_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  FSM_sequential_StateNext_reg[1]/Q
                         net (fo=1, routed)           0.169     1.809    StateNext[1]
    SLICE_X40Y39         FDCE                                         r  FSM_sequential_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.833     1.991    Clock100MHz_IBUF_BUFG
    SLICE_X40Y39         FDCE                                         r  FSM_sequential_State_reg[1]/C
                         clock pessimism             -0.479     1.512    
    SLICE_X40Y39         FDCE (Hold_fdce_C_D)         0.070     1.582    FSM_sequential_State_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 FSM_sequential_StateNext_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.247%)  route 0.169ns (50.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.564     1.477    Clock100MHz_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  FSM_sequential_StateNext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  FSM_sequential_StateNext_reg[0]/Q
                         net (fo=1, routed)           0.169     1.810    StateNext[0]
    SLICE_X40Y40         FDCE                                         r  FSM_sequential_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.834     1.992    Clock100MHz_IBUF_BUFG
    SLICE_X40Y40         FDCE                                         r  FSM_sequential_State_reg[0]/C
                         clock pessimism             -0.479     1.513    
    SLICE_X40Y40         FDCE (Hold_fdce_C_D)         0.070     1.583    FSM_sequential_State_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 FSM_sequential_StateNext_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_State_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.045%)  route 0.170ns (50.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.563     1.476    Clock100MHz_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  FSM_sequential_StateNext_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  FSM_sequential_StateNext_reg[2]/Q
                         net (fo=1, routed)           0.170     1.811    StateNext[2]
    SLICE_X40Y39         FDCE                                         r  FSM_sequential_State_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.833     1.991    Clock100MHz_IBUF_BUFG
    SLICE_X40Y39         FDCE                                         r  FSM_sequential_State_reg[2]/C
                         clock pessimism             -0.479     1.512    
    SLICE_X40Y39         FDCE (Hold_fdce_C_D)         0.066     1.578    FSM_sequential_State_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_StateNext_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.115%)  route 0.209ns (52.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.563     1.476    Clock100MHz_IBUF_BUFG
    SLICE_X40Y39         FDCE                                         r  FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  FSM_sequential_State_reg[1]/Q
                         net (fo=22, routed)          0.209     1.826    State[1]
    SLICE_X38Y40         LUT6 (Prop_lut6_I2_O)        0.045     1.871 r  FSM_sequential_StateNext[0]_i_1/O
                         net (fo=1, routed)           0.000     1.871    FSM_sequential_StateNext[0]_i_1_n_0
    SLICE_X38Y40         FDRE                                         r  FSM_sequential_StateNext_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.833     1.991    Clock100MHz_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  FSM_sequential_StateNext_reg[0]/C
                         clock pessimism             -0.479     1.512    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.120     1.632    FSM_sequential_StateNext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timedone_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.643%)  route 0.213ns (53.357%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.563     1.476    Clock100MHz_IBUF_BUFG
    SLICE_X40Y39         FDCE                                         r  FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  FSM_sequential_State_reg[1]/Q
                         net (fo=22, routed)          0.213     1.830    State[1]
    SLICE_X38Y40         LUT6 (Prop_lut6_I5_O)        0.045     1.875 r  timedone_i_1/O
                         net (fo=1, routed)           0.000     1.875    timedone_i_1_n_0
    SLICE_X38Y40         FDRE                                         r  timedone_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.833     1.991    Clock100MHz_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  timedone_reg/C
                         clock pessimism             -0.479     1.512    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.121     1.633    timedone_reg
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 timecounter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timecounter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.565     1.478    Clock100MHz_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  timecounter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  timecounter_reg[20]/Q
                         net (fo=2, routed)           0.117     1.737    timecounter_reg_n_0_[20]
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  timecounter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    data0[20]
    SLICE_X39Y43         FDRE                                         r  timecounter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.834     1.992    Clock100MHz_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  timecounter_reg[20]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.105     1.583    timecounter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 timecounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timecounter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.565     1.478    Clock100MHz_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  timecounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  timecounter_reg[28]/Q
                         net (fo=2, routed)           0.117     1.737    timecounter_reg_n_0_[28]
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  timecounter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    data0[28]
    SLICE_X39Y45         FDRE                                         r  timecounter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.834     1.992    Clock100MHz_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  timecounter_reg[28]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.105     1.583    timecounter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 timecounter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timecounter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.564     1.477    Clock100MHz_IBUF_BUFG
    SLICE_X39Y41         FDRE                                         r  timecounter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  timecounter_reg[12]/Q
                         net (fo=2, routed)           0.118     1.736    timecounter_reg_n_0_[12]
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  timecounter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    data0[12]
    SLICE_X39Y41         FDRE                                         r  timecounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.833     1.991    Clock100MHz_IBUF_BUFG
    SLICE_X39Y41         FDRE                                         r  timecounter_reg[12]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X39Y41         FDRE (Hold_fdre_C_D)         0.105     1.582    timecounter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clock100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y44    Clock_kHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y40    FSM_sequential_StateNext_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y39    FSM_sequential_StateNext_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y39    FSM_sequential_StateNext_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y39    PWM_OUT_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43    clockcounter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45    clockcounter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45    clockcounter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46    clockcounter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y39    pwm_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y39    pwm_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y39    pwm_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y39    FSM_sequential_State_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y39    FSM_sequential_State_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y39    pwm_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y40    FSM_sequential_StateNext_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y39    FSM_sequential_StateNext_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y39    FSM_sequential_StateNext_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y40    pwm_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y41    pwm_counter_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y41    pwm_counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y41    pwm_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y41    pwm_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y42    pwm_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y42    pwm_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44    Clock_kHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y40    FSM_sequential_StateNext_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y39    FSM_sequential_StateNext_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y39    FSM_sequential_StateNext_reg[2]/C



