{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "2a18229d-090c-4ef2-9abd-cdc5ddbc8e7e",
   "metadata": {},
   "outputs": [],
   "source": [
    "%load_ext pytest_notebook.ipy_magic"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "2b8c2905-f313-436b-acea-90c7b4383080",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\u001b[1m============================= test session starts ==============================\u001b[0m\n",
      "platform linux -- Python 3.10.0, pytest-8.2.0, pluggy-1.5.0 -- /usr/local/bin/python\n",
      "cachedir: .pytest_cache\n",
      "rootdir: /tmp/tmpkoqfjdqq\n",
      "configfile: pytest.ini\n",
      "plugins: pytest_notebook-0.10.0, anyio-4.3.0\n",
      "\u001b[1mcollecting ... \u001b[0mcollected 31 items\n",
      "\n",
      "test_ipycell.py::test_howto[arrays.ipynb] \u001b[32mPASSED\u001b[0m\u001b[32m                         [  3%]\u001b[0m\n",
      "test_ipycell.py::test_howto[basics.ipynb] \u001b[32mPASSED\u001b[0m\u001b[33m                         [  6%]\u001b[0m\n",
      "test_ipycell.py::test_howto[blinky.ipynb] \u001b[32mPASSED\u001b[0m\u001b[33m                         [  9%]\u001b[0m\n",
      "test_ipycell.py::test_howto[co-verification.ipynb] \u001b[32mPASSED\u001b[0m\u001b[33m                [ 12%]\u001b[0m\n",
      "test_ipycell.py::test_howto[cyrite_memories.ipynb] \u001b[32mPASSED\u001b[0m\u001b[33m                [ 16%]\u001b[0m\n",
      "test_ipycell.py::test_howto[extensions.ipynb] \u001b[32mPASSED\u001b[0m\u001b[33m                     [ 19%]\u001b[0m\n",
      "test_ipycell.py::test_howto[fsm_counter.ipynb] \u001b[32mPASSED\u001b[0m\u001b[33m                    [ 22%]\u001b[0m\n",
      "test_ipycell.py::test_howto[generators.ipynb] \u001b[32mPASSED\u001b[0m\u001b[33m                     [ 25%]\u001b[0m\n",
      "test_ipycell.py::test_howto[library.ipynb] \u001b[32mPASSED\u001b[0m\u001b[33m                        [ 29%]\u001b[0m\n",
      "test_ipycell.py::test_howto[methods.ipynb] \u001b[31mFAILED\u001b[0m\u001b[31m                        [ 32%]\u001b[0m\n",
      "test_ipycell.py::test_howto[operations.ipynb] \u001b[31mFAILED\u001b[0m\u001b[31m                     [ 35%]\u001b[0m\n",
      "test_ipycell.py::test_howto[ports.ipynb] \u001b[32mPASSED\u001b[0m\u001b[31m                          [ 38%]\u001b[0m\n",
      "test_ipycell.py::test_howto[rtlil.ipynb] \u001b[32mPASSED\u001b[0m\u001b[31m                          [ 41%]\u001b[0m\n",
      "test_ipycell.py::test_howto[sim_intro.ipynb] \u001b[32mPASSED\u001b[0m\u001b[31m                      [ 45%]\u001b[0m\n",
      "test_ipycell.py::test_howto[signals_interfaces.ipynb] \u001b[31mFAILED\u001b[0m\u001b[31m             [ 48%]\u001b[0m\n",
      "test_ipycell.py::test_howto[simulation.ipynb] \u001b[32mPASSED\u001b[0m\u001b[31m                     [ 51%]\u001b[0m\n",
      "test_ipycell.py::test_howto[stdlogic.ipynb] \u001b[32mPASSED\u001b[0m\u001b[31m                       [ 54%]\u001b[0m\n",
      "test_ipycell.py::test_howto[xclkdomain.ipynb] \u001b[32mPASSED\u001b[0m\u001b[31m                     [ 58%]\u001b[0m\n",
      "test_ipycell.py::test_examples[example_fsm_hysteresis.ipynb] \u001b[32mPASSED\u001b[0m\u001b[31m      [ 61%]\u001b[0m\n",
      "test_ipycell.py::test_examples[fun_stuff.ipynb] \u001b[32mPASSED\u001b[0m\u001b[31m                   [ 64%]\u001b[0m\n",
      "test_ipycell.py::test_examples[generator_functions.ipynb] \u001b[32mPASSED\u001b[0m\u001b[31m         [ 67%]\u001b[0m\n",
      "test_ipycell.py::test_examples[gray_counter.ipynb] \u001b[32mPASSED\u001b[0m\u001b[31m                [ 70%]\u001b[0m\n",
      "test_ipycell.py::test_examples[advanced_generators.ipynb] \u001b[32mPASSED\u001b[0m\u001b[31m         [ 74%]\u001b[0m\n",
      "test_ipycell.py::test_examples[conditional_pitfalls.ipynb] \u001b[32mPASSED\u001b[0m\u001b[31m        [ 77%]\u001b[0m\n",
      "test_ipycell.py::test_examples[pipeline_generators.ipynb] \u001b[32mPASSED\u001b[0m\u001b[31m         [ 80%]\u001b[0m\n",
      "test_ipycell.py::test_examples[codec10b8b.ipynb] \u001b[32mPASSED\u001b[0m\u001b[31m                  [ 83%]\u001b[0m\n",
      "test_ipycell.py::test_examples[soc_auxiliaries.ipynb] \u001b[32mPASSED\u001b[0m\u001b[31m             [ 87%]\u001b[0m\n",
      "test_ipycell.py::test_examples[crc.ipynb] \u001b[32mPASSED\u001b[0m\u001b[31m                         [ 90%]\u001b[0m\n",
      "test_ipycell.py::test_examples[tdpram.ipynb] \u001b[32mPASSED\u001b[0m\u001b[31m                      [ 93%]\u001b[0m\n",
      "test_ipycell.py::test_examples[example_barrelshifter.ipynb] \u001b[32mPASSED\u001b[0m\u001b[31m       [ 96%]\u001b[0m\n",
      "test_ipycell.py::test_examples[composite_classes.ipynb] \u001b[32mPASSED\u001b[0m\u001b[31m           [100%]\u001b[0m\n",
      "\n",
      "=================================== FAILURES ===================================\n",
      "\u001b[31m\u001b[1m__________________________ test_howto[methods.ipynb] ___________________________\u001b[0m\n",
      "\n",
      "nb_regression = NBRegressionFixture(exec_notebook=True, exec_cwd='/home/cyrite/src/myhdl2/myhdl.v2we/howto', exec_allow_errors=False, ... diff_ignore=('/cells/*/outputs/*/data/image/svg+xml',), diff_use_color=True, diff_color_words=False, force_regen=True)\n",
      "uut = 'methods.ipynb'\n",
      "\n",
      "    \u001b[0m\u001b[37m@pytest\u001b[39;49;00m.mark.parametrize(\u001b[33m\"\u001b[39;49;00m\u001b[33muut\u001b[39;49;00m\u001b[33m\"\u001b[39;49;00m, HOWTO)\u001b[90m\u001b[39;49;00m\n",
      "    \u001b[94mdef\u001b[39;49;00m \u001b[92mtest_howto\u001b[39;49;00m(nb_regression, uut):\u001b[90m\u001b[39;49;00m\n",
      "        nb_regression.force_regen = \u001b[94mTrue\u001b[39;49;00m\u001b[90m\u001b[39;49;00m\n",
      "    \u001b[90m\u001b[39;49;00m\n",
      "        \u001b[94mwith\u001b[39;49;00m importlib_resources.path(howto, uut) \u001b[94mas\u001b[39;49;00m path:\u001b[90m\u001b[39;49;00m\n",
      ">           nb_regression.check(\u001b[96mstr\u001b[39;49;00m(path))\u001b[90m\u001b[39;49;00m\n",
      "\u001b[1m\u001b[31mE           pytest_notebook.nb_regression.NBRegressionError: Files differ and --nb-force-regen set, regenerating file at:\u001b[0m\n",
      "\u001b[1m\u001b[31mE           - /home/cyrite/src/myhdl2/myhdl.v2we/howto/methods.ipynb\u001b[0m\n",
      "\n",
      "\u001b[1m\u001b[31mtest_ipycell.py\u001b[0m:66: NBRegressionError\n",
      "----------------------------- Captured stderr call -----------------------------\n",
      "Diff before regeneration:\n",
      "\n",
      "--- expected\n",
      "+++ obtained\n",
      "\u001b[34m\u001b[1m## replaced /cells/1/execution_count:\u001b[0m\n",
      "\u001b[31m-  17\n",
      "\u001b[32m+  1\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## replaced /cells/3/execution_count:\u001b[0m\n",
      "\u001b[31m-  18\n",
      "\u001b[32m+  2\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## replaced /cells/6/execution_count:\u001b[0m\n",
      "\u001b[31m-  19\n",
      "\u001b[32m+  3\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## replaced /cells/9/execution_count:\u001b[0m\n",
      "\u001b[31m-  20\n",
      "\u001b[32m+  4\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## replaced /cells/11/execution_count:\u001b[0m\n",
      "\u001b[31m-  21\n",
      "\u001b[32m+  5\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## replaced /cells/13/execution_count:\u001b[0m\n",
      "\u001b[31m-  22\n",
      "\u001b[32m+  6\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## replaced /cells/15/execution_count:\u001b[0m\n",
      "\u001b[31m-  23\n",
      "\u001b[32m+  7\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## replaced /cells/18/execution_count:\u001b[0m\n",
      "\u001b[31m-  24\n",
      "\u001b[32m+  8\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## replaced /cells/20/execution_count:\u001b[0m\n",
      "\u001b[31m-  25\n",
      "\u001b[32m+  9\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## replaced /cells/20/outputs/1/execution_count:\u001b[0m\n",
      "\u001b[31m-  25\n",
      "\u001b[32m+  9\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## replaced /cells/22/execution_count:\u001b[0m\n",
      "\u001b[31m-  26\n",
      "\u001b[32m+  10\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## replaced /cells/24/execution_count:\u001b[0m\n",
      "\u001b[31m-  27\n",
      "\u001b[32m+  11\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## replaced /cells/26/execution_count:\u001b[0m\n",
      "\u001b[31m-  28\n",
      "\u001b[32m+  12\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## replaced /cells/27/execution_count:\u001b[0m\n",
      "\u001b[31m-  29\n",
      "\u001b[32m+  13\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## replaced /cells/28/execution_count:\u001b[0m\n",
      "\u001b[31m-  30\n",
      "\u001b[32m+  14\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## replaced /cells/29/execution_count:\u001b[0m\n",
      "\u001b[31m-  31\n",
      "\u001b[32m+  15\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## replaced /cells/30/execution_count:\u001b[0m\n",
      "\u001b[31m-  32\n",
      "\u001b[32m+  16\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## modified /cells/30/outputs/0/text:\u001b[0m\n",
      "\u001b[36m@@ -1,41 +1,41 @@\u001b[m\n",
      "\u001b[31m--- File generated from source:\u001b[m\n",
      "\u001b[31m-IPYKERNEL\u001b[m\n",
      "\u001b[31m--- (c) 2016-2022 section5.ch\u001b[m\n",
      "\u001b[31m--- Modifications may be lost, edit the source file instead.\u001b[m\n",
      "\u001b[31m-\u001b[m\n",
      "\u001b[31m-library IEEE;\u001b[m\n",
      "\u001b[31m-use IEEE.std_logic_1164.all;\u001b[m\n",
      "\u001b[31m-use IEEE.numeric_std.all;\u001b[m\n",
      "\u001b[31m-\u001b[m\n",
      "\u001b[31m-library work;\u001b[m\n",
      "\u001b[31m-\u001b[m\n",
      "\u001b[31m-use work.txt_util.all;\u001b[m\n",
      "\u001b[31m-use work.myirl_conversion.all;\u001b[m\n",
      "\u001b[31m-\u001b[m\n",
      "\u001b[31m-entity tb is\u001b[m\n",
      "\u001b[31m-end entity tb;\u001b[m\n",
      "\u001b[31m-\u001b[m\n",
      "\u001b[31m-architecture cyriteHDL of tb is\u001b[m\n",
      "\u001b[31m-    -- Local type declarations\u001b[m\n",
      "\u001b[31m-    -- Signal declarations\u001b[m\n",
      "\u001b[31m-    signal s_72ae : unsigned(7 downto 0);\u001b[m\n",
      "\u001b[31m-    signal q : unsigned(7 downto 0);\u001b[m\n",
      "\u001b[31m-    signal b : unsigned(7 downto 0);\u001b[m\n",
      "\u001b[31m-    signal a : unsigned(7 downto 0);\u001b[m\n",
      "\u001b[31m-    signal en : std_ulogic;\u001b[m\n",
      "\u001b[31m-begin\u001b[m\n",
      "\u001b[31m-    \u001b[m\n",
      "\u001b[31m-ff:\u001b[m\n",
      "\u001b[31m-    process(clk)\u001b[m\n",
      "\u001b[31m-    begin\u001b[m\n",
      "\u001b[31m-        if rising_edge(clk) then\u001b[m\n",
      "\u001b[31m-            if (en = '1') then\u001b[m\n",
      "\u001b[31m-                s_72ae <= a;\u001b[m\n",
      "\u001b[31m-            else\u001b[m\n",
      "\u001b[31m-                s_72ae <= b;\u001b[m\n",
      "\u001b[31m-            end if;\u001b[m\n",
      "\u001b[31m-            q <= s_72ae;\u001b[m\n",
      "\u001b[31m-        end if;\u001b[m\n",
      "\u001b[31m-    end process;\u001b[m\n",
      "\u001b[31m-end architecture cyriteHDL;\u001b[m\n",
      "\u001b[31m-\u001b[m\n",
      "\u001b[m2m+\u001b[m\u001b[32m-- File generated from source:\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32mIPYKERNEL\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m-- (c) 2016-2022 section5.ch\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m-- Modifications may be lost, edit the source file instead.\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32mlibrary IEEE;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32muse IEEE.std_logic_1164.all;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32muse IEEE.numeric_std.all;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32mlibrary work;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32muse work.txt_util.all;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32muse work.myirl_conversion.all;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32mentity tb is\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32mend entity tb;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32marchitecture cyriteHDL of tb is\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    -- Local type declarations\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    -- Signal declarations\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    signal s_19c7 : unsigned(7 downto 0);\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    signal q : unsigned(7 downto 0);\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    signal b : unsigned(7 downto 0);\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    signal a : unsigned(7 downto 0);\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    signal en : std_ulogic;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32mbegin\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[41m    \n",
      "\u001b[m2m+\u001b[m\u001b[32mff:\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    process(clk)\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    begin\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m        if rising_edge(clk) then\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m            if (en = '1') then\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m                s_19c7 <= a;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m            else\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m                s_19c7 <= b;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m            end if;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m            q <= s_19c7;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m        end if;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    end process;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32mend architecture cyriteHDL;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[41m\n",
      "\n",
      "\u001b[0m\n",
      "\u001b[31m\u001b[1m_________________________ test_howto[operations.ipynb] _________________________\u001b[0m\n",
      "\n",
      "nb_regression = NBRegressionFixture(exec_notebook=True, exec_cwd='/home/cyrite/src/myhdl2/myhdl.v2we/howto', exec_allow_errors=False, ... diff_ignore=('/cells/*/outputs/*/data/image/svg+xml',), diff_use_color=True, diff_color_words=False, force_regen=True)\n",
      "uut = 'operations.ipynb'\n",
      "\n",
      "    \u001b[0m\u001b[37m@pytest\u001b[39;49;00m.mark.parametrize(\u001b[33m\"\u001b[39;49;00m\u001b[33muut\u001b[39;49;00m\u001b[33m\"\u001b[39;49;00m, HOWTO)\u001b[90m\u001b[39;49;00m\n",
      "    \u001b[94mdef\u001b[39;49;00m \u001b[92mtest_howto\u001b[39;49;00m(nb_regression, uut):\u001b[90m\u001b[39;49;00m\n",
      "        nb_regression.force_regen = \u001b[94mTrue\u001b[39;49;00m\u001b[90m\u001b[39;49;00m\n",
      "    \u001b[90m\u001b[39;49;00m\n",
      "        \u001b[94mwith\u001b[39;49;00m importlib_resources.path(howto, uut) \u001b[94mas\u001b[39;49;00m path:\u001b[90m\u001b[39;49;00m\n",
      ">           nb_regression.check(\u001b[96mstr\u001b[39;49;00m(path))\u001b[90m\u001b[39;49;00m\n",
      "\u001b[1m\u001b[31mE           pytest_notebook.nb_regression.NBRegressionError: Files differ and --nb-force-regen set, regenerating file at:\u001b[0m\n",
      "\u001b[1m\u001b[31mE           - /home/cyrite/src/myhdl2/myhdl.v2we/howto/operations.ipynb\u001b[0m\n",
      "\n",
      "\u001b[1m\u001b[31mtest_ipycell.py\u001b[0m:66: NBRegressionError\n",
      "----------------------------- Captured stderr call -----------------------------\n",
      "Diff before regeneration:\n",
      "\n",
      "--- expected\n",
      "+++ obtained\n",
      "\u001b[34m\u001b[1m## replaced /cells/31/execution_count:\u001b[0m\n",
      "\u001b[31m-  4\n",
      "\u001b[32m+  15\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## replaced /cells/33/execution_count:\u001b[0m\n",
      "\u001b[31m-  5\n",
      "\u001b[32m+  16\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## replaced /cells/35/execution_count:\u001b[0m\n",
      "\u001b[31m-  6\n",
      "\u001b[32m+  17\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## replaced /cells/37/execution_count:\u001b[0m\n",
      "\u001b[31m-  7\n",
      "\u001b[32m+  18\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## modified /cells/37/outputs/0/text:\u001b[0m\n",
      "\u001b[36m@@ -1,31 +1,31 @@\u001b[m\n",
      "\u001b[31m-// File generated from source:\u001b[m\n",
      "\u001b[31m-IPYKERNEL\u001b[m\n",
      "\u001b[31m-// (c) 2016-2022 section5.ch\u001b[m\n",
      "\u001b[31m-// Modifications may be lost, edit the source file instead.\u001b[m\n",
      "\u001b[31m-\u001b[m\n",
      "\u001b[31m-`timescale 1 ns / 1 ps\u001b[m\n",
      "\u001b[31m-`include \"aux.v\"\u001b[m\n",
      "\u001b[31m-// Architecture cyriteHDL\u001b[m\n",
      "\u001b[31m-\u001b[m\n",
      "\u001b[31m-module shifter_unit\u001b[m\n",
      "\u001b[31m-    (\u001b[m\n",
      "\u001b[31m-        input wire [15:0] a,\u001b[m\n",
      "\u001b[31m-        output wire [15:0] q,\u001b[m\n",
      "\u001b[31m-        input wire [3:0] sa\u001b[m\n",
      "\u001b[31m-    );\u001b[m\n",
      "\u001b[31m-    // Local type declarations\u001b[m\n",
      "\u001b[31m-    // Signal declarations\u001b[m\n",
      "\u001b[31m-    wire [15:0] s_4248;\u001b[m\n",
      "\u001b[31m-    wire [15:0] ia;\u001b[m\n",
      "\u001b[31m-    assign  ia = a;\u001b[m\n",
      "\u001b[31m-    assign  q = s_4248;\u001b[m\n",
      "\u001b[31m-    \u001b[m\n",
      "\u001b[31m-    // Instance bshifter_inline\u001b[m\n",
      "\u001b[31m-    bshifter_inline\u001b[m\n",
      "\u001b[31m-        bshifter_inline_1\u001b[m\n",
      "\u001b[31m-        (\u001b[m\n",
      "\u001b[31m-            .d(ia),\u001b[m\n",
      "\u001b[31m-            .sh(sa),\u001b[m\n",
      "\u001b[31m-            .result(s_4248)\u001b[m\n",
      "\u001b[31m-        );\u001b[m\n",
      "\u001b[31m-endmodule // shifter_unit\u001b[m\n",
      "\u001b[m2m+\u001b[m\u001b[32m// File generated from source:\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32mIPYKERNEL\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m// (c) 2016-2022 section5.ch\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m// Modifications may be lost, edit the source file instead.\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m`timescale 1 ns / 1 ps\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m`include \"aux.v\"\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m// Architecture cyriteHDL\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32mmodule shifter_unit\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    (\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m        input wire [15:0] a,\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m        output wire [15:0] q,\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m        input wire [3:0] sa\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    );\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    // Local type declarations\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    // Signal declarations\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    wire [15:0] s_9558;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    wire [15:0] ia;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    assign  ia = a;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    assign  q = s_9558;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[41m    \n",
      "\u001b[m2m+\u001b[m\u001b[32m    // Instance bshifter_inline\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    bshifter_inline\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m        bshifter_inline_1\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m        (\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m            .d(ia),\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m            .sh(sa),\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m            .result(s_9558)\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m        );\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32mendmodule // shifter_unit\u001b[m\u001b[41m\n",
      "\n",
      "\u001b[0m\n",
      "\u001b[31m\u001b[1m_____________________ test_howto[signals_interfaces.ipynb] _____________________\u001b[0m\n",
      "\n",
      "nb_regression = NBRegressionFixture(exec_notebook=True, exec_cwd='/home/cyrite/src/myhdl2/myhdl.v2we/howto', exec_allow_errors=False, ... diff_ignore=('/cells/*/outputs/*/data/image/svg+xml',), diff_use_color=True, diff_color_words=False, force_regen=True)\n",
      "uut = 'signals_interfaces.ipynb'\n",
      "\n",
      "    \u001b[0m\u001b[37m@pytest\u001b[39;49;00m.mark.parametrize(\u001b[33m\"\u001b[39;49;00m\u001b[33muut\u001b[39;49;00m\u001b[33m\"\u001b[39;49;00m, HOWTO)\u001b[90m\u001b[39;49;00m\n",
      "    \u001b[94mdef\u001b[39;49;00m \u001b[92mtest_howto\u001b[39;49;00m(nb_regression, uut):\u001b[90m\u001b[39;49;00m\n",
      "        nb_regression.force_regen = \u001b[94mTrue\u001b[39;49;00m\u001b[90m\u001b[39;49;00m\n",
      "    \u001b[90m\u001b[39;49;00m\n",
      "        \u001b[94mwith\u001b[39;49;00m importlib_resources.path(howto, uut) \u001b[94mas\u001b[39;49;00m path:\u001b[90m\u001b[39;49;00m\n",
      ">           nb_regression.check(\u001b[96mstr\u001b[39;49;00m(path))\u001b[90m\u001b[39;49;00m\n",
      "\u001b[1m\u001b[31mE           pytest_notebook.nb_regression.NBRegressionError: Files differ and --nb-force-regen set, regenerating file at:\u001b[0m\n",
      "\u001b[1m\u001b[31mE           - /home/cyrite/src/myhdl2/myhdl.v2we/howto/signals_interfaces.ipynb\u001b[0m\n",
      "\n",
      "\u001b[1m\u001b[31mtest_ipycell.py\u001b[0m:66: NBRegressionError\n",
      "----------------------------- Captured stderr call -----------------------------\n",
      "Diff before regeneration:\n",
      "\n",
      "--- expected\n",
      "+++ obtained\n",
      "\u001b[34m\u001b[1m## modified /cells/14/outputs/0/text:\u001b[0m\n",
      "\u001b[36m@@ -1,41 +1,41 @@\u001b[m\n",
      "\u001b[31m--- File generated from source:\u001b[m\n",
      "\u001b[31m-IPYKERNEL\u001b[m\n",
      "\u001b[31m--- (c) 2016-2022 section5.ch\u001b[m\n",
      "\u001b[31m--- Modifications may be lost, edit the source file instead.\u001b[m\n",
      "\u001b[31m-\u001b[m\n",
      "\u001b[31m-library IEEE;\u001b[m\n",
      "\u001b[31m-use IEEE.std_logic_1164.all;\u001b[m\n",
      "\u001b[31m-use IEEE.numeric_std.all;\u001b[m\n",
      "\u001b[31m-\u001b[m\n",
      "\u001b[31m-library work;\u001b[m\n",
      "\u001b[31m-\u001b[m\n",
      "\u001b[31m-use work.txt_util.all;\u001b[m\n",
      "\u001b[31m-use work.myirl_conversion.all;\u001b[m\n",
      "\u001b[31m-\u001b[m\n",
      "\u001b[31m-entity unit is\u001b[m\n",
      "\u001b[31m-    port (\u001b[m\n",
      "\u001b[31m-        a : in unsigned(6 downto 0);\u001b[m\n",
      "\u001b[31m-        en : in std_ulogic;\u001b[m\n",
      "\u001b[31m-        q : out unsigned(6 downto 0)\u001b[m\n",
      "\u001b[31m-    );\u001b[m\n",
      "\u001b[31m-end entity unit;\u001b[m\n",
      "\u001b[31m-\u001b[m\n",
      "\u001b[31m-architecture cyriteHDL of unit is\u001b[m\n",
      "\u001b[31m-    -- Local type declarations\u001b[m\n",
      "\u001b[31m-    -- Signal declarations\u001b[m\n",
      "\u001b[31m-    signal b : unsigned(6 downto 0);\u001b[m\n",
      "\u001b[31m-begin\u001b[m\n",
      "\u001b[31m-    \u001b[m\n",
      "\u001b[31m-worker:\u001b[m\n",
      "\u001b[31m-    process(en)\u001b[m\n",
      "\u001b[31m-    begin\u001b[m\n",
      "\u001b[31m-        if (en = '1') then\u001b[m\n",
      "\u001b[31m-            q <= a;\u001b[m\n",
      "\u001b[31m-        else\u001b[m\n",
      "\u001b[31m-            q <= b;\u001b[m\n",
      "\u001b[31m-        end if;\u001b[m\n",
      "\u001b[31m-    end process;\u001b[m\n",
      "\u001b[31m-\u001b[m\n",
      "\u001b[31m-    b <= not a;\u001b[m\n",
      "\u001b[31m-end architecture cyriteHDL;\u001b[m\n",
      "\u001b[31m-\u001b[m\n",
      "\u001b[m2m+\u001b[m\u001b[32m-- File generated from source:\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32mIPYKERNEL\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m-- (c) 2016-2022 section5.ch\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m-- Modifications may be lost, edit the source file instead.\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32mlibrary IEEE;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32muse IEEE.std_logic_1164.all;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32muse IEEE.numeric_std.all;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32mlibrary work;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32muse work.txt_util.all;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32muse work.myirl_conversion.all;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32mentity unit is\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    port (\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m        a : in unsigned(6 downto 0);\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m        en : in std_ulogic;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m        q : out unsigned(6 downto 0)\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    );\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32mend entity unit;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32marchitecture cyriteHDL of unit is\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    -- Local type declarations\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    -- Signal declarations\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    signal b : unsigned(6 downto 0);\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32mbegin\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[41m    \n",
      "\u001b[m2m+\u001b[m\u001b[32mworker:\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    process(en)\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    begin\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m        if (en = '1') then\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m            q <= a;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m        else\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m            q <= b;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m        end if;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    end process;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    b <= not a;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32mend architecture cyriteHDL;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[41m\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## modified /cells/27/outputs/0/text:\u001b[0m\n",
      "\u001b[36m@@ -1,30 +1,30 @@\u001b[m\n",
      "\u001b[31m--- File generated from source:\u001b[m\n",
      "\u001b[31m-IPYKERNEL\u001b[m\n",
      "\u001b[31m--- (c) 2016-2022 section5.ch\u001b[m\n",
      "\u001b[31m--- Modifications may be lost, edit the source file instead.\u001b[m\n",
      "\u001b[31m-\u001b[m\n",
      "\u001b[31m-library IEEE;\u001b[m\n",
      "\u001b[31m-use IEEE.std_logic_1164.all;\u001b[m\n",
      "\u001b[31m-use IEEE.numeric_std.all;\u001b[m\n",
      "\u001b[31m-\u001b[m\n",
      "\u001b[31m-library work;\u001b[m\n",
      "\u001b[31m-\u001b[m\n",
      "\u001b[31m-use work.txt_util.all;\u001b[m\n",
      "\u001b[31m-use work.myirl_conversion.all;\u001b[m\n",
      "\u001b[31m-\u001b[m\n",
      "\u001b[31m-entity unit0 is\u001b[m\n",
      "\u001b[31m-    generic (\u001b[m\n",
      "\u001b[31m-        ARGUMENT: string := \"dynamic\"\u001b[m\n",
      "\u001b[31m-    );\u001b[m\n",
      "\u001b[31m-    port (\u001b[m\n",
      "\u001b[31m-        b : out std_ulogic\u001b[m\n",
      "\u001b[31m-    );\u001b[m\n",
      "\u001b[31m-end entity unit0;\u001b[m\n",
      "\u001b[31m-\u001b[m\n",
      "\u001b[31m-architecture cyriteHDL of unit0 is\u001b[m\n",
      "\u001b[31m-    -- Local type declarations\u001b[m\n",
      "\u001b[31m-    -- Signal declarations\u001b[m\n",
      "\u001b[31m-begin\u001b[m\n",
      "\u001b[31m-    b <= '1';\u001b[m\n",
      "\u001b[31m-end architecture cyriteHDL;\u001b[m\n",
      "\u001b[31m-\u001b[m\n",
      "\u001b[m2m+\u001b[m\u001b[32m-- File generated from source:\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32mIPYKERNEL\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m-- (c) 2016-2022 section5.ch\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m-- Modifications may be lost, edit the source file instead.\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32mlibrary IEEE;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32muse IEEE.std_logic_1164.all;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32muse IEEE.numeric_std.all;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32mlibrary work;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32muse work.txt_util.all;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32muse work.myirl_conversion.all;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32mentity unit0 is\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    generic (\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m        ARGUMENT: string := \"dynamic\"\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    );\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    port (\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m        b : out std_ulogic\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    );\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32mend entity unit0;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32marchitecture cyriteHDL of unit0 is\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    -- Local type declarations\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    -- Signal declarations\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32mbegin\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m    b <= '1';\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32mend architecture cyriteHDL;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[41m\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## modified /cells/39/outputs/0/text:\u001b[0m\n",
      "\u001b[36m@@ -1,11 +1,11 @@\u001b[m\n",
      "\u001b[31m-16-    );\u001b[m\n",
      "\u001b[31m-17-    // Local type declarations\u001b[m\n",
      "\u001b[31m-18-    // Signal declarations\u001b[m\n",
      "\u001b[31m-19-    reg [4:0] b;\u001b[m\n",
      "\u001b[31m-20-    \u001b[m\n",
      "\u001b[31m-21:    always @ (posedge clk ) begin : WORKER\u001b[m\n",
      "\u001b[31m-22-        if (reset == 1'b1) begin\u001b[m\n",
      "\u001b[31m-23-            b <= 5'b11111; /* default */\u001b[m\n",
      "\u001b[31m-24-        end else begin\u001b[m\n",
      "\u001b[31m-25-            b <= a;\u001b[m\n",
      "\u001b[31m-26-        end\u001b[m\n",
      "\u001b[m2m+\u001b[m\u001b[32m16-    );\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m17-    // Local type declarations\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m18-    // Signal declarations\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m19-    reg [4:0] b;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m20-\u001b[m\u001b[41m    \n",
      "\u001b[m2m+\u001b[m\u001b[32m21:    always @ (posedge clk ) begin : WORKER\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m22-        if (reset == 1'b1) begin\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m23-            b <= 5'b11111; /* default */\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m24-        end else begin\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m25-            b <= a;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m26-        end\u001b[m\u001b[41m\n",
      "\n",
      "\u001b[0m\u001b[34m\u001b[1m## modified /cells/42/outputs/0/text:\u001b[0m\n",
      "\u001b[36m@@ -1,17 +1,17 @@\u001b[m\n",
      " TMPDIR\u001b[m\n",
      "\u001b[31m-26-    -- Signal declarations\u001b[m\n",
      "\u001b[31m-27-    signal b : unsigned(4 downto 0);\u001b[m\n",
      "\u001b[31m-28-begin\u001b[m\n",
      "\u001b[31m-29-    \u001b[m\n",
      "\u001b[31m-30-worker:\u001b[m\n",
      "\u001b[31m-31:    process(clk, reset)\u001b[m\n",
      "\u001b[31m-32-    begin\u001b[m\n",
      "\u001b[31m-33-        if reset = '0' then\u001b[m\n",
      "\u001b[31m-34-            b <= \"11111\";\u001b[m\n",
      "\u001b[31m-35-        elsif rising_edge(clk) then\u001b[m\n",
      "\u001b[31m-36-            b <= a;\u001b[m\n",
      "\u001b[31m-37-        end if;\u001b[m\n",
      "\u001b[31m-38:    end process;\u001b[m\n",
      "\u001b[31m-39-    q <= a;\u001b[m\n",
      "\u001b[31m-40-end architecture cyriteHDL;\u001b[m\n",
      "\u001b[31m-41-\u001b[m\n",
      "\u001b[m2m+\u001b[m\u001b[32m26-    -- Signal declarations\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m27-    signal b : unsigned(4 downto 0);\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m28-begin\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m29-\u001b[m\u001b[41m    \n",
      "\u001b[m2m+\u001b[m\u001b[32m30-worker:\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m31:    process(clk, reset)\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m32-    begin\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m33-        if reset = '0' then\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m34-            b <= \"11111\";\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m35-        elsif rising_edge(clk) then\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m36-            b <= a;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m37-        end if;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m38:    end process;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m39-    q <= a;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m40-end architecture cyriteHDL;\u001b[m\u001b[41m\n",
      "\u001b[m2m+\u001b[m\u001b[32m41-\u001b[m\u001b[41m\n",
      "\n",
      "\u001b[0m\n",
      "\u001b[36m\u001b[1m=========================== short test summary info ============================\u001b[0m\n",
      "\u001b[31mFAILED\u001b[0m test_ipycell.py::\u001b[1mtest_howto[methods.ipynb]\u001b[0m - pytest_notebook.nb_regression.NBRegressionError: Files differ and --nb-forc...\n",
      "\u001b[31mFAILED\u001b[0m test_ipycell.py::\u001b[1mtest_howto[operations.ipynb]\u001b[0m - pytest_notebook.nb_regression.NBRegressionError: Files differ and --nb-forc...\n",
      "\u001b[31mFAILED\u001b[0m test_ipycell.py::\u001b[1mtest_howto[signals_interfaces.ipynb]\u001b[0m - pytest_notebook.nb_regression.NBRegressionError: Files differ and --nb-forc...\n",
      "\u001b[31m============ \u001b[31m\u001b[1m3 failed\u001b[0m, \u001b[32m28 passed\u001b[0m, \u001b[33m31 warnings\u001b[0m\u001b[31m in 242.82s (0:04:02)\u001b[0m\u001b[31m =============\u001b[0m\n"
     ]
    }
   ],
   "source": [
    "%%pytest -v  --color=yes --disable-warnings --nb-exec-timeout 50\n",
    "\n",
    "---\n",
    "[pytest]\n",
    "nb_test_files = True\n",
    "nb_diff_ignore = \n",
    "    /cells/*/outputs/*/data/image/svg+xml\n",
    "nb_diff_replace =\n",
    "    /cells/*/outputs/*/data/text .*graphviz\\.files\\.Source.* \"GRAPH-FILE\"\n",
    "    /cells/*/outputs/*/data/text .*graphviz\\.dot\\..* \"DOTGRAPH\"\n",
    "    /cells/*/outputs/*/data/text .*myhdl._block.* \"BLOCK\"\n",
    "    /cells/*/outputs/*/data/text \\-\\-.Date:.* \"DATE\"\n",
    "    /cells/*/outputs/*/text \\-\\-.Date:.* \"DATE\"\n",
    "    /cells/*/outputs/*/data/text .*/tmp/myirl.* \"TMPFILE\"  \n",
    "    /cells/*/outputs/*/data/text/html .*svg_container.* \"SVG\"  \n",
    "    /cells/*/outputs/*/text .*-rw\\-r\\-\\-r\\-\\-.* \"FILE\"\n",
    "    /cells/*/outputs/*/text .*Finished.(.*).in.*secs \"ELAB_TIME\"\n",
    "    /cells/*/outputs/*/text .*.at.0x.* \"PYOBJ\"\n",
    "    /cells/*/outputs/*/data/text .*.at.0x.* \"PYOBJ\"\n",
    "    /cells/*/outputs/*/text .*<ipython-input-.*>.* \"IPYTHON\"    \n",
    "    /cells/*/outputs/*/text .*ipykernel_.*\\.py \"IPYKERNEL\"\n",
    "    /cells/*/outputs/*/text .*/tmp/myirl.* \"TMPDIR\"\n",
    "    /cells/*/outputs/*/data/text .*/home/.*/ \"HOMEDIR\"    \n",
    "    /cells/*/outputs/*/text .*/home/.*/ \"HOMEDIR\"    \n",
    "\n",
    "---\n",
    "\n",
    "import sys\n",
    "import importlib_resources\n",
    "\n",
    "USERNAME = \"jovyan\"\n",
    "\n",
    "sys.path.insert(0, \"/home/%s\" % USERNAME)\n",
    "sys.path.insert(0, \"/home/cyrite/src/myhdl2/myhdl.v2we\")\n",
    "\n",
    "\n",
    "import pytest\n",
    "import examples\n",
    "import howto\n",
    "\n",
    "HOWTO = [\"arrays.ipynb\",\n",
    "         \"basics.ipynb\",\n",
    "         \"blinky.ipynb\",\n",
    "         \"co-verification.ipynb\",\n",
    "         \"cyrite_memories.ipynb\",\n",
    "         \"extensions.ipynb\",\n",
    "         \"fsm_counter.ipynb\",\n",
    "         \"generators.ipynb\",\n",
    "         \"library.ipynb\",\n",
    "         \"methods.ipynb\",\n",
    "         \"operations.ipynb\",\n",
    "         \"ports.ipynb\",\n",
    "         \"rtlil.ipynb\",\n",
    "         \"sim_intro.ipynb\",\n",
    "         \"signals_interfaces.ipynb\",\n",
    "         \"simulation.ipynb\",\n",
    "         \"stdlogic.ipynb\",\n",
    "         \"xclkdomain.ipynb\"\n",
    "]\n",
    "\n",
    "EXAMPLES  = [\n",
    "    \"example_fsm_hysteresis.ipynb\",\n",
    "    \"fun_stuff.ipynb\",\n",
    "    \"generator_functions.ipynb\",\n",
    "    \"gray_counter.ipynb\",\n",
    "    \"advanced_generators.ipynb\",\n",
    "    \"conditional_pitfalls.ipynb\",\n",
    "    \"pipeline_generators.ipynb\",\n",
    "    # REMOVED: \"class_factories.ipynb\",\n",
    "    \"codec10b8b.ipynb\",  \"soc_auxiliaries.ipynb\",\n",
    "    \"crc.ipynb\",    \"tdpram.ipynb\",\n",
    "    \"example_barrelshifter.ipynb\", \n",
    "    \"composite_classes.ipynb\",\n",
    "    #\"target_rtlil.ipynb\",\n",
    "    # \"test_pipe.ipynb\",\n",
    "    # \"wavelet.ipynb\"\n",
    "\n",
    "]\n",
    "\n",
    "# No longer tested. Requires myhdl installation.\n",
    "MYHDL_LEGACY_UNTESTED = [\n",
    "    \"arith_pitfalls.ipynb\",  \"myhdl_concat.ipynb\",\n",
    "    \"bool_pitfalls.ipynb\", \n",
    "]\n",
    "\n",
    "@pytest.mark.parametrize(\"uut\", HOWTO)\n",
    "def test_howto(nb_regression, uut):\n",
    "    nb_regression.force_regen = True\n",
    "\n",
    "    with importlib_resources.path(howto, uut) as path:\n",
    "        nb_regression.check(str(path))\n",
    "\n",
    "@pytest.mark.parametrize(\"uut\", EXAMPLES)\n",
    "def test_examples(nb_regression, uut):\n",
    "    nb_regression.force_regen = True\n",
    "\n",
    "    with importlib_resources.path(examples, uut) as path:\n",
    "        nb_regression.check(str(path))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "0a2fd9a3-74c0-4843-a099-cb5505ad06fb",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
