#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Nov 15 22:02:44 2017
# Process ID: 7796
# Current directory: C:/Users/venka/Documents/lab2_handout/lab2_handout.runs/system_axi_quad_spi_0_1_synth_1
# Command line: vivado.exe -log system_axi_quad_spi_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axi_quad_spi_0_1.tcl
# Log file: C:/Users/venka/Documents/lab2_handout/lab2_handout.runs/system_axi_quad_spi_0_1_synth_1/system_axi_quad_spi_0_1.vds
# Journal file: C:/Users/venka/Documents/lab2_handout/lab2_handout.runs/system_axi_quad_spi_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
source system_axi_quad_spi_0_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 375.727 ; gain = 81.137
INFO: [Synth 8-638] synthesizing module 'system_axi_quad_spi_0_1' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_1/synth/system_axi_quad_spi_0_1.vhd:97]
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:33031]
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi_top' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:31304]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' (1#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' (1#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' (1#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' (1#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' (1#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' (1#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' (1#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' (1#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' (1#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' (1#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' (1#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' (1#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' (1#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' (1#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' (1#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' (1#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' (1#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' (1#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' (1#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' (1#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' (1#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' (1#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' (1#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' (1#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' (1#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' (1#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' (1#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'qspi_core_interface' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:17844]
INFO: [Synth 8-638] synthesizing module 'reset_sync_module' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:2426]
INFO: [Synth 8-256] done synthesizing module 'reset_sync_module' (5#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:2426]
INFO: [Synth 8-638] synthesizing module 'cross_clk_sync_fifo_1' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:13594]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (6#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (6#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (6#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cross_clk_sync_fifo_1' (7#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:13594]
INFO: [Synth 8-638] synthesizing module 'async_fifo_fg' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/c387/hdl/lib_fifo_v1_0_rfs.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'async_fifo_fg' (31#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/c387/hdl/lib_fifo_v1_0_rfs.vhd:253]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (31#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'counter_f' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:669]
INFO: [Synth 8-256] done synthesizing module 'counter_f' (32#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:669]
INFO: [Synth 8-638] synthesizing module 'qspi_fifo_ifmodule' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:12121]
INFO: [Synth 8-256] done synthesizing module 'qspi_fifo_ifmodule' (33#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:12121]
INFO: [Synth 8-638] synthesizing module 'qspi_occupancy_reg' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:3646]
INFO: [Synth 8-256] done synthesizing module 'qspi_occupancy_reg' (34#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:3646]
INFO: [Synth 8-638] synthesizing module 'qspi_mode_0_module' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:7854]
INFO: [Synth 8-256] done synthesizing module 'qspi_mode_0_module' (35#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:7854]
INFO: [Synth 8-638] synthesizing module 'qspi_cntrl_reg' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:12476]
INFO: [Synth 8-256] done synthesizing module 'qspi_cntrl_reg' (36#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:12476]
INFO: [Synth 8-638] synthesizing module 'qspi_status_slave_sel_reg' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:2657]
INFO: [Synth 8-256] done synthesizing module 'qspi_status_slave_sel_reg' (37#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:2657]
INFO: [Synth 8-638] synthesizing module 'soft_reset' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:874]
INFO: [Synth 8-256] done synthesizing module 'soft_reset' (38#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:874]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (39#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'qspi_core_interface' (40#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:17844]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi_top' (41#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:31304]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi' (42#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:33031]
INFO: [Synth 8-256] done synthesizing module 'system_axi_quad_spi_0_1' (43#1) [c:/Users/venka/Documents/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_1/synth/system_axi_quad_spi_0_1.vhd:97]
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 515.574 ; gain = 220.984
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 515.574 ; gain = 220.984
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 739.688 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:01:12 . Memory (MB): peak = 739.688 ; gain = 445.098
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:01:12 . Memory (MB): peak = 739.688 ; gain = 445.098
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:01:12 . Memory (MB): peak = 739.688 ; gain = 445.098
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:01:14 . Memory (MB): peak = 739.688 ; gain = 445.098
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:01:16 . Memory (MB): peak = 739.688 ; gain = 445.098
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------------------+
|Module Name | RTL Object                                                                                                                                                                                                                 | Inference      | Size (Depth x Width) | Primitives                 | 
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------------------+
|U0          | NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 256 x 8              | RAM64X1D x 8  RAM64M x 8   | 
|U0          | NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 256 x 8              | RAM64X1D x 8  RAM64M x 8   | 
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:01:27 . Memory (MB): peak = 739.688 ; gain = 445.098
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:01:28 . Memory (MB): peak = 739.688 ; gain = 445.098
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:01:28 . Memory (MB): peak = 739.688 ; gain = 445.098
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:01:29 . Memory (MB): peak = 739.688 ; gain = 445.098
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:01:29 . Memory (MB): peak = 739.688 ; gain = 445.098
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:01:29 . Memory (MB): peak = 739.688 ; gain = 445.098
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:01:29 . Memory (MB): peak = 739.688 ; gain = 445.098
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:01:29 . Memory (MB): peak = 739.688 ; gain = 445.098
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:01:29 . Memory (MB): peak = 739.688 ; gain = 445.098

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     4|
|2     |LUT1     |    17|
|3     |LUT2     |   109|
|4     |LUT3     |    41|
|5     |LUT4     |    88|
|6     |LUT5     |    83|
|7     |LUT6     |   152|
|8     |RAM64M   |    16|
|9     |RAM64X1D |    16|
|10    |SRL16E   |     1|
|11    |FD       |     6|
|12    |FDCE     |   266|
|13    |FDPE     |    60|
|14    |FDR      |    77|
|15    |FDRE     |   274|
|16    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:01:29 . Memory (MB): peak = 739.688 ; gain = 445.098
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:01:31 . Memory (MB): peak = 739.688 ; gain = 452.855
