Amagbegnon, T. P. 1995. Forme canonique arborescente des horloges de SIGNAL. PhD Thesis (December), University of Rennes I.
J. R. Beauvais , R. Houdebine , P. Le Guernic , E. Rutten , T. Gautier, A Translation of Statecharts into Signal Approach of Time, Interoperability, Proceedings of the 1998 International Conference on Application of Concurrency to System Design, p.52, March 23-26, 1998
Bergamaschi, R. A. 1998. Behavioral synthesis: an overview. IBM Tech. Rep. RC20944.
Reinaldo A. Bergamaschi , Raul Camposano , Michael Payer, Allocation algorithms based on path analysis, Integration, the VLSI Journal, v.13 n.3, p.283-299, Sept. 1992[doi>10.1016/0167-9260(92)90032-T]
Bergamaschi, R. A. and Kuehlmann, A. 1993. A system for production use of high-level synthesis. IEEE Trans. VLSI Syst. 1, 3, 233--243.
Reinaldo A. Bergamaschi , Salil Raje , Louise Trevillyan, Control-flow versus data-flow-based scheduling: combining both approaches in an adaptive scheduling system, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.1, p.82-100, March 1997[doi>10.1109/92.555989]
Besnard, L. 1991. Compilation de SIGNAL: Horloges, dependances, environment. PhD Thesis, University of Rennes I.
Camposano, R. 1991. Path-based scheduling for synthesis. IEEE Trans. CAD 10, 1, 85--93.
Lori Carter , Beth Simon , Brad Calder , Larry Carter , Jeanne Ferrante, Predicated Static Single Assignment, Proceedings of the 1999 International Conference on Parallel Architectures and Compilation Techniques, p.245, October 12-16, 1999
Chaiyakul, V., Gajski, D. D., and Ramachandran, L. 1992. Minimizing syntactic variance with assignment decision diagrams. UCI Tech. Rep. ICS-TR-92-34 (April).
R. Cytron , J. Ferrante , B. K. Rosen , M. N. Wegman , F. K. Zadeck, An efficient method of computing static single assignment form, Proceedings of the 16th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, p.25-35, January 11-13, 1989, Austin, Texas, USA[doi>10.1145/75277.75280]
Dos Santos, L. C. V. 1997. A method to control compensation code during global scheduling. Proceedings of the ProRISC CSSP97 Workshop, 457--464.
Luiz C. V. Dos Santos , M. J. M. Heijligers , C. A. J. Van Eijk , J. Van Eijnhoven , J. A. G. Jess, A code-motion pruning technique for global scheduling, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.1, p.1-38, Jan. 2000[doi>10.1145/329458.329461]
Fisher, J. A. 1981. Trace scheduling: A technique for global microcode compaction. IEEE Trans. Comput. 30, 7, (July), 478--490.
Michael R. Garey , David S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, W. H. Freeman & Co., New York, NY, 1979
M. Girkar , C. D. Polychronopoulos, Automatic Extraction of Functional Parallelism from Ordinary Programs, IEEE Transactions on Parallel and Distributed Systems, v.3 n.2, p.166-178, March 1992[doi>10.1109/71.127258]
S. H. Huang , Y. L. Jeang , C. T. Hwang , Y. C. Hsu , J. F. Wang, A tree-based scheduling algorithm for control-dominated circuits, Proceedings of the 30th international Design Automation Conference, p.578-582, June 14-18, 1993, Dallas, Texas, USA[doi>10.1145/157485.165051]
Hsiao-ping Juan , Viraphol Chaiyakul , Daniel D. Gajski, Condition graphs for high-quality behavioral synthesis, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.170-174, November 06-10, 1994, San Jose, California, USA
A. Kifli , G. Goosens , H. De Man, A unified scheduling model for high-level synthesis and code generation, Proceedings of the 1995 European conference on Design and Test, p.234, March 06-09, 1995
Kim, T., Liu, J. W. S., and Liu, C. L. 1991. A scheduling algorithm for conditional resource sharing. In Proceedings of the ICCAD 91, 84--87.
Kim, T., Yonezawa, N., Liu, J. W. S., and Liu, C. L. 1994. A scheduling algorithm for conditional resource sharing---A hierarchical reduction approach. IEEE Trans. CAD 13, 4 (April), 425--438.
Kountouris, A. 1998. Outils pour la validation temporelle et l'optimisation de programmes synchrones. PhD Thesis, University of Rennes 1 (October).
Apostolos A. Kountouris , Christophe Wolinski, Hierarchical Conditional Dependency Graphs for Mutual Exclusiveness Identification, Proceedings of the 12th International Conference on VLSI Design - 'VLSI for the Information Appliance', p.146, January 10-13, 1999
Kountouris, A. and Wolinski, C. 1999. High level pre-synthesis optimization steps using ierarchical conditional dependency graphs. In Proceedings of the 25th Euromicro Conference, Milano, Italy, (September), IEEE CS Press, Los Alamitos, Calif.
Apostolos A. Kountouris , Christophe Wolinski , Jean-Christophe Le Lann, High-level synthesis using hierarchical conditional dependency graphs in the CODESIS system, Journal of Systems Architecture: the EUROMICRO Journal, v.47 n.3-4, p.293-313, April 2001[doi>10.1016/S1383-7621(00)00051-5]
Krzysztof Kuchcinski , Christophe Wolinski, Synthesis of Conditional Behaviors Using Hierarchical Conditional Dependency Graphs and Constraint Logic Programming, Proceedings of the Euromicro Symposium on Digital Systems Design, p.220, September 04-06, 2001
G. Lakshminarayana , K. S. Khouri , N. K. Jha, Wavesched: a novel scheduling technique for control-flow intensive designs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.5, p.505-523, November 2006[doi>10.1109/43.759064]
G. Lakshminarayana , A. Raghunathan , N. K. Jha, Incorporating speculative execution into scheduling of control-flow-intensive designs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.3, p.308-324, November 2006[doi>10.1109/43.833200]
Le Guernic, P., Le Borgne, M., Gautier, T., and Le Maire, C. 1991. Programming real-time applications with SIGNAL. Proc. IEEE 79, 9 (Sept.), 1321--1336.
Jian Li , Rajesh K. Gupta, Timed decision table and its applications in pre-synthesis and partial synthesis of digital circuits, University of Illinois at Urbana-Champaign, Champaign, IL, 1999
J. Li , R. K. Gupta, An algorithm to determine mutually exclusive operations in behavioral descriptions, Proceedings of the conference on Design, automation and test in Europe, p.457-465, February 23-26, 1998, Le Palais des CongrÃ©s de Paris, France
Youn-Long Lin, Recent developments in high-level synthesis, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.2 n.1, p.2-21, Jan. 1997[doi>10.1145/250243.250245]
Alexandru Nicolau, Percolation Scheduling: A Parallel Compilation Technique, Cornell University, Ithaca, NY, 1985
Novack, S. and Nicolau, A. 1993. Trailblazing: A hierarchical approach to percolation scheduling. In Proceedings of the International Conference on Paralel Processing (2, August), 120--124.
Park, I. C. and Kyung, C. M. 1993. FAMOS: An efficient scheduling algorithm for high-level synthesis. IEEE Trans. CAD 12, 10 (Oct.), 1437--1448.
Alice C. Parker , Jorge T. Pizarro , Mitch Mlinar, MAHA: a program for datapath synthesis, Proceedings of the 23rd ACM/IEEE Design Automation Conference, p.461-466, July 1986, Las Vegas, Nevada, USA
Constantine D. Polychronopoulos, The hierarchical task graph and its use in auto-scheduling, Proceedings of the 5th international conference on Supercomputing, p.252-263, June 17-21, 1991, Cologne, West Germany[doi>10.1145/109025.109089]
Roni Potasman , Joseph Lis , Alexandru Nicolau , Daniel Gajski, Percolation based synthesis, Proceedings of the 27th ACM/IEEE Design Automation Conference, p.444-449, June 24-27, 1990, Orlando, Florida, USA[doi>10.1145/123186.123333]
R. Puri , J. Gu, An efficient algorithm for Microword length minimization, Proceedings of the 29th ACM/IEEE Design Automation Conference, p.651-656, June 08-12, 1992, Anaheim, California, USA
Ivan P. Radivojevic , Forrest Brewer, Analysis of conditional resource sharing using a guard-based control representation, Proceedings of the 1995 International Conference on Computer Design: VLSI in Computers and Processors, p.434-445, October 02-04, 1995
I. Radivojevic , F. Brewer, A new symbolic technique for control-dependent scheduling, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.1, p.45-57, November 2006[doi>10.1109/43.486271]
M. Rim , R. Jain, Representing conditional branches for high-level synthesis applications, Proceedings of the 29th ACM/IEEE Design Automation Conference, p.106-111, June 08-12, 1992, Anaheim, California, USA
Leon Stok, Data path synthesis, Integration, the VLSI Journal, v.18 n.1, p.1-71, Dec. 1994[doi>10.1016/0167-9260(94)90011-6]
SYNOPSYS, Behavioral Compiler online documentation.
Chia-Jeng Tseng , Ruey-Sing Wei , Steven G. Rothweiler , Michael M. Tong , Ajoy K. Bose, Bridge: a versatile behavioral synthesis system, Proceedings of the 25th ACM/IEEE Design Automation Conference, p.415-420, June 12-15, 1988, Atlantic City, New Jersey, USA
Tseng, C. J. and Siewiorek, D. P. 1986. Automated synthesis of data paths on digital systems. IEEE Trans. CAD 5, 3 (July), 379--395.
Wakabayashi, K. and Yoshimura, T. 1989. A resource sharing and control synthesis method for conditional branches. In Proceedings of the IEEE ICCAD-89, 62--65.
K. Wakabayashi , H. Tanaka, Global scheduling independent of control dependencies based on condition vectors, Proceedings of the 29th ACM/IEEE Design Automation Conference, p.112-115, June 08-12, 1992, Anaheim, California, USA
