

================================================================
== Vivado HLS Report for 'fireWall64_2'
================================================================
* Date:           Thu May  3 09:58:38 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        fireWall64_2
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      0.00|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         3|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        0|     110|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|      -|        -|       -|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|     297|
|Register             |        -|      -|      480|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|      0|      480|     407|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |stream_garbage_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_garbage_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_garbage_V_dest_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_garbage_V_dest_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_garbage_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_garbage_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_data_V_0_load_A               |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_data_V_0_load_B               |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_dest_V_0_load_A               |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_dest_V_0_load_B               |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_last_V_0_load_A               |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_last_V_0_load_B               |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_data_V_1_load_A              |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_data_V_1_load_B              |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_dest_V_1_load_A              |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_dest_V_1_load_B              |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_last_V_1_load_A              |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_last_V_1_load_B              |    and   |      0|  0|   2|           1|           1|
    |stream_garbage_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_garbage_V_dest_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_garbage_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_data_V_0_state_cmp_full       |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_dest_V_0_state_cmp_full       |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_last_V_0_state_cmp_full       |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_data_V_1_state_cmp_full      |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_dest_V_1_state_cmp_full      |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_last_V_1_state_cmp_full      |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state3_io                        |    or    |      0|  0|   2|           1|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0| 110|          37|          28|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  27|          5|    1|          5|
    |match_in_V_ap_vld_in_sig            |   9|          2|    1|          2|
    |match_in_V_blk_n                    |   9|          2|    1|          2|
    |match_in_V_in_sig                   |   9|          2|    1|          2|
    |stream_garbage_TDATA_blk_n          |   9|          2|    1|          2|
    |stream_garbage_V_data_V_1_data_out  |   9|          2|   64|        128|
    |stream_garbage_V_data_V_1_state     |  15|          3|    2|          6|
    |stream_garbage_V_dest_V_1_data_out  |   9|          2|    8|         16|
    |stream_garbage_V_dest_V_1_state     |  15|          3|    2|          6|
    |stream_garbage_V_last_V_1_data_out  |   9|          2|    1|          2|
    |stream_garbage_V_last_V_1_state     |  15|          3|    2|          6|
    |stream_in_TDATA_blk_n               |   9|          2|    1|          2|
    |stream_in_V_data_V_0_data_out       |   9|          2|   64|        128|
    |stream_in_V_data_V_0_state          |  15|          3|    2|          6|
    |stream_in_V_dest_V_0_data_out       |   9|          2|    8|         16|
    |stream_in_V_dest_V_0_state          |  15|          3|    2|          6|
    |stream_in_V_last_V_0_data_out       |   9|          2|    1|          2|
    |stream_in_V_last_V_0_state          |  15|          3|    2|          6|
    |stream_out_TDATA_blk_n              |   9|          2|    1|          2|
    |stream_out_V_data_V_1_data_out      |   9|          2|   64|        128|
    |stream_out_V_data_V_1_state         |  15|          3|    2|          6|
    |stream_out_V_dest_V_1_data_out      |   9|          2|    8|         16|
    |stream_out_V_dest_V_1_state         |  15|          3|    2|          6|
    |stream_out_V_last_V_1_data_out      |   9|          2|    1|          2|
    |stream_out_V_last_V_1_state         |  15|          3|    2|          6|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 297|         62|  244|        509|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   4|   0|    4|          0|
    |match_in_V_ap_vld_preg               |   1|   0|    1|          0|
    |match_in_V_preg                      |   1|   0|    1|          0|
    |stream_garbage_V_data_V_1_payload_A  |  64|   0|   64|          0|
    |stream_garbage_V_data_V_1_payload_B  |  64|   0|   64|          0|
    |stream_garbage_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_garbage_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_garbage_V_data_V_1_state      |   2|   0|    2|          0|
    |stream_garbage_V_dest_V_1_payload_A  |   8|   0|    8|          0|
    |stream_garbage_V_dest_V_1_payload_B  |   8|   0|    8|          0|
    |stream_garbage_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_garbage_V_dest_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_garbage_V_dest_V_1_state      |   2|   0|    2|          0|
    |stream_garbage_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |stream_garbage_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |stream_garbage_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_garbage_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_garbage_V_last_V_1_state      |   2|   0|    2|          0|
    |stream_in_V_data_V_0_payload_A       |  64|   0|   64|          0|
    |stream_in_V_data_V_0_payload_B       |  64|   0|   64|          0|
    |stream_in_V_data_V_0_sel_rd          |   1|   0|    1|          0|
    |stream_in_V_data_V_0_sel_wr          |   1|   0|    1|          0|
    |stream_in_V_data_V_0_state           |   2|   0|    2|          0|
    |stream_in_V_dest_V_0_payload_A       |   8|   0|    8|          0|
    |stream_in_V_dest_V_0_payload_B       |   8|   0|    8|          0|
    |stream_in_V_dest_V_0_sel_rd          |   1|   0|    1|          0|
    |stream_in_V_dest_V_0_sel_wr          |   1|   0|    1|          0|
    |stream_in_V_dest_V_0_state           |   2|   0|    2|          0|
    |stream_in_V_last_V_0_payload_A       |   1|   0|    1|          0|
    |stream_in_V_last_V_0_payload_B       |   1|   0|    1|          0|
    |stream_in_V_last_V_0_sel_rd          |   1|   0|    1|          0|
    |stream_in_V_last_V_0_sel_wr          |   1|   0|    1|          0|
    |stream_in_V_last_V_0_state           |   2|   0|    2|          0|
    |stream_out_V_data_V_1_payload_A      |  64|   0|   64|          0|
    |stream_out_V_data_V_1_payload_B      |  64|   0|   64|          0|
    |stream_out_V_data_V_1_sel_rd         |   1|   0|    1|          0|
    |stream_out_V_data_V_1_sel_wr         |   1|   0|    1|          0|
    |stream_out_V_data_V_1_state          |   2|   0|    2|          0|
    |stream_out_V_dest_V_1_payload_A      |   8|   0|    8|          0|
    |stream_out_V_dest_V_1_payload_B      |   8|   0|    8|          0|
    |stream_out_V_dest_V_1_sel_rd         |   1|   0|    1|          0|
    |stream_out_V_dest_V_1_sel_wr         |   1|   0|    1|          0|
    |stream_out_V_dest_V_1_state          |   2|   0|    2|          0|
    |stream_out_V_last_V_1_payload_A      |   1|   0|    1|          0|
    |stream_out_V_last_V_1_payload_B      |   1|   0|    1|          0|
    |stream_out_V_last_V_1_sel_rd         |   1|   0|    1|          0|
    |stream_out_V_last_V_1_sel_wr         |   1|   0|    1|          0|
    |stream_out_V_last_V_1_state          |   2|   0|    2|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 480|   0|  480|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+-------------------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   |      Source Object      |    C Type    |
+-----------------------+-----+-----+--------------+-------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_none |       fireWall64_2      | return value |
|ap_rst_n               |  in |    1| ap_ctrl_none |       fireWall64_2      | return value |
|stream_in_TDATA        |  in |   64|     axis     |    stream_in_V_data_V   |    pointer   |
|stream_in_TVALID       |  in |    1|     axis     |    stream_in_V_last_V   |    pointer   |
|stream_in_TREADY       | out |    1|     axis     |    stream_in_V_last_V   |    pointer   |
|stream_in_TLAST        |  in |    1|     axis     |    stream_in_V_last_V   |    pointer   |
|stream_in_TDEST        |  in |    8|     axis     |    stream_in_V_dest_V   |    pointer   |
|stream_out_TDATA       | out |   64|     axis     |   stream_out_V_data_V   |    pointer   |
|stream_out_TVALID      | out |    1|     axis     |   stream_out_V_last_V   |    pointer   |
|stream_out_TREADY      |  in |    1|     axis     |   stream_out_V_last_V   |    pointer   |
|stream_out_TLAST       | out |    1|     axis     |   stream_out_V_last_V   |    pointer   |
|stream_out_TDEST       | out |    8|     axis     |   stream_out_V_dest_V   |    pointer   |
|stream_garbage_TDATA   | out |   64|     axis     | stream_garbage_V_data_V |    pointer   |
|stream_garbage_TVALID  | out |    1|     axis     | stream_garbage_V_last_V |    pointer   |
|stream_garbage_TREADY  |  in |    1|     axis     | stream_garbage_V_last_V |    pointer   |
|stream_garbage_TLAST   | out |    1|     axis     | stream_garbage_V_last_V |    pointer   |
|stream_garbage_TDEST   | out |    8|     axis     | stream_garbage_V_dest_V |    pointer   |
|match_in_V             |  in |    1|    ap_vld    |        match_in_V       |    pointer   |
|match_in_V_ap_vld      |  in |    1|    ap_vld    |        match_in_V       |    pointer   |
+-----------------------+-----+-----+--------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	2  / true

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %stream_in_V_data_V), !map !40"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %stream_in_V_dest_V), !map !44"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_V_last_V), !map !48"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %stream_out_V_data_V), !map !52"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %stream_out_V_dest_V), !map !56"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_out_V_last_V), !map !60"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %stream_garbage_V_data_V), !map !64"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %stream_garbage_V_dest_V), !map !68"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_garbage_V_last_V), !map !72"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %match_in_V), !map !76"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @fireWall64_2_str) nounwind"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %match_in_V, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../hlsSources/srcs/fireWall64_2.cpp:23]
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../hlsSources/srcs/fireWall64_2.cpp:23]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %stream_out_V_data_V, i8* %stream_out_V_dest_V, i1* %stream_out_V_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../hlsSources/srcs/fireWall64_2.cpp:23]
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %stream_garbage_V_data_V, i8* %stream_garbage_V_dest_V, i1* %stream_garbage_V_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../hlsSources/srcs/fireWall64_2.cpp:23]
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %stream_in_V_data_V, i8* %stream_in_V_dest_V, i1* %stream_in_V_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../hlsSources/srcs/fireWall64_2.cpp:23]
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "br label %1" [../hlsSources/srcs/fireWall64_2.cpp:35]

 <State 2> : 0.00ns
ST_2 : Operation 22 [2/2] (0.00ns)   --->   "%empty = call { i64, i8, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i1P(i64* %stream_in_V_data_V, i8* %stream_in_V_dest_V, i1* %stream_in_V_last_V)" [../hlsSources/srcs/fireWall64_2.cpp:36]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%match_in_V_read = call i1 @_ssdm_op_Read.ap_vld.i1P(i1* %match_in_V)" [../hlsSources/srcs/fireWall64_2.cpp:37]

 <State 3> : 0.00ns
ST_3 : Operation 24 [1/2] (0.00ns)   --->   "%empty = call { i64, i8, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i1P(i64* %stream_in_V_data_V, i8* %stream_in_V_dest_V, i1* %stream_in_V_last_V)" [../hlsSources/srcs/fireWall64_2.cpp:36]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i64, i8, i1 } %empty, 0" [../hlsSources/srcs/fireWall64_2.cpp:36]
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i64, i8, i1 } %empty, 1" [../hlsSources/srcs/fireWall64_2.cpp:36]
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i64, i8, i1 } %empty, 2" [../hlsSources/srcs/fireWall64_2.cpp:36]
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %match_in_V_read, label %2, label %3" [../hlsSources/srcs/fireWall64_2.cpp:37]
ST_3 : Operation 29 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %stream_garbage_V_data_V, i8* %stream_garbage_V_dest_V, i1* %stream_garbage_V_last_V, i64 %tmp_data_V, i8 %tmp_dest_V, i1 %tmp_last_V)" [../hlsSources/srcs/fireWall64_2.cpp:40]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 30 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %stream_out_V_data_V, i8* %stream_out_V_dest_V, i1* %stream_out_V_last_V, i64 %tmp_data_V, i8 %tmp_dest_V, i1 %tmp_last_V)" [../hlsSources/srcs/fireWall64_2.cpp:38]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 4> : 0.00ns
ST_4 : Operation 31 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %stream_garbage_V_data_V, i8* %stream_garbage_V_dest_V, i1* %stream_garbage_V_last_V, i64 %tmp_data_V, i8 %tmp_dest_V, i1 %tmp_last_V)" [../hlsSources/srcs/fireWall64_2.cpp:40]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "br label %4"
ST_4 : Operation 33 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %stream_out_V_data_V, i8* %stream_out_V_dest_V, i1* %stream_out_V_last_V, i64 %tmp_data_V, i8 %tmp_dest_V, i1 %tmp_last_V)" [../hlsSources/srcs/fireWall64_2.cpp:38]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "br label %4" [../hlsSources/srcs/fireWall64_2.cpp:38]
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "br label %1" [../hlsSources/srcs/fireWall64_2.cpp:42]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ stream_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_garbage_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_garbage_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_garbage_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ match_in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5      (specbitsmap  ) [ 00000]
StgValue_6      (specbitsmap  ) [ 00000]
StgValue_7      (specbitsmap  ) [ 00000]
StgValue_8      (specbitsmap  ) [ 00000]
StgValue_9      (specbitsmap  ) [ 00000]
StgValue_10     (specbitsmap  ) [ 00000]
StgValue_11     (specbitsmap  ) [ 00000]
StgValue_12     (specbitsmap  ) [ 00000]
StgValue_13     (specbitsmap  ) [ 00000]
StgValue_14     (specbitsmap  ) [ 00000]
StgValue_15     (spectopmodule) [ 00000]
StgValue_16     (specinterface) [ 00000]
StgValue_17     (specinterface) [ 00000]
StgValue_18     (specinterface) [ 00000]
StgValue_19     (specinterface) [ 00000]
StgValue_20     (specinterface) [ 00000]
StgValue_21     (br           ) [ 00000]
match_in_V_read (read         ) [ 00011]
empty           (read         ) [ 00000]
tmp_data_V      (extractvalue ) [ 00001]
tmp_dest_V      (extractvalue ) [ 00001]
tmp_last_V      (extractvalue ) [ 00001]
StgValue_28     (br           ) [ 00000]
StgValue_31     (write        ) [ 00000]
StgValue_32     (br           ) [ 00000]
StgValue_33     (write        ) [ 00000]
StgValue_34     (br           ) [ 00000]
StgValue_35     (br           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_in_V_dest_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_in_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stream_out_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_out_V_dest_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stream_out_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stream_garbage_V_data_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_garbage_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="stream_garbage_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_garbage_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="stream_garbage_V_last_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_garbage_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="match_in_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="match_in_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fireWall64_2_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P.i8P.i1P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i1P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P.i8P.i1P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="grp_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="73" slack="0"/>
<pin id="50" dir="0" index="1" bw="64" slack="0"/>
<pin id="51" dir="0" index="2" bw="8" slack="0"/>
<pin id="52" dir="0" index="3" bw="1" slack="0"/>
<pin id="53" dir="1" index="4" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="match_in_V_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="match_in_V_read/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="0"/>
<pin id="67" dir="0" index="2" bw="8" slack="0"/>
<pin id="68" dir="0" index="3" bw="1" slack="0"/>
<pin id="69" dir="0" index="4" bw="64" slack="0"/>
<pin id="70" dir="0" index="5" bw="8" slack="0"/>
<pin id="71" dir="0" index="6" bw="1" slack="0"/>
<pin id="72" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_29/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_write_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="0" slack="0"/>
<pin id="79" dir="0" index="1" bw="64" slack="0"/>
<pin id="80" dir="0" index="2" bw="8" slack="0"/>
<pin id="81" dir="0" index="3" bw="1" slack="0"/>
<pin id="82" dir="0" index="4" bw="64" slack="0"/>
<pin id="83" dir="0" index="5" bw="8" slack="0"/>
<pin id="84" dir="0" index="6" bw="1" slack="0"/>
<pin id="85" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_30/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_data_V_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="73" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_dest_V_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="73" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_last_V_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="73" slack="0"/>
<pin id="104" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/3 "/>
</bind>
</comp>

<comp id="108" class="1005" name="match_in_V_read_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="1"/>
<pin id="110" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="match_in_V_read "/>
</bind>
</comp>

<comp id="112" class="1005" name="tmp_data_V_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="1"/>
<pin id="114" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="118" class="1005" name="tmp_dest_V_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="1"/>
<pin id="120" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="124" class="1005" name="tmp_last_V_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="42" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="56"><net_src comp="2" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="48" pin=3"/></net>

<net id="62"><net_src comp="44" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="18" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="73"><net_src comp="46" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="12" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="64" pin=3"/></net>

<net id="86"><net_src comp="46" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="77" pin=2"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="77" pin=3"/></net>

<net id="93"><net_src comp="48" pin="4"/><net_sink comp="90" pin=0"/></net>

<net id="94"><net_src comp="90" pin="1"/><net_sink comp="64" pin=4"/></net>

<net id="95"><net_src comp="90" pin="1"/><net_sink comp="77" pin=4"/></net>

<net id="99"><net_src comp="48" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="64" pin=5"/></net>

<net id="101"><net_src comp="96" pin="1"/><net_sink comp="77" pin=5"/></net>

<net id="105"><net_src comp="48" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="64" pin=6"/></net>

<net id="107"><net_src comp="102" pin="1"/><net_sink comp="77" pin=6"/></net>

<net id="111"><net_src comp="58" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="90" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="64" pin=4"/></net>

<net id="117"><net_src comp="112" pin="1"/><net_sink comp="77" pin=4"/></net>

<net id="121"><net_src comp="96" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="64" pin=5"/></net>

<net id="123"><net_src comp="118" pin="1"/><net_sink comp="77" pin=5"/></net>

<net id="127"><net_src comp="102" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="64" pin=6"/></net>

<net id="129"><net_src comp="124" pin="1"/><net_sink comp="77" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_out_V_data_V | {4 }
	Port: stream_out_V_dest_V | {4 }
	Port: stream_out_V_last_V | {4 }
	Port: stream_garbage_V_data_V | {4 }
	Port: stream_garbage_V_dest_V | {4 }
	Port: stream_garbage_V_last_V | {4 }
 - Input state : 
	Port: fireWall64_2 : stream_in_V_data_V | {2 }
	Port: fireWall64_2 : stream_in_V_dest_V | {2 }
	Port: fireWall64_2 : stream_in_V_last_V | {2 }
	Port: fireWall64_2 : match_in_V | {2 }
  - Chain level:
	State 1
	State 2
	State 3
		StgValue_29 : 1
		StgValue_30 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|
| Operation|       Functional Unit      |
|----------|----------------------------|
|   read   |       grp_read_fu_48       |
|          | match_in_V_read_read_fu_58 |
|----------|----------------------------|
|   write  |       grp_write_fu_64      |
|          |       grp_write_fu_77      |
|----------|----------------------------|
|          |      tmp_data_V_fu_90      |
|extractvalue|      tmp_dest_V_fu_96      |
|          |      tmp_last_V_fu_102     |
|----------|----------------------------|
|   Total  |                            |
|----------|----------------------------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|match_in_V_read_reg_108|    1   |
|   tmp_data_V_reg_112  |   64   |
|   tmp_dest_V_reg_118  |    8   |
|   tmp_last_V_reg_124  |    1   |
+-----------------------+--------+
|         Total         |   74   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_64 |  p4  |   2  |  64  |   128  ||    9    |
| grp_write_fu_64 |  p5  |   2  |   8  |   16   ||    9    |
| grp_write_fu_64 |  p6  |   2  |   1  |    2   ||    9    |
| grp_write_fu_77 |  p4  |   2  |  64  |   128  ||    9    |
| grp_write_fu_77 |  p5  |   2  |   8  |   16   ||    9    |
| grp_write_fu_77 |  p6  |   2  |   1  |    2   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   292  ||   5.01  ||    54   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   54   |
|  Register |    -   |   74   |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   74   |   54   |
+-----------+--------+--------+--------+
