Release 10.1 - xst K.31 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:/proyec_final/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.32 secs
 
--> Parameter xsthdpdir set to C:/proyec_final/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.32 secs
 
--> Reading design: apro_animacion_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "apro_animacion_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "apro_animacion_top"
Output Format                      : NGC
Target Device                      : xc3s400-5-pq208

---- Source Options
Top Module Name                    : apro_animacion_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : apro_animacion_top.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/proyec_final/div_frec.vhd" in Library proy_animacion_lib.
Architecture behavioral of Entity divisor is up to date.
Compiling vhdl file "C:/proyec_final/bcd_7seg.vhd" in Library proy_animacion_lib.
Architecture behavioral of Entity bcd_7segmen is up to date.
Compiling vhdl file "C:/proyec_final/cont_paquete.vhd" in Library proy_animacion_lib.
Package <cont_paquete_pkg> compiled.
Entity <contador> compiled.
Entity <contador> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/proyec_final/animaciones.vhd" in Library proy_animacion_lib.
Architecture behavioral of Entity animacion is up to date.
Compiling vhdl file "C:/proyec_final/mux2a1.vhd" in Library proy_animacion_lib.
Architecture behavioral of Entity muxhex is up to date.
Compiling vhdl file "C:/proyec_final/selector_pkg.vhd" in Library proy_animacion_lib.
Architecture behavioral of Entity seleccion is up to date.
Compiling vhdl file "C:/proyec_final/mux_numani_pkg.vhd" in Library proy_animacion_lib.
Architecture behavioral of Entity muxan is up to date.
Compiling vhdl file "C:/proyec_final/apro_animacion_top.vhd" in Library work.
Architecture structural of Entity apro_animacion_top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <apro_animacion_top> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <seleccion> in library <proy_animacion_lib> (architecture <behavioral>).

Analyzing hierarchy for entity <divisor> in library <proy_animacion_lib> (architecture <behavioral>).

Analyzing hierarchy for entity <CONTADOR> in library <proy_animacion_lib> (architecture <behavioral>).

Analyzing hierarchy for entity <animacion> in library <proy_animacion_lib> (architecture <behavioral>).

Analyzing hierarchy for entity <muxan> in library <proy_animacion_lib> (architecture <behavioral>).

Analyzing hierarchy for entity <bcd_7segmen> in library <proy_animacion_lib> (architecture <behavioral>).

Analyzing hierarchy for entity <muxhex> in library <proy_animacion_lib> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <apro_animacion_top> in library <work> (Architecture <structural>).
Entity <apro_animacion_top> analyzed. Unit <apro_animacion_top> generated.

Analyzing Entity <seleccion> in library <proy_animacion_lib> (Architecture <behavioral>).
Entity <seleccion> analyzed. Unit <seleccion> generated.

Analyzing Entity <divisor> in library <proy_animacion_lib> (Architecture <behavioral>).
Entity <divisor> analyzed. Unit <divisor> generated.

Analyzing Entity <CONTADOR> in library <proy_animacion_lib> (Architecture <behavioral>).
Entity <CONTADOR> analyzed. Unit <CONTADOR> generated.

Analyzing Entity <animacion> in library <proy_animacion_lib> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/proyec_final/animaciones.vhd" line 65: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <selec>, <led3>
Entity <animacion> analyzed. Unit <animacion> generated.

Analyzing Entity <muxan> in library <proy_animacion_lib> (Architecture <behavioral>).
Entity <muxan> analyzed. Unit <muxan> generated.

Analyzing Entity <bcd_7segmen> in library <proy_animacion_lib> (Architecture <behavioral>).
Entity <bcd_7segmen> analyzed. Unit <bcd_7segmen> generated.

Analyzing Entity <muxhex> in library <proy_animacion_lib> (Architecture <behavioral>).
Entity <muxhex> analyzed. Unit <muxhex> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <seleccion>.
    Related source file is "C:/proyec_final/selector_pkg.vhd".
WARNING:Xst:1780 - Signal <selani2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 4x36-bit ROM for signal <svel$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <seleccion> synthesized.


Synthesizing Unit <divisor>.
    Related source file is "C:/proyec_final/div_frec.vhd".
    Found 1-bit register for signal <CLK2>.
    Found 32-bit up counter for signal <CO>.
    Found 32-bit adder for signal <CO$addsub0000> created at line 51.
    Found 32-bit comparator equal for signal <CO$cmp_eq0000> created at line 52.
    Found 1-bit register for signal <RELOJ_1m>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <divisor> synthesized.


Synthesizing Unit <CONTADOR>.
    Related source file is "C:/proyec_final/cont_paquete.vhd".
WARNING:Xst:647 - Input <ENABLE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <Q>.
    Found 1-bit register for signal <clkcon>.
    Found 1-bit register for signal <clkcon1>.
    Found 4-bit register for signal <CON>.
    Found 4-bit adder for signal <Q$add0000> created at line 61.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <CONTADOR> synthesized.


Synthesizing Unit <animacion>.
    Related source file is "C:/proyec_final/animaciones.vhd".
    Found 8x4-bit ROM for signal <numani>.
    Found 8x48-bit ROM for signal <contani$rom0000>.
WARNING:Xst:737 - Found 8-bit latch for signal <led3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <led3$mux0049>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 4-bit up counter for signal <c>.
    Found 4-bit adder for signal <c$add0000> created at line 325.
    Found 8-bit 8-to-1 multiplexer for signal <led3$mux0050>.
    Found 1-of-8 decoder for signal <led3$mux0052> created at line 126.
    Found 3-bit up counter for signal <selec2>.
    Summary:
	inferred   2 ROM(s).
	inferred   2 Counter(s).
	inferred   1 Adder/Subtractor(s).
	inferred   8 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <animacion> synthesized.


Synthesizing Unit <muxan>.
    Related source file is "C:/proyec_final/mux_numani_pkg.vhd".
Unit <muxan> synthesized.


Synthesizing Unit <bcd_7segmen>.
    Related source file is "C:/proyec_final/bcd_7seg.vhd".
    Found 16x7-bit ROM for signal <aux>.
    Summary:
	inferred   1 ROM(s).
Unit <bcd_7segmen> synthesized.


Synthesizing Unit <muxhex>.
    Related source file is "C:/proyec_final/mux2a1.vhd".
    Found 7-bit register for signal <mux>.
    Found 6-bit register for signal <displ>.
    Found 32-bit register for signal <c>.
    Found 32-bit adder for signal <displ$add0000> created at line 44.
    Summary:
	inferred  45 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <muxhex> synthesized.


Synthesizing Unit <apro_animacion_top>.
    Related source file is "C:/proyec_final/apro_animacion_top.vhd".
WARNING:Xst:1780 - Signal <conta2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <conta<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <apro_animacion_top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 9
 16x7-bit ROM                                          : 6
 4x36-bit ROM                                          : 1
 8x4-bit ROM                                           : 1
 8x48-bit ROM                                          : 1
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 3
 4-bit adder                                           : 2
# Counters                                             : 4
 3-bit up counter                                      : 1
 32-bit up counter                                     : 2
 4-bit up counter                                      : 1
# Registers                                            : 11
 1-bit register                                        : 6
 32-bit register                                       : 1
 4-bit register                                        : 2
 6-bit register                                        : 1
 7-bit register                                        : 1
# Latches                                              : 2
 8-bit latch                                           : 2
# Comparators                                          : 2
 32-bit comparator equal                               : 2
# Multiplexers                                         : 1
 8-bit 8-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-8 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3s400.nph' in environment C:\Xilinx\10.1\ISE.
WARNING:Xst:2677 - Node <Q_3> of sequential type is unconnected in block <U2>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 9
 16x7-bit ROM                                          : 6
 4x36-bit ROM                                          : 1
 8x4-bit ROM                                           : 1
 8x48-bit ROM                                          : 1
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 3
 4-bit adder                                           : 2
# Counters                                             : 4
 3-bit up counter                                      : 1
 32-bit up counter                                     : 2
 4-bit up counter                                      : 1
# Registers                                            : 59
 Flip-Flops                                            : 59
# Latches                                              : 2
 8-bit latch                                           : 2
# Comparators                                          : 2
 32-bit comparator equal                               : 2
# Multiplexers                                         : 1
 8-bit 8-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-8 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <led3_mux0049_0> (without init value) has a constant value of 1 in block <animacion>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <apro_animacion_top> ...

Optimizing unit <CONTADOR> ...
INFO:Xst:2261 - The FF/Latch <CON_0> in Unit <CONTADOR> is equivalent to the following FF/Latch, which will be removed : <Q_0> 
INFO:Xst:2261 - The FF/Latch <CON_1> in Unit <CONTADOR> is equivalent to the following FF/Latch, which will be removed : <Q_1> 
INFO:Xst:2261 - The FF/Latch <CON_2> in Unit <CONTADOR> is equivalent to the following FF/Latch, which will be removed : <Q_2> 
INFO:Xst:2261 - The FF/Latch <CON_1> in Unit <CONTADOR> is equivalent to the following FF/Latch, which will be removed : <Q_1> 
INFO:Xst:2261 - The FF/Latch <CON_2> in Unit <CONTADOR> is equivalent to the following FF/Latch, which will be removed : <Q_2> 
WARNING:Xst:1710 - FF/Latch <CON_3> (without init value) has a constant value of 0 in block <CONTADOR>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <CON_2> in Unit <CONTADOR> is equivalent to the following FF/Latch, which will be removed : <Q_2> 
INFO:Xst:2261 - The FF/Latch <CON_1> in Unit <CONTADOR> is equivalent to the following FF/Latch, which will be removed : <Q_1> 
WARNING:Xst:1710 - FF/Latch <CON_3> (without init value) has a constant value of 0 in block <CONTADOR>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <CON_2> in Unit <CONTADOR> is equivalent to the following FF/Latch, which will be removed : <Q_2> 
INFO:Xst:2261 - The FF/Latch <CON_1> in Unit <CONTADOR> is equivalent to the following FF/Latch, which will be removed : <Q_1> 

Optimizing unit <muxhex> ...

Optimizing unit <animacion> ...
WARNING:Xst:1294 - Latch <led3_mux0049_1> is equivalent to a wire in block <animacion>.
WARNING:Xst:1294 - Latch <led3_mux0049_2> is equivalent to a wire in block <animacion>.
WARNING:Xst:1294 - Latch <led3_mux0049_3> is equivalent to a wire in block <animacion>.
WARNING:Xst:1294 - Latch <led3_mux0049_4> is equivalent to a wire in block <animacion>.
WARNING:Xst:1294 - Latch <led3_mux0049_5> is equivalent to a wire in block <animacion>.
WARNING:Xst:1294 - Latch <led3_mux0049_6> is equivalent to a wire in block <animacion>.
WARNING:Xst:1294 - Latch <led3_mux0049_7> is equivalent to a wire in block <animacion>.
WARNING:Xst:1294 - Latch <led3_0> is equivalent to a wire in block <animacion>.
WARNING:Xst:1294 - Latch <led3_1> is equivalent to a wire in block <animacion>.
WARNING:Xst:1294 - Latch <led3_2> is equivalent to a wire in block <animacion>.
WARNING:Xst:1294 - Latch <led3_3> is equivalent to a wire in block <animacion>.
WARNING:Xst:1294 - Latch <led3_4> is equivalent to a wire in block <animacion>.
WARNING:Xst:1294 - Latch <led3_5> is equivalent to a wire in block <animacion>.
WARNING:Xst:1294 - Latch <led3_6> is equivalent to a wire in block <animacion>.
WARNING:Xst:1294 - Latch <led3_7> is equivalent to a wire in block <animacion>.
WARNING:Xst:2677 - Node <U2/Q_3> of sequential type is unconnected in block <apro_animacion_top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block apro_animacion_top, actual ratio is 5.
FlipFlop U13/c_0 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 126
 Flip-Flops                                            : 126

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : apro_animacion_top.ngr
Top Level Output File Name         : apro_animacion_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 38

Cell Usage :
# BELS                             : 673
#      GND                         : 1
#      INV                         : 12
#      LUT1                        : 154
#      LUT2                        : 11
#      LUT3                        : 25
#      LUT3_L                      : 5
#      LUT4                        : 96
#      LUT4_L                      : 3
#      MUXCY                       : 182
#      MUXF5                       : 20
#      MUXF6                       : 8
#      VCC                         : 1
#      XORCY                       : 155
# FlipFlops/Latches                : 126
#      FDC                         : 3
#      FDE                         : 13
#      FDR                         : 101
#      FDRE                        : 4
#      FDSE                        : 5
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 37
#      IBUF                        : 8
#      OBUF                        : 29
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                      169  out of   3584     4%  
 Number of Slice Flip Flops:            126  out of   7168     1%  
 Number of 4 input LUTs:                306  out of   7168     4%  
 Number of IOs:                          38
 Number of bonded IOBs:                  38  out of    141    26%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk50                              | BUFGP                  | 68    |
U1/CLK2                            | NONE(U2/clkcon)        | 5     |
U12/CLK21                          | BUFG                   | 46    |
U2/clkcon                          | NONE(U3/c_3)           | 7     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.140ns (Maximum Frequency: 89.766MHz)
   Minimum input arrival time before clock: 8.400ns
   Maximum output required time after clock: 12.323ns
   Maximum combinational path delay: 12.537ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50'
  Clock period: 9.699ns (frequency: 103.102MHz)
  Total number of paths / destination ports: 36964 / 136
-------------------------------------------------------------------------
Delay:               9.699ns (Levels of Logic = 37)
  Source:            U1/CO_1 (FF)
  Destination:       U1/CO_0 (FF)
  Source Clock:      clk50 rising
  Destination Clock: clk50 rising

  Data Path: U1/CO_1 to U1/CO_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.626   1.040  U1/CO_1 (U1/CO_1)
     LUT1:I0->O            1   0.479   0.000  U1/Madd_CO_addsub0000_cy<1>_rt (U1/Madd_CO_addsub0000_cy<1>_rt)
     MUXCY:S->O            1   0.435   0.000  U1/Madd_CO_addsub0000_cy<1> (U1/Madd_CO_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  U1/Madd_CO_addsub0000_cy<2> (U1/Madd_CO_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  U1/Madd_CO_addsub0000_cy<3> (U1/Madd_CO_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  U1/Madd_CO_addsub0000_cy<4> (U1/Madd_CO_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  U1/Madd_CO_addsub0000_cy<5> (U1/Madd_CO_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  U1/Madd_CO_addsub0000_cy<6> (U1/Madd_CO_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  U1/Madd_CO_addsub0000_cy<7> (U1/Madd_CO_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  U1/Madd_CO_addsub0000_cy<8> (U1/Madd_CO_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  U1/Madd_CO_addsub0000_cy<9> (U1/Madd_CO_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  U1/Madd_CO_addsub0000_cy<10> (U1/Madd_CO_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  U1/Madd_CO_addsub0000_cy<11> (U1/Madd_CO_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  U1/Madd_CO_addsub0000_cy<12> (U1/Madd_CO_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  U1/Madd_CO_addsub0000_cy<13> (U1/Madd_CO_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  U1/Madd_CO_addsub0000_cy<14> (U1/Madd_CO_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  U1/Madd_CO_addsub0000_cy<15> (U1/Madd_CO_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  U1/Madd_CO_addsub0000_cy<16> (U1/Madd_CO_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  U1/Madd_CO_addsub0000_cy<17> (U1/Madd_CO_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  U1/Madd_CO_addsub0000_cy<18> (U1/Madd_CO_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  U1/Madd_CO_addsub0000_cy<19> (U1/Madd_CO_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  U1/Madd_CO_addsub0000_cy<20> (U1/Madd_CO_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.056   0.000  U1/Madd_CO_addsub0000_cy<21> (U1/Madd_CO_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.056   0.000  U1/Madd_CO_addsub0000_cy<22> (U1/Madd_CO_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.056   0.000  U1/Madd_CO_addsub0000_cy<23> (U1/Madd_CO_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.056   0.000  U1/Madd_CO_addsub0000_cy<24> (U1/Madd_CO_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.056   0.000  U1/Madd_CO_addsub0000_cy<25> (U1/Madd_CO_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.056   0.000  U1/Madd_CO_addsub0000_cy<26> (U1/Madd_CO_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.056   0.000  U1/Madd_CO_addsub0000_cy<27> (U1/Madd_CO_addsub0000_cy<27>)
     XORCY:CI->O           1   0.786   0.976  U1/Madd_CO_addsub0000_xor<28> (U1/CO_addsub0000<28>)
     LUT4:I0->O            1   0.479   0.000  U1/Mcompar_CO_cmp_eq0000_lut<4> (U1/Mcompar_CO_cmp_eq0000_lut<4>)
     MUXCY:S->O            1   0.435   0.000  U1/Mcompar_CO_cmp_eq0000_cy<4> (U1/Mcompar_CO_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  U1/Mcompar_CO_cmp_eq0000_cy<5> (U1/Mcompar_CO_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  U1/Mcompar_CO_cmp_eq0000_cy<6> (U1/Mcompar_CO_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  U1/Mcompar_CO_cmp_eq0000_cy<7> (U1/Mcompar_CO_cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  U1/Mcompar_CO_cmp_eq0000_cy<8> (U1/Mcompar_CO_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  U1/Mcompar_CO_cmp_eq0000_cy<9> (U1/Mcompar_CO_cmp_eq0000_cy<9>)
     MUXCY:CI->O          34   0.246   1.585  U1/Mcompar_CO_cmp_eq0000_cy<10> (U1/CO_cmp_eq0000)
     FDR:R                     0.892          U1/CO_0
    ----------------------------------------
    Total                      9.699ns (6.098ns logic, 3.601ns route)
                                       (62.9% logic, 37.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/CLK2'
  Clock period: 4.134ns (frequency: 241.885MHz)
  Total number of paths / destination ports: 14 / 7
-------------------------------------------------------------------------
Delay:               4.134ns (Levels of Logic = 1)
  Source:            U2/CON_0 (FF)
  Destination:       U2/clkcon (FF)
  Source Clock:      U1/CLK2 rising
  Destination Clock: U1/CLK2 rising

  Data Path: U2/CON_0 to U2/clkcon
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             35   0.626   1.760  U2/CON_0 (U2/CON_0)
     LUT4:I1->O            2   0.479   0.745  U2/clkcon_and00001 (U2/clkcon_and0000)
     FDE:CE                    0.524          U2/clkcon1
    ----------------------------------------
    Total                      4.134ns (1.629ns logic, 2.505ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U12/CLK21'
  Clock period: 11.140ns (frequency: 89.766MHz)
  Total number of paths / destination ports: 37524 / 97
-------------------------------------------------------------------------
Delay:               11.140ns (Levels of Logic = 31)
  Source:            U13/c_1 (FF)
  Destination:       U13/c_31 (FF)
  Source Clock:      U12/CLK21 rising
  Destination Clock: U12/CLK21 rising

  Data Path: U13/c_1 to U13/c_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.626   0.976  U13/c_1 (U13/c_1)
     LUT1:I0->O            1   0.479   0.000  U13/Madd_displ_add0000_cy<1>_rt (U13/Madd_displ_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.435   0.000  U13/Madd_displ_add0000_cy<1> (U13/Madd_displ_add0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  U13/Madd_displ_add0000_cy<2> (U13/Madd_displ_add0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  U13/Madd_displ_add0000_cy<3> (U13/Madd_displ_add0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  U13/Madd_displ_add0000_cy<4> (U13/Madd_displ_add0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  U13/Madd_displ_add0000_cy<5> (U13/Madd_displ_add0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  U13/Madd_displ_add0000_cy<6> (U13/Madd_displ_add0000_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  U13/Madd_displ_add0000_cy<7> (U13/Madd_displ_add0000_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  U13/Madd_displ_add0000_cy<8> (U13/Madd_displ_add0000_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  U13/Madd_displ_add0000_cy<9> (U13/Madd_displ_add0000_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  U13/Madd_displ_add0000_cy<10> (U13/Madd_displ_add0000_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  U13/Madd_displ_add0000_cy<11> (U13/Madd_displ_add0000_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  U13/Madd_displ_add0000_cy<12> (U13/Madd_displ_add0000_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  U13/Madd_displ_add0000_cy<13> (U13/Madd_displ_add0000_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  U13/Madd_displ_add0000_cy<14> (U13/Madd_displ_add0000_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  U13/Madd_displ_add0000_cy<15> (U13/Madd_displ_add0000_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  U13/Madd_displ_add0000_cy<16> (U13/Madd_displ_add0000_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  U13/Madd_displ_add0000_cy<17> (U13/Madd_displ_add0000_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  U13/Madd_displ_add0000_cy<18> (U13/Madd_displ_add0000_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  U13/Madd_displ_add0000_cy<19> (U13/Madd_displ_add0000_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  U13/Madd_displ_add0000_cy<20> (U13/Madd_displ_add0000_cy<20>)
     XORCY:CI->O           2   0.786   1.040  U13/Madd_displ_add0000_xor<21> (U13/c_mux0006<10>1)
     LUT4:I0->O            1   0.479   0.000  U13/c_and00011_wg_lut<1> (U13/c_and00011_wg_lut<1>)
     MUXCY:S->O            1   0.435   0.000  U13/c_and00011_wg_cy<1> (U13/c_and00011_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  U13/c_and00011_wg_cy<2> (U13/c_and00011_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  U13/c_and00011_wg_cy<3> (U13/c_and00011_wg_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  U13/c_and00011_wg_cy<4> (U13/c_and00011_wg_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  U13/c_and00011_wg_cy<5> (U13/c_and00011_wg_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  U13/c_and00011_wg_cy<6> (U13/c_and00011_wg_cy<6>)
     MUXCY:CI->O          20   0.265   1.336  U13/c_and00011_wg_cy<7> (U13/c_and00011_wg_cy<7>)
     LUT4:I3->O           33   0.479   1.580  U13/c_and00011 (U13/c_and0001)
     FDR:R                     0.892          U13/c_0
    ----------------------------------------
    Total                     11.140ns (6.208ns logic, 4.933ns route)
                                       (55.7% logic, 44.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U2/clkcon'
  Clock period: 5.583ns (frequency: 179.122MHz)
  Total number of paths / destination ports: 65 / 17
-------------------------------------------------------------------------
Delay:               5.583ns (Levels of Logic = 2)
  Source:            U3/c_0 (FF)
  Destination:       U3/selec2_2 (FF)
  Source Clock:      U2/clkcon rising
  Destination Clock: U2/clkcon rising

  Data Path: U3/c_0 to U3/selec2_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.626   1.245  U3/c_0 (U3/c_0)
     LUT4:I0->O            8   0.479   1.091  U3/selec2_and000011 (U3/c_cmp_eq0000)
     LUT4:I1->O            3   0.479   0.771  U3/selec2_and00001 (U3/selec2_and0000)
     FDRE:R                    0.892          U3/selec2_0
    ----------------------------------------
    Total                      5.583ns (2.476ns logic, 3.107ns route)
                                       (44.4% logic, 55.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk50'
  Total number of paths / destination ports: 408 / 34
-------------------------------------------------------------------------
Offset:              5.707ns (Levels of Logic = 8)
  Source:            svel<1> (PAD)
  Destination:       U1/CO_0 (FF)
  Destination Clock: clk50 rising

  Data Path: svel<1> to U1/CO_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.715   1.134  svel_1_IBUF (U0/Mrom_svel_rom000010)
     LUT4:I1->O            1   0.479   0.000  U1/Mcompar_CO_cmp_eq0000_lut<5> (U1/Mcompar_CO_cmp_eq0000_lut<5>)
     MUXCY:S->O            1   0.435   0.000  U1/Mcompar_CO_cmp_eq0000_cy<5> (U1/Mcompar_CO_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  U1/Mcompar_CO_cmp_eq0000_cy<6> (U1/Mcompar_CO_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  U1/Mcompar_CO_cmp_eq0000_cy<7> (U1/Mcompar_CO_cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  U1/Mcompar_CO_cmp_eq0000_cy<8> (U1/Mcompar_CO_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  U1/Mcompar_CO_cmp_eq0000_cy<9> (U1/Mcompar_CO_cmp_eq0000_cy<9>)
     MUXCY:CI->O          34   0.246   1.585  U1/Mcompar_CO_cmp_eq0000_cy<10> (U1/CO_cmp_eq0000)
     FDR:R                     0.892          U1/CO_0
    ----------------------------------------
    Total                      5.707ns (2.989ns logic, 2.719ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U1/CLK2'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.538ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       U2/clkcon (FF)
  Destination Clock: U1/CLK2 rising

  Data Path: reset to U2/clkcon
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.715   1.074  reset_IBUF (reset_IBUF)
     LUT4:I0->O            2   0.479   0.745  U2/clkcon_and00001 (U2/clkcon_and0000)
     FDE:CE                    0.524          U2/clkcon1
    ----------------------------------------
    Total                      3.538ns (1.718ns logic, 1.820ns route)
                                       (48.6% logic, 51.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U12/CLK21'
  Total number of paths / destination ports: 57 / 7
-------------------------------------------------------------------------
Offset:              8.400ns (Levels of Logic = 6)
  Source:            u_d (PAD)
  Destination:       U13/mux_6 (FF)
  Destination Clock: U12/CLK21 rising

  Data Path: u_d to U13/mux_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   0.715   1.267  u_d_IBUF (u_d_IBUF)
     LUT3:I0->O           33   0.479   1.750  U3/selec<0>1 (muxani<0>)
     LUT3:I1->O            1   0.479   0.851  U13/mux_mux0000<6>141_SW0_SW0 (N62)
     LUT4:I1->O            1   0.479   0.851  U13/mux_mux0000<6>141_SW0 (N26)
     LUT3_L:I1->LO         1   0.479   0.395  U13/mux_mux0000<6>141 (U13/mux_mux0000<6>141)
     LUT4:I0->O            1   0.479   0.000  U13/mux_mux0000<6>214 (U13/mux_mux0000<6>)
     FDE:D                     0.176          U13/mux_6
    ----------------------------------------
    Total                      8.400ns (3.286ns logic, 5.114ns route)
                                       (39.1% logic, 60.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U12/CLK21'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              6.216ns (Levels of Logic = 1)
  Source:            U13/mux_6 (FF)
  Destination:       salida<6> (PAD)
  Source Clock:      U12/CLK21 rising

  Data Path: U13/mux_6 to salida<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.626   0.681  U13/mux_6 (U13/mux_6)
     OBUF:I->O                 4.909          salida_6_OBUF (salida<6>)
    ----------------------------------------
    Total                      6.216ns (5.535ns logic, 0.681ns route)
                                       (89.0% logic, 11.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U2/clkcon'
  Total number of paths / destination ports: 136 / 16
-------------------------------------------------------------------------
Offset:              12.323ns (Levels of Logic = 6)
  Source:            U3/selec2_0 (FF)
  Destination:       led2<7> (PAD)
  Source Clock:      U2/clkcon rising

  Data Path: U3/selec2_0 to led2<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            11   0.626   1.142  U3/selec2_0 (U3/selec2_0)
     LUT3:I1->O           33   0.479   1.875  U3/selec<0>1 (muxani<0>)
     LUT4:I0->O            1   0.479   0.000  U3/Mmux_led3_mux0050_61 (U3/Mmux_led3_mux0050_61)
     MUXF5:I0->O           1   0.314   0.000  U3/Mmux_led3_mux0050_4_f5_0 (U3/Mmux_led3_mux0050_4_f51)
     MUXF6:I0->O           2   0.298   1.040  U3/Mmux_led3_mux0050_2_f6_0 (led_1_OBUF)
     LUT2:I0->O            1   0.479   0.681  U3/led2<1>1 (led2_1_OBUF)
     OBUF:I->O                 4.909          led2_1_OBUF (led2<1>)
    ----------------------------------------
    Total                     12.323ns (7.584ns logic, 4.739ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/CLK2'
  Total number of paths / destination ports: 192 / 16
-------------------------------------------------------------------------
Offset:              11.990ns (Levels of Logic = 6)
  Source:            U2/CON_1 (FF)
  Destination:       led2<0> (PAD)
  Source Clock:      U1/CLK2 rising

  Data Path: U2/CON_1 to led2<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             34   0.626   1.880  U2/CON_1 (U2/CON_1)
     LUT3:I0->O            2   0.479   0.804  U3/Mrom_contani_rom0000161 (U3/Mrom_contani_rom000016)
     LUT4:I2->O            1   0.479   0.000  U3/Mmux_led3_mux0050_6 (U3/Mmux_led3_mux0050_6)
     MUXF5:I0->O           1   0.314   0.000  U3/Mmux_led3_mux0050_4_f5 (U3/Mmux_led3_mux0050_4_f5)
     MUXF6:I0->O           2   0.298   1.040  U3/Mmux_led3_mux0050_2_f6 (led_0_OBUF)
     LUT2:I0->O            1   0.479   0.681  U3/led2<0>2 (led2_0_OBUF)
     OBUF:I->O                 4.909          led2_0_OBUF (led2<0>)
    ----------------------------------------
    Total                     11.990ns (7.584ns logic, 4.406ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 256 / 16
-------------------------------------------------------------------------
Delay:               12.537ns (Levels of Logic = 7)
  Source:            u_d (PAD)
  Destination:       led2<7> (PAD)

  Data Path: u_d to led2<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   0.715   1.267  u_d_IBUF (u_d_IBUF)
     LUT3:I0->O           33   0.479   1.875  U3/selec<0>1 (muxani<0>)
     LUT4:I0->O            1   0.479   0.000  U3/Mmux_led3_mux0050_61 (U3/Mmux_led3_mux0050_61)
     MUXF5:I0->O           1   0.314   0.000  U3/Mmux_led3_mux0050_4_f5_0 (U3/Mmux_led3_mux0050_4_f51)
     MUXF6:I0->O           2   0.298   1.040  U3/Mmux_led3_mux0050_2_f6_0 (led_1_OBUF)
     LUT2:I0->O            1   0.479   0.681  U3/led2<1>1 (led2_1_OBUF)
     OBUF:I->O                 4.909          led2_1_OBUF (led2<1>)
    ----------------------------------------
    Total                     12.537ns (7.673ns logic, 4.864ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 22.73 secs
 
--> 

Total memory usage is 153400 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   27 (   0 filtered)
Number of infos    :   12 (   0 filtered)

