#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Jun 11 01:30:06 2024
# Process ID: 24004
# Current directory: C:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.runs/System_FIR_Filter_EXTCLK_0_1_synth_1
# Command line: vivado.exe -log System_FIR_Filter_EXTCLK_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source System_FIR_Filter_EXTCLK_0_1.tcl
# Log file: C:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.runs/System_FIR_Filter_EXTCLK_0_1_synth_1/System_FIR_Filter_EXTCLK_0_1.vds
# Journal file: C:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.runs/System_FIR_Filter_EXTCLK_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
source System_FIR_Filter_EXTCLK_0_1.tcl -notrace
Command: synth_design -top System_FIR_Filter_EXTCLK_0_1 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 33648 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 377.641 ; gain = 102.711
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'System_FIR_Filter_EXTCLK_0_1' [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ip/System_FIR_Filter_EXTCLK_0_1/synth/System_FIR_Filter_EXTCLK_0_1.vhd:85]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_Filter_EXTCLK_v1_0' declared at 'c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/hdl/FIR_Filter_EXTCLK_v1_0.vhd:5' bound to instance 'U0' of component 'FIR_Filter_EXTCLK_v1_0' [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ip/System_FIR_Filter_EXTCLK_0_1/synth/System_FIR_Filter_EXTCLK_0_1.vhd:156]
INFO: [Synth 8-638] synthesizing module 'FIR_Filter_EXTCLK_v1_0' [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/hdl/FIR_Filter_EXTCLK_v1_0.vhd:52]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_Filter_EXTCLK_v1_0_S_AXI' declared at 'c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/hdl/FIR_Filter_EXTCLK_v1_0_S_AXI.vhd:5' bound to instance 'FIR_Filter_EXTCLK_v1_0_S_AXI_inst' of component 'FIR_Filter_EXTCLK_v1_0_S_AXI' [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/hdl/FIR_Filter_EXTCLK_v1_0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'FIR_Filter_EXTCLK_v1_0_S_AXI' [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/hdl/FIR_Filter_EXTCLK_v1_0_S_AXI.vhd:89]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_Filter_Plus_SG' declared at 'c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter_Plus_SG.vhd:12' bound to instance 'UUT' of component 'FIR_Filter_Plus_SG' [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/hdl/FIR_Filter_EXTCLK_v1_0_S_AXI.vhd:473]
INFO: [Synth 8-638] synthesizing module 'FIR_Filter_Plus_SG' [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter_Plus_SG.vhd:29]
INFO: [Synth 8-3491] module 'FIR_Filter' declared at 'c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:10' bound to instance 'UUT' of component 'FIR_Filter' [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter_Plus_SG.vhd:62]
INFO: [Synth 8-638] synthesizing module 'FIR_Filter' [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:27]
WARNING: [Synth 8-6014] Unused sequential element temp_accumulator_reg was removed.  [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:91]
INFO: [Synth 8-4471] merging register 'coefficients_reg[7][15:0]' into 'coefficients_reg[5][15:0]' [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:50]
INFO: [Synth 8-4471] merging register 'coefficients_reg[8][15:0]' into 'coefficients_reg[4][15:0]' [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:50]
INFO: [Synth 8-4471] merging register 'coefficients_reg[9][15:0]' into 'coefficients_reg[3][15:0]' [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:50]
INFO: [Synth 8-4471] merging register 'coefficients_reg[10][15:0]' into 'coefficients_reg[2][15:0]' [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:50]
INFO: [Synth 8-4471] merging register 'coefficients_reg[11][15:0]' into 'coefficients_reg[1][15:0]' [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:50]
INFO: [Synth 8-4471] merging register 'coefficients_reg[12][15:0]' into 'coefficients_reg[0][15:0]' [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element coefficients_reg[7] was removed.  [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element coefficients_reg[8] was removed.  [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element coefficients_reg[9] was removed.  [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element coefficients_reg[10] was removed.  [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element coefficients_reg[11] was removed.  [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element coefficients_reg[12] was removed.  [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'FIR_Filter' (1#1) [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:27]
INFO: [Synth 8-3491] module 'Signal_Generator' declared at 'c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/Signal_Generator.vhd:6' bound to instance 'UUT2' of component 'Signal_Generator' [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter_Plus_SG.vhd:79]
INFO: [Synth 8-638] synthesizing module 'Signal_Generator' [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/Signal_Generator.vhd:15]
	Parameter DATA_W bound to: 11 - type: integer 
	Parameter ADDR_W bound to: 15 - type: integer 
	Parameter modulo bound to: 32767 - type: integer 
	Parameter PASO_W bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'nco' declared at 'c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/nco.vhd:11' bound to instance 'OSC1' of component 'nco' [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/Signal_Generator.vhd:61]
INFO: [Synth 8-638] synthesizing module 'nco' [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/nco.vhd:27]
	Parameter DATA_W bound to: 11 - type: integer 
	Parameter ADDR_W bound to: 15 - type: integer 
	Parameter modulo bound to: 32767 - type: integer 
	Parameter PASO_W bound to: 14 - type: integer 
	Parameter Q bound to: 32767 - type: integer 
	Parameter N bound to: 15 - type: integer 
	Parameter INCREMENTO_W bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'Acum_Fase' declared at 'c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/acum_fase.vhd:11' bound to instance 'af' of component 'acum_fase' [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/nco.vhd:60]
INFO: [Synth 8-638] synthesizing module 'Acum_Fase' [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/acum_fase.vhd:24]
	Parameter Q bound to: 32767 - type: integer 
	Parameter N bound to: 15 - type: integer 
	Parameter INCREMENTO_W bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Acum_Fase' (2#1) [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/acum_fase.vhd:24]
	Parameter DATA_W bound to: 11 - type: integer 
	Parameter ADDR_W bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'Sin_Cos' declared at 'c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/sin_cos.vhd:5' bound to instance 'ss' of component 'sin_cos' [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/nco.vhd:72]
INFO: [Synth 8-638] synthesizing module 'Sin_Cos' [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/sin_cos.vhd:18]
	Parameter DATA_W bound to: 11 - type: integer 
	Parameter ADDR_W bound to: 15 - type: integer 
	Parameter ADD_W bound to: 13 - type: integer 
	Parameter DATA_W bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Sin_Rom' declared at 'c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/sin_rom.vhd:11' bound to instance 'Sin_Cos_Table' of component 'Sin_Rom' [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/sin_cos.vhd:49]
INFO: [Synth 8-638] synthesizing module 'Sin_Rom' [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/sin_rom.vhd:25]
	Parameter ADD_W bound to: 13 - type: integer 
	Parameter DATA_W bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Sin_Rom' (3#1) [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/sin_rom.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'Sin_Cos' (4#1) [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/sin_cos.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'nco' (5#1) [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/nco.vhd:27]
	Parameter DATA_W bound to: 11 - type: integer 
	Parameter ADDR_W bound to: 15 - type: integer 
	Parameter modulo bound to: 32767 - type: integer 
	Parameter PASO_W bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'nco' declared at 'c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/nco.vhd:11' bound to instance 'OSC2' of component 'nco' [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/Signal_Generator.vhd:79]
	Parameter DATA_W bound to: 11 - type: integer 
	Parameter ADDR_W bound to: 15 - type: integer 
	Parameter modulo bound to: 32767 - type: integer 
	Parameter PASO_W bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'nco' declared at 'c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/nco.vhd:11' bound to instance 'OSC3' of component 'nco' [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/Signal_Generator.vhd:97]
	Parameter DATA_W bound to: 11 - type: integer 
	Parameter ADDR_W bound to: 15 - type: integer 
	Parameter modulo bound to: 32767 - type: integer 
	Parameter PASO_W bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'nco' declared at 'c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/nco.vhd:11' bound to instance 'OSC4' of component 'nco' [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/Signal_Generator.vhd:115]
	Parameter DATA_W bound to: 11 - type: integer 
	Parameter ADDR_W bound to: 15 - type: integer 
	Parameter modulo bound to: 32767 - type: integer 
	Parameter PASO_W bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'nco' declared at 'c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/nco.vhd:11' bound to instance 'OSC5' of component 'nco' [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/Signal_Generator.vhd:133]
	Parameter DATA_W bound to: 11 - type: integer 
	Parameter ADDR_W bound to: 15 - type: integer 
	Parameter modulo bound to: 32767 - type: integer 
	Parameter PASO_W bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'nco' declared at 'c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/nco.vhd:11' bound to instance 'OSC6' of component 'nco' [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/Signal_Generator.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'Signal_Generator' (6#1) [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/Signal_Generator.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'FIR_Filter_Plus_SG' (7#1) [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter_Plus_SG.vhd:29]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/hdl/FIR_Filter_EXTCLK_v1_0_S_AXI.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'FIR_Filter_EXTCLK_v1_0_S_AXI' (8#1) [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/hdl/FIR_Filter_EXTCLK_v1_0_S_AXI.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'FIR_Filter_EXTCLK_v1_0' (9#1) [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/hdl/FIR_Filter_EXTCLK_v1_0.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'System_FIR_Filter_EXTCLK_0_1' (10#1) [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ip/System_FIR_Filter_EXTCLK_0_1/synth/System_FIR_Filter_EXTCLK_0_1.vhd:85]
WARNING: [Synth 8-3331] design nco has unconnected port rst
WARNING: [Synth 8-3331] design FIR_Filter_EXTCLK_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design FIR_Filter_EXTCLK_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design FIR_Filter_EXTCLK_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design FIR_Filter_EXTCLK_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design FIR_Filter_EXTCLK_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design FIR_Filter_EXTCLK_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:43 . Memory (MB): peak = 722.148 ; gain = 447.219
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:44 . Memory (MB): peak = 722.148 ; gain = 447.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:44 . Memory (MB): peak = 722.148 ; gain = 447.219
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 783.250 ; gain = 0.688
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:53 . Memory (MB): peak = 783.250 ; gain = 508.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:53 . Memory (MB): peak = 783.250 ; gain = 508.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:53 . Memory (MB): peak = 783.250 ; gain = 508.320
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element coefficients_reg[0] was removed.  [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element coefficients_reg[1] was removed.  [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element coefficients_reg[2] was removed.  [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element coefficients_reg[3] was removed.  [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element coefficients_reg[4] was removed.  [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element coefficients_reg[5] was removed.  [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element coefficients_reg[6] was removed.  [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:50]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/acum_fase.vhd:32]
WARNING: [Synth 8-6040] Register addr1_r_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr2_r_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:01:06 . Memory (MB): peak = 783.250 ; gain = 508.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 6     
	   3 Input     15 Bit       Adders := 6     
	   6 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               32 Bit    Registers := 10    
	               29 Bit    Registers := 1     
	               16 Bit    Registers := 13    
	               15 Bit    Registers := 6     
	               13 Bit    Registers := 12    
	               10 Bit    Registers := 13    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	  10 Input     32 Bit        Muxes := 9     
	   2 Input     15 Bit        Muxes := 6     
	   2 Input     14 Bit        Muxes := 6     
	   2 Input     13 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FIR_Filter 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
	               16 Bit    Registers := 13    
	               10 Bit    Registers := 13    
Module Acum_Fase 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
Module Sin_Rom 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
Module Sin_Cos 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
Module Signal_Generator 
Detailed RTL Component Info : 
+---Adders : 
	   6 Input     10 Bit       Adders := 1     
Module FIR_Filter_EXTCLK_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 10    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	  10 Input     32 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6040] Register addr1_r_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr2_r_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr1_r_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr2_r_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr1_r_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr2_r_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr1_r_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr2_r_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr1_r_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr2_r_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr1_r_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr2_r_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
INFO: [Synth 8-4471] merging register 'U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/coefficients_reg[0][15:0]' into 'U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/coefficients_reg[0][15:0]' [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:50]
INFO: [Synth 8-4471] merging register 'U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/coefficients_reg[5][15:0]' into 'U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/coefficients_reg[5][15:0]' [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:50]
INFO: [Synth 8-4471] merging register 'U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/coefficients_reg[4][15:0]' into 'U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/coefficients_reg[4][15:0]' [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:50]
INFO: [Synth 8-4471] merging register 'U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/coefficients_reg[3][15:0]' into 'U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/coefficients_reg[3][15:0]' [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:50]
INFO: [Synth 8-4471] merging register 'U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/coefficients_reg[2][15:0]' into 'U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/coefficients_reg[2][15:0]' [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:50]
INFO: [Synth 8-4471] merging register 'U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/coefficients_reg[1][15:0]' into 'U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/coefficients_reg[1][15:0]' [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/coefficients_reg[0] was removed.  [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/coefficients_reg[5] was removed.  [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/coefficients_reg[4] was removed.  [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/coefficients_reg[3] was removed.  [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/coefficients_reg[2] was removed.  [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/coefficients_reg[1] was removed.  [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/coefficients_reg[0] was removed.  [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/coefficients_reg[1] was removed.  [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/coefficients_reg[2] was removed.  [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/coefficients_reg[3] was removed.  [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/coefficients_reg[4] was removed.  [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/coefficients_reg[5] was removed.  [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/coefficients_reg[6] was removed.  [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:50]
DSP Report: Generating DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator1, operation Mode is: A2*B.
DSP Report: register U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/coefficients_reg[0] is absorbed into DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator1.
DSP Report: operator U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator1 is absorbed into DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator1.
DSP Report: Generating DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0, operation Mode is: PCIN+A2*B.
DSP Report: register U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/coefficients_reg[0] is absorbed into DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0.
DSP Report: operator U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0 is absorbed into DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0.
DSP Report: operator U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator12 is absorbed into DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0.
DSP Report: Generating DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0, operation Mode is: PCIN+A2*B.
DSP Report: register U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/coefficients_reg[1] is absorbed into DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0.
DSP Report: operator U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0 is absorbed into DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0.
DSP Report: operator U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator2 is absorbed into DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0.
DSP Report: Generating DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0, operation Mode is: PCIN+A2*B.
DSP Report: register U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/coefficients_reg[2] is absorbed into DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0.
DSP Report: operator U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0 is absorbed into DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0.
DSP Report: operator U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator3 is absorbed into DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0.
DSP Report: Generating DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0, operation Mode is: PCIN+A2*B.
DSP Report: register U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/coefficients_reg[3] is absorbed into DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0.
DSP Report: operator U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0 is absorbed into DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0.
DSP Report: operator U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator4 is absorbed into DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0.
DSP Report: Generating DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0, operation Mode is: PCIN+A2*B.
DSP Report: register U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/coefficients_reg[4] is absorbed into DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0.
DSP Report: operator U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0 is absorbed into DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0.
DSP Report: operator U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator5 is absorbed into DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0.
DSP Report: Generating DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0, operation Mode is: PCIN+A2*B.
DSP Report: register U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/coefficients_reg[5] is absorbed into DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0.
DSP Report: operator U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0 is absorbed into DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0.
DSP Report: operator U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator6 is absorbed into DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0.
DSP Report: Generating DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0, operation Mode is: PCIN+A2*B.
DSP Report: register U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/coefficients_reg[6] is absorbed into DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0.
DSP Report: operator U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0 is absorbed into DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0.
DSP Report: operator U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator7 is absorbed into DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0.
DSP Report: Generating DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0, operation Mode is: PCIN+A2*B.
DSP Report: register U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/coefficients_reg[5] is absorbed into DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0.
DSP Report: operator U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0 is absorbed into DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0.
DSP Report: operator U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator8 is absorbed into DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0.
DSP Report: Generating DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0, operation Mode is: PCIN+A2*B.
DSP Report: register U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/coefficients_reg[4] is absorbed into DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0.
DSP Report: operator U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0 is absorbed into DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0.
DSP Report: operator U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator9 is absorbed into DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0.
DSP Report: Generating DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0, operation Mode is: PCIN+A2*B.
DSP Report: register U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/coefficients_reg[3] is absorbed into DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0.
DSP Report: operator U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0 is absorbed into DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0.
DSP Report: operator U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator10 is absorbed into DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0.
DSP Report: Generating DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0, operation Mode is: PCIN+A2*B.
DSP Report: register U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/coefficients_reg[2] is absorbed into DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0.
DSP Report: operator U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0 is absorbed into DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0.
DSP Report: operator U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator11 is absorbed into DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0.
DSP Report: Generating DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0, operation Mode is: PCIN+A2*B.
DSP Report: register U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/coefficients_reg[1] is absorbed into DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0.
DSP Report: operator U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0 is absorbed into DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0.
DSP Report: operator U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator12 is absorbed into DSP U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0.
INFO: [Synth 8-3917] design System_FIR_Filter_EXTCLK_0_1 has port filter_output[31] driven by constant 0
INFO: [Synth 8-3917] design System_FIR_Filter_EXTCLK_0_1 has port filter_output[30] driven by constant 0
INFO: [Synth 8-3917] design System_FIR_Filter_EXTCLK_0_1 has port filter_output[29] driven by constant 0
WARNING: [Synth 8-3331] design Signal_Generator has unconnected port reset
WARNING: [Synth 8-3331] design System_FIR_Filter_EXTCLK_0_1 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design System_FIR_Filter_EXTCLK_0_1 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design System_FIR_Filter_EXTCLK_0_1 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design System_FIR_Filter_EXTCLK_0_1 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design System_FIR_Filter_EXTCLK_0_1 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design System_FIR_Filter_EXTCLK_0_1 has unconnected port s_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[12]) is unused and will be removed from module Sin_Cos__1.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[11]) is unused and will be removed from module Sin_Cos__1.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[10]) is unused and will be removed from module Sin_Cos__1.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[9]) is unused and will be removed from module Sin_Cos__1.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[8]) is unused and will be removed from module Sin_Cos__1.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[7]) is unused and will be removed from module Sin_Cos__1.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[6]) is unused and will be removed from module Sin_Cos__1.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[5]) is unused and will be removed from module Sin_Cos__1.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[4]) is unused and will be removed from module Sin_Cos__1.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[3]) is unused and will be removed from module Sin_Cos__1.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[2]) is unused and will be removed from module Sin_Cos__1.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[1]) is unused and will be removed from module Sin_Cos__1.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[0]) is unused and will be removed from module Sin_Cos__1.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[12]) is unused and will be removed from module Sin_Cos__2.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[11]) is unused and will be removed from module Sin_Cos__2.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[10]) is unused and will be removed from module Sin_Cos__2.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[9]) is unused and will be removed from module Sin_Cos__2.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[8]) is unused and will be removed from module Sin_Cos__2.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[7]) is unused and will be removed from module Sin_Cos__2.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[6]) is unused and will be removed from module Sin_Cos__2.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[5]) is unused and will be removed from module Sin_Cos__2.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[4]) is unused and will be removed from module Sin_Cos__2.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[3]) is unused and will be removed from module Sin_Cos__2.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[2]) is unused and will be removed from module Sin_Cos__2.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[1]) is unused and will be removed from module Sin_Cos__2.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[0]) is unused and will be removed from module Sin_Cos__2.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[12]) is unused and will be removed from module Sin_Cos__3.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[11]) is unused and will be removed from module Sin_Cos__3.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[10]) is unused and will be removed from module Sin_Cos__3.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[9]) is unused and will be removed from module Sin_Cos__3.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[8]) is unused and will be removed from module Sin_Cos__3.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[7]) is unused and will be removed from module Sin_Cos__3.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[6]) is unused and will be removed from module Sin_Cos__3.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[5]) is unused and will be removed from module Sin_Cos__3.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[4]) is unused and will be removed from module Sin_Cos__3.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[3]) is unused and will be removed from module Sin_Cos__3.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[2]) is unused and will be removed from module Sin_Cos__3.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[1]) is unused and will be removed from module Sin_Cos__3.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[0]) is unused and will be removed from module Sin_Cos__3.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[12]) is unused and will be removed from module Sin_Cos__4.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[11]) is unused and will be removed from module Sin_Cos__4.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[10]) is unused and will be removed from module Sin_Cos__4.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[9]) is unused and will be removed from module Sin_Cos__4.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[8]) is unused and will be removed from module Sin_Cos__4.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[7]) is unused and will be removed from module Sin_Cos__4.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[6]) is unused and will be removed from module Sin_Cos__4.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[5]) is unused and will be removed from module Sin_Cos__4.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[4]) is unused and will be removed from module Sin_Cos__4.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[3]) is unused and will be removed from module Sin_Cos__4.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[2]) is unused and will be removed from module Sin_Cos__4.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[1]) is unused and will be removed from module Sin_Cos__4.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[0]) is unused and will be removed from module Sin_Cos__4.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[12]) is unused and will be removed from module Sin_Cos__5.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[11]) is unused and will be removed from module Sin_Cos__5.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[10]) is unused and will be removed from module Sin_Cos__5.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[9]) is unused and will be removed from module Sin_Cos__5.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[8]) is unused and will be removed from module Sin_Cos__5.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[7]) is unused and will be removed from module Sin_Cos__5.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[6]) is unused and will be removed from module Sin_Cos__5.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[5]) is unused and will be removed from module Sin_Cos__5.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[4]) is unused and will be removed from module Sin_Cos__5.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[3]) is unused and will be removed from module Sin_Cos__5.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[2]) is unused and will be removed from module Sin_Cos__5.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[1]) is unused and will be removed from module Sin_Cos__5.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[0]) is unused and will be removed from module Sin_Cos__5.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[12]) is unused and will be removed from module Sin_Cos.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[11]) is unused and will be removed from module Sin_Cos.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[10]) is unused and will be removed from module Sin_Cos.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[9]) is unused and will be removed from module Sin_Cos.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[8]) is unused and will be removed from module Sin_Cos.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[7]) is unused and will be removed from module Sin_Cos.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[6]) is unused and will be removed from module Sin_Cos.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[5]) is unused and will be removed from module Sin_Cos.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[4]) is unused and will be removed from module Sin_Cos.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[3]) is unused and will be removed from module Sin_Cos.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[2]) is unused and will be removed from module Sin_Cos.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[1]) is unused and will be removed from module Sin_Cos.
WARNING: [Synth 8-3332] Sequential element (Sin_Cos_Table/addr1_r_reg[0]) is unused and will be removed from module Sin_Cos.
INFO: [Synth 8-3332] Sequential element (U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/aw_en_reg) is unused and will be removed from module System_FIR_Filter_EXTCLK_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module System_FIR_Filter_EXTCLK_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module System_FIR_Filter_EXTCLK_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module System_FIR_Filter_EXTCLK_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module System_FIR_Filter_EXTCLK_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module System_FIR_Filter_EXTCLK_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module System_FIR_Filter_EXTCLK_0_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:02:51 . Memory (MB): peak = 854.398 ; gain = 579.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|Sin_Rom     | SIN_ROM[0] | 8192x9        | LUT            | 
|Sin_Rom     | SIN_ROM[0] | 8192x9        | LUT            | 
|Sin_Rom     | SIN_ROM[0] | 8192x9        | LUT            | 
|Sin_Rom     | SIN_ROM[0] | 8192x9        | LUT            | 
|Sin_Rom     | SIN_ROM[0] | 8192x9        | LUT            | 
|Sin_Rom     | SIN_ROM[0] | 8192x9        | LUT            | 
|Sin_Rom     | SIN_ROM[0] | 8192x9        | LUT            | 
|Sin_Rom     | SIN_ROM[0] | 8192x9        | LUT            | 
|Sin_Rom     | SIN_ROM[0] | 8192x9        | LUT            | 
|Sin_Rom     | SIN_ROM[0] | 8192x9        | LUT            | 
|Sin_Rom     | SIN_ROM[0] | 8192x9        | LUT            | 
|Sin_Rom     | SIN_ROM[0] | 8192x9        | LUT            | 
|Sin_Rom     | SIN_ROM[0] | 8192x9        | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FIR_Filter  | A2*B        | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Filter  | PCIN+A2*B   | 16     | 10     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Filter  | PCIN+A2*B   | 16     | 10     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Filter  | PCIN+A2*B   | 16     | 10     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Filter  | PCIN+A2*B   | 16     | 10     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Filter  | PCIN+A2*B   | 16     | 10     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Filter  | PCIN+A2*B   | 16     | 10     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Filter  | PCIN+A2*B   | 16     | 10     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Filter  | PCIN+A2*B   | 16     | 10     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Filter  | PCIN+A2*B   | 16     | 10     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Filter  | PCIN+A2*B   | 16     | 10     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Filter  | PCIN+A2*B   | 16     | 10     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Filter  | PCIN+A2*B   | 16     | 10     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:03:02 . Memory (MB): peak = 874.535 ; gain = 599.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:03:03 . Memory (MB): peak = 876.910 ; gain = 601.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:77]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:78]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:78]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:78]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:78]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:78]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:78]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:78]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:78]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:78]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:78]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:78]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:78]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ipshared/3d72/src/FIR_Filter.vhd:78]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:03:03 . Memory (MB): peak = 889.785 ; gain = 614.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:03:04 . Memory (MB): peak = 889.785 ; gain = 614.855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:03:04 . Memory (MB): peak = 889.785 ; gain = 614.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:03:04 . Memory (MB): peak = 889.785 ; gain = 614.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:03:04 . Memory (MB): peak = 889.785 ; gain = 614.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:03:04 . Memory (MB): peak = 889.785 ; gain = 614.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:03:04 . Memory (MB): peak = 889.785 ; gain = 614.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    42|
|2     |DSP48E1 |    13|
|3     |LUT1    |    95|
|4     |LUT2    |   218|
|5     |LUT3    |    81|
|6     |LUT4    |   163|
|7     |LUT5    |   468|
|8     |LUT6    |  1447|
|9     |MUXF7   |   414|
|10    |MUXF8   |   130|
|11    |FDCE    |   131|
|12    |FDRE    |   515|
|13    |FDSE    |     4|
+------+--------+------+

Report Instance Areas: 
+------+--------------------------------------+-----------------------------+------+
|      |Instance                              |Module                       |Cells |
+------+--------------------------------------+-----------------------------+------+
|1     |top                                   |                             |  3721|
|2     |  U0                                  |FIR_Filter_EXTCLK_v1_0       |  3720|
|3     |    FIR_Filter_EXTCLK_v1_0_S_AXI_inst |FIR_Filter_EXTCLK_v1_0_S_AXI |  3720|
|4     |      UUT                             |FIR_Filter_Plus_SG           |  3246|
|5     |        UUT                           |FIR_Filter                   |   172|
|6     |        UUT2                          |Signal_Generator             |  3074|
|7     |          OSC1                        |nco                          |   504|
|8     |            af                        |Acum_Fase_17                 |    63|
|9     |            ss                        |Sin_Cos_18                   |   441|
|10    |              Sin_Cos_Table           |Sin_Rom_19                   |   441|
|11    |          OSC2                        |nco_0                        |   522|
|12    |            af                        |Acum_Fase_14                 |    68|
|13    |            ss                        |Sin_Cos_15                   |   454|
|14    |              Sin_Cos_Table           |Sin_Rom_16                   |   454|
|15    |          OSC3                        |nco_1                        |   527|
|16    |            af                        |Acum_Fase_11                 |    64|
|17    |            ss                        |Sin_Cos_12                   |   463|
|18    |              Sin_Cos_Table           |Sin_Rom_13                   |   463|
|19    |          OSC4                        |nco_2                        |   504|
|20    |            af                        |Acum_Fase_8                  |    68|
|21    |            ss                        |Sin_Cos_9                    |   436|
|22    |              Sin_Cos_Table           |Sin_Rom_10                   |   436|
|23    |          OSC5                        |nco_3                        |   514|
|24    |            af                        |Acum_Fase_5                  |    65|
|25    |            ss                        |Sin_Cos_6                    |   449|
|26    |              Sin_Cos_Table           |Sin_Rom_7                    |   449|
|27    |          OSC6                        |nco_4                        |   503|
|28    |            af                        |Acum_Fase                    |    66|
|29    |            ss                        |Sin_Cos                      |   437|
|30    |              Sin_Cos_Table           |Sin_Rom                      |   437|
+------+--------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:03:04 . Memory (MB): peak = 889.785 ; gain = 614.855
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 119 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:02:58 . Memory (MB): peak = 889.785 ; gain = 553.754
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:03:05 . Memory (MB): peak = 889.785 ; gain = 614.855
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 599 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 134 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:03:07 . Memory (MB): peak = 889.785 ; gain = 626.383
INFO: [Common 17-1381] The checkpoint 'C:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.runs/System_FIR_Filter_EXTCLK_0_1_synth_1/System_FIR_Filter_EXTCLK_0_1.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.srcs/sources_1/bd/System/ip/System_FIR_Filter_EXTCLK_0_1/System_FIR_Filter_EXTCLK_0_1.xci
INFO: [Coretcl 2-1174] Renamed 29 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Lenovo/Desktop/CESE/CESE_MYS/TP_Final/Synthesis/FIR_Filter_Using_PS/FIR_Filter_Using_PS.runs/System_FIR_Filter_EXTCLK_0_1_synth_1/System_FIR_Filter_EXTCLK_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file System_FIR_Filter_EXTCLK_0_1_utilization_synth.rpt -pb System_FIR_Filter_EXTCLK_0_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 889.785 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun 11 01:33:18 2024...
