
DHT20_Driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003570  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  080036f8  080036f8  000136f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003708  08003708  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08003708  08003708  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003708  08003708  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003708  08003708  00013708  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800370c  0800370c  0001370c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003710  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          00000378  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000384  20000384  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000d71d  00000000  00000000  0002007f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002415  00000000  00000000  0002d79c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000b88  00000000  00000000  0002fbb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000008c7  00000000  00000000  00030740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00020ef8  00000000  00000000  00031007  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000ef1c  00000000  00000000  00051eff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000c915c  00000000  00000000  00060e1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00002f9c  00000000  00000000  00129f78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000073  00000000  00000000  0012cf14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080036e0 	.word	0x080036e0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	080036e0 	.word	0x080036e0

080001c8 <main>:
void i2c_conf(void);

I2C_HandleTypeDef hI2Cx;

int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b086      	sub	sp, #24
 80001cc:	af00      	add	r7, sp, #0
	HAL_Init();
 80001ce:	f000 fa57 	bl	8000680 <HAL_Init>
	HAL_Delay(1000);
 80001d2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80001d6:	f000 fac5 	bl	8000764 <HAL_Delay>

	// Initializing button, gpio pins for i2c and i2c
	gpio_conf();
 80001da:	f000 f81f 	bl	800021c <gpio_conf>
	i2c_conf();
 80001de:	f000 f847 	bl	8000270 <i2c_conf>

	// Initializing sensor
	DHT20_t sensor = {0};
 80001e2:	463b      	mov	r3, r7
 80001e4:	2200      	movs	r2, #0
 80001e6:	601a      	str	r2, [r3, #0]
 80001e8:	605a      	str	r2, [r3, #4]
 80001ea:	609a      	str	r2, [r3, #8]
 80001ec:	60da      	str	r2, [r3, #12]
 80001ee:	611a      	str	r2, [r3, #16]
 80001f0:	615a      	str	r2, [r3, #20]
	sensor.addres = DHT20_DEVICE_ADDRESS;
 80001f2:	2370      	movs	r3, #112	; 0x70
 80001f4:	713b      	strb	r3, [r7, #4]
	sensor.i2c_handle = &hI2Cx;
 80001f6:	4b08      	ldr	r3, [pc, #32]	; (8000218 <main+0x50>)
 80001f8:	603b      	str	r3, [r7, #0]

	dht20_init(&sensor, &hI2Cx);
 80001fa:	463b      	mov	r3, r7
 80001fc:	4906      	ldr	r1, [pc, #24]	; (8000218 <main+0x50>)
 80001fe:	4618      	mov	r0, r3
 8000200:	f000 f93f 	bl	8000482 <dht20_init>

	dht20_read_sensor(&sensor);
 8000204:	463b      	mov	r3, r7
 8000206:	4618      	mov	r0, r3
 8000208:	f000 fa28 	bl	800065c <dht20_read_sensor>

	while(1)
	{
		HAL_Delay(20000);
 800020c:	f644 6020 	movw	r0, #20000	; 0x4e20
 8000210:	f000 faa8 	bl	8000764 <HAL_Delay>
 8000214:	e7fa      	b.n	800020c <main+0x44>
 8000216:	bf00      	nop
 8000218:	20000028 	.word	0x20000028

0800021c <gpio_conf>:

	HAL_GPIO_Init(GPIOA, &GPIOBtn);
}

void gpio_conf(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	b086      	sub	sp, #24
 8000220:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef i2c_pins;
	i2c_pins.Pin = GPIO_PIN_6 | GPIO_PIN_9; // Change
 8000222:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000226:	607b      	str	r3, [r7, #4]
	i2c_pins.Mode = GPIO_MODE_AF_OD;
 8000228:	2312      	movs	r3, #18
 800022a:	60bb      	str	r3, [r7, #8]
	i2c_pins.Pull = GPIO_PULLUP;
 800022c:	2301      	movs	r3, #1
 800022e:	60fb      	str	r3, [r7, #12]
	i2c_pins.Speed = GPIO_SPEED_FREQ_LOW;
 8000230:	2300      	movs	r3, #0
 8000232:	613b      	str	r3, [r7, #16]
	i2c_pins.Alternate = GPIO_AF4_I2C1; // Change
 8000234:	2304      	movs	r3, #4
 8000236:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOB, &i2c_pins);
 8000238:	1d3b      	adds	r3, r7, #4
 800023a:	4619      	mov	r1, r3
 800023c:	480a      	ldr	r0, [pc, #40]	; (8000268 <gpio_conf+0x4c>)
 800023e:	f000 fb9b 	bl	8000978 <HAL_GPIO_Init>
	__HAL_RCC_I2C1_CLK_ENABLE();
 8000242:	2300      	movs	r3, #0
 8000244:	603b      	str	r3, [r7, #0]
 8000246:	4b09      	ldr	r3, [pc, #36]	; (800026c <gpio_conf+0x50>)
 8000248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800024a:	4a08      	ldr	r2, [pc, #32]	; (800026c <gpio_conf+0x50>)
 800024c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000250:	6413      	str	r3, [r2, #64]	; 0x40
 8000252:	4b06      	ldr	r3, [pc, #24]	; (800026c <gpio_conf+0x50>)
 8000254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000256:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800025a:	603b      	str	r3, [r7, #0]
 800025c:	683b      	ldr	r3, [r7, #0]
}
 800025e:	bf00      	nop
 8000260:	3718      	adds	r7, #24
 8000262:	46bd      	mov	sp, r7
 8000264:	bd80      	pop	{r7, pc}
 8000266:	bf00      	nop
 8000268:	40020400 	.word	0x40020400
 800026c:	40023800 	.word	0x40023800

08000270 <i2c_conf>:

void i2c_conf(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	af00      	add	r7, sp, #0
	hI2Cx.Instance = I2C1;
 8000274:	4b10      	ldr	r3, [pc, #64]	; (80002b8 <i2c_conf+0x48>)
 8000276:	4a11      	ldr	r2, [pc, #68]	; (80002bc <i2c_conf+0x4c>)
 8000278:	601a      	str	r2, [r3, #0]
	hI2Cx.Init.ClockSpeed = 100000;
 800027a:	4b0f      	ldr	r3, [pc, #60]	; (80002b8 <i2c_conf+0x48>)
 800027c:	4a10      	ldr	r2, [pc, #64]	; (80002c0 <i2c_conf+0x50>)
 800027e:	605a      	str	r2, [r3, #4]
	hI2Cx.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000280:	4b0d      	ldr	r3, [pc, #52]	; (80002b8 <i2c_conf+0x48>)
 8000282:	2200      	movs	r2, #0
 8000284:	609a      	str	r2, [r3, #8]
	hI2Cx.Init.OwnAddress1 = 0;
 8000286:	4b0c      	ldr	r3, [pc, #48]	; (80002b8 <i2c_conf+0x48>)
 8000288:	2200      	movs	r2, #0
 800028a:	60da      	str	r2, [r3, #12]
	hI2Cx.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800028c:	4b0a      	ldr	r3, [pc, #40]	; (80002b8 <i2c_conf+0x48>)
 800028e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000292:	611a      	str	r2, [r3, #16]
	hI2Cx.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000294:	4b08      	ldr	r3, [pc, #32]	; (80002b8 <i2c_conf+0x48>)
 8000296:	2200      	movs	r2, #0
 8000298:	615a      	str	r2, [r3, #20]
	hI2Cx.Init.OwnAddress2 = 0;
 800029a:	4b07      	ldr	r3, [pc, #28]	; (80002b8 <i2c_conf+0x48>)
 800029c:	2200      	movs	r2, #0
 800029e:	619a      	str	r2, [r3, #24]
	hI2Cx.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80002a0:	4b05      	ldr	r3, [pc, #20]	; (80002b8 <i2c_conf+0x48>)
 80002a2:	2200      	movs	r2, #0
 80002a4:	61da      	str	r2, [r3, #28]
	hI2Cx.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80002a6:	4b04      	ldr	r3, [pc, #16]	; (80002b8 <i2c_conf+0x48>)
 80002a8:	2200      	movs	r2, #0
 80002aa:	621a      	str	r2, [r3, #32]
	HAL_I2C_Init(&hI2Cx);
 80002ac:	4802      	ldr	r0, [pc, #8]	; (80002b8 <i2c_conf+0x48>)
 80002ae:	f001 fe2b 	bl	8001f08 <HAL_I2C_Init>
}
 80002b2:	bf00      	nop
 80002b4:	bd80      	pop	{r7, pc}
 80002b6:	bf00      	nop
 80002b8:	20000028 	.word	0x20000028
 80002bc:	40005400 	.word	0x40005400
 80002c0:	000186a0 	.word	0x000186a0

080002c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80002c4:	b580      	push	{r7, lr}
 80002c6:	b082      	sub	sp, #8
 80002c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80002ca:	2300      	movs	r3, #0
 80002cc:	607b      	str	r3, [r7, #4]
 80002ce:	4b10      	ldr	r3, [pc, #64]	; (8000310 <HAL_MspInit+0x4c>)
 80002d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80002d2:	4a0f      	ldr	r2, [pc, #60]	; (8000310 <HAL_MspInit+0x4c>)
 80002d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80002d8:	6453      	str	r3, [r2, #68]	; 0x44
 80002da:	4b0d      	ldr	r3, [pc, #52]	; (8000310 <HAL_MspInit+0x4c>)
 80002dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80002de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80002e2:	607b      	str	r3, [r7, #4]
 80002e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80002e6:	2300      	movs	r3, #0
 80002e8:	603b      	str	r3, [r7, #0]
 80002ea:	4b09      	ldr	r3, [pc, #36]	; (8000310 <HAL_MspInit+0x4c>)
 80002ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80002ee:	4a08      	ldr	r2, [pc, #32]	; (8000310 <HAL_MspInit+0x4c>)
 80002f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80002f4:	6413      	str	r3, [r2, #64]	; 0x40
 80002f6:	4b06      	ldr	r3, [pc, #24]	; (8000310 <HAL_MspInit+0x4c>)
 80002f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80002fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80002fe:	603b      	str	r3, [r7, #0]
 8000300:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000302:	2007      	movs	r0, #7
 8000304:	f000 fb04 	bl	8000910 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000308:	bf00      	nop
 800030a:	3708      	adds	r7, #8
 800030c:	46bd      	mov	sp, r7
 800030e:	bd80      	pop	{r7, pc}
 8000310:	40023800 	.word	0x40023800

08000314 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000314:	b580      	push	{r7, lr}
 8000316:	b08a      	sub	sp, #40	; 0x28
 8000318:	af00      	add	r7, sp, #0
 800031a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800031c:	f107 0314 	add.w	r3, r7, #20
 8000320:	2200      	movs	r2, #0
 8000322:	601a      	str	r2, [r3, #0]
 8000324:	605a      	str	r2, [r3, #4]
 8000326:	609a      	str	r2, [r3, #8]
 8000328:	60da      	str	r2, [r3, #12]
 800032a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	681b      	ldr	r3, [r3, #0]
 8000330:	4a19      	ldr	r2, [pc, #100]	; (8000398 <HAL_I2C_MspInit+0x84>)
 8000332:	4293      	cmp	r3, r2
 8000334:	d12c      	bne.n	8000390 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000336:	2300      	movs	r3, #0
 8000338:	613b      	str	r3, [r7, #16]
 800033a:	4b18      	ldr	r3, [pc, #96]	; (800039c <HAL_I2C_MspInit+0x88>)
 800033c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800033e:	4a17      	ldr	r2, [pc, #92]	; (800039c <HAL_I2C_MspInit+0x88>)
 8000340:	f043 0302 	orr.w	r3, r3, #2
 8000344:	6313      	str	r3, [r2, #48]	; 0x30
 8000346:	4b15      	ldr	r3, [pc, #84]	; (800039c <HAL_I2C_MspInit+0x88>)
 8000348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800034a:	f003 0302 	and.w	r3, r3, #2
 800034e:	613b      	str	r3, [r7, #16]
 8000350:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000352:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000356:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000358:	2312      	movs	r3, #18
 800035a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800035c:	2301      	movs	r3, #1
 800035e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000360:	2300      	movs	r3, #0
 8000362:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000364:	2304      	movs	r3, #4
 8000366:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000368:	f107 0314 	add.w	r3, r7, #20
 800036c:	4619      	mov	r1, r3
 800036e:	480c      	ldr	r0, [pc, #48]	; (80003a0 <HAL_I2C_MspInit+0x8c>)
 8000370:	f000 fb02 	bl	8000978 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000374:	2300      	movs	r3, #0
 8000376:	60fb      	str	r3, [r7, #12]
 8000378:	4b08      	ldr	r3, [pc, #32]	; (800039c <HAL_I2C_MspInit+0x88>)
 800037a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800037c:	4a07      	ldr	r2, [pc, #28]	; (800039c <HAL_I2C_MspInit+0x88>)
 800037e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000382:	6413      	str	r3, [r2, #64]	; 0x40
 8000384:	4b05      	ldr	r3, [pc, #20]	; (800039c <HAL_I2C_MspInit+0x88>)
 8000386:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000388:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800038c:	60fb      	str	r3, [r7, #12]
 800038e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000390:	bf00      	nop
 8000392:	3728      	adds	r7, #40	; 0x28
 8000394:	46bd      	mov	sp, r7
 8000396:	bd80      	pop	{r7, pc}
 8000398:	40005400 	.word	0x40005400
 800039c:	40023800 	.word	0x40023800
 80003a0:	40020400 	.word	0x40020400

080003a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003a4:	b480      	push	{r7}
 80003a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80003a8:	e7fe      	b.n	80003a8 <NMI_Handler+0x4>

080003aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003aa:	b480      	push	{r7}
 80003ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003ae:	e7fe      	b.n	80003ae <HardFault_Handler+0x4>

080003b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003b0:	b480      	push	{r7}
 80003b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003b4:	e7fe      	b.n	80003b4 <MemManage_Handler+0x4>

080003b6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003b6:	b480      	push	{r7}
 80003b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003ba:	e7fe      	b.n	80003ba <BusFault_Handler+0x4>

080003bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003bc:	b480      	push	{r7}
 80003be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003c0:	e7fe      	b.n	80003c0 <UsageFault_Handler+0x4>

080003c2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003c2:	b480      	push	{r7}
 80003c4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003c6:	bf00      	nop
 80003c8:	46bd      	mov	sp, r7
 80003ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ce:	4770      	bx	lr

080003d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003d0:	b480      	push	{r7}
 80003d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003d4:	bf00      	nop
 80003d6:	46bd      	mov	sp, r7
 80003d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003dc:	4770      	bx	lr

080003de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003de:	b480      	push	{r7}
 80003e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003e2:	bf00      	nop
 80003e4:	46bd      	mov	sp, r7
 80003e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ea:	4770      	bx	lr

080003ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003f0:	f000 f998 	bl	8000724 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003f4:	bf00      	nop
 80003f6:	bd80      	pop	{r7, pc}

080003f8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80003fc:	4802      	ldr	r0, [pc, #8]	; (8000408 <OTG_FS_IRQHandler+0x10>)
 80003fe:	f000 fc57 	bl	8000cb0 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000402:	bf00      	nop
 8000404:	bd80      	pop	{r7, pc}
 8000406:	bf00      	nop
 8000408:	20000080 	.word	0x20000080

0800040c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800040c:	b480      	push	{r7}
 800040e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000410:	4b06      	ldr	r3, [pc, #24]	; (800042c <SystemInit+0x20>)
 8000412:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000416:	4a05      	ldr	r2, [pc, #20]	; (800042c <SystemInit+0x20>)
 8000418:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800041c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000420:	bf00      	nop
 8000422:	46bd      	mov	sp, r7
 8000424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000428:	4770      	bx	lr
 800042a:	bf00      	nop
 800042c:	e000ed00 	.word	0xe000ed00

08000430 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000430:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000468 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000434:	480d      	ldr	r0, [pc, #52]	; (800046c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000436:	490e      	ldr	r1, [pc, #56]	; (8000470 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000438:	4a0e      	ldr	r2, [pc, #56]	; (8000474 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800043a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800043c:	e002      	b.n	8000444 <LoopCopyDataInit>

0800043e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800043e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000440:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000442:	3304      	adds	r3, #4

08000444 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000444:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000446:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000448:	d3f9      	bcc.n	800043e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800044a:	4a0b      	ldr	r2, [pc, #44]	; (8000478 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800044c:	4c0b      	ldr	r4, [pc, #44]	; (800047c <LoopFillZerobss+0x26>)
  movs r3, #0
 800044e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000450:	e001      	b.n	8000456 <LoopFillZerobss>

08000452 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000452:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000454:	3204      	adds	r2, #4

08000456 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000456:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000458:	d3fb      	bcc.n	8000452 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800045a:	f7ff ffd7 	bl	800040c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800045e:	f003 f91b 	bl	8003698 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000462:	f7ff feb1 	bl	80001c8 <main>
  bx  lr    
 8000466:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000468:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800046c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000470:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000474:	08003710 	.word	0x08003710
  ldr r2, =_sbss
 8000478:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800047c:	20000384 	.word	0x20000384

08000480 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000480:	e7fe      	b.n	8000480 <ADC_IRQHandler>

08000482 <dht20_init>:
  * @param  sensor DHT20 struct
  * @param	i2c Pointer to I2C handle struct
  * @retval void
  */
void dht20_init(DHT20_t *sensor, I2C_HandleTypeDef *i2c)
{
 8000482:	b480      	push	{r7}
 8000484:	b083      	sub	sp, #12
 8000486:	af00      	add	r7, sp, #0
 8000488:	6078      	str	r0, [r7, #4]
 800048a:	6039      	str	r1, [r7, #0]
	sensor->i2c_handle = i2c;
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	683a      	ldr	r2, [r7, #0]
 8000490:	601a      	str	r2, [r3, #0]
	sensor->addres = DHT20_DEVICE_ADDRESS;
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	2270      	movs	r2, #112	; 0x70
 8000496:	711a      	strb	r2, [r3, #4]
}
 8000498:	bf00      	nop
 800049a:	370c      	adds	r7, #12
 800049c:	46bd      	mov	sp, r7
 800049e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a2:	4770      	bx	lr

080004a4 <dht20_write>:
  * @param  data Pointer to data buffer
  * @param	size Amount of data to be sent
  * @retval void
  */
static void dht20_write(DHT20_t *sensor, uint8_t *data, uint16_t size)
{
 80004a4:	b580      	push	{r7, lr}
 80004a6:	b086      	sub	sp, #24
 80004a8:	af02      	add	r7, sp, #8
 80004aa:	60f8      	str	r0, [r7, #12]
 80004ac:	60b9      	str	r1, [r7, #8]
 80004ae:	4613      	mov	r3, r2
 80004b0:	80fb      	strh	r3, [r7, #6]
	HAL_I2C_Master_Transmit(sensor->i2c_handle, sensor->addres, data, size, HAL_MAX_DELAY);
 80004b2:	68fb      	ldr	r3, [r7, #12]
 80004b4:	6818      	ldr	r0, [r3, #0]
 80004b6:	68fb      	ldr	r3, [r7, #12]
 80004b8:	791b      	ldrb	r3, [r3, #4]
 80004ba:	b299      	uxth	r1, r3
 80004bc:	88fb      	ldrh	r3, [r7, #6]
 80004be:	f04f 32ff 	mov.w	r2, #4294967295
 80004c2:	9200      	str	r2, [sp, #0]
 80004c4:	68ba      	ldr	r2, [r7, #8]
 80004c6:	f001 fe63 	bl	8002190 <HAL_I2C_Master_Transmit>
}
 80004ca:	bf00      	nop
 80004cc:	3710      	adds	r7, #16
 80004ce:	46bd      	mov	sp, r7
 80004d0:	bd80      	pop	{r7, pc}

080004d2 <dht20_read>:
  * @param  data Pointer to data buffer
  * @param	size Amount of data to be received
  * @retval void
  */
static void dht20_read(DHT20_t *sensor, uint8_t *rBuffer, uint16_t size)
{
 80004d2:	b580      	push	{r7, lr}
 80004d4:	b086      	sub	sp, #24
 80004d6:	af02      	add	r7, sp, #8
 80004d8:	60f8      	str	r0, [r7, #12]
 80004da:	60b9      	str	r1, [r7, #8]
 80004dc:	4613      	mov	r3, r2
 80004de:	80fb      	strh	r3, [r7, #6]
	HAL_I2C_Master_Receive(sensor->i2c_handle, sensor->addres, rBuffer, size, HAL_MAX_DELAY);
 80004e0:	68fb      	ldr	r3, [r7, #12]
 80004e2:	6818      	ldr	r0, [r3, #0]
 80004e4:	68fb      	ldr	r3, [r7, #12]
 80004e6:	791b      	ldrb	r3, [r3, #4]
 80004e8:	b299      	uxth	r1, r3
 80004ea:	88fb      	ldrh	r3, [r7, #6]
 80004ec:	f04f 32ff 	mov.w	r2, #4294967295
 80004f0:	9200      	str	r2, [sp, #0]
 80004f2:	68ba      	ldr	r2, [r7, #8]
 80004f4:	f001 ff4a 	bl	800238c <HAL_I2C_Master_Receive>
}
 80004f8:	bf00      	nop
 80004fa:	3710      	adds	r7, #16
 80004fc:	46bd      	mov	sp, r7
 80004fe:	bd80      	pop	{r7, pc}

08000500 <dht20_check_status_word>:
  * @brief  Get a byte of status word and check if it's correct
  * @param  sensor DHT20 struct
  * @retval void
  */
void dht20_check_status_word(DHT20_t *sensor)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b084      	sub	sp, #16
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
	HAL_Delay(100);
 8000508:	2064      	movs	r0, #100	; 0x64
 800050a:	f000 f92b 	bl	8000764 <HAL_Delay>

	dht20_read(sensor, &sensor->status_word, ONE_BYTE);
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	3305      	adds	r3, #5
 8000512:	2201      	movs	r2, #1
 8000514:	4619      	mov	r1, r3
 8000516:	6878      	ldr	r0, [r7, #4]
 8000518:	f7ff ffdb 	bl	80004d2 <dht20_read>

	if (sensor->status_word != 0x18)
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	795b      	ldrb	r3, [r3, #5]
 8000520:	2b18      	cmp	r3, #24
 8000522:	d00f      	beq.n	8000544 <dht20_check_status_word+0x44>
	{
		uint8_t sendBuffer[3] = {0x1B, 0x1C, 0x1E};
 8000524:	4a09      	ldr	r2, [pc, #36]	; (800054c <dht20_check_status_word+0x4c>)
 8000526:	f107 030c 	add.w	r3, r7, #12
 800052a:	6812      	ldr	r2, [r2, #0]
 800052c:	4611      	mov	r1, r2
 800052e:	8019      	strh	r1, [r3, #0]
 8000530:	3302      	adds	r3, #2
 8000532:	0c12      	lsrs	r2, r2, #16
 8000534:	701a      	strb	r2, [r3, #0]
		dht20_write(sensor, sendBuffer, 3);
 8000536:	f107 030c 	add.w	r3, r7, #12
 800053a:	2203      	movs	r2, #3
 800053c:	4619      	mov	r1, r3
 800053e:	6878      	ldr	r0, [r7, #4]
 8000540:	f7ff ffb0 	bl	80004a4 <dht20_write>
	}
}
 8000544:	bf00      	nop
 8000546:	3710      	adds	r7, #16
 8000548:	46bd      	mov	sp, r7
 800054a:	bd80      	pop	{r7, pc}
 800054c:	080036f8 	.word	0x080036f8

08000550 <dht20_read_measurement>:
  * @brief  Sensor starts measuring
  * @param  sensor DHT20 struct
  * @retval void
  */
uint8_t dht20_read_measurement(DHT20_t *sensor)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b084      	sub	sp, #16
 8000554:	af00      	add	r7, sp, #0
 8000556:	6078      	str	r0, [r7, #4]
	HAL_Delay(10);
 8000558:	200a      	movs	r0, #10
 800055a:	f000 f903 	bl	8000764 <HAL_Delay>

	uint8_t sendBuffer[3] = {0xAC, 0x33, 0x00};
 800055e:	4a13      	ldr	r2, [pc, #76]	; (80005ac <dht20_read_measurement+0x5c>)
 8000560:	f107 030c 	add.w	r3, r7, #12
 8000564:	6812      	ldr	r2, [r2, #0]
 8000566:	4611      	mov	r1, r2
 8000568:	8019      	strh	r1, [r3, #0]
 800056a:	3302      	adds	r3, #2
 800056c:	0c12      	lsrs	r2, r2, #16
 800056e:	701a      	strb	r2, [r3, #0]

	dht20_write(sensor, sendBuffer, THREE_BYTES);
 8000570:	f107 030c 	add.w	r3, r7, #12
 8000574:	2203      	movs	r2, #3
 8000576:	4619      	mov	r1, r3
 8000578:	6878      	ldr	r0, [r7, #4]
 800057a:	f7ff ff93 	bl	80004a4 <dht20_write>

	HAL_Delay(80);
 800057e:	2050      	movs	r0, #80	; 0x50
 8000580:	f000 f8f0 	bl	8000764 <HAL_Delay>
	dht20_read(sensor, sensor->readBuffer, SIX_BYTES);
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	3306      	adds	r3, #6
 8000588:	2206      	movs	r2, #6
 800058a:	4619      	mov	r1, r3
 800058c:	6878      	ldr	r0, [r7, #4]
 800058e:	f7ff ffa0 	bl	80004d2 <dht20_read>

	// Wait for the measurement to be completed
	if ((sensor->readBuffer[0] & 0x80) == 0)
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	799b      	ldrb	r3, [r3, #6]
 8000596:	b25b      	sxtb	r3, r3
 8000598:	2b00      	cmp	r3, #0
 800059a:	db01      	blt.n	80005a0 <dht20_read_measurement+0x50>
		return 1;
 800059c:	2301      	movs	r3, #1
 800059e:	e000      	b.n	80005a2 <dht20_read_measurement+0x52>
	return 0;
 80005a0:	2300      	movs	r3, #0

}
 80005a2:	4618      	mov	r0, r3
 80005a4:	3710      	adds	r7, #16
 80005a6:	46bd      	mov	sp, r7
 80005a8:	bd80      	pop	{r7, pc}
 80005aa:	bf00      	nop
 80005ac:	080036fc 	.word	0x080036fc

080005b0 <dht20_parse_data>:
  * @brief  Calculate temperature and humidty based on received buffer
  * @param  sensor DHT20 struct
  * @retval void
  */
void dht20_parse_data(DHT20_t *sensor)
{
 80005b0:	b480      	push	{r7}
 80005b2:	b083      	sub	sp, #12
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
	// Humidity calculation
	sensor->data = ((uint32_t)sensor->readBuffer[3] >> 4)
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	7a5b      	ldrb	r3, [r3, #9]
 80005bc:	091b      	lsrs	r3, r3, #4
 80005be:	b2db      	uxtb	r3, r3
 80005c0:	461a      	mov	r2, r3
				| ((uint32_t)sensor->readBuffer[2] << 4)
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	7a1b      	ldrb	r3, [r3, #8]
 80005c6:	011b      	lsls	r3, r3, #4
 80005c8:	431a      	orrs	r2, r3
				| ((uint32_t)sensor->readBuffer[1] << 12);
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	79db      	ldrb	r3, [r3, #7]
 80005ce:	031b      	lsls	r3, r3, #12
 80005d0:	431a      	orrs	r2, r3
	sensor->data = ((uint32_t)sensor->readBuffer[3] >> 4)
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	60da      	str	r2, [r3, #12]

	sensor->humidity = sensor->data * 100.0f / (1 << 20);
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	68db      	ldr	r3, [r3, #12]
 80005da:	ee07 3a90 	vmov	s15, r3
 80005de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80005e2:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800064c <dht20_parse_data+0x9c>
 80005e6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80005ea:	eddf 6a19 	vldr	s13, [pc, #100]	; 8000650 <dht20_parse_data+0xa0>
 80005ee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	edc3 7a05 	vstr	s15, [r3, #20]

	// Temperature calculation
	sensor->data = (((uint32_t)sensor->readBuffer[3] & 0x0F) << 16)
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	7a5b      	ldrb	r3, [r3, #9]
 80005fc:	041b      	lsls	r3, r3, #16
 80005fe:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
			| ((uint32_t)sensor->readBuffer[4] << 8)
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	7a9b      	ldrb	r3, [r3, #10]
 8000606:	021b      	lsls	r3, r3, #8
 8000608:	4313      	orrs	r3, r2
			| (uint32_t)sensor->readBuffer[5];
 800060a:	687a      	ldr	r2, [r7, #4]
 800060c:	7ad2      	ldrb	r2, [r2, #11]
 800060e:	431a      	orrs	r2, r3
	sensor->data = (((uint32_t)sensor->readBuffer[3] & 0x0F) << 16)
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	60da      	str	r2, [r3, #12]

	sensor->temperature = sensor->data * 200.0f / (1 << 20) - 50;
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	68db      	ldr	r3, [r3, #12]
 8000618:	ee07 3a90 	vmov	s15, r3
 800061c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000620:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8000654 <dht20_parse_data+0xa4>
 8000624:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000628:	eddf 6a09 	vldr	s13, [pc, #36]	; 8000650 <dht20_parse_data+0xa0>
 800062c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000630:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8000658 <dht20_parse_data+0xa8>
 8000634:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	edc3 7a04 	vstr	s15, [r3, #16]
}
 800063e:	bf00      	nop
 8000640:	370c      	adds	r7, #12
 8000642:	46bd      	mov	sp, r7
 8000644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000648:	4770      	bx	lr
 800064a:	bf00      	nop
 800064c:	42c80000 	.word	0x42c80000
 8000650:	49800000 	.word	0x49800000
 8000654:	43480000 	.word	0x43480000
 8000658:	42480000 	.word	0x42480000

0800065c <dht20_read_sensor>:
  * @brief  Reading the sensor
  * @param  sensor DHT20 struct
  * @retval void
  */
void dht20_read_sensor(DHT20_t *sensor)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
	dht20_check_status_word(sensor);
 8000664:	6878      	ldr	r0, [r7, #4]
 8000666:	f7ff ff4b 	bl	8000500 <dht20_check_status_word>

	dht20_read_measurement(sensor);
 800066a:	6878      	ldr	r0, [r7, #4]
 800066c:	f7ff ff70 	bl	8000550 <dht20_read_measurement>

	dht20_parse_data(sensor);
 8000670:	6878      	ldr	r0, [r7, #4]
 8000672:	f7ff ff9d 	bl	80005b0 <dht20_parse_data>
}
 8000676:	bf00      	nop
 8000678:	3708      	adds	r7, #8
 800067a:	46bd      	mov	sp, r7
 800067c:	bd80      	pop	{r7, pc}
	...

08000680 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000684:	4b0e      	ldr	r3, [pc, #56]	; (80006c0 <HAL_Init+0x40>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	4a0d      	ldr	r2, [pc, #52]	; (80006c0 <HAL_Init+0x40>)
 800068a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800068e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000690:	4b0b      	ldr	r3, [pc, #44]	; (80006c0 <HAL_Init+0x40>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	4a0a      	ldr	r2, [pc, #40]	; (80006c0 <HAL_Init+0x40>)
 8000696:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800069a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800069c:	4b08      	ldr	r3, [pc, #32]	; (80006c0 <HAL_Init+0x40>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	4a07      	ldr	r2, [pc, #28]	; (80006c0 <HAL_Init+0x40>)
 80006a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80006a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006a8:	2003      	movs	r0, #3
 80006aa:	f000 f931 	bl	8000910 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80006ae:	2000      	movs	r0, #0
 80006b0:	f000 f808 	bl	80006c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80006b4:	f7ff fe06 	bl	80002c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80006b8:	2300      	movs	r3, #0
}
 80006ba:	4618      	mov	r0, r3
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	40023c00 	.word	0x40023c00

080006c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b082      	sub	sp, #8
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80006cc:	4b12      	ldr	r3, [pc, #72]	; (8000718 <HAL_InitTick+0x54>)
 80006ce:	681a      	ldr	r2, [r3, #0]
 80006d0:	4b12      	ldr	r3, [pc, #72]	; (800071c <HAL_InitTick+0x58>)
 80006d2:	781b      	ldrb	r3, [r3, #0]
 80006d4:	4619      	mov	r1, r3
 80006d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006da:	fbb3 f3f1 	udiv	r3, r3, r1
 80006de:	fbb2 f3f3 	udiv	r3, r2, r3
 80006e2:	4618      	mov	r0, r3
 80006e4:	f000 f93b 	bl	800095e <HAL_SYSTICK_Config>
 80006e8:	4603      	mov	r3, r0
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d001      	beq.n	80006f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80006ee:	2301      	movs	r3, #1
 80006f0:	e00e      	b.n	8000710 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	2b0f      	cmp	r3, #15
 80006f6:	d80a      	bhi.n	800070e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006f8:	2200      	movs	r2, #0
 80006fa:	6879      	ldr	r1, [r7, #4]
 80006fc:	f04f 30ff 	mov.w	r0, #4294967295
 8000700:	f000 f911 	bl	8000926 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000704:	4a06      	ldr	r2, [pc, #24]	; (8000720 <HAL_InitTick+0x5c>)
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800070a:	2300      	movs	r3, #0
 800070c:	e000      	b.n	8000710 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800070e:	2301      	movs	r3, #1
}
 8000710:	4618      	mov	r0, r3
 8000712:	3708      	adds	r7, #8
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	20000000 	.word	0x20000000
 800071c:	20000008 	.word	0x20000008
 8000720:	20000004 	.word	0x20000004

08000724 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000724:	b480      	push	{r7}
 8000726:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000728:	4b06      	ldr	r3, [pc, #24]	; (8000744 <HAL_IncTick+0x20>)
 800072a:	781b      	ldrb	r3, [r3, #0]
 800072c:	461a      	mov	r2, r3
 800072e:	4b06      	ldr	r3, [pc, #24]	; (8000748 <HAL_IncTick+0x24>)
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	4413      	add	r3, r2
 8000734:	4a04      	ldr	r2, [pc, #16]	; (8000748 <HAL_IncTick+0x24>)
 8000736:	6013      	str	r3, [r2, #0]
}
 8000738:	bf00      	nop
 800073a:	46bd      	mov	sp, r7
 800073c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000740:	4770      	bx	lr
 8000742:	bf00      	nop
 8000744:	20000008 	.word	0x20000008
 8000748:	2000007c 	.word	0x2000007c

0800074c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800074c:	b480      	push	{r7}
 800074e:	af00      	add	r7, sp, #0
  return uwTick;
 8000750:	4b03      	ldr	r3, [pc, #12]	; (8000760 <HAL_GetTick+0x14>)
 8000752:	681b      	ldr	r3, [r3, #0]
}
 8000754:	4618      	mov	r0, r3
 8000756:	46bd      	mov	sp, r7
 8000758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075c:	4770      	bx	lr
 800075e:	bf00      	nop
 8000760:	2000007c 	.word	0x2000007c

08000764 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b084      	sub	sp, #16
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800076c:	f7ff ffee 	bl	800074c <HAL_GetTick>
 8000770:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000776:	68fb      	ldr	r3, [r7, #12]
 8000778:	f1b3 3fff 	cmp.w	r3, #4294967295
 800077c:	d005      	beq.n	800078a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800077e:	4b0a      	ldr	r3, [pc, #40]	; (80007a8 <HAL_Delay+0x44>)
 8000780:	781b      	ldrb	r3, [r3, #0]
 8000782:	461a      	mov	r2, r3
 8000784:	68fb      	ldr	r3, [r7, #12]
 8000786:	4413      	add	r3, r2
 8000788:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800078a:	bf00      	nop
 800078c:	f7ff ffde 	bl	800074c <HAL_GetTick>
 8000790:	4602      	mov	r2, r0
 8000792:	68bb      	ldr	r3, [r7, #8]
 8000794:	1ad3      	subs	r3, r2, r3
 8000796:	68fa      	ldr	r2, [r7, #12]
 8000798:	429a      	cmp	r2, r3
 800079a:	d8f7      	bhi.n	800078c <HAL_Delay+0x28>
  {
  }
}
 800079c:	bf00      	nop
 800079e:	bf00      	nop
 80007a0:	3710      	adds	r7, #16
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	20000008 	.word	0x20000008

080007ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007ac:	b480      	push	{r7}
 80007ae:	b085      	sub	sp, #20
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	f003 0307 	and.w	r3, r3, #7
 80007ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007bc:	4b0c      	ldr	r3, [pc, #48]	; (80007f0 <__NVIC_SetPriorityGrouping+0x44>)
 80007be:	68db      	ldr	r3, [r3, #12]
 80007c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007c2:	68ba      	ldr	r2, [r7, #8]
 80007c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80007c8:	4013      	ands	r3, r2
 80007ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80007cc:	68fb      	ldr	r3, [r7, #12]
 80007ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007d0:	68bb      	ldr	r3, [r7, #8]
 80007d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80007d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80007d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007de:	4a04      	ldr	r2, [pc, #16]	; (80007f0 <__NVIC_SetPriorityGrouping+0x44>)
 80007e0:	68bb      	ldr	r3, [r7, #8]
 80007e2:	60d3      	str	r3, [r2, #12]
}
 80007e4:	bf00      	nop
 80007e6:	3714      	adds	r7, #20
 80007e8:	46bd      	mov	sp, r7
 80007ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ee:	4770      	bx	lr
 80007f0:	e000ed00 	.word	0xe000ed00

080007f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007f4:	b480      	push	{r7}
 80007f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007f8:	4b04      	ldr	r3, [pc, #16]	; (800080c <__NVIC_GetPriorityGrouping+0x18>)
 80007fa:	68db      	ldr	r3, [r3, #12]
 80007fc:	0a1b      	lsrs	r3, r3, #8
 80007fe:	f003 0307 	and.w	r3, r3, #7
}
 8000802:	4618      	mov	r0, r3
 8000804:	46bd      	mov	sp, r7
 8000806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080a:	4770      	bx	lr
 800080c:	e000ed00 	.word	0xe000ed00

08000810 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000810:	b480      	push	{r7}
 8000812:	b083      	sub	sp, #12
 8000814:	af00      	add	r7, sp, #0
 8000816:	4603      	mov	r3, r0
 8000818:	6039      	str	r1, [r7, #0]
 800081a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800081c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000820:	2b00      	cmp	r3, #0
 8000822:	db0a      	blt.n	800083a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000824:	683b      	ldr	r3, [r7, #0]
 8000826:	b2da      	uxtb	r2, r3
 8000828:	490c      	ldr	r1, [pc, #48]	; (800085c <__NVIC_SetPriority+0x4c>)
 800082a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800082e:	0112      	lsls	r2, r2, #4
 8000830:	b2d2      	uxtb	r2, r2
 8000832:	440b      	add	r3, r1
 8000834:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000838:	e00a      	b.n	8000850 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800083a:	683b      	ldr	r3, [r7, #0]
 800083c:	b2da      	uxtb	r2, r3
 800083e:	4908      	ldr	r1, [pc, #32]	; (8000860 <__NVIC_SetPriority+0x50>)
 8000840:	79fb      	ldrb	r3, [r7, #7]
 8000842:	f003 030f 	and.w	r3, r3, #15
 8000846:	3b04      	subs	r3, #4
 8000848:	0112      	lsls	r2, r2, #4
 800084a:	b2d2      	uxtb	r2, r2
 800084c:	440b      	add	r3, r1
 800084e:	761a      	strb	r2, [r3, #24]
}
 8000850:	bf00      	nop
 8000852:	370c      	adds	r7, #12
 8000854:	46bd      	mov	sp, r7
 8000856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085a:	4770      	bx	lr
 800085c:	e000e100 	.word	0xe000e100
 8000860:	e000ed00 	.word	0xe000ed00

08000864 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000864:	b480      	push	{r7}
 8000866:	b089      	sub	sp, #36	; 0x24
 8000868:	af00      	add	r7, sp, #0
 800086a:	60f8      	str	r0, [r7, #12]
 800086c:	60b9      	str	r1, [r7, #8]
 800086e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000870:	68fb      	ldr	r3, [r7, #12]
 8000872:	f003 0307 	and.w	r3, r3, #7
 8000876:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000878:	69fb      	ldr	r3, [r7, #28]
 800087a:	f1c3 0307 	rsb	r3, r3, #7
 800087e:	2b04      	cmp	r3, #4
 8000880:	bf28      	it	cs
 8000882:	2304      	movcs	r3, #4
 8000884:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000886:	69fb      	ldr	r3, [r7, #28]
 8000888:	3304      	adds	r3, #4
 800088a:	2b06      	cmp	r3, #6
 800088c:	d902      	bls.n	8000894 <NVIC_EncodePriority+0x30>
 800088e:	69fb      	ldr	r3, [r7, #28]
 8000890:	3b03      	subs	r3, #3
 8000892:	e000      	b.n	8000896 <NVIC_EncodePriority+0x32>
 8000894:	2300      	movs	r3, #0
 8000896:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000898:	f04f 32ff 	mov.w	r2, #4294967295
 800089c:	69bb      	ldr	r3, [r7, #24]
 800089e:	fa02 f303 	lsl.w	r3, r2, r3
 80008a2:	43da      	mvns	r2, r3
 80008a4:	68bb      	ldr	r3, [r7, #8]
 80008a6:	401a      	ands	r2, r3
 80008a8:	697b      	ldr	r3, [r7, #20]
 80008aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008ac:	f04f 31ff 	mov.w	r1, #4294967295
 80008b0:	697b      	ldr	r3, [r7, #20]
 80008b2:	fa01 f303 	lsl.w	r3, r1, r3
 80008b6:	43d9      	mvns	r1, r3
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008bc:	4313      	orrs	r3, r2
         );
}
 80008be:	4618      	mov	r0, r3
 80008c0:	3724      	adds	r7, #36	; 0x24
 80008c2:	46bd      	mov	sp, r7
 80008c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c8:	4770      	bx	lr
	...

080008cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b082      	sub	sp, #8
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	3b01      	subs	r3, #1
 80008d8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80008dc:	d301      	bcc.n	80008e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008de:	2301      	movs	r3, #1
 80008e0:	e00f      	b.n	8000902 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008e2:	4a0a      	ldr	r2, [pc, #40]	; (800090c <SysTick_Config+0x40>)
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	3b01      	subs	r3, #1
 80008e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008ea:	210f      	movs	r1, #15
 80008ec:	f04f 30ff 	mov.w	r0, #4294967295
 80008f0:	f7ff ff8e 	bl	8000810 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008f4:	4b05      	ldr	r3, [pc, #20]	; (800090c <SysTick_Config+0x40>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008fa:	4b04      	ldr	r3, [pc, #16]	; (800090c <SysTick_Config+0x40>)
 80008fc:	2207      	movs	r2, #7
 80008fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000900:	2300      	movs	r3, #0
}
 8000902:	4618      	mov	r0, r3
 8000904:	3708      	adds	r7, #8
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop
 800090c:	e000e010 	.word	0xe000e010

08000910 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b082      	sub	sp, #8
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000918:	6878      	ldr	r0, [r7, #4]
 800091a:	f7ff ff47 	bl	80007ac <__NVIC_SetPriorityGrouping>
}
 800091e:	bf00      	nop
 8000920:	3708      	adds	r7, #8
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}

08000926 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000926:	b580      	push	{r7, lr}
 8000928:	b086      	sub	sp, #24
 800092a:	af00      	add	r7, sp, #0
 800092c:	4603      	mov	r3, r0
 800092e:	60b9      	str	r1, [r7, #8]
 8000930:	607a      	str	r2, [r7, #4]
 8000932:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000934:	2300      	movs	r3, #0
 8000936:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000938:	f7ff ff5c 	bl	80007f4 <__NVIC_GetPriorityGrouping>
 800093c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800093e:	687a      	ldr	r2, [r7, #4]
 8000940:	68b9      	ldr	r1, [r7, #8]
 8000942:	6978      	ldr	r0, [r7, #20]
 8000944:	f7ff ff8e 	bl	8000864 <NVIC_EncodePriority>
 8000948:	4602      	mov	r2, r0
 800094a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800094e:	4611      	mov	r1, r2
 8000950:	4618      	mov	r0, r3
 8000952:	f7ff ff5d 	bl	8000810 <__NVIC_SetPriority>
}
 8000956:	bf00      	nop
 8000958:	3718      	adds	r7, #24
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}

0800095e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800095e:	b580      	push	{r7, lr}
 8000960:	b082      	sub	sp, #8
 8000962:	af00      	add	r7, sp, #0
 8000964:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000966:	6878      	ldr	r0, [r7, #4]
 8000968:	f7ff ffb0 	bl	80008cc <SysTick_Config>
 800096c:	4603      	mov	r3, r0
}
 800096e:	4618      	mov	r0, r3
 8000970:	3708      	adds	r7, #8
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
	...

08000978 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000978:	b480      	push	{r7}
 800097a:	b089      	sub	sp, #36	; 0x24
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
 8000980:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000982:	2300      	movs	r3, #0
 8000984:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000986:	2300      	movs	r3, #0
 8000988:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800098a:	2300      	movs	r3, #0
 800098c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800098e:	2300      	movs	r3, #0
 8000990:	61fb      	str	r3, [r7, #28]
 8000992:	e16b      	b.n	8000c6c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000994:	2201      	movs	r2, #1
 8000996:	69fb      	ldr	r3, [r7, #28]
 8000998:	fa02 f303 	lsl.w	r3, r2, r3
 800099c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800099e:	683b      	ldr	r3, [r7, #0]
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	697a      	ldr	r2, [r7, #20]
 80009a4:	4013      	ands	r3, r2
 80009a6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80009a8:	693a      	ldr	r2, [r7, #16]
 80009aa:	697b      	ldr	r3, [r7, #20]
 80009ac:	429a      	cmp	r2, r3
 80009ae:	f040 815a 	bne.w	8000c66 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80009b2:	683b      	ldr	r3, [r7, #0]
 80009b4:	685b      	ldr	r3, [r3, #4]
 80009b6:	f003 0303 	and.w	r3, r3, #3
 80009ba:	2b01      	cmp	r3, #1
 80009bc:	d005      	beq.n	80009ca <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80009be:	683b      	ldr	r3, [r7, #0]
 80009c0:	685b      	ldr	r3, [r3, #4]
 80009c2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80009c6:	2b02      	cmp	r3, #2
 80009c8:	d130      	bne.n	8000a2c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	689b      	ldr	r3, [r3, #8]
 80009ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80009d0:	69fb      	ldr	r3, [r7, #28]
 80009d2:	005b      	lsls	r3, r3, #1
 80009d4:	2203      	movs	r2, #3
 80009d6:	fa02 f303 	lsl.w	r3, r2, r3
 80009da:	43db      	mvns	r3, r3
 80009dc:	69ba      	ldr	r2, [r7, #24]
 80009de:	4013      	ands	r3, r2
 80009e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80009e2:	683b      	ldr	r3, [r7, #0]
 80009e4:	68da      	ldr	r2, [r3, #12]
 80009e6:	69fb      	ldr	r3, [r7, #28]
 80009e8:	005b      	lsls	r3, r3, #1
 80009ea:	fa02 f303 	lsl.w	r3, r2, r3
 80009ee:	69ba      	ldr	r2, [r7, #24]
 80009f0:	4313      	orrs	r3, r2
 80009f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	69ba      	ldr	r2, [r7, #24]
 80009f8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	685b      	ldr	r3, [r3, #4]
 80009fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000a00:	2201      	movs	r2, #1
 8000a02:	69fb      	ldr	r3, [r7, #28]
 8000a04:	fa02 f303 	lsl.w	r3, r2, r3
 8000a08:	43db      	mvns	r3, r3
 8000a0a:	69ba      	ldr	r2, [r7, #24]
 8000a0c:	4013      	ands	r3, r2
 8000a0e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000a10:	683b      	ldr	r3, [r7, #0]
 8000a12:	685b      	ldr	r3, [r3, #4]
 8000a14:	091b      	lsrs	r3, r3, #4
 8000a16:	f003 0201 	and.w	r2, r3, #1
 8000a1a:	69fb      	ldr	r3, [r7, #28]
 8000a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a20:	69ba      	ldr	r2, [r7, #24]
 8000a22:	4313      	orrs	r3, r2
 8000a24:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	69ba      	ldr	r2, [r7, #24]
 8000a2a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000a2c:	683b      	ldr	r3, [r7, #0]
 8000a2e:	685b      	ldr	r3, [r3, #4]
 8000a30:	f003 0303 	and.w	r3, r3, #3
 8000a34:	2b03      	cmp	r3, #3
 8000a36:	d017      	beq.n	8000a68 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	68db      	ldr	r3, [r3, #12]
 8000a3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000a3e:	69fb      	ldr	r3, [r7, #28]
 8000a40:	005b      	lsls	r3, r3, #1
 8000a42:	2203      	movs	r2, #3
 8000a44:	fa02 f303 	lsl.w	r3, r2, r3
 8000a48:	43db      	mvns	r3, r3
 8000a4a:	69ba      	ldr	r2, [r7, #24]
 8000a4c:	4013      	ands	r3, r2
 8000a4e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000a50:	683b      	ldr	r3, [r7, #0]
 8000a52:	689a      	ldr	r2, [r3, #8]
 8000a54:	69fb      	ldr	r3, [r7, #28]
 8000a56:	005b      	lsls	r3, r3, #1
 8000a58:	fa02 f303 	lsl.w	r3, r2, r3
 8000a5c:	69ba      	ldr	r2, [r7, #24]
 8000a5e:	4313      	orrs	r3, r2
 8000a60:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	69ba      	ldr	r2, [r7, #24]
 8000a66:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000a68:	683b      	ldr	r3, [r7, #0]
 8000a6a:	685b      	ldr	r3, [r3, #4]
 8000a6c:	f003 0303 	and.w	r3, r3, #3
 8000a70:	2b02      	cmp	r3, #2
 8000a72:	d123      	bne.n	8000abc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000a74:	69fb      	ldr	r3, [r7, #28]
 8000a76:	08da      	lsrs	r2, r3, #3
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	3208      	adds	r2, #8
 8000a7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a80:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000a82:	69fb      	ldr	r3, [r7, #28]
 8000a84:	f003 0307 	and.w	r3, r3, #7
 8000a88:	009b      	lsls	r3, r3, #2
 8000a8a:	220f      	movs	r2, #15
 8000a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a90:	43db      	mvns	r3, r3
 8000a92:	69ba      	ldr	r2, [r7, #24]
 8000a94:	4013      	ands	r3, r2
 8000a96:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000a98:	683b      	ldr	r3, [r7, #0]
 8000a9a:	691a      	ldr	r2, [r3, #16]
 8000a9c:	69fb      	ldr	r3, [r7, #28]
 8000a9e:	f003 0307 	and.w	r3, r3, #7
 8000aa2:	009b      	lsls	r3, r3, #2
 8000aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8000aa8:	69ba      	ldr	r2, [r7, #24]
 8000aaa:	4313      	orrs	r3, r2
 8000aac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000aae:	69fb      	ldr	r3, [r7, #28]
 8000ab0:	08da      	lsrs	r2, r3, #3
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	3208      	adds	r2, #8
 8000ab6:	69b9      	ldr	r1, [r7, #24]
 8000ab8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000ac2:	69fb      	ldr	r3, [r7, #28]
 8000ac4:	005b      	lsls	r3, r3, #1
 8000ac6:	2203      	movs	r2, #3
 8000ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8000acc:	43db      	mvns	r3, r3
 8000ace:	69ba      	ldr	r2, [r7, #24]
 8000ad0:	4013      	ands	r3, r2
 8000ad2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ad4:	683b      	ldr	r3, [r7, #0]
 8000ad6:	685b      	ldr	r3, [r3, #4]
 8000ad8:	f003 0203 	and.w	r2, r3, #3
 8000adc:	69fb      	ldr	r3, [r7, #28]
 8000ade:	005b      	lsls	r3, r3, #1
 8000ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ae4:	69ba      	ldr	r2, [r7, #24]
 8000ae6:	4313      	orrs	r3, r2
 8000ae8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	69ba      	ldr	r2, [r7, #24]
 8000aee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000af0:	683b      	ldr	r3, [r7, #0]
 8000af2:	685b      	ldr	r3, [r3, #4]
 8000af4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	f000 80b4 	beq.w	8000c66 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000afe:	2300      	movs	r3, #0
 8000b00:	60fb      	str	r3, [r7, #12]
 8000b02:	4b60      	ldr	r3, [pc, #384]	; (8000c84 <HAL_GPIO_Init+0x30c>)
 8000b04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b06:	4a5f      	ldr	r2, [pc, #380]	; (8000c84 <HAL_GPIO_Init+0x30c>)
 8000b08:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b0c:	6453      	str	r3, [r2, #68]	; 0x44
 8000b0e:	4b5d      	ldr	r3, [pc, #372]	; (8000c84 <HAL_GPIO_Init+0x30c>)
 8000b10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b16:	60fb      	str	r3, [r7, #12]
 8000b18:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000b1a:	4a5b      	ldr	r2, [pc, #364]	; (8000c88 <HAL_GPIO_Init+0x310>)
 8000b1c:	69fb      	ldr	r3, [r7, #28]
 8000b1e:	089b      	lsrs	r3, r3, #2
 8000b20:	3302      	adds	r3, #2
 8000b22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b26:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000b28:	69fb      	ldr	r3, [r7, #28]
 8000b2a:	f003 0303 	and.w	r3, r3, #3
 8000b2e:	009b      	lsls	r3, r3, #2
 8000b30:	220f      	movs	r2, #15
 8000b32:	fa02 f303 	lsl.w	r3, r2, r3
 8000b36:	43db      	mvns	r3, r3
 8000b38:	69ba      	ldr	r2, [r7, #24]
 8000b3a:	4013      	ands	r3, r2
 8000b3c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	4a52      	ldr	r2, [pc, #328]	; (8000c8c <HAL_GPIO_Init+0x314>)
 8000b42:	4293      	cmp	r3, r2
 8000b44:	d02b      	beq.n	8000b9e <HAL_GPIO_Init+0x226>
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	4a51      	ldr	r2, [pc, #324]	; (8000c90 <HAL_GPIO_Init+0x318>)
 8000b4a:	4293      	cmp	r3, r2
 8000b4c:	d025      	beq.n	8000b9a <HAL_GPIO_Init+0x222>
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	4a50      	ldr	r2, [pc, #320]	; (8000c94 <HAL_GPIO_Init+0x31c>)
 8000b52:	4293      	cmp	r3, r2
 8000b54:	d01f      	beq.n	8000b96 <HAL_GPIO_Init+0x21e>
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	4a4f      	ldr	r2, [pc, #316]	; (8000c98 <HAL_GPIO_Init+0x320>)
 8000b5a:	4293      	cmp	r3, r2
 8000b5c:	d019      	beq.n	8000b92 <HAL_GPIO_Init+0x21a>
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	4a4e      	ldr	r2, [pc, #312]	; (8000c9c <HAL_GPIO_Init+0x324>)
 8000b62:	4293      	cmp	r3, r2
 8000b64:	d013      	beq.n	8000b8e <HAL_GPIO_Init+0x216>
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	4a4d      	ldr	r2, [pc, #308]	; (8000ca0 <HAL_GPIO_Init+0x328>)
 8000b6a:	4293      	cmp	r3, r2
 8000b6c:	d00d      	beq.n	8000b8a <HAL_GPIO_Init+0x212>
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	4a4c      	ldr	r2, [pc, #304]	; (8000ca4 <HAL_GPIO_Init+0x32c>)
 8000b72:	4293      	cmp	r3, r2
 8000b74:	d007      	beq.n	8000b86 <HAL_GPIO_Init+0x20e>
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	4a4b      	ldr	r2, [pc, #300]	; (8000ca8 <HAL_GPIO_Init+0x330>)
 8000b7a:	4293      	cmp	r3, r2
 8000b7c:	d101      	bne.n	8000b82 <HAL_GPIO_Init+0x20a>
 8000b7e:	2307      	movs	r3, #7
 8000b80:	e00e      	b.n	8000ba0 <HAL_GPIO_Init+0x228>
 8000b82:	2308      	movs	r3, #8
 8000b84:	e00c      	b.n	8000ba0 <HAL_GPIO_Init+0x228>
 8000b86:	2306      	movs	r3, #6
 8000b88:	e00a      	b.n	8000ba0 <HAL_GPIO_Init+0x228>
 8000b8a:	2305      	movs	r3, #5
 8000b8c:	e008      	b.n	8000ba0 <HAL_GPIO_Init+0x228>
 8000b8e:	2304      	movs	r3, #4
 8000b90:	e006      	b.n	8000ba0 <HAL_GPIO_Init+0x228>
 8000b92:	2303      	movs	r3, #3
 8000b94:	e004      	b.n	8000ba0 <HAL_GPIO_Init+0x228>
 8000b96:	2302      	movs	r3, #2
 8000b98:	e002      	b.n	8000ba0 <HAL_GPIO_Init+0x228>
 8000b9a:	2301      	movs	r3, #1
 8000b9c:	e000      	b.n	8000ba0 <HAL_GPIO_Init+0x228>
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	69fa      	ldr	r2, [r7, #28]
 8000ba2:	f002 0203 	and.w	r2, r2, #3
 8000ba6:	0092      	lsls	r2, r2, #2
 8000ba8:	4093      	lsls	r3, r2
 8000baa:	69ba      	ldr	r2, [r7, #24]
 8000bac:	4313      	orrs	r3, r2
 8000bae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000bb0:	4935      	ldr	r1, [pc, #212]	; (8000c88 <HAL_GPIO_Init+0x310>)
 8000bb2:	69fb      	ldr	r3, [r7, #28]
 8000bb4:	089b      	lsrs	r3, r3, #2
 8000bb6:	3302      	adds	r3, #2
 8000bb8:	69ba      	ldr	r2, [r7, #24]
 8000bba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000bbe:	4b3b      	ldr	r3, [pc, #236]	; (8000cac <HAL_GPIO_Init+0x334>)
 8000bc0:	689b      	ldr	r3, [r3, #8]
 8000bc2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000bc4:	693b      	ldr	r3, [r7, #16]
 8000bc6:	43db      	mvns	r3, r3
 8000bc8:	69ba      	ldr	r2, [r7, #24]
 8000bca:	4013      	ands	r3, r2
 8000bcc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000bce:	683b      	ldr	r3, [r7, #0]
 8000bd0:	685b      	ldr	r3, [r3, #4]
 8000bd2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d003      	beq.n	8000be2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8000bda:	69ba      	ldr	r2, [r7, #24]
 8000bdc:	693b      	ldr	r3, [r7, #16]
 8000bde:	4313      	orrs	r3, r2
 8000be0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000be2:	4a32      	ldr	r2, [pc, #200]	; (8000cac <HAL_GPIO_Init+0x334>)
 8000be4:	69bb      	ldr	r3, [r7, #24]
 8000be6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000be8:	4b30      	ldr	r3, [pc, #192]	; (8000cac <HAL_GPIO_Init+0x334>)
 8000bea:	68db      	ldr	r3, [r3, #12]
 8000bec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000bee:	693b      	ldr	r3, [r7, #16]
 8000bf0:	43db      	mvns	r3, r3
 8000bf2:	69ba      	ldr	r2, [r7, #24]
 8000bf4:	4013      	ands	r3, r2
 8000bf6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	685b      	ldr	r3, [r3, #4]
 8000bfc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d003      	beq.n	8000c0c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8000c04:	69ba      	ldr	r2, [r7, #24]
 8000c06:	693b      	ldr	r3, [r7, #16]
 8000c08:	4313      	orrs	r3, r2
 8000c0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000c0c:	4a27      	ldr	r2, [pc, #156]	; (8000cac <HAL_GPIO_Init+0x334>)
 8000c0e:	69bb      	ldr	r3, [r7, #24]
 8000c10:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000c12:	4b26      	ldr	r3, [pc, #152]	; (8000cac <HAL_GPIO_Init+0x334>)
 8000c14:	685b      	ldr	r3, [r3, #4]
 8000c16:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000c18:	693b      	ldr	r3, [r7, #16]
 8000c1a:	43db      	mvns	r3, r3
 8000c1c:	69ba      	ldr	r2, [r7, #24]
 8000c1e:	4013      	ands	r3, r2
 8000c20:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000c22:	683b      	ldr	r3, [r7, #0]
 8000c24:	685b      	ldr	r3, [r3, #4]
 8000c26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d003      	beq.n	8000c36 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8000c2e:	69ba      	ldr	r2, [r7, #24]
 8000c30:	693b      	ldr	r3, [r7, #16]
 8000c32:	4313      	orrs	r3, r2
 8000c34:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000c36:	4a1d      	ldr	r2, [pc, #116]	; (8000cac <HAL_GPIO_Init+0x334>)
 8000c38:	69bb      	ldr	r3, [r7, #24]
 8000c3a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000c3c:	4b1b      	ldr	r3, [pc, #108]	; (8000cac <HAL_GPIO_Init+0x334>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000c42:	693b      	ldr	r3, [r7, #16]
 8000c44:	43db      	mvns	r3, r3
 8000c46:	69ba      	ldr	r2, [r7, #24]
 8000c48:	4013      	ands	r3, r2
 8000c4a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000c4c:	683b      	ldr	r3, [r7, #0]
 8000c4e:	685b      	ldr	r3, [r3, #4]
 8000c50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d003      	beq.n	8000c60 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8000c58:	69ba      	ldr	r2, [r7, #24]
 8000c5a:	693b      	ldr	r3, [r7, #16]
 8000c5c:	4313      	orrs	r3, r2
 8000c5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000c60:	4a12      	ldr	r2, [pc, #72]	; (8000cac <HAL_GPIO_Init+0x334>)
 8000c62:	69bb      	ldr	r3, [r7, #24]
 8000c64:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000c66:	69fb      	ldr	r3, [r7, #28]
 8000c68:	3301      	adds	r3, #1
 8000c6a:	61fb      	str	r3, [r7, #28]
 8000c6c:	69fb      	ldr	r3, [r7, #28]
 8000c6e:	2b0f      	cmp	r3, #15
 8000c70:	f67f ae90 	bls.w	8000994 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000c74:	bf00      	nop
 8000c76:	bf00      	nop
 8000c78:	3724      	adds	r7, #36	; 0x24
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c80:	4770      	bx	lr
 8000c82:	bf00      	nop
 8000c84:	40023800 	.word	0x40023800
 8000c88:	40013800 	.word	0x40013800
 8000c8c:	40020000 	.word	0x40020000
 8000c90:	40020400 	.word	0x40020400
 8000c94:	40020800 	.word	0x40020800
 8000c98:	40020c00 	.word	0x40020c00
 8000c9c:	40021000 	.word	0x40021000
 8000ca0:	40021400 	.word	0x40021400
 8000ca4:	40021800 	.word	0x40021800
 8000ca8:	40021c00 	.word	0x40021c00
 8000cac:	40013c00 	.word	0x40013c00

08000cb0 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b086      	sub	sp, #24
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8000cbe:	693b      	ldr	r3, [r7, #16]
 8000cc0:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	f002 f9c5 	bl	8003056 <USB_GetMode>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	2b01      	cmp	r3, #1
 8000cd0:	f040 80f6 	bne.w	8000ec0 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	4618      	mov	r0, r3
 8000cda:	f002 f9a9 	bl	8003030 <USB_ReadInterrupts>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	f000 80ec 	beq.w	8000ebe <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	4618      	mov	r0, r3
 8000cec:	f002 f9a0 	bl	8003030 <USB_ReadInterrupts>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000cf6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8000cfa:	d104      	bne.n	8000d06 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8000d04:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	f002 f990 	bl	8003030 <USB_ReadInterrupts>
 8000d10:	4603      	mov	r3, r0
 8000d12:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000d16:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8000d1a:	d104      	bne.n	8000d26 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000d24:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	f002 f980 	bl	8003030 <USB_ReadInterrupts>
 8000d30:	4603      	mov	r3, r0
 8000d32:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000d36:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8000d3a:	d104      	bne.n	8000d46 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8000d44:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f002 f970 	bl	8003030 <USB_ReadInterrupts>
 8000d50:	4603      	mov	r3, r0
 8000d52:	f003 0302 	and.w	r3, r3, #2
 8000d56:	2b02      	cmp	r3, #2
 8000d58:	d103      	bne.n	8000d62 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	2202      	movs	r2, #2
 8000d60:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	4618      	mov	r0, r3
 8000d68:	f002 f962 	bl	8003030 <USB_ReadInterrupts>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000d72:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000d76:	d11c      	bne.n	8000db2 <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8000d80:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8000d82:	68fb      	ldr	r3, [r7, #12]
 8000d84:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	f003 0301 	and.w	r3, r3, #1
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d10f      	bne.n	8000db2 <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8000d92:	2110      	movs	r1, #16
 8000d94:	6938      	ldr	r0, [r7, #16]
 8000d96:	f002 f88f 	bl	8002eb8 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8000d9a:	6938      	ldr	r0, [r7, #16]
 8000d9c:	f002 f8c0 	bl	8002f20 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	2101      	movs	r1, #1
 8000da6:	4618      	mov	r0, r3
 8000da8:	f002 f963 	bl	8003072 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8000dac:	6878      	ldr	r0, [r7, #4]
 8000dae:	f002 fbf4 	bl	800359a <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	4618      	mov	r0, r3
 8000db8:	f002 f93a 	bl	8003030 <USB_ReadInterrupts>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000dc2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000dc6:	d102      	bne.n	8000dce <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8000dc8:	6878      	ldr	r0, [r7, #4]
 8000dca:	f001 f829 	bl	8001e20 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f002 f92c 	bl	8003030 <USB_ReadInterrupts>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	f003 0308 	and.w	r3, r3, #8
 8000dde:	2b08      	cmp	r3, #8
 8000de0:	d106      	bne.n	8000df0 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8000de2:	6878      	ldr	r0, [r7, #4]
 8000de4:	f002 fbbd 	bl	8003562 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	2208      	movs	r2, #8
 8000dee:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4618      	mov	r0, r3
 8000df6:	f002 f91b 	bl	8003030 <USB_ReadInterrupts>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	f003 0310 	and.w	r3, r3, #16
 8000e00:	2b10      	cmp	r3, #16
 8000e02:	d101      	bne.n	8000e08 <HAL_HCD_IRQHandler+0x158>
 8000e04:	2301      	movs	r3, #1
 8000e06:	e000      	b.n	8000e0a <HAL_HCD_IRQHandler+0x15a>
 8000e08:	2300      	movs	r3, #0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d012      	beq.n	8000e34 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	699a      	ldr	r2, [r3, #24]
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	f022 0210 	bic.w	r2, r2, #16
 8000e1c:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8000e1e:	6878      	ldr	r0, [r7, #4]
 8000e20:	f000 ff2c 	bl	8001c7c <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	699a      	ldr	r2, [r3, #24]
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	f042 0210 	orr.w	r2, r2, #16
 8000e32:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	4618      	mov	r0, r3
 8000e3a:	f002 f8f9 	bl	8003030 <USB_ReadInterrupts>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e44:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8000e48:	d13a      	bne.n	8000ec0 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f002 f949 	bl	80030e6 <USB_HC_ReadInterrupt>
 8000e54:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8000e56:	2300      	movs	r3, #0
 8000e58:	617b      	str	r3, [r7, #20]
 8000e5a:	e025      	b.n	8000ea8 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8000e5c:	697b      	ldr	r3, [r7, #20]
 8000e5e:	f003 030f 	and.w	r3, r3, #15
 8000e62:	68ba      	ldr	r2, [r7, #8]
 8000e64:	fa22 f303 	lsr.w	r3, r2, r3
 8000e68:	f003 0301 	and.w	r3, r3, #1
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d018      	beq.n	8000ea2 <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8000e70:	697b      	ldr	r3, [r7, #20]
 8000e72:	015a      	lsls	r2, r3, #5
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	4413      	add	r3, r2
 8000e78:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000e82:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000e86:	d106      	bne.n	8000e96 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8000e88:	697b      	ldr	r3, [r7, #20]
 8000e8a:	b2db      	uxtb	r3, r3
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	6878      	ldr	r0, [r7, #4]
 8000e90:	f000 f836 	bl	8000f00 <HCD_HC_IN_IRQHandler>
 8000e94:	e005      	b.n	8000ea2 <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8000e96:	697b      	ldr	r3, [r7, #20]
 8000e98:	b2db      	uxtb	r3, r3
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	6878      	ldr	r0, [r7, #4]
 8000e9e:	f000 fb84 	bl	80015aa <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8000ea2:	697b      	ldr	r3, [r7, #20]
 8000ea4:	3301      	adds	r3, #1
 8000ea6:	617b      	str	r3, [r7, #20]
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	689b      	ldr	r3, [r3, #8]
 8000eac:	697a      	ldr	r2, [r7, #20]
 8000eae:	429a      	cmp	r2, r3
 8000eb0:	d3d4      	bcc.n	8000e5c <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000eba:	615a      	str	r2, [r3, #20]
 8000ebc:	e000      	b.n	8000ec0 <HAL_HCD_IRQHandler+0x210>
      return;
 8000ebe:	bf00      	nop
    }
  }
}
 8000ec0:	3718      	adds	r7, #24
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}

08000ec6 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8000ec6:	b580      	push	{r7, lr}
 8000ec8:	b082      	sub	sp, #8
 8000eca:	af00      	add	r7, sp, #0
 8000ecc:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8000ed4:	2b01      	cmp	r3, #1
 8000ed6:	d101      	bne.n	8000edc <HAL_HCD_Stop+0x16>
 8000ed8:	2302      	movs	r3, #2
 8000eda:	e00d      	b.n	8000ef8 <HAL_HCD_Stop+0x32>
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	2201      	movs	r2, #1
 8000ee0:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	4618      	mov	r0, r3
 8000eea:	f002 fa09 	bl	8003300 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8000ef6:	2300      	movs	r3, #0
}
 8000ef8:	4618      	mov	r0, r3
 8000efa:	3708      	adds	r7, #8
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}

08000f00 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b086      	sub	sp, #24
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
 8000f08:	460b      	mov	r3, r1
 8000f0a:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8000f12:	697b      	ldr	r3, [r7, #20]
 8000f14:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8000f16:	78fb      	ldrb	r3, [r7, #3]
 8000f18:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	015a      	lsls	r2, r3, #5
 8000f1e:	693b      	ldr	r3, [r7, #16]
 8000f20:	4413      	add	r3, r2
 8000f22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8000f26:	689b      	ldr	r3, [r3, #8]
 8000f28:	f003 0304 	and.w	r3, r3, #4
 8000f2c:	2b04      	cmp	r3, #4
 8000f2e:	d11a      	bne.n	8000f66 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	015a      	lsls	r2, r3, #5
 8000f34:	693b      	ldr	r3, [r7, #16]
 8000f36:	4413      	add	r3, r2
 8000f38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8000f3c:	461a      	mov	r2, r3
 8000f3e:	2304      	movs	r3, #4
 8000f40:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8000f42:	687a      	ldr	r2, [r7, #4]
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	212c      	movs	r1, #44	; 0x2c
 8000f48:	fb01 f303 	mul.w	r3, r1, r3
 8000f4c:	4413      	add	r3, r2
 8000f4e:	3361      	adds	r3, #97	; 0x61
 8000f50:	2206      	movs	r2, #6
 8000f52:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	68fa      	ldr	r2, [r7, #12]
 8000f5a:	b2d2      	uxtb	r2, r2
 8000f5c:	4611      	mov	r1, r2
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f002 f8d2 	bl	8003108 <USB_HC_Halt>
 8000f64:	e0af      	b.n	80010c6 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	015a      	lsls	r2, r3, #5
 8000f6a:	693b      	ldr	r3, [r7, #16]
 8000f6c:	4413      	add	r3, r2
 8000f6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8000f72:	689b      	ldr	r3, [r3, #8]
 8000f74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f78:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000f7c:	d11b      	bne.n	8000fb6 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	015a      	lsls	r2, r3, #5
 8000f82:	693b      	ldr	r3, [r7, #16]
 8000f84:	4413      	add	r3, r2
 8000f86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8000f8a:	461a      	mov	r2, r3
 8000f8c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f90:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8000f92:	687a      	ldr	r2, [r7, #4]
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	212c      	movs	r1, #44	; 0x2c
 8000f98:	fb01 f303 	mul.w	r3, r1, r3
 8000f9c:	4413      	add	r3, r2
 8000f9e:	3361      	adds	r3, #97	; 0x61
 8000fa0:	2207      	movs	r2, #7
 8000fa2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	68fa      	ldr	r2, [r7, #12]
 8000faa:	b2d2      	uxtb	r2, r2
 8000fac:	4611      	mov	r1, r2
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f002 f8aa 	bl	8003108 <USB_HC_Halt>
 8000fb4:	e087      	b.n	80010c6 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	015a      	lsls	r2, r3, #5
 8000fba:	693b      	ldr	r3, [r7, #16]
 8000fbc:	4413      	add	r3, r2
 8000fbe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8000fc2:	689b      	ldr	r3, [r3, #8]
 8000fc4:	f003 0320 	and.w	r3, r3, #32
 8000fc8:	2b20      	cmp	r3, #32
 8000fca:	d109      	bne.n	8000fe0 <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	015a      	lsls	r2, r3, #5
 8000fd0:	693b      	ldr	r3, [r7, #16]
 8000fd2:	4413      	add	r3, r2
 8000fd4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8000fd8:	461a      	mov	r2, r3
 8000fda:	2320      	movs	r3, #32
 8000fdc:	6093      	str	r3, [r2, #8]
 8000fde:	e072      	b.n	80010c6 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	015a      	lsls	r2, r3, #5
 8000fe4:	693b      	ldr	r3, [r7, #16]
 8000fe6:	4413      	add	r3, r2
 8000fe8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8000fec:	689b      	ldr	r3, [r3, #8]
 8000fee:	f003 0308 	and.w	r3, r3, #8
 8000ff2:	2b08      	cmp	r3, #8
 8000ff4:	d11a      	bne.n	800102c <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	015a      	lsls	r2, r3, #5
 8000ffa:	693b      	ldr	r3, [r7, #16]
 8000ffc:	4413      	add	r3, r2
 8000ffe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001002:	461a      	mov	r2, r3
 8001004:	2308      	movs	r3, #8
 8001006:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8001008:	687a      	ldr	r2, [r7, #4]
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	212c      	movs	r1, #44	; 0x2c
 800100e:	fb01 f303 	mul.w	r3, r1, r3
 8001012:	4413      	add	r3, r2
 8001014:	3361      	adds	r3, #97	; 0x61
 8001016:	2205      	movs	r2, #5
 8001018:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	68fa      	ldr	r2, [r7, #12]
 8001020:	b2d2      	uxtb	r2, r2
 8001022:	4611      	mov	r1, r2
 8001024:	4618      	mov	r0, r3
 8001026:	f002 f86f 	bl	8003108 <USB_HC_Halt>
 800102a:	e04c      	b.n	80010c6 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	015a      	lsls	r2, r3, #5
 8001030:	693b      	ldr	r3, [r7, #16]
 8001032:	4413      	add	r3, r2
 8001034:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001038:	689b      	ldr	r3, [r3, #8]
 800103a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800103e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001042:	d11b      	bne.n	800107c <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	015a      	lsls	r2, r3, #5
 8001048:	693b      	ldr	r3, [r7, #16]
 800104a:	4413      	add	r3, r2
 800104c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001050:	461a      	mov	r2, r3
 8001052:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001056:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8001058:	687a      	ldr	r2, [r7, #4]
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	212c      	movs	r1, #44	; 0x2c
 800105e:	fb01 f303 	mul.w	r3, r1, r3
 8001062:	4413      	add	r3, r2
 8001064:	3361      	adds	r3, #97	; 0x61
 8001066:	2208      	movs	r2, #8
 8001068:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	68fa      	ldr	r2, [r7, #12]
 8001070:	b2d2      	uxtb	r2, r2
 8001072:	4611      	mov	r1, r2
 8001074:	4618      	mov	r0, r3
 8001076:	f002 f847 	bl	8003108 <USB_HC_Halt>
 800107a:	e024      	b.n	80010c6 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	015a      	lsls	r2, r3, #5
 8001080:	693b      	ldr	r3, [r7, #16]
 8001082:	4413      	add	r3, r2
 8001084:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001088:	689b      	ldr	r3, [r3, #8]
 800108a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800108e:	2b80      	cmp	r3, #128	; 0x80
 8001090:	d119      	bne.n	80010c6 <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	015a      	lsls	r2, r3, #5
 8001096:	693b      	ldr	r3, [r7, #16]
 8001098:	4413      	add	r3, r2
 800109a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800109e:	461a      	mov	r2, r3
 80010a0:	2380      	movs	r3, #128	; 0x80
 80010a2:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80010a4:	687a      	ldr	r2, [r7, #4]
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	212c      	movs	r1, #44	; 0x2c
 80010aa:	fb01 f303 	mul.w	r3, r1, r3
 80010ae:	4413      	add	r3, r2
 80010b0:	3361      	adds	r3, #97	; 0x61
 80010b2:	2206      	movs	r2, #6
 80010b4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	68fa      	ldr	r2, [r7, #12]
 80010bc:	b2d2      	uxtb	r2, r2
 80010be:	4611      	mov	r1, r2
 80010c0:	4618      	mov	r0, r3
 80010c2:	f002 f821 	bl	8003108 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	015a      	lsls	r2, r3, #5
 80010ca:	693b      	ldr	r3, [r7, #16]
 80010cc:	4413      	add	r3, r2
 80010ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80010d2:	689b      	ldr	r3, [r3, #8]
 80010d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80010d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80010dc:	d112      	bne.n	8001104 <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	68fa      	ldr	r2, [r7, #12]
 80010e4:	b2d2      	uxtb	r2, r2
 80010e6:	4611      	mov	r1, r2
 80010e8:	4618      	mov	r0, r3
 80010ea:	f002 f80d 	bl	8003108 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	015a      	lsls	r2, r3, #5
 80010f2:	693b      	ldr	r3, [r7, #16]
 80010f4:	4413      	add	r3, r2
 80010f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80010fa:	461a      	mov	r2, r3
 80010fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001100:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8001102:	e24e      	b.n	80015a2 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	015a      	lsls	r2, r3, #5
 8001108:	693b      	ldr	r3, [r7, #16]
 800110a:	4413      	add	r3, r2
 800110c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001110:	689b      	ldr	r3, [r3, #8]
 8001112:	f003 0301 	and.w	r3, r3, #1
 8001116:	2b01      	cmp	r3, #1
 8001118:	f040 80df 	bne.w	80012da <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	691b      	ldr	r3, [r3, #16]
 8001120:	2b00      	cmp	r3, #0
 8001122:	d019      	beq.n	8001158 <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8001124:	687a      	ldr	r2, [r7, #4]
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	212c      	movs	r1, #44	; 0x2c
 800112a:	fb01 f303 	mul.w	r3, r1, r3
 800112e:	4413      	add	r3, r2
 8001130:	3348      	adds	r3, #72	; 0x48
 8001132:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	0159      	lsls	r1, r3, #5
 8001138:	693b      	ldr	r3, [r7, #16]
 800113a:	440b      	add	r3, r1
 800113c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001140:	691b      	ldr	r3, [r3, #16]
 8001142:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8001146:	1ad2      	subs	r2, r2, r3
 8001148:	6879      	ldr	r1, [r7, #4]
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	202c      	movs	r0, #44	; 0x2c
 800114e:	fb00 f303 	mul.w	r3, r0, r3
 8001152:	440b      	add	r3, r1
 8001154:	3350      	adds	r3, #80	; 0x50
 8001156:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8001158:	687a      	ldr	r2, [r7, #4]
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	212c      	movs	r1, #44	; 0x2c
 800115e:	fb01 f303 	mul.w	r3, r1, r3
 8001162:	4413      	add	r3, r2
 8001164:	3361      	adds	r3, #97	; 0x61
 8001166:	2201      	movs	r2, #1
 8001168:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800116a:	687a      	ldr	r2, [r7, #4]
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	212c      	movs	r1, #44	; 0x2c
 8001170:	fb01 f303 	mul.w	r3, r1, r3
 8001174:	4413      	add	r3, r2
 8001176:	335c      	adds	r3, #92	; 0x5c
 8001178:	2200      	movs	r2, #0
 800117a:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	015a      	lsls	r2, r3, #5
 8001180:	693b      	ldr	r3, [r7, #16]
 8001182:	4413      	add	r3, r2
 8001184:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001188:	461a      	mov	r2, r3
 800118a:	2301      	movs	r3, #1
 800118c:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800118e:	687a      	ldr	r2, [r7, #4]
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	212c      	movs	r1, #44	; 0x2c
 8001194:	fb01 f303 	mul.w	r3, r1, r3
 8001198:	4413      	add	r3, r2
 800119a:	333f      	adds	r3, #63	; 0x3f
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d009      	beq.n	80011b6 <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80011a2:	687a      	ldr	r2, [r7, #4]
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	212c      	movs	r1, #44	; 0x2c
 80011a8:	fb01 f303 	mul.w	r3, r1, r3
 80011ac:	4413      	add	r3, r2
 80011ae:	333f      	adds	r3, #63	; 0x3f
 80011b0:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80011b2:	2b02      	cmp	r3, #2
 80011b4:	d111      	bne.n	80011da <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	68fa      	ldr	r2, [r7, #12]
 80011bc:	b2d2      	uxtb	r2, r2
 80011be:	4611      	mov	r1, r2
 80011c0:	4618      	mov	r0, r3
 80011c2:	f001 ffa1 	bl	8003108 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	015a      	lsls	r2, r3, #5
 80011ca:	693b      	ldr	r3, [r7, #16]
 80011cc:	4413      	add	r3, r2
 80011ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80011d2:	461a      	mov	r2, r3
 80011d4:	2310      	movs	r3, #16
 80011d6:	6093      	str	r3, [r2, #8]
 80011d8:	e03a      	b.n	8001250 <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 80011da:	687a      	ldr	r2, [r7, #4]
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	212c      	movs	r1, #44	; 0x2c
 80011e0:	fb01 f303 	mul.w	r3, r1, r3
 80011e4:	4413      	add	r3, r2
 80011e6:	333f      	adds	r3, #63	; 0x3f
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	2b03      	cmp	r3, #3
 80011ec:	d009      	beq.n	8001202 <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 80011ee:	687a      	ldr	r2, [r7, #4]
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	212c      	movs	r1, #44	; 0x2c
 80011f4:	fb01 f303 	mul.w	r3, r1, r3
 80011f8:	4413      	add	r3, r2
 80011fa:	333f      	adds	r3, #63	; 0x3f
 80011fc:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 80011fe:	2b01      	cmp	r3, #1
 8001200:	d126      	bne.n	8001250 <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	015a      	lsls	r2, r3, #5
 8001206:	693b      	ldr	r3, [r7, #16]
 8001208:	4413      	add	r3, r2
 800120a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	68fa      	ldr	r2, [r7, #12]
 8001212:	0151      	lsls	r1, r2, #5
 8001214:	693a      	ldr	r2, [r7, #16]
 8001216:	440a      	add	r2, r1
 8001218:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800121c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001220:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8001222:	687a      	ldr	r2, [r7, #4]
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	212c      	movs	r1, #44	; 0x2c
 8001228:	fb01 f303 	mul.w	r3, r1, r3
 800122c:	4413      	add	r3, r2
 800122e:	3360      	adds	r3, #96	; 0x60
 8001230:	2201      	movs	r2, #1
 8001232:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	b2d9      	uxtb	r1, r3
 8001238:	687a      	ldr	r2, [r7, #4]
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	202c      	movs	r0, #44	; 0x2c
 800123e:	fb00 f303 	mul.w	r3, r0, r3
 8001242:	4413      	add	r3, r2
 8001244:	3360      	adds	r3, #96	; 0x60
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	461a      	mov	r2, r3
 800124a:	6878      	ldr	r0, [r7, #4]
 800124c:	f002 f9b3 	bl	80035b6 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	691b      	ldr	r3, [r3, #16]
 8001254:	2b01      	cmp	r3, #1
 8001256:	d12b      	bne.n	80012b0 <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8001258:	687a      	ldr	r2, [r7, #4]
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	212c      	movs	r1, #44	; 0x2c
 800125e:	fb01 f303 	mul.w	r3, r1, r3
 8001262:	4413      	add	r3, r2
 8001264:	3348      	adds	r3, #72	; 0x48
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	6879      	ldr	r1, [r7, #4]
 800126a:	68fa      	ldr	r2, [r7, #12]
 800126c:	202c      	movs	r0, #44	; 0x2c
 800126e:	fb00 f202 	mul.w	r2, r0, r2
 8001272:	440a      	add	r2, r1
 8001274:	3240      	adds	r2, #64	; 0x40
 8001276:	8812      	ldrh	r2, [r2, #0]
 8001278:	fbb3 f3f2 	udiv	r3, r3, r2
 800127c:	f003 0301 	and.w	r3, r3, #1
 8001280:	2b00      	cmp	r3, #0
 8001282:	f000 818e 	beq.w	80015a2 <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8001286:	687a      	ldr	r2, [r7, #4]
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	212c      	movs	r1, #44	; 0x2c
 800128c:	fb01 f303 	mul.w	r3, r1, r3
 8001290:	4413      	add	r3, r2
 8001292:	3354      	adds	r3, #84	; 0x54
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	f083 0301 	eor.w	r3, r3, #1
 800129a:	b2d8      	uxtb	r0, r3
 800129c:	687a      	ldr	r2, [r7, #4]
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	212c      	movs	r1, #44	; 0x2c
 80012a2:	fb01 f303 	mul.w	r3, r1, r3
 80012a6:	4413      	add	r3, r2
 80012a8:	3354      	adds	r3, #84	; 0x54
 80012aa:	4602      	mov	r2, r0
 80012ac:	701a      	strb	r2, [r3, #0]
}
 80012ae:	e178      	b.n	80015a2 <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 80012b0:	687a      	ldr	r2, [r7, #4]
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	212c      	movs	r1, #44	; 0x2c
 80012b6:	fb01 f303 	mul.w	r3, r1, r3
 80012ba:	4413      	add	r3, r2
 80012bc:	3354      	adds	r3, #84	; 0x54
 80012be:	781b      	ldrb	r3, [r3, #0]
 80012c0:	f083 0301 	eor.w	r3, r3, #1
 80012c4:	b2d8      	uxtb	r0, r3
 80012c6:	687a      	ldr	r2, [r7, #4]
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	212c      	movs	r1, #44	; 0x2c
 80012cc:	fb01 f303 	mul.w	r3, r1, r3
 80012d0:	4413      	add	r3, r2
 80012d2:	3354      	adds	r3, #84	; 0x54
 80012d4:	4602      	mov	r2, r0
 80012d6:	701a      	strb	r2, [r3, #0]
}
 80012d8:	e163      	b.n	80015a2 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	015a      	lsls	r2, r3, #5
 80012de:	693b      	ldr	r3, [r7, #16]
 80012e0:	4413      	add	r3, r2
 80012e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80012e6:	689b      	ldr	r3, [r3, #8]
 80012e8:	f003 0302 	and.w	r3, r3, #2
 80012ec:	2b02      	cmp	r3, #2
 80012ee:	f040 80f6 	bne.w	80014de <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80012f2:	687a      	ldr	r2, [r7, #4]
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	212c      	movs	r1, #44	; 0x2c
 80012f8:	fb01 f303 	mul.w	r3, r1, r3
 80012fc:	4413      	add	r3, r2
 80012fe:	3361      	adds	r3, #97	; 0x61
 8001300:	781b      	ldrb	r3, [r3, #0]
 8001302:	2b01      	cmp	r3, #1
 8001304:	d109      	bne.n	800131a <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8001306:	687a      	ldr	r2, [r7, #4]
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	212c      	movs	r1, #44	; 0x2c
 800130c:	fb01 f303 	mul.w	r3, r1, r3
 8001310:	4413      	add	r3, r2
 8001312:	3360      	adds	r3, #96	; 0x60
 8001314:	2201      	movs	r2, #1
 8001316:	701a      	strb	r2, [r3, #0]
 8001318:	e0c9      	b.n	80014ae <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800131a:	687a      	ldr	r2, [r7, #4]
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	212c      	movs	r1, #44	; 0x2c
 8001320:	fb01 f303 	mul.w	r3, r1, r3
 8001324:	4413      	add	r3, r2
 8001326:	3361      	adds	r3, #97	; 0x61
 8001328:	781b      	ldrb	r3, [r3, #0]
 800132a:	2b05      	cmp	r3, #5
 800132c:	d109      	bne.n	8001342 <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 800132e:	687a      	ldr	r2, [r7, #4]
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	212c      	movs	r1, #44	; 0x2c
 8001334:	fb01 f303 	mul.w	r3, r1, r3
 8001338:	4413      	add	r3, r2
 800133a:	3360      	adds	r3, #96	; 0x60
 800133c:	2205      	movs	r2, #5
 800133e:	701a      	strb	r2, [r3, #0]
 8001340:	e0b5      	b.n	80014ae <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8001342:	687a      	ldr	r2, [r7, #4]
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	212c      	movs	r1, #44	; 0x2c
 8001348:	fb01 f303 	mul.w	r3, r1, r3
 800134c:	4413      	add	r3, r2
 800134e:	3361      	adds	r3, #97	; 0x61
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	2b06      	cmp	r3, #6
 8001354:	d009      	beq.n	800136a <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8001356:	687a      	ldr	r2, [r7, #4]
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	212c      	movs	r1, #44	; 0x2c
 800135c:	fb01 f303 	mul.w	r3, r1, r3
 8001360:	4413      	add	r3, r2
 8001362:	3361      	adds	r3, #97	; 0x61
 8001364:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8001366:	2b08      	cmp	r3, #8
 8001368:	d150      	bne.n	800140c <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 800136a:	687a      	ldr	r2, [r7, #4]
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	212c      	movs	r1, #44	; 0x2c
 8001370:	fb01 f303 	mul.w	r3, r1, r3
 8001374:	4413      	add	r3, r2
 8001376:	335c      	adds	r3, #92	; 0x5c
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	1c5a      	adds	r2, r3, #1
 800137c:	6879      	ldr	r1, [r7, #4]
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	202c      	movs	r0, #44	; 0x2c
 8001382:	fb00 f303 	mul.w	r3, r0, r3
 8001386:	440b      	add	r3, r1
 8001388:	335c      	adds	r3, #92	; 0x5c
 800138a:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800138c:	687a      	ldr	r2, [r7, #4]
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	212c      	movs	r1, #44	; 0x2c
 8001392:	fb01 f303 	mul.w	r3, r1, r3
 8001396:	4413      	add	r3, r2
 8001398:	335c      	adds	r3, #92	; 0x5c
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	2b02      	cmp	r3, #2
 800139e:	d912      	bls.n	80013c6 <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80013a0:	687a      	ldr	r2, [r7, #4]
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	212c      	movs	r1, #44	; 0x2c
 80013a6:	fb01 f303 	mul.w	r3, r1, r3
 80013aa:	4413      	add	r3, r2
 80013ac:	335c      	adds	r3, #92	; 0x5c
 80013ae:	2200      	movs	r2, #0
 80013b0:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80013b2:	687a      	ldr	r2, [r7, #4]
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	212c      	movs	r1, #44	; 0x2c
 80013b8:	fb01 f303 	mul.w	r3, r1, r3
 80013bc:	4413      	add	r3, r2
 80013be:	3360      	adds	r3, #96	; 0x60
 80013c0:	2204      	movs	r2, #4
 80013c2:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80013c4:	e073      	b.n	80014ae <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80013c6:	687a      	ldr	r2, [r7, #4]
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	212c      	movs	r1, #44	; 0x2c
 80013cc:	fb01 f303 	mul.w	r3, r1, r3
 80013d0:	4413      	add	r3, r2
 80013d2:	3360      	adds	r3, #96	; 0x60
 80013d4:	2202      	movs	r2, #2
 80013d6:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	015a      	lsls	r2, r3, #5
 80013dc:	693b      	ldr	r3, [r7, #16]
 80013de:	4413      	add	r3, r2
 80013e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80013e8:	68bb      	ldr	r3, [r7, #8]
 80013ea:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80013ee:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80013f0:	68bb      	ldr	r3, [r7, #8]
 80013f2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80013f6:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	015a      	lsls	r2, r3, #5
 80013fc:	693b      	ldr	r3, [r7, #16]
 80013fe:	4413      	add	r3, r2
 8001400:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001404:	461a      	mov	r2, r3
 8001406:	68bb      	ldr	r3, [r7, #8]
 8001408:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800140a:	e050      	b.n	80014ae <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800140c:	687a      	ldr	r2, [r7, #4]
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	212c      	movs	r1, #44	; 0x2c
 8001412:	fb01 f303 	mul.w	r3, r1, r3
 8001416:	4413      	add	r3, r2
 8001418:	3361      	adds	r3, #97	; 0x61
 800141a:	781b      	ldrb	r3, [r3, #0]
 800141c:	2b03      	cmp	r3, #3
 800141e:	d122      	bne.n	8001466 <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8001420:	687a      	ldr	r2, [r7, #4]
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	212c      	movs	r1, #44	; 0x2c
 8001426:	fb01 f303 	mul.w	r3, r1, r3
 800142a:	4413      	add	r3, r2
 800142c:	3360      	adds	r3, #96	; 0x60
 800142e:	2202      	movs	r2, #2
 8001430:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	015a      	lsls	r2, r3, #5
 8001436:	693b      	ldr	r3, [r7, #16]
 8001438:	4413      	add	r3, r2
 800143a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8001442:	68bb      	ldr	r3, [r7, #8]
 8001444:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8001448:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 800144a:	68bb      	ldr	r3, [r7, #8]
 800144c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001450:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	015a      	lsls	r2, r3, #5
 8001456:	693b      	ldr	r3, [r7, #16]
 8001458:	4413      	add	r3, r2
 800145a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800145e:	461a      	mov	r2, r3
 8001460:	68bb      	ldr	r3, [r7, #8]
 8001462:	6013      	str	r3, [r2, #0]
 8001464:	e023      	b.n	80014ae <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8001466:	687a      	ldr	r2, [r7, #4]
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	212c      	movs	r1, #44	; 0x2c
 800146c:	fb01 f303 	mul.w	r3, r1, r3
 8001470:	4413      	add	r3, r2
 8001472:	3361      	adds	r3, #97	; 0x61
 8001474:	781b      	ldrb	r3, [r3, #0]
 8001476:	2b07      	cmp	r3, #7
 8001478:	d119      	bne.n	80014ae <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 800147a:	687a      	ldr	r2, [r7, #4]
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	212c      	movs	r1, #44	; 0x2c
 8001480:	fb01 f303 	mul.w	r3, r1, r3
 8001484:	4413      	add	r3, r2
 8001486:	335c      	adds	r3, #92	; 0x5c
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	1c5a      	adds	r2, r3, #1
 800148c:	6879      	ldr	r1, [r7, #4]
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	202c      	movs	r0, #44	; 0x2c
 8001492:	fb00 f303 	mul.w	r3, r0, r3
 8001496:	440b      	add	r3, r1
 8001498:	335c      	adds	r3, #92	; 0x5c
 800149a:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 800149c:	687a      	ldr	r2, [r7, #4]
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	212c      	movs	r1, #44	; 0x2c
 80014a2:	fb01 f303 	mul.w	r3, r1, r3
 80014a6:	4413      	add	r3, r2
 80014a8:	3360      	adds	r3, #96	; 0x60
 80014aa:	2204      	movs	r2, #4
 80014ac:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	015a      	lsls	r2, r3, #5
 80014b2:	693b      	ldr	r3, [r7, #16]
 80014b4:	4413      	add	r3, r2
 80014b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80014ba:	461a      	mov	r2, r3
 80014bc:	2302      	movs	r3, #2
 80014be:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	b2d9      	uxtb	r1, r3
 80014c4:	687a      	ldr	r2, [r7, #4]
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	202c      	movs	r0, #44	; 0x2c
 80014ca:	fb00 f303 	mul.w	r3, r0, r3
 80014ce:	4413      	add	r3, r2
 80014d0:	3360      	adds	r3, #96	; 0x60
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	461a      	mov	r2, r3
 80014d6:	6878      	ldr	r0, [r7, #4]
 80014d8:	f002 f86d 	bl	80035b6 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80014dc:	e061      	b.n	80015a2 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	015a      	lsls	r2, r3, #5
 80014e2:	693b      	ldr	r3, [r7, #16]
 80014e4:	4413      	add	r3, r2
 80014e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80014ea:	689b      	ldr	r3, [r3, #8]
 80014ec:	f003 0310 	and.w	r3, r3, #16
 80014f0:	2b10      	cmp	r3, #16
 80014f2:	d156      	bne.n	80015a2 <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80014f4:	687a      	ldr	r2, [r7, #4]
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	212c      	movs	r1, #44	; 0x2c
 80014fa:	fb01 f303 	mul.w	r3, r1, r3
 80014fe:	4413      	add	r3, r2
 8001500:	333f      	adds	r3, #63	; 0x3f
 8001502:	781b      	ldrb	r3, [r3, #0]
 8001504:	2b03      	cmp	r3, #3
 8001506:	d111      	bne.n	800152c <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8001508:	687a      	ldr	r2, [r7, #4]
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	212c      	movs	r1, #44	; 0x2c
 800150e:	fb01 f303 	mul.w	r3, r1, r3
 8001512:	4413      	add	r3, r2
 8001514:	335c      	adds	r3, #92	; 0x5c
 8001516:	2200      	movs	r2, #0
 8001518:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	68fa      	ldr	r2, [r7, #12]
 8001520:	b2d2      	uxtb	r2, r2
 8001522:	4611      	mov	r1, r2
 8001524:	4618      	mov	r0, r3
 8001526:	f001 fdef 	bl	8003108 <USB_HC_Halt>
 800152a:	e031      	b.n	8001590 <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800152c:	687a      	ldr	r2, [r7, #4]
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	212c      	movs	r1, #44	; 0x2c
 8001532:	fb01 f303 	mul.w	r3, r1, r3
 8001536:	4413      	add	r3, r2
 8001538:	333f      	adds	r3, #63	; 0x3f
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d009      	beq.n	8001554 <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8001540:	687a      	ldr	r2, [r7, #4]
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	212c      	movs	r1, #44	; 0x2c
 8001546:	fb01 f303 	mul.w	r3, r1, r3
 800154a:	4413      	add	r3, r2
 800154c:	333f      	adds	r3, #63	; 0x3f
 800154e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001550:	2b02      	cmp	r3, #2
 8001552:	d11d      	bne.n	8001590 <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8001554:	687a      	ldr	r2, [r7, #4]
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	212c      	movs	r1, #44	; 0x2c
 800155a:	fb01 f303 	mul.w	r3, r1, r3
 800155e:	4413      	add	r3, r2
 8001560:	335c      	adds	r3, #92	; 0x5c
 8001562:	2200      	movs	r2, #0
 8001564:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	691b      	ldr	r3, [r3, #16]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d110      	bne.n	8001590 <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 800156e:	687a      	ldr	r2, [r7, #4]
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	212c      	movs	r1, #44	; 0x2c
 8001574:	fb01 f303 	mul.w	r3, r1, r3
 8001578:	4413      	add	r3, r2
 800157a:	3361      	adds	r3, #97	; 0x61
 800157c:	2203      	movs	r2, #3
 800157e:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	68fa      	ldr	r2, [r7, #12]
 8001586:	b2d2      	uxtb	r2, r2
 8001588:	4611      	mov	r1, r2
 800158a:	4618      	mov	r0, r3
 800158c:	f001 fdbc 	bl	8003108 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	015a      	lsls	r2, r3, #5
 8001594:	693b      	ldr	r3, [r7, #16]
 8001596:	4413      	add	r3, r2
 8001598:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800159c:	461a      	mov	r2, r3
 800159e:	2310      	movs	r3, #16
 80015a0:	6093      	str	r3, [r2, #8]
}
 80015a2:	bf00      	nop
 80015a4:	3718      	adds	r7, #24
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}

080015aa <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80015aa:	b580      	push	{r7, lr}
 80015ac:	b088      	sub	sp, #32
 80015ae:	af00      	add	r7, sp, #0
 80015b0:	6078      	str	r0, [r7, #4]
 80015b2:	460b      	mov	r3, r1
 80015b4:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80015bc:	69fb      	ldr	r3, [r7, #28]
 80015be:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 80015c0:	78fb      	ldrb	r3, [r7, #3]
 80015c2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80015c4:	697b      	ldr	r3, [r7, #20]
 80015c6:	015a      	lsls	r2, r3, #5
 80015c8:	69bb      	ldr	r3, [r7, #24]
 80015ca:	4413      	add	r3, r2
 80015cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80015d0:	689b      	ldr	r3, [r3, #8]
 80015d2:	f003 0304 	and.w	r3, r3, #4
 80015d6:	2b04      	cmp	r3, #4
 80015d8:	d11a      	bne.n	8001610 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80015da:	697b      	ldr	r3, [r7, #20]
 80015dc:	015a      	lsls	r2, r3, #5
 80015de:	69bb      	ldr	r3, [r7, #24]
 80015e0:	4413      	add	r3, r2
 80015e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80015e6:	461a      	mov	r2, r3
 80015e8:	2304      	movs	r3, #4
 80015ea:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80015ec:	687a      	ldr	r2, [r7, #4]
 80015ee:	697b      	ldr	r3, [r7, #20]
 80015f0:	212c      	movs	r1, #44	; 0x2c
 80015f2:	fb01 f303 	mul.w	r3, r1, r3
 80015f6:	4413      	add	r3, r2
 80015f8:	3361      	adds	r3, #97	; 0x61
 80015fa:	2206      	movs	r2, #6
 80015fc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	697a      	ldr	r2, [r7, #20]
 8001604:	b2d2      	uxtb	r2, r2
 8001606:	4611      	mov	r1, r2
 8001608:	4618      	mov	r0, r3
 800160a:	f001 fd7d 	bl	8003108 <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 800160e:	e331      	b.n	8001c74 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	015a      	lsls	r2, r3, #5
 8001614:	69bb      	ldr	r3, [r7, #24]
 8001616:	4413      	add	r3, r2
 8001618:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800161c:	689b      	ldr	r3, [r3, #8]
 800161e:	f003 0320 	and.w	r3, r3, #32
 8001622:	2b20      	cmp	r3, #32
 8001624:	d12e      	bne.n	8001684 <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	015a      	lsls	r2, r3, #5
 800162a:	69bb      	ldr	r3, [r7, #24]
 800162c:	4413      	add	r3, r2
 800162e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001632:	461a      	mov	r2, r3
 8001634:	2320      	movs	r3, #32
 8001636:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8001638:	687a      	ldr	r2, [r7, #4]
 800163a:	697b      	ldr	r3, [r7, #20]
 800163c:	212c      	movs	r1, #44	; 0x2c
 800163e:	fb01 f303 	mul.w	r3, r1, r3
 8001642:	4413      	add	r3, r2
 8001644:	333d      	adds	r3, #61	; 0x3d
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	2b01      	cmp	r3, #1
 800164a:	f040 8313 	bne.w	8001c74 <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 800164e:	687a      	ldr	r2, [r7, #4]
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	212c      	movs	r1, #44	; 0x2c
 8001654:	fb01 f303 	mul.w	r3, r1, r3
 8001658:	4413      	add	r3, r2
 800165a:	333d      	adds	r3, #61	; 0x3d
 800165c:	2200      	movs	r2, #0
 800165e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8001660:	687a      	ldr	r2, [r7, #4]
 8001662:	697b      	ldr	r3, [r7, #20]
 8001664:	212c      	movs	r1, #44	; 0x2c
 8001666:	fb01 f303 	mul.w	r3, r1, r3
 800166a:	4413      	add	r3, r2
 800166c:	3360      	adds	r3, #96	; 0x60
 800166e:	2202      	movs	r2, #2
 8001670:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	697a      	ldr	r2, [r7, #20]
 8001678:	b2d2      	uxtb	r2, r2
 800167a:	4611      	mov	r1, r2
 800167c:	4618      	mov	r0, r3
 800167e:	f001 fd43 	bl	8003108 <USB_HC_Halt>
}
 8001682:	e2f7      	b.n	8001c74 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	015a      	lsls	r2, r3, #5
 8001688:	69bb      	ldr	r3, [r7, #24]
 800168a:	4413      	add	r3, r2
 800168c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001690:	689b      	ldr	r3, [r3, #8]
 8001692:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001696:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800169a:	d112      	bne.n	80016c2 <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800169c:	697b      	ldr	r3, [r7, #20]
 800169e:	015a      	lsls	r2, r3, #5
 80016a0:	69bb      	ldr	r3, [r7, #24]
 80016a2:	4413      	add	r3, r2
 80016a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80016a8:	461a      	mov	r2, r3
 80016aa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80016ae:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	697a      	ldr	r2, [r7, #20]
 80016b6:	b2d2      	uxtb	r2, r2
 80016b8:	4611      	mov	r1, r2
 80016ba:	4618      	mov	r0, r3
 80016bc:	f001 fd24 	bl	8003108 <USB_HC_Halt>
}
 80016c0:	e2d8      	b.n	8001c74 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80016c2:	697b      	ldr	r3, [r7, #20]
 80016c4:	015a      	lsls	r2, r3, #5
 80016c6:	69bb      	ldr	r3, [r7, #24]
 80016c8:	4413      	add	r3, r2
 80016ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80016ce:	689b      	ldr	r3, [r3, #8]
 80016d0:	f003 0301 	and.w	r3, r3, #1
 80016d4:	2b01      	cmp	r3, #1
 80016d6:	d140      	bne.n	800175a <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80016d8:	687a      	ldr	r2, [r7, #4]
 80016da:	697b      	ldr	r3, [r7, #20]
 80016dc:	212c      	movs	r1, #44	; 0x2c
 80016de:	fb01 f303 	mul.w	r3, r1, r3
 80016e2:	4413      	add	r3, r2
 80016e4:	335c      	adds	r3, #92	; 0x5c
 80016e6:	2200      	movs	r2, #0
 80016e8:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80016ea:	697b      	ldr	r3, [r7, #20]
 80016ec:	015a      	lsls	r2, r3, #5
 80016ee:	69bb      	ldr	r3, [r7, #24]
 80016f0:	4413      	add	r3, r2
 80016f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80016f6:	689b      	ldr	r3, [r3, #8]
 80016f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016fc:	2b40      	cmp	r3, #64	; 0x40
 80016fe:	d111      	bne.n	8001724 <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 8001700:	687a      	ldr	r2, [r7, #4]
 8001702:	697b      	ldr	r3, [r7, #20]
 8001704:	212c      	movs	r1, #44	; 0x2c
 8001706:	fb01 f303 	mul.w	r3, r1, r3
 800170a:	4413      	add	r3, r2
 800170c:	333d      	adds	r3, #61	; 0x3d
 800170e:	2201      	movs	r2, #1
 8001710:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8001712:	697b      	ldr	r3, [r7, #20]
 8001714:	015a      	lsls	r2, r3, #5
 8001716:	69bb      	ldr	r3, [r7, #24]
 8001718:	4413      	add	r3, r2
 800171a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800171e:	461a      	mov	r2, r3
 8001720:	2340      	movs	r3, #64	; 0x40
 8001722:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8001724:	697b      	ldr	r3, [r7, #20]
 8001726:	015a      	lsls	r2, r3, #5
 8001728:	69bb      	ldr	r3, [r7, #24]
 800172a:	4413      	add	r3, r2
 800172c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001730:	461a      	mov	r2, r3
 8001732:	2301      	movs	r3, #1
 8001734:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8001736:	687a      	ldr	r2, [r7, #4]
 8001738:	697b      	ldr	r3, [r7, #20]
 800173a:	212c      	movs	r1, #44	; 0x2c
 800173c:	fb01 f303 	mul.w	r3, r1, r3
 8001740:	4413      	add	r3, r2
 8001742:	3361      	adds	r3, #97	; 0x61
 8001744:	2201      	movs	r2, #1
 8001746:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	697a      	ldr	r2, [r7, #20]
 800174e:	b2d2      	uxtb	r2, r2
 8001750:	4611      	mov	r1, r2
 8001752:	4618      	mov	r0, r3
 8001754:	f001 fcd8 	bl	8003108 <USB_HC_Halt>
}
 8001758:	e28c      	b.n	8001c74 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 800175a:	697b      	ldr	r3, [r7, #20]
 800175c:	015a      	lsls	r2, r3, #5
 800175e:	69bb      	ldr	r3, [r7, #24]
 8001760:	4413      	add	r3, r2
 8001762:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001766:	689b      	ldr	r3, [r3, #8]
 8001768:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800176c:	2b40      	cmp	r3, #64	; 0x40
 800176e:	d12c      	bne.n	80017ca <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 8001770:	687a      	ldr	r2, [r7, #4]
 8001772:	697b      	ldr	r3, [r7, #20]
 8001774:	212c      	movs	r1, #44	; 0x2c
 8001776:	fb01 f303 	mul.w	r3, r1, r3
 800177a:	4413      	add	r3, r2
 800177c:	3361      	adds	r3, #97	; 0x61
 800177e:	2204      	movs	r2, #4
 8001780:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8001782:	687a      	ldr	r2, [r7, #4]
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	212c      	movs	r1, #44	; 0x2c
 8001788:	fb01 f303 	mul.w	r3, r1, r3
 800178c:	4413      	add	r3, r2
 800178e:	333d      	adds	r3, #61	; 0x3d
 8001790:	2201      	movs	r2, #1
 8001792:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001794:	687a      	ldr	r2, [r7, #4]
 8001796:	697b      	ldr	r3, [r7, #20]
 8001798:	212c      	movs	r1, #44	; 0x2c
 800179a:	fb01 f303 	mul.w	r3, r1, r3
 800179e:	4413      	add	r3, r2
 80017a0:	335c      	adds	r3, #92	; 0x5c
 80017a2:	2200      	movs	r2, #0
 80017a4:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	697a      	ldr	r2, [r7, #20]
 80017ac:	b2d2      	uxtb	r2, r2
 80017ae:	4611      	mov	r1, r2
 80017b0:	4618      	mov	r0, r3
 80017b2:	f001 fca9 	bl	8003108 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80017b6:	697b      	ldr	r3, [r7, #20]
 80017b8:	015a      	lsls	r2, r3, #5
 80017ba:	69bb      	ldr	r3, [r7, #24]
 80017bc:	4413      	add	r3, r2
 80017be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80017c2:	461a      	mov	r2, r3
 80017c4:	2340      	movs	r3, #64	; 0x40
 80017c6:	6093      	str	r3, [r2, #8]
}
 80017c8:	e254      	b.n	8001c74 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	015a      	lsls	r2, r3, #5
 80017ce:	69bb      	ldr	r3, [r7, #24]
 80017d0:	4413      	add	r3, r2
 80017d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80017d6:	689b      	ldr	r3, [r3, #8]
 80017d8:	f003 0308 	and.w	r3, r3, #8
 80017dc:	2b08      	cmp	r3, #8
 80017de:	d11a      	bne.n	8001816 <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80017e0:	697b      	ldr	r3, [r7, #20]
 80017e2:	015a      	lsls	r2, r3, #5
 80017e4:	69bb      	ldr	r3, [r7, #24]
 80017e6:	4413      	add	r3, r2
 80017e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80017ec:	461a      	mov	r2, r3
 80017ee:	2308      	movs	r3, #8
 80017f0:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 80017f2:	687a      	ldr	r2, [r7, #4]
 80017f4:	697b      	ldr	r3, [r7, #20]
 80017f6:	212c      	movs	r1, #44	; 0x2c
 80017f8:	fb01 f303 	mul.w	r3, r1, r3
 80017fc:	4413      	add	r3, r2
 80017fe:	3361      	adds	r3, #97	; 0x61
 8001800:	2205      	movs	r2, #5
 8001802:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	697a      	ldr	r2, [r7, #20]
 800180a:	b2d2      	uxtb	r2, r2
 800180c:	4611      	mov	r1, r2
 800180e:	4618      	mov	r0, r3
 8001810:	f001 fc7a 	bl	8003108 <USB_HC_Halt>
}
 8001814:	e22e      	b.n	8001c74 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8001816:	697b      	ldr	r3, [r7, #20]
 8001818:	015a      	lsls	r2, r3, #5
 800181a:	69bb      	ldr	r3, [r7, #24]
 800181c:	4413      	add	r3, r2
 800181e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001822:	689b      	ldr	r3, [r3, #8]
 8001824:	f003 0310 	and.w	r3, r3, #16
 8001828:	2b10      	cmp	r3, #16
 800182a:	d140      	bne.n	80018ae <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800182c:	687a      	ldr	r2, [r7, #4]
 800182e:	697b      	ldr	r3, [r7, #20]
 8001830:	212c      	movs	r1, #44	; 0x2c
 8001832:	fb01 f303 	mul.w	r3, r1, r3
 8001836:	4413      	add	r3, r2
 8001838:	335c      	adds	r3, #92	; 0x5c
 800183a:	2200      	movs	r2, #0
 800183c:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 800183e:	687a      	ldr	r2, [r7, #4]
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	212c      	movs	r1, #44	; 0x2c
 8001844:	fb01 f303 	mul.w	r3, r1, r3
 8001848:	4413      	add	r3, r2
 800184a:	3361      	adds	r3, #97	; 0x61
 800184c:	2203      	movs	r2, #3
 800184e:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8001850:	687a      	ldr	r2, [r7, #4]
 8001852:	697b      	ldr	r3, [r7, #20]
 8001854:	212c      	movs	r1, #44	; 0x2c
 8001856:	fb01 f303 	mul.w	r3, r1, r3
 800185a:	4413      	add	r3, r2
 800185c:	333d      	adds	r3, #61	; 0x3d
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d112      	bne.n	800188a <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8001864:	687a      	ldr	r2, [r7, #4]
 8001866:	697b      	ldr	r3, [r7, #20]
 8001868:	212c      	movs	r1, #44	; 0x2c
 800186a:	fb01 f303 	mul.w	r3, r1, r3
 800186e:	4413      	add	r3, r2
 8001870:	333c      	adds	r3, #60	; 0x3c
 8001872:	781b      	ldrb	r3, [r3, #0]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d108      	bne.n	800188a <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 8001878:	687a      	ldr	r2, [r7, #4]
 800187a:	697b      	ldr	r3, [r7, #20]
 800187c:	212c      	movs	r1, #44	; 0x2c
 800187e:	fb01 f303 	mul.w	r3, r1, r3
 8001882:	4413      	add	r3, r2
 8001884:	333d      	adds	r3, #61	; 0x3d
 8001886:	2201      	movs	r2, #1
 8001888:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	697a      	ldr	r2, [r7, #20]
 8001890:	b2d2      	uxtb	r2, r2
 8001892:	4611      	mov	r1, r2
 8001894:	4618      	mov	r0, r3
 8001896:	f001 fc37 	bl	8003108 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	015a      	lsls	r2, r3, #5
 800189e:	69bb      	ldr	r3, [r7, #24]
 80018a0:	4413      	add	r3, r2
 80018a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80018a6:	461a      	mov	r2, r3
 80018a8:	2310      	movs	r3, #16
 80018aa:	6093      	str	r3, [r2, #8]
}
 80018ac:	e1e2      	b.n	8001c74 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80018ae:	697b      	ldr	r3, [r7, #20]
 80018b0:	015a      	lsls	r2, r3, #5
 80018b2:	69bb      	ldr	r3, [r7, #24]
 80018b4:	4413      	add	r3, r2
 80018b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80018ba:	689b      	ldr	r3, [r3, #8]
 80018bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80018c0:	2b80      	cmp	r3, #128	; 0x80
 80018c2:	d164      	bne.n	800198e <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	691b      	ldr	r3, [r3, #16]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d111      	bne.n	80018f0 <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 80018cc:	687a      	ldr	r2, [r7, #4]
 80018ce:	697b      	ldr	r3, [r7, #20]
 80018d0:	212c      	movs	r1, #44	; 0x2c
 80018d2:	fb01 f303 	mul.w	r3, r1, r3
 80018d6:	4413      	add	r3, r2
 80018d8:	3361      	adds	r3, #97	; 0x61
 80018da:	2206      	movs	r2, #6
 80018dc:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	697a      	ldr	r2, [r7, #20]
 80018e4:	b2d2      	uxtb	r2, r2
 80018e6:	4611      	mov	r1, r2
 80018e8:	4618      	mov	r0, r3
 80018ea:	f001 fc0d 	bl	8003108 <USB_HC_Halt>
 80018ee:	e044      	b.n	800197a <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 80018f0:	687a      	ldr	r2, [r7, #4]
 80018f2:	697b      	ldr	r3, [r7, #20]
 80018f4:	212c      	movs	r1, #44	; 0x2c
 80018f6:	fb01 f303 	mul.w	r3, r1, r3
 80018fa:	4413      	add	r3, r2
 80018fc:	335c      	adds	r3, #92	; 0x5c
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	1c5a      	adds	r2, r3, #1
 8001902:	6879      	ldr	r1, [r7, #4]
 8001904:	697b      	ldr	r3, [r7, #20]
 8001906:	202c      	movs	r0, #44	; 0x2c
 8001908:	fb00 f303 	mul.w	r3, r0, r3
 800190c:	440b      	add	r3, r1
 800190e:	335c      	adds	r3, #92	; 0x5c
 8001910:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8001912:	687a      	ldr	r2, [r7, #4]
 8001914:	697b      	ldr	r3, [r7, #20]
 8001916:	212c      	movs	r1, #44	; 0x2c
 8001918:	fb01 f303 	mul.w	r3, r1, r3
 800191c:	4413      	add	r3, r2
 800191e:	335c      	adds	r3, #92	; 0x5c
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	2b02      	cmp	r3, #2
 8001924:	d920      	bls.n	8001968 <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8001926:	687a      	ldr	r2, [r7, #4]
 8001928:	697b      	ldr	r3, [r7, #20]
 800192a:	212c      	movs	r1, #44	; 0x2c
 800192c:	fb01 f303 	mul.w	r3, r1, r3
 8001930:	4413      	add	r3, r2
 8001932:	335c      	adds	r3, #92	; 0x5c
 8001934:	2200      	movs	r2, #0
 8001936:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8001938:	687a      	ldr	r2, [r7, #4]
 800193a:	697b      	ldr	r3, [r7, #20]
 800193c:	212c      	movs	r1, #44	; 0x2c
 800193e:	fb01 f303 	mul.w	r3, r1, r3
 8001942:	4413      	add	r3, r2
 8001944:	3360      	adds	r3, #96	; 0x60
 8001946:	2204      	movs	r2, #4
 8001948:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800194a:	697b      	ldr	r3, [r7, #20]
 800194c:	b2d9      	uxtb	r1, r3
 800194e:	687a      	ldr	r2, [r7, #4]
 8001950:	697b      	ldr	r3, [r7, #20]
 8001952:	202c      	movs	r0, #44	; 0x2c
 8001954:	fb00 f303 	mul.w	r3, r0, r3
 8001958:	4413      	add	r3, r2
 800195a:	3360      	adds	r3, #96	; 0x60
 800195c:	781b      	ldrb	r3, [r3, #0]
 800195e:	461a      	mov	r2, r3
 8001960:	6878      	ldr	r0, [r7, #4]
 8001962:	f001 fe28 	bl	80035b6 <HAL_HCD_HC_NotifyURBChange_Callback>
 8001966:	e008      	b.n	800197a <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8001968:	687a      	ldr	r2, [r7, #4]
 800196a:	697b      	ldr	r3, [r7, #20]
 800196c:	212c      	movs	r1, #44	; 0x2c
 800196e:	fb01 f303 	mul.w	r3, r1, r3
 8001972:	4413      	add	r3, r2
 8001974:	3360      	adds	r3, #96	; 0x60
 8001976:	2202      	movs	r2, #2
 8001978:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 800197a:	697b      	ldr	r3, [r7, #20]
 800197c:	015a      	lsls	r2, r3, #5
 800197e:	69bb      	ldr	r3, [r7, #24]
 8001980:	4413      	add	r3, r2
 8001982:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001986:	461a      	mov	r2, r3
 8001988:	2380      	movs	r3, #128	; 0x80
 800198a:	6093      	str	r3, [r2, #8]
}
 800198c:	e172      	b.n	8001c74 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800198e:	697b      	ldr	r3, [r7, #20]
 8001990:	015a      	lsls	r2, r3, #5
 8001992:	69bb      	ldr	r3, [r7, #24]
 8001994:	4413      	add	r3, r2
 8001996:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800199a:	689b      	ldr	r3, [r3, #8]
 800199c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80019a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80019a4:	d11b      	bne.n	80019de <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80019a6:	687a      	ldr	r2, [r7, #4]
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	212c      	movs	r1, #44	; 0x2c
 80019ac:	fb01 f303 	mul.w	r3, r1, r3
 80019b0:	4413      	add	r3, r2
 80019b2:	3361      	adds	r3, #97	; 0x61
 80019b4:	2208      	movs	r2, #8
 80019b6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	697a      	ldr	r2, [r7, #20]
 80019be:	b2d2      	uxtb	r2, r2
 80019c0:	4611      	mov	r1, r2
 80019c2:	4618      	mov	r0, r3
 80019c4:	f001 fba0 	bl	8003108 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80019c8:	697b      	ldr	r3, [r7, #20]
 80019ca:	015a      	lsls	r2, r3, #5
 80019cc:	69bb      	ldr	r3, [r7, #24]
 80019ce:	4413      	add	r3, r2
 80019d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80019d4:	461a      	mov	r2, r3
 80019d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80019da:	6093      	str	r3, [r2, #8]
}
 80019dc:	e14a      	b.n	8001c74 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80019de:	697b      	ldr	r3, [r7, #20]
 80019e0:	015a      	lsls	r2, r3, #5
 80019e2:	69bb      	ldr	r3, [r7, #24]
 80019e4:	4413      	add	r3, r2
 80019e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80019ea:	689b      	ldr	r3, [r3, #8]
 80019ec:	f003 0302 	and.w	r3, r3, #2
 80019f0:	2b02      	cmp	r3, #2
 80019f2:	f040 813f 	bne.w	8001c74 <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80019f6:	687a      	ldr	r2, [r7, #4]
 80019f8:	697b      	ldr	r3, [r7, #20]
 80019fa:	212c      	movs	r1, #44	; 0x2c
 80019fc:	fb01 f303 	mul.w	r3, r1, r3
 8001a00:	4413      	add	r3, r2
 8001a02:	3361      	adds	r3, #97	; 0x61
 8001a04:	781b      	ldrb	r3, [r3, #0]
 8001a06:	2b01      	cmp	r3, #1
 8001a08:	d17d      	bne.n	8001b06 <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8001a0a:	687a      	ldr	r2, [r7, #4]
 8001a0c:	697b      	ldr	r3, [r7, #20]
 8001a0e:	212c      	movs	r1, #44	; 0x2c
 8001a10:	fb01 f303 	mul.w	r3, r1, r3
 8001a14:	4413      	add	r3, r2
 8001a16:	3360      	adds	r3, #96	; 0x60
 8001a18:	2201      	movs	r2, #1
 8001a1a:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8001a1c:	687a      	ldr	r2, [r7, #4]
 8001a1e:	697b      	ldr	r3, [r7, #20]
 8001a20:	212c      	movs	r1, #44	; 0x2c
 8001a22:	fb01 f303 	mul.w	r3, r1, r3
 8001a26:	4413      	add	r3, r2
 8001a28:	333f      	adds	r3, #63	; 0x3f
 8001a2a:	781b      	ldrb	r3, [r3, #0]
 8001a2c:	2b02      	cmp	r3, #2
 8001a2e:	d00a      	beq.n	8001a46 <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8001a30:	687a      	ldr	r2, [r7, #4]
 8001a32:	697b      	ldr	r3, [r7, #20]
 8001a34:	212c      	movs	r1, #44	; 0x2c
 8001a36:	fb01 f303 	mul.w	r3, r1, r3
 8001a3a:	4413      	add	r3, r2
 8001a3c:	333f      	adds	r3, #63	; 0x3f
 8001a3e:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8001a40:	2b03      	cmp	r3, #3
 8001a42:	f040 8100 	bne.w	8001c46 <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	691b      	ldr	r3, [r3, #16]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d113      	bne.n	8001a76 <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8001a4e:	687a      	ldr	r2, [r7, #4]
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	212c      	movs	r1, #44	; 0x2c
 8001a54:	fb01 f303 	mul.w	r3, r1, r3
 8001a58:	4413      	add	r3, r2
 8001a5a:	3355      	adds	r3, #85	; 0x55
 8001a5c:	781b      	ldrb	r3, [r3, #0]
 8001a5e:	f083 0301 	eor.w	r3, r3, #1
 8001a62:	b2d8      	uxtb	r0, r3
 8001a64:	687a      	ldr	r2, [r7, #4]
 8001a66:	697b      	ldr	r3, [r7, #20]
 8001a68:	212c      	movs	r1, #44	; 0x2c
 8001a6a:	fb01 f303 	mul.w	r3, r1, r3
 8001a6e:	4413      	add	r3, r2
 8001a70:	3355      	adds	r3, #85	; 0x55
 8001a72:	4602      	mov	r2, r0
 8001a74:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	691b      	ldr	r3, [r3, #16]
 8001a7a:	2b01      	cmp	r3, #1
 8001a7c:	f040 80e3 	bne.w	8001c46 <HCD_HC_OUT_IRQHandler+0x69c>
 8001a80:	687a      	ldr	r2, [r7, #4]
 8001a82:	697b      	ldr	r3, [r7, #20]
 8001a84:	212c      	movs	r1, #44	; 0x2c
 8001a86:	fb01 f303 	mul.w	r3, r1, r3
 8001a8a:	4413      	add	r3, r2
 8001a8c:	334c      	adds	r3, #76	; 0x4c
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	f000 80d8 	beq.w	8001c46 <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8001a96:	687a      	ldr	r2, [r7, #4]
 8001a98:	697b      	ldr	r3, [r7, #20]
 8001a9a:	212c      	movs	r1, #44	; 0x2c
 8001a9c:	fb01 f303 	mul.w	r3, r1, r3
 8001aa0:	4413      	add	r3, r2
 8001aa2:	334c      	adds	r3, #76	; 0x4c
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	6879      	ldr	r1, [r7, #4]
 8001aa8:	697a      	ldr	r2, [r7, #20]
 8001aaa:	202c      	movs	r0, #44	; 0x2c
 8001aac:	fb00 f202 	mul.w	r2, r0, r2
 8001ab0:	440a      	add	r2, r1
 8001ab2:	3240      	adds	r2, #64	; 0x40
 8001ab4:	8812      	ldrh	r2, [r2, #0]
 8001ab6:	4413      	add	r3, r2
 8001ab8:	3b01      	subs	r3, #1
 8001aba:	6879      	ldr	r1, [r7, #4]
 8001abc:	697a      	ldr	r2, [r7, #20]
 8001abe:	202c      	movs	r0, #44	; 0x2c
 8001ac0:	fb00 f202 	mul.w	r2, r0, r2
 8001ac4:	440a      	add	r2, r1
 8001ac6:	3240      	adds	r2, #64	; 0x40
 8001ac8:	8812      	ldrh	r2, [r2, #0]
 8001aca:	fbb3 f3f2 	udiv	r3, r3, r2
 8001ace:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	f003 0301 	and.w	r3, r3, #1
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	f000 80b5 	beq.w	8001c46 <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 8001adc:	687a      	ldr	r2, [r7, #4]
 8001ade:	697b      	ldr	r3, [r7, #20]
 8001ae0:	212c      	movs	r1, #44	; 0x2c
 8001ae2:	fb01 f303 	mul.w	r3, r1, r3
 8001ae6:	4413      	add	r3, r2
 8001ae8:	3355      	adds	r3, #85	; 0x55
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	f083 0301 	eor.w	r3, r3, #1
 8001af0:	b2d8      	uxtb	r0, r3
 8001af2:	687a      	ldr	r2, [r7, #4]
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	212c      	movs	r1, #44	; 0x2c
 8001af8:	fb01 f303 	mul.w	r3, r1, r3
 8001afc:	4413      	add	r3, r2
 8001afe:	3355      	adds	r3, #85	; 0x55
 8001b00:	4602      	mov	r2, r0
 8001b02:	701a      	strb	r2, [r3, #0]
 8001b04:	e09f      	b.n	8001c46 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8001b06:	687a      	ldr	r2, [r7, #4]
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	212c      	movs	r1, #44	; 0x2c
 8001b0c:	fb01 f303 	mul.w	r3, r1, r3
 8001b10:	4413      	add	r3, r2
 8001b12:	3361      	adds	r3, #97	; 0x61
 8001b14:	781b      	ldrb	r3, [r3, #0]
 8001b16:	2b03      	cmp	r3, #3
 8001b18:	d109      	bne.n	8001b2e <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8001b1a:	687a      	ldr	r2, [r7, #4]
 8001b1c:	697b      	ldr	r3, [r7, #20]
 8001b1e:	212c      	movs	r1, #44	; 0x2c
 8001b20:	fb01 f303 	mul.w	r3, r1, r3
 8001b24:	4413      	add	r3, r2
 8001b26:	3360      	adds	r3, #96	; 0x60
 8001b28:	2202      	movs	r2, #2
 8001b2a:	701a      	strb	r2, [r3, #0]
 8001b2c:	e08b      	b.n	8001c46 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8001b2e:	687a      	ldr	r2, [r7, #4]
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	212c      	movs	r1, #44	; 0x2c
 8001b34:	fb01 f303 	mul.w	r3, r1, r3
 8001b38:	4413      	add	r3, r2
 8001b3a:	3361      	adds	r3, #97	; 0x61
 8001b3c:	781b      	ldrb	r3, [r3, #0]
 8001b3e:	2b04      	cmp	r3, #4
 8001b40:	d109      	bne.n	8001b56 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8001b42:	687a      	ldr	r2, [r7, #4]
 8001b44:	697b      	ldr	r3, [r7, #20]
 8001b46:	212c      	movs	r1, #44	; 0x2c
 8001b48:	fb01 f303 	mul.w	r3, r1, r3
 8001b4c:	4413      	add	r3, r2
 8001b4e:	3360      	adds	r3, #96	; 0x60
 8001b50:	2202      	movs	r2, #2
 8001b52:	701a      	strb	r2, [r3, #0]
 8001b54:	e077      	b.n	8001c46 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8001b56:	687a      	ldr	r2, [r7, #4]
 8001b58:	697b      	ldr	r3, [r7, #20]
 8001b5a:	212c      	movs	r1, #44	; 0x2c
 8001b5c:	fb01 f303 	mul.w	r3, r1, r3
 8001b60:	4413      	add	r3, r2
 8001b62:	3361      	adds	r3, #97	; 0x61
 8001b64:	781b      	ldrb	r3, [r3, #0]
 8001b66:	2b05      	cmp	r3, #5
 8001b68:	d109      	bne.n	8001b7e <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8001b6a:	687a      	ldr	r2, [r7, #4]
 8001b6c:	697b      	ldr	r3, [r7, #20]
 8001b6e:	212c      	movs	r1, #44	; 0x2c
 8001b70:	fb01 f303 	mul.w	r3, r1, r3
 8001b74:	4413      	add	r3, r2
 8001b76:	3360      	adds	r3, #96	; 0x60
 8001b78:	2205      	movs	r2, #5
 8001b7a:	701a      	strb	r2, [r3, #0]
 8001b7c:	e063      	b.n	8001c46 <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8001b7e:	687a      	ldr	r2, [r7, #4]
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	212c      	movs	r1, #44	; 0x2c
 8001b84:	fb01 f303 	mul.w	r3, r1, r3
 8001b88:	4413      	add	r3, r2
 8001b8a:	3361      	adds	r3, #97	; 0x61
 8001b8c:	781b      	ldrb	r3, [r3, #0]
 8001b8e:	2b06      	cmp	r3, #6
 8001b90:	d009      	beq.n	8001ba6 <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8001b92:	687a      	ldr	r2, [r7, #4]
 8001b94:	697b      	ldr	r3, [r7, #20]
 8001b96:	212c      	movs	r1, #44	; 0x2c
 8001b98:	fb01 f303 	mul.w	r3, r1, r3
 8001b9c:	4413      	add	r3, r2
 8001b9e:	3361      	adds	r3, #97	; 0x61
 8001ba0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8001ba2:	2b08      	cmp	r3, #8
 8001ba4:	d14f      	bne.n	8001c46 <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 8001ba6:	687a      	ldr	r2, [r7, #4]
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	212c      	movs	r1, #44	; 0x2c
 8001bac:	fb01 f303 	mul.w	r3, r1, r3
 8001bb0:	4413      	add	r3, r2
 8001bb2:	335c      	adds	r3, #92	; 0x5c
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	1c5a      	adds	r2, r3, #1
 8001bb8:	6879      	ldr	r1, [r7, #4]
 8001bba:	697b      	ldr	r3, [r7, #20]
 8001bbc:	202c      	movs	r0, #44	; 0x2c
 8001bbe:	fb00 f303 	mul.w	r3, r0, r3
 8001bc2:	440b      	add	r3, r1
 8001bc4:	335c      	adds	r3, #92	; 0x5c
 8001bc6:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8001bc8:	687a      	ldr	r2, [r7, #4]
 8001bca:	697b      	ldr	r3, [r7, #20]
 8001bcc:	212c      	movs	r1, #44	; 0x2c
 8001bce:	fb01 f303 	mul.w	r3, r1, r3
 8001bd2:	4413      	add	r3, r2
 8001bd4:	335c      	adds	r3, #92	; 0x5c
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	2b02      	cmp	r3, #2
 8001bda:	d912      	bls.n	8001c02 <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8001bdc:	687a      	ldr	r2, [r7, #4]
 8001bde:	697b      	ldr	r3, [r7, #20]
 8001be0:	212c      	movs	r1, #44	; 0x2c
 8001be2:	fb01 f303 	mul.w	r3, r1, r3
 8001be6:	4413      	add	r3, r2
 8001be8:	335c      	adds	r3, #92	; 0x5c
 8001bea:	2200      	movs	r2, #0
 8001bec:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8001bee:	687a      	ldr	r2, [r7, #4]
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	212c      	movs	r1, #44	; 0x2c
 8001bf4:	fb01 f303 	mul.w	r3, r1, r3
 8001bf8:	4413      	add	r3, r2
 8001bfa:	3360      	adds	r3, #96	; 0x60
 8001bfc:	2204      	movs	r2, #4
 8001bfe:	701a      	strb	r2, [r3, #0]
 8001c00:	e021      	b.n	8001c46 <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8001c02:	687a      	ldr	r2, [r7, #4]
 8001c04:	697b      	ldr	r3, [r7, #20]
 8001c06:	212c      	movs	r1, #44	; 0x2c
 8001c08:	fb01 f303 	mul.w	r3, r1, r3
 8001c0c:	4413      	add	r3, r2
 8001c0e:	3360      	adds	r3, #96	; 0x60
 8001c10:	2202      	movs	r2, #2
 8001c12:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8001c14:	697b      	ldr	r3, [r7, #20]
 8001c16:	015a      	lsls	r2, r3, #5
 8001c18:	69bb      	ldr	r3, [r7, #24]
 8001c1a:	4413      	add	r3, r2
 8001c1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8001c24:	693b      	ldr	r3, [r7, #16]
 8001c26:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8001c2a:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8001c2c:	693b      	ldr	r3, [r7, #16]
 8001c2e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001c32:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8001c34:	697b      	ldr	r3, [r7, #20]
 8001c36:	015a      	lsls	r2, r3, #5
 8001c38:	69bb      	ldr	r3, [r7, #24]
 8001c3a:	4413      	add	r3, r2
 8001c3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c40:	461a      	mov	r2, r3
 8001c42:	693b      	ldr	r3, [r7, #16]
 8001c44:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8001c46:	697b      	ldr	r3, [r7, #20]
 8001c48:	015a      	lsls	r2, r3, #5
 8001c4a:	69bb      	ldr	r3, [r7, #24]
 8001c4c:	4413      	add	r3, r2
 8001c4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c52:	461a      	mov	r2, r3
 8001c54:	2302      	movs	r3, #2
 8001c56:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8001c58:	697b      	ldr	r3, [r7, #20]
 8001c5a:	b2d9      	uxtb	r1, r3
 8001c5c:	687a      	ldr	r2, [r7, #4]
 8001c5e:	697b      	ldr	r3, [r7, #20]
 8001c60:	202c      	movs	r0, #44	; 0x2c
 8001c62:	fb00 f303 	mul.w	r3, r0, r3
 8001c66:	4413      	add	r3, r2
 8001c68:	3360      	adds	r3, #96	; 0x60
 8001c6a:	781b      	ldrb	r3, [r3, #0]
 8001c6c:	461a      	mov	r2, r3
 8001c6e:	6878      	ldr	r0, [r7, #4]
 8001c70:	f001 fca1 	bl	80035b6 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8001c74:	bf00      	nop
 8001c76:	3720      	adds	r7, #32
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}

08001c7c <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b08a      	sub	sp, #40	; 0x28
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c8c:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	6a1b      	ldr	r3, [r3, #32]
 8001c94:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8001c96:	69fb      	ldr	r3, [r7, #28]
 8001c98:	f003 030f 	and.w	r3, r3, #15
 8001c9c:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8001c9e:	69fb      	ldr	r3, [r7, #28]
 8001ca0:	0c5b      	lsrs	r3, r3, #17
 8001ca2:	f003 030f 	and.w	r3, r3, #15
 8001ca6:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001ca8:	69fb      	ldr	r3, [r7, #28]
 8001caa:	091b      	lsrs	r3, r3, #4
 8001cac:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001cb0:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8001cb2:	697b      	ldr	r3, [r7, #20]
 8001cb4:	2b02      	cmp	r3, #2
 8001cb6:	d004      	beq.n	8001cc2 <HCD_RXQLVL_IRQHandler+0x46>
 8001cb8:	697b      	ldr	r3, [r7, #20]
 8001cba:	2b05      	cmp	r3, #5
 8001cbc:	f000 80a9 	beq.w	8001e12 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8001cc0:	e0aa      	b.n	8001e18 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8001cc2:	693b      	ldr	r3, [r7, #16]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	f000 80a6 	beq.w	8001e16 <HCD_RXQLVL_IRQHandler+0x19a>
 8001cca:	687a      	ldr	r2, [r7, #4]
 8001ccc:	69bb      	ldr	r3, [r7, #24]
 8001cce:	212c      	movs	r1, #44	; 0x2c
 8001cd0:	fb01 f303 	mul.w	r3, r1, r3
 8001cd4:	4413      	add	r3, r2
 8001cd6:	3344      	adds	r3, #68	; 0x44
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	f000 809b 	beq.w	8001e16 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8001ce0:	687a      	ldr	r2, [r7, #4]
 8001ce2:	69bb      	ldr	r3, [r7, #24]
 8001ce4:	212c      	movs	r1, #44	; 0x2c
 8001ce6:	fb01 f303 	mul.w	r3, r1, r3
 8001cea:	4413      	add	r3, r2
 8001cec:	3350      	adds	r3, #80	; 0x50
 8001cee:	681a      	ldr	r2, [r3, #0]
 8001cf0:	693b      	ldr	r3, [r7, #16]
 8001cf2:	441a      	add	r2, r3
 8001cf4:	6879      	ldr	r1, [r7, #4]
 8001cf6:	69bb      	ldr	r3, [r7, #24]
 8001cf8:	202c      	movs	r0, #44	; 0x2c
 8001cfa:	fb00 f303 	mul.w	r3, r0, r3
 8001cfe:	440b      	add	r3, r1
 8001d00:	334c      	adds	r3, #76	; 0x4c
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	429a      	cmp	r2, r3
 8001d06:	d87a      	bhi.n	8001dfe <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	6818      	ldr	r0, [r3, #0]
 8001d0c:	687a      	ldr	r2, [r7, #4]
 8001d0e:	69bb      	ldr	r3, [r7, #24]
 8001d10:	212c      	movs	r1, #44	; 0x2c
 8001d12:	fb01 f303 	mul.w	r3, r1, r3
 8001d16:	4413      	add	r3, r2
 8001d18:	3344      	adds	r3, #68	; 0x44
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	693a      	ldr	r2, [r7, #16]
 8001d1e:	b292      	uxth	r2, r2
 8001d20:	4619      	mov	r1, r3
 8001d22:	f001 f92d 	bl	8002f80 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8001d26:	687a      	ldr	r2, [r7, #4]
 8001d28:	69bb      	ldr	r3, [r7, #24]
 8001d2a:	212c      	movs	r1, #44	; 0x2c
 8001d2c:	fb01 f303 	mul.w	r3, r1, r3
 8001d30:	4413      	add	r3, r2
 8001d32:	3344      	adds	r3, #68	; 0x44
 8001d34:	681a      	ldr	r2, [r3, #0]
 8001d36:	693b      	ldr	r3, [r7, #16]
 8001d38:	441a      	add	r2, r3
 8001d3a:	6879      	ldr	r1, [r7, #4]
 8001d3c:	69bb      	ldr	r3, [r7, #24]
 8001d3e:	202c      	movs	r0, #44	; 0x2c
 8001d40:	fb00 f303 	mul.w	r3, r0, r3
 8001d44:	440b      	add	r3, r1
 8001d46:	3344      	adds	r3, #68	; 0x44
 8001d48:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8001d4a:	687a      	ldr	r2, [r7, #4]
 8001d4c:	69bb      	ldr	r3, [r7, #24]
 8001d4e:	212c      	movs	r1, #44	; 0x2c
 8001d50:	fb01 f303 	mul.w	r3, r1, r3
 8001d54:	4413      	add	r3, r2
 8001d56:	3350      	adds	r3, #80	; 0x50
 8001d58:	681a      	ldr	r2, [r3, #0]
 8001d5a:	693b      	ldr	r3, [r7, #16]
 8001d5c:	441a      	add	r2, r3
 8001d5e:	6879      	ldr	r1, [r7, #4]
 8001d60:	69bb      	ldr	r3, [r7, #24]
 8001d62:	202c      	movs	r0, #44	; 0x2c
 8001d64:	fb00 f303 	mul.w	r3, r0, r3
 8001d68:	440b      	add	r3, r1
 8001d6a:	3350      	adds	r3, #80	; 0x50
 8001d6c:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8001d6e:	69bb      	ldr	r3, [r7, #24]
 8001d70:	015a      	lsls	r2, r3, #5
 8001d72:	6a3b      	ldr	r3, [r7, #32]
 8001d74:	4413      	add	r3, r2
 8001d76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d7a:	691b      	ldr	r3, [r3, #16]
 8001d7c:	0cdb      	lsrs	r3, r3, #19
 8001d7e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001d82:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8001d84:	687a      	ldr	r2, [r7, #4]
 8001d86:	69bb      	ldr	r3, [r7, #24]
 8001d88:	212c      	movs	r1, #44	; 0x2c
 8001d8a:	fb01 f303 	mul.w	r3, r1, r3
 8001d8e:	4413      	add	r3, r2
 8001d90:	3340      	adds	r3, #64	; 0x40
 8001d92:	881b      	ldrh	r3, [r3, #0]
 8001d94:	461a      	mov	r2, r3
 8001d96:	693b      	ldr	r3, [r7, #16]
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d13c      	bne.n	8001e16 <HCD_RXQLVL_IRQHandler+0x19a>
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d039      	beq.n	8001e16 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8001da2:	69bb      	ldr	r3, [r7, #24]
 8001da4:	015a      	lsls	r2, r3, #5
 8001da6:	6a3b      	ldr	r3, [r7, #32]
 8001da8:	4413      	add	r3, r2
 8001daa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8001db2:	68bb      	ldr	r3, [r7, #8]
 8001db4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8001db8:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8001dba:	68bb      	ldr	r3, [r7, #8]
 8001dbc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001dc0:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8001dc2:	69bb      	ldr	r3, [r7, #24]
 8001dc4:	015a      	lsls	r2, r3, #5
 8001dc6:	6a3b      	ldr	r3, [r7, #32]
 8001dc8:	4413      	add	r3, r2
 8001dca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001dce:	461a      	mov	r2, r3
 8001dd0:	68bb      	ldr	r3, [r7, #8]
 8001dd2:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8001dd4:	687a      	ldr	r2, [r7, #4]
 8001dd6:	69bb      	ldr	r3, [r7, #24]
 8001dd8:	212c      	movs	r1, #44	; 0x2c
 8001dda:	fb01 f303 	mul.w	r3, r1, r3
 8001dde:	4413      	add	r3, r2
 8001de0:	3354      	adds	r3, #84	; 0x54
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	f083 0301 	eor.w	r3, r3, #1
 8001de8:	b2d8      	uxtb	r0, r3
 8001dea:	687a      	ldr	r2, [r7, #4]
 8001dec:	69bb      	ldr	r3, [r7, #24]
 8001dee:	212c      	movs	r1, #44	; 0x2c
 8001df0:	fb01 f303 	mul.w	r3, r1, r3
 8001df4:	4413      	add	r3, r2
 8001df6:	3354      	adds	r3, #84	; 0x54
 8001df8:	4602      	mov	r2, r0
 8001dfa:	701a      	strb	r2, [r3, #0]
      break;
 8001dfc:	e00b      	b.n	8001e16 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8001dfe:	687a      	ldr	r2, [r7, #4]
 8001e00:	69bb      	ldr	r3, [r7, #24]
 8001e02:	212c      	movs	r1, #44	; 0x2c
 8001e04:	fb01 f303 	mul.w	r3, r1, r3
 8001e08:	4413      	add	r3, r2
 8001e0a:	3360      	adds	r3, #96	; 0x60
 8001e0c:	2204      	movs	r2, #4
 8001e0e:	701a      	strb	r2, [r3, #0]
      break;
 8001e10:	e001      	b.n	8001e16 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8001e12:	bf00      	nop
 8001e14:	e000      	b.n	8001e18 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8001e16:	bf00      	nop
  }
}
 8001e18:	bf00      	nop
 8001e1a:	3728      	adds	r7, #40	; 0x28
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}

08001e20 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b086      	sub	sp, #24
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001e2e:	697b      	ldr	r3, [r7, #20]
 8001e30:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8001e3c:	693b      	ldr	r3, [r7, #16]
 8001e3e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8001e46:	68bb      	ldr	r3, [r7, #8]
 8001e48:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8001e4c:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	f003 0302 	and.w	r3, r3, #2
 8001e54:	2b02      	cmp	r3, #2
 8001e56:	d10b      	bne.n	8001e70 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	f003 0301 	and.w	r3, r3, #1
 8001e5e:	2b01      	cmp	r3, #1
 8001e60:	d102      	bne.n	8001e68 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8001e62:	6878      	ldr	r0, [r7, #4]
 8001e64:	f001 fb8b 	bl	800357e <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8001e68:	68bb      	ldr	r3, [r7, #8]
 8001e6a:	f043 0302 	orr.w	r3, r3, #2
 8001e6e:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	f003 0308 	and.w	r3, r3, #8
 8001e76:	2b08      	cmp	r3, #8
 8001e78:	d132      	bne.n	8001ee0 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8001e7a:	68bb      	ldr	r3, [r7, #8]
 8001e7c:	f043 0308 	orr.w	r3, r3, #8
 8001e80:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	f003 0304 	and.w	r3, r3, #4
 8001e88:	2b04      	cmp	r3, #4
 8001e8a:	d126      	bne.n	8001eda <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	699b      	ldr	r3, [r3, #24]
 8001e90:	2b02      	cmp	r3, #2
 8001e92:	d113      	bne.n	8001ebc <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8001e9a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001e9e:	d106      	bne.n	8001eae <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	2102      	movs	r1, #2
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f001 f8e3 	bl	8003072 <USB_InitFSLSPClkSel>
 8001eac:	e011      	b.n	8001ed2 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	2101      	movs	r1, #1
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f001 f8dc 	bl	8003072 <USB_InitFSLSPClkSel>
 8001eba:	e00a      	b.n	8001ed2 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	68db      	ldr	r3, [r3, #12]
 8001ec0:	2b01      	cmp	r3, #1
 8001ec2:	d106      	bne.n	8001ed2 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8001ec4:	693b      	ldr	r3, [r7, #16]
 8001ec6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001eca:	461a      	mov	r2, r3
 8001ecc:	f64e 2360 	movw	r3, #60000	; 0xea60
 8001ed0:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f001 fb7d 	bl	80035d2 <HAL_HCD_PortEnabled_Callback>
 8001ed8:	e002      	b.n	8001ee0 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8001eda:	6878      	ldr	r0, [r7, #4]
 8001edc:	f001 fb87 	bl	80035ee <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	f003 0320 	and.w	r3, r3, #32
 8001ee6:	2b20      	cmp	r3, #32
 8001ee8:	d103      	bne.n	8001ef2 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8001eea:	68bb      	ldr	r3, [r7, #8]
 8001eec:	f043 0320 	orr.w	r3, r3, #32
 8001ef0:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8001ef8:	461a      	mov	r2, r3
 8001efa:	68bb      	ldr	r3, [r7, #8]
 8001efc:	6013      	str	r3, [r2, #0]
}
 8001efe:	bf00      	nop
 8001f00:	3718      	adds	r7, #24
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
	...

08001f08 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b084      	sub	sp, #16
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d101      	bne.n	8001f1a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001f16:	2301      	movs	r3, #1
 8001f18:	e12b      	b.n	8002172 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f20:	b2db      	uxtb	r3, r3
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d106      	bne.n	8001f34 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2200      	movs	r2, #0
 8001f2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001f2e:	6878      	ldr	r0, [r7, #4]
 8001f30:	f7fe f9f0 	bl	8000314 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2224      	movs	r2, #36	; 0x24
 8001f38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f022 0201 	bic.w	r2, r2, #1
 8001f4a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001f5a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	681a      	ldr	r2, [r3, #0]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001f6a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001f6c:	f000 ff6e 	bl	8002e4c <HAL_RCC_GetPCLK1Freq>
 8001f70:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	4a81      	ldr	r2, [pc, #516]	; (800217c <HAL_I2C_Init+0x274>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d807      	bhi.n	8001f8c <HAL_I2C_Init+0x84>
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	4a80      	ldr	r2, [pc, #512]	; (8002180 <HAL_I2C_Init+0x278>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	bf94      	ite	ls
 8001f84:	2301      	movls	r3, #1
 8001f86:	2300      	movhi	r3, #0
 8001f88:	b2db      	uxtb	r3, r3
 8001f8a:	e006      	b.n	8001f9a <HAL_I2C_Init+0x92>
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	4a7d      	ldr	r2, [pc, #500]	; (8002184 <HAL_I2C_Init+0x27c>)
 8001f90:	4293      	cmp	r3, r2
 8001f92:	bf94      	ite	ls
 8001f94:	2301      	movls	r3, #1
 8001f96:	2300      	movhi	r3, #0
 8001f98:	b2db      	uxtb	r3, r3
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d001      	beq.n	8001fa2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	e0e7      	b.n	8002172 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	4a78      	ldr	r2, [pc, #480]	; (8002188 <HAL_I2C_Init+0x280>)
 8001fa6:	fba2 2303 	umull	r2, r3, r2, r3
 8001faa:	0c9b      	lsrs	r3, r3, #18
 8001fac:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	68ba      	ldr	r2, [r7, #8]
 8001fbe:	430a      	orrs	r2, r1
 8001fc0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	6a1b      	ldr	r3, [r3, #32]
 8001fc8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	4a6a      	ldr	r2, [pc, #424]	; (800217c <HAL_I2C_Init+0x274>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d802      	bhi.n	8001fdc <HAL_I2C_Init+0xd4>
 8001fd6:	68bb      	ldr	r3, [r7, #8]
 8001fd8:	3301      	adds	r3, #1
 8001fda:	e009      	b.n	8001ff0 <HAL_I2C_Init+0xe8>
 8001fdc:	68bb      	ldr	r3, [r7, #8]
 8001fde:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001fe2:	fb02 f303 	mul.w	r3, r2, r3
 8001fe6:	4a69      	ldr	r2, [pc, #420]	; (800218c <HAL_I2C_Init+0x284>)
 8001fe8:	fba2 2303 	umull	r2, r3, r2, r3
 8001fec:	099b      	lsrs	r3, r3, #6
 8001fee:	3301      	adds	r3, #1
 8001ff0:	687a      	ldr	r2, [r7, #4]
 8001ff2:	6812      	ldr	r2, [r2, #0]
 8001ff4:	430b      	orrs	r3, r1
 8001ff6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	69db      	ldr	r3, [r3, #28]
 8001ffe:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002002:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	495c      	ldr	r1, [pc, #368]	; (800217c <HAL_I2C_Init+0x274>)
 800200c:	428b      	cmp	r3, r1
 800200e:	d819      	bhi.n	8002044 <HAL_I2C_Init+0x13c>
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	1e59      	subs	r1, r3, #1
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	005b      	lsls	r3, r3, #1
 800201a:	fbb1 f3f3 	udiv	r3, r1, r3
 800201e:	1c59      	adds	r1, r3, #1
 8002020:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002024:	400b      	ands	r3, r1
 8002026:	2b00      	cmp	r3, #0
 8002028:	d00a      	beq.n	8002040 <HAL_I2C_Init+0x138>
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	1e59      	subs	r1, r3, #1
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	005b      	lsls	r3, r3, #1
 8002034:	fbb1 f3f3 	udiv	r3, r1, r3
 8002038:	3301      	adds	r3, #1
 800203a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800203e:	e051      	b.n	80020e4 <HAL_I2C_Init+0x1dc>
 8002040:	2304      	movs	r3, #4
 8002042:	e04f      	b.n	80020e4 <HAL_I2C_Init+0x1dc>
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	689b      	ldr	r3, [r3, #8]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d111      	bne.n	8002070 <HAL_I2C_Init+0x168>
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	1e58      	subs	r0, r3, #1
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6859      	ldr	r1, [r3, #4]
 8002054:	460b      	mov	r3, r1
 8002056:	005b      	lsls	r3, r3, #1
 8002058:	440b      	add	r3, r1
 800205a:	fbb0 f3f3 	udiv	r3, r0, r3
 800205e:	3301      	adds	r3, #1
 8002060:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002064:	2b00      	cmp	r3, #0
 8002066:	bf0c      	ite	eq
 8002068:	2301      	moveq	r3, #1
 800206a:	2300      	movne	r3, #0
 800206c:	b2db      	uxtb	r3, r3
 800206e:	e012      	b.n	8002096 <HAL_I2C_Init+0x18e>
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	1e58      	subs	r0, r3, #1
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6859      	ldr	r1, [r3, #4]
 8002078:	460b      	mov	r3, r1
 800207a:	009b      	lsls	r3, r3, #2
 800207c:	440b      	add	r3, r1
 800207e:	0099      	lsls	r1, r3, #2
 8002080:	440b      	add	r3, r1
 8002082:	fbb0 f3f3 	udiv	r3, r0, r3
 8002086:	3301      	adds	r3, #1
 8002088:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800208c:	2b00      	cmp	r3, #0
 800208e:	bf0c      	ite	eq
 8002090:	2301      	moveq	r3, #1
 8002092:	2300      	movne	r3, #0
 8002094:	b2db      	uxtb	r3, r3
 8002096:	2b00      	cmp	r3, #0
 8002098:	d001      	beq.n	800209e <HAL_I2C_Init+0x196>
 800209a:	2301      	movs	r3, #1
 800209c:	e022      	b.n	80020e4 <HAL_I2C_Init+0x1dc>
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	689b      	ldr	r3, [r3, #8]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d10e      	bne.n	80020c4 <HAL_I2C_Init+0x1bc>
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	1e58      	subs	r0, r3, #1
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6859      	ldr	r1, [r3, #4]
 80020ae:	460b      	mov	r3, r1
 80020b0:	005b      	lsls	r3, r3, #1
 80020b2:	440b      	add	r3, r1
 80020b4:	fbb0 f3f3 	udiv	r3, r0, r3
 80020b8:	3301      	adds	r3, #1
 80020ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80020c2:	e00f      	b.n	80020e4 <HAL_I2C_Init+0x1dc>
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	1e58      	subs	r0, r3, #1
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6859      	ldr	r1, [r3, #4]
 80020cc:	460b      	mov	r3, r1
 80020ce:	009b      	lsls	r3, r3, #2
 80020d0:	440b      	add	r3, r1
 80020d2:	0099      	lsls	r1, r3, #2
 80020d4:	440b      	add	r3, r1
 80020d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80020da:	3301      	adds	r3, #1
 80020dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020e0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80020e4:	6879      	ldr	r1, [r7, #4]
 80020e6:	6809      	ldr	r1, [r1, #0]
 80020e8:	4313      	orrs	r3, r2
 80020ea:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	69da      	ldr	r2, [r3, #28]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6a1b      	ldr	r3, [r3, #32]
 80020fe:	431a      	orrs	r2, r3
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	430a      	orrs	r2, r1
 8002106:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	689b      	ldr	r3, [r3, #8]
 800210e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002112:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002116:	687a      	ldr	r2, [r7, #4]
 8002118:	6911      	ldr	r1, [r2, #16]
 800211a:	687a      	ldr	r2, [r7, #4]
 800211c:	68d2      	ldr	r2, [r2, #12]
 800211e:	4311      	orrs	r1, r2
 8002120:	687a      	ldr	r2, [r7, #4]
 8002122:	6812      	ldr	r2, [r2, #0]
 8002124:	430b      	orrs	r3, r1
 8002126:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	68db      	ldr	r3, [r3, #12]
 800212e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	695a      	ldr	r2, [r3, #20]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	699b      	ldr	r3, [r3, #24]
 800213a:	431a      	orrs	r2, r3
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	430a      	orrs	r2, r1
 8002142:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	681a      	ldr	r2, [r3, #0]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f042 0201 	orr.w	r2, r2, #1
 8002152:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2200      	movs	r2, #0
 8002158:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2220      	movs	r2, #32
 800215e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2200      	movs	r2, #0
 8002166:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2200      	movs	r2, #0
 800216c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002170:	2300      	movs	r3, #0
}
 8002172:	4618      	mov	r0, r3
 8002174:	3710      	adds	r7, #16
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	000186a0 	.word	0x000186a0
 8002180:	001e847f 	.word	0x001e847f
 8002184:	003d08ff 	.word	0x003d08ff
 8002188:	431bde83 	.word	0x431bde83
 800218c:	10624dd3 	.word	0x10624dd3

08002190 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b088      	sub	sp, #32
 8002194:	af02      	add	r7, sp, #8
 8002196:	60f8      	str	r0, [r7, #12]
 8002198:	607a      	str	r2, [r7, #4]
 800219a:	461a      	mov	r2, r3
 800219c:	460b      	mov	r3, r1
 800219e:	817b      	strh	r3, [r7, #10]
 80021a0:	4613      	mov	r3, r2
 80021a2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80021a4:	f7fe fad2 	bl	800074c <HAL_GetTick>
 80021a8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	2b20      	cmp	r3, #32
 80021b4:	f040 80e0 	bne.w	8002378 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	9300      	str	r3, [sp, #0]
 80021bc:	2319      	movs	r3, #25
 80021be:	2201      	movs	r2, #1
 80021c0:	4970      	ldr	r1, [pc, #448]	; (8002384 <HAL_I2C_Master_Transmit+0x1f4>)
 80021c2:	68f8      	ldr	r0, [r7, #12]
 80021c4:	f000 fc58 	bl	8002a78 <I2C_WaitOnFlagUntilTimeout>
 80021c8:	4603      	mov	r3, r0
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d001      	beq.n	80021d2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80021ce:	2302      	movs	r3, #2
 80021d0:	e0d3      	b.n	800237a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021d8:	2b01      	cmp	r3, #1
 80021da:	d101      	bne.n	80021e0 <HAL_I2C_Master_Transmit+0x50>
 80021dc:	2302      	movs	r3, #2
 80021de:	e0cc      	b.n	800237a <HAL_I2C_Master_Transmit+0x1ea>
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	2201      	movs	r2, #1
 80021e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f003 0301 	and.w	r3, r3, #1
 80021f2:	2b01      	cmp	r3, #1
 80021f4:	d007      	beq.n	8002206 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	681a      	ldr	r2, [r3, #0]
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f042 0201 	orr.w	r2, r2, #1
 8002204:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	681a      	ldr	r2, [r3, #0]
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002214:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	2221      	movs	r2, #33	; 0x21
 800221a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	2210      	movs	r2, #16
 8002222:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	2200      	movs	r2, #0
 800222a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	687a      	ldr	r2, [r7, #4]
 8002230:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	893a      	ldrh	r2, [r7, #8]
 8002236:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800223c:	b29a      	uxth	r2, r3
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	4a50      	ldr	r2, [pc, #320]	; (8002388 <HAL_I2C_Master_Transmit+0x1f8>)
 8002246:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002248:	8979      	ldrh	r1, [r7, #10]
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	6a3a      	ldr	r2, [r7, #32]
 800224e:	68f8      	ldr	r0, [r7, #12]
 8002250:	f000 fac2 	bl	80027d8 <I2C_MasterRequestWrite>
 8002254:	4603      	mov	r3, r0
 8002256:	2b00      	cmp	r3, #0
 8002258:	d001      	beq.n	800225e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800225a:	2301      	movs	r3, #1
 800225c:	e08d      	b.n	800237a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800225e:	2300      	movs	r3, #0
 8002260:	613b      	str	r3, [r7, #16]
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	695b      	ldr	r3, [r3, #20]
 8002268:	613b      	str	r3, [r7, #16]
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	699b      	ldr	r3, [r3, #24]
 8002270:	613b      	str	r3, [r7, #16]
 8002272:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002274:	e066      	b.n	8002344 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002276:	697a      	ldr	r2, [r7, #20]
 8002278:	6a39      	ldr	r1, [r7, #32]
 800227a:	68f8      	ldr	r0, [r7, #12]
 800227c:	f000 fcd2 	bl	8002c24 <I2C_WaitOnTXEFlagUntilTimeout>
 8002280:	4603      	mov	r3, r0
 8002282:	2b00      	cmp	r3, #0
 8002284:	d00d      	beq.n	80022a2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800228a:	2b04      	cmp	r3, #4
 800228c:	d107      	bne.n	800229e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	681a      	ldr	r2, [r3, #0]
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800229c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800229e:	2301      	movs	r3, #1
 80022a0:	e06b      	b.n	800237a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022a6:	781a      	ldrb	r2, [r3, #0]
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022b2:	1c5a      	adds	r2, r3, #1
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022bc:	b29b      	uxth	r3, r3
 80022be:	3b01      	subs	r3, #1
 80022c0:	b29a      	uxth	r2, r3
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022ca:	3b01      	subs	r3, #1
 80022cc:	b29a      	uxth	r2, r3
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	695b      	ldr	r3, [r3, #20]
 80022d8:	f003 0304 	and.w	r3, r3, #4
 80022dc:	2b04      	cmp	r3, #4
 80022de:	d11b      	bne.n	8002318 <HAL_I2C_Master_Transmit+0x188>
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d017      	beq.n	8002318 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022ec:	781a      	ldrb	r2, [r3, #0]
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022f8:	1c5a      	adds	r2, r3, #1
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002302:	b29b      	uxth	r3, r3
 8002304:	3b01      	subs	r3, #1
 8002306:	b29a      	uxth	r2, r3
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002310:	3b01      	subs	r3, #1
 8002312:	b29a      	uxth	r2, r3
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002318:	697a      	ldr	r2, [r7, #20]
 800231a:	6a39      	ldr	r1, [r7, #32]
 800231c:	68f8      	ldr	r0, [r7, #12]
 800231e:	f000 fcc2 	bl	8002ca6 <I2C_WaitOnBTFFlagUntilTimeout>
 8002322:	4603      	mov	r3, r0
 8002324:	2b00      	cmp	r3, #0
 8002326:	d00d      	beq.n	8002344 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800232c:	2b04      	cmp	r3, #4
 800232e:	d107      	bne.n	8002340 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	681a      	ldr	r2, [r3, #0]
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800233e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002340:	2301      	movs	r3, #1
 8002342:	e01a      	b.n	800237a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002348:	2b00      	cmp	r3, #0
 800234a:	d194      	bne.n	8002276 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	681a      	ldr	r2, [r3, #0]
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800235a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	2220      	movs	r2, #32
 8002360:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	2200      	movs	r2, #0
 8002368:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	2200      	movs	r2, #0
 8002370:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002374:	2300      	movs	r3, #0
 8002376:	e000      	b.n	800237a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002378:	2302      	movs	r3, #2
  }
}
 800237a:	4618      	mov	r0, r3
 800237c:	3718      	adds	r7, #24
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop
 8002384:	00100002 	.word	0x00100002
 8002388:	ffff0000 	.word	0xffff0000

0800238c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b08c      	sub	sp, #48	; 0x30
 8002390:	af02      	add	r7, sp, #8
 8002392:	60f8      	str	r0, [r7, #12]
 8002394:	607a      	str	r2, [r7, #4]
 8002396:	461a      	mov	r2, r3
 8002398:	460b      	mov	r3, r1
 800239a:	817b      	strh	r3, [r7, #10]
 800239c:	4613      	mov	r3, r2
 800239e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80023a0:	f7fe f9d4 	bl	800074c <HAL_GetTick>
 80023a4:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023ac:	b2db      	uxtb	r3, r3
 80023ae:	2b20      	cmp	r3, #32
 80023b0:	f040 820b 	bne.w	80027ca <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80023b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023b6:	9300      	str	r3, [sp, #0]
 80023b8:	2319      	movs	r3, #25
 80023ba:	2201      	movs	r2, #1
 80023bc:	497c      	ldr	r1, [pc, #496]	; (80025b0 <HAL_I2C_Master_Receive+0x224>)
 80023be:	68f8      	ldr	r0, [r7, #12]
 80023c0:	f000 fb5a 	bl	8002a78 <I2C_WaitOnFlagUntilTimeout>
 80023c4:	4603      	mov	r3, r0
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d001      	beq.n	80023ce <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80023ca:	2302      	movs	r3, #2
 80023cc:	e1fe      	b.n	80027cc <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80023d4:	2b01      	cmp	r3, #1
 80023d6:	d101      	bne.n	80023dc <HAL_I2C_Master_Receive+0x50>
 80023d8:	2302      	movs	r3, #2
 80023da:	e1f7      	b.n	80027cc <HAL_I2C_Master_Receive+0x440>
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	2201      	movs	r2, #1
 80023e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f003 0301 	and.w	r3, r3, #1
 80023ee:	2b01      	cmp	r3, #1
 80023f0:	d007      	beq.n	8002402 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	681a      	ldr	r2, [r3, #0]
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f042 0201 	orr.w	r2, r2, #1
 8002400:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	681a      	ldr	r2, [r3, #0]
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002410:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	2222      	movs	r2, #34	; 0x22
 8002416:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	2210      	movs	r2, #16
 800241e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	2200      	movs	r2, #0
 8002426:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	687a      	ldr	r2, [r7, #4]
 800242c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	893a      	ldrh	r2, [r7, #8]
 8002432:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002438:	b29a      	uxth	r2, r3
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	4a5c      	ldr	r2, [pc, #368]	; (80025b4 <HAL_I2C_Master_Receive+0x228>)
 8002442:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002444:	8979      	ldrh	r1, [r7, #10]
 8002446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002448:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800244a:	68f8      	ldr	r0, [r7, #12]
 800244c:	f000 fa46 	bl	80028dc <I2C_MasterRequestRead>
 8002450:	4603      	mov	r3, r0
 8002452:	2b00      	cmp	r3, #0
 8002454:	d001      	beq.n	800245a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8002456:	2301      	movs	r3, #1
 8002458:	e1b8      	b.n	80027cc <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800245e:	2b00      	cmp	r3, #0
 8002460:	d113      	bne.n	800248a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002462:	2300      	movs	r3, #0
 8002464:	623b      	str	r3, [r7, #32]
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	695b      	ldr	r3, [r3, #20]
 800246c:	623b      	str	r3, [r7, #32]
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	699b      	ldr	r3, [r3, #24]
 8002474:	623b      	str	r3, [r7, #32]
 8002476:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	681a      	ldr	r2, [r3, #0]
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002486:	601a      	str	r2, [r3, #0]
 8002488:	e18c      	b.n	80027a4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800248e:	2b01      	cmp	r3, #1
 8002490:	d11b      	bne.n	80024ca <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	681a      	ldr	r2, [r3, #0]
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80024a0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80024a2:	2300      	movs	r3, #0
 80024a4:	61fb      	str	r3, [r7, #28]
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	695b      	ldr	r3, [r3, #20]
 80024ac:	61fb      	str	r3, [r7, #28]
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	699b      	ldr	r3, [r3, #24]
 80024b4:	61fb      	str	r3, [r7, #28]
 80024b6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	681a      	ldr	r2, [r3, #0]
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80024c6:	601a      	str	r2, [r3, #0]
 80024c8:	e16c      	b.n	80027a4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024ce:	2b02      	cmp	r3, #2
 80024d0:	d11b      	bne.n	800250a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	681a      	ldr	r2, [r3, #0]
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80024e0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	681a      	ldr	r2, [r3, #0]
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80024f0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80024f2:	2300      	movs	r3, #0
 80024f4:	61bb      	str	r3, [r7, #24]
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	695b      	ldr	r3, [r3, #20]
 80024fc:	61bb      	str	r3, [r7, #24]
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	699b      	ldr	r3, [r3, #24]
 8002504:	61bb      	str	r3, [r7, #24]
 8002506:	69bb      	ldr	r3, [r7, #24]
 8002508:	e14c      	b.n	80027a4 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002518:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800251a:	2300      	movs	r3, #0
 800251c:	617b      	str	r3, [r7, #20]
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	695b      	ldr	r3, [r3, #20]
 8002524:	617b      	str	r3, [r7, #20]
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	699b      	ldr	r3, [r3, #24]
 800252c:	617b      	str	r3, [r7, #20]
 800252e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002530:	e138      	b.n	80027a4 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002536:	2b03      	cmp	r3, #3
 8002538:	f200 80f1 	bhi.w	800271e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002540:	2b01      	cmp	r3, #1
 8002542:	d123      	bne.n	800258c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002544:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002546:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002548:	68f8      	ldr	r0, [r7, #12]
 800254a:	f000 fbed 	bl	8002d28 <I2C_WaitOnRXNEFlagUntilTimeout>
 800254e:	4603      	mov	r3, r0
 8002550:	2b00      	cmp	r3, #0
 8002552:	d001      	beq.n	8002558 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002554:	2301      	movs	r3, #1
 8002556:	e139      	b.n	80027cc <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	691a      	ldr	r2, [r3, #16]
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002562:	b2d2      	uxtb	r2, r2
 8002564:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800256a:	1c5a      	adds	r2, r3, #1
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002574:	3b01      	subs	r3, #1
 8002576:	b29a      	uxth	r2, r3
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002580:	b29b      	uxth	r3, r3
 8002582:	3b01      	subs	r3, #1
 8002584:	b29a      	uxth	r2, r3
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	855a      	strh	r2, [r3, #42]	; 0x2a
 800258a:	e10b      	b.n	80027a4 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002590:	2b02      	cmp	r3, #2
 8002592:	d14e      	bne.n	8002632 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002596:	9300      	str	r3, [sp, #0]
 8002598:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800259a:	2200      	movs	r2, #0
 800259c:	4906      	ldr	r1, [pc, #24]	; (80025b8 <HAL_I2C_Master_Receive+0x22c>)
 800259e:	68f8      	ldr	r0, [r7, #12]
 80025a0:	f000 fa6a 	bl	8002a78 <I2C_WaitOnFlagUntilTimeout>
 80025a4:	4603      	mov	r3, r0
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d008      	beq.n	80025bc <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80025aa:	2301      	movs	r3, #1
 80025ac:	e10e      	b.n	80027cc <HAL_I2C_Master_Receive+0x440>
 80025ae:	bf00      	nop
 80025b0:	00100002 	.word	0x00100002
 80025b4:	ffff0000 	.word	0xffff0000
 80025b8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	681a      	ldr	r2, [r3, #0]
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80025ca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	691a      	ldr	r2, [r3, #16]
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025d6:	b2d2      	uxtb	r2, r2
 80025d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025de:	1c5a      	adds	r2, r3, #1
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025e8:	3b01      	subs	r3, #1
 80025ea:	b29a      	uxth	r2, r3
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025f4:	b29b      	uxth	r3, r3
 80025f6:	3b01      	subs	r3, #1
 80025f8:	b29a      	uxth	r2, r3
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	691a      	ldr	r2, [r3, #16]
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002608:	b2d2      	uxtb	r2, r2
 800260a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002610:	1c5a      	adds	r2, r3, #1
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800261a:	3b01      	subs	r3, #1
 800261c:	b29a      	uxth	r2, r3
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002626:	b29b      	uxth	r3, r3
 8002628:	3b01      	subs	r3, #1
 800262a:	b29a      	uxth	r2, r3
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002630:	e0b8      	b.n	80027a4 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002634:	9300      	str	r3, [sp, #0]
 8002636:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002638:	2200      	movs	r2, #0
 800263a:	4966      	ldr	r1, [pc, #408]	; (80027d4 <HAL_I2C_Master_Receive+0x448>)
 800263c:	68f8      	ldr	r0, [r7, #12]
 800263e:	f000 fa1b 	bl	8002a78 <I2C_WaitOnFlagUntilTimeout>
 8002642:	4603      	mov	r3, r0
 8002644:	2b00      	cmp	r3, #0
 8002646:	d001      	beq.n	800264c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8002648:	2301      	movs	r3, #1
 800264a:	e0bf      	b.n	80027cc <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	681a      	ldr	r2, [r3, #0]
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800265a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	691a      	ldr	r2, [r3, #16]
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002666:	b2d2      	uxtb	r2, r2
 8002668:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800266e:	1c5a      	adds	r2, r3, #1
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002678:	3b01      	subs	r3, #1
 800267a:	b29a      	uxth	r2, r3
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002684:	b29b      	uxth	r3, r3
 8002686:	3b01      	subs	r3, #1
 8002688:	b29a      	uxth	r2, r3
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800268e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002690:	9300      	str	r3, [sp, #0]
 8002692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002694:	2200      	movs	r2, #0
 8002696:	494f      	ldr	r1, [pc, #316]	; (80027d4 <HAL_I2C_Master_Receive+0x448>)
 8002698:	68f8      	ldr	r0, [r7, #12]
 800269a:	f000 f9ed 	bl	8002a78 <I2C_WaitOnFlagUntilTimeout>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d001      	beq.n	80026a8 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80026a4:	2301      	movs	r3, #1
 80026a6:	e091      	b.n	80027cc <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	681a      	ldr	r2, [r3, #0]
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80026b6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	691a      	ldr	r2, [r3, #16]
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026c2:	b2d2      	uxtb	r2, r2
 80026c4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ca:	1c5a      	adds	r2, r3, #1
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026d4:	3b01      	subs	r3, #1
 80026d6:	b29a      	uxth	r2, r3
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026e0:	b29b      	uxth	r3, r3
 80026e2:	3b01      	subs	r3, #1
 80026e4:	b29a      	uxth	r2, r3
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	691a      	ldr	r2, [r3, #16]
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026f4:	b2d2      	uxtb	r2, r2
 80026f6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026fc:	1c5a      	adds	r2, r3, #1
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002706:	3b01      	subs	r3, #1
 8002708:	b29a      	uxth	r2, r3
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002712:	b29b      	uxth	r3, r3
 8002714:	3b01      	subs	r3, #1
 8002716:	b29a      	uxth	r2, r3
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800271c:	e042      	b.n	80027a4 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800271e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002720:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002722:	68f8      	ldr	r0, [r7, #12]
 8002724:	f000 fb00 	bl	8002d28 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d001      	beq.n	8002732 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	e04c      	b.n	80027cc <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	691a      	ldr	r2, [r3, #16]
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800273c:	b2d2      	uxtb	r2, r2
 800273e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002744:	1c5a      	adds	r2, r3, #1
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800274e:	3b01      	subs	r3, #1
 8002750:	b29a      	uxth	r2, r3
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800275a:	b29b      	uxth	r3, r3
 800275c:	3b01      	subs	r3, #1
 800275e:	b29a      	uxth	r2, r3
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	695b      	ldr	r3, [r3, #20]
 800276a:	f003 0304 	and.w	r3, r3, #4
 800276e:	2b04      	cmp	r3, #4
 8002770:	d118      	bne.n	80027a4 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	691a      	ldr	r2, [r3, #16]
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800277c:	b2d2      	uxtb	r2, r2
 800277e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002784:	1c5a      	adds	r2, r3, #1
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800278e:	3b01      	subs	r3, #1
 8002790:	b29a      	uxth	r2, r3
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800279a:	b29b      	uxth	r3, r3
 800279c:	3b01      	subs	r3, #1
 800279e:	b29a      	uxth	r2, r3
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	f47f aec2 	bne.w	8002532 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	2220      	movs	r2, #32
 80027b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	2200      	movs	r2, #0
 80027ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	2200      	movs	r2, #0
 80027c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80027c6:	2300      	movs	r3, #0
 80027c8:	e000      	b.n	80027cc <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 80027ca:	2302      	movs	r3, #2
  }
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	3728      	adds	r7, #40	; 0x28
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}
 80027d4:	00010004 	.word	0x00010004

080027d8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b088      	sub	sp, #32
 80027dc:	af02      	add	r7, sp, #8
 80027de:	60f8      	str	r0, [r7, #12]
 80027e0:	607a      	str	r2, [r7, #4]
 80027e2:	603b      	str	r3, [r7, #0]
 80027e4:	460b      	mov	r3, r1
 80027e6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027ec:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80027ee:	697b      	ldr	r3, [r7, #20]
 80027f0:	2b08      	cmp	r3, #8
 80027f2:	d006      	beq.n	8002802 <I2C_MasterRequestWrite+0x2a>
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	2b01      	cmp	r3, #1
 80027f8:	d003      	beq.n	8002802 <I2C_MasterRequestWrite+0x2a>
 80027fa:	697b      	ldr	r3, [r7, #20]
 80027fc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002800:	d108      	bne.n	8002814 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	681a      	ldr	r2, [r3, #0]
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002810:	601a      	str	r2, [r3, #0]
 8002812:	e00b      	b.n	800282c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002818:	2b12      	cmp	r3, #18
 800281a:	d107      	bne.n	800282c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	681a      	ldr	r2, [r3, #0]
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800282a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	9300      	str	r3, [sp, #0]
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2200      	movs	r2, #0
 8002834:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002838:	68f8      	ldr	r0, [r7, #12]
 800283a:	f000 f91d 	bl	8002a78 <I2C_WaitOnFlagUntilTimeout>
 800283e:	4603      	mov	r3, r0
 8002840:	2b00      	cmp	r3, #0
 8002842:	d00d      	beq.n	8002860 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800284e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002852:	d103      	bne.n	800285c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	f44f 7200 	mov.w	r2, #512	; 0x200
 800285a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800285c:	2303      	movs	r3, #3
 800285e:	e035      	b.n	80028cc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	691b      	ldr	r3, [r3, #16]
 8002864:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002868:	d108      	bne.n	800287c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800286a:	897b      	ldrh	r3, [r7, #10]
 800286c:	b2db      	uxtb	r3, r3
 800286e:	461a      	mov	r2, r3
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002878:	611a      	str	r2, [r3, #16]
 800287a:	e01b      	b.n	80028b4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800287c:	897b      	ldrh	r3, [r7, #10]
 800287e:	11db      	asrs	r3, r3, #7
 8002880:	b2db      	uxtb	r3, r3
 8002882:	f003 0306 	and.w	r3, r3, #6
 8002886:	b2db      	uxtb	r3, r3
 8002888:	f063 030f 	orn	r3, r3, #15
 800288c:	b2da      	uxtb	r2, r3
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	687a      	ldr	r2, [r7, #4]
 8002898:	490e      	ldr	r1, [pc, #56]	; (80028d4 <I2C_MasterRequestWrite+0xfc>)
 800289a:	68f8      	ldr	r0, [r7, #12]
 800289c:	f000 f943 	bl	8002b26 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80028a0:	4603      	mov	r3, r0
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d001      	beq.n	80028aa <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80028a6:	2301      	movs	r3, #1
 80028a8:	e010      	b.n	80028cc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80028aa:	897b      	ldrh	r3, [r7, #10]
 80028ac:	b2da      	uxtb	r2, r3
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	687a      	ldr	r2, [r7, #4]
 80028b8:	4907      	ldr	r1, [pc, #28]	; (80028d8 <I2C_MasterRequestWrite+0x100>)
 80028ba:	68f8      	ldr	r0, [r7, #12]
 80028bc:	f000 f933 	bl	8002b26 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80028c0:	4603      	mov	r3, r0
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d001      	beq.n	80028ca <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80028c6:	2301      	movs	r3, #1
 80028c8:	e000      	b.n	80028cc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80028ca:	2300      	movs	r3, #0
}
 80028cc:	4618      	mov	r0, r3
 80028ce:	3718      	adds	r7, #24
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}
 80028d4:	00010008 	.word	0x00010008
 80028d8:	00010002 	.word	0x00010002

080028dc <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b088      	sub	sp, #32
 80028e0:	af02      	add	r7, sp, #8
 80028e2:	60f8      	str	r0, [r7, #12]
 80028e4:	607a      	str	r2, [r7, #4]
 80028e6:	603b      	str	r3, [r7, #0]
 80028e8:	460b      	mov	r3, r1
 80028ea:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028f0:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002900:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002902:	697b      	ldr	r3, [r7, #20]
 8002904:	2b08      	cmp	r3, #8
 8002906:	d006      	beq.n	8002916 <I2C_MasterRequestRead+0x3a>
 8002908:	697b      	ldr	r3, [r7, #20]
 800290a:	2b01      	cmp	r3, #1
 800290c:	d003      	beq.n	8002916 <I2C_MasterRequestRead+0x3a>
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002914:	d108      	bne.n	8002928 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002924:	601a      	str	r2, [r3, #0]
 8002926:	e00b      	b.n	8002940 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800292c:	2b11      	cmp	r3, #17
 800292e:	d107      	bne.n	8002940 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	681a      	ldr	r2, [r3, #0]
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800293e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	9300      	str	r3, [sp, #0]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2200      	movs	r2, #0
 8002948:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800294c:	68f8      	ldr	r0, [r7, #12]
 800294e:	f000 f893 	bl	8002a78 <I2C_WaitOnFlagUntilTimeout>
 8002952:	4603      	mov	r3, r0
 8002954:	2b00      	cmp	r3, #0
 8002956:	d00d      	beq.n	8002974 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002962:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002966:	d103      	bne.n	8002970 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800296e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002970:	2303      	movs	r3, #3
 8002972:	e079      	b.n	8002a68 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	691b      	ldr	r3, [r3, #16]
 8002978:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800297c:	d108      	bne.n	8002990 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800297e:	897b      	ldrh	r3, [r7, #10]
 8002980:	b2db      	uxtb	r3, r3
 8002982:	f043 0301 	orr.w	r3, r3, #1
 8002986:	b2da      	uxtb	r2, r3
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	611a      	str	r2, [r3, #16]
 800298e:	e05f      	b.n	8002a50 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002990:	897b      	ldrh	r3, [r7, #10]
 8002992:	11db      	asrs	r3, r3, #7
 8002994:	b2db      	uxtb	r3, r3
 8002996:	f003 0306 	and.w	r3, r3, #6
 800299a:	b2db      	uxtb	r3, r3
 800299c:	f063 030f 	orn	r3, r3, #15
 80029a0:	b2da      	uxtb	r2, r3
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	687a      	ldr	r2, [r7, #4]
 80029ac:	4930      	ldr	r1, [pc, #192]	; (8002a70 <I2C_MasterRequestRead+0x194>)
 80029ae:	68f8      	ldr	r0, [r7, #12]
 80029b0:	f000 f8b9 	bl	8002b26 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80029b4:	4603      	mov	r3, r0
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d001      	beq.n	80029be <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80029ba:	2301      	movs	r3, #1
 80029bc:	e054      	b.n	8002a68 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80029be:	897b      	ldrh	r3, [r7, #10]
 80029c0:	b2da      	uxtb	r2, r3
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	687a      	ldr	r2, [r7, #4]
 80029cc:	4929      	ldr	r1, [pc, #164]	; (8002a74 <I2C_MasterRequestRead+0x198>)
 80029ce:	68f8      	ldr	r0, [r7, #12]
 80029d0:	f000 f8a9 	bl	8002b26 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80029d4:	4603      	mov	r3, r0
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d001      	beq.n	80029de <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80029da:	2301      	movs	r3, #1
 80029dc:	e044      	b.n	8002a68 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80029de:	2300      	movs	r3, #0
 80029e0:	613b      	str	r3, [r7, #16]
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	695b      	ldr	r3, [r3, #20]
 80029e8:	613b      	str	r3, [r7, #16]
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	699b      	ldr	r3, [r3, #24]
 80029f0:	613b      	str	r3, [r7, #16]
 80029f2:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	681a      	ldr	r2, [r3, #0]
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a02:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	9300      	str	r3, [sp, #0]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002a10:	68f8      	ldr	r0, [r7, #12]
 8002a12:	f000 f831 	bl	8002a78 <I2C_WaitOnFlagUntilTimeout>
 8002a16:	4603      	mov	r3, r0
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d00d      	beq.n	8002a38 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a26:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a2a:	d103      	bne.n	8002a34 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a32:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8002a34:	2303      	movs	r3, #3
 8002a36:	e017      	b.n	8002a68 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002a38:	897b      	ldrh	r3, [r7, #10]
 8002a3a:	11db      	asrs	r3, r3, #7
 8002a3c:	b2db      	uxtb	r3, r3
 8002a3e:	f003 0306 	and.w	r3, r3, #6
 8002a42:	b2db      	uxtb	r3, r3
 8002a44:	f063 030e 	orn	r3, r3, #14
 8002a48:	b2da      	uxtb	r2, r3
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	687a      	ldr	r2, [r7, #4]
 8002a54:	4907      	ldr	r1, [pc, #28]	; (8002a74 <I2C_MasterRequestRead+0x198>)
 8002a56:	68f8      	ldr	r0, [r7, #12]
 8002a58:	f000 f865 	bl	8002b26 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d001      	beq.n	8002a66 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	e000      	b.n	8002a68 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8002a66:	2300      	movs	r3, #0
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	3718      	adds	r7, #24
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}
 8002a70:	00010008 	.word	0x00010008
 8002a74:	00010002 	.word	0x00010002

08002a78 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b084      	sub	sp, #16
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	60f8      	str	r0, [r7, #12]
 8002a80:	60b9      	str	r1, [r7, #8]
 8002a82:	603b      	str	r3, [r7, #0]
 8002a84:	4613      	mov	r3, r2
 8002a86:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a88:	e025      	b.n	8002ad6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a90:	d021      	beq.n	8002ad6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a92:	f7fd fe5b 	bl	800074c <HAL_GetTick>
 8002a96:	4602      	mov	r2, r0
 8002a98:	69bb      	ldr	r3, [r7, #24]
 8002a9a:	1ad3      	subs	r3, r2, r3
 8002a9c:	683a      	ldr	r2, [r7, #0]
 8002a9e:	429a      	cmp	r2, r3
 8002aa0:	d302      	bcc.n	8002aa8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d116      	bne.n	8002ad6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	2220      	movs	r2, #32
 8002ab2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac2:	f043 0220 	orr.w	r2, r3, #32
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	2200      	movs	r2, #0
 8002ace:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	e023      	b.n	8002b1e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002ad6:	68bb      	ldr	r3, [r7, #8]
 8002ad8:	0c1b      	lsrs	r3, r3, #16
 8002ada:	b2db      	uxtb	r3, r3
 8002adc:	2b01      	cmp	r3, #1
 8002ade:	d10d      	bne.n	8002afc <I2C_WaitOnFlagUntilTimeout+0x84>
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	695b      	ldr	r3, [r3, #20]
 8002ae6:	43da      	mvns	r2, r3
 8002ae8:	68bb      	ldr	r3, [r7, #8]
 8002aea:	4013      	ands	r3, r2
 8002aec:	b29b      	uxth	r3, r3
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	bf0c      	ite	eq
 8002af2:	2301      	moveq	r3, #1
 8002af4:	2300      	movne	r3, #0
 8002af6:	b2db      	uxtb	r3, r3
 8002af8:	461a      	mov	r2, r3
 8002afa:	e00c      	b.n	8002b16 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	699b      	ldr	r3, [r3, #24]
 8002b02:	43da      	mvns	r2, r3
 8002b04:	68bb      	ldr	r3, [r7, #8]
 8002b06:	4013      	ands	r3, r2
 8002b08:	b29b      	uxth	r3, r3
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	bf0c      	ite	eq
 8002b0e:	2301      	moveq	r3, #1
 8002b10:	2300      	movne	r3, #0
 8002b12:	b2db      	uxtb	r3, r3
 8002b14:	461a      	mov	r2, r3
 8002b16:	79fb      	ldrb	r3, [r7, #7]
 8002b18:	429a      	cmp	r2, r3
 8002b1a:	d0b6      	beq.n	8002a8a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002b1c:	2300      	movs	r3, #0
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	3710      	adds	r7, #16
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}

08002b26 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002b26:	b580      	push	{r7, lr}
 8002b28:	b084      	sub	sp, #16
 8002b2a:	af00      	add	r7, sp, #0
 8002b2c:	60f8      	str	r0, [r7, #12]
 8002b2e:	60b9      	str	r1, [r7, #8]
 8002b30:	607a      	str	r2, [r7, #4]
 8002b32:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002b34:	e051      	b.n	8002bda <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	695b      	ldr	r3, [r3, #20]
 8002b3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b44:	d123      	bne.n	8002b8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	681a      	ldr	r2, [r3, #0]
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b54:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002b5e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	2200      	movs	r2, #0
 8002b64:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	2220      	movs	r2, #32
 8002b6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	2200      	movs	r2, #0
 8002b72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b7a:	f043 0204 	orr.w	r2, r3, #4
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	2200      	movs	r2, #0
 8002b86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	e046      	b.n	8002c1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b94:	d021      	beq.n	8002bda <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b96:	f7fd fdd9 	bl	800074c <HAL_GetTick>
 8002b9a:	4602      	mov	r2, r0
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	1ad3      	subs	r3, r2, r3
 8002ba0:	687a      	ldr	r2, [r7, #4]
 8002ba2:	429a      	cmp	r2, r3
 8002ba4:	d302      	bcc.n	8002bac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d116      	bne.n	8002bda <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	2200      	movs	r2, #0
 8002bb0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	2220      	movs	r2, #32
 8002bb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bc6:	f043 0220 	orr.w	r2, r3, #32
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	e020      	b.n	8002c1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002bda:	68bb      	ldr	r3, [r7, #8]
 8002bdc:	0c1b      	lsrs	r3, r3, #16
 8002bde:	b2db      	uxtb	r3, r3
 8002be0:	2b01      	cmp	r3, #1
 8002be2:	d10c      	bne.n	8002bfe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	695b      	ldr	r3, [r3, #20]
 8002bea:	43da      	mvns	r2, r3
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	4013      	ands	r3, r2
 8002bf0:	b29b      	uxth	r3, r3
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	bf14      	ite	ne
 8002bf6:	2301      	movne	r3, #1
 8002bf8:	2300      	moveq	r3, #0
 8002bfa:	b2db      	uxtb	r3, r3
 8002bfc:	e00b      	b.n	8002c16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	699b      	ldr	r3, [r3, #24]
 8002c04:	43da      	mvns	r2, r3
 8002c06:	68bb      	ldr	r3, [r7, #8]
 8002c08:	4013      	ands	r3, r2
 8002c0a:	b29b      	uxth	r3, r3
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	bf14      	ite	ne
 8002c10:	2301      	movne	r3, #1
 8002c12:	2300      	moveq	r3, #0
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d18d      	bne.n	8002b36 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002c1a:	2300      	movs	r3, #0
}
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	3710      	adds	r7, #16
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd80      	pop	{r7, pc}

08002c24 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b084      	sub	sp, #16
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	60f8      	str	r0, [r7, #12]
 8002c2c:	60b9      	str	r1, [r7, #8]
 8002c2e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002c30:	e02d      	b.n	8002c8e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002c32:	68f8      	ldr	r0, [r7, #12]
 8002c34:	f000 f8ce 	bl	8002dd4 <I2C_IsAcknowledgeFailed>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d001      	beq.n	8002c42 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e02d      	b.n	8002c9e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c42:	68bb      	ldr	r3, [r7, #8]
 8002c44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c48:	d021      	beq.n	8002c8e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c4a:	f7fd fd7f 	bl	800074c <HAL_GetTick>
 8002c4e:	4602      	mov	r2, r0
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	1ad3      	subs	r3, r2, r3
 8002c54:	68ba      	ldr	r2, [r7, #8]
 8002c56:	429a      	cmp	r2, r3
 8002c58:	d302      	bcc.n	8002c60 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002c5a:	68bb      	ldr	r3, [r7, #8]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d116      	bne.n	8002c8e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	2200      	movs	r2, #0
 8002c64:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	2220      	movs	r2, #32
 8002c6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	2200      	movs	r2, #0
 8002c72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c7a:	f043 0220 	orr.w	r2, r3, #32
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	2200      	movs	r2, #0
 8002c86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e007      	b.n	8002c9e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	695b      	ldr	r3, [r3, #20]
 8002c94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c98:	2b80      	cmp	r3, #128	; 0x80
 8002c9a:	d1ca      	bne.n	8002c32 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002c9c:	2300      	movs	r3, #0
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	3710      	adds	r7, #16
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd80      	pop	{r7, pc}

08002ca6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002ca6:	b580      	push	{r7, lr}
 8002ca8:	b084      	sub	sp, #16
 8002caa:	af00      	add	r7, sp, #0
 8002cac:	60f8      	str	r0, [r7, #12]
 8002cae:	60b9      	str	r1, [r7, #8]
 8002cb0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002cb2:	e02d      	b.n	8002d10 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002cb4:	68f8      	ldr	r0, [r7, #12]
 8002cb6:	f000 f88d 	bl	8002dd4 <I2C_IsAcknowledgeFailed>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d001      	beq.n	8002cc4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	e02d      	b.n	8002d20 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cca:	d021      	beq.n	8002d10 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ccc:	f7fd fd3e 	bl	800074c <HAL_GetTick>
 8002cd0:	4602      	mov	r2, r0
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	1ad3      	subs	r3, r2, r3
 8002cd6:	68ba      	ldr	r2, [r7, #8]
 8002cd8:	429a      	cmp	r2, r3
 8002cda:	d302      	bcc.n	8002ce2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002cdc:	68bb      	ldr	r3, [r7, #8]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d116      	bne.n	8002d10 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	2220      	movs	r2, #32
 8002cec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cfc:	f043 0220 	orr.w	r2, r3, #32
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	2200      	movs	r2, #0
 8002d08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	e007      	b.n	8002d20 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	695b      	ldr	r3, [r3, #20]
 8002d16:	f003 0304 	and.w	r3, r3, #4
 8002d1a:	2b04      	cmp	r3, #4
 8002d1c:	d1ca      	bne.n	8002cb4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002d1e:	2300      	movs	r3, #0
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	3710      	adds	r7, #16
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bd80      	pop	{r7, pc}

08002d28 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b084      	sub	sp, #16
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	60f8      	str	r0, [r7, #12]
 8002d30:	60b9      	str	r1, [r7, #8]
 8002d32:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002d34:	e042      	b.n	8002dbc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	695b      	ldr	r3, [r3, #20]
 8002d3c:	f003 0310 	and.w	r3, r3, #16
 8002d40:	2b10      	cmp	r3, #16
 8002d42:	d119      	bne.n	8002d78 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f06f 0210 	mvn.w	r2, #16
 8002d4c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	2200      	movs	r2, #0
 8002d52:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	2220      	movs	r2, #32
 8002d58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	2200      	movs	r2, #0
 8002d60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002d74:	2301      	movs	r3, #1
 8002d76:	e029      	b.n	8002dcc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d78:	f7fd fce8 	bl	800074c <HAL_GetTick>
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	1ad3      	subs	r3, r2, r3
 8002d82:	68ba      	ldr	r2, [r7, #8]
 8002d84:	429a      	cmp	r2, r3
 8002d86:	d302      	bcc.n	8002d8e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d116      	bne.n	8002dbc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	2200      	movs	r2, #0
 8002d92:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	2220      	movs	r2, #32
 8002d98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002da8:	f043 0220 	orr.w	r2, r3, #32
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	2200      	movs	r2, #0
 8002db4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002db8:	2301      	movs	r3, #1
 8002dba:	e007      	b.n	8002dcc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	695b      	ldr	r3, [r3, #20]
 8002dc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dc6:	2b40      	cmp	r3, #64	; 0x40
 8002dc8:	d1b5      	bne.n	8002d36 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002dca:	2300      	movs	r3, #0
}
 8002dcc:	4618      	mov	r0, r3
 8002dce:	3710      	adds	r7, #16
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bd80      	pop	{r7, pc}

08002dd4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	b083      	sub	sp, #12
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	695b      	ldr	r3, [r3, #20]
 8002de2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002de6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002dea:	d11b      	bne.n	8002e24 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002df4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	2200      	movs	r2, #0
 8002dfa:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2220      	movs	r2, #32
 8002e00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2200      	movs	r2, #0
 8002e08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e10:	f043 0204 	orr.w	r2, r3, #4
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002e20:	2301      	movs	r3, #1
 8002e22:	e000      	b.n	8002e26 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002e24:	2300      	movs	r3, #0
}
 8002e26:	4618      	mov	r0, r3
 8002e28:	370c      	adds	r7, #12
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e30:	4770      	bx	lr
	...

08002e34 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e34:	b480      	push	{r7}
 8002e36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e38:	4b03      	ldr	r3, [pc, #12]	; (8002e48 <HAL_RCC_GetHCLKFreq+0x14>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e44:	4770      	bx	lr
 8002e46:	bf00      	nop
 8002e48:	20000000 	.word	0x20000000

08002e4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002e50:	f7ff fff0 	bl	8002e34 <HAL_RCC_GetHCLKFreq>
 8002e54:	4602      	mov	r2, r0
 8002e56:	4b05      	ldr	r3, [pc, #20]	; (8002e6c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e58:	689b      	ldr	r3, [r3, #8]
 8002e5a:	0a9b      	lsrs	r3, r3, #10
 8002e5c:	f003 0307 	and.w	r3, r3, #7
 8002e60:	4903      	ldr	r1, [pc, #12]	; (8002e70 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e62:	5ccb      	ldrb	r3, [r1, r3]
 8002e64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e68:	4618      	mov	r0, r3
 8002e6a:	bd80      	pop	{r7, pc}
 8002e6c:	40023800 	.word	0x40023800
 8002e70:	08003700 	.word	0x08003700

08002e74 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b083      	sub	sp, #12
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	689b      	ldr	r3, [r3, #8]
 8002e80:	f043 0201 	orr.w	r2, r3, #1
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8002e88:	2300      	movs	r3, #0
}
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	370c      	adds	r7, #12
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e94:	4770      	bx	lr

08002e96 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8002e96:	b480      	push	{r7}
 8002e98:	b083      	sub	sp, #12
 8002e9a:	af00      	add	r7, sp, #0
 8002e9c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	f023 0201 	bic.w	r2, r3, #1
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8002eaa:	2300      	movs	r3, #0
}
 8002eac:	4618      	mov	r0, r3
 8002eae:	370c      	adds	r7, #12
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb6:	4770      	bx	lr

08002eb8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b085      	sub	sp, #20
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
 8002ec0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	3301      	adds	r3, #1
 8002eca:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	4a13      	ldr	r2, [pc, #76]	; (8002f1c <USB_FlushTxFifo+0x64>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d901      	bls.n	8002ed8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8002ed4:	2303      	movs	r3, #3
 8002ed6:	e01b      	b.n	8002f10 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	691b      	ldr	r3, [r3, #16]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	daf2      	bge.n	8002ec6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	019b      	lsls	r3, r3, #6
 8002ee8:	f043 0220 	orr.w	r2, r3, #32
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	3301      	adds	r3, #1
 8002ef4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	4a08      	ldr	r2, [pc, #32]	; (8002f1c <USB_FlushTxFifo+0x64>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d901      	bls.n	8002f02 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8002efe:	2303      	movs	r3, #3
 8002f00:	e006      	b.n	8002f10 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	691b      	ldr	r3, [r3, #16]
 8002f06:	f003 0320 	and.w	r3, r3, #32
 8002f0a:	2b20      	cmp	r3, #32
 8002f0c:	d0f0      	beq.n	8002ef0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8002f0e:	2300      	movs	r3, #0
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	3714      	adds	r7, #20
 8002f14:	46bd      	mov	sp, r7
 8002f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1a:	4770      	bx	lr
 8002f1c:	00030d40 	.word	0x00030d40

08002f20 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b085      	sub	sp, #20
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	3301      	adds	r3, #1
 8002f30:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	4a11      	ldr	r2, [pc, #68]	; (8002f7c <USB_FlushRxFifo+0x5c>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d901      	bls.n	8002f3e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8002f3a:	2303      	movs	r3, #3
 8002f3c:	e018      	b.n	8002f70 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	691b      	ldr	r3, [r3, #16]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	daf2      	bge.n	8002f2c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8002f46:	2300      	movs	r3, #0
 8002f48:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2210      	movs	r2, #16
 8002f4e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	3301      	adds	r3, #1
 8002f54:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	4a08      	ldr	r2, [pc, #32]	; (8002f7c <USB_FlushRxFifo+0x5c>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d901      	bls.n	8002f62 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8002f5e:	2303      	movs	r3, #3
 8002f60:	e006      	b.n	8002f70 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	691b      	ldr	r3, [r3, #16]
 8002f66:	f003 0310 	and.w	r3, r3, #16
 8002f6a:	2b10      	cmp	r3, #16
 8002f6c:	d0f0      	beq.n	8002f50 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8002f6e:	2300      	movs	r3, #0
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	3714      	adds	r7, #20
 8002f74:	46bd      	mov	sp, r7
 8002f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7a:	4770      	bx	lr
 8002f7c:	00030d40 	.word	0x00030d40

08002f80 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b08b      	sub	sp, #44	; 0x2c
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	60f8      	str	r0, [r7, #12]
 8002f88:	60b9      	str	r1, [r7, #8]
 8002f8a:	4613      	mov	r3, r2
 8002f8c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8002f92:	68bb      	ldr	r3, [r7, #8]
 8002f94:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8002f96:	88fb      	ldrh	r3, [r7, #6]
 8002f98:	089b      	lsrs	r3, r3, #2
 8002f9a:	b29b      	uxth	r3, r3
 8002f9c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8002f9e:	88fb      	ldrh	r3, [r7, #6]
 8002fa0:	f003 0303 	and.w	r3, r3, #3
 8002fa4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	623b      	str	r3, [r7, #32]
 8002faa:	e014      	b.n	8002fd6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8002fac:	69bb      	ldr	r3, [r7, #24]
 8002fae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fb6:	601a      	str	r2, [r3, #0]
    pDest++;
 8002fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fba:	3301      	adds	r3, #1
 8002fbc:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8002fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fc0:	3301      	adds	r3, #1
 8002fc2:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8002fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fc6:	3301      	adds	r3, #1
 8002fc8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8002fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fcc:	3301      	adds	r3, #1
 8002fce:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8002fd0:	6a3b      	ldr	r3, [r7, #32]
 8002fd2:	3301      	adds	r3, #1
 8002fd4:	623b      	str	r3, [r7, #32]
 8002fd6:	6a3a      	ldr	r2, [r7, #32]
 8002fd8:	697b      	ldr	r3, [r7, #20]
 8002fda:	429a      	cmp	r2, r3
 8002fdc:	d3e6      	bcc.n	8002fac <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8002fde:	8bfb      	ldrh	r3, [r7, #30]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d01e      	beq.n	8003022 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8002fe8:	69bb      	ldr	r3, [r7, #24]
 8002fea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002fee:	461a      	mov	r2, r3
 8002ff0:	f107 0310 	add.w	r3, r7, #16
 8002ff4:	6812      	ldr	r2, [r2, #0]
 8002ff6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8002ff8:	693a      	ldr	r2, [r7, #16]
 8002ffa:	6a3b      	ldr	r3, [r7, #32]
 8002ffc:	b2db      	uxtb	r3, r3
 8002ffe:	00db      	lsls	r3, r3, #3
 8003000:	fa22 f303 	lsr.w	r3, r2, r3
 8003004:	b2da      	uxtb	r2, r3
 8003006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003008:	701a      	strb	r2, [r3, #0]
      i++;
 800300a:	6a3b      	ldr	r3, [r7, #32]
 800300c:	3301      	adds	r3, #1
 800300e:	623b      	str	r3, [r7, #32]
      pDest++;
 8003010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003012:	3301      	adds	r3, #1
 8003014:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8003016:	8bfb      	ldrh	r3, [r7, #30]
 8003018:	3b01      	subs	r3, #1
 800301a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800301c:	8bfb      	ldrh	r3, [r7, #30]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d1ea      	bne.n	8002ff8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8003022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003024:	4618      	mov	r0, r3
 8003026:	372c      	adds	r7, #44	; 0x2c
 8003028:	46bd      	mov	sp, r7
 800302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302e:	4770      	bx	lr

08003030 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8003030:	b480      	push	{r7}
 8003032:	b085      	sub	sp, #20
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	695b      	ldr	r3, [r3, #20]
 800303c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	699b      	ldr	r3, [r3, #24]
 8003042:	68fa      	ldr	r2, [r7, #12]
 8003044:	4013      	ands	r3, r2
 8003046:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8003048:	68fb      	ldr	r3, [r7, #12]
}
 800304a:	4618      	mov	r0, r3
 800304c:	3714      	adds	r7, #20
 800304e:	46bd      	mov	sp, r7
 8003050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003054:	4770      	bx	lr

08003056 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8003056:	b480      	push	{r7}
 8003058:	b083      	sub	sp, #12
 800305a:	af00      	add	r7, sp, #0
 800305c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	695b      	ldr	r3, [r3, #20]
 8003062:	f003 0301 	and.w	r3, r3, #1
}
 8003066:	4618      	mov	r0, r3
 8003068:	370c      	adds	r7, #12
 800306a:	46bd      	mov	sp, r7
 800306c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003070:	4770      	bx	lr

08003072 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8003072:	b480      	push	{r7}
 8003074:	b085      	sub	sp, #20
 8003076:	af00      	add	r7, sp, #0
 8003078:	6078      	str	r0, [r7, #4]
 800307a:	460b      	mov	r3, r1
 800307c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	68fa      	ldr	r2, [r7, #12]
 800308c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003090:	f023 0303 	bic.w	r3, r3, #3
 8003094:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800309c:	681a      	ldr	r2, [r3, #0]
 800309e:	78fb      	ldrb	r3, [r7, #3]
 80030a0:	f003 0303 	and.w	r3, r3, #3
 80030a4:	68f9      	ldr	r1, [r7, #12]
 80030a6:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80030aa:	4313      	orrs	r3, r2
 80030ac:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80030ae:	78fb      	ldrb	r3, [r7, #3]
 80030b0:	2b01      	cmp	r3, #1
 80030b2:	d107      	bne.n	80030c4 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80030ba:	461a      	mov	r2, r3
 80030bc:	f64b 3380 	movw	r3, #48000	; 0xbb80
 80030c0:	6053      	str	r3, [r2, #4]
 80030c2:	e009      	b.n	80030d8 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 80030c4:	78fb      	ldrb	r3, [r7, #3]
 80030c6:	2b02      	cmp	r3, #2
 80030c8:	d106      	bne.n	80030d8 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80030d0:	461a      	mov	r2, r3
 80030d2:	f241 7370 	movw	r3, #6000	; 0x1770
 80030d6:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 80030d8:	2300      	movs	r3, #0
}
 80030da:	4618      	mov	r0, r3
 80030dc:	3714      	adds	r7, #20
 80030de:	46bd      	mov	sp, r7
 80030e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e4:	4770      	bx	lr

080030e6 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80030e6:	b480      	push	{r7}
 80030e8:	b085      	sub	sp, #20
 80030ea:	af00      	add	r7, sp, #0
 80030ec:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80030f8:	695b      	ldr	r3, [r3, #20]
 80030fa:	b29b      	uxth	r3, r3
}
 80030fc:	4618      	mov	r0, r3
 80030fe:	3714      	adds	r7, #20
 8003100:	46bd      	mov	sp, r7
 8003102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003106:	4770      	bx	lr

08003108 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8003108:	b480      	push	{r7}
 800310a:	b089      	sub	sp, #36	; 0x24
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
 8003110:	460b      	mov	r3, r1
 8003112:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8003118:	78fb      	ldrb	r3, [r7, #3]
 800311a:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800311c:	2300      	movs	r3, #0
 800311e:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8003120:	69bb      	ldr	r3, [r7, #24]
 8003122:	015a      	lsls	r2, r3, #5
 8003124:	69fb      	ldr	r3, [r7, #28]
 8003126:	4413      	add	r3, r2
 8003128:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	0c9b      	lsrs	r3, r3, #18
 8003130:	f003 0303 	and.w	r3, r3, #3
 8003134:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8003136:	69bb      	ldr	r3, [r7, #24]
 8003138:	015a      	lsls	r2, r3, #5
 800313a:	69fb      	ldr	r3, [r7, #28]
 800313c:	4413      	add	r3, r2
 800313e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	0fdb      	lsrs	r3, r3, #31
 8003146:	f003 0301 	and.w	r3, r3, #1
 800314a:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	689b      	ldr	r3, [r3, #8]
 8003150:	f003 0320 	and.w	r3, r3, #32
 8003154:	2b20      	cmp	r3, #32
 8003156:	d104      	bne.n	8003162 <USB_HC_Halt+0x5a>
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d101      	bne.n	8003162 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 800315e:	2300      	movs	r3, #0
 8003160:	e0c8      	b.n	80032f4 <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8003162:	697b      	ldr	r3, [r7, #20]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d002      	beq.n	800316e <USB_HC_Halt+0x66>
 8003168:	697b      	ldr	r3, [r7, #20]
 800316a:	2b02      	cmp	r3, #2
 800316c:	d163      	bne.n	8003236 <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800316e:	69bb      	ldr	r3, [r7, #24]
 8003170:	015a      	lsls	r2, r3, #5
 8003172:	69fb      	ldr	r3, [r7, #28]
 8003174:	4413      	add	r3, r2
 8003176:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	69ba      	ldr	r2, [r7, #24]
 800317e:	0151      	lsls	r1, r2, #5
 8003180:	69fa      	ldr	r2, [r7, #28]
 8003182:	440a      	add	r2, r1
 8003184:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003188:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800318c:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	689b      	ldr	r3, [r3, #8]
 8003192:	f003 0320 	and.w	r3, r3, #32
 8003196:	2b00      	cmp	r3, #0
 8003198:	f040 80ab 	bne.w	80032f2 <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031a0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d133      	bne.n	8003210 <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80031a8:	69bb      	ldr	r3, [r7, #24]
 80031aa:	015a      	lsls	r2, r3, #5
 80031ac:	69fb      	ldr	r3, [r7, #28]
 80031ae:	4413      	add	r3, r2
 80031b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	69ba      	ldr	r2, [r7, #24]
 80031b8:	0151      	lsls	r1, r2, #5
 80031ba:	69fa      	ldr	r2, [r7, #28]
 80031bc:	440a      	add	r2, r1
 80031be:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80031c2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80031c6:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80031c8:	69bb      	ldr	r3, [r7, #24]
 80031ca:	015a      	lsls	r2, r3, #5
 80031cc:	69fb      	ldr	r3, [r7, #28]
 80031ce:	4413      	add	r3, r2
 80031d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	69ba      	ldr	r2, [r7, #24]
 80031d8:	0151      	lsls	r1, r2, #5
 80031da:	69fa      	ldr	r2, [r7, #28]
 80031dc:	440a      	add	r2, r1
 80031de:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80031e2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80031e6:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	3301      	adds	r3, #1
 80031ec:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80031f4:	d81d      	bhi.n	8003232 <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80031f6:	69bb      	ldr	r3, [r7, #24]
 80031f8:	015a      	lsls	r2, r3, #5
 80031fa:	69fb      	ldr	r3, [r7, #28]
 80031fc:	4413      	add	r3, r2
 80031fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003208:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800320c:	d0ec      	beq.n	80031e8 <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800320e:	e070      	b.n	80032f2 <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8003210:	69bb      	ldr	r3, [r7, #24]
 8003212:	015a      	lsls	r2, r3, #5
 8003214:	69fb      	ldr	r3, [r7, #28]
 8003216:	4413      	add	r3, r2
 8003218:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	69ba      	ldr	r2, [r7, #24]
 8003220:	0151      	lsls	r1, r2, #5
 8003222:	69fa      	ldr	r2, [r7, #28]
 8003224:	440a      	add	r2, r1
 8003226:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800322a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800322e:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8003230:	e05f      	b.n	80032f2 <USB_HC_Halt+0x1ea>
            break;
 8003232:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8003234:	e05d      	b.n	80032f2 <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8003236:	69bb      	ldr	r3, [r7, #24]
 8003238:	015a      	lsls	r2, r3, #5
 800323a:	69fb      	ldr	r3, [r7, #28]
 800323c:	4413      	add	r3, r2
 800323e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	69ba      	ldr	r2, [r7, #24]
 8003246:	0151      	lsls	r1, r2, #5
 8003248:	69fa      	ldr	r2, [r7, #28]
 800324a:	440a      	add	r2, r1
 800324c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003250:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003254:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8003256:	69fb      	ldr	r3, [r7, #28]
 8003258:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800325c:	691b      	ldr	r3, [r3, #16]
 800325e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003262:	2b00      	cmp	r3, #0
 8003264:	d133      	bne.n	80032ce <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8003266:	69bb      	ldr	r3, [r7, #24]
 8003268:	015a      	lsls	r2, r3, #5
 800326a:	69fb      	ldr	r3, [r7, #28]
 800326c:	4413      	add	r3, r2
 800326e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	69ba      	ldr	r2, [r7, #24]
 8003276:	0151      	lsls	r1, r2, #5
 8003278:	69fa      	ldr	r2, [r7, #28]
 800327a:	440a      	add	r2, r1
 800327c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003280:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003284:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8003286:	69bb      	ldr	r3, [r7, #24]
 8003288:	015a      	lsls	r2, r3, #5
 800328a:	69fb      	ldr	r3, [r7, #28]
 800328c:	4413      	add	r3, r2
 800328e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	69ba      	ldr	r2, [r7, #24]
 8003296:	0151      	lsls	r1, r2, #5
 8003298:	69fa      	ldr	r2, [r7, #28]
 800329a:	440a      	add	r2, r1
 800329c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80032a0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80032a4:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	3301      	adds	r3, #1
 80032aa:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80032b2:	d81d      	bhi.n	80032f0 <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80032b4:	69bb      	ldr	r3, [r7, #24]
 80032b6:	015a      	lsls	r2, r3, #5
 80032b8:	69fb      	ldr	r3, [r7, #28]
 80032ba:	4413      	add	r3, r2
 80032bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80032c6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80032ca:	d0ec      	beq.n	80032a6 <USB_HC_Halt+0x19e>
 80032cc:	e011      	b.n	80032f2 <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80032ce:	69bb      	ldr	r3, [r7, #24]
 80032d0:	015a      	lsls	r2, r3, #5
 80032d2:	69fb      	ldr	r3, [r7, #28]
 80032d4:	4413      	add	r3, r2
 80032d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	69ba      	ldr	r2, [r7, #24]
 80032de:	0151      	lsls	r1, r2, #5
 80032e0:	69fa      	ldr	r2, [r7, #28]
 80032e2:	440a      	add	r2, r1
 80032e4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80032e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80032ec:	6013      	str	r3, [r2, #0]
 80032ee:	e000      	b.n	80032f2 <USB_HC_Halt+0x1ea>
          break;
 80032f0:	bf00      	nop
    }
  }

  return HAL_OK;
 80032f2:	2300      	movs	r3, #0
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	3724      	adds	r7, #36	; 0x24
 80032f8:	46bd      	mov	sp, r7
 80032fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fe:	4770      	bx	lr

08003300 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b088      	sub	sp, #32
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8003308:	2300      	movs	r3, #0
 800330a:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8003310:	2300      	movs	r3, #0
 8003312:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8003314:	6878      	ldr	r0, [r7, #4]
 8003316:	f7ff fdbe 	bl	8002e96 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800331a:	2110      	movs	r1, #16
 800331c:	6878      	ldr	r0, [r7, #4]
 800331e:	f7ff fdcb 	bl	8002eb8 <USB_FlushTxFifo>
 8003322:	4603      	mov	r3, r0
 8003324:	2b00      	cmp	r3, #0
 8003326:	d001      	beq.n	800332c <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8003328:	2301      	movs	r3, #1
 800332a:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800332c:	6878      	ldr	r0, [r7, #4]
 800332e:	f7ff fdf7 	bl	8002f20 <USB_FlushRxFifo>
 8003332:	4603      	mov	r3, r0
 8003334:	2b00      	cmp	r3, #0
 8003336:	d001      	beq.n	800333c <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8003338:	2301      	movs	r3, #1
 800333a:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800333c:	2300      	movs	r3, #0
 800333e:	61bb      	str	r3, [r7, #24]
 8003340:	e01f      	b.n	8003382 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8003342:	69bb      	ldr	r3, [r7, #24]
 8003344:	015a      	lsls	r2, r3, #5
 8003346:	697b      	ldr	r3, [r7, #20]
 8003348:	4413      	add	r3, r2
 800334a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8003352:	693b      	ldr	r3, [r7, #16]
 8003354:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003358:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800335a:	693b      	ldr	r3, [r7, #16]
 800335c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003360:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8003362:	693b      	ldr	r3, [r7, #16]
 8003364:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003368:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800336a:	69bb      	ldr	r3, [r7, #24]
 800336c:	015a      	lsls	r2, r3, #5
 800336e:	697b      	ldr	r3, [r7, #20]
 8003370:	4413      	add	r3, r2
 8003372:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003376:	461a      	mov	r2, r3
 8003378:	693b      	ldr	r3, [r7, #16]
 800337a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800337c:	69bb      	ldr	r3, [r7, #24]
 800337e:	3301      	adds	r3, #1
 8003380:	61bb      	str	r3, [r7, #24]
 8003382:	69bb      	ldr	r3, [r7, #24]
 8003384:	2b0f      	cmp	r3, #15
 8003386:	d9dc      	bls.n	8003342 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8003388:	2300      	movs	r3, #0
 800338a:	61bb      	str	r3, [r7, #24]
 800338c:	e034      	b.n	80033f8 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800338e:	69bb      	ldr	r3, [r7, #24]
 8003390:	015a      	lsls	r2, r3, #5
 8003392:	697b      	ldr	r3, [r7, #20]
 8003394:	4413      	add	r3, r2
 8003396:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800339e:	693b      	ldr	r3, [r7, #16]
 80033a0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80033a4:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 80033a6:	693b      	ldr	r3, [r7, #16]
 80033a8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80033ac:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80033ae:	693b      	ldr	r3, [r7, #16]
 80033b0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80033b4:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80033b6:	69bb      	ldr	r3, [r7, #24]
 80033b8:	015a      	lsls	r2, r3, #5
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	4413      	add	r3, r2
 80033be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033c2:	461a      	mov	r2, r3
 80033c4:	693b      	ldr	r3, [r7, #16]
 80033c6:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	3301      	adds	r3, #1
 80033cc:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80033d4:	d80c      	bhi.n	80033f0 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80033d6:	69bb      	ldr	r3, [r7, #24]
 80033d8:	015a      	lsls	r2, r3, #5
 80033da:	697b      	ldr	r3, [r7, #20]
 80033dc:	4413      	add	r3, r2
 80033de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80033e8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80033ec:	d0ec      	beq.n	80033c8 <USB_StopHost+0xc8>
 80033ee:	e000      	b.n	80033f2 <USB_StopHost+0xf2>
        break;
 80033f0:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80033f2:	69bb      	ldr	r3, [r7, #24]
 80033f4:	3301      	adds	r3, #1
 80033f6:	61bb      	str	r3, [r7, #24]
 80033f8:	69bb      	ldr	r3, [r7, #24]
 80033fa:	2b0f      	cmp	r3, #15
 80033fc:	d9c7      	bls.n	800338e <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003404:	461a      	mov	r2, r3
 8003406:	f04f 33ff 	mov.w	r3, #4294967295
 800340a:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	f04f 32ff 	mov.w	r2, #4294967295
 8003412:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8003414:	6878      	ldr	r0, [r7, #4]
 8003416:	f7ff fd2d 	bl	8002e74 <USB_EnableGlobalInt>

  return ret;
 800341a:	7ffb      	ldrb	r3, [r7, #31]
}
 800341c:	4618      	mov	r0, r3
 800341e:	3720      	adds	r7, #32
 8003420:	46bd      	mov	sp, r7
 8003422:	bd80      	pop	{r7, pc}

08003424 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b082      	sub	sp, #8
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8003432:	1c5a      	adds	r2, r3, #1
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800343a:	6878      	ldr	r0, [r7, #4]
 800343c:	f000 f804 	bl	8003448 <USBH_HandleSof>
}
 8003440:	bf00      	nop
 8003442:	3708      	adds	r7, #8
 8003444:	46bd      	mov	sp, r7
 8003446:	bd80      	pop	{r7, pc}

08003448 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b082      	sub	sp, #8
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	781b      	ldrb	r3, [r3, #0]
 8003454:	b2db      	uxtb	r3, r3
 8003456:	2b0b      	cmp	r3, #11
 8003458:	d10a      	bne.n	8003470 <USBH_HandleSof+0x28>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8003460:	2b00      	cmp	r3, #0
 8003462:	d005      	beq.n	8003470 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800346a:	699b      	ldr	r3, [r3, #24]
 800346c:	6878      	ldr	r0, [r7, #4]
 800346e:	4798      	blx	r3
  }
}
 8003470:	bf00      	nop
 8003472:	3708      	adds	r7, #8
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}

08003478 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8003478:	b480      	push	{r7}
 800347a:	b083      	sub	sp, #12
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2201      	movs	r2, #1
 8003484:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 8003488:	bf00      	nop
}
 800348a:	370c      	adds	r7, #12
 800348c:	46bd      	mov	sp, r7
 800348e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003492:	4770      	bx	lr

08003494 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8003494:	b480      	push	{r7}
 8003496:	b083      	sub	sp, #12
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2200      	movs	r2, #0
 80034a0:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 80034a4:	bf00      	nop
}
 80034a6:	370c      	adds	r7, #12
 80034a8:	46bd      	mov	sp, r7
 80034aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ae:	4770      	bx	lr

080034b0 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b083      	sub	sp, #12
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2201      	movs	r2, #1
 80034bc:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2200      	movs	r2, #0
 80034c4:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2200      	movs	r2, #0
 80034cc:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 80034d0:	2300      	movs	r3, #0
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	370c      	adds	r7, #12
 80034d6:	46bd      	mov	sp, r7
 80034d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034dc:	4770      	bx	lr

080034de <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 80034de:	b580      	push	{r7, lr}
 80034e0:	b082      	sub	sp, #8
 80034e2:	af00      	add	r7, sp, #0
 80034e4:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2201      	movs	r2, #1
 80034ea:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2200      	movs	r2, #0
 80034f2:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2200      	movs	r2, #0
 80034fa:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 80034fe:	6878      	ldr	r0, [r7, #4]
 8003500:	f000 f883 	bl	800360a <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	791b      	ldrb	r3, [r3, #4]
 8003508:	4619      	mov	r1, r3
 800350a:	6878      	ldr	r0, [r7, #4]
 800350c:	f000 f80b 	bl	8003526 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	795b      	ldrb	r3, [r3, #5]
 8003514:	4619      	mov	r1, r3
 8003516:	6878      	ldr	r0, [r7, #4]
 8003518:	f000 f805 	bl	8003526 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800351c:	2300      	movs	r3, #0
}
 800351e:	4618      	mov	r0, r3
 8003520:	3708      	adds	r7, #8
 8003522:	46bd      	mov	sp, r7
 8003524:	bd80      	pop	{r7, pc}

08003526 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8003526:	b480      	push	{r7}
 8003528:	b083      	sub	sp, #12
 800352a:	af00      	add	r7, sp, #0
 800352c:	6078      	str	r0, [r7, #4]
 800352e:	460b      	mov	r3, r1
 8003530:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8003532:	78fb      	ldrb	r3, [r7, #3]
 8003534:	2b0f      	cmp	r3, #15
 8003536:	d80d      	bhi.n	8003554 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8003538:	78fb      	ldrb	r3, [r7, #3]
 800353a:	687a      	ldr	r2, [r7, #4]
 800353c:	33e0      	adds	r3, #224	; 0xe0
 800353e:	009b      	lsls	r3, r3, #2
 8003540:	4413      	add	r3, r2
 8003542:	685a      	ldr	r2, [r3, #4]
 8003544:	78fb      	ldrb	r3, [r7, #3]
 8003546:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800354a:	6879      	ldr	r1, [r7, #4]
 800354c:	33e0      	adds	r3, #224	; 0xe0
 800354e:	009b      	lsls	r3, r3, #2
 8003550:	440b      	add	r3, r1
 8003552:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8003554:	2300      	movs	r3, #0
}
 8003556:	4618      	mov	r0, r3
 8003558:	370c      	adds	r7, #12
 800355a:	46bd      	mov	sp, r7
 800355c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003560:	4770      	bx	lr

08003562 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8003562:	b580      	push	{r7, lr}
 8003564:	b082      	sub	sp, #8
 8003566:	af00      	add	r7, sp, #0
 8003568:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8003570:	4618      	mov	r0, r3
 8003572:	f7ff ff57 	bl	8003424 <USBH_LL_IncTimer>
}
 8003576:	bf00      	nop
 8003578:	3708      	adds	r7, #8
 800357a:	46bd      	mov	sp, r7
 800357c:	bd80      	pop	{r7, pc}

0800357e <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800357e:	b580      	push	{r7, lr}
 8003580:	b082      	sub	sp, #8
 8003582:	af00      	add	r7, sp, #0
 8003584:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800358c:	4618      	mov	r0, r3
 800358e:	f7ff ff8f 	bl	80034b0 <USBH_LL_Connect>
}
 8003592:	bf00      	nop
 8003594:	3708      	adds	r7, #8
 8003596:	46bd      	mov	sp, r7
 8003598:	bd80      	pop	{r7, pc}

0800359a <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800359a:	b580      	push	{r7, lr}
 800359c:	b082      	sub	sp, #8
 800359e:	af00      	add	r7, sp, #0
 80035a0:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80035a8:	4618      	mov	r0, r3
 80035aa:	f7ff ff98 	bl	80034de <USBH_LL_Disconnect>
}
 80035ae:	bf00      	nop
 80035b0:	3708      	adds	r7, #8
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}

080035b6 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80035b6:	b480      	push	{r7}
 80035b8:	b083      	sub	sp, #12
 80035ba:	af00      	add	r7, sp, #0
 80035bc:	6078      	str	r0, [r7, #4]
 80035be:	460b      	mov	r3, r1
 80035c0:	70fb      	strb	r3, [r7, #3]
 80035c2:	4613      	mov	r3, r2
 80035c4:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 80035c6:	bf00      	nop
 80035c8:	370c      	adds	r7, #12
 80035ca:	46bd      	mov	sp, r7
 80035cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d0:	4770      	bx	lr

080035d2 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80035d2:	b580      	push	{r7, lr}
 80035d4:	b082      	sub	sp, #8
 80035d6:	af00      	add	r7, sp, #0
 80035d8:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80035e0:	4618      	mov	r0, r3
 80035e2:	f7ff ff49 	bl	8003478 <USBH_LL_PortEnabled>
}
 80035e6:	bf00      	nop
 80035e8:	3708      	adds	r7, #8
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd80      	pop	{r7, pc}

080035ee <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80035ee:	b580      	push	{r7, lr}
 80035f0:	b082      	sub	sp, #8
 80035f2:	af00      	add	r7, sp, #0
 80035f4:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80035fc:	4618      	mov	r0, r3
 80035fe:	f7ff ff49 	bl	8003494 <USBH_LL_PortDisabled>
}
 8003602:	bf00      	nop
 8003604:	3708      	adds	r7, #8
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}

0800360a <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800360a:	b580      	push	{r7, lr}
 800360c:	b084      	sub	sp, #16
 800360e:	af00      	add	r7, sp, #0
 8003610:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8003612:	2300      	movs	r3, #0
 8003614:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8003616:	2300      	movs	r3, #0
 8003618:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8003620:	4618      	mov	r0, r3
 8003622:	f7fd fc50 	bl	8000ec6 <HAL_HCD_Stop>
 8003626:	4603      	mov	r3, r0
 8003628:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800362a:	7bfb      	ldrb	r3, [r7, #15]
 800362c:	4618      	mov	r0, r3
 800362e:	f000 f807 	bl	8003640 <USBH_Get_USB_Status>
 8003632:	4603      	mov	r3, r0
 8003634:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8003636:	7bbb      	ldrb	r3, [r7, #14]
}
 8003638:	4618      	mov	r0, r3
 800363a:	3710      	adds	r7, #16
 800363c:	46bd      	mov	sp, r7
 800363e:	bd80      	pop	{r7, pc}

08003640 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8003640:	b480      	push	{r7}
 8003642:	b085      	sub	sp, #20
 8003644:	af00      	add	r7, sp, #0
 8003646:	4603      	mov	r3, r0
 8003648:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800364a:	2300      	movs	r3, #0
 800364c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800364e:	79fb      	ldrb	r3, [r7, #7]
 8003650:	2b03      	cmp	r3, #3
 8003652:	d817      	bhi.n	8003684 <USBH_Get_USB_Status+0x44>
 8003654:	a201      	add	r2, pc, #4	; (adr r2, 800365c <USBH_Get_USB_Status+0x1c>)
 8003656:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800365a:	bf00      	nop
 800365c:	0800366d 	.word	0x0800366d
 8003660:	08003673 	.word	0x08003673
 8003664:	08003679 	.word	0x08003679
 8003668:	0800367f 	.word	0x0800367f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800366c:	2300      	movs	r3, #0
 800366e:	73fb      	strb	r3, [r7, #15]
    break;
 8003670:	e00b      	b.n	800368a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8003672:	2302      	movs	r3, #2
 8003674:	73fb      	strb	r3, [r7, #15]
    break;
 8003676:	e008      	b.n	800368a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8003678:	2301      	movs	r3, #1
 800367a:	73fb      	strb	r3, [r7, #15]
    break;
 800367c:	e005      	b.n	800368a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800367e:	2302      	movs	r3, #2
 8003680:	73fb      	strb	r3, [r7, #15]
    break;
 8003682:	e002      	b.n	800368a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8003684:	2302      	movs	r3, #2
 8003686:	73fb      	strb	r3, [r7, #15]
    break;
 8003688:	bf00      	nop
  }
  return usb_status;
 800368a:	7bfb      	ldrb	r3, [r7, #15]
}
 800368c:	4618      	mov	r0, r3
 800368e:	3714      	adds	r7, #20
 8003690:	46bd      	mov	sp, r7
 8003692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003696:	4770      	bx	lr

08003698 <__libc_init_array>:
 8003698:	b570      	push	{r4, r5, r6, lr}
 800369a:	4d0d      	ldr	r5, [pc, #52]	; (80036d0 <__libc_init_array+0x38>)
 800369c:	4c0d      	ldr	r4, [pc, #52]	; (80036d4 <__libc_init_array+0x3c>)
 800369e:	1b64      	subs	r4, r4, r5
 80036a0:	10a4      	asrs	r4, r4, #2
 80036a2:	2600      	movs	r6, #0
 80036a4:	42a6      	cmp	r6, r4
 80036a6:	d109      	bne.n	80036bc <__libc_init_array+0x24>
 80036a8:	4d0b      	ldr	r5, [pc, #44]	; (80036d8 <__libc_init_array+0x40>)
 80036aa:	4c0c      	ldr	r4, [pc, #48]	; (80036dc <__libc_init_array+0x44>)
 80036ac:	f000 f818 	bl	80036e0 <_init>
 80036b0:	1b64      	subs	r4, r4, r5
 80036b2:	10a4      	asrs	r4, r4, #2
 80036b4:	2600      	movs	r6, #0
 80036b6:	42a6      	cmp	r6, r4
 80036b8:	d105      	bne.n	80036c6 <__libc_init_array+0x2e>
 80036ba:	bd70      	pop	{r4, r5, r6, pc}
 80036bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80036c0:	4798      	blx	r3
 80036c2:	3601      	adds	r6, #1
 80036c4:	e7ee      	b.n	80036a4 <__libc_init_array+0xc>
 80036c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80036ca:	4798      	blx	r3
 80036cc:	3601      	adds	r6, #1
 80036ce:	e7f2      	b.n	80036b6 <__libc_init_array+0x1e>
 80036d0:	08003708 	.word	0x08003708
 80036d4:	08003708 	.word	0x08003708
 80036d8:	08003708 	.word	0x08003708
 80036dc:	0800370c 	.word	0x0800370c

080036e0 <_init>:
 80036e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036e2:	bf00      	nop
 80036e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036e6:	bc08      	pop	{r3}
 80036e8:	469e      	mov	lr, r3
 80036ea:	4770      	bx	lr

080036ec <_fini>:
 80036ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036ee:	bf00      	nop
 80036f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036f2:	bc08      	pop	{r3}
 80036f4:	469e      	mov	lr, r3
 80036f6:	4770      	bx	lr
