<h1 align="center">Hi there ğŸ‘‹ I'm Shubham</h1>

<p align="center">
VLSI & Electrical Engineer âš¡ | Digital Design | Power Systems
</p>

---

I am a VLSI and Electrical Engineering enthusiast with strong interest in semiconductor design, RTL development and core electrical systems.  
I enjoy building hardware-based projects, solving engineering problems and continuously improving my core fundamentals.

- ğŸ”­ Iâ€™m currently working on Digital & VLSI based projects  
- ğŸŒ± Iâ€™m currently learning Physical Design & STA  
- ğŸ‘¯ Iâ€™m looking to collaborate on VLSI / FPGA / Core Electrical projects  
- ğŸ’¬ Ask me about Digital Electronics, Control Systems & GATE subjects  
- ğŸ“« How to reach me: sanjeen598@gmail.com  
- âš¡ Fun fact: I enjoy solving tough engineering problems  

---

## ğŸ“Š GitHub Stats

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=Sanjeen1&show_icons=true&theme=radical&hide_border=true" height="170"/>
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=Sanjeen1&layout=compact&theme=radical&hide_border=true" height="170"/>
</p>

---

## ğŸ›  Tech Stack

**Languages:**  
C | C++ | Python  

**VLSI & Hardware:**  
Verilog | FPGA | CMOS | Digital Design  

**Core Electrical:**  
Power Systems | Control Systems | Electrical Machines | Power Electronics  

**Tools:**  
Cadence | Synopsys | Vivado | MATLAB | ModelSim  

---

## ğŸ“„ Resume

ğŸ“ [View My Resume](PASTE_YOUR_RESUME_LINK_HERE)

---

â­ *â€œEngineering solutions at transistor level and system level.â€*
