;redcode
;assert 1
	SPL 0, #-2
	SUB #10, <462
	MOV -817, <-32
	MOV -11, <-20
	SLT -721, 201
	MOV @-1, <-20
	DJN -1, @-20
	SUB @127, 106
	SUB 100, 300
	JMN 0, #2
	SLT 10, 9
	SUB -0, -0
	SUB -0, -0
	SUB -0, -0
	SUB -0, -0
	SUB -0, -0
	SLT 10, 9
	SLT 10, 9
	MOV -817, <-32
	ADD @20, @10
	SUB -1, 46
	SUB 1, @21
	JMZ @201, 100
	SUB 1, @21
	JMN 0, #2
	ADD 210, 31
	SUB 100, 300
	SLT 10, 9
	ADD -1, <-20
	ADD @-120, @10
	CMP @-12, -10
	SPL 100, 91
	ADD @-120, @10
	CMP @-12, -10
	CMP @-12, -10
	ADD @20, @10
	SUB 100, 91
	ADD @-120, @10
	JMZ 127, #106
	SUB @121, 103
	SUB 700, 300
	SPL 71, <3
	SUB @-120, @10
	SLT <127, @106
	ADD @-120, @10
	JMP <601, 703
	JMZ <201, -101
	MOV -817, <-32
	SPL 100, 91
	SPL 0, #-2
	SUB #10, <462
	MOV -817, <-32
