{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1651163098726 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1651163098727 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 29 00:24:58 2022 " "Processing started: Fri Apr 29 00:24:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1651163098727 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1651163098727 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LZ77_Encoder -c LZ77_Encoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off LZ77_Encoder -c LZ77_Encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1651163098727 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1651163098932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lz77_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file lz77_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 LZ77_Encoder " "Found entity 1: LZ77_Encoder" {  } { { "LZ77_Encoder.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab3/HW3/file/LZ77_Encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651163098954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651163098954 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LZ77_Encoder " "Elaborating entity \"LZ77_Encoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1651163098970 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LZ77_Encoder.v(48) " "Verilog HDL Case Statement warning at LZ77_Encoder.v(48): incomplete case statement has no default case item" {  } { { "LZ77_Encoder.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab3/HW3/file/LZ77_Encoder.v" 48 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1651163098977 "|LZ77_Encoder"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "LZ77_Encoder.v(48) " "Verilog HDL Case Statement information at LZ77_Encoder.v(48): all case item expressions in this case statement are onehot" {  } { { "LZ77_Encoder.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab3/HW3/file/LZ77_Encoder.v" 48 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1651163098977 "|LZ77_Encoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state LZ77_Encoder.v(48) " "Verilog HDL Always Construct warning at LZ77_Encoder.v(48): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "LZ77_Encoder.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab3/HW3/file/LZ77_Encoder.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1651163098977 "|LZ77_Encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LZ77_Encoder.v(109) " "Verilog HDL assignment warning at LZ77_Encoder.v(109): truncated value with size 32 to match size of target (4)" {  } { { "LZ77_Encoder.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab3/HW3/file/LZ77_Encoder.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1651163098978 "|LZ77_Encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LZ77_Encoder.v(125) " "Verilog HDL assignment warning at LZ77_Encoder.v(125): truncated value with size 32 to match size of target (3)" {  } { { "LZ77_Encoder.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab3/HW3/file/LZ77_Encoder.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1651163098980 "|LZ77_Encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 LZ77_Encoder.v(126) " "Verilog HDL assignment warning at LZ77_Encoder.v(126): truncated value with size 5 to match size of target (4)" {  } { { "LZ77_Encoder.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab3/HW3/file/LZ77_Encoder.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1651163098980 "|LZ77_Encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LZ77_Encoder.v(128) " "Verilog HDL assignment warning at LZ77_Encoder.v(128): truncated value with size 32 to match size of target (5)" {  } { { "LZ77_Encoder.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab3/HW3/file/LZ77_Encoder.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1651163098980 "|LZ77_Encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LZ77_Encoder.v(136) " "Verilog HDL assignment warning at LZ77_Encoder.v(136): truncated value with size 32 to match size of target (5)" {  } { { "LZ77_Encoder.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab3/HW3/file/LZ77_Encoder.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1651163098980 "|LZ77_Encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LZ77_Encoder.v(149) " "Verilog HDL assignment warning at LZ77_Encoder.v(149): truncated value with size 32 to match size of target (5)" {  } { { "LZ77_Encoder.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab3/HW3/file/LZ77_Encoder.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1651163098980 "|LZ77_Encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LZ77_Encoder.v(172) " "Verilog HDL assignment warning at LZ77_Encoder.v(172): truncated value with size 32 to match size of target (4)" {  } { { "LZ77_Encoder.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab3/HW3/file/LZ77_Encoder.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1651163098981 "|LZ77_Encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LZ77_Encoder.v(173) " "Verilog HDL assignment warning at LZ77_Encoder.v(173): truncated value with size 32 to match size of target (4)" {  } { { "LZ77_Encoder.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab3/HW3/file/LZ77_Encoder.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1651163098981 "|LZ77_Encoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "encode LZ77_Encoder.v(58) " "Verilog HDL Always Construct warning at LZ77_Encoder.v(58): inferring latch(es) for variable \"encode\", which holds its previous value in one or more paths through the always construct" {  } { { "LZ77_Encoder.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab3/HW3/file/LZ77_Encoder.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1651163099055 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "encode LZ77_Encoder.v(58) " "Inferred latch for \"encode\" at LZ77_Encoder.v(58)" {  } { { "LZ77_Encoder.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab3/HW3/file/LZ77_Encoder.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651163099444 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.finishing LZ77_Encoder.v(48) " "Inferred latch for \"next_state.finishing\" at LZ77_Encoder.v(48)" {  } { { "LZ77_Encoder.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab3/HW3/file/LZ77_Encoder.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651163099444 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.output_data LZ77_Encoder.v(48) " "Inferred latch for \"next_state.output_data\" at LZ77_Encoder.v(48)" {  } { { "LZ77_Encoder.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab3/HW3/file/LZ77_Encoder.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651163099444 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.caculate LZ77_Encoder.v(48) " "Inferred latch for \"next_state.caculate\" at LZ77_Encoder.v(48)" {  } { { "LZ77_Encoder.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab3/HW3/file/LZ77_Encoder.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651163099445 "|LZ77_Encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.read_data LZ77_Encoder.v(48) " "Inferred latch for \"next_state.read_data\" at LZ77_Encoder.v(48)" {  } { { "LZ77_Encoder.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab3/HW3/file/LZ77_Encoder.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651163099445 "|LZ77_Encoder"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "input_sequence_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"input_sequence_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1651163101108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 2050 " "Parameter TAP_DISTANCE set to 2050" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1651163101108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1651163101108 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651163101108 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1651163101108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altshift_taps:input_sequence_rtl_0 " "Elaborated megafunction instantiation \"altshift_taps:input_sequence_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651163101134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altshift_taps:input_sequence_rtl_0 " "Instantiated megafunction \"altshift_taps:input_sequence_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651163101134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 2050 " "Parameter \"TAP_DISTANCE\" = \"2050\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651163101134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651163101134 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1651163101134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_e4n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_e4n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_e4n " "Found entity 1: shift_taps_e4n" {  } { { "db/shift_taps_e4n.tdf" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab3/HW3/file/db/shift_taps_e4n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651163101169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651163101169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_67b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_67b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_67b1 " "Found entity 1: altsyncram_67b1" {  } { { "db/altsyncram_67b1.tdf" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab3/HW3/file/db/altsyncram_67b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651163101207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651163101207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vqf " "Found entity 1: cntr_vqf" {  } { { "db/cntr_vqf.tdf" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab3/HW3/file/db/cntr_vqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651163101244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651163101244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mah " "Found entity 1: cntr_mah" {  } { { "db/cntr_mah.tdf" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab3/HW3/file/db/cntr_mah.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651163101279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651163101279 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/shift_taps_e4n.tdf" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab3/HW3/file/db/shift_taps_e4n.tdf" 39 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1651163101503 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1651163101503 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "encode VCC " "Pin \"encode\" is stuck at VCC" {  } { { "LZ77_Encoder.v" "" { Text "D:/Downloads/graduate school/Course/first_grade_down/IC/Labs/Lab3/HW3/file/LZ77_Encoder.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651163101611 "|LZ77_Encoder|encode"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1651163101611 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1651163102175 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1651163102264 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651163102264 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "627 " "Implemented 627 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1651163102305 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1651163102305 ""} { "Info" "ICUT_CUT_TM_LCELLS" "591 " "Implemented 591 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1651163102305 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1651163102305 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1651163102305 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1651163102318 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 29 00:25:02 2022 " "Processing ended: Fri Apr 29 00:25:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1651163102318 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1651163102318 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1651163102318 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1651163102318 ""}
