#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021f70ab3dd0 .scope module, "matrix_tb" "matrix_tb" 2 53;
 .timescale 0 0;
v0000021f70b1a380_0 .var "clk", 0 0;
v0000021f70b1ace0_0 .var "data_inA", 511 0;
v0000021f70b1a740_0 .var "data_inB", 511 0;
v0000021f70b1a920_0 .var "data_out", 1215 0;
v0000021f70b1aba0_0 .var/i "i", 31 0;
v0000021f70b1aec0_0 .var/i "j", 31 0;
v0000021f70b1a9c0_0 .var/i "k", 31 0;
v0000021f70b1b750_0 .net "mac_out", 18 0, v0000021f70b1ab00_0;  1 drivers
v0000021f70b1cb50_0 .var "macc_clear", 0 0;
v0000021f70b1cbf0 .array "matA", 63 0, 7 0;
v0000021f70b1c790 .array "matB", 63 0, 7 0;
v0000021f70b1c650 .array "result_matrix", 63 0, 18 0;
v0000021f70b1bc50_0 .var "rst", 0 0;
L_0000021f70b1c1f0 .part v0000021f70b1ace0_0, 0, 8;
L_0000021f70b1bed0 .part v0000021f70b1a740_0, 0, 8;
S_0000021f70aba7a0 .scope module, "RAM0" "matrix_RAM" 2 67, 2 36 0, S_0000021f70ab3dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 512 "data_in";
    .port_info 3 /OUTPUT 512 "data_out";
P_0000021f70ab36e0 .param/l "WIDTH" 0 2 36, +C4<00000000000000000000000000001000>;
v0000021f70aac1e0_0 .net "clk", 0 0, v0000021f70b1a380_0;  1 drivers
v0000021f70a834b0_0 .net "data_in", 511 0, v0000021f70b1ace0_0;  1 drivers
v0000021f70aa74d0_0 .var "data_out", 511 0;
v0000021f70ab3f60_0 .net "rst", 0 0, v0000021f70b1bc50_0;  1 drivers
E_0000021f70ab3a20 .event posedge, v0000021f70aac1e0_0;
S_0000021f70aba930 .scope module, "RAM1" "matrix_RAM" 2 74, 2 36 0, S_0000021f70ab3dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 512 "data_in";
    .port_info 3 /OUTPUT 512 "data_out";
P_0000021f70ab3360 .param/l "WIDTH" 0 2 36, +C4<00000000000000000000000000001000>;
v0000021f70ab4000_0 .net "clk", 0 0, v0000021f70b1a380_0;  alias, 1 drivers
v0000021f70abaac0_0 .net "data_in", 511 0, v0000021f70b1a740_0;  1 drivers
v0000021f70abab60_0 .var "data_out", 511 0;
v0000021f70ab4c90_0 .net "rst", 0 0, v0000021f70b1bc50_0;  alias, 1 drivers
S_0000021f70ab4d30 .scope module, "RAM2" "matrix_RAM" 2 81, 2 36 0, S_0000021f70ab3dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1216 "data_in";
    .port_info 3 /OUTPUT 1216 "data_out";
P_0000021f70ab3760 .param/l "WIDTH" 0 2 36, +C4<00000000000000000000000000010011>;
v0000021f70ab4ec0_0 .net "clk", 0 0, v0000021f70b1a380_0;  alias, 1 drivers
v0000021f70ab4f60_0 .net "data_in", 1215 0, v0000021f70b1a920_0;  1 drivers
v0000021f70b1a560_0 .var "data_out", 1215 0;
v0000021f70b1a420_0 .net "rst", 0 0, v0000021f70b1bc50_0;  alias, 1 drivers
S_0000021f70a82ce0 .scope module, "uut" "MAC" 2 88, 2 11 0, S_0000021f70ab3dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inA";
    .port_info 1 /INPUT 8 "inB";
    .port_info 2 /INPUT 1 "macc_clear";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 19 "out";
v0000021f70b1af60_0 .net *"_ivl_0", 18 0, L_0000021f70b1c8d0;  1 drivers
L_0000021f70b1d0d8 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0000021f70b1a7e0_0 .net *"_ivl_3", 10 0, L_0000021f70b1d0d8;  1 drivers
v0000021f70b1a880_0 .net *"_ivl_4", 18 0, L_0000021f70b1bbb0;  1 drivers
L_0000021f70b1d120 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0000021f70b1ad80_0 .net *"_ivl_7", 10 0, L_0000021f70b1d120;  1 drivers
v0000021f70b1b000_0 .net "add_out", 18 0, L_0000021f70b1ca10;  1 drivers
v0000021f70b1a100_0 .net "clk", 0 0, v0000021f70b1a380_0;  alias, 1 drivers
v0000021f70b1a6a0_0 .net "inA", 7 0, L_0000021f70b1c1f0;  1 drivers
v0000021f70b1a240_0 .net "inB", 7 0, L_0000021f70b1bed0;  1 drivers
v0000021f70b1aa60_0 .net "macc_clear", 0 0, v0000021f70b1cb50_0;  1 drivers
v0000021f70b1a4c0_0 .net "mult_out", 18 0, L_0000021f70b1c010;  1 drivers
v0000021f70b1a2e0_0 .net "mux_out", 18 0, L_0000021f70b1cc90;  1 drivers
v0000021f70b1ab00_0 .var "out", 18 0;
L_0000021f70b1c8d0 .concat [ 8 11 0 0], L_0000021f70b1c1f0, L_0000021f70b1d0d8;
L_0000021f70b1bbb0 .concat [ 8 11 0 0], L_0000021f70b1bed0, L_0000021f70b1d120;
L_0000021f70b1c010 .arith/mult 19, L_0000021f70b1c8d0, L_0000021f70b1bbb0;
L_0000021f70b1ca10 .arith/sum 19, L_0000021f70b1c010, v0000021f70b1ab00_0;
S_0000021f70a82e70 .scope module, "mux0" "mux2x1" 2 24, 2 1 0, S_0000021f70a82ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 19 "a";
    .port_info 1 /INPUT 19 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 19 "muxout";
v0000021f70b1a600_0 .net "a", 18 0, L_0000021f70b1ca10;  alias, 1 drivers
v0000021f70b1ac40_0 .net "b", 18 0, L_0000021f70b1c010;  alias, 1 drivers
v0000021f70b1ae20_0 .net "muxout", 18 0, L_0000021f70b1cc90;  alias, 1 drivers
v0000021f70b1a1a0_0 .net "sel", 0 0, v0000021f70b1cb50_0;  alias, 1 drivers
L_0000021f70b1cc90 .functor MUXZ 19, L_0000021f70b1ca10, L_0000021f70b1c010, v0000021f70b1cb50_0, C4<>;
    .scope S_0000021f70aba7a0;
T_0 ;
    %wait E_0000021f70ab3a20;
    %load/vec4 v0000021f70ab3f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0000021f70aa74d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000021f70a834b0_0;
    %assign/vec4 v0000021f70aa74d0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000021f70aba930;
T_1 ;
    %wait E_0000021f70ab3a20;
    %load/vec4 v0000021f70ab4c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0000021f70abab60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000021f70abaac0_0;
    %assign/vec4 v0000021f70abab60_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000021f70ab4d30;
T_2 ;
    %wait E_0000021f70ab3a20;
    %load/vec4 v0000021f70b1a420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1216;
    %assign/vec4 v0000021f70b1a560_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000021f70ab4f60_0;
    %assign/vec4 v0000021f70b1a560_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000021f70a82ce0;
T_3 ;
    %wait E_0000021f70ab3a20;
    %load/vec4 v0000021f70b1aa60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0000021f70b1ab00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000021f70b1a2e0_0;
    %assign/vec4 v0000021f70b1ab00_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000021f70ab3dd0;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0000021f70b1a380_0;
    %inv;
    %store/vec4 v0000021f70b1a380_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000021f70ab3dd0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f70b1a380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f70b1cb50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f70b1bc50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021f70b1aba0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000021f70b1aba0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021f70b1aec0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0000021f70b1aec0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.3, 5;
    %load/vec4 v0000021f70b1aba0_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %load/vec4 v0000021f70b1aba0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0000021f70b1aec0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000021f70b1cbf0, 4, 0;
    %load/vec4 v0000021f70b1aec0_0;
    %addi 2, 0, 32;
    %pad/s 8;
    %load/vec4 v0000021f70b1aba0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0000021f70b1aec0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000021f70b1c790, 4, 0;
    %load/vec4 v0000021f70b1aec0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021f70b1aec0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %load/vec4 v0000021f70b1aba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021f70b1aba0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f70b1bc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f70b1cb50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021f70b1aba0_0, 0, 32;
T_5.4 ;
    %load/vec4 v0000021f70b1aba0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.5, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021f70b1aec0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0000021f70b1aec0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.7, 5;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v0000021f70b1aba0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0000021f70b1aec0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000021f70b1c650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021f70b1a9c0_0, 0, 32;
T_5.8 ;
    %load/vec4 v0000021f70b1a9c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.9, 5;
    %load/vec4 v0000021f70b1aba0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0000021f70b1a9c0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000021f70b1cbf0, 4;
    %pad/u 512;
    %store/vec4 v0000021f70b1ace0_0, 0, 512;
    %load/vec4 v0000021f70b1a9c0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0000021f70b1aec0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000021f70b1c790, 4;
    %pad/u 512;
    %store/vec4 v0000021f70b1a740_0, 0, 512;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f70b1cb50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f70b1cb50_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0000021f70b1aba0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0000021f70b1aec0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000021f70b1c650, 4;
    %load/vec4 v0000021f70b1b750_0;
    %add;
    %load/vec4 v0000021f70b1aba0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0000021f70b1aec0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000021f70b1c650, 4, 0;
    %load/vec4 v0000021f70b1a9c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021f70b1a9c0_0, 0, 32;
    %jmp T_5.8;
T_5.9 ;
    %load/vec4 v0000021f70b1aba0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0000021f70b1aec0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000021f70b1c650, 4;
    %vpi_call 2 138 "$display", "result_matrix[%0d][%0d] = %0d", v0000021f70b1aba0_0, v0000021f70b1aec0_0, S<0,vec4,u19> {1 0 0};
    %load/vec4 v0000021f70b1aec0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021f70b1aec0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %load/vec4 v0000021f70b1aba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021f70b1aba0_0, 0, 32;
    %jmp T_5.4;
T_5.5 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f70b1cb50_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 147 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "tb2.v";
