<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="alunew.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="a_ctrl_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="b_ctrl_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="b_ctrl_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="barrelshifter_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="barrelshifter_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="datapath_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="datapath_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="datapath_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="datapath_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/data1.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ipcore_dir/data1.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/data1.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/data1.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="ipcore_dir/data1.veo" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/data1.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/data1.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mainctrl_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux2_1_7bit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux2_1_7bit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pc_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="pcadder_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pcadder_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="pcinitialser_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1457765957" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1457765957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458150374" xil_pn:in_ck="-7282483245583601352" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1458150374">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="a_ctrl.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="b_ctrl.vhd"/>
      <outfile xil_pn:name="barrelshifter.vhd"/>
      <outfile xil_pn:name="datamemory.vhd"/>
      <outfile xil_pn:name="datapath.vhd"/>
      <outfile xil_pn:name="flagregister.vhd"/>
      <outfile xil_pn:name="instructionmemory.vhd"/>
      <outfile xil_pn:name="mainctrl.vhd"/>
      <outfile xil_pn:name="mux16_1.vhd"/>
      <outfile xil_pn:name="mux2_1.vhd"/>
      <outfile xil_pn:name="mux2_1_32bit.vhd"/>
      <outfile xil_pn:name="mux2_1_7bit.vhd"/>
      <outfile xil_pn:name="pc.vhd"/>
      <outfile xil_pn:name="pcadder.vhd"/>
      <outfile xil_pn:name="pcinitialser.vhd"/>
      <outfile xil_pn:name="regfile.vhd"/>
      <outfile xil_pn:name="register32.vhd"/>
      <outfile xil_pn:name="rfmul.vhd"/>
      <outfile xil_pn:name="rotimm.vhd"/>
      <outfile xil_pn:name="signextn.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1458135581" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1728954644531897866" xil_pn:start_ts="1458135581">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458135581" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7884480205943869064" xil_pn:start_ts="1458135581">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457765963" xil_pn:in_ck="-5111983472679350126" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2795749001594856313" xil_pn:start_ts="1457765962">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/data1.ngc"/>
      <outfile xil_pn:name="ipcore_dir/data1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1458150374" xil_pn:in_ck="5864747598123462690" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1458150374">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="a_ctrl.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="b_ctrl.vhd"/>
      <outfile xil_pn:name="barrelshifter.vhd"/>
      <outfile xil_pn:name="datamemory.vhd"/>
      <outfile xil_pn:name="datapath.vhd"/>
      <outfile xil_pn:name="flagregister.vhd"/>
      <outfile xil_pn:name="instructionmemory.vhd"/>
      <outfile xil_pn:name="ipcore_dir/data1.vhd"/>
      <outfile xil_pn:name="mainctrl.vhd"/>
      <outfile xil_pn:name="mux16_1.vhd"/>
      <outfile xil_pn:name="mux2_1.vhd"/>
      <outfile xil_pn:name="mux2_1_32bit.vhd"/>
      <outfile xil_pn:name="mux2_1_7bit.vhd"/>
      <outfile xil_pn:name="pc.vhd"/>
      <outfile xil_pn:name="pcadder.vhd"/>
      <outfile xil_pn:name="pcinitialser.vhd"/>
      <outfile xil_pn:name="regfile.vhd"/>
      <outfile xil_pn:name="register32.vhd"/>
      <outfile xil_pn:name="rfmul.vhd"/>
      <outfile xil_pn:name="rotimm.vhd"/>
      <outfile xil_pn:name="signextn.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1458150380" xil_pn:in_ck="5864747598123462690" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2214899874089716121" xil_pn:start_ts="1458150374">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="datapath_beh.prj"/>
      <outfile xil_pn:name="datapath_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1458150380" xil_pn:in_ck="-4659475328579614300" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8405342264850226572" xil_pn:start_ts="1458150380">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="datapath_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
