Note: loading defaults from .simscripts
run_root=/scratch1/ballance/rundir/ve
cmd=
Test: tests/uex_sv_irq_test.f
make: Entering directory `/export/scratch/ballance/rundir/ve/qs'
/u/release/10.5a/questasim/gcc-4.7.4-linux_x86_64/bin/g++ -c -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../../../googletest -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../../../googletest/include  -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../.. -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../../impl/sv -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../tests/sw -fPIC -g -I/include -I/include/vltstd -std=c++0x  -o uex_basic_cond_test.o /project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../tests/sw/uex_basic_cond_test.cpp
/u/release/10.5a/questasim/gcc-4.7.4-linux_x86_64/bin/g++ -c -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../../../googletest -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../../../googletest/include  -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../.. -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../../impl/sv -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../tests/sw -fPIC -g -I/include -I/include/vltstd -std=c++0x  -o uex_basic_irq_test.o /project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../tests/sw/uex_basic_irq_test.cpp
/u/release/10.5a/questasim/gcc-4.7.4-linux_x86_64/bin/g++ -c -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../../../googletest -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../../../googletest/include  -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../.. -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../../impl/sv -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../tests/sw -fPIC -g -I/include -I/include/vltstd -std=c++0x  -o uex_basic_mutex_test.o /project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../tests/sw/uex_basic_mutex_test.cpp
/u/release/10.5a/questasim/gcc-4.7.4-linux_x86_64/bin/g++ -c -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../../../googletest -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../../../googletest/include  -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../.. -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../../impl/sv -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../tests/sw -fPIC -g -I/include -I/include/vltstd -std=c++0x  -o uex_basic_thread_test.o /project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../tests/sw/uex_basic_thread_test.cpp
/u/release/10.5a/questasim/gcc-4.7.4-linux_x86_64/bin/g++ -c -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../../../googletest -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../../../googletest/include  -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../.. -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../../impl/sv -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../tests/sw -fPIC -g -I/include -I/include/vltstd -std=c++0x  -o uex_sv_irq_test.o /project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../tests/sw/uex_sv_irq_test.cpp
/u/release/10.5a/questasim/gcc-4.7.4-linux_x86_64/bin/g++ -c -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../../../googletest -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../../../googletest/include  -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../.. -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../../impl/sv -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../tests/sw -fPIC -g -I/include -I/include/vltstd -std=c++0x  -o uex_test_main.o /project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../tests/sw/uex_test_main.cpp
/u/release/10.5a/questasim/gcc-4.7.4-linux_x86_64/bin/g++ -c -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../../../googletest -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../../../googletest/include  -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../.. -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../../impl/sv -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../tests/sw -fPIC -g -I/include -I/include/vltstd -std=c++0x  -o gtest-all.o /project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../../../googletest/src/gtest-all.cc
/u/release/10.5a/questasim/gcc-4.7.4-linux_x86_64/bin/gcc -c -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../.. -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../../impl/sv -fPIC -o uex_irq_services.o /project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../../uex_irq_services.c
/u/release/10.5a/questasim/gcc-4.7.4-linux_x86_64/bin/gcc -c -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../.. -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../../impl/sv -fPIC -o uex_msg_services.o /project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../../uex_msg_services.c
/u/release/10.5a/questasim/gcc-4.7.4-linux_x86_64/bin/gcc -c -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../.. -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../../impl/sv -fPIC -o uex_sys_dpi.o /project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../../impl/sv/uex_sys_dpi.c
ld -r -o uex.o uex_irq_services.o uex_msg_services.o uex_sys_dpi.o
QuestaSim-64 vlog 10.5a Compiler 2016.04 Apr  4 2016
Start time: 16:15:06 on Jan 16,2017
vlog -sv -f /project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/scripts/vlog.f 
-- Compiling package uex_pkg
** Note: (vlog-2286) /project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/uex/ve/sim/../tb/uex_ve_env_pkg.sv(2): Using implicit +incdir+/u/release/10.5a/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Compiling package uex_ve_env_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uex_pkg
-- Compiling package uex_ve_tests_pkg
-- Importing package uex_ve_env_pkg
-- Compiling module uex_ve_tb
-- Importing package uex_ve_tests_pkg

Top level modules:
	uex_ve_tb
End time: 16:15:07 on Jan 16,2017, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vopt 10.5a Compiler 2016.04 Apr  4 2016
Start time: 16:15:07 on Jan 16,2017
vopt -o uex_ve_tb_opt uex_ve_tb -dpiheader uex_ve_tb_dpi.h 

Top level modules:
	uex_ve_tb

Analyzing design...
-- Loading module uex_ve_tb
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
ld -r -o test_sw.o uex_basic_cond_test.o uex_basic_irq_test.o uex_basic_mutex_test.o uex_basic_thread_test.o uex_sv_irq_test.o uex_test_main.o
-- Importing package uex_ve_tests_pkg
-- Importing package uex_ve_env_pkg
-- Importing package uex_pkg
-- Loading package mtiUvm.questa_uvm_pkg
Optimizing 6 design-units (inlining 0/1 module instances, 0/0 UDP instances):
-- Optimizing module uex_ve_tb(fast)
-- Optimizing package uex_pkg(fast)
-- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
-- Optimizing package mtiUvm.questa_uvm_pkg(fast)
-- Optimizing package uex_ve_env_pkg(fast)
-- Optimizing package uex_ve_tests_pkg(fast)
Optimized design name is uex_ve_tb_opt
End time: 16:15:10 on Jan 16,2017, Elapsed time: 0:00:03
Errors: 0, Warnings: 0
ld -r -o googletest.o gtest-all.o
SIMSCRIPTS_TOOLS: 
SIMSCRIPTS_PLUSARGS_TOOLS: 
PLUSARGS: +SW_TESTNAME=UEX.sv_irq_test +UVM_TESTNAME=uex_ve_irq_test
INFACT_IMPORT_TARGETS: 
build-pre-compile: 
build-compile: vlog_compile
build-post-compile: 
build-pre-link: 
build-link: vopt_opt /scratch1/ballance/rundir/ve/qs/dpi.so 
build-post-link: 
make: Leaving directory `/export/scratch/ballance/rundir/ve/qs'
make: Entering directory `/export/scratch/ballance/rundir/ve/qs'
== Simulator: qs == 
== Enabled Tools ==
make: Leaving directory `/export/scratch/ballance/rundir/ve/qs'
QuestaSim-64 vmap 10.5a Lib Mapping Utility 2016.04 Apr  4 2016
vmap work /scratch1/ballance/rundir/ve/qs/work 
Copying /u/release/10.5a/questasim/linux_x86_64/../modelsim.ini to modelsim.ini
Modifying modelsim.ini
# vsim -sv_seed 1 -batch -do "run.do" uex_ve_tb_opt -l simx.log "+TESTNAME=uex_sv_irq_test" "+UVM_TESTNAME=uex_ve_irq_test" "+SW_TESTNAME=UEX.sv_irq_test" -sv_lib /scratch1/ballance/rundir/ve/qs/dpi 
# Start time: 16:15:10 on Jan 16,2017
# Loading /scratch1/ballance/tmp/ballance@infact6_dpi_25233/linux_x86_64_gcc-4.7.4/export_tramp.so
# //  Questa Sim-64
# //  Version 10.5a linux_x86_64 Apr  4 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.uex_pkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.uex_ve_env_pkg(fast)
# Loading work.uex_ve_tests_pkg(fast)
# Loading work.uex_ve_tb(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Compiling /scratch1/ballance/tmp/ballance@infact6_dpi_25233/linux_x86_64_gcc-4.7.4/exportwrapper.c
# Loading /scratch1/ballance/tmp/ballance@infact6_dpi_25233/linux_x86_64_gcc-4.7.4/vsim_auto_compile.so
# Loading /scratch1/ballance/rundir/ve/qs/dpi.so
# Loading /u/release/10.5a/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# 
# do run.do
# SV_SEED: 1
_uex_init()
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test uex_ve_irq_test...
Note: Google Test filter = UEX.sv_irq_test
[==========] Running 1 test from 1 test case.
[----------] Global test environment set-up.
[----------] 1 test from UEX
[ RUN      ] UEX.sv_irq_test
Hello there
--> wait irq
--> irq_handler
irq0
<-- irq_handler
<-- wait irq
--> wait irq
--> irq_handler
irq1
<-- irq_handler
<-- wait irq
--> wait irq
--> irq_handler
irq0
<-- irq_handler
<-- wait irq
--> wait irq
--> irq_handler
irq1
<-- irq_handler
<-- wait irq
--> wait irq
--> irq_handler
irq0
<-- irq_handler
<-- wait irq
--> wait irq
--> irq_handler
irq1
<-- irq_handler
<-- wait irq
--> wait irq
--> irq_handler
irq0
<-- irq_handler
<-- wait irq
--> wait irq
--> irq_handler
irq1
<-- irq_handler
<-- wait irq
--> wait irq
--> irq_handler
irq0
<-- irq_handler
<-- wait irq
--> wait irq
--> irq_handler
irq1
<-- irq_handler
<-- wait irq
--> wait irq
--> irq_handler
irq0
<-- irq_handler
<-- wait irq
--> wait irq
--> irq_handler
irq1
<-- irq_handler
<-- wait irq
--> wait irq
--> irq_handler
irq0
<-- irq_handler
<-- wait irq
--> wait irq
--> irq_handler
irq1
<-- irq_handler
<-- wait irq
--> wait irq
--> irq_handler
irq0
<-- irq_handler
<-- wait irq
--> wait irq
--> irq_handler
irq1
<-- irq_handler
<-- wait irq
[       OK ] UEX.sv_irq_test (0 ms)
[----------] 1 test from UEX (0 ms total)

[----------] Global test environment tear-down
[==========] 1 test from 1 test case ran. (0 ms total)
[  PASSED  ] 1 test.
# NOTE: test status: 0
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 16: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : /u/release/10.5a/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 16 ns  Iteration: 55  Instance: /uex_ve_tb
# Saving coverage database on exit...
# End time: 16:15:11 on Jan 16,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
FAIL: uex_sv_irq_test - no PASS or FAIL
make: Entering directory `/export/scratch/ballance/rundir/ve/qs'
vcover merge /scratch1/ballance/rundir/ve/cov_merge.ucdb /scratch1/ballance/rundir/ve/uex_sv_irq_test_0001/cov.ucdb
QuestaSim-64 vcover 10.5a Coverage Utility 2016.04 Apr  4 2016
Start time: 16:15:11 on Jan 16,2017
vcover merge /scratch1/ballance/rundir/ve/cov_merge.ucdb /scratch1/ballance/rundir/ve/uex_sv_irq_test_0001/cov.ucdb 
QuestaSim-64 vcover 10.5a Coverage Utility 2016.04 Apr  4 2016
Merging file /scratch1/ballance/rundir/ve/uex_sv_irq_test_0001/cov.ucdb
Writing merged result to /scratch1/ballance/rundir/ve/cov_merge.ucdb

End time: 16:15:11 on Jan 16,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
make: Leaving directory `/export/scratch/ballance/rundir/ve/qs'
