strict digraph "" {
	node [label="\N"];
	"181:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f35d5da3350>",
		fillcolor=springgreen,
		label="181:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"182:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f35d5da32d0>",
		fillcolor=turquoise,
		label="182:BL
entry[ptr_wr] <= data_i;
ptr_wr[FIFO_SIZE_LOG2-1:0] <= ptr_wr[FIFO_SIZE_LOG2-1:0] + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f35d5db5b10>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f35d5db5dd0>]",
		style=filled,
		typ=Block];
	"181:IF" -> "182:BL"	 [cond="['wr_i']",
		label=wr_i,
		lineno=181];
	"Leaf_174:AL"	 [def_var="['entry', 'ptr_wr']",
		label="Leaf_174:AL"];
	"182:BL" -> "Leaf_174:AL"	 [cond="[]",
		lineno=None];
	"175:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f35d69c3b10>",
		fillcolor=springgreen,
		label="175:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"175:IF" -> "181:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=175];
	"176:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f35d5da3410>",
		fillcolor=turquoise,
		label="176:BL
ptr_wr <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f35d5da3a90>]",
		style=filled,
		typ=Block];
	"175:IF" -> "176:BL"	 [cond="['rst']",
		label=rst,
		lineno=175];
	"174:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f35d5da3c10>",
		clk_sens=True,
		fillcolor=gold,
		label="174:AL",
		sens="['clk', 'rst']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'data_i', 'wr_i', 'ptr_wr']"];
	"174:AL" -> "175:IF"	 [cond="[]",
		lineno=None];
	"176:BL" -> "Leaf_174:AL"	 [cond="[]",
		lineno=None];
}
