

================================================================
== Vitis HLS Report for 'wide_vadd'
================================================================
* Date:           Thu Jan 14 20:07:06 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        wide_vadd
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.920 ns |   1.08 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_88_1  |        ?|        ?| 147 ~ 210 |          -|          -|     ?|    no    |
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.73>
ST_1 : Operation 6 [1/1] (1.00ns)   --->   "%size_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %size" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:63]   --->   Operation 6 'read' 'size_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 7 [1/1] (0.88ns)   --->   "%add_ln85 = add i32 %size_read, i32" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 7 'add' 'add_ln85' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln85, i32" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 8 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.88ns)   --->   "%sub_ln85 = sub i32, i32 %size_read" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 9 'sub' 'sub_ln85' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln85_1 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %sub_ln85, i32, i32" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 10 'partselect' 'trunc_ln85_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i28 %trunc_ln85_1" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 11 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.85ns)   --->   "%sub_ln85_1 = sub i29, i29 %zext_ln85" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 12 'sub' 'sub_ln85_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln85_2 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %add_ln85, i32, i32" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 13 'partselect' 'trunc_ln85_2' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.35>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8"   --->   Operation 14 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_9, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_11, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_11, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem1"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem2, void @empty_11, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem2"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty, i32, i32, void @empty_7, i32, i32, void @empty_6, void @empty_14, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_1"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_10, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_1"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in2, void @empty, i32, i32, void @empty_7, i32, i32, void @empty_6, void @empty_2, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_1"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in2, void @empty_10, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_1"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty, i32, i32, void @empty_7, i32, i32, void @empty_6, void @empty_4, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_1"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_10, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_1"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %size"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty, i32, i32, void @empty_7, i32, i32, void @empty_6, void @empty_5, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_12, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty, i32, i32, void @empty_7, i32, i32, void @empty_6, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512, void @empty_0, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512, void @empty_0, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.00ns)   --->   "%out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:63]   --->   Operation 34 'read' 'out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 35 [1/1] (1.00ns)   --->   "%in2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in2" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:63]   --->   Operation 35 'read' 'in2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 36 [1/1] (1.00ns)   --->   "%in1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in1" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:63]   --->   Operation 36 'read' 'in1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i28 %trunc_ln85_2" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 37 'zext' 'zext_ln85_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.29ns)   --->   "%select_ln85 = select i1 %tmp, i29 %sub_ln85_1, i29 %zext_ln85_1" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 38 'select' 'select_ln85' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln85 = sext i29 %select_ln85" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 39 'sext' 'sext_ln85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.86ns)   --->   "%size_in16 = add i30 %sext_ln85, i30" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 40 'add' 'size_in16' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln88_1)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %size_in16, i32" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:88]   --->   Operation 41 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.86ns)   --->   "%add_ln88 = add i30 %sext_ln85, i30" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:88]   --->   Operation 42 'add' 'add_ln88' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln88_1)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %add_ln88, i32" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:88]   --->   Operation 43 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.86ns)   --->   "%sub_ln88 = sub i30, i30 %sext_ln85" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:88]   --->   Operation 44 'sub' 'sub_ln88' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_lshr = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %sub_ln88, i32, i32" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:88]   --->   Operation 45 'partselect' 'p_lshr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.83ns)   --->   "%sub_ln88_1 = sub i24, i24 %p_lshr" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:88]   --->   Operation 46 'sub' 'sub_ln88_1' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln88_1)   --->   "%tmp_3 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln88, i32, i32" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:88]   --->   Operation 47 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln88_1)   --->   "%select_ln88 = select i1 %tmp_2, i24 %sub_ln88_1, i24 %tmp_3" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:88]   --->   Operation 48 'select' 'select_ln88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln88_1 = select i1 %tmp_1, i24, i24 %select_ln88" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:88]   --->   Operation 49 'select' 'select_ln88_1' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %select_ln88_1, i6" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:88]   --->   Operation 50 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln88 = sext i30 %tmp_4" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:88]   --->   Operation 51 'sext' 'sext_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.60ns)   --->   "%br_ln88 = br void" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:88]   --->   Operation 52 'br' 'br_ln88' <Predicate = true> <Delay = 0.60>

State 3 <SV = 2> <Delay = 1.06>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%i = phi i64 %add_ln97, void %.split, i64, void" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:97]   --->   Operation 53 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.06ns)   --->   "%icmp_ln88 = icmp_eq  i64 %i, i64 %sext_ln88" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:88]   --->   Operation 54 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %.split, void" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:88]   --->   Operation 55 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln125 = ret" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:125]   --->   Operation 56 'ret' 'ret_ln125' <Predicate = (icmp_ln88)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.59>
ST_4 : Operation 57 [1/1] (1.14ns)   --->   "%add_ln97 = add i64 %i, i64" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:97]   --->   Operation 57 'add' 'add_ln97' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [2/2] (2.59ns)   --->   "%call_ln97 = call void @dataflow_in_loop_VITIS_LOOP_88_1, i64 %i, i32 %size_read, i64 %in1_read, i512 %gmem, i64 %in2_read, i512 %gmem1, i64 %out_read, i512 %gmem2" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:97]   --->   Operation 58 'call' 'call_ln97' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:88]   --->   Operation 59 'specloopname' 'specloopname_ln88' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln97 = call void @dataflow_in_loop_VITIS_LOOP_88_1, i64 %i, i32 %size_read, i64 %in1_read, i512 %gmem, i64 %in2_read, i512 %gmem1, i64 %out_read, i512 %gmem2" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:97]   --->   Operation 60 'call' 'call_ln97' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln88 = br void" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:88]   --->   Operation 61 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2.74ns
The critical path consists of the following:
	wire read on port 'size' (/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:63) [28]  (1 ns)
	'sub' operation ('sub_ln85', /home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85) [34]  (0.88 ns)
	'sub' operation ('sub_ln85_1', /home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85) [37]  (0.856 ns)

 <State 2>: 2.36ns
The critical path consists of the following:
	'select' operation ('select_ln85', /home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85) [40]  (0.3 ns)
	'sub' operation ('sub_ln88', /home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:88) [46]  (0.862 ns)
	'sub' operation ('sub_ln88_1', /home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:88) [48]  (0.833 ns)
	'select' operation ('select_ln88', /home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:88) [50]  (0 ns)
	'select' operation ('select_ln88_1', /home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:88) [51]  (0.362 ns)

 <State 3>: 1.06ns
The critical path consists of the following:
	'phi' operation ('i', /home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:97) with incoming values : ('add_ln97', /home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:97) [56]  (0 ns)
	'icmp' operation ('icmp_ln88', /home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:88) [57]  (1.06 ns)

 <State 4>: 2.6ns
The critical path consists of the following:
	'call' operation ('call_ln97', /home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:97) to 'dataflow_in_loop_VITIS_LOOP_88_1' [62]  (2.6 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
