Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Mar 14 20:45:54 2024
| Host         : DESKTOP-TN92N90 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
DPIR-1     Warning           Asynchronous driver check                           27          
HPDR-1     Warning           Port pin direction inconsistency                    16          
TIMING-9   Warning           Unknown CDC Logic                                   1           
TIMING-10  Warning           Missing property on synchronizer                    1           
TIMING-16  Warning           Large setup violation                               82          
TIMING-18  Warning           Missing input or output delay                       30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -26.120     -515.614                    152                 9941        0.018        0.000                      0                 9927        1.845        0.000                       0                  5510  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
adc_clk                              {0.000 4.000}        8.000           125.000         
clk_fpga_0                           {0.000 4.000}        8.000           125.000         
rx_clk                               {0.000 2.000}        4.000           250.000         
system_i/DAC/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0        {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                  -26.120     -515.614                    152                 1678        0.035        0.000                      0                 1664        3.020        0.000                       0                   950  
clk_fpga_0                                 0.711        0.000                      0                 8263        0.018        0.000                      0                 8263        3.020        0.000                       0                  4552  
system_i/DAC/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                          1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                          5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0    adc_clk       
(none)                      clk_fpga_0    
(none)        adc_clk       clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                                                 
(none)                       adc_clk                                                   
(none)                       clk_out1_system_clk_wiz_0_0                               
(none)                       clkfbout_system_clk_wiz_0_0                               
(none)                       rx_clk                                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :          152  Failing Endpoints,  Worst Slack      -26.120ns,  Total Violation     -515.614ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -26.120ns  (required time - arrival time)
  Source:                 system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        33.959ns  (logic 22.601ns (66.553%)  route 11.358ns (33.447%))
  Logic Levels:           119  (CARRY4=107 LUT1=1 LUT2=9 LUT3=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.656     4.817    system_i/lock_in/inst/clk
    SLICE_X25Y29         FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y29         FDRE (Prop_fdre_C_Q)         0.456     5.273 f  system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/Q
                         net (fo=5, routed)           0.440     5.714    system_i/lock_in/inst/lock_in/multiplicador/ref/parameter_0_reg[1]_repN_alias
    SLICE_X22Y30         LUT1 (Prop_lut1_I0_O)        0.124     5.838 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0_i_7/O
                         net (fo=1, routed)           0.000     5.838    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0_i_7_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.388 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0/CO[3]
                         net (fo=1, routed)           0.000     6.388    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__0/CO[3]
                         net (fo=1, routed)           0.000     6.502    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__0_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__1/CO[3]
                         net (fo=1, routed)           0.000     6.616    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.730 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__2/CO[3]
                         net (fo=1, routed)           0.000     6.730    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__2_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.844 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__3/CO[3]
                         net (fo=1, routed)           0.000     6.844    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__3_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.958 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__4/CO[3]
                         net (fo=1, routed)           0.000     6.958    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__4_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.072 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__5/CO[3]
                         net (fo=1, routed)           0.000     7.072    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__5_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__6/CO[3]
                         net (fo=1, routed)           0.000     7.186    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__6_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.457 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__7/CO[0]
                         net (fo=36, routed)          1.069     8.526    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__7_n_3
    SLICE_X21Y29         LUT2 (Prop_lut2_I1_O)        0.373     8.899 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__8_i_4/O
                         net (fo=1, routed)           0.000     8.899    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__8_i_4_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.449 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__8/CO[3]
                         net (fo=1, routed)           0.000     9.449    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__8_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.563 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__9/CO[3]
                         net (fo=1, routed)           0.000     9.563    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__9_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.677 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__10/CO[3]
                         net (fo=1, routed)           0.000     9.677    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__10_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__11/CO[3]
                         net (fo=1, routed)           0.000     9.791    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__11_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__12/CO[3]
                         net (fo=1, routed)           0.000     9.905    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__12_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.019 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__13/CO[3]
                         net (fo=1, routed)           0.000    10.019    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__13_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.133 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__14/CO[3]
                         net (fo=1, routed)           0.000    10.133    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__14_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.247 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__15/CO[3]
                         net (fo=1, routed)           0.000    10.247    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__15_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.404 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__16/CO[1]
                         net (fo=37, routed)          0.999    11.403    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__16_n_2
    SLICE_X23Y29         LUT2 (Prop_lut2_I1_O)        0.329    11.732 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__17_i_4/O
                         net (fo=1, routed)           0.000    11.732    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__17_i_4_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.282 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__17/CO[3]
                         net (fo=1, routed)           0.000    12.282    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__17_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.396 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__18/CO[3]
                         net (fo=1, routed)           0.000    12.396    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__18_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.510 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__19/CO[3]
                         net (fo=1, routed)           0.000    12.510    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__19_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.624 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__20/CO[3]
                         net (fo=1, routed)           0.000    12.624    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__20_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.738 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__21/CO[3]
                         net (fo=1, routed)           0.000    12.738    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__21_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.852 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__22/CO[3]
                         net (fo=1, routed)           0.000    12.852    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__22_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.966 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__23/CO[3]
                         net (fo=1, routed)           0.000    12.966    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__23_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.080 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__24/CO[3]
                         net (fo=1, routed)           0.000    13.080    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__24_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.237 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__25/CO[1]
                         net (fo=37, routed)          1.105    14.342    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__25_n_2
    SLICE_X24Y27         LUT2 (Prop_lut2_I1_O)        0.329    14.671 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__26_i_4/O
                         net (fo=1, routed)           0.000    14.671    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__26_i_4_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.204 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__26/CO[3]
                         net (fo=1, routed)           0.000    15.204    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__26_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.321 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__27/CO[3]
                         net (fo=1, routed)           0.000    15.321    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__27_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.438 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__28/CO[3]
                         net (fo=1, routed)           0.000    15.438    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__28_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.555 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__29/CO[3]
                         net (fo=1, routed)           0.000    15.555    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__29_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.672 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__30/CO[3]
                         net (fo=1, routed)           0.000    15.672    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__30_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.789 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__31/CO[3]
                         net (fo=1, routed)           0.000    15.789    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__31_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.906 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__32/CO[3]
                         net (fo=1, routed)           0.000    15.906    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__32_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.023 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__33/CO[3]
                         net (fo=1, routed)           0.000    16.023    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__33_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    16.202 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__34/CO[1]
                         net (fo=37, routed)          0.879    17.081    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__34_n_2
    SLICE_X25Y27         LUT2 (Prop_lut2_I1_O)        0.332    17.413 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__35_i_4/O
                         net (fo=1, routed)           0.000    17.413    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__35_i_4_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.963 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__35/CO[3]
                         net (fo=1, routed)           0.000    17.963    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__35_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.077 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__36/CO[3]
                         net (fo=1, routed)           0.000    18.077    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__36_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.191 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__37/CO[3]
                         net (fo=1, routed)           0.000    18.191    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__37_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.305 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__38/CO[3]
                         net (fo=1, routed)           0.000    18.305    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__38_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.419 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__39/CO[3]
                         net (fo=1, routed)           0.000    18.419    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__39_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.533 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__40/CO[3]
                         net (fo=1, routed)           0.000    18.533    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__40_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.647 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__41/CO[3]
                         net (fo=1, routed)           0.000    18.647    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__41_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.761 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__42/CO[3]
                         net (fo=1, routed)           0.000    18.761    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__42_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    18.939 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__43/CO[1]
                         net (fo=37, routed)          0.998    19.938    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__43_n_2
    SLICE_X26Y30         LUT2 (Prop_lut2_I1_O)        0.329    20.267 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__44_i_4/O
                         net (fo=1, routed)           0.000    20.267    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__44_i_4_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.817 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__44/CO[3]
                         net (fo=1, routed)           0.000    20.817    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__44_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.931 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__45/CO[3]
                         net (fo=1, routed)           0.000    20.931    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__45_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.045 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__46/CO[3]
                         net (fo=1, routed)           0.000    21.045    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__46_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.159 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__47/CO[3]
                         net (fo=1, routed)           0.000    21.159    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__47_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.273 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__48/CO[3]
                         net (fo=1, routed)           0.000    21.273    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__48_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.387 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__49/CO[3]
                         net (fo=1, routed)           0.000    21.387    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__49_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.501 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__50/CO[3]
                         net (fo=1, routed)           0.000    21.501    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__50_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.615 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__51/CO[3]
                         net (fo=1, routed)           0.000    21.615    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__51_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.793 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__52/CO[1]
                         net (fo=37, routed)          0.974    22.767    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__52_n_2
    SLICE_X27Y33         LUT2 (Prop_lut2_I1_O)        0.329    23.096 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__53_i_4/O
                         net (fo=1, routed)           0.000    23.096    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__53_i_4_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.646 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__53/CO[3]
                         net (fo=1, routed)           0.000    23.646    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__53_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.760 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__54/CO[3]
                         net (fo=1, routed)           0.000    23.760    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__54_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.874 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__55/CO[3]
                         net (fo=1, routed)           0.000    23.874    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__55_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.988 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__56/CO[3]
                         net (fo=1, routed)           0.000    23.988    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__56_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.102 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__57/CO[3]
                         net (fo=1, routed)           0.000    24.102    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__57_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.216 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__58/CO[3]
                         net (fo=1, routed)           0.000    24.216    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__58_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.330 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__59/CO[3]
                         net (fo=1, routed)           0.000    24.330    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__59_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.444 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__60/CO[3]
                         net (fo=1, routed)           0.000    24.444    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__60_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.622 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__61/CO[1]
                         net (fo=37, routed)          0.888    25.510    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__61_n_2
    SLICE_X26Y40         LUT3 (Prop_lut3_I0_O)        0.329    25.839 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__63_i_3/O
                         net (fo=1, routed)           0.000    25.839    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__63_i_3_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.389 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__63/CO[3]
                         net (fo=1, routed)           0.000    26.389    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__63_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.503 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__64/CO[3]
                         net (fo=1, routed)           0.000    26.503    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__64_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.617 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__65/CO[3]
                         net (fo=1, routed)           0.000    26.617    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__65_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.731 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__66/CO[3]
                         net (fo=1, routed)           0.000    26.731    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__66_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.845 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__67/CO[3]
                         net (fo=1, routed)           0.000    26.845    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__67_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.959 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__68/CO[3]
                         net (fo=1, routed)           0.000    26.959    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__68_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.073 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__69/CO[3]
                         net (fo=1, routed)           0.000    27.073    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__69_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.251 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__70/CO[1]
                         net (fo=37, routed)          1.121    28.372    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__70_n_2
    SLICE_X21Y43         LUT2 (Prop_lut2_I1_O)        0.329    28.701 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__71_i_4/O
                         net (fo=1, routed)           0.000    28.701    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__71_i_4_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.251 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__71/CO[3]
                         net (fo=1, routed)           0.000    29.251    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__71_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.365 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__72/CO[3]
                         net (fo=1, routed)           0.000    29.365    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__72_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.479 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__73/CO[3]
                         net (fo=1, routed)           0.000    29.479    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__73_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.593 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__74/CO[3]
                         net (fo=1, routed)           0.000    29.593    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__74_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__75/CO[3]
                         net (fo=1, routed)           0.000    29.707    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__75_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__76/CO[3]
                         net (fo=1, routed)           0.000    29.821    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__76_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.935 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__77/CO[3]
                         net (fo=1, routed)           0.001    29.936    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__77_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.050 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__78/CO[3]
                         net (fo=1, routed)           0.000    30.050    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__78_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.228 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__79/CO[1]
                         net (fo=37, routed)          0.872    31.100    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__79_n_2
    SLICE_X23Y45         LUT2 (Prop_lut2_I1_O)        0.329    31.429 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__80_i_4/O
                         net (fo=1, routed)           0.000    31.429    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__80_i_4_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.979 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__80/CO[3]
                         net (fo=1, routed)           0.000    31.979    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__80_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.093 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__81/CO[3]
                         net (fo=1, routed)           0.000    32.093    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__81_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.207 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__82/CO[3]
                         net (fo=1, routed)           0.000    32.207    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__82_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.321 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__83/CO[3]
                         net (fo=1, routed)           0.000    32.321    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__83_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.435 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__84/CO[3]
                         net (fo=1, routed)           0.001    32.436    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__84_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.550 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__85/CO[3]
                         net (fo=1, routed)           0.000    32.550    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__85_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.664 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__86/CO[3]
                         net (fo=1, routed)           0.000    32.664    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__86_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.778 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__87/CO[3]
                         net (fo=1, routed)           0.000    32.778    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__87_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.956 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__88/CO[1]
                         net (fo=37, routed)          1.007    33.964    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__88_n_2
    SLICE_X24Y45         LUT2 (Prop_lut2_I1_O)        0.329    34.293 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__89_i_4/O
                         net (fo=1, routed)           0.000    34.293    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__89_i_4_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.826 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__89/CO[3]
                         net (fo=1, routed)           0.000    34.826    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__89_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.943 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__90/CO[3]
                         net (fo=1, routed)           0.000    34.943    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__90_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.060 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__91/CO[3]
                         net (fo=1, routed)           0.000    35.060    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__91_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.177 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__92/CO[3]
                         net (fo=1, routed)           0.000    35.177    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__92_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.294 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__93/CO[3]
                         net (fo=1, routed)           0.001    35.294    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__93_n_0
    SLICE_X24Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.411 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__94/CO[3]
                         net (fo=1, routed)           0.000    35.411    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__94_n_0
    SLICE_X24Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.528 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__95/CO[3]
                         net (fo=1, routed)           0.000    35.528    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__95_n_0
    SLICE_X24Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.645 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__96/CO[3]
                         net (fo=1, routed)           0.000    35.645    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__96_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.824 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__97/CO[1]
                         net (fo=37, routed)          1.000    36.825    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__97_n_2
    SLICE_X25Y48         LUT3 (Prop_lut3_I0_O)        0.332    37.157 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__98_i_4/O
                         net (fo=1, routed)           0.000    37.157    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__98_i_4_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.707 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__98/CO[3]
                         net (fo=1, routed)           0.000    37.707    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__98_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.821 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__99/CO[3]
                         net (fo=1, routed)           0.001    37.821    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__99_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.935 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__100/CO[3]
                         net (fo=1, routed)           0.000    37.935    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__100_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.049 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__101/CO[3]
                         net (fo=1, routed)           0.000    38.049    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__101_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.163 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__102/CO[3]
                         net (fo=1, routed)           0.000    38.163    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__102_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.277 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__103/CO[3]
                         net (fo=1, routed)           0.000    38.277    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__103_n_0
    SLICE_X25Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.391 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__104/CO[3]
                         net (fo=1, routed)           0.000    38.391    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__104_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.505 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__105/CO[3]
                         net (fo=1, routed)           0.000    38.505    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__105_n_0
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.776 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__106/CO[0]
                         net (fo=1, routed)           0.000    38.776    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__106_n_3
    SLICE_X25Y56         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.485    12.397    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X25Y56         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[0]/C
                         clock pessimism              0.249    12.646    
                         clock uncertainty           -0.035    12.610    
    SLICE_X25Y56         FDRE (Setup_fdre_C_D)        0.046    12.656    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[0]
  -------------------------------------------------------------------
                         required time                         12.656    
                         arrival time                         -38.776    
  -------------------------------------------------------------------
                         slack                                -26.120    

Slack (VIOLATED) :        -23.148ns  (required time - arrival time)
  Source:                 system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        31.007ns  (logic 20.650ns (66.597%)  route 10.357ns (33.403%))
  Logic Levels:           109  (CARRY4=98 LUT1=1 LUT2=9 LUT3=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.656     4.817    system_i/lock_in/inst/clk
    SLICE_X25Y29         FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y29         FDRE (Prop_fdre_C_Q)         0.456     5.273 f  system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/Q
                         net (fo=5, routed)           0.440     5.714    system_i/lock_in/inst/lock_in/multiplicador/ref/parameter_0_reg[1]_repN_alias
    SLICE_X22Y30         LUT1 (Prop_lut1_I0_O)        0.124     5.838 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0_i_7/O
                         net (fo=1, routed)           0.000     5.838    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0_i_7_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.388 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0/CO[3]
                         net (fo=1, routed)           0.000     6.388    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__0/CO[3]
                         net (fo=1, routed)           0.000     6.502    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__0_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__1/CO[3]
                         net (fo=1, routed)           0.000     6.616    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.730 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__2/CO[3]
                         net (fo=1, routed)           0.000     6.730    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__2_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.844 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__3/CO[3]
                         net (fo=1, routed)           0.000     6.844    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__3_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.958 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__4/CO[3]
                         net (fo=1, routed)           0.000     6.958    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__4_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.072 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__5/CO[3]
                         net (fo=1, routed)           0.000     7.072    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__5_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__6/CO[3]
                         net (fo=1, routed)           0.000     7.186    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__6_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.457 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__7/CO[0]
                         net (fo=36, routed)          1.069     8.526    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__7_n_3
    SLICE_X21Y29         LUT2 (Prop_lut2_I1_O)        0.373     8.899 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__8_i_4/O
                         net (fo=1, routed)           0.000     8.899    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__8_i_4_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.449 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__8/CO[3]
                         net (fo=1, routed)           0.000     9.449    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__8_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.563 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__9/CO[3]
                         net (fo=1, routed)           0.000     9.563    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__9_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.677 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__10/CO[3]
                         net (fo=1, routed)           0.000     9.677    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__10_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__11/CO[3]
                         net (fo=1, routed)           0.000     9.791    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__11_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__12/CO[3]
                         net (fo=1, routed)           0.000     9.905    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__12_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.019 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__13/CO[3]
                         net (fo=1, routed)           0.000    10.019    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__13_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.133 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__14/CO[3]
                         net (fo=1, routed)           0.000    10.133    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__14_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.247 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__15/CO[3]
                         net (fo=1, routed)           0.000    10.247    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__15_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.404 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__16/CO[1]
                         net (fo=37, routed)          0.999    11.403    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__16_n_2
    SLICE_X23Y29         LUT2 (Prop_lut2_I1_O)        0.329    11.732 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__17_i_4/O
                         net (fo=1, routed)           0.000    11.732    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__17_i_4_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.282 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__17/CO[3]
                         net (fo=1, routed)           0.000    12.282    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__17_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.396 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__18/CO[3]
                         net (fo=1, routed)           0.000    12.396    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__18_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.510 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__19/CO[3]
                         net (fo=1, routed)           0.000    12.510    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__19_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.624 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__20/CO[3]
                         net (fo=1, routed)           0.000    12.624    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__20_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.738 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__21/CO[3]
                         net (fo=1, routed)           0.000    12.738    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__21_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.852 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__22/CO[3]
                         net (fo=1, routed)           0.000    12.852    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__22_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.966 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__23/CO[3]
                         net (fo=1, routed)           0.000    12.966    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__23_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.080 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__24/CO[3]
                         net (fo=1, routed)           0.000    13.080    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__24_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.237 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__25/CO[1]
                         net (fo=37, routed)          1.105    14.342    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__25_n_2
    SLICE_X24Y27         LUT2 (Prop_lut2_I1_O)        0.329    14.671 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__26_i_4/O
                         net (fo=1, routed)           0.000    14.671    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__26_i_4_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.204 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__26/CO[3]
                         net (fo=1, routed)           0.000    15.204    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__26_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.321 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__27/CO[3]
                         net (fo=1, routed)           0.000    15.321    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__27_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.438 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__28/CO[3]
                         net (fo=1, routed)           0.000    15.438    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__28_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.555 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__29/CO[3]
                         net (fo=1, routed)           0.000    15.555    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__29_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.672 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__30/CO[3]
                         net (fo=1, routed)           0.000    15.672    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__30_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.789 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__31/CO[3]
                         net (fo=1, routed)           0.000    15.789    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__31_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.906 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__32/CO[3]
                         net (fo=1, routed)           0.000    15.906    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__32_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.023 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__33/CO[3]
                         net (fo=1, routed)           0.000    16.023    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__33_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    16.202 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__34/CO[1]
                         net (fo=37, routed)          0.879    17.081    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__34_n_2
    SLICE_X25Y27         LUT2 (Prop_lut2_I1_O)        0.332    17.413 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__35_i_4/O
                         net (fo=1, routed)           0.000    17.413    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__35_i_4_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.963 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__35/CO[3]
                         net (fo=1, routed)           0.000    17.963    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__35_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.077 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__36/CO[3]
                         net (fo=1, routed)           0.000    18.077    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__36_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.191 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__37/CO[3]
                         net (fo=1, routed)           0.000    18.191    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__37_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.305 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__38/CO[3]
                         net (fo=1, routed)           0.000    18.305    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__38_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.419 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__39/CO[3]
                         net (fo=1, routed)           0.000    18.419    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__39_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.533 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__40/CO[3]
                         net (fo=1, routed)           0.000    18.533    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__40_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.647 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__41/CO[3]
                         net (fo=1, routed)           0.000    18.647    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__41_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.761 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__42/CO[3]
                         net (fo=1, routed)           0.000    18.761    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__42_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    18.939 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__43/CO[1]
                         net (fo=37, routed)          0.998    19.938    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__43_n_2
    SLICE_X26Y30         LUT2 (Prop_lut2_I1_O)        0.329    20.267 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__44_i_4/O
                         net (fo=1, routed)           0.000    20.267    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__44_i_4_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.817 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__44/CO[3]
                         net (fo=1, routed)           0.000    20.817    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__44_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.931 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__45/CO[3]
                         net (fo=1, routed)           0.000    20.931    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__45_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.045 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__46/CO[3]
                         net (fo=1, routed)           0.000    21.045    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__46_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.159 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__47/CO[3]
                         net (fo=1, routed)           0.000    21.159    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__47_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.273 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__48/CO[3]
                         net (fo=1, routed)           0.000    21.273    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__48_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.387 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__49/CO[3]
                         net (fo=1, routed)           0.000    21.387    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__49_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.501 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__50/CO[3]
                         net (fo=1, routed)           0.000    21.501    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__50_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.615 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__51/CO[3]
                         net (fo=1, routed)           0.000    21.615    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__51_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.793 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__52/CO[1]
                         net (fo=37, routed)          0.974    22.767    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__52_n_2
    SLICE_X27Y33         LUT2 (Prop_lut2_I1_O)        0.329    23.096 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__53_i_4/O
                         net (fo=1, routed)           0.000    23.096    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__53_i_4_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.646 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__53/CO[3]
                         net (fo=1, routed)           0.000    23.646    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__53_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.760 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__54/CO[3]
                         net (fo=1, routed)           0.000    23.760    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__54_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.874 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__55/CO[3]
                         net (fo=1, routed)           0.000    23.874    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__55_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.988 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__56/CO[3]
                         net (fo=1, routed)           0.000    23.988    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__56_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.102 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__57/CO[3]
                         net (fo=1, routed)           0.000    24.102    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__57_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.216 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__58/CO[3]
                         net (fo=1, routed)           0.000    24.216    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__58_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.330 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__59/CO[3]
                         net (fo=1, routed)           0.000    24.330    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__59_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.444 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__60/CO[3]
                         net (fo=1, routed)           0.000    24.444    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__60_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.622 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__61/CO[1]
                         net (fo=37, routed)          0.888    25.510    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__61_n_2
    SLICE_X26Y40         LUT3 (Prop_lut3_I0_O)        0.329    25.839 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__63_i_3/O
                         net (fo=1, routed)           0.000    25.839    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__63_i_3_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.389 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__63/CO[3]
                         net (fo=1, routed)           0.000    26.389    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__63_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.503 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__64/CO[3]
                         net (fo=1, routed)           0.000    26.503    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__64_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.617 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__65/CO[3]
                         net (fo=1, routed)           0.000    26.617    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__65_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.731 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__66/CO[3]
                         net (fo=1, routed)           0.000    26.731    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__66_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.845 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__67/CO[3]
                         net (fo=1, routed)           0.000    26.845    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__67_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.959 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__68/CO[3]
                         net (fo=1, routed)           0.000    26.959    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__68_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.073 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__69/CO[3]
                         net (fo=1, routed)           0.000    27.073    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__69_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.251 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__70/CO[1]
                         net (fo=37, routed)          1.121    28.372    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__70_n_2
    SLICE_X21Y43         LUT2 (Prop_lut2_I1_O)        0.329    28.701 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__71_i_4/O
                         net (fo=1, routed)           0.000    28.701    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__71_i_4_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.251 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__71/CO[3]
                         net (fo=1, routed)           0.000    29.251    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__71_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.365 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__72/CO[3]
                         net (fo=1, routed)           0.000    29.365    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__72_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.479 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__73/CO[3]
                         net (fo=1, routed)           0.000    29.479    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__73_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.593 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__74/CO[3]
                         net (fo=1, routed)           0.000    29.593    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__74_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__75/CO[3]
                         net (fo=1, routed)           0.000    29.707    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__75_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__76/CO[3]
                         net (fo=1, routed)           0.000    29.821    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__76_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.935 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__77/CO[3]
                         net (fo=1, routed)           0.001    29.936    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__77_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.050 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__78/CO[3]
                         net (fo=1, routed)           0.000    30.050    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__78_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.228 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__79/CO[1]
                         net (fo=37, routed)          0.872    31.100    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__79_n_2
    SLICE_X23Y45         LUT2 (Prop_lut2_I1_O)        0.329    31.429 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__80_i_4/O
                         net (fo=1, routed)           0.000    31.429    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__80_i_4_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.979 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__80/CO[3]
                         net (fo=1, routed)           0.000    31.979    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__80_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.093 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__81/CO[3]
                         net (fo=1, routed)           0.000    32.093    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__81_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.207 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__82/CO[3]
                         net (fo=1, routed)           0.000    32.207    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__82_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.321 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__83/CO[3]
                         net (fo=1, routed)           0.000    32.321    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__83_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.435 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__84/CO[3]
                         net (fo=1, routed)           0.001    32.436    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__84_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.550 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__85/CO[3]
                         net (fo=1, routed)           0.000    32.550    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__85_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.664 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__86/CO[3]
                         net (fo=1, routed)           0.000    32.664    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__86_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.778 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__87/CO[3]
                         net (fo=1, routed)           0.000    32.778    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__87_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.956 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__88/CO[1]
                         net (fo=37, routed)          1.007    33.964    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__88_n_2
    SLICE_X24Y45         LUT2 (Prop_lut2_I1_O)        0.329    34.293 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__89_i_4/O
                         net (fo=1, routed)           0.000    34.293    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__89_i_4_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.826 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__89/CO[3]
                         net (fo=1, routed)           0.000    34.826    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__89_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.943 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__90/CO[3]
                         net (fo=1, routed)           0.000    34.943    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__90_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.060 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__91/CO[3]
                         net (fo=1, routed)           0.000    35.060    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__91_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.177 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__92/CO[3]
                         net (fo=1, routed)           0.000    35.177    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__92_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.294 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__93/CO[3]
                         net (fo=1, routed)           0.001    35.294    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__93_n_0
    SLICE_X24Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.411 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__94/CO[3]
                         net (fo=1, routed)           0.000    35.411    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__94_n_0
    SLICE_X24Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.528 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__95/CO[3]
                         net (fo=1, routed)           0.000    35.528    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__95_n_0
    SLICE_X24Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.645 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__96/CO[3]
                         net (fo=1, routed)           0.000    35.645    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__96_n_0
    SLICE_X24Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.824 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__97/CO[1]
                         net (fo=37, routed)          0.000    35.824    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__97_n_2
    SLICE_X24Y53         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.485    12.397    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X24Y53         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[1]/C
                         clock pessimism              0.249    12.646    
                         clock uncertainty           -0.035    12.610    
    SLICE_X24Y53         FDRE (Setup_fdre_C_D)        0.066    12.676    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[1]
  -------------------------------------------------------------------
                         required time                         12.676    
                         arrival time                         -35.824    
  -------------------------------------------------------------------
                         slack                                -23.148    

Slack (VIOLATED) :        -20.329ns  (required time - arrival time)
  Source:                 system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        28.139ns  (logic 18.790ns (66.776%)  route 9.349ns (33.224%))
  Logic Levels:           99  (CARRY4=89 LUT1=1 LUT2=8 LUT3=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.656     4.817    system_i/lock_in/inst/clk
    SLICE_X25Y29         FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y29         FDRE (Prop_fdre_C_Q)         0.456     5.273 f  system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/Q
                         net (fo=5, routed)           0.440     5.714    system_i/lock_in/inst/lock_in/multiplicador/ref/parameter_0_reg[1]_repN_alias
    SLICE_X22Y30         LUT1 (Prop_lut1_I0_O)        0.124     5.838 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0_i_7/O
                         net (fo=1, routed)           0.000     5.838    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0_i_7_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.388 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0/CO[3]
                         net (fo=1, routed)           0.000     6.388    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__0/CO[3]
                         net (fo=1, routed)           0.000     6.502    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__0_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__1/CO[3]
                         net (fo=1, routed)           0.000     6.616    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.730 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__2/CO[3]
                         net (fo=1, routed)           0.000     6.730    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__2_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.844 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__3/CO[3]
                         net (fo=1, routed)           0.000     6.844    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__3_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.958 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__4/CO[3]
                         net (fo=1, routed)           0.000     6.958    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__4_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.072 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__5/CO[3]
                         net (fo=1, routed)           0.000     7.072    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__5_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__6/CO[3]
                         net (fo=1, routed)           0.000     7.186    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__6_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.457 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__7/CO[0]
                         net (fo=36, routed)          1.069     8.526    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__7_n_3
    SLICE_X21Y29         LUT2 (Prop_lut2_I1_O)        0.373     8.899 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__8_i_4/O
                         net (fo=1, routed)           0.000     8.899    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__8_i_4_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.449 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__8/CO[3]
                         net (fo=1, routed)           0.000     9.449    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__8_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.563 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__9/CO[3]
                         net (fo=1, routed)           0.000     9.563    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__9_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.677 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__10/CO[3]
                         net (fo=1, routed)           0.000     9.677    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__10_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__11/CO[3]
                         net (fo=1, routed)           0.000     9.791    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__11_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__12/CO[3]
                         net (fo=1, routed)           0.000     9.905    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__12_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.019 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__13/CO[3]
                         net (fo=1, routed)           0.000    10.019    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__13_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.133 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__14/CO[3]
                         net (fo=1, routed)           0.000    10.133    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__14_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.247 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__15/CO[3]
                         net (fo=1, routed)           0.000    10.247    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__15_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.404 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__16/CO[1]
                         net (fo=37, routed)          0.999    11.403    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__16_n_2
    SLICE_X23Y29         LUT2 (Prop_lut2_I1_O)        0.329    11.732 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__17_i_4/O
                         net (fo=1, routed)           0.000    11.732    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__17_i_4_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.282 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__17/CO[3]
                         net (fo=1, routed)           0.000    12.282    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__17_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.396 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__18/CO[3]
                         net (fo=1, routed)           0.000    12.396    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__18_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.510 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__19/CO[3]
                         net (fo=1, routed)           0.000    12.510    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__19_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.624 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__20/CO[3]
                         net (fo=1, routed)           0.000    12.624    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__20_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.738 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__21/CO[3]
                         net (fo=1, routed)           0.000    12.738    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__21_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.852 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__22/CO[3]
                         net (fo=1, routed)           0.000    12.852    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__22_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.966 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__23/CO[3]
                         net (fo=1, routed)           0.000    12.966    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__23_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.080 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__24/CO[3]
                         net (fo=1, routed)           0.000    13.080    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__24_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.237 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__25/CO[1]
                         net (fo=37, routed)          1.105    14.342    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__25_n_2
    SLICE_X24Y27         LUT2 (Prop_lut2_I1_O)        0.329    14.671 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__26_i_4/O
                         net (fo=1, routed)           0.000    14.671    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__26_i_4_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.204 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__26/CO[3]
                         net (fo=1, routed)           0.000    15.204    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__26_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.321 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__27/CO[3]
                         net (fo=1, routed)           0.000    15.321    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__27_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.438 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__28/CO[3]
                         net (fo=1, routed)           0.000    15.438    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__28_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.555 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__29/CO[3]
                         net (fo=1, routed)           0.000    15.555    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__29_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.672 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__30/CO[3]
                         net (fo=1, routed)           0.000    15.672    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__30_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.789 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__31/CO[3]
                         net (fo=1, routed)           0.000    15.789    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__31_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.906 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__32/CO[3]
                         net (fo=1, routed)           0.000    15.906    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__32_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.023 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__33/CO[3]
                         net (fo=1, routed)           0.000    16.023    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__33_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    16.202 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__34/CO[1]
                         net (fo=37, routed)          0.879    17.081    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__34_n_2
    SLICE_X25Y27         LUT2 (Prop_lut2_I1_O)        0.332    17.413 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__35_i_4/O
                         net (fo=1, routed)           0.000    17.413    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__35_i_4_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.963 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__35/CO[3]
                         net (fo=1, routed)           0.000    17.963    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__35_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.077 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__36/CO[3]
                         net (fo=1, routed)           0.000    18.077    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__36_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.191 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__37/CO[3]
                         net (fo=1, routed)           0.000    18.191    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__37_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.305 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__38/CO[3]
                         net (fo=1, routed)           0.000    18.305    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__38_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.419 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__39/CO[3]
                         net (fo=1, routed)           0.000    18.419    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__39_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.533 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__40/CO[3]
                         net (fo=1, routed)           0.000    18.533    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__40_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.647 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__41/CO[3]
                         net (fo=1, routed)           0.000    18.647    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__41_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.761 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__42/CO[3]
                         net (fo=1, routed)           0.000    18.761    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__42_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    18.939 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__43/CO[1]
                         net (fo=37, routed)          0.998    19.938    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__43_n_2
    SLICE_X26Y30         LUT2 (Prop_lut2_I1_O)        0.329    20.267 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__44_i_4/O
                         net (fo=1, routed)           0.000    20.267    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__44_i_4_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.817 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__44/CO[3]
                         net (fo=1, routed)           0.000    20.817    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__44_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.931 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__45/CO[3]
                         net (fo=1, routed)           0.000    20.931    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__45_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.045 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__46/CO[3]
                         net (fo=1, routed)           0.000    21.045    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__46_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.159 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__47/CO[3]
                         net (fo=1, routed)           0.000    21.159    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__47_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.273 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__48/CO[3]
                         net (fo=1, routed)           0.000    21.273    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__48_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.387 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__49/CO[3]
                         net (fo=1, routed)           0.000    21.387    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__49_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.501 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__50/CO[3]
                         net (fo=1, routed)           0.000    21.501    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__50_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.615 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__51/CO[3]
                         net (fo=1, routed)           0.000    21.615    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__51_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.793 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__52/CO[1]
                         net (fo=37, routed)          0.974    22.767    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__52_n_2
    SLICE_X27Y33         LUT2 (Prop_lut2_I1_O)        0.329    23.096 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__53_i_4/O
                         net (fo=1, routed)           0.000    23.096    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__53_i_4_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.646 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__53/CO[3]
                         net (fo=1, routed)           0.000    23.646    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__53_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.760 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__54/CO[3]
                         net (fo=1, routed)           0.000    23.760    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__54_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.874 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__55/CO[3]
                         net (fo=1, routed)           0.000    23.874    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__55_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.988 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__56/CO[3]
                         net (fo=1, routed)           0.000    23.988    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__56_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.102 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__57/CO[3]
                         net (fo=1, routed)           0.000    24.102    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__57_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.216 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__58/CO[3]
                         net (fo=1, routed)           0.000    24.216    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__58_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.330 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__59/CO[3]
                         net (fo=1, routed)           0.000    24.330    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__59_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.444 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__60/CO[3]
                         net (fo=1, routed)           0.000    24.444    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__60_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.622 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__61/CO[1]
                         net (fo=37, routed)          0.888    25.510    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__61_n_2
    SLICE_X26Y40         LUT3 (Prop_lut3_I0_O)        0.329    25.839 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__63_i_3/O
                         net (fo=1, routed)           0.000    25.839    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__63_i_3_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.389 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__63/CO[3]
                         net (fo=1, routed)           0.000    26.389    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__63_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.503 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__64/CO[3]
                         net (fo=1, routed)           0.000    26.503    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__64_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.617 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__65/CO[3]
                         net (fo=1, routed)           0.000    26.617    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__65_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.731 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__66/CO[3]
                         net (fo=1, routed)           0.000    26.731    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__66_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.845 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__67/CO[3]
                         net (fo=1, routed)           0.000    26.845    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__67_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.959 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__68/CO[3]
                         net (fo=1, routed)           0.000    26.959    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__68_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.073 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__69/CO[3]
                         net (fo=1, routed)           0.000    27.073    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__69_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.251 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__70/CO[1]
                         net (fo=37, routed)          1.121    28.372    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__70_n_2
    SLICE_X21Y43         LUT2 (Prop_lut2_I1_O)        0.329    28.701 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__71_i_4/O
                         net (fo=1, routed)           0.000    28.701    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__71_i_4_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.251 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__71/CO[3]
                         net (fo=1, routed)           0.000    29.251    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__71_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.365 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__72/CO[3]
                         net (fo=1, routed)           0.000    29.365    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__72_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.479 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__73/CO[3]
                         net (fo=1, routed)           0.000    29.479    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__73_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.593 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__74/CO[3]
                         net (fo=1, routed)           0.000    29.593    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__74_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__75/CO[3]
                         net (fo=1, routed)           0.000    29.707    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__75_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__76/CO[3]
                         net (fo=1, routed)           0.000    29.821    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__76_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.935 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__77/CO[3]
                         net (fo=1, routed)           0.001    29.936    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__77_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.050 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__78/CO[3]
                         net (fo=1, routed)           0.000    30.050    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__78_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.228 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__79/CO[1]
                         net (fo=37, routed)          0.872    31.100    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__79_n_2
    SLICE_X23Y45         LUT2 (Prop_lut2_I1_O)        0.329    31.429 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__80_i_4/O
                         net (fo=1, routed)           0.000    31.429    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__80_i_4_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.979 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__80/CO[3]
                         net (fo=1, routed)           0.000    31.979    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__80_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.093 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__81/CO[3]
                         net (fo=1, routed)           0.000    32.093    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__81_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.207 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__82/CO[3]
                         net (fo=1, routed)           0.000    32.207    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__82_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.321 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__83/CO[3]
                         net (fo=1, routed)           0.000    32.321    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__83_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.435 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__84/CO[3]
                         net (fo=1, routed)           0.001    32.436    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__84_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.550 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__85/CO[3]
                         net (fo=1, routed)           0.000    32.550    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__85_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.664 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__86/CO[3]
                         net (fo=1, routed)           0.000    32.664    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__86_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.778 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__87/CO[3]
                         net (fo=1, routed)           0.000    32.778    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__87_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.956 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__88/CO[1]
                         net (fo=37, routed)          0.000    32.956    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__88_n_2
    SLICE_X23Y53         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.485    12.397    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X23Y53         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[2]/C
                         clock pessimism              0.249    12.646    
                         clock uncertainty           -0.035    12.610    
    SLICE_X23Y53         FDRE (Setup_fdre_C_D)        0.017    12.627    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[2]
  -------------------------------------------------------------------
                         required time                         12.627    
                         arrival time                         -32.956    
  -------------------------------------------------------------------
                         slack                                -20.329    

Slack (VIOLATED) :        -17.596ns  (required time - arrival time)
  Source:                 system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        25.411ns  (logic 16.935ns (66.645%)  route 8.476ns (33.356%))
  Logic Levels:           89  (CARRY4=80 LUT1=1 LUT2=7 LUT3=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.656     4.817    system_i/lock_in/inst/clk
    SLICE_X25Y29         FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y29         FDRE (Prop_fdre_C_Q)         0.456     5.273 f  system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/Q
                         net (fo=5, routed)           0.440     5.714    system_i/lock_in/inst/lock_in/multiplicador/ref/parameter_0_reg[1]_repN_alias
    SLICE_X22Y30         LUT1 (Prop_lut1_I0_O)        0.124     5.838 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0_i_7/O
                         net (fo=1, routed)           0.000     5.838    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0_i_7_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.388 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0/CO[3]
                         net (fo=1, routed)           0.000     6.388    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__0/CO[3]
                         net (fo=1, routed)           0.000     6.502    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__0_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__1/CO[3]
                         net (fo=1, routed)           0.000     6.616    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.730 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__2/CO[3]
                         net (fo=1, routed)           0.000     6.730    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__2_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.844 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__3/CO[3]
                         net (fo=1, routed)           0.000     6.844    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__3_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.958 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__4/CO[3]
                         net (fo=1, routed)           0.000     6.958    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__4_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.072 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__5/CO[3]
                         net (fo=1, routed)           0.000     7.072    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__5_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__6/CO[3]
                         net (fo=1, routed)           0.000     7.186    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__6_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.457 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__7/CO[0]
                         net (fo=36, routed)          1.069     8.526    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__7_n_3
    SLICE_X21Y29         LUT2 (Prop_lut2_I1_O)        0.373     8.899 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__8_i_4/O
                         net (fo=1, routed)           0.000     8.899    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__8_i_4_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.449 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__8/CO[3]
                         net (fo=1, routed)           0.000     9.449    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__8_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.563 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__9/CO[3]
                         net (fo=1, routed)           0.000     9.563    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__9_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.677 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__10/CO[3]
                         net (fo=1, routed)           0.000     9.677    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__10_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__11/CO[3]
                         net (fo=1, routed)           0.000     9.791    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__11_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__12/CO[3]
                         net (fo=1, routed)           0.000     9.905    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__12_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.019 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__13/CO[3]
                         net (fo=1, routed)           0.000    10.019    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__13_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.133 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__14/CO[3]
                         net (fo=1, routed)           0.000    10.133    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__14_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.247 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__15/CO[3]
                         net (fo=1, routed)           0.000    10.247    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__15_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.404 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__16/CO[1]
                         net (fo=37, routed)          0.999    11.403    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__16_n_2
    SLICE_X23Y29         LUT2 (Prop_lut2_I1_O)        0.329    11.732 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__17_i_4/O
                         net (fo=1, routed)           0.000    11.732    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__17_i_4_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.282 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__17/CO[3]
                         net (fo=1, routed)           0.000    12.282    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__17_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.396 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__18/CO[3]
                         net (fo=1, routed)           0.000    12.396    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__18_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.510 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__19/CO[3]
                         net (fo=1, routed)           0.000    12.510    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__19_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.624 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__20/CO[3]
                         net (fo=1, routed)           0.000    12.624    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__20_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.738 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__21/CO[3]
                         net (fo=1, routed)           0.000    12.738    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__21_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.852 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__22/CO[3]
                         net (fo=1, routed)           0.000    12.852    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__22_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.966 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__23/CO[3]
                         net (fo=1, routed)           0.000    12.966    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__23_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.080 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__24/CO[3]
                         net (fo=1, routed)           0.000    13.080    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__24_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.237 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__25/CO[1]
                         net (fo=37, routed)          1.105    14.342    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__25_n_2
    SLICE_X24Y27         LUT2 (Prop_lut2_I1_O)        0.329    14.671 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__26_i_4/O
                         net (fo=1, routed)           0.000    14.671    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__26_i_4_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.204 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__26/CO[3]
                         net (fo=1, routed)           0.000    15.204    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__26_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.321 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__27/CO[3]
                         net (fo=1, routed)           0.000    15.321    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__27_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.438 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__28/CO[3]
                         net (fo=1, routed)           0.000    15.438    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__28_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.555 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__29/CO[3]
                         net (fo=1, routed)           0.000    15.555    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__29_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.672 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__30/CO[3]
                         net (fo=1, routed)           0.000    15.672    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__30_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.789 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__31/CO[3]
                         net (fo=1, routed)           0.000    15.789    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__31_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.906 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__32/CO[3]
                         net (fo=1, routed)           0.000    15.906    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__32_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.023 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__33/CO[3]
                         net (fo=1, routed)           0.000    16.023    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__33_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    16.202 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__34/CO[1]
                         net (fo=37, routed)          0.879    17.081    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__34_n_2
    SLICE_X25Y27         LUT2 (Prop_lut2_I1_O)        0.332    17.413 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__35_i_4/O
                         net (fo=1, routed)           0.000    17.413    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__35_i_4_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.963 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__35/CO[3]
                         net (fo=1, routed)           0.000    17.963    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__35_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.077 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__36/CO[3]
                         net (fo=1, routed)           0.000    18.077    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__36_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.191 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__37/CO[3]
                         net (fo=1, routed)           0.000    18.191    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__37_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.305 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__38/CO[3]
                         net (fo=1, routed)           0.000    18.305    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__38_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.419 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__39/CO[3]
                         net (fo=1, routed)           0.000    18.419    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__39_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.533 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__40/CO[3]
                         net (fo=1, routed)           0.000    18.533    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__40_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.647 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__41/CO[3]
                         net (fo=1, routed)           0.000    18.647    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__41_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.761 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__42/CO[3]
                         net (fo=1, routed)           0.000    18.761    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__42_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    18.939 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__43/CO[1]
                         net (fo=37, routed)          0.998    19.938    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__43_n_2
    SLICE_X26Y30         LUT2 (Prop_lut2_I1_O)        0.329    20.267 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__44_i_4/O
                         net (fo=1, routed)           0.000    20.267    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__44_i_4_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.817 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__44/CO[3]
                         net (fo=1, routed)           0.000    20.817    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__44_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.931 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__45/CO[3]
                         net (fo=1, routed)           0.000    20.931    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__45_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.045 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__46/CO[3]
                         net (fo=1, routed)           0.000    21.045    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__46_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.159 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__47/CO[3]
                         net (fo=1, routed)           0.000    21.159    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__47_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.273 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__48/CO[3]
                         net (fo=1, routed)           0.000    21.273    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__48_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.387 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__49/CO[3]
                         net (fo=1, routed)           0.000    21.387    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__49_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.501 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__50/CO[3]
                         net (fo=1, routed)           0.000    21.501    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__50_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.615 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__51/CO[3]
                         net (fo=1, routed)           0.000    21.615    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__51_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.793 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__52/CO[1]
                         net (fo=37, routed)          0.974    22.767    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__52_n_2
    SLICE_X27Y33         LUT2 (Prop_lut2_I1_O)        0.329    23.096 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__53_i_4/O
                         net (fo=1, routed)           0.000    23.096    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__53_i_4_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.646 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__53/CO[3]
                         net (fo=1, routed)           0.000    23.646    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__53_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.760 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__54/CO[3]
                         net (fo=1, routed)           0.000    23.760    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__54_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.874 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__55/CO[3]
                         net (fo=1, routed)           0.000    23.874    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__55_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.988 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__56/CO[3]
                         net (fo=1, routed)           0.000    23.988    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__56_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.102 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__57/CO[3]
                         net (fo=1, routed)           0.000    24.102    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__57_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.216 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__58/CO[3]
                         net (fo=1, routed)           0.000    24.216    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__58_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.330 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__59/CO[3]
                         net (fo=1, routed)           0.000    24.330    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__59_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.444 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__60/CO[3]
                         net (fo=1, routed)           0.000    24.444    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__60_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.622 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__61/CO[1]
                         net (fo=37, routed)          0.888    25.510    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__61_n_2
    SLICE_X26Y40         LUT3 (Prop_lut3_I0_O)        0.329    25.839 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__63_i_3/O
                         net (fo=1, routed)           0.000    25.839    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__63_i_3_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.389 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__63/CO[3]
                         net (fo=1, routed)           0.000    26.389    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__63_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.503 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__64/CO[3]
                         net (fo=1, routed)           0.000    26.503    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__64_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.617 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__65/CO[3]
                         net (fo=1, routed)           0.000    26.617    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__65_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.731 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__66/CO[3]
                         net (fo=1, routed)           0.000    26.731    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__66_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.845 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__67/CO[3]
                         net (fo=1, routed)           0.000    26.845    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__67_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.959 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__68/CO[3]
                         net (fo=1, routed)           0.000    26.959    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__68_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.073 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__69/CO[3]
                         net (fo=1, routed)           0.000    27.073    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__69_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.251 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__70/CO[1]
                         net (fo=37, routed)          1.121    28.372    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__70_n_2
    SLICE_X21Y43         LUT2 (Prop_lut2_I1_O)        0.329    28.701 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__71_i_4/O
                         net (fo=1, routed)           0.000    28.701    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__71_i_4_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.251 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__71/CO[3]
                         net (fo=1, routed)           0.000    29.251    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__71_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.365 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__72/CO[3]
                         net (fo=1, routed)           0.000    29.365    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__72_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.479 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__73/CO[3]
                         net (fo=1, routed)           0.000    29.479    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__73_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.593 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__74/CO[3]
                         net (fo=1, routed)           0.000    29.593    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__74_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__75/CO[3]
                         net (fo=1, routed)           0.000    29.707    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__75_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__76/CO[3]
                         net (fo=1, routed)           0.000    29.821    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__76_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.935 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__77/CO[3]
                         net (fo=1, routed)           0.001    29.936    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__77_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.050 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__78/CO[3]
                         net (fo=1, routed)           0.000    30.050    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__78_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.228 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__79/CO[1]
                         net (fo=37, routed)          0.000    30.228    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__79_n_2
    SLICE_X21Y51         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.490    12.402    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X21Y51         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]/C
                         clock pessimism              0.249    12.651    
                         clock uncertainty           -0.035    12.615    
    SLICE_X21Y51         FDRE (Setup_fdre_C_D)        0.017    12.632    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]
  -------------------------------------------------------------------
                         required time                         12.632    
                         arrival time                         -30.228    
  -------------------------------------------------------------------
                         slack                                -17.596    

Slack (VIOLATED) :        -14.493ns  (required time - arrival time)
  Source:                 system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        22.434ns  (logic 15.080ns (67.220%)  route 7.354ns (32.780%))
  Logic Levels:           79  (CARRY4=71 LUT1=1 LUT2=6 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 12.412 - 8.000 ) 
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.656     4.817    system_i/lock_in/inst/clk
    SLICE_X25Y29         FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y29         FDRE (Prop_fdre_C_Q)         0.456     5.273 f  system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/Q
                         net (fo=5, routed)           0.440     5.714    system_i/lock_in/inst/lock_in/multiplicador/ref/parameter_0_reg[1]_repN_alias
    SLICE_X22Y30         LUT1 (Prop_lut1_I0_O)        0.124     5.838 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0_i_7/O
                         net (fo=1, routed)           0.000     5.838    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0_i_7_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.388 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0/CO[3]
                         net (fo=1, routed)           0.000     6.388    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__0/CO[3]
                         net (fo=1, routed)           0.000     6.502    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__0_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__1/CO[3]
                         net (fo=1, routed)           0.000     6.616    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.730 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__2/CO[3]
                         net (fo=1, routed)           0.000     6.730    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__2_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.844 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__3/CO[3]
                         net (fo=1, routed)           0.000     6.844    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__3_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.958 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__4/CO[3]
                         net (fo=1, routed)           0.000     6.958    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__4_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.072 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__5/CO[3]
                         net (fo=1, routed)           0.000     7.072    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__5_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__6/CO[3]
                         net (fo=1, routed)           0.000     7.186    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__6_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.457 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__7/CO[0]
                         net (fo=36, routed)          1.069     8.526    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__7_n_3
    SLICE_X21Y29         LUT2 (Prop_lut2_I1_O)        0.373     8.899 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__8_i_4/O
                         net (fo=1, routed)           0.000     8.899    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__8_i_4_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.449 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__8/CO[3]
                         net (fo=1, routed)           0.000     9.449    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__8_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.563 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__9/CO[3]
                         net (fo=1, routed)           0.000     9.563    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__9_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.677 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__10/CO[3]
                         net (fo=1, routed)           0.000     9.677    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__10_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__11/CO[3]
                         net (fo=1, routed)           0.000     9.791    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__11_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__12/CO[3]
                         net (fo=1, routed)           0.000     9.905    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__12_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.019 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__13/CO[3]
                         net (fo=1, routed)           0.000    10.019    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__13_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.133 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__14/CO[3]
                         net (fo=1, routed)           0.000    10.133    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__14_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.247 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__15/CO[3]
                         net (fo=1, routed)           0.000    10.247    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__15_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.404 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__16/CO[1]
                         net (fo=37, routed)          0.999    11.403    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__16_n_2
    SLICE_X23Y29         LUT2 (Prop_lut2_I1_O)        0.329    11.732 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__17_i_4/O
                         net (fo=1, routed)           0.000    11.732    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__17_i_4_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.282 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__17/CO[3]
                         net (fo=1, routed)           0.000    12.282    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__17_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.396 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__18/CO[3]
                         net (fo=1, routed)           0.000    12.396    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__18_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.510 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__19/CO[3]
                         net (fo=1, routed)           0.000    12.510    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__19_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.624 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__20/CO[3]
                         net (fo=1, routed)           0.000    12.624    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__20_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.738 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__21/CO[3]
                         net (fo=1, routed)           0.000    12.738    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__21_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.852 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__22/CO[3]
                         net (fo=1, routed)           0.000    12.852    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__22_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.966 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__23/CO[3]
                         net (fo=1, routed)           0.000    12.966    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__23_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.080 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__24/CO[3]
                         net (fo=1, routed)           0.000    13.080    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__24_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.237 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__25/CO[1]
                         net (fo=37, routed)          1.105    14.342    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__25_n_2
    SLICE_X24Y27         LUT2 (Prop_lut2_I1_O)        0.329    14.671 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__26_i_4/O
                         net (fo=1, routed)           0.000    14.671    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__26_i_4_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.204 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__26/CO[3]
                         net (fo=1, routed)           0.000    15.204    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__26_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.321 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__27/CO[3]
                         net (fo=1, routed)           0.000    15.321    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__27_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.438 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__28/CO[3]
                         net (fo=1, routed)           0.000    15.438    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__28_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.555 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__29/CO[3]
                         net (fo=1, routed)           0.000    15.555    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__29_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.672 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__30/CO[3]
                         net (fo=1, routed)           0.000    15.672    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__30_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.789 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__31/CO[3]
                         net (fo=1, routed)           0.000    15.789    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__31_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.906 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__32/CO[3]
                         net (fo=1, routed)           0.000    15.906    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__32_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.023 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__33/CO[3]
                         net (fo=1, routed)           0.000    16.023    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__33_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    16.202 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__34/CO[1]
                         net (fo=37, routed)          0.879    17.081    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__34_n_2
    SLICE_X25Y27         LUT2 (Prop_lut2_I1_O)        0.332    17.413 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__35_i_4/O
                         net (fo=1, routed)           0.000    17.413    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__35_i_4_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.963 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__35/CO[3]
                         net (fo=1, routed)           0.000    17.963    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__35_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.077 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__36/CO[3]
                         net (fo=1, routed)           0.000    18.077    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__36_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.191 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__37/CO[3]
                         net (fo=1, routed)           0.000    18.191    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__37_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.305 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__38/CO[3]
                         net (fo=1, routed)           0.000    18.305    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__38_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.419 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__39/CO[3]
                         net (fo=1, routed)           0.000    18.419    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__39_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.533 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__40/CO[3]
                         net (fo=1, routed)           0.000    18.533    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__40_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.647 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__41/CO[3]
                         net (fo=1, routed)           0.000    18.647    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__41_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.761 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__42/CO[3]
                         net (fo=1, routed)           0.000    18.761    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__42_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    18.939 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__43/CO[1]
                         net (fo=37, routed)          0.998    19.938    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__43_n_2
    SLICE_X26Y30         LUT2 (Prop_lut2_I1_O)        0.329    20.267 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__44_i_4/O
                         net (fo=1, routed)           0.000    20.267    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__44_i_4_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.817 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__44/CO[3]
                         net (fo=1, routed)           0.000    20.817    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__44_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.931 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__45/CO[3]
                         net (fo=1, routed)           0.000    20.931    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__45_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.045 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__46/CO[3]
                         net (fo=1, routed)           0.000    21.045    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__46_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.159 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__47/CO[3]
                         net (fo=1, routed)           0.000    21.159    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__47_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.273 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__48/CO[3]
                         net (fo=1, routed)           0.000    21.273    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__48_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.387 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__49/CO[3]
                         net (fo=1, routed)           0.000    21.387    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__49_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.501 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__50/CO[3]
                         net (fo=1, routed)           0.000    21.501    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__50_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.615 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__51/CO[3]
                         net (fo=1, routed)           0.000    21.615    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__51_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.793 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__52/CO[1]
                         net (fo=37, routed)          0.974    22.767    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__52_n_2
    SLICE_X27Y33         LUT2 (Prop_lut2_I1_O)        0.329    23.096 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__53_i_4/O
                         net (fo=1, routed)           0.000    23.096    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__53_i_4_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.646 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__53/CO[3]
                         net (fo=1, routed)           0.000    23.646    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__53_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.760 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__54/CO[3]
                         net (fo=1, routed)           0.000    23.760    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__54_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.874 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__55/CO[3]
                         net (fo=1, routed)           0.000    23.874    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__55_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.988 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__56/CO[3]
                         net (fo=1, routed)           0.000    23.988    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__56_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.102 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__57/CO[3]
                         net (fo=1, routed)           0.000    24.102    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__57_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.216 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__58/CO[3]
                         net (fo=1, routed)           0.000    24.216    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__58_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.330 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__59/CO[3]
                         net (fo=1, routed)           0.000    24.330    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__59_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.444 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__60/CO[3]
                         net (fo=1, routed)           0.000    24.444    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__60_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.622 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__61/CO[1]
                         net (fo=37, routed)          0.888    25.510    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__61_n_2
    SLICE_X26Y40         LUT3 (Prop_lut3_I0_O)        0.329    25.839 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__63_i_3/O
                         net (fo=1, routed)           0.000    25.839    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__63_i_3_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.389 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__63/CO[3]
                         net (fo=1, routed)           0.000    26.389    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__63_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.503 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__64/CO[3]
                         net (fo=1, routed)           0.000    26.503    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__64_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.617 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__65/CO[3]
                         net (fo=1, routed)           0.000    26.617    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__65_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.731 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__66/CO[3]
                         net (fo=1, routed)           0.000    26.731    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__66_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.845 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__67/CO[3]
                         net (fo=1, routed)           0.000    26.845    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__67_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.959 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__68/CO[3]
                         net (fo=1, routed)           0.000    26.959    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__68_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.073 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__69/CO[3]
                         net (fo=1, routed)           0.000    27.073    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__69_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.251 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__70/CO[1]
                         net (fo=37, routed)          0.000    27.251    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__70_n_2
    SLICE_X26Y47         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.500    12.412    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X26Y47         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]/C
                         clock pessimism              0.364    12.776    
                         clock uncertainty           -0.035    12.741    
    SLICE_X26Y47         FDRE (Setup_fdre_C_D)        0.017    12.758    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]
  -------------------------------------------------------------------
                         required time                         12.758    
                         arrival time                         -27.251    
  -------------------------------------------------------------------
                         slack                                -14.493    

Slack (VIOLATED) :        -11.866ns  (required time - arrival time)
  Source:                 system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        19.805ns  (logic 13.339ns (67.353%)  route 6.466ns (32.647%))
  Logic Levels:           70  (CARRY4=63 LUT1=1 LUT2=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.656     4.817    system_i/lock_in/inst/clk
    SLICE_X25Y29         FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y29         FDRE (Prop_fdre_C_Q)         0.456     5.273 f  system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/Q
                         net (fo=5, routed)           0.440     5.714    system_i/lock_in/inst/lock_in/multiplicador/ref/parameter_0_reg[1]_repN_alias
    SLICE_X22Y30         LUT1 (Prop_lut1_I0_O)        0.124     5.838 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0_i_7/O
                         net (fo=1, routed)           0.000     5.838    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0_i_7_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.388 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0/CO[3]
                         net (fo=1, routed)           0.000     6.388    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__0/CO[3]
                         net (fo=1, routed)           0.000     6.502    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__0_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__1/CO[3]
                         net (fo=1, routed)           0.000     6.616    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.730 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__2/CO[3]
                         net (fo=1, routed)           0.000     6.730    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__2_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.844 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__3/CO[3]
                         net (fo=1, routed)           0.000     6.844    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__3_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.958 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__4/CO[3]
                         net (fo=1, routed)           0.000     6.958    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__4_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.072 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__5/CO[3]
                         net (fo=1, routed)           0.000     7.072    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__5_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__6/CO[3]
                         net (fo=1, routed)           0.000     7.186    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__6_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.457 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__7/CO[0]
                         net (fo=36, routed)          1.069     8.526    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__7_n_3
    SLICE_X21Y29         LUT2 (Prop_lut2_I1_O)        0.373     8.899 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__8_i_4/O
                         net (fo=1, routed)           0.000     8.899    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__8_i_4_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.449 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__8/CO[3]
                         net (fo=1, routed)           0.000     9.449    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__8_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.563 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__9/CO[3]
                         net (fo=1, routed)           0.000     9.563    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__9_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.677 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__10/CO[3]
                         net (fo=1, routed)           0.000     9.677    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__10_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__11/CO[3]
                         net (fo=1, routed)           0.000     9.791    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__11_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__12/CO[3]
                         net (fo=1, routed)           0.000     9.905    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__12_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.019 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__13/CO[3]
                         net (fo=1, routed)           0.000    10.019    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__13_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.133 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__14/CO[3]
                         net (fo=1, routed)           0.000    10.133    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__14_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.247 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__15/CO[3]
                         net (fo=1, routed)           0.000    10.247    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__15_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.404 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__16/CO[1]
                         net (fo=37, routed)          0.999    11.403    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__16_n_2
    SLICE_X23Y29         LUT2 (Prop_lut2_I1_O)        0.329    11.732 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__17_i_4/O
                         net (fo=1, routed)           0.000    11.732    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__17_i_4_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.282 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__17/CO[3]
                         net (fo=1, routed)           0.000    12.282    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__17_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.396 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__18/CO[3]
                         net (fo=1, routed)           0.000    12.396    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__18_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.510 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__19/CO[3]
                         net (fo=1, routed)           0.000    12.510    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__19_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.624 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__20/CO[3]
                         net (fo=1, routed)           0.000    12.624    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__20_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.738 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__21/CO[3]
                         net (fo=1, routed)           0.000    12.738    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__21_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.852 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__22/CO[3]
                         net (fo=1, routed)           0.000    12.852    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__22_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.966 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__23/CO[3]
                         net (fo=1, routed)           0.000    12.966    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__23_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.080 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__24/CO[3]
                         net (fo=1, routed)           0.000    13.080    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__24_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.237 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__25/CO[1]
                         net (fo=37, routed)          1.105    14.342    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__25_n_2
    SLICE_X24Y27         LUT2 (Prop_lut2_I1_O)        0.329    14.671 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__26_i_4/O
                         net (fo=1, routed)           0.000    14.671    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__26_i_4_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.204 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__26/CO[3]
                         net (fo=1, routed)           0.000    15.204    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__26_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.321 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__27/CO[3]
                         net (fo=1, routed)           0.000    15.321    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__27_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.438 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__28/CO[3]
                         net (fo=1, routed)           0.000    15.438    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__28_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.555 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__29/CO[3]
                         net (fo=1, routed)           0.000    15.555    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__29_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.672 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__30/CO[3]
                         net (fo=1, routed)           0.000    15.672    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__30_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.789 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__31/CO[3]
                         net (fo=1, routed)           0.000    15.789    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__31_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.906 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__32/CO[3]
                         net (fo=1, routed)           0.000    15.906    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__32_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.023 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__33/CO[3]
                         net (fo=1, routed)           0.000    16.023    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__33_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    16.202 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__34/CO[1]
                         net (fo=37, routed)          0.879    17.081    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__34_n_2
    SLICE_X25Y27         LUT2 (Prop_lut2_I1_O)        0.332    17.413 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__35_i_4/O
                         net (fo=1, routed)           0.000    17.413    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__35_i_4_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.963 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__35/CO[3]
                         net (fo=1, routed)           0.000    17.963    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__35_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.077 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__36/CO[3]
                         net (fo=1, routed)           0.000    18.077    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__36_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.191 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__37/CO[3]
                         net (fo=1, routed)           0.000    18.191    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__37_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.305 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__38/CO[3]
                         net (fo=1, routed)           0.000    18.305    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__38_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.419 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__39/CO[3]
                         net (fo=1, routed)           0.000    18.419    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__39_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.533 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__40/CO[3]
                         net (fo=1, routed)           0.000    18.533    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__40_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.647 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__41/CO[3]
                         net (fo=1, routed)           0.000    18.647    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__41_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.761 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__42/CO[3]
                         net (fo=1, routed)           0.000    18.761    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__42_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    18.939 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__43/CO[1]
                         net (fo=37, routed)          0.998    19.938    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__43_n_2
    SLICE_X26Y30         LUT2 (Prop_lut2_I1_O)        0.329    20.267 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__44_i_4/O
                         net (fo=1, routed)           0.000    20.267    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__44_i_4_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.817 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__44/CO[3]
                         net (fo=1, routed)           0.000    20.817    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__44_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.931 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__45/CO[3]
                         net (fo=1, routed)           0.000    20.931    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__45_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.045 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__46/CO[3]
                         net (fo=1, routed)           0.000    21.045    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__46_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.159 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__47/CO[3]
                         net (fo=1, routed)           0.000    21.159    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__47_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.273 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__48/CO[3]
                         net (fo=1, routed)           0.000    21.273    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__48_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.387 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__49/CO[3]
                         net (fo=1, routed)           0.000    21.387    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__49_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.501 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__50/CO[3]
                         net (fo=1, routed)           0.000    21.501    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__50_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.615 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__51/CO[3]
                         net (fo=1, routed)           0.000    21.615    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__51_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.793 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__52/CO[1]
                         net (fo=37, routed)          0.974    22.767    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__52_n_2
    SLICE_X27Y33         LUT2 (Prop_lut2_I1_O)        0.329    23.096 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__53_i_4/O
                         net (fo=1, routed)           0.000    23.096    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__53_i_4_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.646 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__53/CO[3]
                         net (fo=1, routed)           0.000    23.646    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__53_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.760 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__54/CO[3]
                         net (fo=1, routed)           0.000    23.760    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__54_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.874 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__55/CO[3]
                         net (fo=1, routed)           0.000    23.874    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__55_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.988 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__56/CO[3]
                         net (fo=1, routed)           0.000    23.988    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__56_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.102 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__57/CO[3]
                         net (fo=1, routed)           0.000    24.102    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__57_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.216 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__58/CO[3]
                         net (fo=1, routed)           0.000    24.216    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__58_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.330 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__59/CO[3]
                         net (fo=1, routed)           0.000    24.330    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__59_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.444 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__60/CO[3]
                         net (fo=1, routed)           0.000    24.444    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__60_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.622 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__61/CO[1]
                         net (fo=37, routed)          0.000    24.622    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__61_n_2
    SLICE_X27Y41         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.498    12.410    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X27Y41         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]/C
                         clock pessimism              0.364    12.774    
                         clock uncertainty           -0.035    12.739    
    SLICE_X27Y41         FDRE (Setup_fdre_C_D)        0.017    12.756    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]
  -------------------------------------------------------------------
                         required time                         12.756    
                         arrival time                         -24.622    
  -------------------------------------------------------------------
                         slack                                -11.866    

Slack (VIOLATED) :        -9.039ns  (required time - arrival time)
  Source:                 system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        16.976ns  (logic 11.484ns (67.650%)  route 5.492ns (32.351%))
  Logic Levels:           60  (CARRY4=54 LUT1=1 LUT2=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.656     4.817    system_i/lock_in/inst/clk
    SLICE_X25Y29         FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y29         FDRE (Prop_fdre_C_Q)         0.456     5.273 f  system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/Q
                         net (fo=5, routed)           0.440     5.714    system_i/lock_in/inst/lock_in/multiplicador/ref/parameter_0_reg[1]_repN_alias
    SLICE_X22Y30         LUT1 (Prop_lut1_I0_O)        0.124     5.838 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0_i_7/O
                         net (fo=1, routed)           0.000     5.838    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0_i_7_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.388 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0/CO[3]
                         net (fo=1, routed)           0.000     6.388    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__0/CO[3]
                         net (fo=1, routed)           0.000     6.502    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__0_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.616 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__1/CO[3]
                         net (fo=1, routed)           0.000     6.616    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.730 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__2/CO[3]
                         net (fo=1, routed)           0.000     6.730    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__2_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.844 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__3/CO[3]
                         net (fo=1, routed)           0.000     6.844    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__3_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.958 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__4/CO[3]
                         net (fo=1, routed)           0.000     6.958    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__4_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.072 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__5/CO[3]
                         net (fo=1, routed)           0.000     7.072    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__5_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__6/CO[3]
                         net (fo=1, routed)           0.000     7.186    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__6_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.457 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__7/CO[0]
                         net (fo=36, routed)          1.069     8.526    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__7_n_3
    SLICE_X21Y29         LUT2 (Prop_lut2_I1_O)        0.373     8.899 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__8_i_4/O
                         net (fo=1, routed)           0.000     8.899    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__8_i_4_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.449 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__8/CO[3]
                         net (fo=1, routed)           0.000     9.449    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__8_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.563 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__9/CO[3]
                         net (fo=1, routed)           0.000     9.563    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__9_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.677 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__10/CO[3]
                         net (fo=1, routed)           0.000     9.677    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__10_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__11/CO[3]
                         net (fo=1, routed)           0.000     9.791    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__11_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__12/CO[3]
                         net (fo=1, routed)           0.000     9.905    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__12_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.019 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__13/CO[3]
                         net (fo=1, routed)           0.000    10.019    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__13_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.133 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__14/CO[3]
                         net (fo=1, routed)           0.000    10.133    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__14_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.247 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__15/CO[3]
                         net (fo=1, routed)           0.000    10.247    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__15_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.404 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__16/CO[1]
                         net (fo=37, routed)          0.999    11.403    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__16_n_2
    SLICE_X23Y29         LUT2 (Prop_lut2_I1_O)        0.329    11.732 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__17_i_4/O
                         net (fo=1, routed)           0.000    11.732    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__17_i_4_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.282 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__17/CO[3]
                         net (fo=1, routed)           0.000    12.282    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__17_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.396 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__18/CO[3]
                         net (fo=1, routed)           0.000    12.396    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__18_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.510 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__19/CO[3]
                         net (fo=1, routed)           0.000    12.510    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__19_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.624 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__20/CO[3]
                         net (fo=1, routed)           0.000    12.624    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__20_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.738 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__21/CO[3]
                         net (fo=1, routed)           0.000    12.738    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__21_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.852 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__22/CO[3]
                         net (fo=1, routed)           0.000    12.852    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__22_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.966 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__23/CO[3]
                         net (fo=1, routed)           0.000    12.966    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__23_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.080 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__24/CO[3]
                         net (fo=1, routed)           0.000    13.080    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__24_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.237 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__25/CO[1]
                         net (fo=37, routed)          1.105    14.342    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__25_n_2
    SLICE_X24Y27         LUT2 (Prop_lut2_I1_O)        0.329    14.671 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__26_i_4/O
                         net (fo=1, routed)           0.000    14.671    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__26_i_4_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.204 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__26/CO[3]
                         net (fo=1, routed)           0.000    15.204    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__26_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.321 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__27/CO[3]
                         net (fo=1, routed)           0.000    15.321    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__27_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.438 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__28/CO[3]
                         net (fo=1, routed)           0.000    15.438    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__28_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.555 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__29/CO[3]
                         net (fo=1, routed)           0.000    15.555    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__29_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.672 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__30/CO[3]
                         net (fo=1, routed)           0.000    15.672    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__30_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.789 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__31/CO[3]
                         net (fo=1, routed)           0.000    15.789    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__31_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.906 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__32/CO[3]
                         net (fo=1, routed)           0.000    15.906    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__32_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.023 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__33/CO[3]
                         net (fo=1, routed)           0.000    16.023    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__33_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    16.202 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__34/CO[1]
                         net (fo=37, routed)          0.879    17.081    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__34_n_2
    SLICE_X25Y27         LUT2 (Prop_lut2_I1_O)        0.332    17.413 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__35_i_4/O
                         net (fo=1, routed)           0.000    17.413    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__35_i_4_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.963 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__35/CO[3]
                         net (fo=1, routed)           0.000    17.963    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__35_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.077 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__36/CO[3]
                         net (fo=1, routed)           0.000    18.077    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__36_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.191 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__37/CO[3]
                         net (fo=1, routed)           0.000    18.191    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__37_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.305 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__38/CO[3]
                         net (fo=1, routed)           0.000    18.305    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__38_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.419 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__39/CO[3]
                         net (fo=1, routed)           0.000    18.419    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__39_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.533 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__40/CO[3]
                         net (fo=1, routed)           0.000    18.533    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__40_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.647 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__41/CO[3]
                         net (fo=1, routed)           0.000    18.647    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__41_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.761 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__42/CO[3]
                         net (fo=1, routed)           0.000    18.761    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__42_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    18.939 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__43/CO[1]
                         net (fo=37, routed)          0.998    19.938    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__43_n_2
    SLICE_X26Y30         LUT2 (Prop_lut2_I1_O)        0.329    20.267 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__44_i_4/O
                         net (fo=1, routed)           0.000    20.267    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__44_i_4_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.817 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__44/CO[3]
                         net (fo=1, routed)           0.000    20.817    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__44_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.931 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__45/CO[3]
                         net (fo=1, routed)           0.000    20.931    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__45_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.045 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__46/CO[3]
                         net (fo=1, routed)           0.000    21.045    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__46_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.159 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__47/CO[3]
                         net (fo=1, routed)           0.000    21.159    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__47_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.273 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__48/CO[3]
                         net (fo=1, routed)           0.000    21.273    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__48_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.387 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__49/CO[3]
                         net (fo=1, routed)           0.000    21.387    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__49_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.501 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__50/CO[3]
                         net (fo=1, routed)           0.000    21.501    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__50_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.615 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__51/CO[3]
                         net (fo=1, routed)           0.000    21.615    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__51_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.793 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__52/CO[1]
                         net (fo=37, routed)          0.000    21.793    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg0__52_n_2
    SLICE_X26Y38         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.496    12.408    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X26Y38         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]/C
                         clock pessimism              0.364    12.772    
                         clock uncertainty           -0.035    12.737    
    SLICE_X26Y38         FDRE (Setup_fdre_C_D)        0.017    12.754    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                         -21.793    
  -------------------------------------------------------------------
                         slack                                 -9.039    

Slack (VIOLATED) :        -8.935ns  (required time - arrival time)
  Source:                 system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        16.840ns  (logic 5.091ns (30.231%)  route 11.749ns (69.769%))
  Logic Levels:           6  (DSP48E1=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 12.389 - 8.000 ) 
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.663     4.824    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X21Y51         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456     5.280 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]/Q
                         net (fo=1, routed)           1.207     6.487    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[3]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[3]_P[2])
                                                      3.656    10.143 r  system_i/lock_in/inst/lock_in/multiplicador/ref/ref_sen1/P[2]
                         net (fo=404, routed)         9.771    19.914    system_i/lock_in/inst/lock_in/multiplicador/ref/ref_sen1_n_103
    SLICE_X27Y73         LUT6 (Prop_lut6_I5_O)        0.124    20.038 r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg[5]_i_29/O
                         net (fo=1, routed)           0.000    20.038    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg[5]_i_29_n_0
    SLICE_X27Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    20.255 r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[5]_i_10/O
                         net (fo=2, routed)           0.771    21.026    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[5]_i_10_n_0
    SLICE_X30Y71         LUT6 (Prop_lut6_I5_O)        0.299    21.325 r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[5]_i_4/O
                         net (fo=1, routed)           0.000    21.325    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[5]_i_4_n_0
    SLICE_X30Y71         MUXF7 (Prop_muxf7_I0_O)      0.241    21.566 r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[5]_i_2/O
                         net (fo=1, routed)           0.000    21.566    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[5]_i_2_n_0
    SLICE_X30Y71         MUXF8 (Prop_muxf8_I0_O)      0.098    21.664 r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    21.664    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[5]_i_1_n_0
    SLICE_X30Y71         FDPE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.477    12.389    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X30Y71         FDPE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[5]/C
                         clock pessimism              0.263    12.652    
                         clock uncertainty           -0.035    12.616    
    SLICE_X30Y71         FDPE (Setup_fdpe_C_D)        0.113    12.729    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.729    
                         arrival time                         -21.664    
  -------------------------------------------------------------------
                         slack                                 -8.935    

Slack (VIOLATED) :        -8.829ns  (required time - arrival time)
  Source:                 system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        16.653ns  (logic 4.866ns (29.221%)  route 11.787ns (70.779%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.388ns = ( 12.388 - 8.000 ) 
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.663     4.824    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X21Y51         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456     5.280 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]/Q
                         net (fo=1, routed)           1.207     6.487    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[3]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[3]_P[2])
                                                      3.656    10.143 f  system_i/lock_in/inst/lock_in/multiplicador/ref/ref_sen1/P[2]
                         net (fo=404, routed)         8.893    19.036    system_i/lock_in/inst/lock_in/multiplicador/ref/ref_sen1_n_103
    SLICE_X36Y78         LUT3 (Prop_lut3_I0_O)        0.124    19.160 r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[13]_i_18/O
                         net (fo=1, routed)           0.884    20.044    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[13]_i_18_n_0
    SLICE_X34Y79         LUT6 (Prop_lut6_I0_O)        0.124    20.168 r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[13]_i_12/O
                         net (fo=1, routed)           0.000    20.168    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[13]_i_12_n_0
    SLICE_X34Y79         MUXF7 (Prop_muxf7_I0_O)      0.209    20.377 r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[13]_i_5/O
                         net (fo=1, routed)           0.803    21.180    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[13]_i_5_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I5_O)        0.297    21.477 r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    21.477    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[13]_i_1_n_0
    SLICE_X35Y77         FDPE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.476    12.388    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X35Y77         FDPE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[13]/C
                         clock pessimism              0.263    12.651    
                         clock uncertainty           -0.035    12.615    
    SLICE_X35Y77         FDPE (Setup_fdpe_C_D)        0.032    12.647    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                         -21.477    
  -------------------------------------------------------------------
                         slack                                 -8.829    

Slack (VIOLATED) :        -8.816ns  (required time - arrival time)
  Source:                 system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        16.716ns  (logic 4.896ns (29.290%)  route 11.820ns (70.710%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 12.464 - 8.000 ) 
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.663     4.824    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X21Y51         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.456     5.280 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]/Q
                         net (fo=1, routed)           1.207     6.487    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[3]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[3]_P[3])
                                                      3.656    10.143 r  system_i/lock_in/inst/lock_in/multiplicador/ref/ref_sen1/P[3]
                         net (fo=410, routed)         8.811    18.954    system_i/lock_in/inst/lock_in/multiplicador/ref/ref_sen1_n_102
    SLICE_X37Y78         LUT6 (Prop_lut6_I2_O)        0.124    19.078 r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg[10]_i_32/O
                         net (fo=2, routed)           0.979    20.057    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg[10]_i_32_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I5_O)        0.124    20.181 r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg[10]_i_10/O
                         net (fo=1, routed)           0.000    20.181    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg[10]_i_10_n_0
    SLICE_X40Y78         MUXF7 (Prop_muxf7_I0_O)      0.238    20.419 r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[10]_i_4/O
                         net (fo=1, routed)           0.823    21.242    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[10]_i_4_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I3_O)        0.298    21.540 r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    21.540    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg[10]_i_1_n_0
    SLICE_X43Y77         FDPE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.552    12.464    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X43Y77         FDPE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[10]/C
                         clock pessimism              0.263    12.727    
                         clock uncertainty           -0.035    12.691    
    SLICE_X43Y77         FDPE (Setup_fdpe_C_D)        0.032    12.723    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         12.723    
                         arrival time                         -21.540    
  -------------------------------------------------------------------
                         slack                                 -8.816    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.250ns (57.453%)  route 0.185ns (42.547%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.550     1.605    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X22Y69         FDRE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y69         FDRE (Prop_fdre_C_Q)         0.141     1.746 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg_reg[23]/Q
                         net (fo=1, routed)           0.185     1.931    system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg[23]
    SLICE_X16Y68         LUT2 (Prop_lut2_I1_O)        0.045     1.976 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador[23]_i_2/O
                         net (fo=1, routed)           0.000     1.976    system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador[23]_i_2_n_0
    SLICE_X16Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.040 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.040    system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[23]_i_1_n_4
    SLICE_X16Y68         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.821     1.967    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X16Y68         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[23]/C
                         clock pessimism             -0.095     1.872    
    SLICE_X16Y68         FDCE (Hold_fdce_C_D)         0.134     2.006    system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.252ns (57.625%)  route 0.185ns (42.375%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.548     1.603    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X23Y71         FDRE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y71         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg_reg[29]/Q
                         net (fo=1, routed)           0.185     1.930    system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg[29]
    SLICE_X16Y70         LUT2 (Prop_lut2_I1_O)        0.045     1.975 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador[31]_i_4/O
                         net (fo=1, routed)           0.000     1.975    system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador[31]_i_4_n_0
    SLICE_X16Y70         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.041 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.041    system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[31]_i_1_n_6
    SLICE_X16Y70         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.819     1.965    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X16Y70         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[29]/C
                         clock pessimism             -0.095     1.870    
    SLICE_X16Y70         FDCE (Hold_fdce_C_D)         0.134     2.004    system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.252ns (57.625%)  route 0.185ns (42.375%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.548     1.603    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X23Y78         FDRE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y78         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg_reg[57]/Q
                         net (fo=1, routed)           0.185     1.930    system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg[57]
    SLICE_X16Y77         LUT2 (Prop_lut2_I1_O)        0.045     1.975 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador[59]_i_4/O
                         net (fo=1, routed)           0.000     1.975    system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador[59]_i_4_n_0
    SLICE_X16Y77         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.041 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[59]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.041    system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[59]_i_1_n_6
    SLICE_X16Y77         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.817     1.963    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X16Y77         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[57]/C
                         clock pessimism             -0.095     1.868    
    SLICE_X16Y77         FDCE (Hold_fdce_C_D)         0.134     2.002    system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[57]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/lock_in/inst/lock_in/multiplicador/prod_cuadratura/producto_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.322%)  route 0.224ns (57.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.548     1.603    system_i/lock_in/inst/lock_in/multiplicador/prod_cuadratura/clk
    SLICE_X24Y72         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/prod_cuadratura/producto_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y72         FDRE (Prop_fdre_C_Q)         0.164     1.767 r  system_i/lock_in/inst/lock_in/multiplicador/prod_cuadratura/producto_reg[0]/Q
                         net (fo=1, routed)           0.224     1.991    system_i/lock_in/inst/lock_in/filtro_cuadratura/data_out_coseno[0]
    SLICE_X21Y69         FDRE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.819     1.965    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X21Y69         FDRE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg_reg[0]/C
                         clock pessimism             -0.095     1.870    
    SLICE_X21Y69         FDRE (Hold_fdre_C_D)         0.070     1.940    system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.250ns (54.184%)  route 0.211ns (45.816%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.548     1.603    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X22Y71         FDRE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y71         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg_reg[35]/Q
                         net (fo=1, routed)           0.211     1.956    system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg[35]
    SLICE_X16Y71         LUT2 (Prop_lut2_I1_O)        0.045     2.001 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador[35]_i_2/O
                         net (fo=1, routed)           0.000     2.001    system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador[35]_i_2_n_0
    SLICE_X16Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.065 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[35]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.065    system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[35]_i_1_n_4
    SLICE_X16Y71         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.818     1.964    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X16Y71         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[35]/C
                         clock pessimism             -0.095     1.869    
    SLICE_X16Y71         FDCE (Hold_fdce_C_D)         0.134     2.003    system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[35]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.250ns (54.184%)  route 0.211ns (45.816%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.548     1.603    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X22Y78         FDRE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y78         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg_reg[63]/Q
                         net (fo=1, routed)           0.211     1.956    system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg[63]
    SLICE_X16Y78         LUT2 (Prop_lut2_I1_O)        0.045     2.001 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador[63]_i_3/O
                         net (fo=1, routed)           0.000     2.001    system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador[63]_i_3_n_0
    SLICE_X16Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.065 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[63]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.065    system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[63]_i_2_n_4
    SLICE_X16Y78         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.818     1.964    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X16Y78         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[63]/C
                         clock pessimism             -0.095     1.869    
    SLICE_X16Y78         FDCE (Hold_fdce_C_D)         0.134     2.003    system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[63]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.250ns (54.184%)  route 0.211ns (45.816%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.546     1.601    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X22Y76         FDRE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y76         FDRE (Prop_fdre_C_Q)         0.141     1.742 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg_reg[55]/Q
                         net (fo=1, routed)           0.211     1.954    system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg[55]
    SLICE_X16Y76         LUT2 (Prop_lut2_I1_O)        0.045     1.999 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador[55]_i_2/O
                         net (fo=1, routed)           0.000     1.999    system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador[55]_i_2_n_0
    SLICE_X16Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.063 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[55]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.063    system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[55]_i_1_n_4
    SLICE_X16Y76         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.815     1.961    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X16Y76         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[55]/C
                         clock pessimism             -0.095     1.866    
    SLICE_X16Y76         FDCE (Hold_fdce_C_D)         0.134     2.000    system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[55]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.250ns (54.076%)  route 0.212ns (45.924%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.548     1.603    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X23Y78         FDRE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y78         FDRE (Prop_fdre_C_Q)         0.141     1.744 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg_reg[59]/Q
                         net (fo=1, routed)           0.212     1.957    system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg[59]
    SLICE_X16Y77         LUT2 (Prop_lut2_I1_O)        0.045     2.002 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador[59]_i_2/O
                         net (fo=1, routed)           0.000     2.002    system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador[59]_i_2_n_0
    SLICE_X16Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.066 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[59]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.066    system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[59]_i_1_n_4
    SLICE_X16Y77         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.817     1.963    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X16Y77         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[59]/C
                         clock pessimism             -0.095     1.868    
    SLICE_X16Y77         FDCE (Hold_fdce_C_D)         0.134     2.002    system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[59]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 system_i/lock_in/inst/lock_in/multiplicador/prod_cuadratura/producto_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.873%)  route 0.237ns (59.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.548     1.603    system_i/lock_in/inst/lock_in/multiplicador/prod_cuadratura/clk
    SLICE_X24Y72         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/prod_cuadratura/producto_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y72         FDRE (Prop_fdre_C_Q)         0.164     1.767 r  system_i/lock_in/inst/lock_in/multiplicador/prod_cuadratura/producto_reg[3]/Q
                         net (fo=1, routed)           0.237     2.005    system_i/lock_in/inst/lock_in/filtro_cuadratura/data_out_coseno[3]
    SLICE_X20Y67         FDRE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.821     1.967    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X20Y67         FDRE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg_reg[3]/C
                         clock pessimism             -0.095     1.872    
    SLICE_X20Y67         FDRE (Hold_fdre_C_D)         0.063     1.935    system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 system_i/lock_in/inst/lock_in/multiplicador/prod_cuadratura/producto_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.873%)  route 0.237ns (59.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.548     1.603    system_i/lock_in/inst/lock_in/multiplicador/prod_cuadratura/clk
    SLICE_X24Y72         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/prod_cuadratura/producto_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y72         FDRE (Prop_fdre_C_Q)         0.164     1.767 r  system_i/lock_in/inst/lock_in/multiplicador/prod_cuadratura/producto_reg[2]/Q
                         net (fo=1, routed)           0.237     2.005    system_i/lock_in/inst/lock_in/filtro_cuadratura/data_out_coseno[2]
    SLICE_X20Y67         FDRE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.821     1.967    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X20Y67         FDRE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg_reg[2]/C
                         clock pessimism             -0.095     1.872    
    SLICE_X20Y67         FDRE (Hold_fdre_C_D)         0.052     1.924    system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X0Y13    system_i/lock_in/inst/lock_in/filtro_cuadratura/MxN_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X0Y12    system_i/lock_in/inst/lock_in/filtro_cuadratura/MxN_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X0Y10    system_i/lock_in/inst/lock_in/filtro_fase/MxN_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X0Y9     system_i/lock_in/inst/lock_in/filtro_fase/MxN_reg__0/CLK
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y10    system_i/data_source_0/inst/index_20/CLK
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y35   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y39   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y30   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y32   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[12]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X42Y60   system_i/data_source_0/inst/ruido_lfsr/r_LFSR_reg[31]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X42Y60   system_i/data_source_0/inst/ruido_lfsr/r_LFSR_reg[31]_srl7/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X43Y66   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X43Y66   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X43Y66   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X43Y66   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X42Y64   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X42Y64   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X42Y66   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X42Y66   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[12]/C
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X42Y60   system_i/data_source_0/inst/ruido_lfsr/r_LFSR_reg[31]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X42Y60   system_i/data_source_0/inst/ruido_lfsr/r_LFSR_reg[31]_srl7/CLK
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X43Y66   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X43Y66   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X43Y66   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X43Y66   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X42Y64   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X42Y64   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X42Y66   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X42Y66   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.711ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio_OE_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.827ns  (logic 1.450ns (21.238%)  route 5.377ns (78.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 10.687 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.765     3.073    system_i/uP/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.523 r  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=25, routed)          5.377     9.900    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/s_axi_wdata[6]
    SLICE_X7Y57          FDSE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio_OE_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.495    10.687    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y57          FDSE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio_OE_reg[25]/C
                         clock pessimism              0.116    10.803    
                         clock uncertainty           -0.125    10.678    
    SLICE_X7Y57          FDSE (Setup_fdse_C_D)       -0.067    10.611    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio_OE_reg[25]
  -------------------------------------------------------------------
                         required time                         10.611    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.770ns  (logic 1.450ns (21.419%)  route 5.320ns (78.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 10.670 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.765     3.073    system_i/uP/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[19])
                                                      1.450     4.523 r  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[19]
                         net (fo=27, routed)          5.320     9.842    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_wdata[19]
    SLICE_X22Y25         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.478    10.670    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y25         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
                         clock pessimism              0.130    10.800    
                         clock uncertainty           -0.125    10.675    
    SLICE_X22Y25         FDRE (Setup_fdre_C_D)       -0.067    10.608    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]
  -------------------------------------------------------------------
                         required time                         10.608    
                         arrival time                          -9.842    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.gpio2_OE_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 1.450ns (20.804%)  route 5.520ns (79.196%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 10.738 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.765     3.073    system_i/uP/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[27])
                                                      1.450     4.523 r  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[27]
                         net (fo=25, routed)          5.520    10.042    system_i/uP_control/finished/U0/gpio_core_1/s_axi_wdata[27]
    SLICE_X4Y34          FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.gpio2_OE_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.545    10.737    system_i/uP_control/finished/U0/gpio_core_1/s_axi_aclk
    SLICE_X4Y34          FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.gpio2_OE_reg[4]/C
                         clock pessimism              0.230    10.968    
                         clock uncertainty           -0.125    10.843    
    SLICE_X4Y34          FDRE (Setup_fdre_C_D)       -0.031    10.812    system_i/uP_control/finished/U0/gpio_core_1/Dual.gpio2_OE_reg[4]
  -------------------------------------------------------------------
                         required time                         10.812    
                         arrival time                         -10.042    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.823ns  (logic 1.450ns (21.250%)  route 5.373ns (78.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.765     3.073    system_i/uP/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[27])
                                                      1.450     4.523 r  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[27]
                         net (fo=25, routed)          5.373     9.896    system_i/uP_control/finished/U0/gpio_core_1/s_axi_wdata[27]
    SLICE_X9Y33          FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.500    10.692    system_i/uP_control/finished/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y33          FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
                         clock pessimism              0.230    10.923    
                         clock uncertainty           -0.125    10.798    
    SLICE_X9Y33          FDRE (Setup_fdre_C_D)       -0.103    10.695    system_i/uP_control/finished/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]
  -------------------------------------------------------------------
                         required time                         10.695    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_fase/U0/gpio_core_1/Dual.gpio2_OE_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.748ns  (logic 1.450ns (21.489%)  route 5.298ns (78.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.765     3.073    system_i/uP/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.523 r  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=25, routed)          5.298     9.820    system_i/uP_control/result_fase/U0/gpio_core_1/s_axi_wdata[6]
    SLICE_X21Y54         FDSE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.gpio2_OE_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.489    10.681    system_i/uP_control/result_fase/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y54         FDSE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.gpio2_OE_reg[25]/C
                         clock pessimism              0.116    10.797    
                         clock uncertainty           -0.125    10.672    
    SLICE_X21Y54         FDSE (Setup_fdse_C_D)       -0.047    10.625    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.gpio2_OE_reg[25]
  -------------------------------------------------------------------
                         required time                         10.625    
                         arrival time                          -9.820    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.gpio_OE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.859ns  (logic 1.450ns (21.141%)  route 5.409ns (78.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.765     3.073    system_i/uP/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[31])
                                                      1.450     4.523 r  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[31]
                         net (fo=26, routed)          5.409     9.931    system_i/uP_control/finished/U0/gpio_core_1/s_axi_wdata[31]
    SLICE_X10Y31         FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.gpio_OE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.497    10.689    system_i/uP_control/finished/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y31         FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
                         clock pessimism              0.230    10.920    
                         clock uncertainty           -0.125    10.795    
    SLICE_X10Y31         FDRE (Setup_fdre_C_D)       -0.056    10.739    system_i/uP_control/finished/U0/gpio_core_1/Dual.gpio_OE_reg[0]
  -------------------------------------------------------------------
                         required time                         10.739    
                         arrival time                          -9.931    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.864ns  (required time - arrival time)
  Source:                 system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.799ns  (logic 1.450ns (21.327%)  route 5.349ns (78.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.765     3.073    system_i/uP/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[31])
                                                      1.450     4.523 r  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[31]
                         net (fo=26, routed)          5.349     9.872    system_i/uP_control/finished/U0/gpio_core_1/s_axi_wdata[31]
    SLICE_X10Y30         FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.496    10.688    system_i/uP_control/finished/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y30         FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                         clock pessimism              0.230    10.919    
                         clock uncertainty           -0.125    10.794    
    SLICE_X10Y30         FDRE (Setup_fdre_C_D)       -0.058    10.736    system_i/uP_control/finished/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]
  -------------------------------------------------------------------
                         required time                         10.736    
                         arrival time                          -9.872    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_OE_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.673ns  (logic 1.450ns (21.730%)  route 5.223ns (78.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.765     3.073    system_i/uP/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[9])
                                                      1.450     4.523 r  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[9]
                         net (fo=24, routed)          5.223     9.746    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_wdata[9]
    SLICE_X34Y30         FDSE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_OE_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.489    10.681    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y30         FDSE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_OE_reg[22]/C
                         clock pessimism              0.130    10.811    
                         clock uncertainty           -0.125    10.686    
    SLICE_X34Y30         FDSE (Setup_fdse_C_D)       -0.063    10.623    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_OE_reg[22]
  -------------------------------------------------------------------
                         required time                         10.623    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.882ns  (required time - arrival time)
  Source:                 system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.gpio_OE_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.806ns  (logic 1.450ns (21.306%)  route 5.356ns (78.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 10.736 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.765     3.073    system_i/uP/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[27])
                                                      1.450     4.523 r  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[27]
                         net (fo=25, routed)          5.356     9.878    system_i/uP_control/finished/U0/gpio_core_1/s_axi_wdata[27]
    SLICE_X5Y33          FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.gpio_OE_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.544    10.736    system_i/uP_control/finished/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y33          FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.gpio_OE_reg[4]/C
                         clock pessimism              0.230    10.967    
                         clock uncertainty           -0.125    10.842    
    SLICE_X5Y33          FDRE (Setup_fdre_C_D)       -0.081    10.761    system_i/uP_control/finished/U0/gpio_core_1/Dual.gpio_OE_reg[4]
  -------------------------------------------------------------------
                         required time                         10.761    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_OE_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.745ns  (logic 1.450ns (21.498%)  route 5.295ns (78.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.765     3.073    system_i/uP/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[20])
                                                      1.450     4.523 r  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[20]
                         net (fo=27, routed)          5.295     9.818    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_wdata[20]
    SLICE_X15Y22         FDSE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_OE_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.487    10.679    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y22         FDSE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_OE_reg[11]/C
                         clock pessimism              0.230    10.910    
                         clock uncertainty           -0.125    10.785    
    SLICE_X15Y22         FDSE (Setup_fdse_C_D)       -0.067    10.718    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_OE_reg[11]
  -------------------------------------------------------------------
                         required time                         10.718    
                         arrival time                          -9.818    
  -------------------------------------------------------------------
                         slack                                  0.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_In_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (44.024%)  route 0.163ns (55.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.550     0.891    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y27         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y27         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.163     1.181    system_i/uP_control/M_and_Nma/U0/gpio_core_1/gpio_io_i_d2[5]
    SLICE_X20Y27         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_In_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.817     1.187    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y27         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_In_reg[5]/C
                         clock pessimism             -0.034     1.153    
    SLICE_X20Y27         FDRE (Hold_fdre_C_D)         0.010     1.163    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_In_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_i/uP_control/result_fase/U0/gpio_core_1/Dual.gpio_Data_In_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_fase/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[13].reg2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.209ns (52.205%)  route 0.191ns (47.795%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.558     0.899    system_i/uP_control/result_fase/U0/gpio_core_1/s_axi_aclk
    SLICE_X24Y56         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.gpio_Data_In_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y56         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.gpio_Data_In_reg[13]/Q
                         net (fo=2, routed)           0.191     1.254    system_i/uP_control/result_fase/U0/gpio_core_1/gpio_Data_In[13]
    SLICE_X19Y55         LUT5 (Prop_lut5_I3_O)        0.045     1.299 r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[13].reg2[13]_i_1/O
                         net (fo=1, routed)           0.000     1.299    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[13].reg2[13]_i_1_n_0
    SLICE_X19Y55         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[13].reg2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.830     1.200    system_i/uP_control/result_fase/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y55         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[13].reg2_reg[13]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X19Y55         FDRE (Hold_fdre_C_D)         0.092     1.258    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[13].reg2_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 system_i/uP_control/result_fase/U0/gpio_core_1/Dual.gpio2_Data_In_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_fase/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[18].reg4_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.974%)  route 0.247ns (57.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.555     0.896    system_i/uP_control/result_fase/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y62         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.gpio2_Data_In_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y62         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.gpio2_Data_In_reg[18]/Q
                         net (fo=2, routed)           0.247     1.283    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.gpio2_Data_In[18]
    SLICE_X20Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.328 r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[18].reg4[18]_i_1/O
                         net (fo=1, routed)           0.000     1.328    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[18].reg4[18]_i_1_n_0
    SLICE_X20Y55         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[18].reg4_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.829     1.199    system_i/uP_control/result_fase/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y55         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[18].reg4_reg[18]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y55         FDRE (Hold_fdre_C_D)         0.121     1.286    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[18].reg4_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 system_i/uP_control/result_fase/U0/gpio_core_1/Dual.gpio_Data_In_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_fase/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[13].reg1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.209ns (52.075%)  route 0.192ns (47.925%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.558     0.899    system_i/uP_control/result_fase/U0/gpio_core_1/s_axi_aclk
    SLICE_X24Y56         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.gpio_Data_In_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y56         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.gpio_Data_In_reg[13]/Q
                         net (fo=2, routed)           0.192     1.255    system_i/uP_control/result_fase/U0/gpio_core_1/gpio_Data_In[13]
    SLICE_X19Y55         LUT5 (Prop_lut5_I3_O)        0.045     1.300 r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[13].reg1[13]_i_1/O
                         net (fo=1, routed)           0.000     1.300    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[13].reg1[13]_i_1_n_0
    SLICE_X19Y55         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[13].reg1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.830     1.200    system_i/uP_control/result_fase/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y55         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[13].reg1_reg[13]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X19Y55         FDRE (Hold_fdre_C_D)         0.091     1.257    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[13].reg1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 system_i/uP_control/noise_bits_and_data_select/U0/ip2bus_data_i_D1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/noise_bits_and_data_select/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.479%)  route 0.222ns (57.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.565     0.906    system_i/uP_control/noise_bits_and_data_select/U0/s_axi_aclk
    SLICE_X8Y51          FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/ip2bus_data_i_D1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  system_i/uP_control/noise_bits_and_data_select/U0/ip2bus_data_i_D1_reg[20]/Q
                         net (fo=1, routed)           0.222     1.292    system_i/uP_control/noise_bits_and_data_select/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[11]
    SLICE_X11Y49         FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.835     1.205    system_i/uP_control/noise_bits_and_data_select/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X11Y49         FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.070     1.246    system_i/uP_control/noise_bits_and_data_select/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 system_i/uP_control/result_fase/U0/gpio_core_1/Dual.gpio_Data_In_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_fase/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[26].reg1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.209ns (47.900%)  route 0.227ns (52.100%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.557     0.898    system_i/uP_control/result_fase/U0/gpio_core_1/s_axi_aclk
    SLICE_X24Y57         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.gpio_Data_In_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.gpio_Data_In_reg[26]/Q
                         net (fo=2, routed)           0.227     1.289    system_i/uP_control/result_fase/U0/gpio_core_1/gpio_Data_In[26]
    SLICE_X20Y53         LUT5 (Prop_lut5_I3_O)        0.045     1.334 r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[26].reg1[26]_i_1/O
                         net (fo=1, routed)           0.000     1.334    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[26].reg1[26]_i_1_n_0
    SLICE_X20Y53         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[26].reg1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.829     1.199    system_i/uP_control/result_fase/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y53         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[26].reg1_reg[26]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y53         FDRE (Hold_fdre_C_D)         0.120     1.285    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[26].reg1_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 system_i/uP_control/result_fase/U0/gpio_core_1/Dual.gpio2_Data_In_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_fase/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[1].reg4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.824%)  route 0.259ns (58.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.554     0.895    system_i/uP_control/result_fase/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y65         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.gpio2_Data_In_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y65         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.gpio2_Data_In_reg[1]/Q
                         net (fo=2, routed)           0.259     1.294    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.gpio2_Data_In[1]
    SLICE_X20Y59         LUT6 (Prop_lut6_I5_O)        0.045     1.339 r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[1].reg4[1]_i_1/O
                         net (fo=1, routed)           0.000     1.339    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[1].reg4[1]_i_1_n_0
    SLICE_X20Y59         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[1].reg4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.828     1.198    system_i/uP_control/result_fase/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y59         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[1].reg4_reg[1]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X20Y59         FDRE (Hold_fdre_C_D)         0.121     1.285    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[1].reg4_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.583     0.924    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y38          FDRE                                         r  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.116     1.181    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X4Y40          SRLC32E                                      r  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.852     1.222    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y40          SRLC32E                                      r  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X4Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.560%)  route 0.234ns (62.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.586     0.927    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/Q
                         net (fo=1, routed)           0.234     1.302    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_1[26]
    SLICE_X2Y50          FDRE                                         r  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.853     1.223    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.047     1.241    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 system_i/uP_control/enable_and_reset/U0/ip2bus_data_i_D1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/enable_and_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.910%)  route 0.209ns (56.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.567     0.908    system_i/uP_control/enable_and_reset/U0/s_axi_aclk
    SLICE_X10Y49         FDRE                                         r  system_i/uP_control/enable_and_reset/U0/ip2bus_data_i_D1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  system_i/uP_control/enable_and_reset/U0/ip2bus_data_i_D1_reg[14]/Q
                         net (fo=1, routed)           0.209     1.281    system_i/uP_control/enable_and_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[17]
    SLICE_X14Y50         FDRE                                         r  system_i/uP_control/enable_and_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.831     1.201    system_i/uP_control/enable_and_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X14Y50         FDRE                                         r  system_i/uP_control/enable_and_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.047     1.219    system_i/uP_control/enable_and_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y10   system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y10   system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X33Y39   system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/IP2Bus_Error_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X30Y39   system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X28Y39   system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/IP2Bus_WrAck_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X32Y39   system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/IPIC_STATE_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X35Y38   system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.sig_rxd_prog_empty_d1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X35Y38   system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.sig_rxd_prog_full_d1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X27Y42   system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y42    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y42    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y42    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y42    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y42    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y42    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y43    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y43    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y47    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y47    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y42    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y42    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y42    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y42    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y42    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y42    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y43    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y43    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y47    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y47    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/DAC/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/DAC/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/DAC/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/DAC/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/DAC/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/DAC/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Max Delay          1643 Endpoints
Min Delay          1643 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/data_source_0/inst/interval_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.771ns  (logic 16.623ns (45.206%)  route 20.148ns (54.794%))
  Logic Levels:           68  (CARRY4=56 LUT1=1 LUT2=7 LUT3=4)
  Clock Path Skew:        1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.655     2.963    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y28         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDRE (Prop_fdre_C_Q)         0.456     3.419 f  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=28, routed)          2.318     5.737    system_i/data_source_0/inst/ptos_x_ciclo[1]
    SLICE_X22Y22         LUT1 (Prop_lut1_I0_O)        0.124     5.861 r  system_i/data_source_0/inst/interval[11]_i_36/O
                         net (fo=1, routed)           0.000     5.861    system_i/data_source_0/inst/interval[11]_i_36_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.411 r  system_i/data_source_0/inst/interval_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.411    system_i/data_source_0/inst/interval_reg[11]_i_21_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  system_i/data_source_0/inst/interval_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.525    system_i/data_source_0/inst/interval_reg[11]_i_12_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  system_i/data_source_0/inst/interval_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.009     6.648    system_i/data_source_0/inst/interval_reg[11]_i_3_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.762 r  system_i/data_source_0/inst/interval_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.762    system_i/data_source_0/inst/interval_reg[11]_i_2_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.055 r  system_i/data_source_0/inst/interval_reg[11]_i_1/CO[0]
                         net (fo=21, routed)          1.282     8.336    system_i/data_source_0/inst/interval_reg[11]_i_1_n_3
    SLICE_X23Y23         LUT3 (Prop_lut3_I0_O)        0.373     8.709 r  system_i/data_source_0/inst/interval[10]_i_19/O
                         net (fo=1, routed)           0.000     8.709    system_i/data_source_0/inst/interval[10]_i_19_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.241 r  system_i/data_source_0/inst/interval_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.241    system_i/data_source_0/inst/interval_reg[10]_i_10_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.355 r  system_i/data_source_0/inst/interval_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.009     9.364    system_i/data_source_0/inst/interval_reg[10]_i_5_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.478 r  system_i/data_source_0/inst/interval_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.478    system_i/data_source_0/inst/interval_reg[10]_i_2_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.656 r  system_i/data_source_0/inst/interval_reg[10]_i_1/CO[1]
                         net (fo=21, routed)          1.890    11.546    system_i/data_source_0/inst/interval_reg[10]_i_1_n_2
    SLICE_X24Y22         LUT2 (Prop_lut2_I1_O)        0.329    11.875 r  system_i/data_source_0/inst/interval[9]_i_23/O
                         net (fo=1, routed)           0.000    11.875    system_i/data_source_0/inst/interval[9]_i_23_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.408 r  system_i/data_source_0/inst/interval_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.408    system_i/data_source_0/inst/interval_reg[9]_i_15_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.525 r  system_i/data_source_0/inst/interval_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.525    system_i/data_source_0/inst/interval_reg[9]_i_10_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.642 r  system_i/data_source_0/inst/interval_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.009    12.651    system_i/data_source_0/inst/interval_reg[9]_i_5_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.768 r  system_i/data_source_0/inst/interval_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.768    system_i/data_source_0/inst/interval_reg[9]_i_2_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.947 r  system_i/data_source_0/inst/interval_reg[9]_i_1/CO[1]
                         net (fo=21, routed)          1.583    14.530    system_i/data_source_0/inst/interval_reg[9]_i_1_n_2
    SLICE_X27Y29         LUT3 (Prop_lut3_I0_O)        0.332    14.862 r  system_i/data_source_0/inst/interval[8]_i_8/O
                         net (fo=1, routed)           0.000    14.862    system_i/data_source_0/inst/interval[8]_i_8_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.412 r  system_i/data_source_0/inst/interval_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.412    system_i/data_source_0/inst/interval_reg[8]_i_2_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.590 r  system_i/data_source_0/inst/interval_reg[8]_i_1/CO[1]
                         net (fo=21, routed)          1.398    16.988    system_i/data_source_0/inst/interval_reg[8]_i_1_n_2
    SLICE_X28Y27         LUT2 (Prop_lut2_I1_O)        0.329    17.317 r  system_i/data_source_0/inst/interval[7]_i_23/O
                         net (fo=1, routed)           0.000    17.317    system_i/data_source_0/inst/interval[7]_i_23_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.850 r  system_i/data_source_0/inst/interval_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.850    system_i/data_source_0/inst/interval_reg[7]_i_15_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.967 r  system_i/data_source_0/inst/interval_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.967    system_i/data_source_0/inst/interval_reg[7]_i_10_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.084 r  system_i/data_source_0/inst/interval_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.084    system_i/data_source_0/inst/interval_reg[7]_i_5_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.201 r  system_i/data_source_0/inst/interval_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.201    system_i/data_source_0/inst/interval_reg[7]_i_2_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.380 r  system_i/data_source_0/inst/interval_reg[7]_i_1/CO[1]
                         net (fo=21, routed)          1.552    19.932    system_i/data_source_0/inst/interval_reg[7]_i_1_n_2
    SLICE_X30Y26         LUT2 (Prop_lut2_I1_O)        0.332    20.264 r  system_i/data_source_0/inst/interval[6]_i_23/O
                         net (fo=1, routed)           0.000    20.264    system_i/data_source_0/inst/interval[6]_i_23_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.797 r  system_i/data_source_0/inst/interval_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.797    system_i/data_source_0/inst/interval_reg[6]_i_15_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.914 r  system_i/data_source_0/inst/interval_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.914    system_i/data_source_0/inst/interval_reg[6]_i_10_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.031 r  system_i/data_source_0/inst/interval_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.031    system_i/data_source_0/inst/interval_reg[6]_i_5_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.148 r  system_i/data_source_0/inst/interval_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.148    system_i/data_source_0/inst/interval_reg[6]_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.327 r  system_i/data_source_0/inst/interval_reg[6]_i_1/CO[1]
                         net (fo=21, routed)          1.686    23.013    system_i/data_source_0/inst/interval_reg[6]_i_1_n_2
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.332    23.345 r  system_i/data_source_0/inst/interval[5]_i_23/O
                         net (fo=1, routed)           0.000    23.345    system_i/data_source_0/inst/interval[5]_i_23_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.878 r  system_i/data_source_0/inst/interval_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.878    system_i/data_source_0/inst/interval_reg[5]_i_15_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.995 r  system_i/data_source_0/inst/interval_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.995    system_i/data_source_0/inst/interval_reg[5]_i_10_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.112 r  system_i/data_source_0/inst/interval_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.112    system_i/data_source_0/inst/interval_reg[5]_i_5_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.229 r  system_i/data_source_0/inst/interval_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.229    system_i/data_source_0/inst/interval_reg[5]_i_2_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.408 r  system_i/data_source_0/inst/interval_reg[5]_i_1/CO[1]
                         net (fo=21, routed)          1.776    26.184    system_i/data_source_0/inst/interval_reg[5]_i_1_n_2
    SLICE_X29Y23         LUT3 (Prop_lut3_I0_O)        0.332    26.516 r  system_i/data_source_0/inst/interval[4]_i_21/O
                         net (fo=1, routed)           0.000    26.516    system_i/data_source_0/inst/interval[4]_i_21_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.917 r  system_i/data_source_0/inst/interval_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.917    system_i/data_source_0/inst/interval_reg[4]_i_15_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.031 r  system_i/data_source_0/inst/interval_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.009    27.040    system_i/data_source_0/inst/interval_reg[4]_i_10_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.154 r  system_i/data_source_0/inst/interval_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.154    system_i/data_source_0/inst/interval_reg[4]_i_5_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.268 r  system_i/data_source_0/inst/interval_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.268    system_i/data_source_0/inst/interval_reg[4]_i_2_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.446 r  system_i/data_source_0/inst/interval_reg[4]_i_1/CO[1]
                         net (fo=21, routed)          1.983    29.429    system_i/data_source_0/inst/interval_reg[4]_i_1_n_2
    SLICE_X25Y22         LUT2 (Prop_lut2_I1_O)        0.329    29.758 r  system_i/data_source_0/inst/interval[3]_i_23/O
                         net (fo=1, routed)           0.000    29.758    system_i/data_source_0/inst/interval[3]_i_23_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.308 r  system_i/data_source_0/inst/interval_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.308    system_i/data_source_0/inst/interval_reg[3]_i_15_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.422 r  system_i/data_source_0/inst/interval_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.422    system_i/data_source_0/inst/interval_reg[3]_i_10_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.536 r  system_i/data_source_0/inst/interval_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.009    30.545    system_i/data_source_0/inst/interval_reg[3]_i_5_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.659 r  system_i/data_source_0/inst/interval_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.659    system_i/data_source_0/inst/interval_reg[3]_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.837 r  system_i/data_source_0/inst/interval_reg[3]_i_1/CO[1]
                         net (fo=21, routed)          1.653    32.491    system_i/data_source_0/inst/interval_reg[3]_i_1_n_2
    SLICE_X28Y21         LUT2 (Prop_lut2_I1_O)        0.329    32.820 r  system_i/data_source_0/inst/interval[2]_i_23/O
                         net (fo=1, routed)           0.000    32.820    system_i/data_source_0/inst/interval[2]_i_23_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.353 r  system_i/data_source_0/inst/interval_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.353    system_i/data_source_0/inst/interval_reg[2]_i_15_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.470 r  system_i/data_source_0/inst/interval_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.470    system_i/data_source_0/inst/interval_reg[2]_i_10_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.587 r  system_i/data_source_0/inst/interval_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.587    system_i/data_source_0/inst/interval_reg[2]_i_5_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.704 r  system_i/data_source_0/inst/interval_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.009    33.713    system_i/data_source_0/inst/interval_reg[2]_i_2_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    33.892 r  system_i/data_source_0/inst/interval_reg[2]_i_1/CO[1]
                         net (fo=21, routed)          1.367    35.258    system_i/data_source_0/inst/interval_reg[2]_i_1_n_2
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.332    35.590 r  system_i/data_source_0/inst/interval[1]_i_23/O
                         net (fo=1, routed)           0.000    35.590    system_i/data_source_0/inst/interval[1]_i_23_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.140 r  system_i/data_source_0/inst/interval_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.140    system_i/data_source_0/inst/interval_reg[1]_i_15_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.254 r  system_i/data_source_0/inst/interval_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.254    system_i/data_source_0/inst/interval_reg[1]_i_10_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.368 r  system_i/data_source_0/inst/interval_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.368    system_i/data_source_0/inst/interval_reg[1]_i_5_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.482 r  system_i/data_source_0/inst/interval_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.009    36.491    system_i/data_source_0/inst/interval_reg[1]_i_2_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    36.669 r  system_i/data_source_0/inst/interval_reg[1]_i_1/CO[1]
                         net (fo=21, routed)          1.589    38.258    system_i/data_source_0/inst/interval_reg[1]_i_1_n_2
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.329    38.587 r  system_i/data_source_0/inst/interval[0]_i_22/O
                         net (fo=1, routed)           0.000    38.587    system_i/data_source_0/inst/interval[0]_i_22_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.120 r  system_i/data_source_0/inst/interval_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.120    system_i/data_source_0/inst/interval_reg[0]_i_14_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.237 r  system_i/data_source_0/inst/interval_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.237    system_i/data_source_0/inst/interval_reg[0]_i_9_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.354 r  system_i/data_source_0/inst/interval_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.354    system_i/data_source_0/inst/interval_reg[0]_i_4_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.471 r  system_i/data_source_0/inst/interval_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.009    39.480    system_i/data_source_0/inst/interval_reg[0]_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    39.734 r  system_i/data_source_0/inst/interval_reg[0]_i_1/CO[0]
                         net (fo=1, routed)           0.000    39.734    system_i/data_source_0/inst/interval_reg[0]_i_1_n_3
    SLICE_X32Y25         FDRE                                         r  system_i/data_source_0/inst/interval_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.483     4.395    system_i/data_source_0/inst/clock
    SLICE_X32Y25         FDRE                                         r  system_i/data_source_0/inst/interval_reg[0]/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/data_source_0/inst/interval_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        33.706ns  (logic 15.156ns (44.965%)  route 18.550ns (55.035%))
  Logic Levels:           62  (CARRY4=51 LUT1=1 LUT2=7 LUT3=3)
  Clock Path Skew:        1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.655     2.963    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y28         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDRE (Prop_fdre_C_Q)         0.456     3.419 f  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=28, routed)          2.318     5.737    system_i/data_source_0/inst/ptos_x_ciclo[1]
    SLICE_X22Y22         LUT1 (Prop_lut1_I0_O)        0.124     5.861 r  system_i/data_source_0/inst/interval[11]_i_36/O
                         net (fo=1, routed)           0.000     5.861    system_i/data_source_0/inst/interval[11]_i_36_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.411 r  system_i/data_source_0/inst/interval_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.411    system_i/data_source_0/inst/interval_reg[11]_i_21_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  system_i/data_source_0/inst/interval_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.525    system_i/data_source_0/inst/interval_reg[11]_i_12_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  system_i/data_source_0/inst/interval_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.009     6.648    system_i/data_source_0/inst/interval_reg[11]_i_3_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.762 r  system_i/data_source_0/inst/interval_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.762    system_i/data_source_0/inst/interval_reg[11]_i_2_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.055 r  system_i/data_source_0/inst/interval_reg[11]_i_1/CO[0]
                         net (fo=21, routed)          1.282     8.336    system_i/data_source_0/inst/interval_reg[11]_i_1_n_3
    SLICE_X23Y23         LUT3 (Prop_lut3_I0_O)        0.373     8.709 r  system_i/data_source_0/inst/interval[10]_i_19/O
                         net (fo=1, routed)           0.000     8.709    system_i/data_source_0/inst/interval[10]_i_19_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.241 r  system_i/data_source_0/inst/interval_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.241    system_i/data_source_0/inst/interval_reg[10]_i_10_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.355 r  system_i/data_source_0/inst/interval_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.009     9.364    system_i/data_source_0/inst/interval_reg[10]_i_5_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.478 r  system_i/data_source_0/inst/interval_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.478    system_i/data_source_0/inst/interval_reg[10]_i_2_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.656 r  system_i/data_source_0/inst/interval_reg[10]_i_1/CO[1]
                         net (fo=21, routed)          1.890    11.546    system_i/data_source_0/inst/interval_reg[10]_i_1_n_2
    SLICE_X24Y22         LUT2 (Prop_lut2_I1_O)        0.329    11.875 r  system_i/data_source_0/inst/interval[9]_i_23/O
                         net (fo=1, routed)           0.000    11.875    system_i/data_source_0/inst/interval[9]_i_23_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.408 r  system_i/data_source_0/inst/interval_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.408    system_i/data_source_0/inst/interval_reg[9]_i_15_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.525 r  system_i/data_source_0/inst/interval_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.525    system_i/data_source_0/inst/interval_reg[9]_i_10_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.642 r  system_i/data_source_0/inst/interval_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.009    12.651    system_i/data_source_0/inst/interval_reg[9]_i_5_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.768 r  system_i/data_source_0/inst/interval_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.768    system_i/data_source_0/inst/interval_reg[9]_i_2_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.947 r  system_i/data_source_0/inst/interval_reg[9]_i_1/CO[1]
                         net (fo=21, routed)          1.583    14.530    system_i/data_source_0/inst/interval_reg[9]_i_1_n_2
    SLICE_X27Y29         LUT3 (Prop_lut3_I0_O)        0.332    14.862 r  system_i/data_source_0/inst/interval[8]_i_8/O
                         net (fo=1, routed)           0.000    14.862    system_i/data_source_0/inst/interval[8]_i_8_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.412 r  system_i/data_source_0/inst/interval_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.412    system_i/data_source_0/inst/interval_reg[8]_i_2_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.590 r  system_i/data_source_0/inst/interval_reg[8]_i_1/CO[1]
                         net (fo=21, routed)          1.398    16.988    system_i/data_source_0/inst/interval_reg[8]_i_1_n_2
    SLICE_X28Y27         LUT2 (Prop_lut2_I1_O)        0.329    17.317 r  system_i/data_source_0/inst/interval[7]_i_23/O
                         net (fo=1, routed)           0.000    17.317    system_i/data_source_0/inst/interval[7]_i_23_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.850 r  system_i/data_source_0/inst/interval_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.850    system_i/data_source_0/inst/interval_reg[7]_i_15_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.967 r  system_i/data_source_0/inst/interval_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.967    system_i/data_source_0/inst/interval_reg[7]_i_10_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.084 r  system_i/data_source_0/inst/interval_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.084    system_i/data_source_0/inst/interval_reg[7]_i_5_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.201 r  system_i/data_source_0/inst/interval_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.201    system_i/data_source_0/inst/interval_reg[7]_i_2_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.380 r  system_i/data_source_0/inst/interval_reg[7]_i_1/CO[1]
                         net (fo=21, routed)          1.552    19.932    system_i/data_source_0/inst/interval_reg[7]_i_1_n_2
    SLICE_X30Y26         LUT2 (Prop_lut2_I1_O)        0.332    20.264 r  system_i/data_source_0/inst/interval[6]_i_23/O
                         net (fo=1, routed)           0.000    20.264    system_i/data_source_0/inst/interval[6]_i_23_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.797 r  system_i/data_source_0/inst/interval_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.797    system_i/data_source_0/inst/interval_reg[6]_i_15_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.914 r  system_i/data_source_0/inst/interval_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.914    system_i/data_source_0/inst/interval_reg[6]_i_10_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.031 r  system_i/data_source_0/inst/interval_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.031    system_i/data_source_0/inst/interval_reg[6]_i_5_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.148 r  system_i/data_source_0/inst/interval_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.148    system_i/data_source_0/inst/interval_reg[6]_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.327 r  system_i/data_source_0/inst/interval_reg[6]_i_1/CO[1]
                         net (fo=21, routed)          1.686    23.013    system_i/data_source_0/inst/interval_reg[6]_i_1_n_2
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.332    23.345 r  system_i/data_source_0/inst/interval[5]_i_23/O
                         net (fo=1, routed)           0.000    23.345    system_i/data_source_0/inst/interval[5]_i_23_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.878 r  system_i/data_source_0/inst/interval_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.878    system_i/data_source_0/inst/interval_reg[5]_i_15_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.995 r  system_i/data_source_0/inst/interval_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.995    system_i/data_source_0/inst/interval_reg[5]_i_10_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.112 r  system_i/data_source_0/inst/interval_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.112    system_i/data_source_0/inst/interval_reg[5]_i_5_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.229 r  system_i/data_source_0/inst/interval_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.229    system_i/data_source_0/inst/interval_reg[5]_i_2_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.408 r  system_i/data_source_0/inst/interval_reg[5]_i_1/CO[1]
                         net (fo=21, routed)          1.776    26.184    system_i/data_source_0/inst/interval_reg[5]_i_1_n_2
    SLICE_X29Y23         LUT3 (Prop_lut3_I0_O)        0.332    26.516 r  system_i/data_source_0/inst/interval[4]_i_21/O
                         net (fo=1, routed)           0.000    26.516    system_i/data_source_0/inst/interval[4]_i_21_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.917 r  system_i/data_source_0/inst/interval_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.917    system_i/data_source_0/inst/interval_reg[4]_i_15_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.031 r  system_i/data_source_0/inst/interval_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.009    27.040    system_i/data_source_0/inst/interval_reg[4]_i_10_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.154 r  system_i/data_source_0/inst/interval_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.154    system_i/data_source_0/inst/interval_reg[4]_i_5_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.268 r  system_i/data_source_0/inst/interval_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.268    system_i/data_source_0/inst/interval_reg[4]_i_2_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.446 r  system_i/data_source_0/inst/interval_reg[4]_i_1/CO[1]
                         net (fo=21, routed)          1.983    29.429    system_i/data_source_0/inst/interval_reg[4]_i_1_n_2
    SLICE_X25Y22         LUT2 (Prop_lut2_I1_O)        0.329    29.758 r  system_i/data_source_0/inst/interval[3]_i_23/O
                         net (fo=1, routed)           0.000    29.758    system_i/data_source_0/inst/interval[3]_i_23_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.308 r  system_i/data_source_0/inst/interval_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.308    system_i/data_source_0/inst/interval_reg[3]_i_15_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.422 r  system_i/data_source_0/inst/interval_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.422    system_i/data_source_0/inst/interval_reg[3]_i_10_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.536 r  system_i/data_source_0/inst/interval_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.009    30.545    system_i/data_source_0/inst/interval_reg[3]_i_5_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.659 r  system_i/data_source_0/inst/interval_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.659    system_i/data_source_0/inst/interval_reg[3]_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.837 r  system_i/data_source_0/inst/interval_reg[3]_i_1/CO[1]
                         net (fo=21, routed)          1.653    32.491    system_i/data_source_0/inst/interval_reg[3]_i_1_n_2
    SLICE_X28Y21         LUT2 (Prop_lut2_I1_O)        0.329    32.820 r  system_i/data_source_0/inst/interval[2]_i_23/O
                         net (fo=1, routed)           0.000    32.820    system_i/data_source_0/inst/interval[2]_i_23_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.353 r  system_i/data_source_0/inst/interval_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.353    system_i/data_source_0/inst/interval_reg[2]_i_15_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.470 r  system_i/data_source_0/inst/interval_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.470    system_i/data_source_0/inst/interval_reg[2]_i_10_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.587 r  system_i/data_source_0/inst/interval_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.587    system_i/data_source_0/inst/interval_reg[2]_i_5_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.704 r  system_i/data_source_0/inst/interval_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.009    33.713    system_i/data_source_0/inst/interval_reg[2]_i_2_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    33.892 r  system_i/data_source_0/inst/interval_reg[2]_i_1/CO[1]
                         net (fo=21, routed)          1.367    35.258    system_i/data_source_0/inst/interval_reg[2]_i_1_n_2
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.332    35.590 r  system_i/data_source_0/inst/interval[1]_i_23/O
                         net (fo=1, routed)           0.000    35.590    system_i/data_source_0/inst/interval[1]_i_23_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.140 r  system_i/data_source_0/inst/interval_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.140    system_i/data_source_0/inst/interval_reg[1]_i_15_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.254 r  system_i/data_source_0/inst/interval_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.254    system_i/data_source_0/inst/interval_reg[1]_i_10_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.368 r  system_i/data_source_0/inst/interval_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.368    system_i/data_source_0/inst/interval_reg[1]_i_5_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.482 r  system_i/data_source_0/inst/interval_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.009    36.491    system_i/data_source_0/inst/interval_reg[1]_i_2_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    36.669 r  system_i/data_source_0/inst/interval_reg[1]_i_1/CO[1]
                         net (fo=21, routed)          0.000    36.669    system_i/data_source_0/inst/interval_reg[1]_i_1_n_2
    SLICE_X31Y25         FDRE                                         r  system_i/data_source_0/inst/interval_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.482     4.394    system_i/data_source_0/inst/clock
    SLICE_X31Y25         FDRE                                         r  system_i/data_source_0/inst/interval_reg[1]/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/data_source_0/inst/interval_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        30.929ns  (logic 13.754ns (44.470%)  route 17.175ns (55.530%))
  Logic Levels:           56  (CARRY4=46 LUT1=1 LUT2=6 LUT3=3)
  Clock Path Skew:        1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.655     2.963    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y28         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDRE (Prop_fdre_C_Q)         0.456     3.419 f  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=28, routed)          2.318     5.737    system_i/data_source_0/inst/ptos_x_ciclo[1]
    SLICE_X22Y22         LUT1 (Prop_lut1_I0_O)        0.124     5.861 r  system_i/data_source_0/inst/interval[11]_i_36/O
                         net (fo=1, routed)           0.000     5.861    system_i/data_source_0/inst/interval[11]_i_36_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.411 r  system_i/data_source_0/inst/interval_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.411    system_i/data_source_0/inst/interval_reg[11]_i_21_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  system_i/data_source_0/inst/interval_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.525    system_i/data_source_0/inst/interval_reg[11]_i_12_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  system_i/data_source_0/inst/interval_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.009     6.648    system_i/data_source_0/inst/interval_reg[11]_i_3_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.762 r  system_i/data_source_0/inst/interval_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.762    system_i/data_source_0/inst/interval_reg[11]_i_2_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.055 r  system_i/data_source_0/inst/interval_reg[11]_i_1/CO[0]
                         net (fo=21, routed)          1.282     8.336    system_i/data_source_0/inst/interval_reg[11]_i_1_n_3
    SLICE_X23Y23         LUT3 (Prop_lut3_I0_O)        0.373     8.709 r  system_i/data_source_0/inst/interval[10]_i_19/O
                         net (fo=1, routed)           0.000     8.709    system_i/data_source_0/inst/interval[10]_i_19_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.241 r  system_i/data_source_0/inst/interval_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.241    system_i/data_source_0/inst/interval_reg[10]_i_10_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.355 r  system_i/data_source_0/inst/interval_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.009     9.364    system_i/data_source_0/inst/interval_reg[10]_i_5_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.478 r  system_i/data_source_0/inst/interval_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.478    system_i/data_source_0/inst/interval_reg[10]_i_2_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.656 r  system_i/data_source_0/inst/interval_reg[10]_i_1/CO[1]
                         net (fo=21, routed)          1.890    11.546    system_i/data_source_0/inst/interval_reg[10]_i_1_n_2
    SLICE_X24Y22         LUT2 (Prop_lut2_I1_O)        0.329    11.875 r  system_i/data_source_0/inst/interval[9]_i_23/O
                         net (fo=1, routed)           0.000    11.875    system_i/data_source_0/inst/interval[9]_i_23_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.408 r  system_i/data_source_0/inst/interval_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.408    system_i/data_source_0/inst/interval_reg[9]_i_15_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.525 r  system_i/data_source_0/inst/interval_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.525    system_i/data_source_0/inst/interval_reg[9]_i_10_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.642 r  system_i/data_source_0/inst/interval_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.009    12.651    system_i/data_source_0/inst/interval_reg[9]_i_5_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.768 r  system_i/data_source_0/inst/interval_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.768    system_i/data_source_0/inst/interval_reg[9]_i_2_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.947 r  system_i/data_source_0/inst/interval_reg[9]_i_1/CO[1]
                         net (fo=21, routed)          1.583    14.530    system_i/data_source_0/inst/interval_reg[9]_i_1_n_2
    SLICE_X27Y29         LUT3 (Prop_lut3_I0_O)        0.332    14.862 r  system_i/data_source_0/inst/interval[8]_i_8/O
                         net (fo=1, routed)           0.000    14.862    system_i/data_source_0/inst/interval[8]_i_8_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.412 r  system_i/data_source_0/inst/interval_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.412    system_i/data_source_0/inst/interval_reg[8]_i_2_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.590 r  system_i/data_source_0/inst/interval_reg[8]_i_1/CO[1]
                         net (fo=21, routed)          1.398    16.988    system_i/data_source_0/inst/interval_reg[8]_i_1_n_2
    SLICE_X28Y27         LUT2 (Prop_lut2_I1_O)        0.329    17.317 r  system_i/data_source_0/inst/interval[7]_i_23/O
                         net (fo=1, routed)           0.000    17.317    system_i/data_source_0/inst/interval[7]_i_23_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.850 r  system_i/data_source_0/inst/interval_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.850    system_i/data_source_0/inst/interval_reg[7]_i_15_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.967 r  system_i/data_source_0/inst/interval_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.967    system_i/data_source_0/inst/interval_reg[7]_i_10_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.084 r  system_i/data_source_0/inst/interval_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.084    system_i/data_source_0/inst/interval_reg[7]_i_5_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.201 r  system_i/data_source_0/inst/interval_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.201    system_i/data_source_0/inst/interval_reg[7]_i_2_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.380 r  system_i/data_source_0/inst/interval_reg[7]_i_1/CO[1]
                         net (fo=21, routed)          1.552    19.932    system_i/data_source_0/inst/interval_reg[7]_i_1_n_2
    SLICE_X30Y26         LUT2 (Prop_lut2_I1_O)        0.332    20.264 r  system_i/data_source_0/inst/interval[6]_i_23/O
                         net (fo=1, routed)           0.000    20.264    system_i/data_source_0/inst/interval[6]_i_23_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.797 r  system_i/data_source_0/inst/interval_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.797    system_i/data_source_0/inst/interval_reg[6]_i_15_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.914 r  system_i/data_source_0/inst/interval_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.914    system_i/data_source_0/inst/interval_reg[6]_i_10_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.031 r  system_i/data_source_0/inst/interval_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.031    system_i/data_source_0/inst/interval_reg[6]_i_5_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.148 r  system_i/data_source_0/inst/interval_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.148    system_i/data_source_0/inst/interval_reg[6]_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.327 r  system_i/data_source_0/inst/interval_reg[6]_i_1/CO[1]
                         net (fo=21, routed)          1.686    23.013    system_i/data_source_0/inst/interval_reg[6]_i_1_n_2
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.332    23.345 r  system_i/data_source_0/inst/interval[5]_i_23/O
                         net (fo=1, routed)           0.000    23.345    system_i/data_source_0/inst/interval[5]_i_23_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.878 r  system_i/data_source_0/inst/interval_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.878    system_i/data_source_0/inst/interval_reg[5]_i_15_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.995 r  system_i/data_source_0/inst/interval_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.995    system_i/data_source_0/inst/interval_reg[5]_i_10_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.112 r  system_i/data_source_0/inst/interval_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.112    system_i/data_source_0/inst/interval_reg[5]_i_5_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.229 r  system_i/data_source_0/inst/interval_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.229    system_i/data_source_0/inst/interval_reg[5]_i_2_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.408 r  system_i/data_source_0/inst/interval_reg[5]_i_1/CO[1]
                         net (fo=21, routed)          1.776    26.184    system_i/data_source_0/inst/interval_reg[5]_i_1_n_2
    SLICE_X29Y23         LUT3 (Prop_lut3_I0_O)        0.332    26.516 r  system_i/data_source_0/inst/interval[4]_i_21/O
                         net (fo=1, routed)           0.000    26.516    system_i/data_source_0/inst/interval[4]_i_21_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.917 r  system_i/data_source_0/inst/interval_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.917    system_i/data_source_0/inst/interval_reg[4]_i_15_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.031 r  system_i/data_source_0/inst/interval_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.009    27.040    system_i/data_source_0/inst/interval_reg[4]_i_10_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.154 r  system_i/data_source_0/inst/interval_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.154    system_i/data_source_0/inst/interval_reg[4]_i_5_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.268 r  system_i/data_source_0/inst/interval_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.268    system_i/data_source_0/inst/interval_reg[4]_i_2_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.446 r  system_i/data_source_0/inst/interval_reg[4]_i_1/CO[1]
                         net (fo=21, routed)          1.983    29.429    system_i/data_source_0/inst/interval_reg[4]_i_1_n_2
    SLICE_X25Y22         LUT2 (Prop_lut2_I1_O)        0.329    29.758 r  system_i/data_source_0/inst/interval[3]_i_23/O
                         net (fo=1, routed)           0.000    29.758    system_i/data_source_0/inst/interval[3]_i_23_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.308 r  system_i/data_source_0/inst/interval_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.308    system_i/data_source_0/inst/interval_reg[3]_i_15_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.422 r  system_i/data_source_0/inst/interval_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.422    system_i/data_source_0/inst/interval_reg[3]_i_10_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.536 r  system_i/data_source_0/inst/interval_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.009    30.545    system_i/data_source_0/inst/interval_reg[3]_i_5_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.659 r  system_i/data_source_0/inst/interval_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.659    system_i/data_source_0/inst/interval_reg[3]_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.837 r  system_i/data_source_0/inst/interval_reg[3]_i_1/CO[1]
                         net (fo=21, routed)          1.653    32.491    system_i/data_source_0/inst/interval_reg[3]_i_1_n_2
    SLICE_X28Y21         LUT2 (Prop_lut2_I1_O)        0.329    32.820 r  system_i/data_source_0/inst/interval[2]_i_23/O
                         net (fo=1, routed)           0.000    32.820    system_i/data_source_0/inst/interval[2]_i_23_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.353 r  system_i/data_source_0/inst/interval_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.353    system_i/data_source_0/inst/interval_reg[2]_i_15_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.470 r  system_i/data_source_0/inst/interval_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.470    system_i/data_source_0/inst/interval_reg[2]_i_10_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.587 r  system_i/data_source_0/inst/interval_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.587    system_i/data_source_0/inst/interval_reg[2]_i_5_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.704 r  system_i/data_source_0/inst/interval_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.009    33.713    system_i/data_source_0/inst/interval_reg[2]_i_2_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    33.892 r  system_i/data_source_0/inst/interval_reg[2]_i_1/CO[1]
                         net (fo=21, routed)          0.000    33.892    system_i/data_source_0/inst/interval_reg[2]_i_1_n_2
    SLICE_X28Y25         FDRE                                         r  system_i/data_source_0/inst/interval_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.482     4.394    system_i/data_source_0/inst/clock
    SLICE_X28Y25         FDRE                                         r  system_i/data_source_0/inst/interval_reg[2]/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/data_source_0/inst/interval_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.874ns  (logic 12.362ns (44.349%)  route 15.512ns (55.651%))
  Logic Levels:           50  (CARRY4=41 LUT1=1 LUT2=5 LUT3=3)
  Clock Path Skew:        1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.655     2.963    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y28         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDRE (Prop_fdre_C_Q)         0.456     3.419 f  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=28, routed)          2.318     5.737    system_i/data_source_0/inst/ptos_x_ciclo[1]
    SLICE_X22Y22         LUT1 (Prop_lut1_I0_O)        0.124     5.861 r  system_i/data_source_0/inst/interval[11]_i_36/O
                         net (fo=1, routed)           0.000     5.861    system_i/data_source_0/inst/interval[11]_i_36_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.411 r  system_i/data_source_0/inst/interval_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.411    system_i/data_source_0/inst/interval_reg[11]_i_21_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  system_i/data_source_0/inst/interval_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.525    system_i/data_source_0/inst/interval_reg[11]_i_12_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  system_i/data_source_0/inst/interval_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.009     6.648    system_i/data_source_0/inst/interval_reg[11]_i_3_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.762 r  system_i/data_source_0/inst/interval_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.762    system_i/data_source_0/inst/interval_reg[11]_i_2_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.055 r  system_i/data_source_0/inst/interval_reg[11]_i_1/CO[0]
                         net (fo=21, routed)          1.282     8.336    system_i/data_source_0/inst/interval_reg[11]_i_1_n_3
    SLICE_X23Y23         LUT3 (Prop_lut3_I0_O)        0.373     8.709 r  system_i/data_source_0/inst/interval[10]_i_19/O
                         net (fo=1, routed)           0.000     8.709    system_i/data_source_0/inst/interval[10]_i_19_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.241 r  system_i/data_source_0/inst/interval_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.241    system_i/data_source_0/inst/interval_reg[10]_i_10_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.355 r  system_i/data_source_0/inst/interval_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.009     9.364    system_i/data_source_0/inst/interval_reg[10]_i_5_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.478 r  system_i/data_source_0/inst/interval_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.478    system_i/data_source_0/inst/interval_reg[10]_i_2_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.656 r  system_i/data_source_0/inst/interval_reg[10]_i_1/CO[1]
                         net (fo=21, routed)          1.890    11.546    system_i/data_source_0/inst/interval_reg[10]_i_1_n_2
    SLICE_X24Y22         LUT2 (Prop_lut2_I1_O)        0.329    11.875 r  system_i/data_source_0/inst/interval[9]_i_23/O
                         net (fo=1, routed)           0.000    11.875    system_i/data_source_0/inst/interval[9]_i_23_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.408 r  system_i/data_source_0/inst/interval_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.408    system_i/data_source_0/inst/interval_reg[9]_i_15_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.525 r  system_i/data_source_0/inst/interval_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.525    system_i/data_source_0/inst/interval_reg[9]_i_10_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.642 r  system_i/data_source_0/inst/interval_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.009    12.651    system_i/data_source_0/inst/interval_reg[9]_i_5_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.768 r  system_i/data_source_0/inst/interval_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.768    system_i/data_source_0/inst/interval_reg[9]_i_2_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.947 r  system_i/data_source_0/inst/interval_reg[9]_i_1/CO[1]
                         net (fo=21, routed)          1.583    14.530    system_i/data_source_0/inst/interval_reg[9]_i_1_n_2
    SLICE_X27Y29         LUT3 (Prop_lut3_I0_O)        0.332    14.862 r  system_i/data_source_0/inst/interval[8]_i_8/O
                         net (fo=1, routed)           0.000    14.862    system_i/data_source_0/inst/interval[8]_i_8_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.412 r  system_i/data_source_0/inst/interval_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.412    system_i/data_source_0/inst/interval_reg[8]_i_2_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.590 r  system_i/data_source_0/inst/interval_reg[8]_i_1/CO[1]
                         net (fo=21, routed)          1.398    16.988    system_i/data_source_0/inst/interval_reg[8]_i_1_n_2
    SLICE_X28Y27         LUT2 (Prop_lut2_I1_O)        0.329    17.317 r  system_i/data_source_0/inst/interval[7]_i_23/O
                         net (fo=1, routed)           0.000    17.317    system_i/data_source_0/inst/interval[7]_i_23_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.850 r  system_i/data_source_0/inst/interval_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.850    system_i/data_source_0/inst/interval_reg[7]_i_15_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.967 r  system_i/data_source_0/inst/interval_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.967    system_i/data_source_0/inst/interval_reg[7]_i_10_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.084 r  system_i/data_source_0/inst/interval_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.084    system_i/data_source_0/inst/interval_reg[7]_i_5_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.201 r  system_i/data_source_0/inst/interval_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.201    system_i/data_source_0/inst/interval_reg[7]_i_2_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.380 r  system_i/data_source_0/inst/interval_reg[7]_i_1/CO[1]
                         net (fo=21, routed)          1.552    19.932    system_i/data_source_0/inst/interval_reg[7]_i_1_n_2
    SLICE_X30Y26         LUT2 (Prop_lut2_I1_O)        0.332    20.264 r  system_i/data_source_0/inst/interval[6]_i_23/O
                         net (fo=1, routed)           0.000    20.264    system_i/data_source_0/inst/interval[6]_i_23_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.797 r  system_i/data_source_0/inst/interval_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.797    system_i/data_source_0/inst/interval_reg[6]_i_15_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.914 r  system_i/data_source_0/inst/interval_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.914    system_i/data_source_0/inst/interval_reg[6]_i_10_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.031 r  system_i/data_source_0/inst/interval_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.031    system_i/data_source_0/inst/interval_reg[6]_i_5_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.148 r  system_i/data_source_0/inst/interval_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.148    system_i/data_source_0/inst/interval_reg[6]_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.327 r  system_i/data_source_0/inst/interval_reg[6]_i_1/CO[1]
                         net (fo=21, routed)          1.686    23.013    system_i/data_source_0/inst/interval_reg[6]_i_1_n_2
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.332    23.345 r  system_i/data_source_0/inst/interval[5]_i_23/O
                         net (fo=1, routed)           0.000    23.345    system_i/data_source_0/inst/interval[5]_i_23_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.878 r  system_i/data_source_0/inst/interval_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.878    system_i/data_source_0/inst/interval_reg[5]_i_15_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.995 r  system_i/data_source_0/inst/interval_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.995    system_i/data_source_0/inst/interval_reg[5]_i_10_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.112 r  system_i/data_source_0/inst/interval_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.112    system_i/data_source_0/inst/interval_reg[5]_i_5_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.229 r  system_i/data_source_0/inst/interval_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.229    system_i/data_source_0/inst/interval_reg[5]_i_2_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.408 r  system_i/data_source_0/inst/interval_reg[5]_i_1/CO[1]
                         net (fo=21, routed)          1.776    26.184    system_i/data_source_0/inst/interval_reg[5]_i_1_n_2
    SLICE_X29Y23         LUT3 (Prop_lut3_I0_O)        0.332    26.516 r  system_i/data_source_0/inst/interval[4]_i_21/O
                         net (fo=1, routed)           0.000    26.516    system_i/data_source_0/inst/interval[4]_i_21_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.917 r  system_i/data_source_0/inst/interval_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.917    system_i/data_source_0/inst/interval_reg[4]_i_15_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.031 r  system_i/data_source_0/inst/interval_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.009    27.040    system_i/data_source_0/inst/interval_reg[4]_i_10_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.154 r  system_i/data_source_0/inst/interval_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.154    system_i/data_source_0/inst/interval_reg[4]_i_5_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.268 r  system_i/data_source_0/inst/interval_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.268    system_i/data_source_0/inst/interval_reg[4]_i_2_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.446 r  system_i/data_source_0/inst/interval_reg[4]_i_1/CO[1]
                         net (fo=21, routed)          1.983    29.429    system_i/data_source_0/inst/interval_reg[4]_i_1_n_2
    SLICE_X25Y22         LUT2 (Prop_lut2_I1_O)        0.329    29.758 r  system_i/data_source_0/inst/interval[3]_i_23/O
                         net (fo=1, routed)           0.000    29.758    system_i/data_source_0/inst/interval[3]_i_23_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.308 r  system_i/data_source_0/inst/interval_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.308    system_i/data_source_0/inst/interval_reg[3]_i_15_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.422 r  system_i/data_source_0/inst/interval_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.422    system_i/data_source_0/inst/interval_reg[3]_i_10_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.536 r  system_i/data_source_0/inst/interval_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.009    30.545    system_i/data_source_0/inst/interval_reg[3]_i_5_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.659 r  system_i/data_source_0/inst/interval_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.659    system_i/data_source_0/inst/interval_reg[3]_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.837 r  system_i/data_source_0/inst/interval_reg[3]_i_1/CO[1]
                         net (fo=21, routed)          0.000    30.837    system_i/data_source_0/inst/interval_reg[3]_i_1_n_2
    SLICE_X25Y26         FDRE                                         r  system_i/data_source_0/inst/interval_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.480     4.392    system_i/data_source_0/inst/clock
    SLICE_X25Y26         FDRE                                         r  system_i/data_source_0/inst/interval_reg[3]/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/data_source_0/inst/interval_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.483ns  (logic 10.963ns (44.778%)  route 13.520ns (55.222%))
  Logic Levels:           44  (CARRY4=36 LUT1=1 LUT2=4 LUT3=3)
  Clock Path Skew:        1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.655     2.963    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y28         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDRE (Prop_fdre_C_Q)         0.456     3.419 f  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=28, routed)          2.318     5.737    system_i/data_source_0/inst/ptos_x_ciclo[1]
    SLICE_X22Y22         LUT1 (Prop_lut1_I0_O)        0.124     5.861 r  system_i/data_source_0/inst/interval[11]_i_36/O
                         net (fo=1, routed)           0.000     5.861    system_i/data_source_0/inst/interval[11]_i_36_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.411 r  system_i/data_source_0/inst/interval_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.411    system_i/data_source_0/inst/interval_reg[11]_i_21_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  system_i/data_source_0/inst/interval_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.525    system_i/data_source_0/inst/interval_reg[11]_i_12_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  system_i/data_source_0/inst/interval_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.009     6.648    system_i/data_source_0/inst/interval_reg[11]_i_3_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.762 r  system_i/data_source_0/inst/interval_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.762    system_i/data_source_0/inst/interval_reg[11]_i_2_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.055 r  system_i/data_source_0/inst/interval_reg[11]_i_1/CO[0]
                         net (fo=21, routed)          1.282     8.336    system_i/data_source_0/inst/interval_reg[11]_i_1_n_3
    SLICE_X23Y23         LUT3 (Prop_lut3_I0_O)        0.373     8.709 r  system_i/data_source_0/inst/interval[10]_i_19/O
                         net (fo=1, routed)           0.000     8.709    system_i/data_source_0/inst/interval[10]_i_19_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.241 r  system_i/data_source_0/inst/interval_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.241    system_i/data_source_0/inst/interval_reg[10]_i_10_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.355 r  system_i/data_source_0/inst/interval_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.009     9.364    system_i/data_source_0/inst/interval_reg[10]_i_5_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.478 r  system_i/data_source_0/inst/interval_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.478    system_i/data_source_0/inst/interval_reg[10]_i_2_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.656 r  system_i/data_source_0/inst/interval_reg[10]_i_1/CO[1]
                         net (fo=21, routed)          1.890    11.546    system_i/data_source_0/inst/interval_reg[10]_i_1_n_2
    SLICE_X24Y22         LUT2 (Prop_lut2_I1_O)        0.329    11.875 r  system_i/data_source_0/inst/interval[9]_i_23/O
                         net (fo=1, routed)           0.000    11.875    system_i/data_source_0/inst/interval[9]_i_23_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.408 r  system_i/data_source_0/inst/interval_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.408    system_i/data_source_0/inst/interval_reg[9]_i_15_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.525 r  system_i/data_source_0/inst/interval_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.525    system_i/data_source_0/inst/interval_reg[9]_i_10_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.642 r  system_i/data_source_0/inst/interval_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.009    12.651    system_i/data_source_0/inst/interval_reg[9]_i_5_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.768 r  system_i/data_source_0/inst/interval_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.768    system_i/data_source_0/inst/interval_reg[9]_i_2_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.947 r  system_i/data_source_0/inst/interval_reg[9]_i_1/CO[1]
                         net (fo=21, routed)          1.583    14.530    system_i/data_source_0/inst/interval_reg[9]_i_1_n_2
    SLICE_X27Y29         LUT3 (Prop_lut3_I0_O)        0.332    14.862 r  system_i/data_source_0/inst/interval[8]_i_8/O
                         net (fo=1, routed)           0.000    14.862    system_i/data_source_0/inst/interval[8]_i_8_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.412 r  system_i/data_source_0/inst/interval_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.412    system_i/data_source_0/inst/interval_reg[8]_i_2_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.590 r  system_i/data_source_0/inst/interval_reg[8]_i_1/CO[1]
                         net (fo=21, routed)          1.398    16.988    system_i/data_source_0/inst/interval_reg[8]_i_1_n_2
    SLICE_X28Y27         LUT2 (Prop_lut2_I1_O)        0.329    17.317 r  system_i/data_source_0/inst/interval[7]_i_23/O
                         net (fo=1, routed)           0.000    17.317    system_i/data_source_0/inst/interval[7]_i_23_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.850 r  system_i/data_source_0/inst/interval_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.850    system_i/data_source_0/inst/interval_reg[7]_i_15_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.967 r  system_i/data_source_0/inst/interval_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.967    system_i/data_source_0/inst/interval_reg[7]_i_10_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.084 r  system_i/data_source_0/inst/interval_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.084    system_i/data_source_0/inst/interval_reg[7]_i_5_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.201 r  system_i/data_source_0/inst/interval_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.201    system_i/data_source_0/inst/interval_reg[7]_i_2_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.380 r  system_i/data_source_0/inst/interval_reg[7]_i_1/CO[1]
                         net (fo=21, routed)          1.552    19.932    system_i/data_source_0/inst/interval_reg[7]_i_1_n_2
    SLICE_X30Y26         LUT2 (Prop_lut2_I1_O)        0.332    20.264 r  system_i/data_source_0/inst/interval[6]_i_23/O
                         net (fo=1, routed)           0.000    20.264    system_i/data_source_0/inst/interval[6]_i_23_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.797 r  system_i/data_source_0/inst/interval_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.797    system_i/data_source_0/inst/interval_reg[6]_i_15_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.914 r  system_i/data_source_0/inst/interval_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.914    system_i/data_source_0/inst/interval_reg[6]_i_10_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.031 r  system_i/data_source_0/inst/interval_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.031    system_i/data_source_0/inst/interval_reg[6]_i_5_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.148 r  system_i/data_source_0/inst/interval_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.148    system_i/data_source_0/inst/interval_reg[6]_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.327 r  system_i/data_source_0/inst/interval_reg[6]_i_1/CO[1]
                         net (fo=21, routed)          1.686    23.013    system_i/data_source_0/inst/interval_reg[6]_i_1_n_2
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.332    23.345 r  system_i/data_source_0/inst/interval[5]_i_23/O
                         net (fo=1, routed)           0.000    23.345    system_i/data_source_0/inst/interval[5]_i_23_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.878 r  system_i/data_source_0/inst/interval_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.878    system_i/data_source_0/inst/interval_reg[5]_i_15_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.995 r  system_i/data_source_0/inst/interval_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.995    system_i/data_source_0/inst/interval_reg[5]_i_10_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.112 r  system_i/data_source_0/inst/interval_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.112    system_i/data_source_0/inst/interval_reg[5]_i_5_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.229 r  system_i/data_source_0/inst/interval_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.229    system_i/data_source_0/inst/interval_reg[5]_i_2_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.408 r  system_i/data_source_0/inst/interval_reg[5]_i_1/CO[1]
                         net (fo=21, routed)          1.776    26.184    system_i/data_source_0/inst/interval_reg[5]_i_1_n_2
    SLICE_X29Y23         LUT3 (Prop_lut3_I0_O)        0.332    26.516 r  system_i/data_source_0/inst/interval[4]_i_21/O
                         net (fo=1, routed)           0.000    26.516    system_i/data_source_0/inst/interval[4]_i_21_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.917 r  system_i/data_source_0/inst/interval_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.917    system_i/data_source_0/inst/interval_reg[4]_i_15_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.031 r  system_i/data_source_0/inst/interval_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.009    27.040    system_i/data_source_0/inst/interval_reg[4]_i_10_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.154 r  system_i/data_source_0/inst/interval_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.154    system_i/data_source_0/inst/interval_reg[4]_i_5_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.268 r  system_i/data_source_0/inst/interval_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.268    system_i/data_source_0/inst/interval_reg[4]_i_2_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.446 r  system_i/data_source_0/inst/interval_reg[4]_i_1/CO[1]
                         net (fo=21, routed)          0.000    27.446    system_i/data_source_0/inst/interval_reg[4]_i_1_n_2
    SLICE_X29Y27         FDRE                                         r  system_i/data_source_0/inst/interval_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.485     4.397    system_i/data_source_0/inst/clock
    SLICE_X29Y27         FDRE                                         r  system_i/data_source_0/inst/interval_reg[4]/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/data_source_0/inst/interval_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.445ns  (logic 9.710ns (45.279%)  route 11.735ns (54.721%))
  Logic Levels:           38  (CARRY4=31 LUT1=1 LUT2=4 LUT3=2)
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.655     2.963    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y28         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDRE (Prop_fdre_C_Q)         0.456     3.419 f  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=28, routed)          2.318     5.737    system_i/data_source_0/inst/ptos_x_ciclo[1]
    SLICE_X22Y22         LUT1 (Prop_lut1_I0_O)        0.124     5.861 r  system_i/data_source_0/inst/interval[11]_i_36/O
                         net (fo=1, routed)           0.000     5.861    system_i/data_source_0/inst/interval[11]_i_36_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.411 r  system_i/data_source_0/inst/interval_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.411    system_i/data_source_0/inst/interval_reg[11]_i_21_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  system_i/data_source_0/inst/interval_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.525    system_i/data_source_0/inst/interval_reg[11]_i_12_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  system_i/data_source_0/inst/interval_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.009     6.648    system_i/data_source_0/inst/interval_reg[11]_i_3_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.762 r  system_i/data_source_0/inst/interval_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.762    system_i/data_source_0/inst/interval_reg[11]_i_2_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.055 r  system_i/data_source_0/inst/interval_reg[11]_i_1/CO[0]
                         net (fo=21, routed)          1.282     8.336    system_i/data_source_0/inst/interval_reg[11]_i_1_n_3
    SLICE_X23Y23         LUT3 (Prop_lut3_I0_O)        0.373     8.709 r  system_i/data_source_0/inst/interval[10]_i_19/O
                         net (fo=1, routed)           0.000     8.709    system_i/data_source_0/inst/interval[10]_i_19_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.241 r  system_i/data_source_0/inst/interval_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.241    system_i/data_source_0/inst/interval_reg[10]_i_10_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.355 r  system_i/data_source_0/inst/interval_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.009     9.364    system_i/data_source_0/inst/interval_reg[10]_i_5_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.478 r  system_i/data_source_0/inst/interval_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.478    system_i/data_source_0/inst/interval_reg[10]_i_2_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.656 r  system_i/data_source_0/inst/interval_reg[10]_i_1/CO[1]
                         net (fo=21, routed)          1.890    11.546    system_i/data_source_0/inst/interval_reg[10]_i_1_n_2
    SLICE_X24Y22         LUT2 (Prop_lut2_I1_O)        0.329    11.875 r  system_i/data_source_0/inst/interval[9]_i_23/O
                         net (fo=1, routed)           0.000    11.875    system_i/data_source_0/inst/interval[9]_i_23_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.408 r  system_i/data_source_0/inst/interval_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.408    system_i/data_source_0/inst/interval_reg[9]_i_15_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.525 r  system_i/data_source_0/inst/interval_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.525    system_i/data_source_0/inst/interval_reg[9]_i_10_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.642 r  system_i/data_source_0/inst/interval_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.009    12.651    system_i/data_source_0/inst/interval_reg[9]_i_5_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.768 r  system_i/data_source_0/inst/interval_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.768    system_i/data_source_0/inst/interval_reg[9]_i_2_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.947 r  system_i/data_source_0/inst/interval_reg[9]_i_1/CO[1]
                         net (fo=21, routed)          1.583    14.530    system_i/data_source_0/inst/interval_reg[9]_i_1_n_2
    SLICE_X27Y29         LUT3 (Prop_lut3_I0_O)        0.332    14.862 r  system_i/data_source_0/inst/interval[8]_i_8/O
                         net (fo=1, routed)           0.000    14.862    system_i/data_source_0/inst/interval[8]_i_8_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.412 r  system_i/data_source_0/inst/interval_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.412    system_i/data_source_0/inst/interval_reg[8]_i_2_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.590 r  system_i/data_source_0/inst/interval_reg[8]_i_1/CO[1]
                         net (fo=21, routed)          1.398    16.988    system_i/data_source_0/inst/interval_reg[8]_i_1_n_2
    SLICE_X28Y27         LUT2 (Prop_lut2_I1_O)        0.329    17.317 r  system_i/data_source_0/inst/interval[7]_i_23/O
                         net (fo=1, routed)           0.000    17.317    system_i/data_source_0/inst/interval[7]_i_23_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.850 r  system_i/data_source_0/inst/interval_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.850    system_i/data_source_0/inst/interval_reg[7]_i_15_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.967 r  system_i/data_source_0/inst/interval_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.967    system_i/data_source_0/inst/interval_reg[7]_i_10_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.084 r  system_i/data_source_0/inst/interval_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.084    system_i/data_source_0/inst/interval_reg[7]_i_5_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.201 r  system_i/data_source_0/inst/interval_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.201    system_i/data_source_0/inst/interval_reg[7]_i_2_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.380 r  system_i/data_source_0/inst/interval_reg[7]_i_1/CO[1]
                         net (fo=21, routed)          1.552    19.932    system_i/data_source_0/inst/interval_reg[7]_i_1_n_2
    SLICE_X30Y26         LUT2 (Prop_lut2_I1_O)        0.332    20.264 r  system_i/data_source_0/inst/interval[6]_i_23/O
                         net (fo=1, routed)           0.000    20.264    system_i/data_source_0/inst/interval[6]_i_23_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.797 r  system_i/data_source_0/inst/interval_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.797    system_i/data_source_0/inst/interval_reg[6]_i_15_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.914 r  system_i/data_source_0/inst/interval_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.914    system_i/data_source_0/inst/interval_reg[6]_i_10_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.031 r  system_i/data_source_0/inst/interval_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.031    system_i/data_source_0/inst/interval_reg[6]_i_5_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.148 r  system_i/data_source_0/inst/interval_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.148    system_i/data_source_0/inst/interval_reg[6]_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.327 r  system_i/data_source_0/inst/interval_reg[6]_i_1/CO[1]
                         net (fo=21, routed)          1.686    23.013    system_i/data_source_0/inst/interval_reg[6]_i_1_n_2
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.332    23.345 r  system_i/data_source_0/inst/interval[5]_i_23/O
                         net (fo=1, routed)           0.000    23.345    system_i/data_source_0/inst/interval[5]_i_23_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.878 r  system_i/data_source_0/inst/interval_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.878    system_i/data_source_0/inst/interval_reg[5]_i_15_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.995 r  system_i/data_source_0/inst/interval_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.995    system_i/data_source_0/inst/interval_reg[5]_i_10_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.112 r  system_i/data_source_0/inst/interval_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.112    system_i/data_source_0/inst/interval_reg[5]_i_5_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.229 r  system_i/data_source_0/inst/interval_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.229    system_i/data_source_0/inst/interval_reg[5]_i_2_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.408 r  system_i/data_source_0/inst/interval_reg[5]_i_1/CO[1]
                         net (fo=21, routed)          0.000    24.408    system_i/data_source_0/inst/interval_reg[5]_i_1_n_2
    SLICE_X32Y30         FDRE                                         r  system_i/data_source_0/inst/interval_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.489     4.401    system_i/data_source_0/inst/clock
    SLICE_X32Y30         FDRE                                         r  system_i/data_source_0/inst/interval_reg[5]/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/data_source_0/inst/interval_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.364ns  (logic 8.315ns (45.280%)  route 10.049ns (54.720%))
  Logic Levels:           32  (CARRY4=26 LUT1=1 LUT2=3 LUT3=2)
  Clock Path Skew:        1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.655     2.963    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y28         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDRE (Prop_fdre_C_Q)         0.456     3.419 f  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=28, routed)          2.318     5.737    system_i/data_source_0/inst/ptos_x_ciclo[1]
    SLICE_X22Y22         LUT1 (Prop_lut1_I0_O)        0.124     5.861 r  system_i/data_source_0/inst/interval[11]_i_36/O
                         net (fo=1, routed)           0.000     5.861    system_i/data_source_0/inst/interval[11]_i_36_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.411 r  system_i/data_source_0/inst/interval_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.411    system_i/data_source_0/inst/interval_reg[11]_i_21_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  system_i/data_source_0/inst/interval_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.525    system_i/data_source_0/inst/interval_reg[11]_i_12_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  system_i/data_source_0/inst/interval_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.009     6.648    system_i/data_source_0/inst/interval_reg[11]_i_3_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.762 r  system_i/data_source_0/inst/interval_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.762    system_i/data_source_0/inst/interval_reg[11]_i_2_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.055 r  system_i/data_source_0/inst/interval_reg[11]_i_1/CO[0]
                         net (fo=21, routed)          1.282     8.336    system_i/data_source_0/inst/interval_reg[11]_i_1_n_3
    SLICE_X23Y23         LUT3 (Prop_lut3_I0_O)        0.373     8.709 r  system_i/data_source_0/inst/interval[10]_i_19/O
                         net (fo=1, routed)           0.000     8.709    system_i/data_source_0/inst/interval[10]_i_19_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.241 r  system_i/data_source_0/inst/interval_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.241    system_i/data_source_0/inst/interval_reg[10]_i_10_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.355 r  system_i/data_source_0/inst/interval_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.009     9.364    system_i/data_source_0/inst/interval_reg[10]_i_5_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.478 r  system_i/data_source_0/inst/interval_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.478    system_i/data_source_0/inst/interval_reg[10]_i_2_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.656 r  system_i/data_source_0/inst/interval_reg[10]_i_1/CO[1]
                         net (fo=21, routed)          1.890    11.546    system_i/data_source_0/inst/interval_reg[10]_i_1_n_2
    SLICE_X24Y22         LUT2 (Prop_lut2_I1_O)        0.329    11.875 r  system_i/data_source_0/inst/interval[9]_i_23/O
                         net (fo=1, routed)           0.000    11.875    system_i/data_source_0/inst/interval[9]_i_23_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.408 r  system_i/data_source_0/inst/interval_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.408    system_i/data_source_0/inst/interval_reg[9]_i_15_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.525 r  system_i/data_source_0/inst/interval_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.525    system_i/data_source_0/inst/interval_reg[9]_i_10_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.642 r  system_i/data_source_0/inst/interval_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.009    12.651    system_i/data_source_0/inst/interval_reg[9]_i_5_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.768 r  system_i/data_source_0/inst/interval_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.768    system_i/data_source_0/inst/interval_reg[9]_i_2_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.947 r  system_i/data_source_0/inst/interval_reg[9]_i_1/CO[1]
                         net (fo=21, routed)          1.583    14.530    system_i/data_source_0/inst/interval_reg[9]_i_1_n_2
    SLICE_X27Y29         LUT3 (Prop_lut3_I0_O)        0.332    14.862 r  system_i/data_source_0/inst/interval[8]_i_8/O
                         net (fo=1, routed)           0.000    14.862    system_i/data_source_0/inst/interval[8]_i_8_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.412 r  system_i/data_source_0/inst/interval_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.412    system_i/data_source_0/inst/interval_reg[8]_i_2_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.590 r  system_i/data_source_0/inst/interval_reg[8]_i_1/CO[1]
                         net (fo=21, routed)          1.398    16.988    system_i/data_source_0/inst/interval_reg[8]_i_1_n_2
    SLICE_X28Y27         LUT2 (Prop_lut2_I1_O)        0.329    17.317 r  system_i/data_source_0/inst/interval[7]_i_23/O
                         net (fo=1, routed)           0.000    17.317    system_i/data_source_0/inst/interval[7]_i_23_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.850 r  system_i/data_source_0/inst/interval_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.850    system_i/data_source_0/inst/interval_reg[7]_i_15_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.967 r  system_i/data_source_0/inst/interval_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.967    system_i/data_source_0/inst/interval_reg[7]_i_10_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.084 r  system_i/data_source_0/inst/interval_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.084    system_i/data_source_0/inst/interval_reg[7]_i_5_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.201 r  system_i/data_source_0/inst/interval_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.201    system_i/data_source_0/inst/interval_reg[7]_i_2_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.380 r  system_i/data_source_0/inst/interval_reg[7]_i_1/CO[1]
                         net (fo=21, routed)          1.552    19.932    system_i/data_source_0/inst/interval_reg[7]_i_1_n_2
    SLICE_X30Y26         LUT2 (Prop_lut2_I1_O)        0.332    20.264 r  system_i/data_source_0/inst/interval[6]_i_23/O
                         net (fo=1, routed)           0.000    20.264    system_i/data_source_0/inst/interval[6]_i_23_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.797 r  system_i/data_source_0/inst/interval_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.797    system_i/data_source_0/inst/interval_reg[6]_i_15_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.914 r  system_i/data_source_0/inst/interval_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.914    system_i/data_source_0/inst/interval_reg[6]_i_10_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.031 r  system_i/data_source_0/inst/interval_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.031    system_i/data_source_0/inst/interval_reg[6]_i_5_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.148 r  system_i/data_source_0/inst/interval_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.148    system_i/data_source_0/inst/interval_reg[6]_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.327 r  system_i/data_source_0/inst/interval_reg[6]_i_1/CO[1]
                         net (fo=21, routed)          0.000    21.327    system_i/data_source_0/inst/interval_reg[6]_i_1_n_2
    SLICE_X30Y30         FDRE                                         r  system_i/data_source_0/inst/interval_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.488     4.400    system_i/data_source_0/inst/clock
    SLICE_X30Y30         FDRE                                         r  system_i/data_source_0/inst/interval_reg[6]/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/data_source_0/inst/interval_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.417ns  (logic 6.920ns (44.885%)  route 8.497ns (55.115%))
  Logic Levels:           26  (CARRY4=21 LUT1=1 LUT2=2 LUT3=2)
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.655     2.963    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y28         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDRE (Prop_fdre_C_Q)         0.456     3.419 f  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=28, routed)          2.318     5.737    system_i/data_source_0/inst/ptos_x_ciclo[1]
    SLICE_X22Y22         LUT1 (Prop_lut1_I0_O)        0.124     5.861 r  system_i/data_source_0/inst/interval[11]_i_36/O
                         net (fo=1, routed)           0.000     5.861    system_i/data_source_0/inst/interval[11]_i_36_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.411 r  system_i/data_source_0/inst/interval_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.411    system_i/data_source_0/inst/interval_reg[11]_i_21_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  system_i/data_source_0/inst/interval_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.525    system_i/data_source_0/inst/interval_reg[11]_i_12_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  system_i/data_source_0/inst/interval_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.009     6.648    system_i/data_source_0/inst/interval_reg[11]_i_3_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.762 r  system_i/data_source_0/inst/interval_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.762    system_i/data_source_0/inst/interval_reg[11]_i_2_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.055 r  system_i/data_source_0/inst/interval_reg[11]_i_1/CO[0]
                         net (fo=21, routed)          1.282     8.336    system_i/data_source_0/inst/interval_reg[11]_i_1_n_3
    SLICE_X23Y23         LUT3 (Prop_lut3_I0_O)        0.373     8.709 r  system_i/data_source_0/inst/interval[10]_i_19/O
                         net (fo=1, routed)           0.000     8.709    system_i/data_source_0/inst/interval[10]_i_19_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.241 r  system_i/data_source_0/inst/interval_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.241    system_i/data_source_0/inst/interval_reg[10]_i_10_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.355 r  system_i/data_source_0/inst/interval_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.009     9.364    system_i/data_source_0/inst/interval_reg[10]_i_5_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.478 r  system_i/data_source_0/inst/interval_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.478    system_i/data_source_0/inst/interval_reg[10]_i_2_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.656 r  system_i/data_source_0/inst/interval_reg[10]_i_1/CO[1]
                         net (fo=21, routed)          1.890    11.546    system_i/data_source_0/inst/interval_reg[10]_i_1_n_2
    SLICE_X24Y22         LUT2 (Prop_lut2_I1_O)        0.329    11.875 r  system_i/data_source_0/inst/interval[9]_i_23/O
                         net (fo=1, routed)           0.000    11.875    system_i/data_source_0/inst/interval[9]_i_23_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.408 r  system_i/data_source_0/inst/interval_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.408    system_i/data_source_0/inst/interval_reg[9]_i_15_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.525 r  system_i/data_source_0/inst/interval_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.525    system_i/data_source_0/inst/interval_reg[9]_i_10_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.642 r  system_i/data_source_0/inst/interval_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.009    12.651    system_i/data_source_0/inst/interval_reg[9]_i_5_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.768 r  system_i/data_source_0/inst/interval_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.768    system_i/data_source_0/inst/interval_reg[9]_i_2_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.947 r  system_i/data_source_0/inst/interval_reg[9]_i_1/CO[1]
                         net (fo=21, routed)          1.583    14.530    system_i/data_source_0/inst/interval_reg[9]_i_1_n_2
    SLICE_X27Y29         LUT3 (Prop_lut3_I0_O)        0.332    14.862 r  system_i/data_source_0/inst/interval[8]_i_8/O
                         net (fo=1, routed)           0.000    14.862    system_i/data_source_0/inst/interval[8]_i_8_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.412 r  system_i/data_source_0/inst/interval_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.412    system_i/data_source_0/inst/interval_reg[8]_i_2_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.590 r  system_i/data_source_0/inst/interval_reg[8]_i_1/CO[1]
                         net (fo=21, routed)          1.398    16.988    system_i/data_source_0/inst/interval_reg[8]_i_1_n_2
    SLICE_X28Y27         LUT2 (Prop_lut2_I1_O)        0.329    17.317 r  system_i/data_source_0/inst/interval[7]_i_23/O
                         net (fo=1, routed)           0.000    17.317    system_i/data_source_0/inst/interval[7]_i_23_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.850 r  system_i/data_source_0/inst/interval_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.850    system_i/data_source_0/inst/interval_reg[7]_i_15_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.967 r  system_i/data_source_0/inst/interval_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.967    system_i/data_source_0/inst/interval_reg[7]_i_10_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.084 r  system_i/data_source_0/inst/interval_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.084    system_i/data_source_0/inst/interval_reg[7]_i_5_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.201 r  system_i/data_source_0/inst/interval_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.201    system_i/data_source_0/inst/interval_reg[7]_i_2_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.380 r  system_i/data_source_0/inst/interval_reg[7]_i_1/CO[1]
                         net (fo=21, routed)          0.000    18.380    system_i/data_source_0/inst/interval_reg[7]_i_1_n_2
    SLICE_X28Y31         FDRE                                         r  system_i/data_source_0/inst/interval_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.489     4.401    system_i/data_source_0/inst/clock
    SLICE_X28Y31         FDRE                                         r  system_i/data_source_0/inst/interval_reg[7]/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/data_source_0/inst/interval_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.627ns  (logic 5.528ns (43.779%)  route 7.099ns (56.221%))
  Logic Levels:           20  (CARRY4=16 LUT1=1 LUT2=1 LUT3=2)
  Clock Path Skew:        1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.655     2.963    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y28         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDRE (Prop_fdre_C_Q)         0.456     3.419 f  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=28, routed)          2.318     5.737    system_i/data_source_0/inst/ptos_x_ciclo[1]
    SLICE_X22Y22         LUT1 (Prop_lut1_I0_O)        0.124     5.861 r  system_i/data_source_0/inst/interval[11]_i_36/O
                         net (fo=1, routed)           0.000     5.861    system_i/data_source_0/inst/interval[11]_i_36_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.411 r  system_i/data_source_0/inst/interval_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.411    system_i/data_source_0/inst/interval_reg[11]_i_21_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  system_i/data_source_0/inst/interval_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.525    system_i/data_source_0/inst/interval_reg[11]_i_12_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  system_i/data_source_0/inst/interval_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.009     6.648    system_i/data_source_0/inst/interval_reg[11]_i_3_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.762 r  system_i/data_source_0/inst/interval_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.762    system_i/data_source_0/inst/interval_reg[11]_i_2_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.055 r  system_i/data_source_0/inst/interval_reg[11]_i_1/CO[0]
                         net (fo=21, routed)          1.282     8.336    system_i/data_source_0/inst/interval_reg[11]_i_1_n_3
    SLICE_X23Y23         LUT3 (Prop_lut3_I0_O)        0.373     8.709 r  system_i/data_source_0/inst/interval[10]_i_19/O
                         net (fo=1, routed)           0.000     8.709    system_i/data_source_0/inst/interval[10]_i_19_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.241 r  system_i/data_source_0/inst/interval_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.241    system_i/data_source_0/inst/interval_reg[10]_i_10_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.355 r  system_i/data_source_0/inst/interval_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.009     9.364    system_i/data_source_0/inst/interval_reg[10]_i_5_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.478 r  system_i/data_source_0/inst/interval_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.478    system_i/data_source_0/inst/interval_reg[10]_i_2_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.656 r  system_i/data_source_0/inst/interval_reg[10]_i_1/CO[1]
                         net (fo=21, routed)          1.890    11.546    system_i/data_source_0/inst/interval_reg[10]_i_1_n_2
    SLICE_X24Y22         LUT2 (Prop_lut2_I1_O)        0.329    11.875 r  system_i/data_source_0/inst/interval[9]_i_23/O
                         net (fo=1, routed)           0.000    11.875    system_i/data_source_0/inst/interval[9]_i_23_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.408 r  system_i/data_source_0/inst/interval_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.408    system_i/data_source_0/inst/interval_reg[9]_i_15_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.525 r  system_i/data_source_0/inst/interval_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.525    system_i/data_source_0/inst/interval_reg[9]_i_10_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.642 r  system_i/data_source_0/inst/interval_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.009    12.651    system_i/data_source_0/inst/interval_reg[9]_i_5_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.768 r  system_i/data_source_0/inst/interval_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.768    system_i/data_source_0/inst/interval_reg[9]_i_2_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.947 r  system_i/data_source_0/inst/interval_reg[9]_i_1/CO[1]
                         net (fo=21, routed)          1.583    14.530    system_i/data_source_0/inst/interval_reg[9]_i_1_n_2
    SLICE_X27Y29         LUT3 (Prop_lut3_I0_O)        0.332    14.862 r  system_i/data_source_0/inst/interval[8]_i_8/O
                         net (fo=1, routed)           0.000    14.862    system_i/data_source_0/inst/interval[8]_i_8_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.412 r  system_i/data_source_0/inst/interval_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.412    system_i/data_source_0/inst/interval_reg[8]_i_2_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.590 r  system_i/data_source_0/inst/interval_reg[8]_i_1/CO[1]
                         net (fo=21, routed)          0.000    15.590    system_i/data_source_0/inst/interval_reg[8]_i_1_n_2
    SLICE_X27Y30         FDRE                                         r  system_i/data_source_0/inst/interval_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.488     4.400    system_i/data_source_0/inst/clock
    SLICE_X27Y30         FDRE                                         r  system_i/data_source_0/inst/interval_reg[8]/C

Slack:                    inf
  Source:                 system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/data_source_0/inst/noise_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.825ns  (logic 3.281ns (27.747%)  route 8.544ns (72.253%))
  Logic Levels:           14  (CARRY4=8 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.475ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.670     2.978    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y56         FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.478     3.456 r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=64, routed)          3.172     6.628    system_i/data_source_0/inst/simulation_noise[0]
    SLICE_X33Y69         LUT5 (Prop_lut5_I3_O)        0.298     6.926 r  system_i/data_source_0/inst/dato_ruidoso_atenuado_lfsr_carry_i_32/O
                         net (fo=8, routed)           1.632     8.558    system_i/data_source_0/inst/ruido_lfsr/dato_ruidoso_atenuado_lfsr_carry_i_21_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.682 r  system_i/data_source_0/inst/ruido_lfsr/dato_ruidoso_atenuado_lfsr_carry_i_24/O
                         net (fo=2, routed)           0.717     9.399    system_i/data_source_0/inst/ruido_lfsr/dato_ruidoso_atenuado_lfsr_carry_i_24_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.124     9.523 r  system_i/data_source_0/inst/ruido_lfsr/dato_ruidoso_atenuado_lfsr_carry_i_20/O
                         net (fo=2, routed)           0.877    10.399    system_i/data_source_0/inst/ruido_lfsr/dato_ruidoso_atenuado_lfsr_carry_i_20_n_0
    SLICE_X43Y59         LUT4 (Prop_lut4_I0_O)        0.152    10.551 r  system_i/data_source_0/inst/ruido_lfsr/dato_ruidoso_atenuado_lfsr_carry_i_11/O
                         net (fo=2, routed)           0.962    11.513    system_i/data_source_0/inst/ruido_lfsr/dato_ruidoso_atenuado_lfsr_carry_i_11_n_0
    SLICE_X39Y57         LUT4 (Prop_lut4_I2_O)        0.354    11.867 r  system_i/data_source_0/inst/ruido_lfsr/dato_ruidoso_atenuado_lfsr_carry_i_1/O
                         net (fo=2, routed)           1.185    13.052    system_i/data_source_0/inst/ruido_lfsr/dato_ruidoso_atenuado_lfsr0[3]
    SLICE_X36Y53         LUT5 (Prop_lut5_I0_O)        0.332    13.384 r  system_i/data_source_0/inst/ruido_lfsr/dato_ruidoso_atenuado_lfsr_carry_i_5/O
                         net (fo=1, routed)           0.000    13.384    system_i/data_source_0/inst/ruido_lfsr_n_26
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.785 r  system_i/data_source_0/inst/dato_ruidoso_atenuado_lfsr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.785    system_i/data_source_0/inst/dato_ruidoso_atenuado_lfsr_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.899 r  system_i/data_source_0/inst/dato_ruidoso_atenuado_lfsr_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.899    system_i/data_source_0/inst/dato_ruidoso_atenuado_lfsr_carry__0_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.013 r  system_i/data_source_0/inst/dato_ruidoso_atenuado_lfsr_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.013    system_i/data_source_0/inst/dato_ruidoso_atenuado_lfsr_carry__1_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.127 r  system_i/data_source_0/inst/dato_ruidoso_atenuado_lfsr_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.127    system_i/data_source_0/inst/dato_ruidoso_atenuado_lfsr_carry__2_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.241 r  system_i/data_source_0/inst/dato_ruidoso_atenuado_lfsr_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.241    system_i/data_source_0/inst/dato_ruidoso_atenuado_lfsr_carry__3_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.355 r  system_i/data_source_0/inst/dato_ruidoso_atenuado_lfsr_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.355    system_i/data_source_0/inst/dato_ruidoso_atenuado_lfsr_carry__4_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.469 r  system_i/data_source_0/inst/dato_ruidoso_atenuado_lfsr_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.469    system_i/data_source_0/inst/dato_ruidoso_atenuado_lfsr_carry__5_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.803 r  system_i/data_source_0/inst/dato_ruidoso_atenuado_lfsr_carry__6/O[1]
                         net (fo=1, routed)           0.000    14.803    system_i/data_source_0/inst/dato_ruidoso_atenuado_lfsr[29]
    SLICE_X36Y60         FDRE                                         r  system_i/data_source_0/inst/noise_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.563     4.475    system_i/data_source_0/inst/clock
    SLICE_X36Y60         FDRE                                         r  system_i/data_source_0/inst/noise_reg_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/parameter_0_reg_reg[28]_replica/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.048%)  route 0.187ns (56.952%))
  Logic Levels:           0  
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.555     0.896    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y33         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y33         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=9, routed)           0.187     1.223    system_i/lock_in/inst/parameter_in_0[28]
    SLICE_X20Y34         FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[28]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.824     1.970    system_i/lock_in/inst/clk
    SLICE_X20Y34         FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[28]_replica/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/parameter_0_reg_reg[31]_replica/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.860%)  route 0.242ns (63.140%))
  Logic Levels:           0  
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.554     0.895    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y32         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=9, routed)           0.242     1.277    system_i/lock_in/inst/parameter_in_0[31]
    SLICE_X22Y37         FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[31]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.824     1.970    system_i/lock_in/inst/clk
    SLICE_X22Y37         FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[31]_replica/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/parameter_0_reg_reg[20]_replica_6/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.823%)  route 0.253ns (64.177%))
  Logic Levels:           0  
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.550     0.891    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y28         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=12, routed)          0.253     1.284    system_i/lock_in/inst/parameter_in_0[20]
    SLICE_X22Y34         FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[20]_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.822     1.968    system_i/lock_in/inst/clk
    SLICE_X22Y34         FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[20]_replica_6/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/parameter_0_reg_reg[3]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.647%)  route 0.278ns (66.353%))
  Logic Levels:           0  
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.548     0.889    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y23         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=28, routed)          0.278     1.308    system_i/lock_in/inst/parameter_in_0[3]
    SLICE_X21Y29         FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[3]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.819     1.965    system_i/lock_in/inst/clk
    SLICE_X21Y29         FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[3]_replica_1/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/parameter_0_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.203%)  route 0.297ns (67.797%))
  Logic Levels:           0  
  Clock Path Skew:        1.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.550     0.891    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y28         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=9, routed)           0.297     1.328    system_i/lock_in/inst/parameter_in_0[22]
    SLICE_X25Y35         FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.823     1.969    system_i/lock_in/inst/clk
    SLICE_X25Y35         FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[22]/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/parameter_0_reg_reg[1]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.984%)  route 0.300ns (68.016%))
  Logic Levels:           0  
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.550     0.891    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y28         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=28, routed)          0.300     1.331    system_i/lock_in/inst/parameter_in_0[1]
    SLICE_X23Y29         FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[1]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.817     1.963    system_i/lock_in/inst/clk
    SLICE_X23Y29         FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[1]_replica_1/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/parameter_0_reg_reg[14]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.107%)  route 0.303ns (64.893%))
  Logic Levels:           0  
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.557     0.898    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y32         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/Q
                         net (fo=57, routed)          0.303     1.365    system_i/lock_in/inst/parameter_in_0[14]
    SLICE_X26Y33         FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[14]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.824     1.970    system_i/lock_in/inst/clk
    SLICE_X26Y33         FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[14]_replica_1/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/parameter_0_reg_reg[19]_replica/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.491ns  (logic 0.141ns (28.743%)  route 0.350ns (71.257%))
  Logic Levels:           0  
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.547     0.888    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y25         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y25         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=10, routed)          0.350     1.378    system_i/lock_in/inst/parameter_in_0[19]
    SLICE_X20Y34         FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[19]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.824     1.970    system_i/lock_in/inst/clk
    SLICE_X20Y34         FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[19]_replica/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/parameter_0_reg_reg[10]_replica/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.486ns  (logic 0.164ns (33.774%)  route 0.322ns (66.226%))
  Logic Levels:           0  
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.557     0.898    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y32         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/Q
                         net (fo=25, routed)          0.322     1.383    system_i/lock_in/inst/parameter_in_0[10]
    SLICE_X26Y33         FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[10]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.824     1.970    system_i/lock_in/inst/clk
    SLICE_X26Y33         FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[10]_replica/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/parameter_0_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.443%)  route 0.355ns (71.557%))
  Logic Levels:           0  
  Clock Path Skew:        1.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.550     0.891    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y28         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=10, routed)          0.355     1.386    system_i/lock_in/inst/parameter_in_0[24]
    SLICE_X23Y36         FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.823     1.969    system_i/lock_in/inst/clk
    SLICE_X23Y36         FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[24]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/uP/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.214ns  (logic 0.124ns (5.600%)  route 2.090ns (94.400%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/uP/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.787     1.787    system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X2Y20          LUT1 (Prop_lut1_I0_O)        0.124     1.911 r  system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.303     2.214    system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X2Y19          FDRE                                         r  system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.540     2.733    system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X2Y19          FDRE                                         r  system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/uP/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.848ns  (logic 0.045ns (5.306%)  route 0.803ns (94.694%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/uP/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.689     0.689    system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X2Y20          LUT1 (Prop_lut1_I0_O)        0.045     0.734 r  system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.114     0.848    system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X2Y19          FDRE                                         r  system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.843     1.213    system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X2Y19          FDRE                                         r  system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  adc_clk
  To Clock:  clk_fpga_0

Max Delay           252 Endpoints
Min Delay           252 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.153ns  (logic 0.642ns (10.434%)  route 5.511ns (89.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.663     4.824    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X12Y23         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDCE (Prop_fdce_C_Q)         0.518     5.342 r  system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/Q
                         net (fo=2, routed)           1.316     6.658    system_i/lock_in/inst/lock_in/filtro_fase/calculo_finalizado_fase
    SLICE_X14Y30         LUT2 (Prop_lut2_I0_O)        0.124     6.782 r  system_i/lock_in/inst/lock_in/filtro_fase/processing_finished_INST_0/O
                         net (fo=32, routed)          4.194    10.977    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X8Y21          FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.495     2.688    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X8Y21          FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.142ns  (logic 0.642ns (10.453%)  route 5.500ns (89.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.663     4.824    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X12Y23         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDCE (Prop_fdce_C_Q)         0.518     5.342 r  system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/Q
                         net (fo=2, routed)           1.316     6.658    system_i/lock_in/inst/lock_in/filtro_fase/calculo_finalizado_fase
    SLICE_X14Y30         LUT2 (Prop_lut2_I0_O)        0.124     6.782 r  system_i/lock_in/inst/lock_in/filtro_fase/processing_finished_INST_0/O
                         net (fo=32, routed)          4.183    10.966    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X9Y21          FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.495     2.688    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X9Y21          FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.968ns  (logic 0.642ns (10.757%)  route 5.326ns (89.243%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.663     4.824    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X12Y23         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDCE (Prop_fdce_C_Q)         0.518     5.342 r  system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/Q
                         net (fo=2, routed)           1.316     6.658    system_i/lock_in/inst/lock_in/filtro_fase/calculo_finalizado_fase
    SLICE_X14Y30         LUT2 (Prop_lut2_I0_O)        0.124     6.782 r  system_i/lock_in/inst/lock_in/filtro_fase/processing_finished_INST_0/O
                         net (fo=32, routed)          4.010    10.792    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X7Y20          FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.495     2.688    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X7Y20          FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.870ns  (logic 0.642ns (10.936%)  route 5.228ns (89.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.663     4.824    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X12Y23         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDCE (Prop_fdce_C_Q)         0.518     5.342 r  system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/Q
                         net (fo=2, routed)           1.316     6.658    system_i/lock_in/inst/lock_in/filtro_fase/calculo_finalizado_fase
    SLICE_X14Y30         LUT2 (Prop_lut2_I0_O)        0.124     6.782 r  system_i/lock_in/inst/lock_in/filtro_fase/processing_finished_INST_0/O
                         net (fo=32, routed)          3.912    10.694    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X5Y21          FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.539     2.731    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X5Y21          FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.741ns  (logic 0.642ns (11.182%)  route 5.099ns (88.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.663     4.824    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X12Y23         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDCE (Prop_fdce_C_Q)         0.518     5.342 r  system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/Q
                         net (fo=2, routed)           1.316     6.658    system_i/lock_in/inst/lock_in/filtro_fase/calculo_finalizado_fase
    SLICE_X14Y30         LUT2 (Prop_lut2_I0_O)        0.124     6.782 r  system_i/lock_in/inst/lock_in/filtro_fase/processing_finished_INST_0/O
                         net (fo=32, routed)          3.783    10.565    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X4Y20          FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.540     2.733    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X4Y20          FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.432ns  (logic 0.642ns (11.820%)  route 4.790ns (88.180%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.663     4.824    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X12Y23         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDCE (Prop_fdce_C_Q)         0.518     5.342 r  system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/Q
                         net (fo=2, routed)           1.316     6.658    system_i/lock_in/inst/lock_in/filtro_fase/calculo_finalizado_fase
    SLICE_X14Y30         LUT2 (Prop_lut2_I0_O)        0.124     6.782 r  system_i/lock_in/inst/lock_in/filtro_fase/processing_finished_INST_0/O
                         net (fo=32, routed)          3.473    10.256    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X1Y20          FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.536     2.728    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X1Y20          FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.114ns  (logic 0.642ns (12.553%)  route 4.472ns (87.447%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.663     4.824    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X12Y23         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDCE (Prop_fdce_C_Q)         0.518     5.342 r  system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/Q
                         net (fo=2, routed)           1.316     6.658    system_i/lock_in/inst/lock_in/filtro_fase/calculo_finalizado_fase
    SLICE_X14Y30         LUT2 (Prop_lut2_I0_O)        0.124     6.782 r  system_i/lock_in/inst/lock_in/filtro_fase/processing_finished_INST_0/O
                         net (fo=32, routed)          3.156     9.938    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X2Y20          FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.540     2.733    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X2Y20          FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.107ns  (logic 0.642ns (12.571%)  route 4.465ns (87.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.663     4.824    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X12Y23         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDCE (Prop_fdce_C_Q)         0.518     5.342 r  system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/Q
                         net (fo=2, routed)           1.316     6.658    system_i/lock_in/inst/lock_in/filtro_fase/calculo_finalizado_fase
    SLICE_X14Y30         LUT2 (Prop_lut2_I0_O)        0.124     6.782 r  system_i/lock_in/inst/lock_in/filtro_fase/processing_finished_INST_0/O
                         net (fo=32, routed)          3.148     9.931    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X3Y20          FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.540     2.733    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X3Y20          FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.742ns  (logic 1.339ns (28.239%)  route 3.403ns (71.761%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -2.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    4.900ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.739     4.900    system_i/data_source_0/inst/clock
    SLICE_X38Y60         FDCE                                         r  system_i/data_source_0/inst/data_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDCE (Prop_fdce_C_Q)         0.518     5.418 r  system_i/data_source_0/inst/data_valid_reg_reg/Q
                         net (fo=2, routed)           0.594     6.012    system_i/selector_data_in/data_in_0_valid
    SLICE_X38Y59         LUT2 (Prop_lut2_I1_O)        0.124     6.136 r  system_i/selector_data_in/data_out_valid_INST_0/O
                         net (fo=4, routed)           1.254     7.390    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/axi_str_rxd_tvalid
    SLICE_X35Y41         LUT3 (Prop_lut3_I2_O)        0.124     7.514 r  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_i_2/O
                         net (fo=6, routed)           0.459     7.973    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X35Y40         LUT4 (Prop_lut4_I0_O)        0.117     8.090 r  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=33, routed)          0.777     8.868    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/ram_wr_en_pf
    SLICE_X31Y47         LUT6 (Prop_lut6_I3_O)        0.332     9.200 r  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i[9]_i_2/O
                         net (fo=3, routed)           0.318     9.518    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i[9]_i_2_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I2_O)        0.124     9.642 r  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i[9]_i_1/O
                         net (fo=1, routed)           0.000     9.642    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i[9]_i_1_n_0
    SLICE_X31Y48         FDRE                                         r  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.500     2.693    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X31Y48         FDRE                                         r  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.717ns  (logic 0.642ns (13.611%)  route 4.075ns (86.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.663     4.824    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X12Y23         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDCE (Prop_fdce_C_Q)         0.518     5.342 r  system_i/lock_in/inst/lock_in/filtro_fase/finish_reg/Q
                         net (fo=2, routed)           1.316     6.658    system_i/lock_in/inst/lock_in/filtro_fase/calculo_finalizado_fase
    SLICE_X14Y30         LUT2 (Prop_lut2_I0_O)        0.124     6.782 r  system_i/lock_in/inst/lock_in/filtro_fase/processing_finished_INST_0/O
                         net (fo=32, routed)          2.758     9.541    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X3Y25          FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.534     2.727    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X3Y25          FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.997%)  route 0.076ns (35.003%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.559     1.614    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X26Y60         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y60         FDCE (Prop_fdce_C_Q)         0.141     1.755 r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[41]/Q
                         net (fo=3, routed)           0.076     1.831    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[9]
    SLICE_X27Y60         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.828     1.198    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X27Y60         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.216ns  (logic 0.141ns (65.291%)  route 0.075ns (34.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.561     1.616    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X26Y53         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y53         FDCE (Prop_fdce_C_Q)         0.141     1.757 r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[14]/Q
                         net (fo=3, routed)           0.075     1.832    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[14]
    SLICE_X27Y53         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.830     1.200    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X27Y53         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.236ns  (logic 0.164ns (69.460%)  route 0.072ns (30.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.556     1.611    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X16Y66         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y66         FDCE (Prop_fdce_C_Q)         0.164     1.775 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[14]/Q
                         net (fo=3, routed)           0.072     1.847    system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[14]
    SLICE_X17Y66         FDRE                                         r  system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.823     1.193    system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X17Y66         FDRE                                         r  system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.217%)  route 0.129ns (47.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.559     1.614    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X26Y61         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y61         FDCE (Prop_fdce_C_Q)         0.141     1.755 r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[46]/Q
                         net (fo=3, routed)           0.129     1.884    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[14]
    SLICE_X27Y60         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.828     1.198    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X27Y60         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.217%)  route 0.129ns (47.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.560     1.615    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X26Y58         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDCE (Prop_fdce_C_Q)         0.141     1.756 r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[34]/Q
                         net (fo=3, routed)           0.129     1.885    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[2]
    SLICE_X27Y57         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.829     1.199    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X27Y57         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.217%)  route 0.129ns (47.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.560     1.615    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X26Y59         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y59         FDCE (Prop_fdce_C_Q)         0.141     1.756 r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[38]/Q
                         net (fo=3, routed)           0.129     1.885    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[6]
    SLICE_X27Y58         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.829     1.199    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X27Y58         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.669%)  route 0.132ns (48.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.561     1.616    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X26Y55         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y55         FDCE (Prop_fdce_C_Q)         0.141     1.757 r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[23]/Q
                         net (fo=3, routed)           0.132     1.889    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[23]
    SLICE_X29Y55         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.830     1.200    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X29Y55         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.669%)  route 0.132ns (48.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.562     1.617    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X26Y50         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDCE (Prop_fdce_C_Q)         0.141     1.758 r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[3]/Q
                         net (fo=3, routed)           0.132     1.890    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X29Y50         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.831     1.201    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X29Y50         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.038%)  route 0.135ns (48.962%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.559     1.614    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X26Y60         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y60         FDCE (Prop_fdce_C_Q)         0.141     1.755 r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[42]/Q
                         net (fo=3, routed)           0.135     1.891    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[10]
    SLICE_X31Y60         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.828     1.198    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X31Y60         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.293%)  route 0.134ns (48.707%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.562     1.617    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X26Y51         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDCE (Prop_fdce_C_Q)         0.141     1.758 r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[7]/Q
                         net (fo=3, routed)           0.134     1.892    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[7]
    SLICE_X28Y51         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.831     1.201    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X28Y51         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           129 Endpoints
Min Delay           129 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/uP/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.081ns  (logic 0.580ns (14.211%)  route 3.501ns (85.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.714     3.022    system_i/uP/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X5Y21          FDRE                                         r  system_i/uP/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456     3.478 f  system_i/uP/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=27, routed)          3.347     6.825    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s_axi_aresetn
    SLICE_X35Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.949 r  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_i_1/O
                         net (fo=1, routed)           0.154     7.103    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X35Y40         FDRE                                         r  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.498     2.690    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X35Y40         FDRE                                         r  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.129ns  (logic 0.456ns (14.571%)  route 2.673ns (85.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.651     2.959    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y23         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDRE (Prop_fdre_C_Q)         0.456     3.415 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=28, routed)          2.673     6.088    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_o[3]
    SLICE_X30Y20         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.488     2.680    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X30Y20         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.920ns  (logic 0.456ns (15.614%)  route 2.464ns (84.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.657     2.965    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y30         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.456     3.421 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=11, routed)          2.464     5.885    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_o[17]
    SLICE_X16Y19         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.489     2.681    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X16Y19         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.565ns  (logic 0.456ns (17.778%)  route 2.109ns (82.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.655     2.963    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y28         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=28, routed)          2.109     5.528    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_o[1]
    SLICE_X21Y23         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.484     2.676    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X21Y23         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.220ns  (logic 0.518ns (23.330%)  route 1.702ns (76.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.665     2.973    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y32         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.518     3.491 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[16]/Q
                         net (fo=26, routed)          1.702     5.193    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_o[15]
    SLICE_X36Y34         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.569     2.761    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X36Y34         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.132ns  (logic 0.518ns (24.302%)  route 1.614ns (75.698%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.665     2.973    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y32         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.518     3.491 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/Q
                         net (fo=25, routed)          1.614     5.105    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_o[10]
    SLICE_X36Y31         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.565     2.757    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X36Y31         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.062ns  (logic 0.456ns (22.110%)  route 1.606ns (77.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.661     2.969    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y33         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y33         FDRE (Prop_fdre_C_Q)         0.456     3.425 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=9, routed)           1.606     5.031    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_o[28]
    SLICE_X29Y29         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.488     2.680    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X29Y29         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.020ns  (logic 0.518ns (25.641%)  route 1.502ns (74.359%))
  Logic Levels:           0  
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.649     2.957    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X24Y24         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.518     3.475 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=28, routed)          1.502     4.977    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_o[12]
    SLICE_X31Y30         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.488     2.680    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X31Y30         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.851ns  (logic 0.419ns (22.634%)  route 1.432ns (77.366%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.658     2.966    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y26         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.419     3.385 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=4, routed)           1.432     4.817    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_o[29]
    SLICE_X14Y26         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.486     2.678    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X14Y26         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.822ns  (logic 0.456ns (25.027%)  route 1.366ns (74.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.655     2.963    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y28         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=10, routed)          1.366     4.785    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_o[21]
    SLICE_X19Y25         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.483     2.675    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X19Y25         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.601%)  route 0.127ns (47.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.550     0.891    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y28         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=9, routed)           0.127     1.159    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_o[26]
    SLICE_X22Y27         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.815     1.185    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y27         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.967%)  route 0.128ns (50.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.564     0.905    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y53          FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.128     1.033 r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/Q
                         net (fo=2, routed)           0.128     1.161    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/Q[4]
    SLICE_X8Y55          FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.833     1.203    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X8Y55          FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.308%)  route 0.119ns (45.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.563     0.904    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y59          FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.141     1.045 r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.119     1.163    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/Q[1]
    SLICE_X9Y57          FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.832     1.202    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X9Y57          FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.365%)  route 0.148ns (53.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.551     0.891    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y26         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/Q
                         net (fo=4, routed)           0.148     1.168    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_o[24]
    SLICE_X14Y25         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.815     1.185    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X14Y25         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.141ns (56.043%)  route 0.111ns (43.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.580     0.921    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y62          FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141     1.062 r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=2, routed)           0.111     1.172    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/Q[26]
    SLICE_X2Y62          FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.848     1.218    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X2Y62          FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.872%)  route 0.124ns (49.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.583     0.924    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y56          FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.128     1.052 r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/Q
                         net (fo=2, routed)           0.124     1.175    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/Q[22]
    SLICE_X5Y55          FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.852     1.222    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X5Y55          FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.148ns (52.798%)  route 0.132ns (47.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.564     0.905    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y56         FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.148     1.053 r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=11, routed)          0.132     1.185    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/Q[3]
    SLICE_X13Y55         FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.833     1.203    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X13Y55         FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.871%)  route 0.126ns (47.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.578     0.919    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y66          FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.141     1.060 r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/Q
                         net (fo=2, routed)           0.126     1.185    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/Q[23]
    SLICE_X2Y67          FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.844     1.214    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X2Y67          FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.483%)  route 0.132ns (44.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.550     0.891    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y28         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y28         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=4, routed)           0.132     1.186    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_o[26]
    SLICE_X20Y27         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.817     1.187    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X20Y27         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.338%)  route 0.123ns (46.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.584     0.925    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y50          FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=2, routed)           0.123     1.189    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/Q[8]
    SLICE_X1Y51          FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.851     1.221    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X1Y51          FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.054ns  (logic 2.875ns (56.894%)  route 2.178ns (43.106%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.178     3.151    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     3.153 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.153    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     1.901     5.054 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     5.054    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.044ns  (logic 2.867ns (56.834%)  route 2.177ns (43.166%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 f  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.177     3.150    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     1.895     5.044 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     5.044    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.965ns  (logic 2.861ns (57.623%)  route 2.104ns (42.377%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     3.051    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     4.965 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     4.965    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.961ns  (logic 2.856ns (57.570%)  route 2.105ns (42.430%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     3.052    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     3.054 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.054    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     4.961 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     4.961    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.594ns  (logic 1.134ns (71.142%)  route 0.460ns (28.858%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.366     0.366 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.826    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.828 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.828    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.594 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.594    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.598ns  (logic 1.139ns (71.272%)  route 0.459ns (28.728%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.366     0.366 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.825    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.598 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.598    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.603ns  (logic 1.143ns (71.279%)  route 0.460ns (28.721%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  daisy_p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[0]
    P14                  IBUFDS (Prop_ibufds_I_O)     0.389     0.389 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.849    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     0.754     1.603 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.603    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.612ns  (logic 1.151ns (71.382%)  route 0.461ns (28.618%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 f  daisy_p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[0]
    P14                  IBUFDS (Prop_ibufds_I_O)     0.389     0.389 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.461     0.850    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     0.852 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.852    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     0.760     1.612 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.612    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  adc_clk
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.730ns  (logic 3.729ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.759     8.921    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y86         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[0]
    M19                  OBUF (Prop_obuf_I_O)         3.257    12.650 r  dac_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.650    dac_dat_o[0]
    M19                                                               r  dac_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.720ns  (logic 3.719ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.759     8.921    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y85         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y85         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[1]
    M20                  OBUF (Prop_obuf_I_O)         3.247    12.641 r  dac_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.641    dac_dat_o[1]
    M20                                                               r  dac_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.695ns  (logic 3.694ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.755     8.917    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y81         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y81         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[3]
    L20                  OBUF (Prop_obuf_I_O)         3.222    12.611 r  dac_dat_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.611    dac_dat_o[3]
    L20                                                               r  dac_dat_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.693ns  (logic 3.692ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.755     8.917    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y82         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y82         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[2]
    L19                  OBUF (Prop_obuf_I_O)         3.220    12.610 r  dac_dat_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.610    dac_dat_o[2]
    L19                                                               r  dac_dat_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.675ns  (logic 3.674ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.751     8.913    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y79         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y79         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[5]
    J19                  OBUF (Prop_obuf_I_O)         3.202    12.587 r  dac_dat_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.587    dac_dat_o[5]
    J19                                                               r  dac_dat_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.763     8.925    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y92         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.585    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.763     8.925    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y58         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     9.398    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.585    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.672ns  (logic 3.671ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.751     8.913    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y80         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[4]
    K19                  OBUF (Prop_obuf_I_O)         3.199    12.584 r  dac_dat_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.584    dac_dat_o[4]
    K19                                                               r  dac_dat_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.659ns  (logic 3.658ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.763     8.925    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y91         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         3.186    12.583 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.583    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_sel/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.658ns  (logic 3.657ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.763     8.925    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y57         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     9.398    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.185    12.583 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.583    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.515ns  (logic 1.514ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.578     1.633    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y65         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y65         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[7]
    H20                  OBUF (Prop_obuf_I_O)         1.337     3.148 r  dac_dat_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.148    dac_dat_o[7]
    H20                                                               r  dac_dat_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.574     1.629    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y69         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y69         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[11]
    F20                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[11]
    F20                                                               r  dac_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.574     1.629    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y70         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y70         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[10]
    F19                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[10]
    F19                                                               r  dac_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.517ns  (logic 1.516ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.578     1.633    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y66         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y66         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[6]
    J20                  OBUF (Prop_obuf_I_O)         1.339     3.150 r  dac_dat_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.150    dac_dat_o[6]
    J20                                                               r  dac_dat_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.518ns  (logic 1.517ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.578     1.633    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y63         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y63         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[9]
    G20                  OBUF (Prop_obuf_I_O)         1.340     3.151 r  dac_dat_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.151    dac_dat_o[9]
    G20                                                               r  dac_dat_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.521ns  (logic 1.520ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.578     1.633    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y64         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y64         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         1.343     3.154 r  dac_dat_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.154    dac_dat_o[8]
    G19                                                               r  dac_dat_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_sel/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.527ns  (logic 1.526ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.580     1.635    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y57         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     1.813    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.349     3.162 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.162    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.528ns  (logic 1.527ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.580     1.635    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y91         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         1.350     3.163 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.163    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.529ns  (logic 1.528ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.580     1.635    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y58         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     1.813    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.351     3.165 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.165    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.530ns  (logic 1.529ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.580     1.635    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y92         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         1.352     3.165 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.165    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.725ns  (logic 3.724ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.677     3.677    system_i/DAC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     0.139 f  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.899    system_i/DAC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.000 f  system_i/DAC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     3.758    system_i/DAC/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.472     4.230 r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     4.231    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.252     7.483 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.483    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_clk/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.718ns  (logic 3.717ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.677     3.677    system_i/DAC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     0.139 f  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.899    system_i/DAC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.000 f  system_i/DAC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     3.758    system_i/DAC/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     4.230 r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     4.231    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     7.477 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.477    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_clk/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.587ns  (logic 1.586ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.546     0.546    system_i/DAC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/DAC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/DAC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     0.578    system_i/DAC/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.177     0.755 r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     0.756    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.409     2.164 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.164    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.593ns  (logic 1.592ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.546     0.546    system_i/DAC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/DAC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/DAC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     0.578    system_i/DAC/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.177     0.755 r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     0.756    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         1.415     2.171 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.171    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         1.677     5.677    system_i/DAC/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     2.139 f  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     3.899    system_i/DAC/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.000 f  system_i/DAC/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     5.677    system_i/DAC/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=960, routed)         0.546     0.546    system_i/DAC/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    system_i/DAC/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/DAC/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    system_i/DAC/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rx_clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.963ns  (logic 2.859ns (57.606%)  route 2.104ns (42.394%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     5.049    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     6.963 f  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     6.963    daisy_p_o[1]
    U14                                                               f  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.959ns  (logic 2.854ns (57.553%)  route 2.105ns (42.447%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     5.050    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     5.052 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     5.052    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     6.959 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     6.959    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.592ns  (logic 1.132ns (71.105%)  route 0.460ns (28.895%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.824    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.826 f  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.826    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.592 f  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.592    daisy_n_o[1]
    U15                                                               f  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.596ns  (logic 1.137ns (71.236%)  route 0.459ns (28.764%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.823    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.596 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.596    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





