Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec  6 13:51:13 2023
| Host         : DESKTOP-KTBA880 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    92          
TIMING-18  Warning           Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (112)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (168)
5. checking no_input_delay (2)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (112)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fDiv/clkDiv_reg/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: uart/baudrate_gen/baud_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (168)
--------------------------------------------------
 There are 168 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.675        0.000                      0                  200        0.207        0.000                      0                  200        4.500        0.000                       0                   132  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.675        0.000                      0                  200        0.207        0.000                      0                  200        4.500        0.000                       0                   132  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.984ns  (logic 2.048ns (29.324%)  route 4.936ns (70.676%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.615     5.136    graph_unit/CLK
    SLICE_X4Y24          FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 f  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          0.764     6.356    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X6Y25          LUT2 (Prop_lut2_I1_O)        0.148     6.504 r  graph_unit/sq_ball_on2_carry__0_i_4/O
                         net (fo=2, routed)           0.488     6.992    graph_unit/sq_ball_on2_carry__0_i_4_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I2_O)        0.328     7.320 r  graph_unit/sq_ball_on2_carry__0_i_3/O
                         net (fo=3, routed)           0.475     7.796    graph_unit/sq_ball_on2_carry__0_i_3_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I2_O)        0.124     7.920 r  graph_unit/sq_ball_on2_carry__0_i_1/O
                         net (fo=1, routed)           0.512     8.432    graph_unit/sq_ball_on2_carry__0_i_1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.811 f  graph_unit/sq_ball_on2_carry__0/CO[0]
                         net (fo=1, routed)           0.866     9.677    graph_unit/sq_ball_on2
    SLICE_X2Y23          LUT6 (Prop_lut6_I1_O)        0.373    10.050 r  graph_unit/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           0.313    10.363    graph_unit/rgb_reg[11]_i_6_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I0_O)        0.124    10.487 f  graph_unit/rgb_reg[11]_i_2/O
                         net (fo=4, routed)           0.428    10.915    vga_unit/rgb_reg_reg[0]
    SLICE_X2Y23          LUT5 (Prop_lut5_I4_O)        0.116    11.031 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           1.089    12.120    rgb_next[7]
    SLICE_X0Y36          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X0Y36          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X0Y36          FDCE (Setup_fdce_C_D)       -0.285    14.795    rgb_reg_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                         -12.120    
  -------------------------------------------------------------------
                         slack                                  2.675    

Slack (MET) :             2.797ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.876ns  (logic 2.048ns (29.786%)  route 4.828ns (70.214%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.615     5.136    graph_unit/CLK
    SLICE_X4Y24          FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 f  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          0.764     6.356    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X6Y25          LUT2 (Prop_lut2_I1_O)        0.148     6.504 r  graph_unit/sq_ball_on2_carry__0_i_4/O
                         net (fo=2, routed)           0.488     6.992    graph_unit/sq_ball_on2_carry__0_i_4_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I2_O)        0.328     7.320 r  graph_unit/sq_ball_on2_carry__0_i_3/O
                         net (fo=3, routed)           0.475     7.796    graph_unit/sq_ball_on2_carry__0_i_3_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I2_O)        0.124     7.920 r  graph_unit/sq_ball_on2_carry__0_i_1/O
                         net (fo=1, routed)           0.512     8.432    graph_unit/sq_ball_on2_carry__0_i_1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.811 f  graph_unit/sq_ball_on2_carry__0/CO[0]
                         net (fo=1, routed)           0.866     9.677    graph_unit/sq_ball_on2
    SLICE_X2Y23          LUT6 (Prop_lut6_I1_O)        0.373    10.050 r  graph_unit/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           0.313    10.363    graph_unit/rgb_reg[11]_i_6_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I0_O)        0.124    10.487 f  graph_unit/rgb_reg[11]_i_2/O
                         net (fo=4, routed)           0.428    10.915    vga_unit/rgb_reg_reg[0]
    SLICE_X2Y23          LUT5 (Prop_lut5_I4_O)        0.116    11.031 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.981    12.012    rgb_next[7]
    SLICE_X0Y36          FDCE                                         r  rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X0Y36          FDCE                                         r  rgb_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X0Y36          FDCE (Setup_fdce_C_D)       -0.271    14.809    rgb_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -12.012    
  -------------------------------------------------------------------
                         slack                                  2.797    

Slack (MET) :             2.824ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.849ns  (logic 2.048ns (29.902%)  route 4.801ns (70.098%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.615     5.136    graph_unit/CLK
    SLICE_X4Y24          FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 f  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          0.764     6.356    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X6Y25          LUT2 (Prop_lut2_I1_O)        0.148     6.504 r  graph_unit/sq_ball_on2_carry__0_i_4/O
                         net (fo=2, routed)           0.488     6.992    graph_unit/sq_ball_on2_carry__0_i_4_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I2_O)        0.328     7.320 r  graph_unit/sq_ball_on2_carry__0_i_3/O
                         net (fo=3, routed)           0.475     7.796    graph_unit/sq_ball_on2_carry__0_i_3_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I2_O)        0.124     7.920 r  graph_unit/sq_ball_on2_carry__0_i_1/O
                         net (fo=1, routed)           0.512     8.432    graph_unit/sq_ball_on2_carry__0_i_1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.811 f  graph_unit/sq_ball_on2_carry__0/CO[0]
                         net (fo=1, routed)           0.866     9.677    graph_unit/sq_ball_on2
    SLICE_X2Y23          LUT6 (Prop_lut6_I1_O)        0.373    10.050 r  graph_unit/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           0.313    10.363    graph_unit/rgb_reg[11]_i_6_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I0_O)        0.124    10.487 f  graph_unit/rgb_reg[11]_i_2/O
                         net (fo=4, routed)           0.428    10.915    vga_unit/rgb_reg_reg[0]
    SLICE_X2Y23          LUT5 (Prop_lut5_I4_O)        0.116    11.031 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.954    11.985    rgb_next[7]
    SLICE_X0Y35          FDCE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X0Y35          FDCE (Setup_fdce_C_D)       -0.271    14.809    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -11.985    
  -------------------------------------------------------------------
                         slack                                  2.824    

Slack (MET) :             2.857ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.821ns  (logic 2.048ns (30.023%)  route 4.773ns (69.977%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.615     5.136    graph_unit/CLK
    SLICE_X4Y24          FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 f  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          0.764     6.356    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X6Y25          LUT2 (Prop_lut2_I1_O)        0.148     6.504 r  graph_unit/sq_ball_on2_carry__0_i_4/O
                         net (fo=2, routed)           0.488     6.992    graph_unit/sq_ball_on2_carry__0_i_4_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I2_O)        0.328     7.320 r  graph_unit/sq_ball_on2_carry__0_i_3/O
                         net (fo=3, routed)           0.475     7.796    graph_unit/sq_ball_on2_carry__0_i_3_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I2_O)        0.124     7.920 r  graph_unit/sq_ball_on2_carry__0_i_1/O
                         net (fo=1, routed)           0.512     8.432    graph_unit/sq_ball_on2_carry__0_i_1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.811 f  graph_unit/sq_ball_on2_carry__0/CO[0]
                         net (fo=1, routed)           0.866     9.677    graph_unit/sq_ball_on2
    SLICE_X2Y23          LUT6 (Prop_lut6_I1_O)        0.373    10.050 r  graph_unit/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           0.313    10.363    graph_unit/rgb_reg[11]_i_6_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I0_O)        0.124    10.487 f  graph_unit/rgb_reg[11]_i_2/O
                         net (fo=4, routed)           0.428    10.915    vga_unit/rgb_reg_reg[0]
    SLICE_X2Y23          LUT5 (Prop_lut5_I4_O)        0.116    11.031 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.926    11.958    rgb_next[7]
    SLICE_X0Y36          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X0Y36          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X0Y36          FDCE (Setup_fdce_C_D)       -0.265    14.815    rgb_reg_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                         -11.958    
  -------------------------------------------------------------------
                         slack                                  2.857    

Slack (MET) :             3.049ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.811ns  (logic 2.056ns (30.187%)  route 4.755ns (69.813%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.615     5.136    graph_unit/CLK
    SLICE_X4Y24          FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 f  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          0.764     6.356    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X6Y25          LUT2 (Prop_lut2_I1_O)        0.148     6.504 r  graph_unit/sq_ball_on2_carry__0_i_4/O
                         net (fo=2, routed)           0.488     6.992    graph_unit/sq_ball_on2_carry__0_i_4_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I2_O)        0.328     7.320 r  graph_unit/sq_ball_on2_carry__0_i_3/O
                         net (fo=3, routed)           0.475     7.796    graph_unit/sq_ball_on2_carry__0_i_3_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I2_O)        0.124     7.920 r  graph_unit/sq_ball_on2_carry__0_i_1/O
                         net (fo=1, routed)           0.512     8.432    graph_unit/sq_ball_on2_carry__0_i_1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.811 r  graph_unit/sq_ball_on2_carry__0/CO[0]
                         net (fo=1, routed)           0.866     9.677    graph_unit/sq_ball_on2
    SLICE_X2Y23          LUT6 (Prop_lut6_I1_O)        0.373    10.050 f  graph_unit/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           0.313    10.363    graph_unit/rgb_reg[11]_i_6_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I0_O)        0.124    10.487 r  graph_unit/rgb_reg[11]_i_2/O
                         net (fo=4, routed)           0.448    10.935    vga_unit/rgb_reg_reg[0]
    SLICE_X2Y23          LUT4 (Prop_lut4_I0_O)        0.124    11.059 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.888    11.947    rgb_next[11]
    SLICE_X0Y32          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.511    14.852    clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X0Y32          FDCE (Setup_fdce_C_D)       -0.081    14.996    rgb_reg_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -11.947    
  -------------------------------------------------------------------
                         slack                                  3.049    

Slack (MET) :             3.057ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.803ns  (logic 2.056ns (30.222%)  route 4.747ns (69.778%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.615     5.136    graph_unit/CLK
    SLICE_X4Y24          FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 f  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          0.764     6.356    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X6Y25          LUT2 (Prop_lut2_I1_O)        0.148     6.504 r  graph_unit/sq_ball_on2_carry__0_i_4/O
                         net (fo=2, routed)           0.488     6.992    graph_unit/sq_ball_on2_carry__0_i_4_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I2_O)        0.328     7.320 r  graph_unit/sq_ball_on2_carry__0_i_3/O
                         net (fo=3, routed)           0.475     7.796    graph_unit/sq_ball_on2_carry__0_i_3_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I2_O)        0.124     7.920 r  graph_unit/sq_ball_on2_carry__0_i_1/O
                         net (fo=1, routed)           0.512     8.432    graph_unit/sq_ball_on2_carry__0_i_1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.811 r  graph_unit/sq_ball_on2_carry__0/CO[0]
                         net (fo=1, routed)           0.866     9.677    graph_unit/sq_ball_on2
    SLICE_X2Y23          LUT6 (Prop_lut6_I1_O)        0.373    10.050 f  graph_unit/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           0.313    10.363    graph_unit/rgb_reg[11]_i_6_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I0_O)        0.124    10.487 r  graph_unit/rgb_reg[11]_i_2/O
                         net (fo=4, routed)           0.448    10.935    vga_unit/rgb_reg_reg[0]
    SLICE_X2Y23          LUT4 (Prop_lut4_I0_O)        0.124    11.059 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.880    11.939    rgb_next[11]
    SLICE_X1Y32          FDCE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.511    14.852    clk_IBUF_BUFG
    SLICE_X1Y32          FDCE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X1Y32          FDCE (Setup_fdce_C_D)       -0.081    14.996    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -11.939    
  -------------------------------------------------------------------
                         slack                                  3.057    

Slack (MET) :             3.057ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.817ns  (logic 2.056ns (30.161%)  route 4.761ns (69.839%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.615     5.136    graph_unit/CLK
    SLICE_X4Y24          FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 f  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          0.764     6.356    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X6Y25          LUT2 (Prop_lut2_I1_O)        0.148     6.504 r  graph_unit/sq_ball_on2_carry__0_i_4/O
                         net (fo=2, routed)           0.488     6.992    graph_unit/sq_ball_on2_carry__0_i_4_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I2_O)        0.328     7.320 r  graph_unit/sq_ball_on2_carry__0_i_3/O
                         net (fo=3, routed)           0.475     7.796    graph_unit/sq_ball_on2_carry__0_i_3_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I2_O)        0.124     7.920 r  graph_unit/sq_ball_on2_carry__0_i_1/O
                         net (fo=1, routed)           0.512     8.432    graph_unit/sq_ball_on2_carry__0_i_1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.811 r  graph_unit/sq_ball_on2_carry__0/CO[0]
                         net (fo=1, routed)           0.866     9.677    graph_unit/sq_ball_on2
    SLICE_X2Y23          LUT6 (Prop_lut6_I1_O)        0.373    10.050 f  graph_unit/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           0.313    10.363    graph_unit/rgb_reg[11]_i_6_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I0_O)        0.124    10.487 r  graph_unit/rgb_reg[11]_i_2/O
                         net (fo=4, routed)           0.448    10.935    vga_unit/rgb_reg_reg[0]
    SLICE_X2Y23          LUT4 (Prop_lut4_I0_O)        0.124    11.059 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.894    11.953    rgb_next[11]
    SLICE_X0Y32          FDCE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.511    14.852    clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  rgb_reg_reg[11]_lopt_replica/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X0Y32          FDCE (Setup_fdce_C_D)       -0.067    15.010    rgb_reg_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -11.953    
  -------------------------------------------------------------------
                         slack                                  3.057    

Slack (MET) :             3.076ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.796ns  (logic 2.056ns (30.253%)  route 4.740ns (69.747%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.615     5.136    graph_unit/CLK
    SLICE_X4Y24          FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 f  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          0.764     6.356    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X6Y25          LUT2 (Prop_lut2_I1_O)        0.148     6.504 r  graph_unit/sq_ball_on2_carry__0_i_4/O
                         net (fo=2, routed)           0.488     6.992    graph_unit/sq_ball_on2_carry__0_i_4_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I2_O)        0.328     7.320 r  graph_unit/sq_ball_on2_carry__0_i_3/O
                         net (fo=3, routed)           0.475     7.796    graph_unit/sq_ball_on2_carry__0_i_3_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I2_O)        0.124     7.920 r  graph_unit/sq_ball_on2_carry__0_i_1/O
                         net (fo=1, routed)           0.512     8.432    graph_unit/sq_ball_on2_carry__0_i_1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.811 r  graph_unit/sq_ball_on2_carry__0/CO[0]
                         net (fo=1, routed)           0.866     9.677    graph_unit/sq_ball_on2
    SLICE_X2Y23          LUT6 (Prop_lut6_I1_O)        0.373    10.050 f  graph_unit/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           0.313    10.363    graph_unit/rgb_reg[11]_i_6_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I0_O)        0.124    10.487 r  graph_unit/rgb_reg[11]_i_2/O
                         net (fo=4, routed)           0.448    10.935    vga_unit/rgb_reg_reg[0]
    SLICE_X2Y23          LUT4 (Prop_lut4_I0_O)        0.124    11.059 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.873    11.932    rgb_next[11]
    SLICE_X0Y31          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X0Y31          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X0Y31          FDCE (Setup_fdce_C_D)       -0.067    15.008    rgb_reg_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                         -11.932    
  -------------------------------------------------------------------
                         slack                                  3.076    

Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.777ns  (logic 2.056ns (30.338%)  route 4.721ns (69.662%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.615     5.136    graph_unit/CLK
    SLICE_X4Y24          FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 f  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          0.764     6.356    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X6Y25          LUT2 (Prop_lut2_I1_O)        0.148     6.504 r  graph_unit/sq_ball_on2_carry__0_i_4/O
                         net (fo=2, routed)           0.488     6.992    graph_unit/sq_ball_on2_carry__0_i_4_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I2_O)        0.328     7.320 r  graph_unit/sq_ball_on2_carry__0_i_3/O
                         net (fo=3, routed)           0.475     7.796    graph_unit/sq_ball_on2_carry__0_i_3_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I2_O)        0.124     7.920 r  graph_unit/sq_ball_on2_carry__0_i_1/O
                         net (fo=1, routed)           0.512     8.432    graph_unit/sq_ball_on2_carry__0_i_1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.811 f  graph_unit/sq_ball_on2_carry__0/CO[0]
                         net (fo=1, routed)           0.866     9.677    graph_unit/sq_ball_on2
    SLICE_X2Y23          LUT6 (Prop_lut6_I1_O)        0.373    10.050 r  graph_unit/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           0.313    10.363    graph_unit/rgb_reg[11]_i_6_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I0_O)        0.124    10.487 f  graph_unit/rgb_reg[11]_i_2/O
                         net (fo=4, routed)           0.444    10.931    vga_unit/rgb_reg_reg[0]
    SLICE_X2Y23          LUT6 (Prop_lut6_I3_O)        0.124    11.055 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=3, routed)           0.858    11.913    rgb_next[3]
    SLICE_X0Y32          FDCE                                         r  rgb_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.511    14.852    clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  rgb_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X0Y32          FDCE (Setup_fdce_C_D)       -0.061    15.016    rgb_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -11.913    
  -------------------------------------------------------------------
                         slack                                  3.103    

Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 graph_unit/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.780ns  (logic 2.056ns (30.325%)  route 4.724ns (69.675%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.615     5.136    graph_unit/CLK
    SLICE_X4Y24          FDCE                                         r  graph_unit/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 f  graph_unit/x_ball_reg_reg[1]/Q
                         net (fo=14, routed)          0.764     6.356    graph_unit/x_ball_reg_reg[9]_0[1]
    SLICE_X6Y25          LUT2 (Prop_lut2_I1_O)        0.148     6.504 r  graph_unit/sq_ball_on2_carry__0_i_4/O
                         net (fo=2, routed)           0.488     6.992    graph_unit/sq_ball_on2_carry__0_i_4_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I2_O)        0.328     7.320 r  graph_unit/sq_ball_on2_carry__0_i_3/O
                         net (fo=3, routed)           0.475     7.796    graph_unit/sq_ball_on2_carry__0_i_3_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I2_O)        0.124     7.920 r  graph_unit/sq_ball_on2_carry__0_i_1/O
                         net (fo=1, routed)           0.512     8.432    graph_unit/sq_ball_on2_carry__0_i_1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.811 f  graph_unit/sq_ball_on2_carry__0/CO[0]
                         net (fo=1, routed)           0.866     9.677    graph_unit/sq_ball_on2
    SLICE_X2Y23          LUT6 (Prop_lut6_I1_O)        0.373    10.050 r  graph_unit/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           0.313    10.363    graph_unit/rgb_reg[11]_i_6_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I0_O)        0.124    10.487 f  graph_unit/rgb_reg[11]_i_2/O
                         net (fo=4, routed)           0.444    10.931    vga_unit/rgb_reg_reg[0]
    SLICE_X2Y23          LUT6 (Prop_lut6_I3_O)        0.124    11.055 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=3, routed)           0.861    11.916    rgb_next[3]
    SLICE_X0Y32          FDCE                                         r  rgb_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.511    14.852    clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  rgb_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X0Y32          FDCE (Setup_fdce_C_D)       -0.058    15.019    rgb_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -11.916    
  -------------------------------------------------------------------
                         slack                                  3.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 graph_unit/y_padr_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/y_padl_reg_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.250ns (70.547%)  route 0.104ns (29.453%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.586     1.469    graph_unit/CLK
    SLICE_X7Y18          FDPE                                         r  graph_unit/y_padr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDPE (Prop_fdpe_C_Q)         0.141     1.610 r  graph_unit/y_padr_reg_reg[3]/Q
                         net (fo=19, routed)          0.104     1.715    graph_unit/y_padr_reg_reg[9]_0[3]
    SLICE_X6Y18          LUT4 (Prop_lut4_I3_O)        0.045     1.760 r  graph_unit/y_padr_next0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.760    graph_unit/y_padr_next0_carry_i_3_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.824 r  graph_unit/y_padr_next0_carry/O[3]
                         net (fo=1, routed)           0.000     1.824    graph_unit/y_padr_next[3]
    SLICE_X6Y18          FDPE                                         r  graph_unit/y_padl_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.855     1.982    graph_unit/CLK
    SLICE_X6Y18          FDPE                                         r  graph_unit/y_padl_reg_reg[3]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X6Y18          FDPE (Hold_fdpe_C_D)         0.134     1.616    graph_unit/y_padl_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 graph_unit/y_padr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/y_padl_reg_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.251ns (68.791%)  route 0.114ns (31.209%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.585     1.468    graph_unit/CLK
    SLICE_X7Y19          FDCE                                         r  graph_unit/y_padr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  graph_unit/y_padr_reg_reg[5]/Q
                         net (fo=13, routed)          0.114     1.723    graph_unit/y_padr_reg_reg[9]_0[5]
    SLICE_X6Y19          LUT2 (Prop_lut2_I0_O)        0.045     1.768 r  graph_unit/y_padr_next0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.768    graph_unit/y_padr_next0_carry__0_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.833 r  graph_unit/y_padr_next0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.833    graph_unit/y_padr_next[6]
    SLICE_X6Y19          FDPE                                         r  graph_unit/y_padl_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.854     1.981    graph_unit/CLK
    SLICE_X6Y19          FDPE                                         r  graph_unit/y_padl_reg_reg[6]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X6Y19          FDPE (Hold_fdpe_C_D)         0.134     1.615    graph_unit/y_padl_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 timer_unit/timer_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.144%)  route 0.127ns (37.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.553     1.436    timer_unit/CLK
    SLICE_X8Y24          FDPE                                         r  timer_unit/timer_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDPE (Prop_fdpe_C_Q)         0.164     1.600 r  timer_unit/timer_reg_reg[0]/Q
                         net (fo=7, routed)           0.127     1.727    timer_unit/timer_reg[0]
    SLICE_X9Y24          LUT6 (Prop_lut6_I2_O)        0.045     1.772 r  timer_unit/timer_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.772    timer_unit/timer_next[4]
    SLICE_X9Y24          FDPE                                         r  timer_unit/timer_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.820     1.947    timer_unit/CLK
    SLICE_X9Y24          FDPE                                         r  timer_unit/timer_reg_reg[4]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X9Y24          FDPE (Hold_fdpe_C_D)         0.092     1.541    timer_unit/timer_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 graph_unit/y_padr_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/y_padl_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.256ns (67.628%)  route 0.123ns (32.372%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.584     1.467    graph_unit/CLK
    SLICE_X7Y20          FDCE                                         r  graph_unit/y_padr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  graph_unit/y_padr_reg_reg[8]/Q
                         net (fo=13, routed)          0.123     1.731    graph_unit/y_padr_reg_reg[9]_0[8]
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.045     1.776 r  graph_unit/y_padr_next0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.776    graph_unit/y_padr_next0_carry__1_i_2_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.846 r  graph_unit/y_padr_next0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.846    graph_unit/y_padr_next[8]
    SLICE_X6Y20          FDCE                                         r  graph_unit/y_padl_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.853     1.980    graph_unit/CLK
    SLICE_X6Y20          FDCE                                         r  graph_unit/y_padl_reg_reg[8]/C
                         clock pessimism             -0.500     1.480    
    SLICE_X6Y20          FDCE (Hold_fdce_C_D)         0.134     1.614    graph_unit/y_padl_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 graph_unit/y_padr_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/y_padl_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.252ns (66.571%)  route 0.127ns (33.429%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.584     1.467    graph_unit/CLK
    SLICE_X7Y20          FDCE                                         r  graph_unit/y_padr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  graph_unit/y_padr_reg_reg[8]/Q
                         net (fo=13, routed)          0.127     1.735    graph_unit/y_padr_reg_reg[9]_0[8]
    SLICE_X6Y20          LUT2 (Prop_lut2_I0_O)        0.045     1.780 r  graph_unit/y_padr_next0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.780    graph_unit/y_padr_next0_carry__1_i_1_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.846 r  graph_unit/y_padr_next0_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.846    graph_unit/y_padr_next[9]
    SLICE_X6Y20          FDCE                                         r  graph_unit/y_padl_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.853     1.980    graph_unit/CLK
    SLICE_X6Y20          FDCE                                         r  graph_unit/y_padl_reg_reg[9]/C
                         clock pessimism             -0.500     1.480    
    SLICE_X6Y20          FDCE (Hold_fdce_C_D)         0.134     1.614    graph_unit/y_padl_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 graph_unit/y_padr_reg_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/y_padl_reg_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.250ns (66.003%)  route 0.129ns (33.997%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.585     1.468    graph_unit/CLK
    SLICE_X7Y19          FDPE                                         r  graph_unit/y_padr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  graph_unit/y_padr_reg_reg[7]/Q
                         net (fo=18, routed)          0.129     1.738    graph_unit/y_padr_reg_reg[9]_0[7]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.045     1.783 r  graph_unit/y_padr_next0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.783    graph_unit/y_padr_next0_carry__0_i_1_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.847 r  graph_unit/y_padr_next0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.847    graph_unit/y_padr_next[7]
    SLICE_X6Y19          FDPE                                         r  graph_unit/y_padl_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.854     1.981    graph_unit/CLK
    SLICE_X6Y19          FDPE                                         r  graph_unit/y_padl_reg_reg[7]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X6Y19          FDPE (Hold_fdpe_C_D)         0.134     1.615    graph_unit/y_padl_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/y_ball_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.256ns (64.121%)  route 0.143ns (35.879%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.580     1.463    clk_IBUF_BUFG
    SLICE_X7Y24          FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.141     1.604 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=43, routed)          0.143     1.747    graph_unit/y_delta_reg_reg[8]_0
    SLICE_X6Y24          LUT4 (Prop_lut4_I1_O)        0.045     1.792 r  graph_unit/y_ball_next_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.792    graph_unit/y_ball_next_carry__1_i_1_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.862 r  graph_unit/y_ball_next_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.862    graph_unit/y_ball_next_carry__1_n_7
    SLICE_X6Y24          FDCE                                         r  graph_unit/y_ball_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.848     1.975    graph_unit/CLK
    SLICE_X6Y24          FDCE                                         r  graph_unit/y_ball_reg_reg[9]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X6Y24          FDCE (Hold_fdce_C_D)         0.134     1.610    graph_unit/y_ball_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 graph_unit/y_padl_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/y_padr_reg_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.275ns (73.989%)  route 0.097ns (26.011%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.585     1.468    graph_unit/CLK
    SLICE_X6Y19          FDCE                                         r  graph_unit/y_padl_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDCE (Prop_fdce_C_Q)         0.164     1.632 r  graph_unit/y_padl_reg_reg[5]/Q
                         net (fo=13, routed)          0.097     1.729    graph_unit/Q[5]
    SLICE_X7Y19          LUT2 (Prop_lut2_I0_O)        0.045     1.774 r  graph_unit/y_padl_next0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.774    graph_unit/y_padl_next0_carry__0_i_2_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.840 r  graph_unit/y_padl_next0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.840    graph_unit/y_padl_next[6]
    SLICE_X7Y19          FDPE                                         r  graph_unit/y_padr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.854     1.981    graph_unit/CLK
    SLICE_X7Y19          FDPE                                         r  graph_unit/y_padr_reg_reg[6]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X7Y19          FDPE (Hold_fdpe_C_D)         0.105     1.586    graph_unit/y_padr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 graph_unit/y_padr_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/y_padl_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.256ns (63.544%)  route 0.147ns (36.456%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.585     1.468    graph_unit/CLK
    SLICE_X7Y19          FDCE                                         r  graph_unit/y_padr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  graph_unit/y_padr_reg_reg[4]/Q
                         net (fo=14, routed)          0.147     1.756    graph_unit/y_padr_reg_reg[9]_0[4]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.045     1.801 r  graph_unit/y_padr_next0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.801    graph_unit/y_padr_next0_carry__0_i_4_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.871 r  graph_unit/y_padr_next0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.871    graph_unit/y_padr_next[4]
    SLICE_X6Y19          FDCE                                         r  graph_unit/y_padl_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.854     1.981    graph_unit/CLK
    SLICE_X6Y19          FDCE                                         r  graph_unit/y_padl_reg_reg[4]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X6Y19          FDCE (Hold_fdce_C_D)         0.134     1.615    graph_unit/y_padl_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 graph_unit/y_padr_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/y_padl_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.252ns (62.551%)  route 0.151ns (37.449%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.585     1.468    graph_unit/CLK
    SLICE_X7Y19          FDCE                                         r  graph_unit/y_padr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  graph_unit/y_padr_reg_reg[4]/Q
                         net (fo=14, routed)          0.151     1.760    graph_unit/y_padr_reg_reg[9]_0[4]
    SLICE_X6Y19          LUT2 (Prop_lut2_I0_O)        0.045     1.805 r  graph_unit/y_padr_next0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.805    graph_unit/y_padr_next0_carry__0_i_3_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.871 r  graph_unit/y_padr_next0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.871    graph_unit/y_padr_next[5]
    SLICE_X6Y19          FDCE                                         r  graph_unit/y_padl_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.854     1.981    graph_unit/CLK
    SLICE_X6Y19          FDCE                                         r  graph_unit/y_padl_reg_reg[5]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X6Y19          FDCE (Hold_fdce_C_D)         0.134     1.615    graph_unit/y_padl_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6    text_unit/ascii_unit/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X7Y24    FSM_onehot_state_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y24    FSM_onehot_state_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y24    FSM_onehot_state_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y32    rgb_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y32    rgb_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y32    rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y32    rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y31    rgb_reg_reg[11]_lopt_replica_3/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X7Y24    FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X7Y24    FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y24    FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y24    FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y24    FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y24    FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y32    rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y32    rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y32    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y32    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X7Y24    FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X7Y24    FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y24    FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y24    FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y24    FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y24    FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y32    rgb_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y32    rgb_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y32    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y32    rgb_reg_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           143 Endpoints
Min Delay           143 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/transmitter/bit_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.529ns  (logic 4.036ns (42.354%)  route 5.493ns (57.646%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE                         0.000     0.000 r  uart/transmitter/bit_out_reg/C
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/transmitter/bit_out_reg/Q
                         net (fo=1, routed)           5.493     6.011    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     9.529 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     9.529    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.094ns  (logic 4.404ns (62.083%)  route 2.690ns (37.917%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  q7seg/ps_reg[0]/Q
                         net (fo=6, routed)           0.882     1.400    q7seg/ps[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.152     1.552 r  q7seg/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     3.360    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734     7.094 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.094    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.983ns  (logic 4.375ns (62.650%)  route 2.608ns (37.350%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=6, routed)           0.892     1.410    q7seg/ps[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.150     1.560 r  q7seg/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.716     3.276    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707     6.983 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.983    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.706ns  (logic 4.141ns (61.748%)  route 2.565ns (38.252%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  q7seg/ps_reg[0]/Q
                         net (fo=6, routed)           0.892     1.410    q7seg/ps[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.124     1.534 r  q7seg/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.673     3.207    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     6.706 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.706    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.572ns  (logic 4.165ns (63.372%)  route 2.407ns (36.628%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=6, routed)           0.882     1.400    q7seg/ps[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.124     1.524 r  q7seg/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.525     3.049    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     6.572 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.572    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uart/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.713ns  (logic 1.580ns (27.661%)  route 4.132ns (72.339%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=11, routed)          4.132     5.589    uart/receiver/D[0]
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.124     5.713 r  uart/receiver/receiving_i_1/O
                         net (fo=1, routed)           0.000     5.713    uart/receiver/receiving_i_1_n_0
    SLICE_X12Y20         FDRE                                         r  uart/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/h_count_next_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.697ns  (logic 1.441ns (25.300%)  route 4.255ns (74.700%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=116, routed)         4.255     5.697    vga_unit/AR[0]
    SLICE_X3Y25          FDCE                                         f  vga_unit/h_count_next_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/h_count_next_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.546ns  (logic 1.441ns (25.990%)  route 4.104ns (74.010%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=116, routed)         4.104     5.546    vga_unit/AR[0]
    SLICE_X1Y27          FDCE                                         f  vga_unit/h_count_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uart/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.469ns  (logic 1.580ns (28.896%)  route 3.888ns (71.104%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          3.888     5.345    uart/receiver/D[0]
    SLICE_X12Y20         LUT5 (Prop_lut5_I1_O)        0.124     5.469 r  uart/receiver/received_i_1/O
                         net (fo=1, routed)           0.000     5.469    uart/receiver/received_i_1_n_0
    SLICE_X12Y20         FDRE                                         r  uart/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uart/receiver/data_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.408ns  (logic 1.456ns (26.925%)  route 3.952ns (73.075%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          3.952     5.408    uart/receiver/D[0]
    SLICE_X13Y19         FDRE                                         r  uart/receiver/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/last_ena_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.916%)  route 0.125ns (47.084%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE                         0.000     0.000 r  uart/en_reg/C
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/en_reg/Q
                         net (fo=2, routed)           0.125     0.266    uart/transmitter/last_ena_reg_0
    SLICE_X13Y16         FDRE                                         r  uart/transmitter/last_ena_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.148ns (55.273%)  route 0.120ns (44.727%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDRE                         0.000     0.000 r  uart/data_in_reg[5]/C
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  uart/data_in_reg[5]/Q
                         net (fo=1, routed)           0.120     0.268    uart/transmitter/Q[5]
    SLICE_X15Y18         FDRE                                         r  uart/transmitter/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[7]/C
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/data_out_reg[7]/Q
                         net (fo=2, routed)           0.128     0.269    uart/data_out[7]
    SLICE_X14Y18         FDRE                                         r  uart/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDRE                         0.000     0.000 r  uart/data_in_reg[0]/C
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/data_in_reg[0]/Q
                         net (fo=1, routed)           0.110     0.274    uart/transmitter/Q[0]
    SLICE_X15Y17         FDRE                                         r  uart/transmitter/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[6]/C
    SLICE_X14Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/receiver/data_out_reg[6]/Q
                         net (fo=2, routed)           0.128     0.292    uart/data_out[6]
    SLICE_X14Y18         FDRE                                         r  uart/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/last_rec_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE                         0.000     0.000 r  uart/last_rec_reg/C
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart/last_rec_reg/Q
                         net (fo=2, routed)           0.069     0.197    uart/receiver/last_rec
    SLICE_X13Y18         LUT6 (Prop_lut6_I0_O)        0.099     0.296 r  uart/receiver/en_i_1/O
                         net (fo=1, routed)           0.000     0.296    uart/receiver_n_1
    SLICE_X13Y18         FDRE                                         r  uart/en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.148ns (49.898%)  route 0.149ns (50.102%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDRE                         0.000     0.000 r  uart/data_in_reg[4]/C
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  uart/data_in_reg[4]/Q
                         net (fo=1, routed)           0.149     0.297    uart/transmitter/Q[4]
    SLICE_X14Y17         FDRE                                         r  uart/transmitter/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDRE                         0.000     0.000 r  uart/data_in_reg[3]/C
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/data_in_reg[3]/Q
                         net (fo=1, routed)           0.145     0.309    uart/transmitter/Q[3]
    SLICE_X15Y18         FDRE                                         r  uart/transmitter/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/receiver/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.209ns (66.452%)  route 0.106ns (33.548%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDRE                         0.000     0.000 r  uart/receiver/count_reg[0]/C
    SLICE_X14Y20         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/receiver/count_reg[0]/Q
                         net (fo=11, routed)          0.106     0.270    uart/receiver/count_reg[0]
    SLICE_X15Y20         LUT6 (Prop_lut6_I4_O)        0.045     0.315 r  uart/receiver/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.315    uart/receiver/p_0_in[5]
    SLICE_X15Y20         FDRE                                         r  uart/receiver/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.246ns (77.477%)  route 0.072ns (22.523%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE                         0.000     0.000 r  uart/receiver/last_bit_reg/C
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  uart/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.072     0.220    uart/receiver/last_bit
    SLICE_X12Y20         LUT6 (Prop_lut6_I1_O)        0.098     0.318 r  uart/receiver/receiving_i_1/O
                         net (fo=1, routed)           0.000     0.318    uart/receiver/receiving_i_1_n_0
    SLICE_X12Y20         FDRE                                         r  uart/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.050ns  (logic 3.986ns (65.891%)  route 2.064ns (34.109%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y36          FDCE                                         r  rgb_reg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  rgb_reg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.064     7.674    rgb_reg_reg[7]_lopt_replica_1
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.204 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.204    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.002ns  (logic 3.980ns (66.306%)  route 2.022ns (33.694%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.629     5.150    clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           2.022     7.629    rgb_reg_reg[11]_lopt_replica_2_1
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.152 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.152    rgb[11]
    G19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.885ns  (logic 3.975ns (67.550%)  route 1.910ns (32.450%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.629     5.150    clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  rgb_reg_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  rgb_reg_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           1.910     7.516    rgb_reg_reg[11]_lopt_replica_1
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.035 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.035    rgb[10]
    H19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.828ns  (logic 3.961ns (67.975%)  route 1.866ns (32.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y36          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  rgb_reg_reg[7]_lopt_replica_3/Q
                         net (fo=1, routed)           1.866     7.477    rgb_reg_reg[7]_lopt_replica_3_1
    H17                  OBUF (Prop_obuf_I_O)         3.505    10.982 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.982    rgb[6]
    H17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.812ns  (logic 3.985ns (68.570%)  route 1.827ns (31.430%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y36          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  rgb_reg_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           1.827     7.437    rgb_reg_reg[7]_lopt_replica_2_1
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.966 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.966    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.778ns  (logic 3.959ns (68.529%)  route 1.818ns (31.471%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.629     5.150    clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  rgb_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  rgb_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           1.818     7.425    rgb_reg_reg[3]_lopt_replica_2_1
    L18                  OBUF (Prop_obuf_I_O)         3.503    10.928 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.928    rgb[2]
    L18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.703ns  (logic 3.980ns (69.781%)  route 1.724ns (30.219%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.629     5.150    clk_IBUF_BUFG
    SLICE_X1Y32          FDCE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           1.724     7.330    rgb_OBUF[8]
    J19                  OBUF (Prop_obuf_I_O)         3.524    10.854 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.854    rgb[9]
    J19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.693ns  (logic 3.981ns (69.919%)  route 1.713ns (30.081%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.629     5.150    clk_IBUF_BUFG
    SLICE_X1Y32          FDCE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           1.713     7.319    rgb_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    10.844 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.844    rgb[0]
    J18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.684ns  (logic 4.021ns (70.751%)  route 1.662ns (29.249%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.625     5.146    vga_unit/v_sync_reg_reg_0
    SLICE_X2Y29          FDCE                                         r  vga_unit/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.518     5.664 r  vga_unit/v_sync_reg_reg/Q
                         net (fo=1, routed)           1.662     7.327    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    10.830 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    10.830    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.674ns  (logic 3.975ns (70.053%)  route 1.699ns (29.947%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.629     5.150    clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  rgb_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  rgb_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.699     7.305    rgb_reg_reg[3]_lopt_replica_1
    K18                  OBUF (Prop_obuf_I_O)         3.519    10.824 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.824    rgb[1]
    K18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.186ns (59.215%)  route 0.128ns (40.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.588     1.471    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y18          FDCE                                         r  vga_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  vga_unit/v_count_reg_reg[1]/Q
                         net (fo=27, routed)          0.128     1.740    vga_unit/Q[1]
    SLICE_X0Y18          LUT2 (Prop_lut2_I1_O)        0.045     1.785 r  vga_unit/v_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.785    vga_unit/v_count_next[1]_i_1_n_0
    SLICE_X0Y18          FDCE                                         r  vga_unit/v_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.186ns (58.998%)  route 0.129ns (41.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.588     1.471    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y18          FDCE                                         r  vga_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  vga_unit/v_count_reg_reg[1]/Q
                         net (fo=27, routed)          0.129     1.741    vga_unit/Q[1]
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.045     1.786 r  vga_unit/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.786    vga_unit/v_count_next[3]_i_1_n_0
    SLICE_X0Y18          FDCE                                         r  vga_unit/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.186ns (58.963%)  route 0.129ns (41.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.588     1.471    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y18          FDCE                                         r  vga_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  vga_unit/v_count_reg_reg[2]/Q
                         net (fo=24, routed)          0.129     1.742    vga_unit/Q[2]
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.045     1.787 r  vga_unit/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.787    vga_unit/v_count_next[5]_i_1_n_0
    SLICE_X0Y18          FDCE                                         r  vga_unit/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.186ns (58.003%)  route 0.135ns (41.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.583     1.466    vga_unit/v_sync_reg_reg_0
    SLICE_X3Y26          FDCE                                         r  vga_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  vga_unit/h_count_reg_reg[6]/Q
                         net (fo=26, routed)          0.135     1.742    vga_unit/h_count_reg_reg[9]_0[6]
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.045     1.787 r  vga_unit/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.787    vga_unit/h_count_next_0[9]
    SLICE_X2Y26          FDCE                                         r  vga_unit/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.186ns (57.288%)  route 0.139ns (42.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.583     1.466    vga_unit/v_sync_reg_reg_0
    SLICE_X3Y26          FDCE                                         r  vga_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  vga_unit/h_count_reg_reg[6]/Q
                         net (fo=26, routed)          0.139     1.746    vga_unit/h_count_reg_reg[9]_0[6]
    SLICE_X2Y26          LUT6 (Prop_lut6_I0_O)        0.045     1.791 r  vga_unit/h_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.791    vga_unit/h_count_next_0[6]
    SLICE_X2Y26          FDCE                                         r  vga_unit/h_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.209ns (59.033%)  route 0.145ns (40.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.582     1.465    vga_unit/v_sync_reg_reg_0
    SLICE_X2Y25          FDCE                                         r  vga_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.164     1.629 r  vga_unit/h_count_reg_reg[8]/Q
                         net (fo=21, routed)          0.145     1.774    vga_unit/h_count_reg_reg[9]_0[8]
    SLICE_X3Y25          LUT6 (Prop_lut6_I5_O)        0.045     1.819 r  vga_unit/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.819    vga_unit/h_count_next_0[8]
    SLICE_X3Y25          FDCE                                         r  vga_unit/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.744%)  route 0.167ns (47.256%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.588     1.471    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y18          FDCE                                         r  vga_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 f  vga_unit/v_count_reg_reg[0]/Q
                         net (fo=26, routed)          0.167     1.779    vga_unit/Q[0]
    SLICE_X0Y18          LUT4 (Prop_lut4_I0_O)        0.045     1.824 r  vga_unit/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.824    vga_unit/v_count_next[0]_i_1_n_0
    SLICE_X0Y18          FDCE                                         r  vga_unit/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.189ns (53.143%)  route 0.167ns (46.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.588     1.471    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y18          FDCE                                         r  vga_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  vga_unit/v_count_reg_reg[0]/Q
                         net (fo=26, routed)          0.167     1.779    vga_unit/Q[0]
    SLICE_X0Y18          LUT5 (Prop_lut5_I1_O)        0.048     1.827 r  vga_unit/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.827    vga_unit/v_count_next[2]_i_1_n_0
    SLICE_X0Y18          FDCE                                         r  vga_unit/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.186ns (48.962%)  route 0.194ns (51.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.588     1.471    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y18          FDCE                                         r  vga_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  vga_unit/v_count_reg_reg[1]/Q
                         net (fo=27, routed)          0.194     1.806    vga_unit/Q[1]
    SLICE_X1Y17          LUT6 (Prop_lut6_I5_O)        0.045     1.851 r  vga_unit/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.851    vga_unit/v_count_next[9]_i_2_n_0
    SLICE_X1Y17          FDCE                                         r  vga_unit/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.212ns (50.622%)  route 0.207ns (49.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.583     1.466    vga_unit/v_sync_reg_reg_0
    SLICE_X2Y23          FDCE                                         r  vga_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDCE (Prop_fdce_C_Q)         0.164     1.630 r  vga_unit/h_count_reg_reg[1]/Q
                         net (fo=16, routed)          0.207     1.837    vga_unit/h_count_reg_reg[9]_0[1]
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.048     1.885 r  vga_unit/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.885    vga_unit/h_count_next_0[1]
    SLICE_X2Y24          FDCE                                         r  vga_unit/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           139 Endpoints
Min Delay           139 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[11]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.159ns  (logic 1.441ns (23.403%)  route 4.717ns (76.597%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=116, routed)         4.717     6.159    reset_IBUF
    SLICE_X0Y32          FDCE                                         f  rgb_reg_reg[11]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.511     4.852    clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  rgb_reg_reg[11]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[11]_lopt_replica_2/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.159ns  (logic 1.441ns (23.403%)  route 4.717ns (76.597%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=116, routed)         4.717     6.159    reset_IBUF
    SLICE_X0Y32          FDCE                                         f  rgb_reg_reg[11]_lopt_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.511     4.852    clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_2/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[3]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.159ns  (logic 1.441ns (23.403%)  route 4.717ns (76.597%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=116, routed)         4.717     6.159    reset_IBUF
    SLICE_X0Y32          FDCE                                         f  rgb_reg_reg[3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.511     4.852    clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  rgb_reg_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[3]_lopt_replica_2/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.159ns  (logic 1.441ns (23.403%)  route 4.717ns (76.597%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=116, routed)         4.717     6.159    reset_IBUF
    SLICE_X0Y32          FDCE                                         f  rgb_reg_reg[3]_lopt_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.511     4.852    clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  rgb_reg_reg[3]_lopt_replica_2/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.154ns  (logic 1.441ns (23.420%)  route 4.713ns (76.580%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=116, routed)         4.713     6.154    reset_IBUF
    SLICE_X1Y32          FDCE                                         f  rgb_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.511     4.852    clk_IBUF_BUFG
    SLICE_X1Y32          FDCE                                         r  rgb_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.154ns  (logic 1.441ns (23.420%)  route 4.713ns (76.580%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=116, routed)         4.713     6.154    reset_IBUF
    SLICE_X1Y32          FDCE                                         f  rgb_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.511     4.852    clk_IBUF_BUFG
    SLICE_X1Y32          FDCE                                         r  rgb_reg_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[7]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.064ns  (logic 1.441ns (23.768%)  route 4.623ns (76.232%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=116, routed)         4.623     6.064    reset_IBUF
    SLICE_X0Y36          FDCE                                         f  rgb_reg_reg[7]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.514     4.855    clk_IBUF_BUFG
    SLICE_X0Y36          FDCE                                         r  rgb_reg_reg[7]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[7]_lopt_replica_2/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.064ns  (logic 1.441ns (23.768%)  route 4.623ns (76.232%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=116, routed)         4.623     6.064    reset_IBUF
    SLICE_X0Y36          FDCE                                         f  rgb_reg_reg[7]_lopt_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.514     4.855    clk_IBUF_BUFG
    SLICE_X0Y36          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[7]_lopt_replica_3/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.064ns  (logic 1.441ns (23.768%)  route 4.623ns (76.232%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=116, routed)         4.623     6.064    reset_IBUF
    SLICE_X0Y36          FDCE                                         f  rgb_reg_reg[7]_lopt_replica_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.514     4.855    clk_IBUF_BUFG
    SLICE_X0Y36          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_3/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[11]_lopt_replica_3/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.013ns  (logic 1.441ns (23.971%)  route 4.571ns (76.029%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=116, routed)         4.571     6.013    reset_IBUF
    SLICE_X0Y31          FDCE                                         f  rgb_reg_reg[11]_lopt_replica_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.509     4.850    clk_IBUF_BUFG
    SLICE_X0Y31          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_3/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[2]/C
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga_unit/v_count_next_reg[2]/Q
                         net (fo=1, routed)           0.059     0.187    vga_unit/v_count_next[2]
    SLICE_X1Y18          FDCE                                         r  vga_unit/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.857     1.984    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y18          FDCE                                         r  vga_unit/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[7]/C
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[7]/Q
                         net (fo=1, routed)           0.101     0.242    vga_unit/v_count_next[7]
    SLICE_X2Y17          FDCE                                         r  vga_unit/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.858     1.985    vga_unit/v_sync_reg_reg_0
    SLICE_X2Y17          FDCE                                         r  vga_unit/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.457%)  route 0.109ns (43.543%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[0]/C
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[0]/Q
                         net (fo=1, routed)           0.109     0.250    vga_unit/v_count_next[0]
    SLICE_X1Y18          FDCE                                         r  vga_unit/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.857     1.984    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y18          FDCE                                         r  vga_unit/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[5]/C
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[5]/Q
                         net (fo=1, routed)           0.118     0.259    vga_unit/v_count_next[5]
    SLICE_X1Y18          FDCE                                         r  vga_unit/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.857     1.984    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y18          FDCE                                         r  vga_unit/v_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[3]/C
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[3]/Q
                         net (fo=1, routed)           0.119     0.260    vga_unit/v_count_next[3]
    SLICE_X1Y18          FDCE                                         r  vga_unit/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.857     1.984    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y18          FDCE                                         r  vga_unit/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[1]/C
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.119     0.260    vga_unit/v_count_next[1]
    SLICE_X1Y18          FDCE                                         r  vga_unit/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.857     1.984    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y18          FDCE                                         r  vga_unit/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[0]/C
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_unit/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.110     0.274    vga_unit/h_count_next[0]
    SLICE_X2Y23          FDCE                                         r  vga_unit/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.851     1.978    vga_unit/v_sync_reg_reg_0
    SLICE_X2Y23          FDCE                                         r  vga_unit/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[4]/C
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_unit/h_count_next_reg[4]/Q
                         net (fo=1, routed)           0.113     0.277    vga_unit/h_count_next[4]
    SLICE_X2Y23          FDCE                                         r  vga_unit/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.851     1.978    vga_unit/v_sync_reg_reg_0
    SLICE_X2Y23          FDCE                                         r  vga_unit/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[6]/C
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_unit/h_count_next_reg[6]/Q
                         net (fo=1, routed)           0.116     0.280    vga_unit/h_count_next[6]
    SLICE_X3Y26          FDCE                                         r  vga_unit/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.851     1.978    vga_unit/v_sync_reg_reg_0
    SLICE_X3Y26          FDCE                                         r  vga_unit/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.403%)  route 0.160ns (55.597%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[8]/C
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga_unit/v_count_next_reg[8]/Q
                         net (fo=1, routed)           0.160     0.288    vga_unit/v_count_next[8]
    SLICE_X2Y17          FDCE                                         r  vga_unit/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.858     1.985    vga_unit/v_sync_reg_reg_0
    SLICE_X2Y17          FDCE                                         r  vga_unit/v_count_reg_reg[8]/C





