// Seed: 2165281245
module module_0 #(
    parameter id_6 = 32'd25
) (
    input  tri0 id_0,
    output tri0 id_1
    , id_5,
    input  wor  id_2,
    output tri  id_3
);
  wire _id_6;
  assign module_1.id_3 = 0;
  wire [1 : id_6] id_7;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input tri0 id_2,
    input uwire id_3,
    output tri1 id_4,
    input tri0 id_5,
    output wire id_6,
    input wire id_7,
    input tri0 id_8,
    output supply1 id_9
);
  logic id_11;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_1,
      id_9
  );
  wire id_12;
endmodule
