# Soc-desgin-Lab3
內容包括以下:

• fir.v （the fir design）

• fir_tb.v ( the testbench )

• Log files including : synthesis, simulation, static timing report

• Synthesis report – area usage, Including FF, LUT (Note: there should be no BRAM because BRAM is an external model, not in the RTL design)

• Timing Report, including slack, and max delay path

• Waveform – show

• Configuration write

• ap_start, ap_done ( measure # of clock cycles from ap_start to ap_done)

• Xn stream-in, and Yn stream-out

• Report
