{
  "Top": "clefia_dec",
  "RtlTop": "clefia_dec",
  "RtlPrefix": "",
  "RtlSubPrefix": "clefia_dec_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "ct": {
      "index": "0",
      "direction": "in",
      "srcType": "unsigned char const *",
      "srcSize": "8",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control",
          "name": "ct",
          "usage": "data",
          "direction": "in"
        }]
    },
    "pt": {
      "index": "1",
      "direction": "inout",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control",
          "name": "pt",
          "usage": "data",
          "direction": "inout"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_interface -mode s_axilite \"clefia_dec\"",
      "set_directive_inline -recursive \"clefia_dec\"",
      "set_directive_interface -mode s_axilite \"clefia_dec\" ct",
      "set_directive_interface -mode s_axilite \"clefia_dec\" pt"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "clefia_dec"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "488",
    "Latency": "487"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "clefia_dec",
    "Version": "1.0",
    "DisplayName": "Clefia_dec",
    "Revision": "2112811501",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_clefia_dec_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/src\/dec.c"],
    "Vhdl": [
      "impl\/vhdl\/clefia_dec_clefia_dec_Pipeline_ByteCpy_label1.vhd",
      "impl\/vhdl\/clefia_dec_clefia_dec_Pipeline_ByteCpy_label13.vhd",
      "impl\/vhdl\/clefia_dec_clefia_dec_Pipeline_ByteCpy_label14.vhd",
      "impl\/vhdl\/clefia_dec_clefia_dec_Pipeline_ByteCpy_label15.vhd",
      "impl\/vhdl\/clefia_dec_clefia_dec_Pipeline_ByteXor_label2.vhd",
      "impl\/vhdl\/clefia_dec_clefia_dec_Pipeline_ByteXor_label22.vhd",
      "impl\/vhdl\/clefia_dec_clefia_dec_Pipeline_ByteXor_label26.vhd",
      "impl\/vhdl\/clefia_dec_clefia_dec_Pipeline_ByteXor_label27.vhd",
      "impl\/vhdl\/clefia_dec_clefia_dec_Pipeline_ClefiaGfn4Inv_label5.vhd",
      "impl\/vhdl\/clefia_dec_clefia_dec_Pipeline_ClefiaGfn4Inv_label5_clefia_s0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/clefia_dec_clefia_dec_Pipeline_ClefiaGfn4Inv_label5_clefia_s1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/clefia_dec_control_s_axi.vhd",
      "impl\/vhdl\/clefia_dec_fin_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/clefia_dec_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/clefia_dec_fout_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/clefia_dec_rin_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/clefia_dec_rk_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/clefia_dec_rout_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/clefia_dec.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/clefia_dec_clefia_dec_Pipeline_ByteCpy_label1.v",
      "impl\/verilog\/clefia_dec_clefia_dec_Pipeline_ByteCpy_label13.v",
      "impl\/verilog\/clefia_dec_clefia_dec_Pipeline_ByteCpy_label14.v",
      "impl\/verilog\/clefia_dec_clefia_dec_Pipeline_ByteCpy_label15.v",
      "impl\/verilog\/clefia_dec_clefia_dec_Pipeline_ByteXor_label2.v",
      "impl\/verilog\/clefia_dec_clefia_dec_Pipeline_ByteXor_label22.v",
      "impl\/verilog\/clefia_dec_clefia_dec_Pipeline_ByteXor_label26.v",
      "impl\/verilog\/clefia_dec_clefia_dec_Pipeline_ByteXor_label27.v",
      "impl\/verilog\/clefia_dec_clefia_dec_Pipeline_ClefiaGfn4Inv_label5.v",
      "impl\/verilog\/clefia_dec_clefia_dec_Pipeline_ClefiaGfn4Inv_label5_clefia_s0_ROM_AUTO_1R.dat",
      "impl\/verilog\/clefia_dec_clefia_dec_Pipeline_ClefiaGfn4Inv_label5_clefia_s0_ROM_AUTO_1R.v",
      "impl\/verilog\/clefia_dec_clefia_dec_Pipeline_ClefiaGfn4Inv_label5_clefia_s1_ROM_AUTO_1R.dat",
      "impl\/verilog\/clefia_dec_clefia_dec_Pipeline_ClefiaGfn4Inv_label5_clefia_s1_ROM_AUTO_1R.v",
      "impl\/verilog\/clefia_dec_control_s_axi.v",
      "impl\/verilog\/clefia_dec_fin_RAM_AUTO_1R1W.v",
      "impl\/verilog\/clefia_dec_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/clefia_dec_fout_RAM_AUTO_1R1W.v",
      "impl\/verilog\/clefia_dec_rin_RAM_AUTO_1R1W.v",
      "impl\/verilog\/clefia_dec_rk_ROM_AUTO_1R.dat",
      "impl\/verilog\/clefia_dec_rk_ROM_AUTO_1R.v",
      "impl\/verilog\/clefia_dec_rout_RAM_AUTO_1R1W.v",
      "impl\/verilog\/clefia_dec.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/clefia_dec_v1_0\/data\/clefia_dec.mdd",
      "impl\/misc\/drivers\/clefia_dec_v1_0\/data\/clefia_dec.tcl",
      "impl\/misc\/drivers\/clefia_dec_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/clefia_dec_v1_0\/src\/xclefia_dec.c",
      "impl\/misc\/drivers\/clefia_dec_v1_0\/src\/xclefia_dec.h",
      "impl\/misc\/drivers\/clefia_dec_v1_0\/src\/xclefia_dec_hw.h",
      "impl\/misc\/drivers\/clefia_dec_v1_0\/src\/xclefia_dec_linux.c",
      "impl\/misc\/drivers\/clefia_dec_v1_0\/src\/xclefia_dec_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/clefia_dec.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "memories": {
        "ct": {
          "offset": "16",
          "range": "16"
        },
        "pt": {
          "offset": "32",
          "range": "16"
        }
      },
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "R",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "R",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "ct"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "pt"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "clefia_dec",
      "Instances": [
        {
          "ModuleName": "clefia_dec_Pipeline_ByteCpy_label1",
          "InstanceName": "grp_clefia_dec_Pipeline_ByteCpy_label1_fu_309"
        },
        {
          "ModuleName": "clefia_dec_Pipeline_ByteXor_label2",
          "InstanceName": "grp_clefia_dec_Pipeline_ByteXor_label2_fu_317"
        },
        {
          "ModuleName": "clefia_dec_Pipeline_ByteXor_label22",
          "InstanceName": "grp_clefia_dec_Pipeline_ByteXor_label22_fu_324"
        },
        {
          "ModuleName": "clefia_dec_Pipeline_ByteCpy_label13",
          "InstanceName": "grp_clefia_dec_Pipeline_ByteCpy_label13_fu_331"
        },
        {
          "ModuleName": "clefia_dec_Pipeline_ClefiaGfn4Inv_label5",
          "InstanceName": "grp_clefia_dec_Pipeline_ClefiaGfn4Inv_label5_fu_337"
        },
        {
          "ModuleName": "clefia_dec_Pipeline_ByteCpy_label14",
          "InstanceName": "grp_clefia_dec_Pipeline_ByteCpy_label14_fu_364"
        },
        {
          "ModuleName": "clefia_dec_Pipeline_ByteCpy_label15",
          "InstanceName": "grp_clefia_dec_Pipeline_ByteCpy_label15_fu_370"
        },
        {
          "ModuleName": "clefia_dec_Pipeline_ByteXor_label26",
          "InstanceName": "grp_clefia_dec_Pipeline_ByteXor_label26_fu_377"
        },
        {
          "ModuleName": "clefia_dec_Pipeline_ByteXor_label27",
          "InstanceName": "grp_clefia_dec_Pipeline_ByteXor_label27_fu_385"
        }
      ]
    },
    "Info": {
      "clefia_dec_Pipeline_ByteCpy_label1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "clefia_dec_Pipeline_ByteXor_label2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "clefia_dec_Pipeline_ByteXor_label22": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "clefia_dec_Pipeline_ByteCpy_label13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "clefia_dec_Pipeline_ClefiaGfn4Inv_label5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "clefia_dec_Pipeline_ByteCpy_label14": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "clefia_dec_Pipeline_ByteCpy_label15": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "clefia_dec_Pipeline_ByteXor_label26": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "clefia_dec_Pipeline_ByteXor_label27": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "clefia_dec": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "clefia_dec_Pipeline_ByteCpy_label1": {
        "Latency": {
          "LatencyBest": "19",
          "LatencyAvg": "19",
          "LatencyWorst": "19",
          "PipelineII": "19",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.644"
        },
        "Loops": [{
            "Name": "ByteCpy_label1",
            "TripCount": "16",
            "Latency": "17",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "60",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "clefia_dec_Pipeline_ByteXor_label2": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "7",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.824"
        },
        "Loops": [{
            "Name": "ByteXor_label2",
            "TripCount": "4",
            "Latency": "5",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "81",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "119",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "clefia_dec_Pipeline_ByteXor_label22": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "7",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.824"
        },
        "Loops": [{
            "Name": "ByteXor_label2",
            "TripCount": "4",
            "Latency": "5",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "80",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "119",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "clefia_dec_Pipeline_ByteCpy_label13": {
        "Latency": {
          "LatencyBest": "19",
          "LatencyAvg": "19",
          "LatencyWorst": "19",
          "PipelineII": "19",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.644"
        },
        "Loops": [{
            "Name": "ByteCpy_label1",
            "TripCount": "16",
            "Latency": "17",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "60",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "clefia_dec_Pipeline_ClefiaGfn4Inv_label5": {
        "Latency": {
          "LatencyBest": "352",
          "LatencyAvg": "352",
          "LatencyWorst": "352",
          "PipelineII": "352",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.998"
        },
        "Loops": [{
            "Name": "ClefiaGfn4Inv_label5",
            "TripCount": "26",
            "Latency": "350",
            "PipelineII": "13",
            "PipelineDepth": "13"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "FF": "428",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1277",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "clefia_dec_Pipeline_ByteCpy_label14": {
        "Latency": {
          "LatencyBest": "19",
          "LatencyAvg": "19",
          "LatencyWorst": "19",
          "PipelineII": "19",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.644"
        },
        "Loops": [{
            "Name": "ByteCpy_label1",
            "TripCount": "16",
            "Latency": "17",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "60",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "clefia_dec_Pipeline_ByteCpy_label15": {
        "Latency": {
          "LatencyBest": "19",
          "LatencyAvg": "19",
          "LatencyWorst": "19",
          "PipelineII": "19",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.644"
        },
        "Loops": [{
            "Name": "ByteCpy_label1",
            "TripCount": "16",
            "Latency": "17",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "60",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "clefia_dec_Pipeline_ByteXor_label26": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.566"
        },
        "Loops": [{
            "Name": "ByteXor_label2",
            "TripCount": "4",
            "Latency": "8",
            "PipelineII": "2",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "9",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "87",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "clefia_dec_Pipeline_ByteXor_label27": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.566"
        },
        "Loops": [{
            "Name": "ByteXor_label2",
            "TripCount": "4",
            "Latency": "8",
            "PipelineII": "2",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "10",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "87",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "clefia_dec": {
        "Latency": {
          "LatencyBest": "487",
          "LatencyAvg": "487",
          "LatencyWorst": "487",
          "PipelineII": "488",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.998"
        },
        "Area": {
          "BRAM_18K": "3",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "FF": "943",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "2824",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "5",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-12-13 15:01:12 +0900",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
