Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Apr 19 02:04:13 2021
| Host         : hansolo.poly.edu running 64-bit Red Hat Enterprise Linux Server release 7.8 (Maipo)
| Command      : report_timing -max_paths 10 -file ./report/pqcrystals_fips202_ref_sha3_256_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7a75tl-ftg256
| Speed File   : -2L  PRODUCTION 1.14 2018-01-25
--------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.346ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Amu_reg_3741_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.202ns  (logic 2.870ns (25.621%)  route 8.332ns (74.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 10.986 - 10.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         1.038     1.038    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ap_clk
    RAMB36_X0Y6          RAMB36E1                                     r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[2])
                                                      2.870     3.908 r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/DOPBDOP[2]
                         net (fo=24, routed)          8.332    12.240    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/q1[34]
    SLICE_X32Y1          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Amu_reg_3741_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.986    10.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_clk
    SLICE_X32Y1          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Amu_reg_3741_reg[34]/C
                         clock pessimism              0.000    10.986    
                         clock uncertainty           -0.035    10.951    
    SLICE_X32Y1          FDRE (Setup_fdre_C_D)       -0.057    10.894    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Amu_reg_3741_reg[34]
  -------------------------------------------------------------------
                         required time                         10.894    
                         arrival time                         -12.240    
  -------------------------------------------------------------------
                         slack                                 -1.346    

Slack (VIOLATED) :        -1.336ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Ama_reg_3697_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.234ns  (logic 2.870ns (25.547%)  route 8.364ns (74.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 10.986 - 10.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         1.038     1.038    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ap_clk
    RAMB36_X0Y6          RAMB36E1                                     r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[2])
                                                      2.870     3.908 r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/DOPBDOP[2]
                         net (fo=24, routed)          8.364    12.272    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/q1[34]
    SLICE_X30Y1          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Ama_reg_3697_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.986    10.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_clk
    SLICE_X30Y1          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Ama_reg_3697_reg[34]/C
                         clock pessimism              0.000    10.986    
                         clock uncertainty           -0.035    10.951    
    SLICE_X30Y1          FDRE (Setup_fdre_C_D)       -0.014    10.937    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Ama_reg_3697_reg[34]
  -------------------------------------------------------------------
                         required time                         10.937    
                         arrival time                         -12.272    
  -------------------------------------------------------------------
                         slack                                 -1.336    

Slack (VIOLATED) :        -1.129ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Ago_reg_3614_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.968ns  (logic 2.870ns (26.167%)  route 8.098ns (73.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 10.986 - 10.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         1.038     1.038    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ap_clk
    RAMB36_X0Y5          RAMB36E1                                     r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.870     3.908 r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_1/DOADO[12]
                         net (fo=29, routed)          8.098    12.006    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/q0[48]
    SLICE_X45Y7          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Ago_reg_3614_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.986    10.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_clk
    SLICE_X45Y7          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Ago_reg_3614_reg[48]/C
                         clock pessimism              0.000    10.986    
                         clock uncertainty           -0.035    10.951    
    SLICE_X45Y7          FDRE (Setup_fdre_C_D)       -0.074    10.877    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Ago_reg_3614_reg[48]
  -------------------------------------------------------------------
                         required time                         10.877    
                         arrival time                         -12.006    
  -------------------------------------------------------------------
                         slack                                 -1.129    

Slack (VIOLATED) :        -1.105ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Ami_reg_3719_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.944ns  (logic 2.870ns (26.225%)  route 8.074ns (73.775%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 10.986 - 10.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         1.038     1.038    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ap_clk
    RAMB36_X0Y6          RAMB36E1                                     r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[2])
                                                      2.870     3.908 r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/DOPBDOP[2]
                         net (fo=24, routed)          8.074    11.982    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/q1[34]
    SLICE_X28Y3          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Ami_reg_3719_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.986    10.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_clk
    SLICE_X28Y3          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Ami_reg_3719_reg[34]/C
                         clock pessimism              0.000    10.986    
                         clock uncertainty           -0.035    10.951    
    SLICE_X28Y3          FDRE (Setup_fdre_C_D)       -0.074    10.877    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Ami_reg_3719_reg[34]
  -------------------------------------------------------------------
                         required time                         10.877    
                         arrival time                         -11.982    
  -------------------------------------------------------------------
                         slack                                 -1.105    

Slack (VIOLATED) :        -1.062ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Agu_reg_3631_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.918ns  (logic 2.870ns (26.287%)  route 8.048ns (73.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 10.986 - 10.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         1.038     1.038    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ap_clk
    RAMB36_X0Y6          RAMB36E1                                     r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[2])
                                                      2.870     3.908 r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/DOPBDOP[2]
                         net (fo=24, routed)          8.048    11.956    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/q1[34]
    SLICE_X43Y14         FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Agu_reg_3631_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.986    10.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_clk
    SLICE_X43Y14         FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Agu_reg_3631_reg[34]/C
                         clock pessimism              0.000    10.986    
                         clock uncertainty           -0.035    10.951    
    SLICE_X43Y14         FDRE (Setup_fdre_C_D)       -0.057    10.894    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Agu_reg_3631_reg[34]
  -------------------------------------------------------------------
                         required time                         10.894    
                         arrival time                         -11.956    
  -------------------------------------------------------------------
                         slack                                 -1.062    

Slack (VIOLATED) :        -1.054ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Abi_reg_3548_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.917ns  (logic 2.870ns (26.289%)  route 8.047ns (73.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 10.986 - 10.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         1.038     1.038    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ap_clk
    RAMB36_X0Y6          RAMB36E1                                     r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[2])
                                                      2.870     3.908 r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/DOPBDOP[2]
                         net (fo=24, routed)          8.047    11.955    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/q1[34]
    SLICE_X32Y5          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Abi_reg_3548_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.986    10.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_clk
    SLICE_X32Y5          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Abi_reg_3548_reg[34]/C
                         clock pessimism              0.000    10.986    
                         clock uncertainty           -0.035    10.951    
    SLICE_X32Y5          FDRE (Setup_fdre_C_D)       -0.049    10.902    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Abi_reg_3548_reg[34]
  -------------------------------------------------------------------
                         required time                         10.902    
                         arrival time                         -11.955    
  -------------------------------------------------------------------
                         slack                                 -1.054    

Slack (VIOLATED) :        -0.882ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Abo_reg_3565_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.781ns  (logic 2.870ns (26.621%)  route 7.911ns (73.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 10.986 - 10.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         1.038     1.038    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ap_clk
    RAMB36_X0Y6          RAMB36E1                                     r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[2])
                                                      2.870     3.908 r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/DOPBDOP[2]
                         net (fo=24, routed)          7.911    11.819    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/q1[34]
    SLICE_X34Y2          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Abo_reg_3565_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.986    10.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_clk
    SLICE_X34Y2          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Abo_reg_3565_reg[34]/C
                         clock pessimism              0.000    10.986    
                         clock uncertainty           -0.035    10.951    
    SLICE_X34Y2          FDRE (Setup_fdre_C_D)       -0.014    10.937    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Abo_reg_3565_reg[34]
  -------------------------------------------------------------------
                         required time                         10.937    
                         arrival time                         -11.819    
  -------------------------------------------------------------------
                         slack                                 -0.882    

Slack (VIOLATED) :        -0.744ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Age_reg_3592_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.600ns  (logic 2.870ns (27.077%)  route 7.730ns (72.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 10.986 - 10.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         1.038     1.038    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ap_clk
    RAMB36_X0Y5          RAMB36E1                                     r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.870     3.908 r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_1/DOADO[12]
                         net (fo=29, routed)          7.730    11.638    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/q0[48]
    SLICE_X45Y3          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Age_reg_3592_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.986    10.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_clk
    SLICE_X45Y3          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Age_reg_3592_reg[48]/C
                         clock pessimism              0.000    10.986    
                         clock uncertainty           -0.035    10.951    
    SLICE_X45Y3          FDRE (Setup_fdre_C_D)       -0.057    10.894    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Age_reg_3592_reg[48]
  -------------------------------------------------------------------
                         required time                         10.894    
                         arrival time                         -11.638    
  -------------------------------------------------------------------
                         slack                                 -0.744    

Slack (VIOLATED) :        -0.659ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_CS_fsm_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aba1_reg_722_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.228ns  (logic 0.684ns (6.688%)  route 9.544ns (93.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 10.986 - 10.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_clk
    SLICE_X64Y4          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_CS_fsm_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.536     1.574 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_CS_fsm_reg[16]/Q
                         net (fo=1608, routed)        4.272     5.846    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_CS_fsm_state17
    SLICE_X3Y23          LUT2 (Prop_lut2_I0_O)        0.148     5.994 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aga1_reg_667[63]_i_1/O
                         net (fo=1600, routed)        5.271    11.266    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Asu1_reg_745
    SLICE_X61Y7          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aba1_reg_722_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.986    10.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_clk
    SLICE_X61Y7          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aba1_reg_722_reg[28]/C
                         clock pessimism              0.000    10.986    
                         clock uncertainty           -0.035    10.951    
    SLICE_X61Y7          FDRE (Setup_fdre_C_CE)      -0.344    10.607    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aba1_reg_722_reg[28]
  -------------------------------------------------------------------
                         required time                         10.607    
                         arrival time                         -11.266    
  -------------------------------------------------------------------
                         slack                                 -0.659    

Slack (VIOLATED) :        -0.659ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_CS_fsm_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aku1_reg_568_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.228ns  (logic 0.684ns (6.688%)  route 9.544ns (93.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 10.986 - 10.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_clk
    SLICE_X64Y4          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_CS_fsm_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.536     1.574 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_CS_fsm_reg[16]/Q
                         net (fo=1608, routed)        4.272     5.846    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_CS_fsm_state17
    SLICE_X3Y23          LUT2 (Prop_lut2_I0_O)        0.148     5.994 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aga1_reg_667[63]_i_1/O
                         net (fo=1600, routed)        5.271    11.266    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Asu1_reg_745
    SLICE_X61Y7          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aku1_reg_568_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.986    10.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/ap_clk
    SLICE_X61Y7          FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aku1_reg_568_reg[54]/C
                         clock pessimism              0.000    10.986    
                         clock uncertainty           -0.035    10.951    
    SLICE_X61Y7          FDRE (Setup_fdre_C_CE)      -0.344    10.607    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_810/Aku1_reg_568_reg[54]
  -------------------------------------------------------------------
                         required time                         10.607    
                         arrival time                         -11.266    
  -------------------------------------------------------------------
                         slack                                 -0.659    




