
// RW REGISTER LIST

 #define	 reg_rank4_en                    		  0x0		,  20		,  20		
 #define	 reg_channel_en                  		  0x0		,  12		,  8		
 #define	 reg_burst_sel                   		  0x0		,  7		,  7		
 #define	 mem_select_t                    		  0x0		,  6		,  4		
 #define	 soft_reset1                     		  0x0		,  2		,  2		
 #define	 soft_reset0                     		  0x0		,  1		,  1		
 #define	 soft_reset                      		  0x0		,  0		,  0		
 #define	 reg_wl_loadmode                 		  0x4		,  31		,  16		
 #define	 reg_wlcs_sel                    		  0x4		,  11		,  8		
 #define	 reg_wl_bypass                   		  0x4		,  7		,  7		
 #define	 reg_wl_enable                   		  0x4		,  6		,  6		
 #define	 reg_calcs_sel                   		  0x4		,  5		,  2		
 #define	 reg_calib_bypass                		  0x4		,  1		,  1		
 #define	 reg_start_calib                 		  0x4		,  0		,  0		
 #define	 AL_FRE_OP0                      		  0x8		,  29		,  24		
 #define	 AL_FRE_OP1                      		  0x8		,  21		,  16		
 #define	 AL_FRE_OP2                      		  0x8		,  13		,  8		
 #define	 AL_FRE_OP3                      		  0x8		,  5		,  0		
 #define	 CL_FRE_OP0                      		  0xc		,  29		,  24		
 #define	 CL_FRE_OP1                      		  0xc		,  21		,  16		
 #define	 CL_FRE_OP2                      		  0xc		,  13		,  8		
 #define	 CL_FRE_OP3                      		  0xc		,  5		,  0		
 #define	 CWL_FRE_OP0                     		  0x10		,  29		,  24		
 #define	 CWL_FRE_OP1                     		  0x10		,  21		,  16		
 #define	 CWL_FRE_OP2                     		  0x10		,  13		,  8		
 #define	 CWL_FRE_OP3                     		  0x10		,  5		,  0		
 #define	 reg_fb1xclk_invdelaysel_dqcmd   		  0x14		,  28		,  24		
 #define	 reg_h4xclk_invdelaysel_dqcmd    		  0x14		,  20		,  16		
 #define	 reg_h4xclkdqs_invdelaysel_dqcmd 		  0x14		,  12		,  8		
 #define	 reg_h1xclk_invdelaysel_dqcmd    		  0x14		,  4		,  0		
 #define	 reg_cmd_ph90en_bp               		  0x18		,  31		,  0		
 #define	 reg_dfi_clk_gate_bp             		  0x1c		,  28		,  28		
 #define	 reg_rx_lock_code_bp_en          		  0x1c		,  27		,  27		
 #define	 reg_tx_lock_code_bp_en          		  0x1c		,  26		,  26		
 #define	 reg_oscen_t                     		  0x1c		,  25		,  25		
 #define	 reg_x1clk_div_sel               		  0x1c		,  24		,  24		
 #define	 reg_vt_comp_bp                  		  0x1c		,  23		,  23		
 #define	 reg_cmdout_mux                  		  0x1c		,  22		,  22		
 #define	 ph90en_bp                       		  0x1c		,  21		,  21		
 #define	 ph90en_bp_dq                    		  0x1c		,  20		,  20		
 #define	 reg_rden_bypass                 		  0x1c		,  19		,  19		
 #define	 reg_rden_delay                  		  0x1c		,  18		,  16		
 #define	 reg_rdodt_bypass                		  0x1c		,  14		,  14		
 #define	 reg_rxodt_st_bypass             		  0x1c		,  13		,  13		
 #define	 reg_rxodt_stdelay               		  0x1c		,  11		,  8		
 #define	 reg_rxodt_length                		  0x1c		,  7		,  4		
 #define	 reg_rxodt_start_point           		  0x1c		,  3		,  0		
 #define	 reg_cat_rank_num                		  0x20		,  18		,  15		
 #define	 reg_cat_channel_num             		  0x20		,  14		,  13		
 #define	 reg_clk_div_cnt                 		  0x20		,  12		,  8		
 #define	 reg_cat_bp_rank_sel             		  0x20		,  7		,  6		
 #define	 reg_cat_bp_cmd_send             		  0x20		,  5		,  5		
 #define	 reg_cat_bp_mode                 		  0x20		,  4		,  4		
 #define	 reg_cat_bp_en                   		  0x20		,  3		,  3		
 #define	 reg_cat_bp_start                		  0x20		,  2		,  2		
 #define	 reg_cat_start                   		  0x20		,  1		,  1		
 #define	 reg_cat_enable                  		  0x20		,  0		,  0		
 #define	 reg_txcbt                       		  0x24		,  29		,  25		
 #define	 reg_tadr                        		  0x24		,  24		,  20		
 #define	 reg_tckelck                     		  0x24		,  19		,  15		
 #define	 reg_tdstrain                    		  0x24		,  14		,  10		
 #define	 reg_tmrw                        		  0x24		,  9		,  5		
 #define	 reg_tcacd                       		  0x24		,  4		,  0		
 #define	 reg_tvrefca_long                		  0x28		,  23		,  16		
 #define	 reg_tcaent                      		  0x28		,  15		,  8		
 #define	 reg_tfc                         		  0x28		,  7		,  0		
 #define	 reg_mr1                         		  0x2c		,  31		,  24		
 #define	 reg_mr2                         		  0x2c		,  23		,  16		
 #define	 reg_mr3                         		  0x2c		,  15		,  8		
 #define	 reg_mr11                        		  0x2c		,  7		,  0		
 #define	 reg_mr13                        		  0x30		,  23		,  16		
 #define	 reg_mr14                        		  0x30		,  15		,  8		
 #define	 reg_mr22                        		  0x30		,  7		,  0		
 #define	 reg_ca_vref_update              		  0x34		,  31		,  31		
 #define	 reg_cat_vref_scan_disable       		  0x34		,  30		,  30		
 #define	 reg_cat_vref_scan_max           		  0x34		,  29		,  24		
 #define	 reg_cat_vref_scan_min           		  0x34		,  21		,  16		
 #define	 reg_cha_cat_vref_bp_value       		  0x34		,  14		,  8		
 #define	 reg_chb_cat_vref_bp_value       		  0x34		,  6		,  0		
 #define	 reg_cs_perbit_skew_offest_fsp0  		  0x38		,  31		,  28		
 #define	 reg_cs_perbit_skew_offest_fsp1  		  0x38		,  27		,  24		
 #define	 reg_cs_perbit_skew_offest_fsp2  		  0x38		,  23		,  20		
 #define	 reg_cs_perbit_skew_offest_fsp3  		  0x38		,  19		,  16		
 #define	 reg_lpddr4_ca_odt               		  0x38		,  15		,  12		
 #define	 reg_lpddr4_ca_odt_sel           		  0x38		,  11		,  11		
 #define	 reg_cat_vref_scan_steps         		  0x38		,  10		,  8		
 #define	 reg_cs_pwc_disable              		  0x38		,  7		,  7		
 #define	 reg_cat_skip_fspy               		  0x38		,  6		,  6		
 #define	 reg_cat_fspy_rank               		  0x38		,  5		,  4		
 #define	 reg_cat_fc_pd_en                		  0x38		,  3		,  3		
 #define	 reg_cat_skip_cs_train           		  0x38		,  2		,  2		
 #define	 reg_cmd_perbit_skew_bp          		  0x38		,  1		,  1		
 #define	 reg_ca_perbit_skew_update       		  0x38		,  0		,  0		
 #define	 reg_cat_cke_mode                		  0x3c		,  25		,  25		
 #define	 reg_cat_ck_cke_odt_fix_perbit_skew		  0x3c		,  24		,  24		
 #define	 reg_cat_ca_scan_max             		  0x3c		,  23		,  16		
 #define	 reg_cat_ca_train_value          		  0x3c		,  13		,  8		
 #define	 reg_cat_cs_train_value          		  0x3c		,  5		,  0		
 #define	 reg_cha_cat_cs_check_value      		  0x40		,  29		,  24		
 #define	 reg_chb_cat_cs_check_value      		  0x40		,  21		,  16		
 #define	 reg_cha_cat_ca_check_value      		  0x40		,  13		,  8		
 #define	 reg_chb_cat_ca_check_value      		  0x40		,  5		,  0		
 #define	 reg_freq_choose_t               		  0x44		,  31		,  30		
 #define	 reg_lpddr4_rd_preamble          		  0x44		,  29		,  29		
 #define	 reg_wl_freq_update              		  0x44		,  28		,  28		
 #define	 reg_calib_freq_update           		  0x44		,  27		,  27		
 #define	 reg_cmd_abutobsmodeen           		  0x44		,  26		,  26		
 #define	 reg_sdram_vref_update           		  0x44		,  25		,  25		
 #define	 reg_calib_mode_sel              		  0x44		,  24		,  24		
 #define	 reg_pwrok_pi                    		  0x44		,  23		,  23		
 #define	 reg_lpddr4_cmd_gap_for_diff_rank		  0x44		,  22		,  20		
 #define	 reg_b0_cmdobsmuxsel             		  0x44		,  19		,  16		
 #define	 reg_b0_obsdataen                		  0x44		,  15		,  15		
 #define	 bist_calibst                    		  0x44		,  14		,  14		
 #define	 reg_fiford_delay                		  0x44		,  13		,  13		
 #define	 bist_ck_select                  		  0x44		,  12		,  12		
 #define	 reg_mch_odt                     		  0x44		,  11		,  11		
 #define	 mux_sync_sel                    		  0x44		,  10		,  10		
 #define	 reg_sync_en                     		  0x44		,  9		,  9		
 #define	 reg_rdptr_delay                 		  0x44		,  8		,  8		
 #define	 reg_scr_rcvmodsel               		  0x44		,  7		,  7		
 #define	 reg_scr_sckdimm0dis             		  0x44		,  6		,  6		
 #define	 reg_scr_sdhsclkb_pos1neg0sel    		  0x44		,  5		,  5		
 #define	 reg_scr_sdhsclk_pos1neg0sel     		  0x44		,  4		,  4		
 #define	 reg_scr_odttrien                		  0x44		,  3		,  3		
 #define	 reg_scr_csbtrien                		  0x44		,  2		,  2		
 #define	 reg_scr_cmdtrien                		  0x44		,  1		,  1		
 #define	 reg_scr_cketrirnk0              		  0x44		,  0		,  0		
 #define	 reg_cmd_bist_err_inject         		  0x48		,  13		,  13		
 #define	 reg_ram_vref1_pd                		  0x48		,  12		,  12		
 #define	 bypassen                        		  0x48		,  11		,  8		
 #define	 reg_mpr_cnt                     		  0x48		,  7		,  0		
 #define	 reg_max_rdvalue                 		  0x4c		,  23		,  16		
 #define	 reg_calib_timeout               		  0x4c		,  15		,  0		
 #define	 reg_rrankdly_4x_dec             		  0x50		,  10		,  10		
 #define	 reg_rdrank_4xdly                		  0x50		,  9		,  8		
 #define	 reg_rdrank_delay_bp             		  0x50		,  7		,  7		
 #define	 reg_rdrank_1xdly                		  0x50		,  6		,  4		
 #define	 reg_wrrank_1xdly                		  0x50		,  2		,  0		
 #define	 reg_cmd0_wrap_sel               		  0x54		,  28		,  24		
 #define	 reg_cmd1_wrap_sel               		  0x54		,  20		,  16		
 #define	 reg_cmd2_wrap_sel               		  0x54		,  12		,  8		
 #define	 reg_cmd3_wrap_sel               		  0x54		,  4		,  0		
 #define	 reg_cmd4_wrap_sel               		  0x58		,  28		,  24		
 #define	 reg_cmd5_wrap_sel               		  0x58		,  20		,  16		
 #define	 reg_cmd6_wrap_sel               		  0x58		,  12		,  8		
 #define	 reg_cmd7_wrap_sel               		  0x58		,  4		,  0		
 #define	 reg_cmd8_wrap_sel               		  0x5c		,  28		,  24		
 #define	 reg_cmd9_wrap_sel               		  0x5c		,  20		,  16		
 #define	 reg_cmd10_wrap_sel              		  0x5c		,  12		,  8		
 #define	 reg_cmd11_wrap_sel              		  0x5c		,  4		,  0		
 #define	 reg_cmd12_wrap_sel              		  0x60		,  28		,  24		
 #define	 reg_cmd13_wrap_sel              		  0x60		,  20		,  16		
 #define	 reg_cmd14_wrap_sel              		  0x60		,  12		,  8		
 #define	 reg_cmd15_wrap_sel              		  0x60		,  4		,  0		
 #define	 reg_cmd16_wrap_sel              		  0x64		,  28		,  24		
 #define	 reg_cmd17_wrap_sel              		  0x64		,  20		,  16		
 #define	 reg_cmd18_wrap_sel              		  0x64		,  12		,  8		
 #define	 reg_cmd19_wrap_sel              		  0x64		,  4		,  0		
 #define	 reg_cmd20_wrap_sel              		  0x68		,  28		,  24		
 #define	 reg_cmd21_wrap_sel              		  0x68		,  20		,  16		
 #define	 reg_cmd22_wrap_sel              		  0x68		,  12		,  8		
 #define	 reg_cmd23_wrap_sel              		  0x68		,  4		,  0		
 #define	 reg_cmd24_wrap_sel              		  0x6c		,  28		,  24		
 #define	 reg_cmd25_wrap_sel              		  0x6c		,  20		,  16		
 #define	 reg_cmd26_wrap_sel              		  0x6c		,  12		,  8		
 #define	 reg_cmd27_wrap_sel              		  0x6c		,  4		,  0		
 #define	 reg_cmd28_wrap_sel              		  0x70		,  28		,  24		
 #define	 reg_cmd29_wrap_sel              		  0x70		,  20		,  16		
 #define	 reg_cmd30_wrap_sel              		  0x70		,  12		,  8		
 #define	 reg_byte0_wrap_sel              		  0x74		,  31		,  29		
 #define	 reg_byte1_wrap_sel              		  0x74		,  28		,  26		
 #define	 reg_byte2_wrap_sel              		  0x74		,  25		,  23		
 #define	 reg_byte3_wrap_sel              		  0x74		,  22		,  20		
 #define	 reg_byte4_wrap_sel              		  0x74		,  19		,  17		
 #define	 reg_cke_ck_cmd_pad_t            		  0x78		,  31		,  0		
 #define	 reg_pllfbdiv_dqcmd              		  0x7c		,  24		,  16		
 #define	 reg_pllprediv_dqcmd             		  0x7c		,  8		,  4		
 #define	 reg_plltestsel_dqcmd            		  0x80		,  19		,  18		
 #define	 reg_pllgvco_bias_dqcmd          		  0x80		,  17		,  16		
 #define	 reg_pllcpp_bias_dqcmd           		  0x80		,  10		,  8		
 #define	 reg_plltestouten_dqcmd          		  0x80		,  7		,  7		
 #define	 reg_lockenb_dqcmd               		  0x80		,  6		,  6		
 #define	 reg_pllrstbsel_dqcmd            		  0x80		,  5		,  5		
 #define	 reg_pllref_clk_byp_dqcmd        		  0x80		,  4		,  4		
 #define	 reg_ssc_rstn                    		  0x80		,  3		,  3		
 #define	 reg_pllincz_dqcmd               		  0x80		,  2		,  2		
 #define	 reg_pllclkouten_dqcmd_t         		  0x80		,  1		,  1		
 #define	 reg_pllpd_dqcmd_t               		  0x80		,  0		,  0		
 #define	 reg_hclk_byte4_sel              		  0x84		,  28		,  28		
 #define	 reg_hclk_train_sel              		  0x84		,  27		,  27		
 #define	 reg_hclk_bist_sel               		  0x84		,  26		,  26		
 #define	 reg_hclk_zqcalib_sel            		  0x84		,  25		,  25		
 #define	 reg_hclk_byte0_sel              		  0x84		,  24		,  24		
 #define	 reg_hclk_byte1_sel              		  0x84		,  23		,  23		
 #define	 reg_hclk_byte2_sel              		  0x84		,  22		,  22		
 #define	 reg_hclk_byte3_sel              		  0x84		,  21		,  21		
 #define	 reg_hclk_byte_sel               		  0x84		,  20		,  20		
 #define	 reg_hclk_ca_sel                 		  0x84		,  19		,  19		
 #define	 reg_train_reg_update_en         		  0x84		,  18		,  18		
 #define	 reg_dqclken_t                   		  0x84		,  17		,  17		
 #define	 reg_outclken                    		  0x84		,  16		,  16		
 #define	 reg_lp_bypass                   		  0x84		,  15		,  15		
 #define	 reg_deep_lp_en                  		  0x84		,  14		,  14		
 #define	 reg_lp_wakeup_sel               		  0x84		,  13		,  13		
 #define	 reg_lp_vref_ctrl_en             		  0x84		,  12		,  12		
 #define	 reg_lp_wakeup_threhold          		  0x84		,  11		,  8		
 #define	 reg_lp_io_dis_ctrl              		  0x84		,  7		,  6		
 #define	 reg_lp_dq_clk_ctrl_en           		  0x84		,  5		,  5		
 #define	 reg_lp_dig_rst_ctrl_en          		  0x84		,  4		,  4		
 #define	 reg_lp_spll_clktree_ctrl_en     		  0x84		,  3		,  3		
 #define	 reg_lp_dig_clk_ctrl_en          		  0x84		,  2		,  2		
 #define	 reg_lp_io_ctrl_en               		  0x84		,  1		,  1		
 #define	 reg_lp_pllpd_ctrl_en            		  0x84		,  0		,  0		
 #define	 reg_lp_stvalue                  		  0x88		,  23		,  20		
 #define	 reg_lp_ackvalue                 		  0x88		,  19		,  16		
 #define	 reg_wait_cnt                    		  0x88		,  15		,  0		
 #define	 reg_lpddr4x_zqcal               		  0x8c		,  29		,  29		
 #define	 reg_zq_chg_interval             		  0x8c		,  28		,  20		
 #define	 reg_pu_interval                 		  0x8c		,  18		,  10		
 #define	 reg_pd_zqcali                   		  0x8c		,  3		,  3		
 #define	 reg_zqcali_clear                		  0x8c		,  2		,  2		
 #define	 reg_zqcali_bypass               		  0x8c		,  1		,  1		
 #define	 reg_zqcali_en                   		  0x8c		,  0		,  0		
 #define	 reg_drvlegpd_zqcali             		  0x90		,  28		,  24		
 #define	 reg_drvlegpu_zqcali             		  0x90		,  20		,  16		
 #define	 reg_odtlegpd_zqcali             		  0x90		,  12		,  8		
 #define	 reg_odtlegpu_zqcali             		  0x90		,  4		,  0		
 #define	 reg_rd_train_perdef_en          		  0x94		,  14		,  14		
 #define	 reg_train_vref_en               		  0x94		,  13		,  13		
 #define	 reg_ddr4_dbi                    		  0x94		,  12		,  12		
 #define	 reg_rdtrain_cs_sel              		  0x94		,  11		,  8		
 #define	 reg_rx_vref_value_update        		  0x94		,  7		,  7		
 #define	 reg_rd_train_dqs_range_bypass   		  0x94		,  6		,  6		
 #define	 reg_bypass_rd_train_cmd_start_en		  0x94		,  5		,  5		
 #define	 reg_bypass_rd_train_en          		  0x94		,  4		,  4		
 #define	 reg_rd_train_check_value_en     		  0x94		,  3		,  3		
 #define	 reg_rd_train_freq_update        		  0x94		,  2		,  2		
 #define	 reg_dqs_rd_train_en             		  0x94		,  1		,  1		
 #define	 reg_dq_rd_train_en              		  0x94		,  0		,  0		
 #define	 reg_lpddr4_mr15_value           		  0x98		,  31		,  24		
 #define	 reg_lpddr4_mr20_value           		  0x98		,  23		,  16		
 #define	 reg_lpddr4_mr32_value           		  0x98		,  15		,  8		
 #define	 reg_lpddr4_mr40_value           		  0x98		,  7		,  0		
 #define	 reg_ddr4_mr4_value              		  0x9c		,  31		,  16		
 #define	 reg_ddr4_mr3                    		  0x9c		,  7		,  0		
 #define	 reg_dm_wr_train_en              		  0xa0		,  25		,  25			
 #define	 reg_wrtrain_lpddr4_vref_range   		  0xa0		,  24		,  24		
 #define	 reg_pbit_deskew_offset_for_lpddr4		  0xa0		,  23		,  16		
 #define	 reg_dqs_wr_train_en             		  0xa0		,  11		,  11		
 #define	 reg_wrtrain_check_data_value_random_gen		  0xa0		,  10		,  10		
 #define	 reg_wrtrain_cs_sel              		  0xa0		,  9		,  6		
 #define	 reg_wr_train_rst                		  0xa0		,  5		,  5		
 #define	 reg_wr_train_dqs_default_bypass 		  0xa0		,  4		,  4		
 #define	 reg_wr_train_dqs_range_bypass   		  0xa0		,  3		,  3		
 #define	 reg_wr_train_freq_update        		  0xa0		,  2		,  2		
 #define	 reg_dq_wr_train_en              		  0xa0		,  1		,  1		
 #define	 reg_dq_wr_train_auto            		  0xa0		,  0		,  0		
 #define	 reg_wr_train_ba_addr            		  0xa4		,  30		,  28		
 #define	 reg_wr_train_col_addr           		  0xa4		,  25		,  16		
 #define	 reg_wr_train_row_addr           		  0xa4		,  15		,  0		
 #define	 reg_phy_trefi                   		  0xa8		,  31		,  18		
 #define	 reg_phy_trfc                    		  0xa8		,  17		,  8		
 #define	 reg_max_refi_cnt                		  0xa8		,  7		,  4		
 #define	 reg_phy_refresh_en              		  0xa8		,  0		,  0		
 #define	 reg_data_path_clk_gate_dly      		  0xac		,  11		,  6		
 #define	 reg_data_path_clk_gate_dly_bp   		  0xac		,  5		,  5		
 #define	 reg_freq_choose_bypass          		  0xac		,  4		,  4		
 #define	 reg_all_freq_train_finish       		  0xac		,  3		,  3		
 #define	 reg_pll_lock_bypass             		  0xac		,  2		,  2		
 #define	 reg_pllpd_bypass                		  0xac		,  1		,  1		
 #define	 reg_lpddr4_write_postamble_sel  		  0xac		,  0		,  0		
 #define	 reg_a7_lp4x_en                  		  0xb0		,  15		,  15		
 #define	 reg_a7_pvt_comp_en              		  0xb0		,  14		,  14		
 #define	 reg_a6_lp4x_en                  		  0xb0		,  13		,  13		
 #define	 reg_a6_pvt_comp_en              		  0xb0		,  12		,  12		
 #define	 reg_a5_lp4x_en                  		  0xb0		,  11		,  11		
 #define	 reg_a5_pvt_comp_en              		  0xb0		,  10		,  10		
 #define	 reg_a4_lp4x_en                  		  0xb0		,  9		,  9		
 #define	 reg_a4_pvt_comp_en              		  0xb0		,  8		,  8		
 #define	 reg_a3_lp4x_en                  		  0xb0		,  7		,  7		
 #define	 reg_a3_pvt_comp_en              		  0xb0		,  6		,  6		
 #define	 reg_a2_lp4x_en                  		  0xb0		,  5		,  5		
 #define	 reg_a2_pvt_comp_en              		  0xb0		,  4		,  4		
 #define	 reg_a1_lp4x_en                  		  0xb0		,  3		,  3		
 #define	 reg_a1_pvt_comp_en              		  0xb0		,  2		,  2		
 #define	 reg_a0_lp4x_en                  		  0xb0		,  1		,  1		
 #define	 reg_a0_pvt_comp_en              		  0xb0		,  0		,  0		
 #define	 reg_a15_lp4x_en                 		  0xb4		,  15		,  15		
 #define	 reg_a15_pvt_comp_en             		  0xb4		,  14		,  14		
 #define	 reg_a14_lp4x_en                 		  0xb4		,  13		,  13		
 #define	 reg_a14_pvt_comp_en             		  0xb4		,  12		,  12		
 #define	 reg_a13_lp4x_en                 		  0xb4		,  11		,  11		
 #define	 reg_a13_pvt_comp_en             		  0xb4		,  10		,  10		
 #define	 reg_a12_lp4x_en                 		  0xb4		,  9		,  9		
 #define	 reg_a12_pvt_comp_en             		  0xb4		,  8		,  8		
 #define	 reg_a11_lp4x_en                 		  0xb4		,  7		,  7		
 #define	 reg_a11_pvt_comp_en             		  0xb4		,  6		,  6		
 #define	 reg_a10_lp4x_en                 		  0xb4		,  5		,  5		
 #define	 reg_a10_pvt_comp_en             		  0xb4		,  4		,  4		
 #define	 reg_a9_lp4x_en                  		  0xb4		,  3		,  3		
 #define	 reg_a9_pvt_comp_en              		  0xb4		,  2		,  2		
 #define	 reg_a8_lp4x_en                  		  0xb4		,  1		,  1		
 #define	 reg_a8_pvt_comp_en              		  0xb4		,  0		,  0		
 #define	 reg_cmd_ca_enb_lp4              		  0xb8		,  16		,  16		
 #define	 reg_resetn_lp4x_en              		  0xb8		,  15		,  15		
 #define	 reg_resetn_pvt_comp_en          		  0xb8		,  14		,  14		
 #define	 reg_bg1_lp4x_en                 		  0xb8		,  13		,  13		
 #define	 reg_bg1_pvt_comp_en             		  0xb8		,  12		,  12		
 #define	 reg_bg0_lp4x_en                 		  0xb8		,  11		,  11		
 #define	 reg_bg0_pvt_comp_en             		  0xb8		,  10		,  10		
 #define	 reg_ba1_lp4x_en                 		  0xb8		,  9		,  9		
 #define	 reg_ba1_pvt_comp_en             		  0xb8		,  8		,  8		
 #define	 reg_ba0_lp4x_en                 		  0xb8		,  7		,  7		
 #define	 reg_ba0_pvt_comp_en             		  0xb8		,  6		,  6		
 #define	 reg_actn_lp4x_en                		  0xb8		,  5		,  5		
 #define	 reg_actn_pvt_comp_en            		  0xb8		,  4		,  4		
 #define	 reg_a17_lp4x_en                 		  0xb8		,  3		,  3		
 #define	 reg_a17_pvt_comp_en             		  0xb8		,  2		,  2		
 #define	 reg_a16_lp4x_en                 		  0xb8		,  1		,  1		
 #define	 reg_a16_pvt_comp_en             		  0xb8		,  0		,  0		
 #define	 reg_odt1_lp4x_en                		  0xbc		,  15		,  15		
 #define	 reg_odt1_pvt_comp_en            		  0xbc		,  14		,  14		
 #define	 reg_odt0_lp4x_en                		  0xbc		,  13		,  13		
 #define	 reg_odt0_pvt_comp_en            		  0xbc		,  12		,  12		
 #define	 reg_csb1_lp4x_en                		  0xbc		,  11		,  11		
 #define	 reg_csb1_pvt_comp_en            		  0xbc		,  10		,  10		
 #define	 reg_csb0_lp4x_en                		  0xbc		,  9		,  9		
 #define	 reg_csb0_pvt_comp_en            		  0xbc		,  8		,  8		
 #define	 reg_cke1_lp4x_en                		  0xbc		,  7		,  7		
 #define	 reg_cke1_pvt_comp_en            		  0xbc		,  6		,  6		
 #define	 reg_cke0_lp4x_en                		  0xbc		,  5		,  5		
 #define	 reg_cke0_pvt_comp_en            		  0xbc		,  4		,  4		
 #define	 reg_ckb_lp4x_en                 		  0xbc		,  3		,  3		
 #define	 reg_ckb_pvt_comp_en             		  0xbc		,  2		,  2		
 #define	 reg_ck_lp4x_en                  		  0xbc		,  1		,  1		
 #define	 reg_ck_pvt_comp_en              		  0xbc		,  0		,  0		
 #define	 reg_pllpostdiv_ls               		  0xc0		,  30		,  28		
 #define	 reg_pllpostdiven_ls             		  0xc0		,  27		,  27		
 #define	 reg_pllcpi_bias_ls              		  0xc0		,  26		,  24		
 #define	 reg_cmd_delay_one_ui            		  0xc0		,  18		,  18		
 #define	 reg_cmd_2t_mode                 		  0xc0		,  17		,  17		
 #define	 reg_phy_sdram_initial           		  0xc0		,  16		,  16		
 #define	 reg_wl_dqs_start_point          		  0xc0		,  15		,  8		
 #define	 reg_rd_train_dqs_scan_max       		  0xc0		,  7		,  1		
 #define	 reg_pvt_comp_dis                		  0xc0		,  0		,  0		
 #define	 reg_mdll_update_cnt_clear       		  0xc4		,  8		,  8		
 #define	 reg_mdll_chg_margin             		  0xc4		,  7		,  0		
 #define	 reg_ddrc_treset_h_x1024         		  0xc8		,  31		,  24		
 #define	 reg_ddrc_treset_l_x1024         		  0xc8		,  23		,  16		
 #define	 reg_ddrc_tckeh                  		  0xc8		,  15		,  8		
 #define	 reg_ddrc_tzqlat                 		  0xc8		,  7		,  0		
 #define	 reg_ddrc_tzqinit                		  0xcc		,  7		,  0		
 #define	 reg_pllpostdiv_fsp3             		  0xd0		,  30		,  28		
 #define	 reg_pllpostdiven_fsp3           		  0xd0		,  27		,  27		
 #define	 reg_pllcpi_bias_fsp3            		  0xd0		,  26		,  24		
 #define	 reg_pllpostdiv_fsp2             		  0xd0		,  22		,  20		
 #define	 reg_pllpostdiven_fsp2           		  0xd0		,  19		,  19		
 #define	 reg_pllcpi_bias_fsp2            		  0xd0		,  18		,  16		
 #define	 reg_pllpostdiv_fsp1             		  0xd0		,  14		,  12		
 #define	 reg_pllpostdiven_fsp1           		  0xd0		,  11		,  11		
 #define	 reg_pllcpi_bias_fsp1            		  0xd0		,  10		,  8		
 #define	 reg_pllpostdiv_fsp0             		  0xd0		,  6		,  4		
 #define	 reg_pllpostdiven_fsp0           		  0xd0		,  3		,  3		
 #define	 reg_pllcpi_bias_fsp0            		  0xd0		,  2		,  0		
 #define	 reg_rx_lock_code_bp_value       		  0xd4		,  23		,  16		
 #define	 reg_tx_lock_code_bp_value       		  0xd4		,  15		,  8		
 #define	 reg_pvt_comp_req_wait_cnt       		  0xd4		,  7		,  0		
 #define	 reg_drvpd_zqcali_vref_sel       		  0xd8		,  31		,  24		
 #define	 reg_drvpu_zqcali_vref_sel       		  0xd8		,  23		,  16		
 #define	 reg_odtpd_zqcali_vref_sel       		  0xd8		,  15		,  8		
 #define	 reg_odtpu_zqcali_vref_sel       		  0xd8		,  7		,  0		
 #define	 reg_osc_sel                     		  0xdc		,  10		,  10		
 #define	 reg_invdelaysel_osc_reg         		  0xdc		,  7		,  0		
 #define	 reg_cmd_invdelay_lp_en          		  0xf0		,  17		,  17		
 #define	 reg_cmd_drv_zqcalib_en          		  0xf0		,  16		,  16		
 #define	 reg_cmd_fbsel_reg               		  0xf0		,  15		,  15		
 #define	 reg_cmd_fben_reg                		  0xf0		,  14		,  14		
 #define	 reg_cmd_abutweakpub_reg         		  0xf0		,  13		,  13		
 #define	 reg_cmd_abutslewpu_reg          		  0xf0		,  12		,  8		
 #define	 reg_cmd_abutweakpd_reg          		  0xf0		,  5		,  5		
 #define	 reg_cmd_abutslewpd_reg          		  0xf0		,  4		,  0		
 #define	 reg_cmd_abutnrcomp4_reg         		  0xf4		,  28		,  28		
 #define	 reg_cmd_abutnrcomp3_reg         		  0xf4		,  27		,  27		
 #define	 reg_cmd_abutnrcomp2_reg         		  0xf4		,  26		,  26		
 #define	 reg_cmd_abutnrcomp1_reg         		  0xf4		,  25		,  25		
 #define	 reg_cmd_abutnrcomp0_reg         		  0xf4		,  24		,  24		
 #define	 reg_cmd_abutprcomp4_reg         		  0xf4		,  20		,  20		
 #define	 reg_cmd_abutprcomp3_reg         		  0xf4		,  19		,  19		
 #define	 reg_cmd_abutprcomp2_reg         		  0xf4		,  18		,  18		
 #define	 reg_cmd_abutprcomp1_reg         		  0xf4		,  17		,  17		
 #define	 reg_cmd_abutprcomp0_reg         		  0xf4		,  16		,  16		
 #define	 reg_cmd_abutnrcomp4_ck0_reg     		  0xf4		,  12		,  12		
 #define	 reg_cmd_abutnrcomp3_ck0_reg     		  0xf4		,  11		,  11		
 #define	 reg_cmd_abutnrcomp2_ck0_reg     		  0xf4		,  10		,  10		
 #define	 reg_cmd_abutnrcomp1_ck0_reg     		  0xf4		,  9		,  9		
 #define	 reg_cmd_abutnrcomp0_ck0_reg     		  0xf4		,  8		,  8		
 #define	 reg_cmd_abutprcomp4_ck0_reg     		  0xf4		,  4		,  4		
 #define	 reg_cmd_abutprcomp3_ck0_reg     		  0xf4		,  3		,  3		
 #define	 reg_cmd_abutprcomp2_ck0_reg     		  0xf4		,  2		,  2		
 #define	 reg_cmd_abutprcomp1_ck0_reg     		  0xf4		,  1		,  1		
 #define	 reg_cmd_abutprcomp0_ck0_reg     		  0xf4		,  0		,  0		
 #define	 reg_ram_vref1_margsel_reg       		  0xf8		,  24		,  16		
 #define	 reg_cmd_abutnrcomp4_special_reg 		  0xf8		,  12		,  12		
 #define	 reg_cmd_abutnrcomp3_special_reg 		  0xf8		,  11		,  11		
 #define	 reg_cmd_abutnrcomp2_special_reg 		  0xf8		,  10		,  10		
 #define	 reg_cmd_abutnrcomp1_special_reg 		  0xf8		,  9		,  9		
 #define	 reg_cmd_abutnrcomp0_special_reg 		  0xf8		,  8		,  8		
 #define	 reg_cmd_abutprcomp4_special_reg 		  0xf8		,  4		,  4		
 #define	 reg_cmd_abutprcomp3_special_reg 		  0xf8		,  3		,  3		
 #define	 reg_cmd_abutprcomp2_special_reg 		  0xf8		,  2		,  2		
 #define	 reg_cmd_abutprcomp1_special_reg 		  0xf8		,  1		,  1		
 #define	 reg_cmd_abutprcomp0_special_reg 		  0xf8		,  0		,  0		
 #define	 reg_a0_invdelaysel_bp           		  0x104		,  31		,  24		
 #define	 reg_a1_invdelaysel_bp           		  0x104		,  23		,  16		
 #define	 reg_a2_invdelaysel_bp           		  0x104		,  15		,  8		
 #define	 reg_a3_invdelaysel_bp           		  0x104		,  7		,  0		
 #define	 reg_a4_invdelaysel_bp           		  0x108		,  31		,  24		
 #define	 reg_a5_invdelaysel_bp           		  0x108		,  23		,  16		
 #define	 reg_a6_invdelaysel_bp           		  0x108		,  15		,  8		
 #define	 reg_a7_invdelaysel_bp           		  0x108		,  7		,  0		
 #define	 reg_a8_invdelaysel_bp           		  0x10c		,  31		,  24		
 #define	 reg_a9_invdelaysel_bp           		  0x10c		,  23		,  16		
 #define	 reg_a10_invdelaysel_bp          		  0x10c		,  15		,  8		
 #define	 reg_a11_invdelaysel_bp          		  0x10c		,  7		,  0		
 #define	 reg_a12_invdelaysel_bp          		  0x110		,  31		,  24		
 #define	 reg_a13_invdelaysel_bp          		  0x110		,  23		,  16		
 #define	 reg_a14_invdelaysel_bp          		  0x110		,  15		,  8		
 #define	 reg_a15_invdelaysel_bp          		  0x110		,  7		,  0		
 #define	 reg_a16_invdelaysel_bp          		  0x114		,  31		,  24		
 #define	 reg_a17_invdelaysel_bp          		  0x114		,  23		,  16		
 #define	 reg_ba0_invdelaysel_bp          		  0x114		,  15		,  8		
 #define	 reg_ba1_invdelaysel_bp          		  0x114		,  7		,  0		
 #define	 reg_bg0_invdelaysel_bp          		  0x118		,  31		,  24		
 #define	 reg_bg1_invdelaysel_bp          		  0x118		,  23		,  16		
 #define	 reg_cke0_invdelaysel_bp         		  0x118		,  15		,  8		
 #define	 reg_cke1_invdelaysel_bp         		  0x118		,  7		,  0		
 #define	 reg_ckb_invdelaysel_bp          		  0x11c		,  31		,  24		
 #define	 reg_ck_invdelaysel_bp           		  0x11c		,  23		,  16		
 #define	 reg_odt0_invdelaysel_bp         		  0x11c		,  15		,  8		
 #define	 reg_odt1_invdelaysel_bp         		  0x11c		,  7		,  0		
 #define	 reg_csb0_invdelaysel_bp         		  0x120		,  31		,  24		
 #define	 reg_csb1_invdelaysel_bp         		  0x120		,  23		,  16		
 #define	 reg_resetn_invdelaysel_bp       		  0x120		,  15		,  8		
 #define	 reg_actn_invdelaysel_bp         		  0x120		,  7		,  0		
 #define	 dq0_train_check_data_value0     		  0x150		,  31		,  24		
 #define	 dq0_train_check_data_value1     		  0x150		,  23		,  16		
 #define	 dq0_train_check_data_value2     		  0x150		,  15		,  8		
 #define	 dq0_train_check_data_value3     		  0x150		,  7		,  0		
 #define	 dq0_train_check_data_value4     		  0x154		,  31		,  24		
 #define	 dq0_train_check_data_value5     		  0x154		,  23		,  16		
 #define	 dq0_train_check_data_value6     		  0x154		,  15		,  8		
 #define	 dq0_train_check_data_value7     		  0x154		,  7		,  0		
 #define	 dq0_train_check_data_value8     		  0x158		,  15		,  8		
 #define	 dq0_train_check_data_value9     		  0x158		,  7		,  0		
 #define	 dq1_train_check_data_value0     		  0x15c		,  31		,  24		
 #define	 dq1_train_check_data_value1     		  0x15c		,  23		,  16		
 #define	 dq1_train_check_data_value2     		  0x15c		,  15		,  8		
 #define	 dq1_train_check_data_value3     		  0x15c		,  7		,  0		
 #define	 dq1_train_check_data_value4     		  0x160		,  31		,  24		
 #define	 dq1_train_check_data_value5     		  0x160		,  23		,  16		
 #define	 dq1_train_check_data_value6     		  0x160		,  15		,  8		
 #define	 dq1_train_check_data_value7     		  0x160		,  7		,  0		
 #define	 dq1_train_check_data_value8     		  0x164		,  15		,  8		
 #define	 dq1_train_check_data_value9     		  0x164		,  7		,  0		
 #define	 dq2_train_check_data_value0     		  0x168		,  31		,  24		
 #define	 dq2_train_check_data_value1     		  0x168		,  23		,  16		
 #define	 dq2_train_check_data_value2     		  0x168		,  15		,  8		
 #define	 dq2_train_check_data_value3     		  0x168		,  7		,  0		
 #define	 dq2_train_check_data_value4     		  0x16c		,  31		,  24		
 #define	 dq2_train_check_data_value5     		  0x16c		,  23		,  16		
 #define	 dq2_train_check_data_value6     		  0x16c		,  15		,  8		
 #define	 dq2_train_check_data_value7     		  0x16c		,  7		,  0		
 #define	 dq2_train_check_data_value8     		  0x170		,  15		,  8		
 #define	 dq2_train_check_data_value9     		  0x170		,  7		,  0		
 #define	 dq3_train_check_data_value0     		  0x174		,  31		,  24		
 #define	 dq3_train_check_data_value1     		  0x174		,  23		,  16		
 #define	 dq3_train_check_data_value2     		  0x174		,  15		,  8		
 #define	 dq3_train_check_data_value3     		  0x174		,  7		,  0		
 #define	 dq3_train_check_data_value4     		  0x178		,  31		,  24		
 #define	 dq3_train_check_data_value5     		  0x178		,  23		,  16		
 #define	 dq3_train_check_data_value6     		  0x178		,  15		,  8		
 #define	 dq3_train_check_data_value7     		  0x178		,  7		,  0		
 #define	 dq3_train_check_data_value8     		  0x17c		,  15		,  8		
 #define	 dq3_train_check_data_value9     		  0x17c		,  7		,  0		
 #define	 dq4_train_check_data_value0     		  0x180		,  31		,  24		
 #define	 dq4_train_check_data_value1     		  0x180		,  23		,  16		
 #define	 dq4_train_check_data_value2     		  0x180		,  15		,  8		
 #define	 dq4_train_check_data_value3     		  0x180		,  7		,  0		
 #define	 dq4_train_check_data_value4     		  0x184		,  31		,  24		
 #define	 dq4_train_check_data_value5     		  0x184		,  23		,  16		
 #define	 dq4_train_check_data_value6     		  0x184		,  15		,  8		
 #define	 dq4_train_check_data_value7     		  0x184		,  7		,  0		
 #define	 dq4_train_check_data_value8     		  0x188		,  15		,  8		
 #define	 dq4_train_check_data_value9     		  0x188		,  7		,  0		
 #define	 dq5_train_check_data_value0     		  0x18c		,  31		,  24		
 #define	 dq5_train_check_data_value1     		  0x18c		,  23		,  16		
 #define	 dq5_train_check_data_value2     		  0x18c		,  15		,  8		
 #define	 dq5_train_check_data_value3     		  0x18c		,  7		,  0		
 #define	 dq5_train_check_data_value4     		  0x190		,  31		,  24		
 #define	 dq5_train_check_data_value5     		  0x190		,  23		,  16		
 #define	 dq5_train_check_data_value6     		  0x190		,  15		,  8		
 #define	 dq5_train_check_data_value7     		  0x190		,  7		,  0		
 #define	 dq5_train_check_data_value8     		  0x194		,  15		,  8		
 #define	 dq5_train_check_data_value9     		  0x194		,  7		,  0		
 #define	 dq6_train_check_data_value0     		  0x198		,  31		,  24		
 #define	 dq6_train_check_data_value1     		  0x198		,  23		,  16		
 #define	 dq6_train_check_data_value2     		  0x198		,  15		,  8		
 #define	 dq6_train_check_data_value3     		  0x198		,  7		,  0		
 #define	 dq6_train_check_data_value4     		  0x19c		,  31		,  24		
 #define	 dq6_train_check_data_value5     		  0x19c		,  23		,  16		
 #define	 dq6_train_check_data_value6     		  0x19c		,  15		,  8		
 #define	 dq6_train_check_data_value7     		  0x19c		,  7		,  0		
 #define	 dq6_train_check_data_value8     		  0x1a0		,  15		,  8		
 #define	 dq6_train_check_data_value9     		  0x1a0		,  7		,  0		
 #define	 dq7_train_check_data_value0     		  0x1a4		,  31		,  24		
 #define	 dq7_train_check_data_value1     		  0x1a4		,  23		,  16		
 #define	 dq7_train_check_data_value2     		  0x1a4		,  15		,  8		
 #define	 dq7_train_check_data_value3     		  0x1a4		,  7		,  0		
 #define	 dq7_train_check_data_value4     		  0x1a8		,  31		,  24		
 #define	 dq7_train_check_data_value5     		  0x1a8		,  23		,  16		
 #define	 dq7_train_check_data_value6     		  0x1a8		,  15		,  8		
 #define	 dq7_train_check_data_value7     		  0x1a8		,  7		,  0		
 #define	 reg_wrtrain_odt_advance         		  0x1ac		,  19		,  19		
 #define	 reg_wrtrain_odt_keep            		  0x1ac		,  18		,  16		
 #define	 dq7_train_check_data_value8     		  0x1ac		,  15		,  8		
 #define	 dq7_train_check_data_value9     		  0x1ac		,  7		,  0		
 #define	 reg_wrtrain_vref_wait_vref_cnt_50ns		  0x1b0		,  31		,  24		
 #define	 reg_train_vref_step_min         		  0x1b0		,  23		,  21		
 #define	 reg_train_vref_step_max         		  0x1b0		,  20		,  16		
 #define	 reg_cmd_invdelaysel_sel         		  0x1b0		,  15		,  10		
 #define	 reg_rdtrain_wait_vref_valid_cnt 		  0x1b0		,  9		,  0		
 #define	 reg_rd_train_dq_scan_max        		  0x1b8		,  6		,  0		
 #define	 reg_a_l_vref1_margsel_reg       		  0x300		,  31		,  23		
 #define	 reg_a_l_dq_odt_zqcali_en        		  0x300		,  22		,  22		
 #define	 reg_a_l_dq_drv_zqcali_en        		  0x300		,  21		,  21		
 #define	 reg_a_l_abutweakpddq_reg        		  0x300		,  20		,  20		
 #define	 reg_a_l_abutweakpubdq_reg       		  0x300		,  19		,  19		
 #define	 reg_a_l_abutdiffampseen_reg     		  0x300		,  18		,  18		
 #define	 reg_a_l_dqfben_reg              		  0x300		,  17		,  17		
 #define	 reg_a_l_dqfbsel_reg             		  0x300		,  16		,  16		
 #define	 reg_a_l_vref1_pd_reg            		  0x300		,  15		,  15		
 #define	 reg_a_l_abutslewpu_reg          		  0x300		,  12		,  8		
 #define	 reg_a_l_enb_lp4mode_reg         		  0x300		,  7		,  7		
 #define	 reg_a_l_dqsweakpd_reg           		  0x300		,  6		,  6		
 #define	 reg_a_l_dqsbweakpub_reg         		  0x300		,  5		,  5		
 #define	 reg_a_l_abutslewpd_reg          		  0x300		,  4		,  0		
 #define	 reg_a_l_abutnrcompdq4_reg       		  0x304		,  28		,  28		
 #define	 reg_a_l_abutnrcompdq3_reg       		  0x304		,  27		,  27		
 #define	 reg_a_l_abutnrcompdq2_reg       		  0x304		,  26		,  26		
 #define	 reg_a_l_abutnrcompdq1_reg       		  0x304		,  25		,  25		
 #define	 reg_a_l_abutnrcompdq0_reg       		  0x304		,  24		,  24		
 #define	 reg_a_l_abutprcompdq4_reg       		  0x304		,  20		,  20		
 #define	 reg_a_l_abutprcompdq3_reg       		  0x304		,  19		,  19		
 #define	 reg_a_l_abutprcompdq2_reg       		  0x304		,  18		,  18		
 #define	 reg_a_l_abutprcompdq1_reg       		  0x304		,  17		,  17		
 #define	 reg_a_l_abutprcompdq0_reg       		  0x304		,  16		,  16		
 #define	 reg_a_l_abutodtpddq4_reg        		  0x304		,  12		,  12		
 #define	 reg_a_l_abutodtpddq3_reg        		  0x304		,  11		,  11		
 #define	 reg_a_l_abutodtpddq2_reg        		  0x304		,  10		,  10		
 #define	 reg_a_l_abutodtpddq1_reg        		  0x304		,  9		,  9		
 #define	 reg_a_l_abutodtpddq0_reg        		  0x304		,  8		,  8		
 #define	 reg_a_l_abutodtpudq4_reg        		  0x304		,  4		,  4		
 #define	 reg_a_l_abutodtpudq3_reg        		  0x304		,  3		,  3		
 #define	 reg_a_l_abutodtpudq2_reg        		  0x304		,  2		,  2		
 #define	 reg_a_l_abutodtpudq1_reg        		  0x304		,  1		,  1		
 #define	 reg_a_l_abutodtpudq0_reg        		  0x304		,  0		,  0		
 #define	 reg_a_l_pvt_comp_en             		  0x308		,  20		,  20		
 #define	 reg_a_l_rxen_lp4                		  0x308		,  9		,  9		
 #define	 reg_a_l_lp4x_en                 		  0x308		,  8		,  8		
 #define	 reg_a_l_weakpd_reg              		  0x308		,  3		,  2		
 #define	 reg_a_l_weakpub_reg             		  0x308		,  1		,  0		
 #define	 reg_a_l_rxmen0_delay_bp         		  0x310		,  26		,  24		
 #define	 reg_a_l_rxmen0_ophsel_bp        		  0x310		,  23		,  21		
 #define	 reg_a_l_rxmen0_sdlltap_bp       		  0x310		,  20		,  16		
 #define	 reg_a_l_rxmen1_delay_bp         		  0x310		,  10		,  8		
 #define	 reg_a_l_rxmen1_ophsel_bp        		  0x310		,  7		,  5		
 #define	 reg_a_l_rxmen1_sdlltap_bp       		  0x310		,  4		,  0		
 #define	 reg_a_l_rdodt0_delay            		  0x314		,  26		,  24		
 #define	 reg_a_l_rdodt0_ophsel           		  0x314		,  23		,  21		
 #define	 reg_a_l_rdodt0_dllsel           		  0x314		,  20		,  16		
 #define	 reg_a_l_rdodt1_delay            		  0x314		,  10		,  8		
 #define	 reg_a_l_rdodt1_ophsel           		  0x314		,  7		,  5		
 #define	 reg_a_l_rdodt1_dllsel           		  0x314		,  4		,  0		
 #define	 reg_a_l_rxm4p5en_cs3            		  0x318		,  30		,  30		
 #define	 reg_a_l_rxm4p5en_cs2            		  0x318		,  29		,  29		
 #define	 reg_a_l_dm_obsdataen            		  0x318		,  28		,  28		
 #define	 reg_a_l_dqobsmuxsel             		  0x318		,  27		,  24		
 #define	 reg_a_l_dqout_mux               		  0x318		,  22		,  22		
 #define	 reg_a_l_dmout_mux               		  0x318		,  21		,  21		
 #define	 reg_a_l_dq_ph90en_bp            		  0x318		,  20		,  20		
 #define	 reg_a_l_dqs_ph90en_bp           		  0x318		,  19		,  19		
 #define	 reg_a_l_rcvdqsmodsel            		  0x318		,  18		,  18		
 #define	 reg_a_l_selfclren               		  0x318		,  17		,  17		
 #define	 reg_a_l_wrptrclrb               		  0x318		,  16		,  16		
 #define	 reg_a_l_rxm_odiffampen          		  0x318		,  15		,  15		
 #define	 reg_a_l_abutobsmodeen           		  0x318		,  14		,  14		
 #define	 reg_a_l_rxm4p5en_cs0            		  0x318		,  12		,  12		
 #define	 reg_a_l_tsm_iobufact_bp         		  0x318		,  11		,  11		
 #define	 reg_a_l_rxpst_bp                		  0x318		,  10		,  10		
 #define	 reg_a_l_rxm4p5en_cs1            		  0x318		,  8		,  8		
 #define	 reg_a_l_rrankdly_4x_cs0         		  0x318		,  5		,  3		
 #define	 reg_a_l_rrankdly_4x_cs1         		  0x318		,  2		,  0		
 #define	 reg_a_l_dq_invdelay_lp_en       		  0x31c		,  11		,  11		
 #define	 reg_a_l_wrankphsel_0            		  0x31c		,  10		,  8		
 #define	 reg_a_l_wrankphsel_1            		  0x31c		,  2		,  0		
 #define	 reg_a_l_cs0_dm_invdelaysel      		  0x320		,  7		,  0		
 #define	 reg_a_l_cs0_dq0_invdelaysel     		  0x324		,  31		,  24		
 #define	 reg_a_l_cs0_dq1_invdelaysel     		  0x324		,  23		,  16		
 #define	 reg_a_l_cs0_dq2_invdelaysel     		  0x324		,  15		,  8		
 #define	 reg_a_l_cs0_dq3_invdelaysel     		  0x324		,  7		,  0		
 #define	 reg_a_l_cs0_dq4_invdelaysel     		  0x328		,  31		,  24		
 #define	 reg_a_l_cs0_dq5_invdelaysel     		  0x328		,  23		,  16		
 #define	 reg_a_l_cs0_dq6_invdelaysel     		  0x328		,  15		,  8		
 #define	 reg_a_l_cs0_dq7_invdelaysel     		  0x328		,  7		,  0		
 #define	 reg_a_l_cs0_dqs_invdelaysel     		  0x32c		,  31		,  24		
 #define	 reg_a_l_cs0_dqsb_invdelaysel    		  0x32c		,  15		,  8		
 #define	 reg_a_l_cs0_loop_invdelaysel    		  0x330		,  28		,  24		
 #define	 reg_a_l_cs0_dm_invdelayselrx    		  0x330		,  14		,  8		
 #define	 reg_a_l_cs0_dq0_invdelayselrx   		  0x334		,  30		,  24		
 #define	 reg_a_l_cs0_dq1_invdelayselrx   		  0x334		,  22		,  16		
 #define	 reg_a_l_cs0_dq2_invdelayselrx   		  0x334		,  14		,  8		
 #define	 reg_a_l_cs0_dq3_invdelayselrx   		  0x334		,  6		,  0		
 #define	 reg_a_l_cs0_dq4_invdelayselrx   		  0x338		,  30		,  24		
 #define	 reg_a_l_cs0_dq5_invdelayselrx   		  0x338		,  22		,  16		
 #define	 reg_a_l_cs0_dq6_invdelayselrx   		  0x338		,  14		,  8		
 #define	 reg_a_l_cs0_dq7_invdelayselrx   		  0x338		,  6		,  0		
 #define	 reg_a_l_cs0_dqs_invdelayselrx   		  0x33c		,  30		,  24		
 #define	 reg_a_l_cs0_dqsb_invdelayselrx  		  0x33c		,  14		,  8		
 #define	 reg_a_l_cs1_dm_invdelaysel      		  0x340		,  7		,  0		
 #define	 reg_a_l_cs1_dq0_invdelaysel     		  0x344		,  31		,  24		
 #define	 reg_a_l_cs1_dq1_invdelaysel     		  0x344		,  23		,  16		
 #define	 reg_a_l_cs1_dq2_invdelaysel     		  0x344		,  15		,  8		
 #define	 reg_a_l_cs1_dq3_invdelaysel     		  0x344		,  7		,  0		
 #define	 reg_a_l_cs1_dq4_invdelaysel     		  0x348		,  31		,  24		
 #define	 reg_a_l_cs1_dq5_invdelaysel     		  0x348		,  23		,  16		
 #define	 reg_a_l_cs1_dq6_invdelaysel     		  0x348		,  15		,  8		
 #define	 reg_a_l_cs1_dq7_invdelaysel     		  0x348		,  7		,  0		
 #define	 reg_a_l_cs1_dqs_invdelaysel     		  0x34c		,  31		,  24		
 #define	 reg_a_l_cs1_dqsb_invdelaysel    		  0x34c		,  15		,  8		
 #define	 reg_a_l_cs1_loop_invdelaysel    		  0x350		,  28		,  24		
 #define	 reg_a_l_cs1_dm_invdelayselrx    		  0x350		,  14		,  8		
 #define	 reg_a_l_cs1_dq0_invdelayselrx   		  0x354		,  30		,  24		
 #define	 reg_a_l_cs1_dq1_invdelayselrx   		  0x354		,  22		,  16		
 #define	 reg_a_l_cs1_dq2_invdelayselrx   		  0x354		,  14		,  8		
 #define	 reg_a_l_cs1_dq3_invdelayselrx   		  0x354		,  6		,  0		
 #define	 reg_a_l_cs1_dq4_invdelayselrx   		  0x358		,  30		,  24		
 #define	 reg_a_l_cs1_dq5_invdelayselrx   		  0x358		,  22		,  16		
 #define	 reg_a_l_cs1_dq6_invdelayselrx   		  0x358		,  14		,  8		
 #define	 reg_a_l_cs1_dq7_invdelayselrx   		  0x358		,  6		,  0		
 #define	 reg_a_l_cs1_dqs_invdelayselrx   		  0x35c		,  30		,  24		
 #define	 reg_a_l_cs1_dqsb_invdelayselrx  		  0x35c		,  14		,  8		
 #define	 reg_a_l_rd_train_dqs_default    		  0x360		,  30		,  24		
 #define	 reg_a_l_train_dqs_default       		  0x360		,  23		,  16		
 #define	 reg_a_l_rd_train_dqs_range_max  		  0x360		,  14		,  8		
 #define	 reg_a_l_rd_train_dqs_range_min  		  0x360		,  6		,  0		
 #define	 reg_a_l_rdtrain_check_wrap0     		  0x364		,  15		,  8		
 #define	 reg_a_l_rdtrain_check_wrap1     		  0x364		,  7		,  0		
 #define	 reg_a_l_cs2_dq0_invdelaysel     		  0x400		,  31		,  24		
 #define	 reg_a_l_cs2_dq1_invdelaysel     		  0x400		,  23		,  16		
 #define	 reg_a_l_cs2_dq2_invdelaysel     		  0x400		,  15		,  8		
 #define	 reg_a_l_cs2_dq3_invdelaysel     		  0x400		,  7		,  0		
 #define	 reg_a_l_cs2_dq4_invdelaysel     		  0x404		,  31		,  24		
 #define	 reg_a_l_cs2_dq5_invdelaysel     		  0x404		,  23		,  16		
 #define	 reg_a_l_cs2_dq6_invdelaysel     		  0x404		,  15		,  8		
 #define	 reg_a_l_cs2_dq7_invdelaysel     		  0x404		,  7		,  0		
 #define	 reg_a_l_cs2_dqs_invdelaysel     		  0x408		,  31		,  24		
 #define	 reg_a_l_cs2_dqsb_invdelaysel    		  0x408		,  15		,  8		
 #define	 reg_a_l_cs2_loop_invdelaysel    		  0x40c		,  28		,  24		
 #define	 reg_a_l_cs2_dm_invdelaysel      		  0x40c		,  15		,  8		
 #define	 reg_a_l_cs2_dm_invdelayselrx    		  0x40c		,  6		,  0		
 #define	 reg_a_l_cs2_dq0_invdelayselrx   		  0x410		,  30		,  24		
 #define	 reg_a_l_cs2_dq1_invdelayselrx   		  0x410		,  22		,  16		
 #define	 reg_a_l_cs2_dq2_invdelayselrx   		  0x410		,  14		,  8		
 #define	 reg_a_l_cs2_dq3_invdelayselrx   		  0x410		,  6		,  0		
 #define	 reg_a_l_cs2_dq4_invdelayselrx   		  0x414		,  30		,  24		
 #define	 reg_a_l_cs2_dq5_invdelayselrx   		  0x414		,  22		,  16		
 #define	 reg_a_l_cs2_dq6_invdelayselrx   		  0x414		,  14		,  8		
 #define	 reg_a_l_cs2_dq7_invdelayselrx   		  0x414		,  6		,  0		
 #define	 reg_a_l_cs2_dqs_invdelayselrx   		  0x418		,  30		,  24		
 #define	 reg_a_l_cs2_dqsb_invdelayselrx  		  0x418		,  14		,  8		
 #define	 reg_a_l_cs3_dm_invdelaysel      		  0x41c		,  7		,  0		
 #define	 reg_a_l_cs3_dq0_invdelaysel     		  0x420		,  31		,  24		
 #define	 reg_a_l_cs3_dq1_invdelaysel     		  0x420		,  23		,  16		
 #define	 reg_a_l_cs3_dq2_invdelaysel     		  0x420		,  15		,  8		
 #define	 reg_a_l_cs3_dq3_invdelaysel     		  0x420		,  7		,  0		
 #define	 reg_a_l_cs3_dq4_invdelaysel     		  0x424		,  31		,  24		
 #define	 reg_a_l_cs3_dq5_invdelaysel     		  0x424		,  23		,  16		
 #define	 reg_a_l_cs3_dq6_invdelaysel     		  0x424		,  15		,  8		
 #define	 reg_a_l_cs3_dq7_invdelaysel     		  0x424		,  7		,  0		
 #define	 reg_a_l_cs3_dqs_invdelaysel     		  0x428		,  31		,  24		
 #define	 reg_a_l_cs3_dqsb_invdelaysel    		  0x428		,  15		,  8		
 #define	 reg_a_l_cs3_loop_invdelaysel    		  0x42c		,  28		,  24		
 #define	 reg_a_l_cs3_dm_invdelayselrx    		  0x42c		,  14		,  8		
 #define	 reg_a_l_cs3_dq0_invdelayselrx   		  0x430		,  30		,  24		
 #define	 reg_a_l_cs3_dq1_invdelayselrx   		  0x430		,  22		,  16		
 #define	 reg_a_l_cs3_dq2_invdelayselrx   		  0x430		,  14		,  8		
 #define	 reg_a_l_cs3_dq3_invdelayselrx   		  0x430		,  6		,  0		
 #define	 reg_a_l_cs3_dq4_invdelayselrx   		  0x434		,  30		,  24		
 #define	 reg_a_l_cs3_dq5_invdelayselrx   		  0x434		,  22		,  16		
 #define	 reg_a_l_cs3_dq6_invdelayselrx   		  0x434		,  14		,  8		
 #define	 reg_a_l_cs3_dq7_invdelayselrx   		  0x434		,  6		,  0		
 #define	 reg_a_l_cs3_dqs_invdelayselrx   		  0x438		,  30		,  24		
 #define	 reg_a_l_cs3_dqsb_invdelayselrx  		  0x438		,  14		,  8		
 #define	 reg_a_l_rxmen2_delay_bp         		  0x43c		,  26		,  24		
 #define	 reg_a_l_rxmen2_ophsel_bp        		  0x43c		,  23		,  21		
 #define	 reg_a_l_rxmen2_sdlltap_bp       		  0x43c		,  20		,  16		
 #define	 reg_a_l_rxmen3_delay_bp         		  0x43c		,  10		,  8		
 #define	 reg_a_l_rxmen3_ophsel_bp        		  0x43c		,  7		,  5		
 #define	 reg_a_l_rxmen3_sdlltap_bp       		  0x43c		,  4		,  0		
 #define	 reg_a_l_rdodt2_delay            		  0x440		,  26		,  24		
 #define	 reg_a_l_rdodt2_ophsel           		  0x440		,  23		,  21		
 #define	 reg_a_l_rdodt2_dllsel           		  0x440		,  20		,  16		
 #define	 reg_a_l_rdodt3_delay            		  0x440		,  10		,  8		
 #define	 reg_a_l_rdodt3_ophsel           		  0x440		,  7		,  5		
 #define	 reg_a_l_rdodt3_dllsel           		  0x440		,  4		,  0		
 #define	 reg_a_l_rrankdly_4x_cs2         		  0x444		,  5		,  3		
 #define	 reg_a_l_rrankdly_4x_cs3         		  0x444		,  2		,  0		
 #define	 reg_a_h_vref1_margsel_reg       		  0x480		,  31		,  23		
 #define	 reg_a_h_dq_odt_zqcali_en        		  0x480		,  22		,  22		
 #define	 reg_a_h_dq_drv_zqcali_en        		  0x480		,  21		,  21		
 #define	 reg_a_h_abutweakpddq_reg        		  0x480		,  20		,  20		
 #define	 reg_a_h_abutweakpubdq_reg       		  0x480		,  19		,  19		
 #define	 reg_a_h_abutdiffampseen_reg     		  0x480		,  18		,  18		
 #define	 reg_a_h_dqfben_reg              		  0x480		,  17		,  17		
 #define	 reg_a_h_dqfbsel_reg             		  0x480		,  16		,  16		
 #define	 reg_a_h_vref1_pd_reg            		  0x480		,  15		,  15		
 #define	 reg_a_h_abutslewpu_reg          		  0x480		,  12		,  8		
 #define	 reg_a_h_enb_lp4mode_reg         		  0x480		,  7		,  7		
 #define	 reg_a_h_dqsweakpd_reg           		  0x480		,  6		,  6		
 #define	 reg_a_h_dqsbweakpub_reg         		  0x480		,  5		,  5		
 #define	 reg_a_h_abutslewpd_reg          		  0x480		,  4		,  0		
 #define	 reg_a_h_abutnrcompdq4_reg       		  0x484		,  28		,  28		
 #define	 reg_a_h_abutnrcompdq3_reg       		  0x484		,  27		,  27		
 #define	 reg_a_h_abutnrcompdq2_reg       		  0x484		,  26		,  26		
 #define	 reg_a_h_abutnrcompdq1_reg       		  0x484		,  25		,  25		
 #define	 reg_a_h_abutnrcompdq0_reg       		  0x484		,  24		,  24		
 #define	 reg_a_h_abutprcompdq4_reg       		  0x484		,  20		,  20		
 #define	 reg_a_h_abutprcompdq3_reg       		  0x484		,  19		,  19		
 #define	 reg_a_h_abutprcompdq2_reg       		  0x484		,  18		,  18		
 #define	 reg_a_h_abutprcompdq1_reg       		  0x484		,  17		,  17		
 #define	 reg_a_h_abutprcompdq0_reg       		  0x484		,  16		,  16		
 #define	 reg_a_h_abutodtpddq4_reg        		  0x484		,  12		,  12		
 #define	 reg_a_h_abutodtpddq3_reg        		  0x484		,  11		,  11		
 #define	 reg_a_h_abutodtpddq2_reg        		  0x484		,  10		,  10		
 #define	 reg_a_h_abutodtpddq1_reg        		  0x484		,  9		,  9		
 #define	 reg_a_h_abutodtpddq0_reg        		  0x484		,  8		,  8		
 #define	 reg_a_h_abutodtpudq4_reg        		  0x484		,  4		,  4		
 #define	 reg_a_h_abutodtpudq3_reg        		  0x484		,  3		,  3		
 #define	 reg_a_h_abutodtpudq2_reg        		  0x484		,  2		,  2		
 #define	 reg_a_h_abutodtpudq1_reg        		  0x484		,  1		,  1		
 #define	 reg_a_h_abutodtpudq0_reg        		  0x484		,  0		,  0		
 #define	 reg_a_h_pvt_comp_en             		  0x488		,  20		,  20		
 #define	 reg_a_h_rxen_lp4                		  0x488		,  9		,  9		
 #define	 reg_a_h_lp4x_en                 		  0x488		,  8		,  8		
 #define	 reg_a_h_weakpd_reg              		  0x488		,  3		,  2		
 #define	 reg_a_h_weakpub_reg             		  0x488		,  1		,  0		
 #define	 reg_a_h_rxmen0_delay_bp         		  0x490		,  26		,  24		
 #define	 reg_a_h_rxmen0_ophsel_bp        		  0x490		,  23		,  21		
 #define	 reg_a_h_rxmen0_sdlltap_bp       		  0x490		,  20		,  16		
 #define	 reg_a_h_rxmen1_delay_bp         		  0x490		,  10		,  8		
 #define	 reg_a_h_rxmen1_ophsel_bp        		  0x490		,  7		,  5		
 #define	 reg_a_h_rxmen1_sdlltap_bp       		  0x490		,  4		,  0		
 #define	 reg_a_h_rdodt0_delay            		  0x494		,  26		,  24		
 #define	 reg_a_h_rdodt0_ophsel           		  0x494		,  23		,  21		
 #define	 reg_a_h_rdodt0_dllsel           		  0x494		,  20		,  16		
 #define	 reg_a_h_rdodt1_delay            		  0x494		,  10		,  8		
 #define	 reg_a_h_rdodt1_ophsel           		  0x494		,  7		,  5		
 #define	 reg_a_h_rdodt1_dllsel           		  0x494		,  4		,  0		
 #define	 reg_a_h_rxm4p5en_cs3            		  0x498		,  30		,  30		
 #define	 reg_a_h_rxm4p5en_cs2            		  0x498		,  29		,  29		
 #define	 reg_a_h_dm_obsdataen            		  0x498		,  28		,  28		
 #define	 reg_a_h_dqobsmuxsel             		  0x498		,  27		,  24		
 #define	 reg_a_h_dqout_mux               		  0x498		,  22		,  22		
 #define	 reg_a_h_dmout_mux               		  0x498		,  21		,  21		
 #define	 reg_a_h_dq_ph90en_bp            		  0x498		,  20		,  20		
 #define	 reg_a_h_dqs_ph90en_bp           		  0x498		,  19		,  19		
 #define	 reg_a_h_rcvdqsmodsel            		  0x498		,  18		,  18		
 #define	 reg_a_h_selfclren               		  0x498		,  17		,  17		
 #define	 reg_a_h_wrptrclrb               		  0x498		,  16		,  16		
 #define	 reg_a_h_rxm_odiffampen          		  0x498		,  15		,  15		
 #define	 reg_a_h_abutobsmodeen           		  0x498		,  14		,  14		
 #define	 reg_a_h_rxm4p5en_cs0            		  0x498		,  12		,  12		
 #define	 reg_a_h_tsm_iobufact_bp         		  0x498		,  11		,  11		
 #define	 reg_a_h_rxpst_bp                		  0x498		,  10		,  10		
 #define	 reg_a_h_rxm4p5en_cs1            		  0x498		,  8		,  8		
 #define	 reg_a_h_rrankdly_4x_cs0         		  0x498		,  5		,  3		
 #define	 reg_a_h_rrankdly_4x_cs1         		  0x498		,  2		,  0		
 #define	 reg_a_h_dq_invdelay_lp_en       		  0x49c		,  11		,  11		
 #define	 reg_a_h_wrankphsel_0            		  0x49c		,  10		,  8		
 #define	 reg_a_h_wrankphsel_1            		  0x49c		,  2		,  0		
 #define	 reg_a_h_cs0_dm_invdelaysel      		  0x4a0		,  7		,  0		
 #define	 reg_a_h_cs0_dq0_invdelaysel     		  0x4a4		,  31		,  24		
 #define	 reg_a_h_cs0_dq1_invdelaysel     		  0x4a4		,  23		,  16		
 #define	 reg_a_h_cs0_dq2_invdelaysel     		  0x4a4		,  15		,  8		
 #define	 reg_a_h_cs0_dq3_invdelaysel     		  0x4a4		,  7		,  0		
 #define	 reg_a_h_cs0_dq4_invdelaysel     		  0x4a8		,  31		,  24		
 #define	 reg_a_h_cs0_dq5_invdelaysel     		  0x4a8		,  23		,  16		
 #define	 reg_a_h_cs0_dq6_invdelaysel     		  0x4a8		,  15		,  8		
 #define	 reg_a_h_cs0_dq7_invdelaysel     		  0x4a8		,  7		,  0		
 #define	 reg_a_h_cs0_dqs_invdelaysel     		  0x4ac		,  31		,  24		
 #define	 reg_a_h_cs0_dqsb_invdelaysel    		  0x4ac		,  15		,  8		
 #define	 reg_a_h_cs0_loop_invdelaysel    		  0x4b0		,  28		,  24		
 #define	 reg_a_h_cs0_dm_invdelayselrx    		  0x4b0		,  14		,  8		
 #define	 reg_a_h_cs0_dq0_invdelayselrx   		  0x4b4		,  30		,  24		
 #define	 reg_a_h_cs0_dq1_invdelayselrx   		  0x4b4		,  22		,  16		
 #define	 reg_a_h_cs0_dq2_invdelayselrx   		  0x4b4		,  14		,  8		
 #define	 reg_a_h_cs0_dq3_invdelayselrx   		  0x4b4		,  6		,  0		
 #define	 reg_a_h_cs0_dq4_invdelayselrx   		  0x4b8		,  30		,  24		
 #define	 reg_a_h_cs0_dq5_invdelayselrx   		  0x4b8		,  22		,  16		
 #define	 reg_a_h_cs0_dq6_invdelayselrx   		  0x4b8		,  14		,  8		
 #define	 reg_a_h_cs0_dq7_invdelayselrx   		  0x4b8		,  6		,  0		
 #define	 reg_a_h_cs0_dqs_invdelayselrx   		  0x4bc		,  30		,  24		
 #define	 reg_a_h_cs0_dqsb_invdelayselrx  		  0x4bc		,  14		,  8		
 #define	 reg_a_h_cs1_dm_invdelaysel      		  0x4c0		,  7		,  0		
 #define	 reg_a_h_cs1_dq0_invdelaysel     		  0x4c4		,  31		,  24		
 #define	 reg_a_h_cs1_dq1_invdelaysel     		  0x4c4		,  23		,  16		
 #define	 reg_a_h_cs1_dq2_invdelaysel     		  0x4c4		,  15		,  8		
 #define	 reg_a_h_cs1_dq3_invdelaysel     		  0x4c4		,  7		,  0		
 #define	 reg_a_h_cs1_dq4_invdelaysel     		  0x4c8		,  31		,  24		
 #define	 reg_a_h_cs1_dq5_invdelaysel     		  0x4c8		,  23		,  16		
 #define	 reg_a_h_cs1_dq6_invdelaysel     		  0x4c8		,  15		,  8		
 #define	 reg_a_h_cs1_dq7_invdelaysel     		  0x4c8		,  7		,  0		
 #define	 reg_a_h_cs1_dqs_invdelaysel     		  0x4cc		,  31		,  24		
 #define	 reg_a_h_cs1_dqsb_invdelaysel    		  0x4cc		,  15		,  8		
 #define	 reg_a_h_cs1_loop_invdelaysel    		  0x4d0		,  28		,  24		
 #define	 reg_a_h_cs1_dm_invdelayselrx    		  0x4d0		,  14		,  8		
 #define	 reg_a_h_cs1_dq0_invdelayselrx   		  0x4d4		,  30		,  24		
 #define	 reg_a_h_cs1_dq1_invdelayselrx   		  0x4d4		,  22		,  16		
 #define	 reg_a_h_cs1_dq2_invdelayselrx   		  0x4d4		,  14		,  8		
 #define	 reg_a_h_cs1_dq3_invdelayselrx   		  0x4d4		,  6		,  0		
 #define	 reg_a_h_cs1_dq4_invdelayselrx   		  0x4d8		,  30		,  24		
 #define	 reg_a_h_cs1_dq5_invdelayselrx   		  0x4d8		,  22		,  16		
 #define	 reg_a_h_cs1_dq6_invdelayselrx   		  0x4d8		,  14		,  8		
 #define	 reg_a_h_cs1_dq7_invdelayselrx   		  0x4d8		,  6		,  0		
 #define	 reg_a_h_cs1_dqs_invdelayselrx   		  0x4dc		,  30		,  24		
 #define	 reg_a_h_cs1_dqsb_invdelayselrx  		  0x4dc		,  14		,  8		
 #define	 reg_a_h_rd_train_dqs_default    		  0x4e0		,  30		,  24		
 #define	 reg_a_h_train_dqs_default       		  0x4e0		,  23		,  16		
 #define	 reg_a_h_rd_train_dqs_range_max  		  0x4e0		,  14		,  8		
 #define	 reg_a_h_rd_train_dqs_range_min  		  0x4e0		,  6		,  0		
 #define	 reg_a_h_rdtrain_check_wrap0     		  0x4e4		,  15		,  8		
 #define	 reg_a_h_rdtrain_check_wrap1     		  0x4e4		,  7		,  0		
 #define	 reg_a_h_cs2_dq0_invdelaysel     		  0x580		,  31		,  24		
 #define	 reg_a_h_cs2_dq1_invdelaysel     		  0x580		,  23		,  16		
 #define	 reg_a_h_cs2_dq2_invdelaysel     		  0x580		,  15		,  8		
 #define	 reg_a_h_cs2_dq3_invdelaysel     		  0x580		,  7		,  0		
 #define	 reg_a_h_cs2_dq4_invdelaysel     		  0x584		,  31		,  24		
 #define	 reg_a_h_cs2_dq5_invdelaysel     		  0x584		,  23		,  16		
 #define	 reg_a_h_cs2_dq6_invdelaysel     		  0x584		,  15		,  8		
 #define	 reg_a_h_cs2_dq7_invdelaysel     		  0x584		,  7		,  0		
 #define	 reg_a_h_cs2_dqs_invdelaysel     		  0x588		,  31		,  24		
 #define	 reg_a_h_cs2_dqsb_invdelaysel    		  0x588		,  15		,  8		
 #define	 reg_a_h_cs2_loop_invdelaysel    		  0x58c		,  28		,  24		
 #define	 reg_a_h_cs2_dm_invdelaysel      		  0x58c		,  15		,  8		
 #define	 reg_a_h_cs2_dm_invdelayselrx    		  0x58c		,  6		,  0		
 #define	 reg_a_h_cs2_dq0_invdelayselrx   		  0x590		,  30		,  24		
 #define	 reg_a_h_cs2_dq1_invdelayselrx   		  0x590		,  22		,  16		
 #define	 reg_a_h_cs2_dq2_invdelayselrx   		  0x590		,  14		,  8		
 #define	 reg_a_h_cs2_dq3_invdelayselrx   		  0x590		,  6		,  0		
 #define	 reg_a_h_cs2_dq4_invdelayselrx   		  0x594		,  30		,  24		
 #define	 reg_a_h_cs2_dq5_invdelayselrx   		  0x594		,  22		,  16		
 #define	 reg_a_h_cs2_dq6_invdelayselrx   		  0x594		,  14		,  8		
 #define	 reg_a_h_cs2_dq7_invdelayselrx   		  0x594		,  6		,  0		
 #define	 reg_a_h_cs2_dqs_invdelayselrx   		  0x598		,  30		,  24		
 #define	 reg_a_h_cs2_dqsb_invdelayselrx  		  0x598		,  14		,  8		
 #define	 reg_a_h_cs3_dm_invdelaysel      		  0x59c		,  7		,  0		
 #define	 reg_a_h_cs3_dq0_invdelaysel     		  0x5a0		,  31		,  24		
 #define	 reg_a_h_cs3_dq1_invdelaysel     		  0x5a0		,  23		,  16		
 #define	 reg_a_h_cs3_dq2_invdelaysel     		  0x5a0		,  15		,  8		
 #define	 reg_a_h_cs3_dq3_invdelaysel     		  0x5a0		,  7		,  0		
 #define	 reg_a_h_cs3_dq4_invdelaysel     		  0x5a4		,  31		,  24		
 #define	 reg_a_h_cs3_dq5_invdelaysel     		  0x5a4		,  23		,  16		
 #define	 reg_a_h_cs3_dq6_invdelaysel     		  0x5a4		,  15		,  8		
 #define	 reg_a_h_cs3_dq7_invdelaysel     		  0x5a4		,  7		,  0		
 #define	 reg_a_h_cs3_dqs_invdelaysel     		  0x5a8		,  31		,  24		
 #define	 reg_a_h_cs3_dqsb_invdelaysel    		  0x5a8		,  15		,  8		
 #define	 reg_a_h_cs3_loop_invdelaysel    		  0x5ac		,  28		,  24		
 #define	 reg_a_h_cs3_dm_invdelayselrx    		  0x5ac		,  14		,  8		
 #define	 reg_a_h_cs3_dq0_invdelayselrx   		  0x5b0		,  30		,  24		
 #define	 reg_a_h_cs3_dq1_invdelayselrx   		  0x5b0		,  22		,  16		
 #define	 reg_a_h_cs3_dq2_invdelayselrx   		  0x5b0		,  14		,  8		
 #define	 reg_a_h_cs3_dq3_invdelayselrx   		  0x5b0		,  6		,  0		
 #define	 reg_a_h_cs3_dq4_invdelayselrx   		  0x5b4		,  30		,  24		
 #define	 reg_a_h_cs3_dq5_invdelayselrx   		  0x5b4		,  22		,  16		
 #define	 reg_a_h_cs3_dq6_invdelayselrx   		  0x5b4		,  14		,  8		
 #define	 reg_a_h_cs3_dq7_invdelayselrx   		  0x5b4		,  6		,  0		
 #define	 reg_a_h_cs3_dqs_invdelayselrx   		  0x5b8		,  30		,  24		
 #define	 reg_a_h_cs3_dqsb_invdelayselrx  		  0x5b8		,  14		,  8		
 #define	 reg_a_h_rxmen2_delay_bp         		  0x5bc		,  26		,  24		
 #define	 reg_a_h_rxmen2_ophsel_bp        		  0x5bc		,  23		,  21		
 #define	 reg_a_h_rxmen2_sdlltap_bp       		  0x5bc		,  20		,  16		
 #define	 reg_a_h_rxmen3_delay_bp         		  0x5bc		,  10		,  8		
 #define	 reg_a_h_rxmen3_ophsel_bp        		  0x5bc		,  7		,  5		
 #define	 reg_a_h_rxmen3_sdlltap_bp       		  0x5bc		,  4		,  0		
 #define	 reg_a_h_rdodt2_delay            		  0x5c0		,  26		,  24		
 #define	 reg_a_h_rdodt2_ophsel           		  0x5c0		,  23		,  21		
 #define	 reg_a_h_rdodt2_dllsel           		  0x5c0		,  20		,  16		
 #define	 reg_a_h_rdodt3_delay            		  0x5c0		,  10		,  8		
 #define	 reg_a_h_rdodt3_ophsel           		  0x5c0		,  7		,  5		
 #define	 reg_a_h_rdodt3_dllsel           		  0x5c0		,  4		,  0		
 #define	 reg_a_h_rrankdly_4x_cs2         		  0x5c4		,  5		,  3		
 #define	 reg_a_h_rrankdly_4x_cs3         		  0x5c4		,  2		,  0		
 #define	 reg_b_l_vref1_margsel_reg       		  0x600		,  31		,  23		
 #define	 reg_b_l_dq_odt_zqcali_en        		  0x600		,  22		,  22		
 #define	 reg_b_l_dq_drv_zqcali_en        		  0x600		,  21		,  21		
 #define	 reg_b_l_abutweakpddq_reg        		  0x600		,  20		,  20		
 #define	 reg_b_l_abutweakpubdq_reg       		  0x600		,  19		,  19		
 #define	 reg_b_l_abutdiffampseen_reg     		  0x600		,  18		,  18		
 #define	 reg_b_l_dqfben_reg              		  0x600		,  17		,  17		
 #define	 reg_b_l_dqfbsel_reg             		  0x600		,  16		,  16		
 #define	 reg_b_l_vref1_pd_reg            		  0x600		,  15		,  15		
 #define	 reg_b_l_abutslewpu_reg          		  0x600		,  12		,  8		
 #define	 reg_b_l_enb_lp4mode_reg         		  0x600		,  7		,  7		
 #define	 reg_b_l_dqsweakpd_reg           		  0x600		,  6		,  6		
 #define	 reg_b_l_dqsbweakpub_reg         		  0x600		,  5		,  5		
 #define	 reg_b_l_abutslewpd_reg          		  0x600		,  4		,  0		
 #define	 reg_b_l_abutnrcompdq4_reg       		  0x604		,  28		,  28		
 #define	 reg_b_l_abutnrcompdq3_reg       		  0x604		,  27		,  27		
 #define	 reg_b_l_abutnrcompdq2_reg       		  0x604		,  26		,  26		
 #define	 reg_b_l_abutnrcompdq1_reg       		  0x604		,  25		,  25		
 #define	 reg_b_l_abutnrcompdq0_reg       		  0x604		,  24		,  24		
 #define	 reg_b_l_abutprcompdq4_reg       		  0x604		,  20		,  20		
 #define	 reg_b_l_abutprcompdq3_reg       		  0x604		,  19		,  19		
 #define	 reg_b_l_abutprcompdq2_reg       		  0x604		,  18		,  18		
 #define	 reg_b_l_abutprcompdq1_reg       		  0x604		,  17		,  17		
 #define	 reg_b_l_abutprcompdq0_reg       		  0x604		,  16		,  16		
 #define	 reg_b_l_abutodtpddq4_reg        		  0x604		,  12		,  12		
 #define	 reg_b_l_abutodtpddq3_reg        		  0x604		,  11		,  11		
 #define	 reg_b_l_abutodtpddq2_reg        		  0x604		,  10		,  10		
 #define	 reg_b_l_abutodtpddq1_reg        		  0x604		,  9		,  9		
 #define	 reg_b_l_abutodtpddq0_reg        		  0x604		,  8		,  8		
 #define	 reg_b_l_abutodtpudq4_reg        		  0x604		,  4		,  4		
 #define	 reg_b_l_abutodtpudq3_reg        		  0x604		,  3		,  3		
 #define	 reg_b_l_abutodtpudq2_reg        		  0x604		,  2		,  2		
 #define	 reg_b_l_abutodtpudq1_reg        		  0x604		,  1		,  1		
 #define	 reg_b_l_abutodtpudq0_reg        		  0x604		,  0		,  0		
 #define	 reg_b_l_pvt_comp_en             		  0x608		,  20		,  20		
 #define	 reg_b_l_rxen_lp4                		  0x608		,  9		,  9		
 #define	 reg_b_l_lp4x_en                 		  0x608		,  8		,  8		
 #define	 reg_b_l_weakpd_reg              		  0x608		,  3		,  2		
 #define	 reg_b_l_weakpub_reg             		  0x608		,  1		,  0		
 #define	 reg_b_l_rxmen0_delay_bp         		  0x610		,  26		,  24		
 #define	 reg_b_l_rxmen0_ophsel_bp        		  0x610		,  23		,  21		
 #define	 reg_b_l_rxmen0_sdlltap_bp       		  0x610		,  20		,  16		
 #define	 reg_b_l_rxmen1_delay_bp         		  0x610		,  10		,  8		
 #define	 reg_b_l_rxmen1_ophsel_bp        		  0x610		,  7		,  5		
 #define	 reg_b_l_rxmen1_sdlltap_bp       		  0x610		,  4		,  0		
 #define	 reg_b_l_rdodt0_delay            		  0x614		,  26		,  24		
 #define	 reg_b_l_rdodt0_ophsel           		  0x614		,  23		,  21		
 #define	 reg_b_l_rdodt0_dllsel           		  0x614		,  20		,  16		
 #define	 reg_b_l_rdodt1_delay            		  0x614		,  10		,  8		
 #define	 reg_b_l_rdodt1_ophsel           		  0x614		,  7		,  5		
 #define	 reg_b_l_rdodt1_dllsel           		  0x614		,  4		,  0		
 #define	 reg_b_l_rxm4p5en_cs3            		  0x618		,  30		,  30		
 #define	 reg_b_l_rxm4p5en_cs2            		  0x618		,  29		,  29		
 #define	 reg_b_l_dm_obsdataen            		  0x618		,  28		,  28		
 #define	 reg_b_l_dqobsmuxsel             		  0x618		,  27		,  24		
 #define	 reg_b_l_dqout_mux               		  0x618		,  22		,  22		
 #define	 reg_b_l_dmout_mux               		  0x618		,  21		,  21		
 #define	 reg_b_l_dq_ph90en_bp            		  0x618		,  20		,  20		
 #define	 reg_b_l_dqs_ph90en_bp           		  0x618		,  19		,  19		
 #define	 reg_b_l_rcvdqsmodsel            		  0x618		,  18		,  18		
 #define	 reg_b_l_selfclren               		  0x618		,  17		,  17		
 #define	 reg_b_l_wrptrclrb               		  0x618		,  16		,  16		
 #define	 reg_b_l_rxm_odiffampen          		  0x618		,  15		,  15		
 #define	 reg_b_l_abutobsmodeen           		  0x618		,  14		,  14		
 #define	 reg_b_l_rxm4p5en_cs0            		  0x618		,  12		,  12		
 #define	 reg_b_l_tsm_iobufact_bp         		  0x618		,  11		,  11		
 #define	 reg_b_l_rxpst_bp                		  0x618		,  10		,  10		
 #define	 reg_b_l_rxm4p5en_cs1            		  0x618		,  8		,  8		
 #define	 reg_b_l_rrankdly_4x_cs0         		  0x618		,  5		,  3		
 #define	 reg_b_l_rrankdly_4x_cs1         		  0x618		,  2		,  0		
 #define	 reg_b_l_dq_invdelay_lp_en       		  0x61c		,  11		,  11		
 #define	 reg_b_l_wrankphsel_0            		  0x61c		,  10		,  8		
 #define	 reg_b_l_wrankphsel_1            		  0x61c		,  2		,  0		
 #define	 reg_b_l_cs0_dm_invdelaysel      		  0x620		,  7		,  0		
 #define	 reg_b_l_cs0_dq0_invdelaysel     		  0x624		,  31		,  24		
 #define	 reg_b_l_cs0_dq1_invdelaysel     		  0x624		,  23		,  16		
 #define	 reg_b_l_cs0_dq2_invdelaysel     		  0x624		,  15		,  8		
 #define	 reg_b_l_cs0_dq3_invdelaysel     		  0x624		,  7		,  0		
 #define	 reg_b_l_cs0_dq4_invdelaysel     		  0x628		,  31		,  24		
 #define	 reg_b_l_cs0_dq5_invdelaysel     		  0x628		,  23		,  16		
 #define	 reg_b_l_cs0_dq6_invdelaysel     		  0x628		,  15		,  8		
 #define	 reg_b_l_cs0_dq7_invdelaysel     		  0x628		,  7		,  0		
 #define	 reg_b_l_cs0_dqs_invdelaysel     		  0x62c		,  31		,  24		
 #define	 reg_b_l_cs0_dqsb_invdelaysel    		  0x62c		,  15		,  8		
 #define	 reg_b_l_cs0_loop_invdelaysel    		  0x630		,  28		,  24		
 #define	 reg_b_l_cs0_dm_invdelayselrx    		  0x630		,  14		,  8		
 #define	 reg_b_l_cs0_dq0_invdelayselrx   		  0x634		,  30		,  24		
 #define	 reg_b_l_cs0_dq1_invdelayselrx   		  0x634		,  22		,  16		
 #define	 reg_b_l_cs0_dq2_invdelayselrx   		  0x634		,  14		,  8		
 #define	 reg_b_l_cs0_dq3_invdelayselrx   		  0x634		,  6		,  0		
 #define	 reg_b_l_cs0_dq4_invdelayselrx   		  0x638		,  30		,  24		
 #define	 reg_b_l_cs0_dq5_invdelayselrx   		  0x638		,  22		,  16		
 #define	 reg_b_l_cs0_dq6_invdelayselrx   		  0x638		,  14		,  8		
 #define	 reg_b_l_cs0_dq7_invdelayselrx   		  0x638		,  6		,  0		
 #define	 reg_b_l_cs0_dqs_invdelayselrx   		  0x63c		,  30		,  24		
 #define	 reg_b_l_cs0_dqsb_invdelayselrx  		  0x63c		,  14		,  8		
 #define	 reg_b_l_cs1_dm_invdelaysel      		  0x640		,  7		,  0		
 #define	 reg_b_l_cs1_dq0_invdelaysel     		  0x644		,  31		,  24		
 #define	 reg_b_l_cs1_dq1_invdelaysel     		  0x644		,  23		,  16		
 #define	 reg_b_l_cs1_dq2_invdelaysel     		  0x644		,  15		,  8		
 #define	 reg_b_l_cs1_dq3_invdelaysel     		  0x644		,  7		,  0		
 #define	 reg_b_l_cs1_dq4_invdelaysel     		  0x648		,  31		,  24		
 #define	 reg_b_l_cs1_dq5_invdelaysel     		  0x648		,  23		,  16		
 #define	 reg_b_l_cs1_dq6_invdelaysel     		  0x648		,  15		,  8		
 #define	 reg_b_l_cs1_dq7_invdelaysel     		  0x648		,  7		,  0		
 #define	 reg_b_l_cs1_dqs_invdelaysel     		  0x64c		,  31		,  24		
 #define	 reg_b_l_cs1_dqsb_invdelaysel    		  0x64c		,  15		,  8		
 #define	 reg_b_l_cs1_loop_invdelaysel    		  0x650		,  28		,  24		
 #define	 reg_b_l_cs1_dm_invdelayselrx    		  0x650		,  14		,  8		
 #define	 reg_b_l_cs1_dq0_invdelayselrx   		  0x654		,  30		,  24		
 #define	 reg_b_l_cs1_dq1_invdelayselrx   		  0x654		,  22		,  16		
 #define	 reg_b_l_cs1_dq2_invdelayselrx   		  0x654		,  14		,  8		
 #define	 reg_b_l_cs1_dq3_invdelayselrx   		  0x654		,  6		,  0		
 #define	 reg_b_l_cs1_dq4_invdelayselrx   		  0x658		,  30		,  24		
 #define	 reg_b_l_cs1_dq5_invdelayselrx   		  0x658		,  22		,  16		
 #define	 reg_b_l_cs1_dq6_invdelayselrx   		  0x658		,  14		,  8		
 #define	 reg_b_l_cs1_dq7_invdelayselrx   		  0x658		,  6		,  0		
 #define	 reg_b_l_cs1_dqs_invdelayselrx   		  0x65c		,  30		,  24		
 #define	 reg_b_l_cs1_dqsb_invdelayselrx  		  0x65c		,  14		,  8		
 #define	 reg_b_l_rd_train_dqs_default    		  0x660		,  30		,  24		
 #define	 reg_b_l_train_dqs_default       		  0x660		,  23		,  16		
 #define	 reg_b_l_rd_train_dqs_range_max  		  0x660		,  14		,  8		
 #define	 reg_b_l_rd_train_dqs_range_min  		  0x660		,  6		,  0		
 #define	 reg_b_l_rdtrain_check_wrap0     		  0x664		,  15		,  8		
 #define	 reg_b_l_rdtrain_check_wrap1     		  0x664		,  7		,  0		
 #define	 reg_b_l_cs2_dq0_invdelaysel     		  0x700		,  31		,  24		
 #define	 reg_b_l_cs2_dq1_invdelaysel     		  0x700		,  23		,  16		
 #define	 reg_b_l_cs2_dq2_invdelaysel     		  0x700		,  15		,  8		
 #define	 reg_b_l_cs2_dq3_invdelaysel     		  0x700		,  7		,  0		
 #define	 reg_b_l_cs2_dq4_invdelaysel     		  0x704		,  31		,  24		
 #define	 reg_b_l_cs2_dq5_invdelaysel     		  0x704		,  23		,  16		
 #define	 reg_b_l_cs2_dq6_invdelaysel     		  0x704		,  15		,  8		
 #define	 reg_b_l_cs2_dq7_invdelaysel     		  0x704		,  7		,  0		
 #define	 reg_b_l_cs2_dqs_invdelaysel     		  0x708		,  31		,  24		
 #define	 reg_b_l_cs2_dqsb_invdelaysel    		  0x708		,  15		,  8		
 #define	 reg_b_l_cs2_loop_invdelaysel    		  0x70c		,  28		,  24		
 #define	 reg_b_l_cs2_dm_invdelaysel      		  0x70c		,  15		,  8		
 #define	 reg_b_l_cs2_dm_invdelayselrx    		  0x70c		,  6		,  0		
 #define	 reg_b_l_cs2_dq0_invdelayselrx   		  0x710		,  30		,  24		
 #define	 reg_b_l_cs2_dq1_invdelayselrx   		  0x710		,  22		,  16		
 #define	 reg_b_l_cs2_dq2_invdelayselrx   		  0x710		,  14		,  8		
 #define	 reg_b_l_cs2_dq3_invdelayselrx   		  0x710		,  6		,  0		
 #define	 reg_b_l_cs2_dq4_invdelayselrx   		  0x714		,  30		,  24		
 #define	 reg_b_l_cs2_dq5_invdelayselrx   		  0x714		,  22		,  16		
 #define	 reg_b_l_cs2_dq6_invdelayselrx   		  0x714		,  14		,  8		
 #define	 reg_b_l_cs2_dq7_invdelayselrx   		  0x714		,  6		,  0		
 #define	 reg_b_l_cs2_dqs_invdelayselrx   		  0x718		,  30		,  24		
 #define	 reg_b_l_cs2_dqsb_invdelayselrx  		  0x718		,  14		,  8		
 #define	 reg_b_l_cs3_dm_invdelaysel      		  0x71c		,  7		,  0		
 #define	 reg_b_l_cs3_dq0_invdelaysel     		  0x720		,  31		,  24		
 #define	 reg_b_l_cs3_dq1_invdelaysel     		  0x720		,  23		,  16		
 #define	 reg_b_l_cs3_dq2_invdelaysel     		  0x720		,  15		,  8		
 #define	 reg_b_l_cs3_dq3_invdelaysel     		  0x720		,  7		,  0		
 #define	 reg_b_l_cs3_dq4_invdelaysel     		  0x724		,  31		,  24		
 #define	 reg_b_l_cs3_dq5_invdelaysel     		  0x724		,  23		,  16		
 #define	 reg_b_l_cs3_dq6_invdelaysel     		  0x724		,  15		,  8		
 #define	 reg_b_l_cs3_dq7_invdelaysel     		  0x724		,  7		,  0		
 #define	 reg_b_l_cs3_dqs_invdelaysel     		  0x728		,  31		,  24		
 #define	 reg_b_l_cs3_dqsb_invdelaysel    		  0x728		,  15		,  8		
 #define	 reg_b_l_cs3_loop_invdelaysel    		  0x72c		,  28		,  24		
 #define	 reg_b_l_cs3_dm_invdelayselrx    		  0x72c		,  14		,  8		
 #define	 reg_b_l_cs3_dq0_invdelayselrx   		  0x730		,  30		,  24		
 #define	 reg_b_l_cs3_dq1_invdelayselrx   		  0x730		,  22		,  16		
 #define	 reg_b_l_cs3_dq2_invdelayselrx   		  0x730		,  14		,  8		
 #define	 reg_b_l_cs3_dq3_invdelayselrx   		  0x730		,  6		,  0		
 #define	 reg_b_l_cs3_dq4_invdelayselrx   		  0x734		,  30		,  24		
 #define	 reg_b_l_cs3_dq5_invdelayselrx   		  0x734		,  22		,  16		
 #define	 reg_b_l_cs3_dq6_invdelayselrx   		  0x734		,  14		,  8		
 #define	 reg_b_l_cs3_dq7_invdelayselrx   		  0x734		,  6		,  0		
 #define	 reg_b_l_cs3_dqs_invdelayselrx   		  0x738		,  30		,  24		
 #define	 reg_b_l_cs3_dqsb_invdelayselrx  		  0x738		,  14		,  8		
 #define	 reg_b_l_rxmen2_delay_bp         		  0x73c		,  26		,  24		
 #define	 reg_b_l_rxmen2_ophsel_bp        		  0x73c		,  23		,  21		
 #define	 reg_b_l_rxmen2_sdlltap_bp       		  0x73c		,  20		,  16		
 #define	 reg_b_l_rxmen3_delay_bp         		  0x73c		,  10		,  8		
 #define	 reg_b_l_rxmen3_ophsel_bp        		  0x73c		,  7		,  5		
 #define	 reg_b_l_rxmen3_sdlltap_bp       		  0x73c		,  4		,  0		
 #define	 reg_b_l_rdodt2_delay            		  0x740		,  26		,  24		
 #define	 reg_b_l_rdodt2_ophsel           		  0x740		,  23		,  21		
 #define	 reg_b_l_rdodt2_dllsel           		  0x740		,  20		,  16		
 #define	 reg_b_l_rdodt3_delay            		  0x740		,  10		,  8		
 #define	 reg_b_l_rdodt3_ophsel           		  0x740		,  7		,  5		
 #define	 reg_b_l_rdodt3_dllsel           		  0x740		,  4		,  0		
 #define	 reg_b_l_rrankdly_4x_cs2         		  0x744		,  5		,  3		
 #define	 reg_b_l_rrankdly_4x_cs3         		  0x744		,  2		,  0		
 #define	 reg_b_h_vref1_margsel_reg       		  0x780		,  31		,  23		
 #define	 reg_b_h_dq_odt_zqcali_en        		  0x780		,  22		,  22		
 #define	 reg_b_h_dq_drv_zqcali_en        		  0x780		,  21		,  21		
 #define	 reg_b_h_abutweakpddq_reg        		  0x780		,  20		,  20		
 #define	 reg_b_h_abutweakpubdq_reg       		  0x780		,  19		,  19		
 #define	 reg_b_h_abutdiffampseen_reg     		  0x780		,  18		,  18		
 #define	 reg_b_h_dqfben_reg              		  0x780		,  17		,  17		
 #define	 reg_b_h_dqfbsel_reg             		  0x780		,  16		,  16		
 #define	 reg_b_h_vref1_pd_reg            		  0x780		,  15		,  15		
 #define	 reg_b_h_abutslewpu_reg          		  0x780		,  12		,  8		
 #define	 reg_b_h_enb_lp4mode_reg         		  0x780		,  7		,  7		
 #define	 reg_b_h_dqsweakpd_reg           		  0x780		,  6		,  6		
 #define	 reg_b_h_dqsbweakpub_reg         		  0x780		,  5		,  5		
 #define	 reg_b_h_abutslewpd_reg          		  0x780		,  4		,  0		
 #define	 reg_b_h_abutnrcompdq4_reg       		  0x784		,  28		,  28		
 #define	 reg_b_h_abutnrcompdq3_reg       		  0x784		,  27		,  27		
 #define	 reg_b_h_abutnrcompdq2_reg       		  0x784		,  26		,  26		
 #define	 reg_b_h_abutnrcompdq1_reg       		  0x784		,  25		,  25		
 #define	 reg_b_h_abutnrcompdq0_reg       		  0x784		,  24		,  24		
 #define	 reg_b_h_abutprcompdq4_reg       		  0x784		,  20		,  20		
 #define	 reg_b_h_abutprcompdq3_reg       		  0x784		,  19		,  19		
 #define	 reg_b_h_abutprcompdq2_reg       		  0x784		,  18		,  18		
 #define	 reg_b_h_abutprcompdq1_reg       		  0x784		,  17		,  17		
 #define	 reg_b_h_abutprcompdq0_reg       		  0x784		,  16		,  16		
 #define	 reg_b_h_abutodtpddq4_reg        		  0x784		,  12		,  12		
 #define	 reg_b_h_abutodtpddq3_reg        		  0x784		,  11		,  11		
 #define	 reg_b_h_abutodtpddq2_reg        		  0x784		,  10		,  10		
 #define	 reg_b_h_abutodtpddq1_reg        		  0x784		,  9		,  9		
 #define	 reg_b_h_abutodtpddq0_reg        		  0x784		,  8		,  8		
 #define	 reg_b_h_abutodtpudq4_reg        		  0x784		,  4		,  4		
 #define	 reg_b_h_abutodtpudq3_reg        		  0x784		,  3		,  3		
 #define	 reg_b_h_abutodtpudq2_reg        		  0x784		,  2		,  2		
 #define	 reg_b_h_abutodtpudq1_reg        		  0x784		,  1		,  1		
 #define	 reg_b_h_abutodtpudq0_reg        		  0x784		,  0		,  0		
 #define	 reg_b_h_pvt_comp_en             		  0x788		,  27		,  27		
 #define	 reg_b_h_rxen_lp4                		  0x788		,  9		,  9		
 #define	 reg_b_h_lp4x_en                 		  0x788		,  8		,  8		
 #define	 reg_b_h_weakpd_reg              		  0x788		,  3		,  2		
 #define	 reg_b_h_weakpub_reg             		  0x788		,  1		,  0		
 #define	 reg_b_h_rxmen0_delay_bp         		  0x790		,  26		,  24		
 #define	 reg_b_h_rxmen0_ophsel_bp        		  0x790		,  23		,  21		
 #define	 reg_b_h_rxmen0_sdlltap_bp       		  0x790		,  20		,  16		
 #define	 reg_b_h_rxmen1_delay_bp         		  0x790		,  10		,  8		
 #define	 reg_b_h_rxmen1_ophsel_bp        		  0x790		,  7		,  5		
 #define	 reg_b_h_rxmen1_sdlltap_bp       		  0x790		,  4		,  0		
 #define	 reg_b_h_rdodt0_delay            		  0x794		,  26		,  24		
 #define	 reg_b_h_rdodt0_ophsel           		  0x794		,  23		,  21		
 #define	 reg_b_h_rdodt0_dllsel           		  0x794		,  20		,  16		
 #define	 reg_b_h_rdodt1_delay            		  0x794		,  10		,  8		
 #define	 reg_b_h_rdodt1_ophsel           		  0x794		,  7		,  5		
 #define	 reg_b_h_rdodt1_dllsel           		  0x794		,  4		,  0		
 #define	 reg_b_h_rxm4p5en_cs3            		  0x798		,  30		,  30		
 #define	 reg_b_h_rxm4p5en_cs2            		  0x798		,  29		,  29		
 #define	 reg_b_h_dm_obsdataen            		  0x798		,  28		,  28		
 #define	 reg_b_h_dqobsmuxsel             		  0x798		,  27		,  24		
 #define	 reg_b_h_dqout_mux               		  0x798		,  22		,  22		
 #define	 reg_b_h_dmout_mux               		  0x798		,  21		,  21		
 #define	 reg_b_h_dq_ph90en_bp            		  0x798		,  20		,  20		
 #define	 reg_b_h_dqs_ph90en_bp           		  0x798		,  19		,  19		
 #define	 reg_b_h_rcvdqsmodsel            		  0x798		,  18		,  18		
 #define	 reg_b_h_selfclren               		  0x798		,  17		,  17		
 #define	 reg_b_h_wrptrclrb               		  0x798		,  16		,  16		
 #define	 reg_b_h_rxm_odiffampen          		  0x798		,  15		,  15		
 #define	 reg_b_h_abutobsmodeen           		  0x798		,  14		,  14		
 #define	 reg_b_h_rxm4p5en_cs0            		  0x798		,  12		,  12		
 #define	 reg_b_h_tsm_iobufact_bp         		  0x798		,  11		,  11		
 #define	 reg_b_h_rxpst_bp                		  0x798		,  10		,  10		
 #define	 reg_b_h_rxm4p5en_cs1            		  0x798		,  8		,  8		
 #define	 reg_b_h_rrankdly_4x_cs0         		  0x798		,  5		,  3		
 #define	 reg_b_h_rrankdly_4x_cs1         		  0x798		,  2		,  0		
 #define	 reg_b_h_dq_invdelay_lp_en       		  0x79c		,  11		,  11		
 #define	 reg_b_h_wrankphsel_0            		  0x79c		,  10		,  8		
 #define	 reg_b_h_wrankphsel_1            		  0x79c		,  2		,  0		
 #define	 reg_b_h_cs0_dm_invdelaysel      		  0x7a0		,  7		,  0		
 #define	 reg_b_h_cs0_dq0_invdelaysel     		  0x7a4		,  31		,  24		
 #define	 reg_b_h_cs0_dq1_invdelaysel     		  0x7a4		,  23		,  16		
 #define	 reg_b_h_cs0_dq2_invdelaysel     		  0x7a4		,  15		,  8		
 #define	 reg_b_h_cs0_dq3_invdelaysel     		  0x7a4		,  7		,  0		
 #define	 reg_b_h_cs0_dq4_invdelaysel     		  0x7a8		,  31		,  24		
 #define	 reg_b_h_cs0_dq5_invdelaysel     		  0x7a8		,  23		,  16		
 #define	 reg_b_h_cs0_dq6_invdelaysel     		  0x7a8		,  15		,  8		
 #define	 reg_b_h_cs0_dq7_invdelaysel     		  0x7a8		,  7		,  0		
 #define	 reg_b_h_cs0_dqs_invdelaysel     		  0x7ac		,  31		,  24		
 #define	 reg_b_h_cs0_dqsb_invdelaysel    		  0x7ac		,  15		,  8		
 #define	 reg_b_h_cs0_loop_invdelaysel    		  0x7b0		,  28		,  24		
 #define	 reg_b_h_cs0_dm_invdelayselrx    		  0x7b0		,  14		,  8		
 #define	 reg_b_h_cs0_dq0_invdelayselrx   		  0x7b4		,  30		,  24		
 #define	 reg_b_h_cs0_dq1_invdelayselrx   		  0x7b4		,  22		,  16		
 #define	 reg_b_h_cs0_dq2_invdelayselrx   		  0x7b4		,  14		,  8		
 #define	 reg_b_h_cs0_dq3_invdelayselrx   		  0x7b4		,  6		,  0		
 #define	 reg_b_h_cs0_dq4_invdelayselrx   		  0x7b8		,  30		,  24		
 #define	 reg_b_h_cs0_dq5_invdelayselrx   		  0x7b8		,  22		,  16		
 #define	 reg_b_h_cs0_dq6_invdelayselrx   		  0x7b8		,  14		,  8		
 #define	 reg_b_h_cs0_dq7_invdelayselrx   		  0x7b8		,  6		,  0		
 #define	 reg_b_h_cs0_dqs_invdelayselrx   		  0x7bc		,  30		,  24		
 #define	 reg_b_h_cs0_dqsb_invdelayselrx  		  0x7bc		,  14		,  8		
 #define	 reg_b_h_cs1_dm_invdelaysel      		  0x7c0		,  7		,  0		
 #define	 reg_b_h_cs1_dq0_invdelaysel     		  0x7c4		,  31		,  24		
 #define	 reg_b_h_cs1_dq1_invdelaysel     		  0x7c4		,  23		,  16		
 #define	 reg_b_h_cs1_dq2_invdelaysel     		  0x7c4		,  15		,  8		
 #define	 reg_b_h_cs1_dq3_invdelaysel     		  0x7c4		,  7		,  0		
 #define	 reg_b_h_cs1_dq4_invdelaysel     		  0x7c8		,  31		,  24		
 #define	 reg_b_h_cs1_dq5_invdelaysel     		  0x7c8		,  23		,  16		
 #define	 reg_b_h_cs1_dq6_invdelaysel     		  0x7c8		,  15		,  8		
 #define	 reg_b_h_cs1_dq7_invdelaysel     		  0x7c8		,  7		,  0		
 #define	 reg_b_h_cs1_dqs_invdelaysel     		  0x7cc		,  31		,  24		
 #define	 reg_b_h_cs1_dqsb_invdelaysel    		  0x7cc		,  15		,  8		
 #define	 reg_b_h_cs1_loop_invdelaysel    		  0x7d0		,  28		,  24		
 #define	 reg_b_h_cs1_dm_invdelayselrx    		  0x7d0		,  14		,  8		
 #define	 reg_b_h_cs1_dq0_invdelayselrx   		  0x7d4		,  30		,  24		
 #define	 reg_b_h_cs1_dq1_invdelayselrx   		  0x7d4		,  22		,  16		
 #define	 reg_b_h_cs1_dq2_invdelayselrx   		  0x7d4		,  14		,  8		
 #define	 reg_b_h_cs1_dq3_invdelayselrx   		  0x7d4		,  6		,  0		
 #define	 reg_b_h_cs1_dq4_invdelayselrx   		  0x7d8		,  30		,  24		
 #define	 reg_b_h_cs1_dq5_invdelayselrx   		  0x7d8		,  22		,  16		
 #define	 reg_b_h_cs1_dq6_invdelayselrx   		  0x7d8		,  14		,  8		
 #define	 reg_b_h_cs1_dq7_invdelayselrx   		  0x7d8		,  6		,  0		
 #define	 reg_b_h_cs1_dqs_invdelayselrx   		  0x7dc		,  30		,  24		
 #define	 reg_b_h_cs1_dqsb_invdelayselrx  		  0x7dc		,  14		,  8		
 #define	 reg_b_h_rd_train_dqs_default    		  0x7e0		,  30		,  24		
 #define	 reg_b_h_train_dqs_default       		  0x7e0		,  23		,  16		
 #define	 reg_b_h_rd_train_dqs_range_max  		  0x7e0		,  14		,  8		
 #define	 reg_b_h_rd_train_dqs_range_min  		  0x7e0		,  6		,  0		
 #define	 reg_b_h_rdtrain_check_wrap0     		  0x7e4		,  15		,  8		
 #define	 reg_b_h_rdtrain_check_wrap1     		  0x7e4		,  7		,  0		
 #define	 reg_b_h_cs2_dq0_invdelaysel     		  0x880		,  31		,  24		
 #define	 reg_b_h_cs2_dq1_invdelaysel     		  0x880		,  23		,  16		
 #define	 reg_b_h_cs2_dq2_invdelaysel     		  0x880		,  15		,  8		
 #define	 reg_b_h_cs2_dq3_invdelaysel     		  0x880		,  7		,  0		
 #define	 reg_b_h_cs2_dq4_invdelaysel     		  0x884		,  31		,  24		
 #define	 reg_b_h_cs2_dq5_invdelaysel     		  0x884		,  23		,  16		
 #define	 reg_b_h_cs2_dq6_invdelaysel     		  0x884		,  15		,  8		
 #define	 reg_b_h_cs2_dq7_invdelaysel     		  0x884		,  7		,  0		
 #define	 reg_b_h_cs2_dqs_invdelaysel     		  0x888		,  31		,  24		
 #define	 reg_b_h_cs2_dqsb_invdelaysel    		  0x888		,  15		,  8		
 #define	 reg_b_h_cs2_loop_invdelaysel    		  0x88c		,  28		,  24		
 #define	 reg_b_h_cs2_dm_invdelaysel      		  0x88c		,  15		,  8		
 #define	 reg_b_h_cs2_dm_invdelayselrx    		  0x88c		,  6		,  0		
 #define	 reg_b_h_cs2_dq0_invdelayselrx   		  0x890		,  30		,  24		
 #define	 reg_b_h_cs2_dq1_invdelayselrx   		  0x890		,  22		,  16		
 #define	 reg_b_h_cs2_dq2_invdelayselrx   		  0x890		,  14		,  8		
 #define	 reg_b_h_cs2_dq3_invdelayselrx   		  0x890		,  6		,  0		
 #define	 reg_b_h_cs2_dq4_invdelayselrx   		  0x894		,  30		,  24		
 #define	 reg_b_h_cs2_dq5_invdelayselrx   		  0x894		,  22		,  16		
 #define	 reg_b_h_cs2_dq6_invdelayselrx   		  0x894		,  14		,  8		
 #define	 reg_b_h_cs2_dq7_invdelayselrx   		  0x894		,  6		,  0		
 #define	 reg_b_h_cs2_dqs_invdelayselrx   		  0x898		,  30		,  24		
 #define	 reg_b_h_cs2_dqsb_invdelayselrx  		  0x898		,  14		,  8		
 #define	 reg_b_h_cs3_dm_invdelaysel      		  0x89c		,  7		,  0		
 #define	 reg_b_h_cs3_dq0_invdelaysel     		  0x8a0		,  31		,  24		
 #define	 reg_b_h_cs3_dq1_invdelaysel     		  0x8a0		,  23		,  16		
 #define	 reg_b_h_cs3_dq2_invdelaysel     		  0x8a0		,  15		,  8		
 #define	 reg_b_h_cs3_dq3_invdelaysel     		  0x8a0		,  7		,  0		
 #define	 reg_b_h_cs3_dq4_invdelaysel     		  0x8a4		,  31		,  24		
 #define	 reg_b_h_cs3_dq5_invdelaysel     		  0x8a4		,  23		,  16		
 #define	 reg_b_h_cs3_dq6_invdelaysel     		  0x8a4		,  15		,  8		
 #define	 reg_b_h_cs3_dq7_invdelaysel     		  0x8a4		,  7		,  0		
 #define	 reg_b_h_cs3_dqs_invdelaysel     		  0x8a8		,  31		,  24		
 #define	 reg_b_h_cs3_dqsb_invdelaysel    		  0x8a8		,  15		,  8		
 #define	 reg_b_h_cs3_loop_invdelaysel    		  0x8ac		,  28		,  24		
 #define	 reg_b_h_cs3_dm_invdelayselrx    		  0x8ac		,  14		,  8		
 #define	 reg_b_h_cs3_dq0_invdelayselrx   		  0x8b0		,  30		,  24		
 #define	 reg_b_h_cs3_dq1_invdelayselrx   		  0x8b0		,  22		,  16		
 #define	 reg_b_h_cs3_dq2_invdelayselrx   		  0x8b0		,  14		,  8		
 #define	 reg_b_h_cs3_dq3_invdelayselrx   		  0x8b0		,  6		,  0		
 #define	 reg_b_h_cs3_dq4_invdelayselrx   		  0x8b4		,  30		,  24		
 #define	 reg_b_h_cs3_dq5_invdelayselrx   		  0x8b4		,  22		,  16		
 #define	 reg_b_h_cs3_dq6_invdelayselrx   		  0x8b4		,  14		,  8		
 #define	 reg_b_h_cs3_dq7_invdelayselrx   		  0x8b4		,  6		,  0		
 #define	 reg_b_h_cs3_dqs_invdelayselrx   		  0x8b8		,  30		,  24		
 #define	 reg_b_h_cs3_dqsb_invdelayselrx  		  0x8b8		,  14		,  8		
 #define	 reg_b_h_rxmen2_delay_bp         		  0x8bc		,  26		,  24		
 #define	 reg_b_h_rxmen2_ophsel_bp        		  0x8bc		,  23		,  21		
 #define	 reg_b_h_rxmen2_sdlltap_bp       		  0x8bc		,  20		,  16		
 #define	 reg_b_h_rxmen3_delay_bp         		  0x8bc		,  10		,  8		
 #define	 reg_b_h_rxmen3_ophsel_bp        		  0x8bc		,  7		,  5		
 #define	 reg_b_h_rxmen3_sdlltap_bp       		  0x8bc		,  4		,  0		
 #define	 reg_b_h_rdodt2_delay            		  0x8c0		,  26		,  24		
 #define	 reg_b_h_rdodt2_ophsel           		  0x8c0		,  23		,  21		
 #define	 reg_b_h_rdodt2_dllsel           		  0x8c0		,  20		,  16		
 #define	 reg_b_h_rdodt3_delay            		  0x8c0		,  10		,  8		
 #define	 reg_b_h_rdodt3_ophsel           		  0x8c0		,  7		,  5		
 #define	 reg_b_h_rdodt3_dllsel           		  0x8c0		,  4		,  0		
 #define	 reg_b_h_rrankdly_4x_cs2         		  0x8c4		,  5		,  3		
 #define	 reg_b_h_rrankdly_4x_cs3         		  0x8c4		,  2		,  0		
 #define	 reg_c_l_vref1_margsel_reg       		  0x900		,  31		,  23		
 #define	 reg_c_l_dq_odt_zqcali_en        		  0x900		,  22		,  22		
 #define	 reg_c_l_dq_drv_zqcali_en        		  0x900		,  21		,  21		
 #define	 reg_c_l_abutweakpddq_reg        		  0x900		,  20		,  20		
 #define	 reg_c_l_abutweakpubdq_reg       		  0x900		,  19		,  19		
 #define	 reg_c_l_abutdiffampseen_reg     		  0x900		,  18		,  18		
 #define	 reg_c_l_dqfben_reg              		  0x900		,  17		,  17		
 #define	 reg_c_l_dqfbsel_reg             		  0x900		,  16		,  16		
 #define	 reg_c_l_vref1_pd_reg            		  0x900		,  15		,  15		
 #define	 reg_c_l_abutslewpu_reg          		  0x900		,  12		,  8		
 #define	 reg_c_l_enb_lp4mode_reg         		  0x900		,  7		,  7		
 #define	 reg_c_l_dqsweakpd_reg           		  0x900		,  6		,  6		
 #define	 reg_c_l_dqsbweakpub_reg         		  0x900		,  5		,  5		
 #define	 reg_c_l_abutslewpd_reg          		  0x900		,  4		,  0		
 #define	 reg_c_l_abutnrcompdq4_reg       		  0x904		,  28		,  28		
 #define	 reg_c_l_abutnrcompdq3_reg       		  0x904		,  27		,  27		
 #define	 reg_c_l_abutnrcompdq2_reg       		  0x904		,  26		,  26		
 #define	 reg_c_l_abutnrcompdq1_reg       		  0x904		,  25		,  25		
 #define	 reg_c_l_abutnrcompdq0_reg       		  0x904		,  24		,  24		
 #define	 reg_c_l_abutprcompdq4_reg       		  0x904		,  20		,  20		
 #define	 reg_c_l_abutprcompdq3_reg       		  0x904		,  19		,  19		
 #define	 reg_c_l_abutprcompdq2_reg       		  0x904		,  18		,  18		
 #define	 reg_c_l_abutprcompdq1_reg       		  0x904		,  17		,  17		
 #define	 reg_c_l_abutprcompdq0_reg       		  0x904		,  16		,  16		
 #define	 reg_c_l_abutodtpddq4_reg        		  0x904		,  12		,  12		
 #define	 reg_c_l_abutodtpddq3_reg        		  0x904		,  11		,  11		
 #define	 reg_c_l_abutodtpddq2_reg        		  0x904		,  10		,  10		
 #define	 reg_c_l_abutodtpddq1_reg        		  0x904		,  9		,  9		
 #define	 reg_c_l_abutodtpddq0_reg        		  0x904		,  8		,  8		
 #define	 reg_c_l_abutodtpudq4_reg        		  0x904		,  4		,  4		
 #define	 reg_c_l_abutodtpudq3_reg        		  0x904		,  3		,  3		
 #define	 reg_c_l_abutodtpudq2_reg        		  0x904		,  2		,  2		
 #define	 reg_c_l_abutodtpudq1_reg        		  0x904		,  1		,  1		
 #define	 reg_c_l_abutodtpudq0_reg        		  0x904		,  0		,  0		
 #define	 reg_c_l_pvt_comp_en             		  0x908		,  27		,  27		
 #define	 reg_c_l_rxen_lp4                		  0x908		,  9		,  9		
 #define	 reg_c_l_lp4x_en                 		  0x908		,  8		,  8		
 #define	 reg_c_l_weakpd_reg              		  0x908		,  3		,  2		
 #define	 reg_c_l_weakpub_reg             		  0x908		,  1		,  0		
 #define	 reg_c_l_rxmen0_delay_bp         		  0x910		,  26		,  24		
 #define	 reg_c_l_rxmen0_ophsel_bp        		  0x910		,  23		,  21		
 #define	 reg_c_l_rxmen0_sdlltap_bp       		  0x910		,  20		,  16		
 #define	 reg_c_l_rxmen1_delay_bp         		  0x910		,  10		,  8		
 #define	 reg_c_l_rxmen1_ophsel_bp        		  0x910		,  7		,  5		
 #define	 reg_c_l_rxmen1_sdlltap_bp       		  0x910		,  4		,  0		
 #define	 reg_c_l_rdodt0_delay            		  0x914		,  26		,  24		
 #define	 reg_c_l_rdodt0_ophsel           		  0x914		,  23		,  21		
 #define	 reg_c_l_rdodt0_dllsel           		  0x914		,  20		,  16		
 #define	 reg_c_l_rdodt1_delay            		  0x914		,  10		,  8		
 #define	 reg_c_l_rdodt1_ophsel           		  0x914		,  7		,  5		
 #define	 reg_c_l_rdodt1_dllsel           		  0x914		,  4		,  0		
 #define	 reg_c_l_rxm4p5en_cs3            		  0x918		,  30		,  30		
 #define	 reg_c_l_rxm4p5en_cs2            		  0x918		,  29		,  29		
 #define	 reg_c_l_dm_obsdataen            		  0x918		,  28		,  28		
 #define	 reg_c_l_dqobsmuxsel             		  0x918		,  27		,  24		
 #define	 reg_c_l_dqout_mux               		  0x918		,  22		,  22		
 #define	 reg_c_l_dmout_mux               		  0x918		,  21		,  21		
 #define	 reg_c_l_dq_ph90en_bp            		  0x918		,  20		,  20		
 #define	 reg_c_l_dqs_ph90en_bp           		  0x918		,  19		,  19		
 #define	 reg_c_l_rcvdqsmodsel            		  0x918		,  18		,  18		
 #define	 reg_c_l_selfclren               		  0x918		,  17		,  17		
 #define	 reg_c_l_wrptrclrb               		  0x918		,  16		,  16		
 #define	 reg_c_l_rxm_odiffampen          		  0x918		,  15		,  15		
 #define	 reg_c_l_abutobsmodeen           		  0x918		,  14		,  14		
 #define	 reg_c_l_rxm4p5en_cs0            		  0x918		,  12		,  12		
 #define	 reg_c_l_tsm_iobufact_bp         		  0x918		,  11		,  11		
 #define	 reg_c_l_rxpst_bp                		  0x918		,  10		,  10		
 #define	 reg_c_l_rxm4p5en_cs1            		  0x918		,  8		,  8		
 #define	 reg_c_l_rrankdly_4x_cs0         		  0x918		,  5		,  3		
 #define	 reg_c_l_rrankdly_4x_cs1         		  0x918		,  2		,  0		
 #define	 reg_c_l_dq_invdelay_lp_en       		  0x91c		,  11		,  11		
 #define	 reg_c_l_wrankphsel_0            		  0x91c		,  10		,  8		
 #define	 reg_c_l_wrankphsel_1            		  0x91c		,  2		,  0		
 #define	 reg_c_l_cs0_dm_invdelaysel      		  0x920		,  7		,  0		
 #define	 reg_c_l_cs0_dq0_invdelaysel     		  0x924		,  31		,  24		
 #define	 reg_c_l_cs0_dq1_invdelaysel     		  0x924		,  23		,  16		
 #define	 reg_c_l_cs0_dq2_invdelaysel     		  0x924		,  15		,  8		
 #define	 reg_c_l_cs0_dq3_invdelaysel     		  0x924		,  7		,  0		
 #define	 reg_c_l_cs0_dq4_invdelaysel     		  0x928		,  31		,  24		
 #define	 reg_c_l_cs0_dq5_invdelaysel     		  0x928		,  23		,  16		
 #define	 reg_c_l_cs0_dq6_invdelaysel     		  0x928		,  15		,  8		
 #define	 reg_c_l_cs0_dq7_invdelaysel     		  0x928		,  7		,  0		
 #define	 reg_c_l_cs0_dqs_invdelaysel     		  0x92c		,  31		,  24		
 #define	 reg_c_l_cs0_dqsb_invdelaysel    		  0x92c		,  15		,  8		
 #define	 reg_c_l_cs0_loop_invdelaysel    		  0x930		,  28		,  24		
 #define	 reg_c_l_cs0_dm_invdelayselrx    		  0x930		,  14		,  8		
 #define	 reg_c_l_cs0_dq0_invdelayselrx   		  0x934		,  30		,  24		
 #define	 reg_c_l_cs0_dq1_invdelayselrx   		  0x934		,  22		,  16		
 #define	 reg_c_l_cs0_dq2_invdelayselrx   		  0x934		,  14		,  8		
 #define	 reg_c_l_cs0_dq3_invdelayselrx   		  0x934		,  6		,  0		
 #define	 reg_c_l_cs0_dq4_invdelayselrx   		  0x938		,  30		,  24		
 #define	 reg_c_l_cs0_dq5_invdelayselrx   		  0x938		,  22		,  16		
 #define	 reg_c_l_cs0_dq6_invdelayselrx   		  0x938		,  14		,  8		
 #define	 reg_c_l_cs0_dq7_invdelayselrx   		  0x938		,  6		,  0		
 #define	 reg_c_l_cs0_dqs_invdelayselrx   		  0x93c		,  30		,  24		
 #define	 reg_c_l_cs0_dqsb_invdelayselrx  		  0x93c		,  14		,  8		
 #define	 reg_c_l_cs1_dm_invdelaysel      		  0x940		,  7		,  0		
 #define	 reg_c_l_cs1_dq0_invdelaysel     		  0x944		,  31		,  24		
 #define	 reg_c_l_cs1_dq1_invdelaysel     		  0x944		,  23		,  16		
 #define	 reg_c_l_cs1_dq2_invdelaysel     		  0x944		,  15		,  8		
 #define	 reg_c_l_cs1_dq3_invdelaysel     		  0x944		,  7		,  0		
 #define	 reg_c_l_cs1_dq4_invdelaysel     		  0x948		,  31		,  24		
 #define	 reg_c_l_cs1_dq5_invdelaysel     		  0x948		,  23		,  16		
 #define	 reg_c_l_cs1_dq6_invdelaysel     		  0x948		,  15		,  8		
 #define	 reg_c_l_cs1_dq7_invdelaysel     		  0x948		,  7		,  0		
 #define	 reg_c_l_cs1_dqs_invdelaysel     		  0x94c		,  31		,  24		
 #define	 reg_c_l_cs1_dqsb_invdelaysel    		  0x94c		,  15		,  8		
 #define	 reg_c_l_cs1_loop_invdelaysel    		  0x950		,  28		,  24		
 #define	 reg_c_l_cs1_dm_invdelayselrx    		  0x950		,  14		,  8		
 #define	 reg_c_l_cs1_dq0_invdelayselrx   		  0x954		,  30		,  24		
 #define	 reg_c_l_cs1_dq1_invdelayselrx   		  0x954		,  22		,  16		
 #define	 reg_c_l_cs1_dq2_invdelayselrx   		  0x954		,  14		,  8		
 #define	 reg_c_l_cs1_dq3_invdelayselrx   		  0x954		,  6		,  0		
 #define	 reg_c_l_cs1_dq4_invdelayselrx   		  0x958		,  30		,  24		
 #define	 reg_c_l_cs1_dq5_invdelayselrx   		  0x958		,  22		,  16		
 #define	 reg_c_l_cs1_dq6_invdelayselrx   		  0x958		,  14		,  8		
 #define	 reg_c_l_cs1_dq7_invdelayselrx   		  0x958		,  6		,  0		
 #define	 reg_c_l_cs1_dqs_invdelayselrx   		  0x95c		,  30		,  24		
 #define	 reg_c_l_cs1_dqsb_invdelayselrx  		  0x95c		,  14		,  8		
 #define	 reg_c_l_rd_train_dqs_default    		  0x960		,  30		,  24		
 #define	 reg_c_l_train_dqs_default       		  0x960		,  23		,  16		
 #define	 reg_c_l_rd_train_dqs_range_max  		  0x960		,  14		,  8		
 #define	 reg_c_l_rd_train_dqs_range_min  		  0x960		,  6		,  0		
 #define	 reg_c_l_rdtrain_check_wrap0     		  0x964		,  15		,  8		
 #define	 reg_c_l_rdtrain_check_wrap1     		  0x964		,  7		,  0		
 #define	 reg_c_l_cs2_dq0_invdelaysel     		  0xa00		,  31		,  24		
 #define	 reg_c_l_cs2_dq1_invdelaysel     		  0xa00		,  23		,  16		
 #define	 reg_c_l_cs2_dq2_invdelaysel     		  0xa00		,  15		,  8		
 #define	 reg_c_l_cs2_dq3_invdelaysel     		  0xa00		,  7		,  0		
 #define	 reg_c_l_cs2_dq4_invdelaysel     		  0xa04		,  31		,  24		
 #define	 reg_c_l_cs2_dq5_invdelaysel     		  0xa04		,  23		,  16		
 #define	 reg_c_l_cs2_dq6_invdelaysel     		  0xa04		,  15		,  8		
 #define	 reg_c_l_cs2_dq7_invdelaysel     		  0xa04		,  7		,  0		
 #define	 reg_c_l_cs2_dqs_invdelaysel     		  0xa08		,  31		,  24		
 #define	 reg_c_l_cs2_dqsb_invdelaysel    		  0xa08		,  15		,  8		
 #define	 reg_c_l_cs2_loop_invdelaysel    		  0xa0c		,  28		,  24		
 #define	 reg_c_l_cs2_dm_invdelaysel      		  0xa0c		,  15		,  8		
 #define	 reg_c_l_cs2_dm_invdelayselrx    		  0xa0c		,  6		,  0		
 #define	 reg_c_l_cs2_dq0_invdelayselrx   		  0xa10		,  30		,  24		
 #define	 reg_c_l_cs2_dq1_invdelayselrx   		  0xa10		,  22		,  16		
 #define	 reg_c_l_cs2_dq2_invdelayselrx   		  0xa10		,  14		,  8		
 #define	 reg_c_l_cs2_dq3_invdelayselrx   		  0xa10		,  6		,  0		
 #define	 reg_c_l_cs2_dq4_invdelayselrx   		  0xa14		,  30		,  24		
 #define	 reg_c_l_cs2_dq5_invdelayselrx   		  0xa14		,  22		,  16		
 #define	 reg_c_l_cs2_dq6_invdelayselrx   		  0xa14		,  14		,  8		
 #define	 reg_c_l_cs2_dq7_invdelayselrx   		  0xa14		,  6		,  0		
 #define	 reg_c_l_cs2_dqs_invdelayselrx   		  0xa18		,  30		,  24		
 #define	 reg_c_l_cs2_dqsb_invdelayselrx  		  0xa18		,  14		,  8		
 #define	 reg_c_l_cs3_dm_invdelaysel      		  0xa1c		,  7		,  0		
 #define	 reg_c_l_cs3_dq0_invdelaysel     		  0xa20		,  31		,  24		
 #define	 reg_c_l_cs3_dq1_invdelaysel     		  0xa20		,  23		,  16		
 #define	 reg_c_l_cs3_dq2_invdelaysel     		  0xa20		,  15		,  8		
 #define	 reg_c_l_cs3_dq3_invdelaysel     		  0xa20		,  7		,  0		
 #define	 reg_c_l_cs3_dq4_invdelaysel     		  0xa24		,  31		,  24		
 #define	 reg_c_l_cs3_dq5_invdelaysel     		  0xa24		,  23		,  16		
 #define	 reg_c_l_cs3_dq6_invdelaysel     		  0xa24		,  15		,  8		
 #define	 reg_c_l_cs3_dq7_invdelaysel     		  0xa24		,  7		,  0		
 #define	 reg_c_l_cs3_dqs_invdelaysel     		  0xa28		,  31		,  24		
 #define	 reg_c_l_cs3_dqsb_invdelaysel    		  0xa28		,  15		,  8		
 #define	 reg_c_l_cs3_loop_invdelaysel    		  0xa2c		,  28		,  24		
 #define	 reg_c_l_cs3_dm_invdelayselrx    		  0xa2c		,  14		,  8		
 #define	 reg_c_l_cs3_dq0_invdelayselrx   		  0xa30		,  30		,  24		
 #define	 reg_c_l_cs3_dq1_invdelayselrx   		  0xa30		,  22		,  16		
 #define	 reg_c_l_cs3_dq2_invdelayselrx   		  0xa30		,  14		,  8		
 #define	 reg_c_l_cs3_dq3_invdelayselrx   		  0xa30		,  6		,  0		
 #define	 reg_c_l_cs3_dq4_invdelayselrx   		  0xa34		,  30		,  24		
 #define	 reg_c_l_cs3_dq5_invdelayselrx   		  0xa34		,  22		,  16		
 #define	 reg_c_l_cs3_dq6_invdelayselrx   		  0xa34		,  14		,  8		
 #define	 reg_c_l_cs3_dq7_invdelayselrx   		  0xa34		,  6		,  0		
 #define	 reg_c_l_cs3_dqs_invdelayselrx   		  0xa38		,  30		,  24		
 #define	 reg_c_l_cs3_dqsb_invdelayselrx  		  0xa38		,  14		,  8		
 #define	 reg_c_l_rxmen2_delay_bp         		  0xa3c		,  26		,  24		
 #define	 reg_c_l_rxmen2_ophsel_bp        		  0xa3c		,  23		,  21		
 #define	 reg_c_l_rxmen2_sdlltap_bp       		  0xa3c		,  20		,  16		
 #define	 reg_c_l_rxmen3_delay_bp         		  0xa3c		,  10		,  8		
 #define	 reg_c_l_rxmen3_ophsel_bp        		  0xa3c		,  7		,  5		
 #define	 reg_c_l_rxmen3_sdlltap_bp       		  0xa3c		,  4		,  0		
 #define	 reg_c_l_rdodt2_delay            		  0xa40		,  26		,  24		
 #define	 reg_c_l_rdodt2_ophsel           		  0xa40		,  23		,  21		
 #define	 reg_c_l_rdodt2_dllsel           		  0xa40		,  20		,  16		
 #define	 reg_c_l_rdodt3_delay            		  0xa40		,  10		,  8		
 #define	 reg_c_l_rdodt3_ophsel           		  0xa40		,  7		,  5		
 #define	 reg_c_l_rdodt3_dllsel           		  0xa40		,  4		,  0		
 #define	 reg_c_l_rrankdly_4x_cs2         		  0xa44		,  5		,  3		
 #define	 reg_c_l_rrankdly_4x_cs3         		  0xa44		,  2		,  0		


// RO REGISTER LIST
 #define	 train_all_step_done             		  0x1f0		,  7		,  7		
 #define	 train_step1_delay_done          		  0x1f0		,  6		,  6		
 #define	 train_step2_vref_done           		  0x1f0		,  5		,  5		
 #define	 train_step3_delay_done          		  0x1f0		,  4		,  4		
 #define	 train_step1_error               		  0x1f0		,  3		,  3		
 #define	 train_step2_error               		  0x1f0		,  2		,  2		
 #define	 train_step3_error               		  0x1f0		,  1		,  1		
 #define	 train_true_done                 		  0x1f0		,  0		,  0		
 #define	 halfui_lock_code_to_reg         		  0x1f4		,  31		,  24		
 #define	 pvt_comp_req_wait_time_out_to_reg		  0x1f4		,  22		,  22		
 #define	 pvt_comp_cs_to_reg              		  0x1f4		,  21		,  16		
 #define	 mdll_timeout_to_reg             		  0x1f4		,  15		,  15		
 #define	 mdll_update_cnt                 		  0x1f4		,  14		,  8		
 #define	 dll_lock_to_reg                 		  0x1f4		,  5		,  5		
 #define	 user_load_mode_busy             		  0x1f4		,  4		,  4		
 #define	 pwrok_reg_po                    		  0x1f4		,  3		,  3		
 #define	 pwrokcore                       		  0x1f4		,  2		,  2		
 #define	 lock_mpll                       		  0x1f4		,  1		,  1		
 #define	 lock_pll_dqcmd                  		  0x1f4		,  0		,  0		
 #define	 drvlegpd_zqcali_2reg            		  0x1f8		,  28		,  24		
 #define	 drvlegpu_zqcali_2reg            		  0x1f8		,  20		,  16		
 #define	 odtlegpd_zqcali_2reg            		  0x1f8		,  12		,  8		
 #define	 odtlegpu_zqcali_2reg            		  0x1f8		,  4		,  0		
 #define	 reg_x1clk_ndiv_cnt              		  0x1fc		,  18		,  8		
 #define	 reg_zqcali_done                 		  0x1fc		,  4		,  4		
 #define	 reg_drvpd_overflow              		  0x1fc		,  3		,  3		
 #define	 reg_drvpu_overflow              		  0x1fc		,  2		,  2		
 #define	 reg_odtpd_overflow              		  0x1fc		,  1		,  1		
 #define	 reg_odtpu_overflow              		  0x1fc		,  0		,  0		
 #define	 bist_error_dq_byte4             		  0x200		,  20		,  13		
 #define	 bist_error_dm                   		  0x200		,  12		,  8		
 #define	 cmd_error_flag                  		  0x200		,  3		,  3		
 #define	 dm_error_flag                   		  0x200		,  2		,  2		
 #define	 dq_error_flag                   		  0x200		,  1		,  1		
 #define	 bist_complete                   		  0x200		,  0		,  0		
 #define	 bist_error_dq                   		  0x204		,  31		,  0		
 #define	 bist_error_cmd                  		  0x208		,  29		,  0		
 #define	 wl_done_byte                    		  0x20c		,  12		,  8		
 #define	 calib_end                       		  0x20c		,  6		,  6		
 #define	 calib_error                     		  0x20c		,  5		,  5		
 #define	 calib_done_byte                 		  0x20c		,  4		,  0		
 #define	 cha_rank_cat_bp_cmd_send_rdy    		  0x210		,  19		,  18		
 #define	 chb_rank_cat_bp_cmd_send_rdy    		  0x210		,  17		,  16		
 #define	 cha_rank_cat_bp_done            		  0x210		,  15		,  14		
 #define	 chb_rank_cat_bp_done            		  0x210		,  13		,  12		
 #define	 ca_check_value                  		  0x210		,  11		,  0		
 #define	 cha_cat_auto_cs_train_err       		  0x214		,  23		,  16		
 #define	 chb_cat_auto_cs_train_err       		  0x214		,  15		,  8		
 #define	 cat_low_freq_sel                		  0x214		,  4		,  4		
 #define	 cha_cat_done                    		  0x214		,  3		,  3		
 #define	 chb_cat_done                    		  0x214		,  2		,  2		
 #define	 cha_cat_bp_cmd_send_done        		  0x214		,  1		,  1		
 #define	 chb_cat_bp_cmd_send_done        		  0x214		,  0		,  0		
 #define	 reg_cmd_invdelaysel             		  0x230		,  23		,  16		
 #define	 reg_wrtrain_vref_max_value      		  0x230		,  13		,  8		
 #define	 reg_wrtrain_vref_min_value      		  0x230		,  5		,  0		
 #define	 cha_rank0_ca0_min_perbit_skew_pass		  0x234		,  31		,  24		
 #define	 cha_rank0_ca1_min_perbit_skew_pass		  0x234		,  23		,  16		
 #define	 cha_rank0_ca2_min_perbit_skew_pass		  0x234		,  15		,  8		
 #define	 cha_rank0_ca3_min_perbit_skew_pass		  0x234		,  7		,  0		
 #define	 cha_rank0_ca4_min_perbit_skew_pass		  0x238		,  31		,  24		
 #define	 cha_rank0_ca5_min_perbit_skew_pass		  0x238		,  23		,  16		
 #define	 cha_rank1_ca0_min_perbit_skew_pass		  0x238		,  15		,  8		
 #define	 cha_rank1_ca1_min_perbit_skew_pass		  0x238		,  7		,  0		
 #define	 cha_rank1_ca2_min_perbit_skew_pass		  0x23c		,  31		,  24		
 #define	 cha_rank1_ca3_min_perbit_skew_pass		  0x23c		,  23		,  16		
 #define	 cha_rank1_ca4_min_perbit_skew_pass		  0x23c		,  15		,  8		
 #define	 cha_rank1_ca5_min_perbit_skew_pass		  0x23c		,  7		,  0		
 #define	 cha_rank0_min_cs_perbit_skew_pass		  0x240		,  31		,  24		
 #define	 cha_rank1_min_cs_perbit_skew_pass		  0x240		,  23		,  16		
 #define	 cha_rank0_max_cs_perbit_skew_pass		  0x240		,  15		,  8		
 #define	 cha_rank1_max_cs_perbit_skew_pass		  0x240		,  7		,  0		
 #define	 cha_rank0_ca0_max_perbit_skew_pass		  0x244		,  31		,  24		
 #define	 cha_rank0_ca1_max_perbit_skew_pass		  0x244		,  23		,  16		
 #define	 cha_rank0_ca2_max_perbit_skew_pass		  0x244		,  15		,  8		
 #define	 cha_rank0_ca3_max_perbit_skew_pass		  0x244		,  7		,  0		
 #define	 cha_rank0_ca4_max_perbit_skew_pass		  0x248		,  31		,  24		
 #define	 cha_rank0_ca5_max_perbit_skew_pass		  0x248		,  23		,  16		
 #define	 cha_rank1_ca0_max_perbit_skew_pass		  0x248		,  15		,  8		
 #define	 cha_rank1_ca1_max_perbit_skew_pass		  0x248		,  7		,  0		
 #define	 cha_rank1_ca2_max_perbit_skew_pass		  0x24c		,  31		,  24		
 #define	 cha_rank1_ca3_max_perbit_skew_pass		  0x24c		,  23		,  16		
 #define	 cha_rank1_ca4_max_perbit_skew_pass		  0x24c		,  15		,  8		
 #define	 cha_rank1_ca5_max_perbit_skew_pass		  0x24c		,  7		,  0		
 #define	 chb_rank0_ca0_min_perbit_skew_pass		  0x250		,  31		,  24		
 #define	 chb_rank0_ca1_min_perbit_skew_pass		  0x250		,  23		,  16		
 #define	 chb_rank0_ca2_min_perbit_skew_pass		  0x250		,  15		,  8		
 #define	 chb_rank0_ca3_min_perbit_skew_pass		  0x250		,  7		,  0		
 #define	 chb_rank0_ca4_min_perbit_skew_pass		  0x254		,  31		,  24		
 #define	 chb_rank0_ca5_min_perbit_skew_pass		  0x254		,  23		,  16		
 #define	 chb_rank1_ca0_min_perbit_skew_pass		  0x254		,  15		,  8		
 #define	 chb_rank1_ca1_min_perbit_skew_pass		  0x254		,  7		,  0		
 #define	 chb_rank1_ca2_min_perbit_skew_pass		  0x258		,  31		,  24		
 #define	 chb_rank1_ca3_min_perbit_skew_pass		  0x258		,  23		,  16		
 #define	 chb_rank1_ca4_min_perbit_skew_pass		  0x258		,  15		,  8		
 #define	 chb_rank1_ca5_min_perbit_skew_pass		  0x258		,  7		,  0		
 #define	 chb_rank0_min_cs_perbit_skew_pass		  0x25c		,  31		,  24		
 #define	 chb_rank1_min_cs_perbit_skew_pass		  0x25c		,  23		,  16		
 #define	 chb_rank0_max_cs_perbit_skew_pass		  0x25c		,  15		,  8		
 #define	 chb_rank1_max_cs_perbit_skew_pass		  0x25c		,  7		,  0		
 #define	 chb_rank0_ca0_max_perbit_skew_pass		  0x260		,  31		,  24		
 #define	 chb_rank0_ca1_max_perbit_skew_pass		  0x260		,  23		,  16		
 #define	 chb_rank0_ca2_max_perbit_skew_pass		  0x260		,  15		,  8		
 #define	 chb_rank0_ca3_max_perbit_skew_pass		  0x260		,  7		,  0		
 #define	 chb_rank0_ca4_max_perbit_skew_pass		  0x264		,  31		,  24		
 #define	 chb_rank0_ca5_max_perbit_skew_pass		  0x264		,  23		,  16		
 #define	 chb_rank1_ca0_max_perbit_skew_pass		  0x264		,  15		,  8		
 #define	 chb_rank1_ca1_max_perbit_skew_pass		  0x264		,  7		,  0		
 #define	 chb_rank1_ca2_max_perbit_skew_pass		  0x268		,  31		,  24		
 #define	 chb_rank1_ca3_max_perbit_skew_pass		  0x268		,  23		,  16		
 #define	 chb_rank1_ca4_max_perbit_skew_pass		  0x268		,  15		,  8		
 #define	 chb_rank1_ca5_max_perbit_skew_pass		  0x268		,  7		,  0		
 #define	 cha_rank0_min_cs_vref_pass      		  0x26c		,  29		,  24		
 #define	 cha_rank0_max_cs_vref_pass      		  0x26c		,  21		,  16		
 #define	 cha_rank1_min_cs_vref_pass      		  0x26c		,  13		,  8		
 #define	 cha_rank1_max_cs_vref_pass      		  0x26c		,  5		,  0		
 #define	 chb_rank0_min_cs_vref_pass      		  0x270		,  29		,  24		
 #define	 chb_rank0_max_cs_vref_pass      		  0x270		,  21		,  16		
 #define	 chb_rank1_min_cs_vref_pass      		  0x270		,  13		,  8		
 #define	 chb_rank1_max_cs_vref_pass      		  0x270		,  5		,  0		
 #define	 cha_rank2_ca0_min_perbit_skew_pass		  0x274		,  31		,  24		
 #define	 cha_rank2_ca1_min_perbit_skew_pass		  0x274		,  23		,  16		
 #define	 cha_rank2_ca2_min_perbit_skew_pass		  0x274		,  15		,  8		
 #define	 cha_rank2_ca3_min_perbit_skew_pass		  0x274		,  7		,  0		
 #define	 cha_rank2_ca4_min_perbit_skew_pass		  0x278		,  31		,  24		
 #define	 cha_rank2_ca5_min_perbit_skew_pass		  0x278		,  23		,  16		
 #define	 cha_rank3_ca0_min_perbit_skew_pass		  0x278		,  15		,  8		
 #define	 cha_rank3_ca1_min_perbit_skew_pass		  0x278		,  7		,  0		
 #define	 cha_rank3_ca2_min_perbit_skew_pass		  0x27c		,  31		,  24		
 #define	 cha_rank3_ca3_min_perbit_skew_pass		  0x27c		,  23		,  16		
 #define	 cha_rank3_ca4_min_perbit_skew_pass		  0x27c		,  15		,  8		
 #define	 cha_rank3_ca5_min_perbit_skew_pass		  0x27c		,  7		,  0		
 #define	 cha_rank2_min_cs_perbit_skew_pass		  0x280		,  31		,  24		
 #define	 cha_rank3_min_cs_perbit_skew_pass		  0x280		,  23		,  16		
 #define	 cha_rank2_max_cs_perbit_skew_pass		  0x280		,  15		,  8		
 #define	 cha_rank3_max_cs_perbit_skew_pass		  0x280		,  7		,  0		
 #define	 cha_rank2_ca0_max_perbit_skew_pass		  0x284		,  31		,  24		
 #define	 cha_rank2_ca1_max_perbit_skew_pass		  0x284		,  23		,  16		
 #define	 cha_rank2_ca2_max_perbit_skew_pass		  0x284		,  15		,  8		
 #define	 cha_rank2_ca3_max_perbit_skew_pass		  0x284		,  7		,  0		
 #define	 cha_rank2_ca4_max_perbit_skew_pass		  0x288		,  31		,  24		
 #define	 cha_rank2_ca5_max_perbit_skew_pass		  0x288		,  23		,  16		
 #define	 cha_rank3_ca0_max_perbit_skew_pass		  0x288		,  15		,  8		
 #define	 cha_rank3_ca1_max_perbit_skew_pass		  0x288		,  7		,  0		
 #define	 cha_rank3_ca2_max_perbit_skew_pass		  0x28c		,  31		,  24		
 #define	 cha_rank3_ca3_max_perbit_skew_pass		  0x28c		,  23		,  16		
 #define	 cha_rank3_ca4_max_perbit_skew_pass		  0x28c		,  15		,  8		
 #define	 cha_rank3_ca5_max_perbit_skew_pass		  0x28c		,  7		,  0		
 #define	 chb_rank2_ca0_min_perbit_skew_pass		  0x290		,  31		,  24		
 #define	 chb_rank2_ca1_min_perbit_skew_pass		  0x290		,  23		,  16		
 #define	 chb_rank2_ca2_min_perbit_skew_pass		  0x290		,  15		,  8		
 #define	 chb_rank2_ca3_min_perbit_skew_pass		  0x290		,  7		,  0		
 #define	 chb_rank2_ca4_min_perbit_skew_pass		  0x294		,  31		,  24		
 #define	 chb_rank2_ca5_min_perbit_skew_pass		  0x294		,  23		,  16		
 #define	 chb_rank3_ca0_min_perbit_skew_pass		  0x294		,  15		,  8		
 #define	 chb_rank3_ca1_min_perbit_skew_pass		  0x294		,  7		,  0		
 #define	 chb_rank3_ca2_min_perbit_skew_pass		  0x298		,  31		,  24		
 #define	 chb_rank3_ca3_min_perbit_skew_pass		  0x298		,  23		,  16		
 #define	 chb_rank3_ca4_min_perbit_skew_pass		  0x298		,  15		,  8		
 #define	 chb_rank3_ca5_min_perbit_skew_pass		  0x298		,  7		,  0		
 #define	 chb_rank2_min_cs_perbit_skew_pass		  0x29c		,  31		,  24		
 #define	 chb_rank3_min_cs_perbit_skew_pass		  0x29c		,  23		,  16		
 #define	 chb_rank2_max_cs_perbit_skew_pass		  0x29c		,  15		,  8		
 #define	 chb_rank3_max_cs_perbit_skew_pass		  0x29c		,  7		,  0		
 #define	 chb_rank2_ca0_max_perbit_skew_pass		  0x2a0		,  31		,  24		
 #define	 chb_rank2_ca1_max_perbit_skew_pass		  0x2a0		,  23		,  16		
 #define	 chb_rank2_ca2_max_perbit_skew_pass		  0x2a0		,  15		,  8		
 #define	 chb_rank2_ca3_max_perbit_skew_pass		  0x2a0		,  7		,  0		
 #define	 chb_rank2_ca4_max_perbit_skew_pass		  0x2a4		,  31		,  24		
 #define	 chb_rank2_ca5_max_perbit_skew_pass		  0x2a4		,  23		,  16		
 #define	 chb_rank3_ca0_max_perbit_skew_pass		  0x2a4		,  15		,  8		
 #define	 chb_rank3_ca1_max_perbit_skew_pass		  0x2a4		,  7		,  0		
 #define	 chb_rank3_ca2_max_perbit_skew_pass		  0x2a8		,  31		,  24		
 #define	 chb_rank3_ca3_max_perbit_skew_pass		  0x2a8		,  23		,  16		
 #define	 chb_rank3_ca4_max_perbit_skew_pass		  0x2a8		,  15		,  8		
 #define	 chb_rank3_ca5_max_perbit_skew_pass		  0x2a8		,  7		,  0		
 #define	 cha_rank2_min_cs_vref_pass      		  0x2ac		,  29		,  24		
 #define	 cha_rank2_max_cs_vref_pass      		  0x2ac		,  21		,  16		
 #define	 cha_rank3_min_cs_vref_pass      		  0x2ac		,  13		,  8		
 #define	 cha_rank3_max_cs_vref_pass      		  0x2ac		,  5		,  0		
 #define	 chb_rank2_min_cs_vref_pass      		  0x2b0		,  29		,  24		
 #define	 chb_rank2_max_cs_vref_pass      		  0x2b0		,  21		,  16		
 #define	 chb_rank3_min_cs_vref_pass      		  0x2b0		,  13		,  8		
 #define	 chb_rank3_max_cs_vref_pass      		  0x2b0		,  5		,  0		
 #define	 reg_rd_train_readback_data_valid_byte		  0x2b4		,  24		,  20		
 #define	 reg_train_done_for_rd_to_reg    		  0x2b4		,  19		,  15		
 #define	 reg_train_error_for_rd_byte     		  0x2b4		,  14		,  10		
 #define	 reg_wr_train_done_byte          		  0x2b4		,  9		,  5		
 #define	 reg_wr_train_error_byte         		  0x2b4		,  4		,  0		
 #define	 reg_a_l_dqs_idqshigh            		  0x370		,  30		,  30		
 #define	 reg_a_l_tdqs_invdelaysel0       		  0x370		,  23		,  16		
 #define	 reg_a_l_tdqs_invdelaysel1       		  0x370		,  7		,  0		
 #define	 reg_a_l_cycsel                  		  0x374		,  10		,  8		
 #define	 reg_a_l_ophsel                  		  0x374		,  7		,  5		
 #define	 reg_a_l_dllsel                  		  0x374		,  4		,  0		
 #define	 reg_a_l_calib_result_cs0        		  0x378		,  26		,  16		
 #define	 reg_a_l_calib_result_cs1        		  0x378		,  10		,  0		
 #define	 reg_a_l_cs0_value_dqx_invdelaysel		  0x37c		,  7		,  0		
 #define	 reg_a_l_cs1_value_dqx_invdelaysel		  0x380		,  7		,  0		
 #define	 reg_a_l_train_min_for_rd_dq0    		  0x384		,  30		,  24		
 #define	 reg_a_l_train_min_for_rd_dq1    		  0x384		,  22		,  16		
 #define	 reg_a_l_train_min_for_rd_dq2    		  0x384		,  14		,  8		
 #define	 reg_a_l_train_min_for_rd_dq3    		  0x384		,  6		,  0		
 #define	 reg_a_l_train_min_for_rd_dq4    		  0x388		,  30		,  24		
 #define	 reg_a_l_train_min_for_rd_dq5    		  0x388		,  22		,  16		
 #define	 reg_a_l_train_min_for_rd_dq6    		  0x388		,  14		,  8		
 #define	 reg_a_l_train_min_for_rd_dq7    		  0x388		,  6		,  0		
 #define	 reg_a_l_train_min_for_rd_dqs    		  0x38c		,  6		,  0		
 #define	 reg_a_l_train_max_for_rd_dq0    		  0x390		,  30		,  24		
 #define	 reg_a_l_train_max_for_rd_dq1    		  0x390		,  22		,  16		
 #define	 reg_a_l_train_max_for_rd_dq2    		  0x390		,  14		,  8		
 #define	 reg_a_l_train_max_for_rd_dq3    		  0x390		,  6		,  0		
 #define	 reg_a_l_train_max_for_rd_dq4    		  0x394		,  30		,  24		
 #define	 reg_a_l_train_max_for_rd_dq5    		  0x394		,  22		,  16		
 #define	 reg_a_l_train_max_for_rd_dq6    		  0x394		,  14		,  8		
 #define	 reg_a_l_train_max_for_rd_dq7    		  0x394		,  6		,  0		
 #define	 reg_a_l_train_max_for_rd_dqs    		  0x398		,  6		,  0		
 #define	 reg_a_l_train_result_for_rd_base_dqs		  0x39c		,  24		,  18		
 #define	 reg_a_l_change_rd_dqs_default   		  0x39c		,  5		,  5		
 #define	 reg_a_l_left_boundary_overflow_for_rd		  0x39c		,  3		,  3		
 #define	 reg_a_l_right_boundary_overflow_for_rd		  0x39c		,  0		,  0		
 #define	 reg_a_l_rd_train_readback_data_dq0		  0x3a0		,  31		,  16		
 #define	 reg_a_l_rd_train_readback_data_dq1		  0x3a0		,  15		,  0		
 #define	 reg_a_l_rd_train_readback_data_dq2		  0x3a4		,  31		,  16		
 #define	 reg_a_l_rd_train_readback_data_dq3		  0x3a4		,  15		,  0		
 #define	 reg_a_l_rd_train_readback_data_dq4		  0x3a8		,  31		,  16		
 #define	 reg_a_l_rd_train_readback_data_dq5		  0x3a8		,  15		,  0		
 #define	 reg_a_l_rd_train_readback_data_dq6		  0x3ac		,  31		,  16		
 #define	 reg_a_l_rd_train_readback_data_dq7		  0x3ac		,  15		,  0		
 #define	 reg_a_l_change_dqs_default      		  0x3b0		,  16		,  16		
 #define	 reg_a_l_train_min_for_dqs       		  0x3b0		,  7		,  0		
 #define	 reg_a_l_train_min_for_dq0       		  0x3b4		,  31		,  24		
 #define	 reg_a_l_train_min_for_dq1       		  0x3b4		,  23		,  16		
 #define	 reg_a_l_train_min_for_dq2       		  0x3b4		,  15		,  8		
 #define	 reg_a_l_train_min_for_dq3       		  0x3b4		,  7		,  0		
 #define	 reg_a_l_train_min_for_dq4       		  0x3b8		,  31		,  24		
 #define	 reg_a_l_train_min_for_dq5       		  0x3b8		,  23		,  16		
 #define	 reg_a_l_train_min_for_dq6       		  0x3b8		,  15		,  8		
 #define	 reg_a_l_train_min_for_dq7       		  0x3b8		,  7		,  0		
 #define	 reg_a_l_train_max_for_dqs       		  0x3bc		,  7		,  0		
 #define	 reg_a_l_train_max_for_dq0       		  0x3c0		,  31		,  24		
 #define	 reg_a_l_train_max_for_dq1       		  0x3c0		,  23		,  16		
 #define	 reg_a_l_train_max_for_dq2       		  0x3c0		,  15		,  8		
 #define	 reg_a_l_train_max_for_dq3       		  0x3c0		,  7		,  0		
 #define	 reg_a_l_train_max_for_dq4       		  0x3c4		,  31		,  24		
 #define	 reg_a_l_train_max_for_dq5       		  0x3c4		,  23		,  16		
 #define	 reg_a_l_train_max_for_dq6       		  0x3c4		,  15		,  8		
 #define	 reg_a_l_train_max_for_dq7       		  0x3c4		,  7		,  0		
 #define	 reg_a_l_rdtrain_vref_max        		  0x3c8		,  24		,  16		
 #define	 reg_a_l_rdtrain_vref_min        		  0x3c8		,  8		,  0		
 #define	 reg_a_l_calib_result_cs2        		  0x448		,  26		,  16		
 #define	 reg_a_l_calib_result_cs3        		  0x448		,  10		,  0		
 #define	 reg_a_l_tdqs_invdelaysel2       		  0x44c		,  23		,  16		
 #define	 reg_a_l_tdqs_invdelaysel3       		  0x44c		,  7		,  0		
 #define	 reg_a_l_cs2_value_dqx_invdelaysel		  0x450		,  7		,  0		
 #define	 reg_a_l_cs3_value_dqx_invdelaysel		  0x454		,  7		,  0		
 #define	 reg_a_h_dqs_idqshigh            		  0x4f0		,  30		,  30		
 #define	 reg_a_h_tdqs_invdelaysel0       		  0x4f0		,  23		,  16		
 #define	 reg_a_h_tdqs_invdelaysel1       		  0x4f0		,  7		,  0		
 #define	 reg_a_h_cycsel                  		  0x4f4		,  10		,  8		
 #define	 reg_a_h_ophsel                  		  0x4f4		,  7		,  5		
 #define	 reg_a_h_dllsel                  		  0x4f4		,  4		,  0		
 #define	 reg_a_h_calib_result_cs0        		  0x4f8		,  26		,  16		
 #define	 reg_a_h_calib_result_cs1        		  0x4f8		,  10		,  0		
 #define	 reg_a_h_cs0_value_dqx_invdelaysel		  0x4fc		,  7		,  0		
 #define	 reg_a_h_cs1_value_dqx_invdelaysel		  0x500		,  7		,  0		
 #define	 reg_a_h_train_min_for_rd_dq0    		  0x504		,  30		,  24		
 #define	 reg_a_h_train_min_for_rd_dq1    		  0x504		,  22		,  16		
 #define	 reg_a_h_train_min_for_rd_dq2    		  0x504		,  14		,  8		
 #define	 reg_a_h_train_min_for_rd_dq3    		  0x504		,  6		,  0		
 #define	 reg_a_h_train_min_for_rd_dq4    		  0x508		,  30		,  24		
 #define	 reg_a_h_train_min_for_rd_dq5    		  0x508		,  22		,  16		
 #define	 reg_a_h_train_min_for_rd_dq6    		  0x508		,  14		,  8		
 #define	 reg_a_h_train_min_for_rd_dq7    		  0x508		,  6		,  0		
 #define	 reg_a_h_train_min_for_rd_dqs    		  0x50c		,  6		,  0		
 #define	 reg_a_h_train_max_for_rd_dq0    		  0x510		,  30		,  24		
 #define	 reg_a_h_train_max_for_rd_dq1    		  0x510		,  22		,  16		
 #define	 reg_a_h_train_max_for_rd_dq2    		  0x510		,  14		,  8		
 #define	 reg_a_h_train_max_for_rd_dq3    		  0x510		,  6		,  0		
 #define	 reg_a_h_train_max_for_rd_dq4    		  0x514		,  30		,  24		
 #define	 reg_a_h_train_max_for_rd_dq5    		  0x514		,  22		,  16		
 #define	 reg_a_h_train_max_for_rd_dq6    		  0x514		,  14		,  8		
 #define	 reg_a_h_train_max_for_rd_dq7    		  0x514		,  6		,  0		
 #define	 reg_a_h_train_max_for_rd_dqs    		  0x518		,  6		,  0		
 #define	 reg_a_h_train_result_for_rd_base_dqs		  0x51c		,  24		,  18		
 #define	 reg_a_h_change_rd_dqs_default   		  0x51c		,  5		,  5		
 #define	 reg_a_h_left_boundary_overflow_for_rd		  0x51c		,  3		,  3		
 #define	 reg_a_h_right_boundary_overflow_for_rd		  0x51c		,  0		,  0		
 #define	 reg_a_h_rd_train_readback_data_dq0		  0x520		,  31		,  16		
 #define	 reg_a_h_rd_train_readback_data_dq1		  0x520		,  15		,  0		
 #define	 reg_a_h_rd_train_readback_data_dq2		  0x524		,  31		,  16		
 #define	 reg_a_h_rd_train_readback_data_dq3		  0x524		,  15		,  0		
 #define	 reg_a_h_rd_train_readback_data_dq4		  0x528		,  31		,  16		
 #define	 reg_a_h_rd_train_readback_data_dq5		  0x528		,  15		,  0		
 #define	 reg_a_h_rd_train_readback_data_dq6		  0x52c		,  31		,  16		
 #define	 reg_a_h_rd_train_readback_data_dq7		  0x52c		,  15		,  0		
 #define	 reg_a_h_change_dqs_default      		  0x530		,  16		,  16		
 #define	 reg_a_h_train_min_for_dqs       		  0x530		,  7		,  0		
 #define	 reg_a_h_train_min_for_dq0       		  0x534		,  31		,  24		
 #define	 reg_a_h_train_min_for_dq1       		  0x534		,  23		,  16		
 #define	 reg_a_h_train_min_for_dq2       		  0x534		,  15		,  8		
 #define	 reg_a_h_train_min_for_dq3       		  0x534		,  7		,  0		
 #define	 reg_a_h_train_min_for_dq4       		  0x538		,  31		,  24		
 #define	 reg_a_h_train_min_for_dq5       		  0x538		,  23		,  16		
 #define	 reg_a_h_train_min_for_dq6       		  0x538		,  15		,  8		
 #define	 reg_a_h_train_min_for_dq7       		  0x538		,  7		,  0		
 #define	 reg_a_h_train_max_for_dqs       		  0x53c		,  7		,  0		
 #define	 reg_a_h_train_max_for_dq0       		  0x540		,  31		,  24		
 #define	 reg_a_h_train_max_for_dq1       		  0x540		,  23		,  16		
 #define	 reg_a_h_train_max_for_dq2       		  0x540		,  15		,  8		
 #define	 reg_a_h_train_max_for_dq3       		  0x540		,  7		,  0		
 #define	 reg_a_h_train_max_for_dq4       		  0x544		,  31		,  24		
 #define	 reg_a_h_train_max_for_dq5       		  0x544		,  23		,  16		
 #define	 reg_a_h_train_max_for_dq6       		  0x544		,  15		,  8		
 #define	 reg_a_h_train_max_for_dq7       		  0x544		,  7		,  0		
 #define	 reg_a_h_rdtrain_vref_max        		  0x548		,  24		,  16		
 #define	 reg_a_h_rdtrain_vref_min        		  0x548		,  8		,  0		
 #define	 reg_a_h_calib_result_cs2        		  0x5c8		,  26		,  16		
 #define	 reg_a_h_calib_result_cs3        		  0x5c8		,  10		,  0		
 #define	 reg_a_h_tdqs_invdelaysel2       		  0x5cc		,  23		,  16		
 #define	 reg_a_h_tdqs_invdelaysel3       		  0x5cc		,  7		,  0		
 #define	 reg_a_h_cs2_value_dqx_invdelaysel		  0x5d0		,  7		,  0		
 #define	 reg_a_h_cs3_value_dqx_invdelaysel		  0x5d4		,  7		,  0		
 #define	 reg_b_l_dqs_idqshigh            		  0x670		,  30		,  30		
 #define	 reg_b_l_tdqs_invdelaysel0       		  0x670		,  23		,  16		
 #define	 reg_b_l_tdqs_invdelaysel1       		  0x670		,  7		,  0		
 #define	 reg_b_l_cycsel                  		  0x674		,  10		,  8		
 #define	 reg_b_l_ophsel                  		  0x674		,  7		,  5		
 #define	 reg_b_l_dllsel                  		  0x674		,  4		,  0		
 #define	 reg_b_l_calib_result_cs0        		  0x678		,  26		,  16		
 #define	 reg_b_l_calib_result_cs1        		  0x678		,  10		,  0		
 #define	 reg_b_l_cs0_value_dqx_invdelaysel		  0x67c		,  7		,  0		
 #define	 reg_b_l_cs1_value_dqx_invdelaysel		  0x680		,  7		,  0		
 #define	 reg_b_l_train_min_for_rd_dq0    		  0x684		,  30		,  24		
 #define	 reg_b_l_train_min_for_rd_dq1    		  0x684		,  22		,  16		
 #define	 reg_b_l_train_min_for_rd_dq2    		  0x684		,  14		,  8		
 #define	 reg_b_l_train_min_for_rd_dq3    		  0x684		,  6		,  0		
 #define	 reg_b_l_train_min_for_rd_dq4    		  0x688		,  30		,  24		
 #define	 reg_b_l_train_min_for_rd_dq5    		  0x688		,  22		,  16		
 #define	 reg_b_l_train_min_for_rd_dq6    		  0x688		,  14		,  8		
 #define	 reg_b_l_train_min_for_rd_dq7    		  0x688		,  6		,  0		
 #define	 reg_b_l_train_min_for_rd_dqs    		  0x68c		,  6		,  0		
 #define	 reg_b_l_train_max_for_rd_dq0    		  0x690		,  30		,  24		
 #define	 reg_b_l_train_max_for_rd_dq1    		  0x690		,  22		,  16		
 #define	 reg_b_l_train_max_for_rd_dq2    		  0x690		,  14		,  8		
 #define	 reg_b_l_train_max_for_rd_dq3    		  0x690		,  6		,  0		
 #define	 reg_b_l_train_max_for_rd_dq4    		  0x694		,  30		,  24		
 #define	 reg_b_l_train_max_for_rd_dq5    		  0x694		,  22		,  16		
 #define	 reg_b_l_train_max_for_rd_dq6    		  0x694		,  14		,  8		
 #define	 reg_b_l_train_max_for_rd_dq7    		  0x694		,  6		,  0		
 #define	 reg_b_l_train_max_for_rd_dqs    		  0x698		,  6		,  0		
 #define	 reg_b_l_train_result_for_rd_base_dqs		  0x69c		,  24		,  18		
 #define	 reg_b_l_change_rd_dqs_default   		  0x69c		,  5		,  5		
 #define	 reg_b_l_left_boundary_overflow_for_rd		  0x69c		,  3		,  3		
 #define	 reg_b_l_right_boundary_overflow_for_rd		  0x69c		,  0		,  0		
 #define	 reg_b_l_rd_train_readback_data_dq0		  0x6a0		,  31		,  16		
 #define	 reg_b_l_rd_train_readback_data_dq1		  0x6a0		,  15		,  0		
 #define	 reg_b_l_rd_train_readback_data_dq2		  0x6a4		,  31		,  16		
 #define	 reg_b_l_rd_train_readback_data_dq3		  0x6a4		,  15		,  0		
 #define	 reg_b_l_rd_train_readback_data_dq4		  0x6a8		,  31		,  16		
 #define	 reg_b_l_rd_train_readback_data_dq5		  0x6a8		,  15		,  0		
 #define	 reg_b_l_rd_train_readback_data_dq6		  0x6ac		,  31		,  16		
 #define	 reg_b_l_rd_train_readback_data_dq7		  0x6ac		,  15		,  0		
 #define	 reg_b_l_change_dqs_default      		  0x6b0		,  16		,  16		
 #define	 reg_b_l_train_min_for_dqs       		  0x6b0		,  7		,  0		
 #define	 reg_b_l_train_min_for_dq0       		  0x6b4		,  31		,  24		
 #define	 reg_b_l_train_min_for_dq1       		  0x6b4		,  23		,  16		
 #define	 reg_b_l_train_min_for_dq2       		  0x6b4		,  15		,  8		
 #define	 reg_b_l_train_min_for_dq3       		  0x6b4		,  7		,  0		
 #define	 reg_b_l_train_min_for_dq4       		  0x6b8		,  31		,  24		
 #define	 reg_b_l_train_min_for_dq5       		  0x6b8		,  23		,  16		
 #define	 reg_b_l_train_min_for_dq6       		  0x6b8		,  15		,  8		
 #define	 reg_b_l_train_min_for_dq7       		  0x6b8		,  7		,  0		
 #define	 reg_b_l_train_max_for_dqs       		  0x6bc		,  7		,  0		
 #define	 reg_b_l_train_max_for_dq0       		  0x6c0		,  31		,  24		
 #define	 reg_b_l_train_max_for_dq1       		  0x6c0		,  23		,  16		
 #define	 reg_b_l_train_max_for_dq2       		  0x6c0		,  15		,  8		
 #define	 reg_b_l_train_max_for_dq3       		  0x6c0		,  7		,  0		
 #define	 reg_b_l_train_max_for_dq4       		  0x6c4		,  31		,  24		
 #define	 reg_b_l_train_max_for_dq5       		  0x6c4		,  23		,  16		
 #define	 reg_b_l_train_max_for_dq6       		  0x6c4		,  15		,  8		
 #define	 reg_b_l_train_max_for_dq7       		  0x6c4		,  7		,  0		
 #define	 reg_b_l_rdtrain_vref_max        		  0x6c8		,  24		,  16		
 #define	 reg_b_l_rdtrain_vref_min        		  0x6c8		,  8		,  0		
 #define	 reg_b_l_calib_result_cs2        		  0x748		,  26		,  16		
 #define	 reg_b_l_calib_result_cs3        		  0x748		,  10		,  0		
 #define	 reg_b_l_tdqs_invdelaysel2       		  0x74c		,  23		,  16		
 #define	 reg_b_l_tdqs_invdelaysel3       		  0x74c		,  7		,  0		
 #define	 reg_b_l_cs2_value_dqx_invdelaysel		  0x750		,  7		,  0		
 #define	 reg_b_l_cs3_value_dqx_invdelaysel		  0x754		,  7		,  0		
 #define	 reg_b_h_dqs_idqshigh            		  0x7f0		,  30		,  30		
 #define	 reg_b_h_tdqs_invdelaysel0       		  0x7f0		,  23		,  16		
 #define	 reg_b_h_tdqs_invdelaysel1       		  0x7f0		,  7		,  0		
 #define	 reg_b_h_cycsel                  		  0x7f4		,  10		,  8		
 #define	 reg_b_h_ophsel                  		  0x7f4		,  7		,  5		
 #define	 reg_b_h_dllsel                  		  0x7f4		,  4		,  0		
 #define	 reg_b_h_calib_result_cs0        		  0x7f8		,  26		,  16		
 #define	 reg_b_h_calib_result_cs1        		  0x7f8		,  10		,  0		
 #define	 reg_b_h_cs0_value_dqx_invdelaysel		  0x7fc		,  7		,  0		
 #define	 reg_b_h_cs1_value_dqx_invdelaysel		  0x800		,  7		,  0		
 #define	 reg_b_h_train_min_for_rd_dq0    		  0x804		,  30		,  24		
 #define	 reg_b_h_train_min_for_rd_dq1    		  0x804		,  22		,  16		
 #define	 reg_b_h_train_min_for_rd_dq2    		  0x804		,  14		,  8		
 #define	 reg_b_h_train_min_for_rd_dq3    		  0x804		,  6		,  0		
 #define	 reg_b_h_train_min_for_rd_dq4    		  0x808		,  30		,  24		
 #define	 reg_b_h_train_min_for_rd_dq5    		  0x808		,  22		,  16		
 #define	 reg_b_h_train_min_for_rd_dq6    		  0x808		,  14		,  8		
 #define	 reg_b_h_train_min_for_rd_dq7    		  0x808		,  6		,  0		
 #define	 reg_b_h_train_min_for_rd_dqs    		  0x80c		,  6		,  0		
 #define	 reg_b_h_train_max_for_rd_dq0    		  0x810		,  30		,  24		
 #define	 reg_b_h_train_max_for_rd_dq1    		  0x810		,  22		,  16		
 #define	 reg_b_h_train_max_for_rd_dq2    		  0x810		,  14		,  8		
 #define	 reg_b_h_train_max_for_rd_dq3    		  0x810		,  6		,  0		
 #define	 reg_b_h_train_max_for_rd_dq4    		  0x814		,  30		,  24		
 #define	 reg_b_h_train_max_for_rd_dq5    		  0x814		,  22		,  16		
 #define	 reg_b_h_train_max_for_rd_dq6    		  0x814		,  14		,  8		
 #define	 reg_b_h_train_max_for_rd_dq7    		  0x814		,  6		,  0		
 #define	 reg_b_h_train_max_for_rd_dqs    		  0x818		,  6		,  0		
 #define	 reg_b_h_train_result_for_rd_base_dqs		  0x81c		,  24		,  18		
 #define	 reg_b_h_change_rd_dqs_default   		  0x81c		,  5		,  5		
 #define	 reg_b_h_left_boundary_overflow_for_rd		  0x81c		,  3		,  3		
 #define	 reg_b_h_right_boundary_overflow_for_rd		  0x81c		,  0		,  0		
 #define	 reg_b_h_rd_train_readback_data_dq0		  0x820		,  31		,  16		
 #define	 reg_b_h_rd_train_readback_data_dq1		  0x820		,  15		,  0		
 #define	 reg_b_h_rd_train_readback_data_dq2		  0x824		,  31		,  16		
 #define	 reg_b_h_rd_train_readback_data_dq3		  0x824		,  15		,  0		
 #define	 reg_b_h_rd_train_readback_data_dq4		  0x828		,  31		,  16		
 #define	 reg_b_h_rd_train_readback_data_dq5		  0x828		,  15		,  0		
 #define	 reg_b_h_rd_train_readback_data_dq6		  0x82c		,  31		,  16		
 #define	 reg_b_h_rd_train_readback_data_dq7		  0x82c		,  15		,  0		
 #define	 reg_b_h_change_dqs_default      		  0x830		,  16		,  16		
 #define	 reg_b_h_train_min_for_dqs       		  0x830		,  7		,  0		
 #define	 reg_b_h_train_min_for_dq0       		  0x834		,  31		,  24		
 #define	 reg_b_h_train_min_for_dq1       		  0x834		,  23		,  16		
 #define	 reg_b_h_train_min_for_dq2       		  0x834		,  15		,  8		
 #define	 reg_b_h_train_min_for_dq3       		  0x834		,  7		,  0		
 #define	 reg_b_h_train_min_for_dq4       		  0x838		,  31		,  24		
 #define	 reg_b_h_train_min_for_dq5       		  0x838		,  23		,  16		
 #define	 reg_b_h_train_min_for_dq6       		  0x838		,  15		,  8		
 #define	 reg_b_h_train_min_for_dq7       		  0x838		,  7		,  0		
 #define	 reg_b_h_train_max_for_dqs       		  0x83c		,  7		,  0		
 #define	 reg_b_h_train_max_for_dq0       		  0x840		,  31		,  24		
 #define	 reg_b_h_train_max_for_dq1       		  0x840		,  23		,  16		
 #define	 reg_b_h_train_max_for_dq2       		  0x840		,  15		,  8		
 #define	 reg_b_h_train_max_for_dq3       		  0x840		,  7		,  0		
 #define	 reg_b_h_train_max_for_dq4       		  0x844		,  31		,  24		
 #define	 reg_b_h_train_max_for_dq5       		  0x844		,  23		,  16		
 #define	 reg_b_h_train_max_for_dq6       		  0x844		,  15		,  8		
 #define	 reg_b_h_train_max_for_dq7       		  0x844		,  7		,  0		
 #define	 reg_b_h_rdtrain_vref_max        		  0x848		,  24		,  16		
 #define	 reg_b_h_rdtrain_vref_min        		  0x848		,  8		,  0		
 #define	 reg_b_h_calib_result_cs2        		  0x8c8		,  26		,  16		
 #define	 reg_b_h_calib_result_cs3        		  0x8c8		,  10		,  0		
 #define	 reg_b_h_tdqs_invdelaysel2       		  0x8cc		,  23		,  16		
 #define	 reg_b_h_tdqs_invdelaysel3       		  0x8cc		,  7		,  0		
 #define	 reg_b_h_cs2_value_dqx_invdelaysel		  0x8d0		,  7		,  0		
 #define	 reg_b_h_cs3_value_dqx_invdelaysel		  0x8d4		,  7		,  0		
 #define	 reg_c_l_dqs_idqshigh            		  0x970		,  30		,  30		
 #define	 reg_c_l_tdqs_invdelaysel0       		  0x970		,  23		,  16		
 #define	 reg_c_l_tdqs_invdelaysel1       		  0x970		,  7		,  0		
 #define	 reg_c_l_cycsel                  		  0x974		,  10		,  8		
 #define	 reg_c_l_ophsel                  		  0x974		,  7		,  5		
 #define	 reg_c_l_dllsel                  		  0x974		,  4		,  0		
 #define	 reg_c_l_calib_result_cs0        		  0x978		,  26		,  16		
 #define	 reg_c_l_calib_result_cs1        		  0x978		,  10		,  0		
 #define	 reg_c_l_cs0_value_dqx_invdelaysel		  0x97c		,  7		,  0		
 #define	 reg_c_l_cs1_value_dqx_invdelaysel		  0x980		,  7		,  0		
 #define	 reg_c_l_train_min_for_rd_dq0    		  0x984		,  30		,  24		
 #define	 reg_c_l_train_min_for_rd_dq1    		  0x984		,  22		,  16		
 #define	 reg_c_l_train_min_for_rd_dq2    		  0x984		,  14		,  8		
 #define	 reg_c_l_train_min_for_rd_dq3    		  0x984		,  6		,  0		
 #define	 reg_c_l_train_min_for_rd_dq4    		  0x988		,  30		,  24		
 #define	 reg_c_l_train_min_for_rd_dq5    		  0x988		,  22		,  16		
 #define	 reg_c_l_train_min_for_rd_dq6    		  0x988		,  14		,  8		
 #define	 reg_c_l_train_min_for_rd_dq7    		  0x988		,  6		,  0		
 #define	 reg_c_l_train_min_for_rd_dqs    		  0x98c		,  6		,  0		
 #define	 reg_c_l_train_max_for_rd_dq0    		  0x990		,  30		,  24		
 #define	 reg_c_l_train_max_for_rd_dq1    		  0x990		,  22		,  16		
 #define	 reg_c_l_train_max_for_rd_dq2    		  0x990		,  14		,  8		
 #define	 reg_c_l_train_max_for_rd_dq3    		  0x990		,  6		,  0		
 #define	 reg_c_l_train_max_for_rd_dq4    		  0x994		,  30		,  24		
 #define	 reg_c_l_train_max_for_rd_dq5    		  0x994		,  22		,  16		
 #define	 reg_c_l_train_max_for_rd_dq6    		  0x994		,  14		,  8		
 #define	 reg_c_l_train_max_for_rd_dq7    		  0x994		,  6		,  0		
 #define	 reg_c_l_train_max_for_rd_dqs    		  0x998		,  6		,  0		
 #define	 reg_c_l_train_result_for_rd_base_dqs		  0x99c		,  24		,  18		
 #define	 reg_c_l_change_rd_dqs_default   		  0x99c		,  5		,  5		
 #define	 reg_c_l_left_boundary_overflow_for_rd		  0x99c		,  3		,  3		
 #define	 reg_c_l_right_boundary_overflow_for_rd		  0x99c		,  0		,  0		
 #define	 reg_c_l_rd_train_readback_data_dq0		  0x9a0		,  31		,  16		
 #define	 reg_c_l_rd_train_readback_data_dq1		  0x9a0		,  15		,  0		
 #define	 reg_c_l_rd_train_readback_data_dq2		  0x9a4		,  31		,  16		
 #define	 reg_c_l_rd_train_readback_data_dq3		  0x9a4		,  15		,  0		
 #define	 reg_c_l_rd_train_readback_data_dq4		  0x9a8		,  31		,  16		
 #define	 reg_c_l_rd_train_readback_data_dq5		  0x9a8		,  15		,  0		
 #define	 reg_c_l_rd_train_readback_data_dq6		  0x9ac		,  31		,  16		
 #define	 reg_c_l_rd_train_readback_data_dq7		  0x9ac		,  15		,  0		
 #define	 reg_c_l_change_dqs_default      		  0x9b0		,  16		,  16		
 #define	 reg_c_l_train_min_for_dqs       		  0x9b0		,  7		,  0		
 #define	 reg_c_l_train_min_for_dq0       		  0x9b4		,  31		,  24		
 #define	 reg_c_l_train_min_for_dq1       		  0x9b4		,  23		,  16		
 #define	 reg_c_l_train_min_for_dq2       		  0x9b4		,  15		,  8		
 #define	 reg_c_l_train_min_for_dq3       		  0x9b4		,  7		,  0		
 #define	 reg_c_l_train_min_for_dq4       		  0x9b8		,  31		,  24		
 #define	 reg_c_l_train_min_for_dq5       		  0x9b8		,  23		,  16		
 #define	 reg_c_l_train_min_for_dq6       		  0x9b8		,  15		,  8		
 #define	 reg_c_l_train_min_for_dq7       		  0x9b8		,  7		,  0		
 #define	 reg_c_l_train_max_for_dqs       		  0x9bc		,  7		,  0		
 #define	 reg_c_l_train_max_for_dq0       		  0x9c0		,  31		,  24		
 #define	 reg_c_l_train_max_for_dq1       		  0x9c0		,  23		,  16		
 #define	 reg_c_l_train_max_for_dq2       		  0x9c0		,  15		,  8		
 #define	 reg_c_l_train_max_for_dq3       		  0x9c0		,  7		,  0		
 #define	 reg_c_l_train_max_for_dq4       		  0x9c4		,  31		,  24		
 #define	 reg_c_l_train_max_for_dq5       		  0x9c4		,  23		,  16		
 #define	 reg_c_l_train_max_for_dq6       		  0x9c4		,  15		,  8		
 #define	 reg_c_l_train_max_for_dq7       		  0x9c4		,  7		,  0		
 #define	 reg_c_l_rdtrain_vref_max        		  0x9c8		,  24		,  16		
 #define	 reg_c_l_rdtrain_vref_min        		  0x9c8		,  8		,  0		
 #define	 reg_c_l_calib_result_cs2        		  0xa48		,  26		,  16		
 #define	 reg_c_l_calib_result_cs3        		  0xa48		,  10		,  0		
 #define	 reg_c_l_tdqs_invdelaysel2       		  0xa4c		,  23		,  16		
 #define	 reg_c_l_tdqs_invdelaysel3       		  0xa4c		,  7		,  0		
 #define	 reg_c_l_cs2_value_dqx_invdelaysel		  0xa50		,  7		,  0		
 #define	 reg_c_l_cs3_value_dqx_invdelaysel		  0xa54		,  7		,  0		


