digraph "CFG for '_Z6workerPdl' function" {
	label="CFG for '_Z6workerPdl' function";

	Node0x4ac8eb0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%2:\l  %3 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %4 = getelementptr i8, i8 addrspace(4)* %3, i64 4\l  %5 = bitcast i8 addrspace(4)* %4 to i16 addrspace(4)*\l  %6 = load i16, i16 addrspace(4)* %5, align 4, !range !4, !invariant.load !5\l  %7 = zext i16 %6 to i32\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %9 = mul i32 %8, %7\l  %10 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %11 = add i32 %9, %10\l  %12 = sext i32 %11 to i64\l  %13 = icmp slt i64 %12, %1\l  br i1 %13, label %14, label %19\l|{<s0>T|<s1>F}}"];
	Node0x4ac8eb0:s0 -> Node0x4acae60;
	Node0x4ac8eb0:s1 -> Node0x4acaef0;
	Node0x4acae60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%14:\l14:                                               \l  %15 = sitofp i32 %11 to double\l  %16 = getelementptr inbounds double, double addrspace(1)* %0, i64 %12\l  %17 = load double, double addrspace(1)* %16, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %18 = fadd contract double %17, %15\l  store double %18, double addrspace(1)* %16, align 8, !tbaa !7\l  br label %19\l}"];
	Node0x4acae60 -> Node0x4acaef0;
	Node0x4acaef0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%19:\l19:                                               \l  ret void\l}"];
}
