Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sat Sep 20 23:42:05 2025
| Host         : andrew0923 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file segment_decode_timing_summary_routed.rpt -pb segment_decode_timing_summary_routed.pb -rpx segment_decode_timing_summary_routed.rpx -warn_on_violation
| Design       : segment_decode
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            d[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.662ns  (logic 5.464ns (46.854%)  route 6.198ns (53.146%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  b_IBUF[0]_inst/O
                         net (fo=4, routed)           1.637     3.088    b_IBUF[0]
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.152     3.240 r  d_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.753     4.993    sum[0]
    SLICE_X36Y11         LUT6 (Prop_lut6_I4_O)        0.326     5.319 r  d_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.808     8.127    d_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    11.662 r  d_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.662    d[3]
    V8                                                                r  d[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            d[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.649ns  (logic 5.458ns (46.853%)  route 6.191ns (53.147%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  b_IBUF[0]_inst/O
                         net (fo=4, routed)           1.637     3.088    b_IBUF[0]
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.152     3.240 r  d_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.746     4.986    sum[0]
    SLICE_X37Y11         LUT6 (Prop_lut6_I4_O)        0.326     5.312 r  d_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.808     8.120    d_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.649 r  d_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.649    d[5]
    W6                                                                r  d[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            d[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.469ns  (logic 5.218ns (45.500%)  route 6.251ns (54.500%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  b_IBUF[1]_inst/O
                         net (fo=3, routed)           1.439     2.905    b_IBUF[1]
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.124     3.029 r  d_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           2.061     5.090    sum[2]
    SLICE_X36Y11         LUT6 (Prop_lut6_I3_O)        0.124     5.214 r  d_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.751     7.965    d_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.469 r  d_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.469    d[1]
    V5                                                                r  d[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            d[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.420ns  (logic 5.234ns (45.832%)  route 6.186ns (54.168%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  b_IBUF[0]_inst/O
                         net (fo=4, routed)           1.630     3.081    b_IBUF[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.124     3.205 r  d_OBUF[6]_inst_i_2/O
                         net (fo=8, routed)           1.752     4.957    fa/c3
    SLICE_X37Y11         LUT6 (Prop_lut6_I2_O)        0.124     5.081 r  d_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.803     7.884    d_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.420 r  d_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.420    d[4]
    U8                                                                r  d[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            d[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.346ns  (logic 5.219ns (45.997%)  route 6.127ns (54.003%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  b_IBUF[0]_inst/O
                         net (fo=4, routed)           1.630     3.081    b_IBUF[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.124     3.205 r  d_OBUF[6]_inst_i_2/O
                         net (fo=8, routed)           1.756     4.961    fa/c3
    SLICE_X36Y11         LUT6 (Prop_lut6_I2_O)        0.124     5.085 r  d_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.741     7.826    d_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.346 r  d_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.346    d[2]
    U5                                                                r  d[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            d[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.276ns  (logic 5.246ns (46.519%)  route 6.031ns (53.481%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  b_IBUF[1]_inst/O
                         net (fo=3, routed)           1.439     2.905    b_IBUF[1]
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.124     3.029 r  d_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.898     4.927    sum[2]
    SLICE_X37Y11         LUT6 (Prop_lut6_I4_O)        0.124     5.051 r  d_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.694     7.745    d_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.276 r  d_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.276    d[0]
    U7                                                                r  d[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            d[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.209ns  (logic 5.209ns (46.477%)  route 5.999ns (53.523%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  b_IBUF[0]_inst/O
                         net (fo=4, routed)           1.637     3.088    b_IBUF[0]
    SLICE_X0Y11          LUT4 (Prop_lut4_I3_O)        0.124     3.212 r  d_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.760     4.972    sum[1]
    SLICE_X37Y11         LUT6 (Prop_lut6_I5_O)        0.124     5.096 r  d_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.602     7.698    d_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    11.209 r  d_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.209    d[6]
    W7                                                                r  d[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            overflow
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.024ns  (logic 5.204ns (57.661%)  route 3.821ns (42.339%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  b_IBUF[0]_inst/O
                         net (fo=4, routed)           1.630     3.081    b_IBUF[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.124     3.205 r  d_OBUF[6]_inst_i_2/O
                         net (fo=8, routed)           0.175     3.380    fa/c3
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.124     3.504 r  overflow_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.016     5.520    overflow_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     9.024 r  overflow_OBUF_inst/O
                         net (fo=0)                   0.000     9.024    overflow
    U16                                                               r  overflow (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            overflow
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.448ns  (logic 1.525ns (62.314%)  route 0.922ns (37.686%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  a_IBUF[1]_inst/O
                         net (fo=3, routed)           0.366     0.595    a_IBUF[1]
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.045     0.640 r  d_OBUF[6]_inst_i_2/O
                         net (fo=8, routed)           0.073     0.713    fa/c3
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.045     0.758 r  overflow_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.484     1.242    overflow_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.448 r  overflow_OBUF_inst/O
                         net (fo=0)                   0.000     2.448    overflow
    U16                                                               r  overflow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            d[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.282ns  (logic 1.531ns (46.655%)  route 1.751ns (53.345%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  a_IBUF[1]_inst/O
                         net (fo=3, routed)           0.366     0.595    a_IBUF[1]
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.045     0.640 r  d_OBUF[6]_inst_i_2/O
                         net (fo=8, routed)           0.647     1.287    fa/c3
    SLICE_X37Y11         LUT6 (Prop_lut6_I2_O)        0.045     1.332 r  d_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.738     2.070    d_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.282 r  d_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.282    d[6]
    W7                                                                r  d[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            d[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.430ns  (logic 1.498ns (43.680%)  route 1.932ns (56.320%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  a_IBUF[3]_inst/O
                         net (fo=8, routed)           1.030     1.247    a_IBUF[3]
    SLICE_X36Y11         LUT6 (Prop_lut6_I0_O)        0.045     1.292 r  d_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.902     2.193    d_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.430 r  d_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.430    d[3]
    V8                                                                r  d[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            d[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.431ns  (logic 1.543ns (44.981%)  route 1.888ns (55.019%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           0.391     0.612    a_IBUF[0]
    SLICE_X0Y11          LUT4 (Prop_lut4_I2_O)        0.045     0.657 r  d_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.669     1.326    sum[1]
    SLICE_X37Y11         LUT6 (Prop_lut6_I5_O)        0.045     1.371 r  d_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.828     2.199    d_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.431 r  d_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.431    d[0]
    U7                                                                r  d[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            d[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.457ns  (logic 1.532ns (44.306%)  route 1.926ns (55.694%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           0.391     0.612    a_IBUF[0]
    SLICE_X0Y11          LUT4 (Prop_lut4_I2_O)        0.045     0.657 f  d_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.685     1.342    sum[1]
    SLICE_X36Y11         LUT6 (Prop_lut6_I3_O)        0.045     1.387 r  d_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.850     2.237    d_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.457 r  d_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.457    d[2]
    U5                                                                r  d[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            d[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.459ns  (logic 1.549ns (44.790%)  route 1.910ns (55.210%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  a_IBUF[1]_inst/O
                         net (fo=3, routed)           0.366     0.595    a_IBUF[1]
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.045     0.640 r  d_OBUF[6]_inst_i_2/O
                         net (fo=8, routed)           0.644     1.284    fa/c3
    SLICE_X37Y11         LUT6 (Prop_lut6_I2_O)        0.045     1.329 r  d_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.900     2.229    d_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.459 r  d_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.459    d[5]
    W6                                                                r  d[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            d[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.463ns  (logic 1.517ns (43.791%)  route 1.947ns (56.209%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           0.391     0.612    a_IBUF[0]
    SLICE_X0Y11          LUT4 (Prop_lut4_I2_O)        0.045     0.657 r  d_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.684     1.341    sum[1]
    SLICE_X36Y11         LUT6 (Prop_lut6_I5_O)        0.045     1.386 r  d_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.872     2.258    d_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.463 r  d_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.463    d[1]
    V5                                                                r  d[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            d[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.495ns  (logic 1.547ns (44.259%)  route 1.948ns (55.741%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           0.391     0.612    a_IBUF[0]
    SLICE_X0Y11          LUT4 (Prop_lut4_I2_O)        0.045     0.657 r  d_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.670     1.327    sum[1]
    SLICE_X37Y11         LUT6 (Prop_lut6_I4_O)        0.045     1.372 r  d_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.887     2.259    d_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.495 r  d_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.495    d[4]
    U8                                                                r  d[4] (OUT)
  -------------------------------------------------------------------    -------------------





