Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Mon Jan 22 10:25:25 2018
| Host         : DoubleL running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -file WIFI_DECRYPT_timing_summary_routed.rpt -warn_on_violation -rpx WIFI_DECRYPT_timing_summary_routed.rpx
| Design       : WIFI_DECRYPT
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: SD_cd (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: U_CLKDIV/Clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_MMCM_BASE_50M/U_MMCME2_BASE/LOCKED (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 39 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.073        0.000                      0               263654        0.007        0.000                      0               263654        3.000        0.000                       0                122176  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
Clk        {0.000 5.000}      10.000          100.000         
  clkfb    {0.000 5.000}      10.000          100.000         
  clkout0  {0.000 5.000}      10.000          100.000         
  clkout1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                                                                                                                                                             3.000        0.000                       0                     1  
  clkfb                                                                                                                                                         7.845        0.000                       0                     3  
  clkout0           0.073        0.000                      0               240086        0.007        0.000                      0               240086        4.500        0.000                       0                113780  
  clkout1           2.764        0.000                      0                13629        0.035        0.000                      0                13629        9.500        0.000                       0                  8392  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout1       clkout0             0.566        0.000                      0                15864        0.078        0.000                      0                15864  
clkout0       clkout1             5.176        0.000                      0                    8        0.138        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout1            clkout1                 17.036        0.000                      0                   16        0.585        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U_MMCM_BASE_50M/U_MMCME2_BASE/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U_MMCM_BASE_50M/U_MMCME2_BASE/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_MMCM_BASE_50M/U_MMCME2_BASE/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_MMCM_BASE_50M/U_MMCME2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_MMCM_BASE_50M/U_MMCME2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    U_MMCM_BASE_50M/U_CLKF_BUF/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U_MMCM_BASE_50M/U_MMCME2_BASE/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 PBKDF2_SHA1_GEN[11].U_PBKDF2_SHA1_i/U_PBKDF2_SHA1_F_TWO/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PBKDF2_SHA1_GEN[11].U_PBKDF2_SHA1_i/U_PBKDF2_SHA1_F_TWO/tmp1_reg[131]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        9.816ns  (logic 0.642ns (6.540%)  route 9.174ns (93.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 8.338 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.076ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    U_MMCM_BASE_50M/Clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  U_MMCM_BASE_50M/U_CLKIN_IBUF/O
                         net (fo=1, routed)           1.233     2.708    U_MMCM_BASE_50M/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  U_MMCM_BASE_50M/U_MMCME2_BASE/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    U_MMCM_BASE_50M/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  U_MMCM_BASE_50M/U_CLKOUT0_BUF/O
                         net (fo=113778, routed)      1.743    -1.076    PBKDF2_SHA1_GEN[11].U_PBKDF2_SHA1_i/U_PBKDF2_SHA1_F_TWO/Clk
    SLICE_X144Y193       FDCE                                         r  PBKDF2_SHA1_GEN[11].U_PBKDF2_SHA1_i/U_PBKDF2_SHA1_F_TWO/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y193       FDCE (Prop_fdce_C_Q)         0.518    -0.558 f  PBKDF2_SHA1_GEN[11].U_PBKDF2_SHA1_i/U_PBKDF2_SHA1_F_TWO/FSM_sequential_current_state_reg[1]/Q
                         net (fo=269, routed)         9.174     8.616    PBKDF2_SHA1_GEN[11].U_PBKDF2_SHA1_i/U_PBKDF2_SHA1_F_TWO/U_HMAC_SHA1_VECTOR/out[1]
    SLICE_X142Y111       LUT4 (Prop_lut4_I1_O)        0.124     8.740 r  PBKDF2_SHA1_GEN[11].U_PBKDF2_SHA1_i/U_PBKDF2_SHA1_F_TWO/U_HMAC_SHA1_VECTOR/tmp1[131]_i_1__22/O
                         net (fo=1, routed)           0.000     8.740    PBKDF2_SHA1_GEN[11].U_PBKDF2_SHA1_i/U_PBKDF2_SHA1_F_TWO/tmp1[131]
    SLICE_X142Y111       FDRE                                         r  PBKDF2_SHA1_GEN[11].U_PBKDF2_SHA1_i/U_PBKDF2_SHA1_F_TWO/tmp1_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    U_MMCM_BASE_50M/Clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  U_MMCM_BASE_50M/U_CLKIN_IBUF/O
                         net (fo=1, routed)           1.162    12.567    U_MMCM_BASE_50M/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  U_MMCM_BASE_50M/U_MMCME2_BASE/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    U_MMCM_BASE_50M/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  U_MMCM_BASE_50M/U_CLKOUT0_BUF/O
                         net (fo=113778, routed)      1.630     8.338    PBKDF2_SHA1_GEN[11].U_PBKDF2_SHA1_i/U_PBKDF2_SHA1_F_TWO/Clk
    SLICE_X142Y111       FDRE                                         r  PBKDF2_SHA1_GEN[11].U_PBKDF2_SHA1_i/U_PBKDF2_SHA1_F_TWO/tmp1_reg[131]/C
                         clock pessimism              0.474     8.811    
                         clock uncertainty           -0.080     8.732    
    SLICE_X142Y111       FDRE (Setup_fdre_C_D)        0.081     8.813    PBKDF2_SHA1_GEN[11].U_PBKDF2_SHA1_i/U_PBKDF2_SHA1_F_TWO/tmp1_reg[131]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -8.740    
  -------------------------------------------------------------------
                         slack                                  0.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 PBKDF2_SHA1_GEN[9].U_PBKDF2_SHA1_i/U_PBKDF2_SHA1_F_ONE/U_HMAC_SHA1_VECTOR/plaintext_reg[475]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PBKDF2_SHA1_GEN[9].U_PBKDF2_SHA1_i/U_PBKDF2_SHA1_F_ONE/U_HMAC_SHA1_VECTOR/U_SHA1_CORE/U_SHA1_IBUFFER/buffer_work_reg[475]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.500%)  route 0.206ns (52.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.989ns
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    U_MMCM_BASE_50M/Clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  U_MMCM_BASE_50M/U_CLKIN_IBUF/O
                         net (fo=1, routed)           0.440     0.683    U_MMCM_BASE_50M/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  U_MMCM_BASE_50M/U_MMCME2_BASE/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    U_MMCM_BASE_50M/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  U_MMCM_BASE_50M/U_CLKOUT0_BUF/O
                         net (fo=113778, routed)      0.556    -0.744    PBKDF2_SHA1_GEN[9].U_PBKDF2_SHA1_i/U_PBKDF2_SHA1_F_ONE/U_HMAC_SHA1_VECTOR/Clk
    SLICE_X82Y168        FDRE                                         r  PBKDF2_SHA1_GEN[9].U_PBKDF2_SHA1_i/U_PBKDF2_SHA1_F_ONE/U_HMAC_SHA1_VECTOR/plaintext_reg[475]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y168        FDRE (Prop_fdre_C_Q)         0.141    -0.603 r  PBKDF2_SHA1_GEN[9].U_PBKDF2_SHA1_i/U_PBKDF2_SHA1_F_ONE/U_HMAC_SHA1_VECTOR/plaintext_reg[475]/Q
                         net (fo=1, routed)           0.206    -0.397    PBKDF2_SHA1_GEN[9].U_PBKDF2_SHA1_i/U_PBKDF2_SHA1_F_ONE/U_HMAC_SHA1_VECTOR/U_SHA1_CORE/U_SHA1_IBUFFER/plaintext_reg[475]
    SLICE_X84Y168        LUT3 (Prop_lut3_I2_O)        0.045    -0.352 r  PBKDF2_SHA1_GEN[9].U_PBKDF2_SHA1_i/U_PBKDF2_SHA1_F_ONE/U_HMAC_SHA1_VECTOR/U_SHA1_CORE/U_SHA1_IBUFFER/buffer_work[475]_i_1__17/O
                         net (fo=1, routed)           0.000    -0.352    PBKDF2_SHA1_GEN[9].U_PBKDF2_SHA1_i/U_PBKDF2_SHA1_F_ONE/U_HMAC_SHA1_VECTOR/U_SHA1_CORE/U_SHA1_IBUFFER/buffer_work[475]_i_1__17_n_0
    SLICE_X84Y168        FDRE                                         r  PBKDF2_SHA1_GEN[9].U_PBKDF2_SHA1_i/U_PBKDF2_SHA1_F_ONE/U_HMAC_SHA1_VECTOR/U_SHA1_CORE/U_SHA1_IBUFFER/buffer_work_reg[475]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    U_MMCM_BASE_50M/Clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  U_MMCM_BASE_50M/U_CLKIN_IBUF/O
                         net (fo=1, routed)           0.480     0.911    U_MMCM_BASE_50M/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  U_MMCM_BASE_50M/U_MMCME2_BASE/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    U_MMCM_BASE_50M/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  U_MMCM_BASE_50M/U_CLKOUT0_BUF/O
                         net (fo=113778, routed)      0.824    -0.989    PBKDF2_SHA1_GEN[9].U_PBKDF2_SHA1_i/U_PBKDF2_SHA1_F_ONE/U_HMAC_SHA1_VECTOR/U_SHA1_CORE/U_SHA1_IBUFFER/Clk
    SLICE_X84Y168        FDRE                                         r  PBKDF2_SHA1_GEN[9].U_PBKDF2_SHA1_i/U_PBKDF2_SHA1_F_ONE/U_HMAC_SHA1_VECTOR/U_SHA1_CORE/U_SHA1_IBUFFER/buffer_work_reg[475]/C
                         clock pessimism              0.509    -0.480    
    SLICE_X84Y168        FDRE (Hold_fdre_C_D)         0.121    -0.359    PBKDF2_SHA1_GEN[9].U_PBKDF2_SHA1_i/U_PBKDF2_SHA1_F_ONE/U_HMAC_SHA1_VECTOR/U_SHA1_CORE/U_SHA1_IBUFFER/buffer_work_reg[475]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.007    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_MMCM_BASE_50M/U_MMCME2_BASE/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y18     U_PMK_FIFO/U_RAM/RAM_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  U_MMCM_BASE_50M/U_MMCME2_BASE/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X147Y119   PBKDF2_SHA1_GEN[10].U_PBKDF2_SHA1_i/Pmk_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y87    FSM_sequential_uart_tx_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        2.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 U_SD/u_simple_sd/u_sd_controller/u_sd_transceiver/dat_cnt_reg[0]_rep__6/C
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_SD/u_simple_sd/u_sd_controller/u_sd_transceiver/dat_block_read_reg[109][7]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout1 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        17.052ns  (logic 0.828ns (4.856%)  route 16.224ns (95.144%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    U_MMCM_BASE_50M/Clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  U_MMCM_BASE_50M/U_CLKIN_IBUF/O
                         net (fo=1, routed)           1.233     2.708    U_MMCM_BASE_50M/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  U_MMCM_BASE_50M/U_MMCME2_BASE/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    U_MMCM_BASE_50M/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  U_MMCM_BASE_50M/U_CLKOUT1_BUF/O
                         net (fo=8391, routed)        2.199    -0.620    U_SD/u_simple_sd/u_sd_controller/u_sd_transceiver/Clk_out1
    SLICE_X3Y18          FDCE                                         r  U_SD/u_simple_sd/u_sd_controller/u_sd_transceiver/dat_cnt_reg[0]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456    -0.164 f  U_SD/u_simple_sd/u_sd_controller/u_sd_transceiver/dat_cnt_reg[0]_rep__6/Q
                         net (fo=124, routed)         4.849     4.685    U_SD/u_simple_sd/u_sd_controller/u_sd_transceiver/dat_cnt_reg[0]_rep__6_n_0
    SLICE_X42Y33         LUT2 (Prop_lut2_I0_O)        0.124     4.809 r  U_SD/u_simple_sd/u_sd_controller/u_sd_transceiver/dat_block_read[85][7]_i_2/O
                         net (fo=37, routed)          4.429     9.238    U_SD/u_simple_sd/u_sd_controller/u_sd_transceiver/p_7_in[7]
    SLICE_X75Y61         LUT3 (Prop_lut3_I0_O)        0.124     9.362 r  U_SD/u_simple_sd/u_sd_controller/u_sd_transceiver/dat_block_read[350][7]_i_3/O
                         net (fo=158, routed)         6.946    16.308    U_SD/u_simple_sd/u_sd_controller/u_sd_transceiver/u_clk_en_init2/wide_bus_reg_rep__9_9
    SLICE_X35Y17         LUT5 (Prop_lut5_I0_O)        0.124    16.432 r  U_SD/u_simple_sd/u_sd_controller/u_sd_transceiver/u_clk_en_init2/dat_block_read[109][7]_i_1/O
                         net (fo=1, routed)           0.000    16.432    U_SD/u_simple_sd/u_sd_controller/u_sd_transceiver/u_clk_en_init2_n_2355
    SLICE_X35Y17         FDCE                                         r  U_SD/u_simple_sd/u_sd_controller/u_sd_transceiver/dat_block_read_reg[109][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    U_MMCM_BASE_50M/Clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  U_MMCM_BASE_50M/U_CLKIN_IBUF/O
                         net (fo=1, routed)           1.162    22.567    U_MMCM_BASE_50M/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    14.893 r  U_MMCM_BASE_50M/U_MMCME2_BASE/CLKOUT1
                         net (fo=1, routed)           1.723    16.616    U_MMCM_BASE_50M/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.707 r  U_MMCM_BASE_50M/U_CLKOUT1_BUF/O
                         net (fo=8391, routed)        1.976    18.683    U_SD/u_simple_sd/u_sd_controller/u_sd_transceiver/Clk_out1
    SLICE_X35Y17         FDCE                                         r  U_SD/u_simple_sd/u_sd_controller/u_sd_transceiver/dat_block_read_reg[109][7]/C
                         clock pessimism              0.571    19.253    
                         clock uncertainty           -0.089    19.165    
    SLICE_X35Y17         FDCE (Setup_fdce_C_D)        0.031    19.196    U_SD/u_simple_sd/u_sd_controller/u_sd_transceiver/dat_block_read_reg[109][7]
  -------------------------------------------------------------------
                         required time                         19.196    
                         arrival time                         -16.432    
  -------------------------------------------------------------------
                         slack                                  2.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 U_SD/data_out_reg[370]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_KEY_FIFO/U_SIMPLE_DUAL_TWO_CLOCKS/RAM_reg_5/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.803%)  route 0.253ns (64.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    U_MMCM_BASE_50M/Clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  U_MMCM_BASE_50M/U_CLKIN_IBUF/O
                         net (fo=1, routed)           0.440     0.683    U_MMCM_BASE_50M/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  U_MMCM_BASE_50M/U_MMCME2_BASE/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    U_MMCM_BASE_50M/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  U_MMCM_BASE_50M/U_CLKOUT1_BUF/O
                         net (fo=8391, routed)        0.677    -0.622    U_SD/Clk_out1
    SLICE_X23Y75         FDRE                                         r  U_SD/data_out_reg[370]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  U_SD/data_out_reg[370]/Q
                         net (fo=1, routed)           0.253    -0.228    U_KEY_FIFO/U_SIMPLE_DUAL_TWO_CLOCKS/data_out[370]
    RAMB36_X1Y16         RAMB36E1                                     r  U_KEY_FIFO/U_SIMPLE_DUAL_TWO_CLOCKS/RAM_reg_5/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    U_MMCM_BASE_50M/Clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  U_MMCM_BASE_50M/U_CLKIN_IBUF/O
                         net (fo=1, routed)           0.480     0.911    U_MMCM_BASE_50M/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  U_MMCM_BASE_50M/U_MMCME2_BASE/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    U_MMCM_BASE_50M/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  U_MMCM_BASE_50M/U_CLKOUT1_BUF/O
                         net (fo=8391, routed)        0.999    -0.815    U_KEY_FIFO/U_SIMPLE_DUAL_TWO_CLOCKS/Clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  U_KEY_FIFO/U_SIMPLE_DUAL_TWO_CLOCKS/RAM_reg_5/CLKBWRCLK
                         clock pessimism              0.255    -0.560    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[10])
                                                      0.296    -0.264    U_KEY_FIFO/U_SIMPLE_DUAL_TWO_CLOCKS/RAM_reg_5
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { U_MMCM_BASE_50M/U_MMCME2_BASE/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y8      U_KEY_FIFO/U_SIMPLE_DUAL_TWO_CLOCKS/RAM_reg_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  U_MMCM_BASE_50M/U_MMCME2_BASE/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X2Y34      U_SD/u_simple_sd/u_sd_controller/u_sd_transceiver/dat_block_read_reg[0][2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X2Y35      U_SD/u_simple_sd/u_sd_controller/u_sd_transceiver/dat_block_read_reg[0][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.566ns  (required time - arrival time)
  Source:                 U_SD/ssid_len_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PBKDF2_SHA1_GEN[11].U_PBKDF2_SHA1_i/U_PBKDF2_SHA1_F_TWO/hmac_data_len_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.581ns  (logic 0.580ns (6.759%)  route 8.001ns (93.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.671ns = ( 8.329 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    U_MMCM_BASE_50M/Clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  U_MMCM_BASE_50M/U_CLKIN_IBUF/O
                         net (fo=1, routed)           1.233     2.708    U_MMCM_BASE_50M/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  U_MMCM_BASE_50M/U_MMCME2_BASE/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    U_MMCM_BASE_50M/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  U_MMCM_BASE_50M/U_CLKOUT1_BUF/O
                         net (fo=8391, routed)        2.204    -0.615    U_SD/Clk_out1
    SLICE_X5Y37          FDRE                                         r  U_SD/ssid_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.159 r  U_SD/ssid_len_reg[2]/Q
                         net (fo=28, routed)          8.001     7.843    PBKDF2_SHA1_GEN[11].U_PBKDF2_SHA1_i/U_PBKDF2_SHA1_F_TWO/ssid_len[2]
    SLICE_X141Y192       LUT6 (Prop_lut6_I3_O)        0.124     7.967 r  PBKDF2_SHA1_GEN[11].U_PBKDF2_SHA1_i/U_PBKDF2_SHA1_F_TWO/i___499/O
                         net (fo=1, routed)           0.000     7.967    PBKDF2_SHA1_GEN[11].U_PBKDF2_SHA1_i/U_PBKDF2_SHA1_F_TWO/i___499_n_0
    SLICE_X141Y192       FDRE                                         r  PBKDF2_SHA1_GEN[11].U_PBKDF2_SHA1_i/U_PBKDF2_SHA1_F_TWO/hmac_data_len_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    U_MMCM_BASE_50M/Clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  U_MMCM_BASE_50M/U_CLKIN_IBUF/O
                         net (fo=1, routed)           1.162    12.567    U_MMCM_BASE_50M/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  U_MMCM_BASE_50M/U_MMCME2_BASE/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    U_MMCM_BASE_50M/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  U_MMCM_BASE_50M/U_CLKOUT0_BUF/O
                         net (fo=113778, routed)      1.622     8.329    PBKDF2_SHA1_GEN[11].U_PBKDF2_SHA1_i/U_PBKDF2_SHA1_F_TWO/Clk
    SLICE_X141Y192       FDRE                                         r  PBKDF2_SHA1_GEN[11].U_PBKDF2_SHA1_i/U_PBKDF2_SHA1_F_TWO/hmac_data_len_reg[0][2]/C
                         clock pessimism              0.383     8.712    
                         clock uncertainty           -0.209     8.504    
    SLICE_X141Y192       FDRE (Setup_fdre_C_D)        0.029     8.533    PBKDF2_SHA1_GEN[11].U_PBKDF2_SHA1_i/U_PBKDF2_SHA1_F_TWO/hmac_data_len_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.533    
                         arrival time                          -7.967    
  -------------------------------------------------------------------
                         slack                                  0.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 U_SD/ssid2_reg[347]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_PBKDF2_SHA1_0/U_PBKDF2_SHA1_F_TWO/hmac_data_reg[0][347]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.141ns (20.516%)  route 0.546ns (79.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    U_MMCM_BASE_50M/Clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  U_MMCM_BASE_50M/U_CLKIN_IBUF/O
                         net (fo=1, routed)           0.440     0.683    U_MMCM_BASE_50M/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  U_MMCM_BASE_50M/U_MMCME2_BASE/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    U_MMCM_BASE_50M/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  U_MMCM_BASE_50M/U_CLKOUT1_BUF/O
                         net (fo=8391, routed)        0.679    -0.620    U_SD/Clk_out1
    SLICE_X31Y68         FDRE                                         r  U_SD/ssid2_reg[347]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_SD/ssid2_reg[347]/Q
                         net (fo=14, routed)          0.546     0.067    U_PBKDF2_SHA1_0/U_PBKDF2_SHA1_F_TWO/ssid2_reg[511][339]
    SLICE_X31Y97         FDRE                                         r  U_PBKDF2_SHA1_0/U_PBKDF2_SHA1_F_TWO/hmac_data_reg[0][347]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    U_MMCM_BASE_50M/Clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  U_MMCM_BASE_50M/U_CLKIN_IBUF/O
                         net (fo=1, routed)           0.480     0.911    U_MMCM_BASE_50M/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  U_MMCM_BASE_50M/U_MMCME2_BASE/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    U_MMCM_BASE_50M/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  U_MMCM_BASE_50M/U_CLKOUT0_BUF/O
                         net (fo=113778, routed)      0.963    -0.851    U_PBKDF2_SHA1_0/U_PBKDF2_SHA1_F_TWO/Rst_n
    SLICE_X31Y97         FDRE                                         r  U_PBKDF2_SHA1_0/U_PBKDF2_SHA1_F_TWO/hmac_data_reg[0][347]/C
                         clock pessimism              0.565    -0.286    
                         clock uncertainty            0.209    -0.077    
    SLICE_X31Y97         FDRE (Hold_fdre_C_D)         0.066    -0.011    U_PBKDF2_SHA1_0/U_PBKDF2_SHA1_F_TWO/hmac_data_reg[0][347]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.078    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        5.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.176ns  (required time - arrival time)
  Source:                 U_KEY_SCHEDULE/key_fifo_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_KEY_FIFO/U_RP_NEXT_SYNC/dout_l1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@20.000ns - clkout0 rise@10.000ns)
  Data Path Delay:        4.383ns  (logic 0.940ns (21.446%)  route 3.443ns (78.554%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns = ( 9.117 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    U_MMCM_BASE_50M/Clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475    11.475 r  U_MMCM_BASE_50M/U_CLKIN_IBUF/O
                         net (fo=1, routed)           1.233    12.708    U_MMCM_BASE_50M/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432     5.276 r  U_MMCM_BASE_50M/U_MMCME2_BASE/CLKOUT0
                         net (fo=1, routed)           1.808     7.085    U_MMCM_BASE_50M/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.181 r  U_MMCM_BASE_50M/U_CLKOUT0_BUF/O
                         net (fo=113778, routed)      1.936     9.117    U_KEY_SCHEDULE/Clk
    SLICE_X17Y82         FDRE                                         r  U_KEY_SCHEDULE/key_fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y82         FDRE (Prop_fdre_C_Q)         0.456     9.573 r  U_KEY_SCHEDULE/key_fifo_rd_reg/Q
                         net (fo=10, routed)          1.605    11.179    U_KEY_FIFO/key_fifo_out_en
    SLICE_X15Y82         LUT4 (Prop_lut4_I1_O)        0.152    11.331 r  U_KEY_FIFO/dout_l1[5]_i_2/O
                         net (fo=5, routed)           0.634    11.964    U_KEY_FIFO/dout_l1[5]_i_2_n_0
    SLICE_X16Y82         LUT5 (Prop_lut5_I0_O)        0.332    12.296 r  U_KEY_FIFO/dout_l1[5]_i_1/O
                         net (fo=5, routed)           1.204    13.500    U_KEY_FIFO/U_RP_NEXT_SYNC/rp_next[0]
    SLICE_X16Y82         FDRE                                         r  U_KEY_FIFO/U_RP_NEXT_SYNC/dout_l1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    U_MMCM_BASE_50M/Clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  U_MMCM_BASE_50M/U_CLKIN_IBUF/O
                         net (fo=1, routed)           1.162    22.567    U_MMCM_BASE_50M/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    14.893 r  U_MMCM_BASE_50M/U_MMCME2_BASE/CLKOUT1
                         net (fo=1, routed)           1.723    16.616    U_MMCM_BASE_50M/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.707 r  U_MMCM_BASE_50M/U_CLKOUT1_BUF/O
                         net (fo=8391, routed)        1.810    18.517    U_KEY_FIFO/U_RP_NEXT_SYNC/Clk_out1
    SLICE_X16Y82         FDRE                                         r  U_KEY_FIFO/U_RP_NEXT_SYNC/dout_l1_reg[5]/C
                         clock pessimism              0.383    18.901    
                         clock uncertainty           -0.209    18.692    
    SLICE_X16Y82         FDRE (Setup_fdre_C_D)       -0.016    18.676    U_KEY_FIFO/U_RP_NEXT_SYNC/dout_l1_reg[5]
  -------------------------------------------------------------------
                         required time                         18.676    
                         arrival time                         -13.500    
  -------------------------------------------------------------------
                         slack                                  5.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_KEY_FIFO/rp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_KEY_FIFO/U_RP_NEXT_SYNC/dout_l1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.497%)  route 0.573ns (75.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    U_MMCM_BASE_50M/Clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  U_MMCM_BASE_50M/U_CLKIN_IBUF/O
                         net (fo=1, routed)           0.440     0.683    U_MMCM_BASE_50M/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  U_MMCM_BASE_50M/U_MMCME2_BASE/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    U_MMCM_BASE_50M/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  U_MMCM_BASE_50M/U_CLKOUT0_BUF/O
                         net (fo=113778, routed)      0.689    -0.610    U_KEY_FIFO/Clk
    SLICE_X17Y84         FDRE                                         r  U_KEY_FIFO/rp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  U_KEY_FIFO/rp_reg[5]/Q
                         net (fo=3, routed)           0.573     0.104    U_KEY_FIFO/U_RP_NEXT_SYNC/Q[5]
    SLICE_X17Y81         LUT5 (Prop_lut5_I0_O)        0.045     0.149 r  U_KEY_FIFO/U_RP_NEXT_SYNC/dout_l1[4]_i_1/O
                         net (fo=1, routed)           0.000     0.149    U_KEY_FIFO/U_RP_NEXT_SYNC/rp_gray_next[4]
    SLICE_X17Y81         FDRE                                         r  U_KEY_FIFO/U_RP_NEXT_SYNC/dout_l1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    U_MMCM_BASE_50M/Clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  U_MMCM_BASE_50M/U_CLKIN_IBUF/O
                         net (fo=1, routed)           0.480     0.911    U_MMCM_BASE_50M/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  U_MMCM_BASE_50M/U_MMCME2_BASE/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    U_MMCM_BASE_50M/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  U_MMCM_BASE_50M/U_CLKOUT1_BUF/O
                         net (fo=8391, routed)        0.960    -0.854    U_KEY_FIFO/U_RP_NEXT_SYNC/Clk_out1
    SLICE_X17Y81         FDRE                                         r  U_KEY_FIFO/U_RP_NEXT_SYNC/dout_l1_reg[4]/C
                         clock pessimism              0.565    -0.289    
                         clock uncertainty            0.209    -0.080    
    SLICE_X17Y81         FDRE (Hold_fdre_C_D)         0.091     0.011    U_KEY_FIFO/U_RP_NEXT_SYNC/dout_l1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.138    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       17.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.585ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.036ns  (required time - arrival time)
  Source:                 U_SD/u_simple_sd/cd_debounce/last_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_SD/u_simple_sd/cd_debounce/val_s_reg[11]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout1 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.580ns (23.846%)  route 1.852ns (76.154%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 18.612 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    U_MMCM_BASE_50M/Clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  U_MMCM_BASE_50M/U_CLKIN_IBUF/O
                         net (fo=1, routed)           1.233     2.708    U_MMCM_BASE_50M/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  U_MMCM_BASE_50M/U_MMCME2_BASE/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    U_MMCM_BASE_50M/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  U_MMCM_BASE_50M/U_CLKOUT1_BUF/O
                         net (fo=8391, routed)        2.030    -0.789    U_SD/u_simple_sd/cd_debounce/Clk_out1
    SLICE_X5Y238         FDCE                                         r  U_SD/u_simple_sd/cd_debounce/last_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y238         FDCE (Prop_fdce_C_Q)         0.456    -0.333 r  U_SD/u_simple_sd/cd_debounce/last_reg_C/Q
                         net (fo=3, routed)           1.000     0.667    U_SD/u_simple_sd/cd_debounce/last_reg_C_n_0
    SLICE_X4Y238         LUT5 (Prop_lut5_I3_O)        0.124     0.791 f  U_SD/u_simple_sd/cd_debounce/val_s[15]_i_2/O
                         net (fo=16, routed)          0.852     1.644    U_SD/u_simple_sd/cd_debounce/val_s[15]_i_2_n_0
    SLICE_X0Y237         FDCE                                         f  U_SD/u_simple_sd/cd_debounce/val_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    U_MMCM_BASE_50M/Clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  U_MMCM_BASE_50M/U_CLKIN_IBUF/O
                         net (fo=1, routed)           1.162    22.567    U_MMCM_BASE_50M/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    14.893 r  U_MMCM_BASE_50M/U_MMCME2_BASE/CLKOUT1
                         net (fo=1, routed)           1.723    16.616    U_MMCM_BASE_50M/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.707 r  U_MMCM_BASE_50M/U_CLKOUT1_BUF/O
                         net (fo=8391, routed)        1.905    18.612    U_SD/u_simple_sd/cd_debounce/Clk_out1
    SLICE_X0Y237         FDCE                                         r  U_SD/u_simple_sd/cd_debounce/val_s_reg[11]/C
                         clock pessimism              0.561    19.173    
                         clock uncertainty           -0.089    19.085    
    SLICE_X0Y237         FDCE (Recov_fdce_C_CLR)     -0.405    18.680    U_SD/u_simple_sd/cd_debounce/val_s_reg[11]
  -------------------------------------------------------------------
                         required time                         18.680    
                         arrival time                          -1.644    
  -------------------------------------------------------------------
                         slack                                 17.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 U_SD/u_simple_sd/cd_debounce/last_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_SD/u_simple_sd/cd_debounce/val_s_reg[14]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.310%)  route 0.372ns (66.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    U_MMCM_BASE_50M/Clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  U_MMCM_BASE_50M/U_CLKIN_IBUF/O
                         net (fo=1, routed)           0.440     0.683    U_MMCM_BASE_50M/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  U_MMCM_BASE_50M/U_MMCME2_BASE/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    U_MMCM_BASE_50M/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  U_MMCM_BASE_50M/U_CLKOUT1_BUF/O
                         net (fo=8391, routed)        0.738    -0.561    U_SD/u_simple_sd/cd_debounce/Clk_out1
    SLICE_X4Y238         FDPE                                         r  U_SD/u_simple_sd/cd_debounce/last_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y238         FDPE (Prop_fdpe_C_Q)         0.141    -0.420 r  U_SD/u_simple_sd/cd_debounce/last_reg_P/Q
                         net (fo=3, routed)           0.174    -0.246    U_SD/u_simple_sd/cd_debounce/last_reg_P_n_0
    SLICE_X4Y238         LUT5 (Prop_lut5_I1_O)        0.045    -0.201 f  U_SD/u_simple_sd/cd_debounce/val_s[15]_i_2/O
                         net (fo=16, routed)          0.199    -0.003    U_SD/u_simple_sd/cd_debounce/val_s[15]_i_2_n_0
    SLICE_X2Y237         FDCE                                         f  U_SD/u_simple_sd/cd_debounce/val_s_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    U_MMCM_BASE_50M/Clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  U_MMCM_BASE_50M/U_CLKIN_IBUF/O
                         net (fo=1, routed)           0.480     0.911    U_MMCM_BASE_50M/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  U_MMCM_BASE_50M/U_MMCME2_BASE/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    U_MMCM_BASE_50M/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  U_MMCM_BASE_50M/U_CLKOUT1_BUF/O
                         net (fo=8391, routed)        1.016    -0.798    U_SD/u_simple_sd/cd_debounce/Clk_out1
    SLICE_X2Y237         FDCE                                         r  U_SD/u_simple_sd/cd_debounce/val_s_reg[14]/C
                         clock pessimism              0.276    -0.521    
    SLICE_X2Y237         FDCE (Remov_fdce_C_CLR)     -0.067    -0.588    U_SD/u_simple_sd/cd_debounce/val_s_reg[14]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.585    





