// Seed: 444450553
module module_0 (
    output supply1 id_0,
    output tri id_1
    , id_15,
    input tri0 module_0
    , id_16,
    input uwire id_3,
    input supply1 id_4
    , id_17,
    input supply0 id_5,
    input tri0 id_6
    , id_18,
    input supply0 id_7,
    input uwire id_8,
    output tri0 id_9,
    input wand id_10,
    input wire id_11,
    input wire id_12,
    output wand id_13
);
  wire id_19;
  logic [7:0] id_20;
  wire id_21;
  uwire id_22 = id_17;
  wire id_23;
  assign id_13 = id_18;
  wire id_24;
  supply1 id_25;
  assign id_25 = 1;
  assign id_20[1] = (1 + id_11 - 1);
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input tri1 id_2,
    output wire id_3,
    input tri0 id_4,
    output wire id_5,
    output tri0 id_6
    , id_11,
    input tri1 id_7,
    output supply0 id_8,
    input wand id_9
);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_9,
      id_7,
      id_1,
      id_4,
      id_0,
      id_0,
      id_6,
      id_1,
      id_9,
      id_9,
      id_3
  );
  initial if (1) if (1) id_11 <= 1;
endmodule
