

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              3072:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  24:128:16,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     16:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        6,1,1,6,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     6 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      owf # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_reg_sharing_approach                    4 # Approach used register sharing (default=3)
-gpgpu_reg_share_thersh_hold                    0 # Thresh hold factor used for sharing (default=0.5)
-gpgpu_reg_optimization                    7 # Optimization to be applied (default=6 which is none)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W,A:128:8,4 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file    gpuwattch_k20x.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    1 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    1 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 732.0:732.0:732.0:1300.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_ptx_file_prefix  ptx_file_opt_shared # PTX file name prefix  (default=6 which is none)
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_latency_clear                    1 # Opcode latencies for CLEAR INSTRUCTIONDefault 1
-ptx_opcode_initiation_clear                    1 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 732000000.000000:732000000.000000:732000000.000000:1300000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000136612021858:0.00000000136612021858:0.00000000136612021858:0.00000000076923076923
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
aabca111a3097d90c0ab13ccb10aa32a  /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/NQU
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=nqueen.cu
self exe links to: /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/NQU
Running md5sum using "md5sum /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/NQU "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/NQU > _cuobjdump_complete_output_pF5Bxe"
Parsing file _cuobjdump_complete_output_pF5Bxe
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: nqueen.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: nqueen.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: nqueen.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: nqueen.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i : hostFun 0x0x403aa0, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34924_39_non_const_sum44" from 0x0 to 0x100 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34919_39_non_const_mask300" from 0x100 to 0xb00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34921_39_non_const_r_mask2860" from 0xb00 to 0x1500 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34920_39_non_const_l_mask5420" from 0x1500 to 0x1f00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34922_39_non_const_m7980" from 0x1f00 to 0x2900 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x098 (_1.ptx:159) @%p10 bra BB_1_13; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (_1.ptx:210) mov.u32 %r72, -1; 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1d8 (_1.ptx:201) @%p45 bra BB_1_6; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (_1.ptx:321) mov.u32 %r69, 0; 
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1f0 (_1.ptx:205) bra.uni BB_1_11; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (_1.ptx:321) mov.u32 %r69, 0; 
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x220 (_1.ptx:213) @%p73 bra BB_1_16; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x248 (_1.ptx:220) mov.u32 %r77, 31; 
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x260 (_1.ptx:223) @%p78 bra BB_1_18; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288 (_1.ptx:230) mov.u32 %r82, 15; 
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2a0 (_1.ptx:233) @%p83 bra BB_1_20; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c8 (_1.ptx:240) mov.u32 %r87, 7; 
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2e0 (_1.ptx:243) @%p88 bra BB_1_22; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:250) mov.u32 %r92, 3; 
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x320 (_1.ptx:253) @%p93 bra BB_1_24; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_1.ptx:260) mov.u32 %r97, 1; 
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x360 (_1.ptx:263) @%p98 bra BB_1_26; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x388 (_1.ptx:270) mov.u32 %r102, 0; 
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x398 (_1.ptx:272) @%p103 bra BB_1_28; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c0 (_1.ptx:279) mov.u32 %r107, 0; 
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3d8 (_1.ptx:282) @%p108 bra BB_1_32; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x418 (_1.ptx:292) exit; 
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x460 (_1.ptx:303) @%p52 bra BB_1_10; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (_1.ptx:321) mov.u32 %r69, 0; 
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x480 (_1.ptx:308) @%p55 bra BB_1_9; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (_1.ptx:321) mov.u32 %r69, 0; 
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x4a0 (_1.ptx:313) bra.uni BB_1_11; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (_1.ptx:321) mov.u32 %r69, 0; 
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x4b0 (_1.ptx:316) bra.uni BB_1_30; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x418 (_1.ptx:292) exit; 
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x4d8 (_1.ptx:323) @%p70 bra BB_1_4; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (_1.ptx:325) st.shared.u32 [%r8], %r39; 
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x4e8 (_1.ptx:326) bra.uni BB_1_14; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (_1.ptx:210) mov.u32 %r72, -1; 
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x588 (_1.ptx:347) bra.uni BB_1_11; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (_1.ptx:321) mov.u32 %r69, 0; 
GPGPU-Sim PTX: ... end of reconvergence points for _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_hYG0Lc"
Running: cat _ptx_hYG0Lc | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_T6hq0a
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_T6hq0a --output-file  /dev/null 2> _ptx_hYG0Lcinfo"
GPGPU-Sim PTX: Kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' : regs=15, lmem=0, smem=10496, cmem=76
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_hYG0Lc _ptx2_T6hq0a _ptx_hYG0Lcinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Usage: ../bin/release/NQU [-c|-g] n steps
  -c: CPU only
  -g: GPU only
  n: n-queen
  steps: step for GPU
Default to 8 queen
CUDA initialized.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
CPU: 8 queen = 92  time = 0.008000 msec
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403aa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' to stream 0, gridDim= (384,1,1) blockDim = (64,1,1) 
kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: shmem
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 14336 (ipc=28.7) sim_rate=14336 (inst/sec) elapsed = 0:0:00:01 / Tue May  3 16:56:51 2016
GPGPU-Sim PTX: WARNING (_1.ptx:207) ** reading undefined register '%r21' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2729,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2730,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2744,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2745,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2746,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2747,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2748,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2749,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2750,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2751,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2755,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2756,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2758,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2759,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2761,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2762,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2800,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2801,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2812,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2813,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2824,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2825,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2830,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2831,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2839,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2840,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3009,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3010,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3023,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3024,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3033,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3034,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3047,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3048,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3051,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3052,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3058,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3059,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3063,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3064,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3073,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3074,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3076,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3077,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3093,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3094,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3105,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3106,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3119,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3120,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3123,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3124,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3304,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3305,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3318,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3319,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3328,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3329,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3343,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3344,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3451,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3452,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3464,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3465,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3466,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3467,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3468,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3469,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3473,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3474,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3476,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3477,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3495,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3496,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3505,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3506,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3519,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3520,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3599,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3600,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3611,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3612,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3621,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3622,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3636,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3637,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3643,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3644,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3650,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3651,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3655,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3656,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3667,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3668,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3670,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3671,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3687,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3688,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3699,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3700,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3711,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3712,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3714,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3715,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3894,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3895,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3906,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3907,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3918,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3919,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3931,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3932,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3942,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3943,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3953,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3954,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3959,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3960,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3964,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3965,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3967,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3968,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 256509 (ipc=64.1) sim_rate=128254 (inst/sec) elapsed = 0:0:00:02 / Tue May  3 16:56:52 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4009,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4010,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4094,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4095,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4109,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4110,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4115,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4116,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4187,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4188,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4199,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4200,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4211,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4212,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4224,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4225,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4235,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4236,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4246,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4247,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4254,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4255,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4257,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4258,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4260,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4261,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4281,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4282,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4293,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4294,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4304,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4305,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4309,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(4310,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4482,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4483,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4495,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4496,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4506,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4507,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4519,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4520,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4530,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4531,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4543,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4544,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4549,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4550,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4552,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4553,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4555,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4556,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4584,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4585,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4599,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4600,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4606,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4607,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4609,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4610,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4775,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4776,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4788,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4789,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4801,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4802,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4919,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4920,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4931,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(4932,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4933,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4934,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4935,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4936,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4941,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4942,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4948,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4949,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4952,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4953,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4955,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4956,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4984,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4985,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4999,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5000,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5071,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(5072,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5083,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5084,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5096,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5097,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5110,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(5111,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5120,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(5121,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5133,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(5134,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5140,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(5141,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5144,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(5145,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5147,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(5148,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5176,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(5177,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5190,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(5191,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5199,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5200,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5202,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(5203,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5364,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5365,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5376,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5377,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5391,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5392,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5408,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5409,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5426,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5427,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5431,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5432,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5438,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5439,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5492,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5493,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5495,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5496,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5551,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5552,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5566,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(5567,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5579,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5580,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5593,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5594,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5659,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(5660,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5671,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5672,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5686,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5687,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5703,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(5704,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5721,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(5722,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5727,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(5728,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5733,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(5734,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5737,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(5738,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5746,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(5747,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5771,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(5772,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5785,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(5786,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5788,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5789,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5791,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(5792,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5952,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5953,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5966,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5967,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5979,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5980,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5998,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5999,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6016,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(6017,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6020,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(6021,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6027,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6028,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6045,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6046,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6058,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(6059,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6069,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6070,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6080,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(6081,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6083,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6084,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6086,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6087,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6247,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(6248,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (6261,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(6262,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (6379,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(6380,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (6392,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(6393,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6393,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(6394,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6395,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(6396,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6398,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(6399,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (6416,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(6417,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6420,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(6421,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6427,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(6428,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (6445,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(6446,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6458,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(6459,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (6471,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(6472,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6542,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6543,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6555,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(6556,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6571,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(6572,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6590,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(6591,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6610,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(6611,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6613,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(6614,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6619,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6620,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6637,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6638,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6650,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(6651,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6663,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6664,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6671,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(6672,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6674,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6675,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6677,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6678,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6837,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(6838,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (6850,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(6851,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (6870,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(6871,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6889,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(6890,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (6907,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(6908,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (6966,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(6967,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6969,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(6970,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6972,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(6973,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (7021,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(7022,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7037,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(7038,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (7041,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(7042,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (7054,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(7055,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7066,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(7067,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7131,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(7132,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7143,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(7144,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7163,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(7164,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7184,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(7185,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7200,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(7201,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7208,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(7209,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7215,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(7216,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7235,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(7236,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7246,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(7247,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7258,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(7259,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7261,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(7262,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7264,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(7265,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7267,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(7268,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (7426,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(7427,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (7439,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(7440,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (7458,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(7459,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7479,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(7480,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7495,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(7496,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 764373 (ipc=101.9) sim_rate=254791 (inst/sec) elapsed = 0:0:00:03 / Tue May  3 16:56:53 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (7511,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(7512,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7527,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(7528,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (7532,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(7533,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (7545,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(7546,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (7553,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(7554,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7556,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(7557,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (7559,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(7560,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7563,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(7564,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7719,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(7720,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7837,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(7838,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7850,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(7851,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7852,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(7853,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7854,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(7855,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7857,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(7858,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7858,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(7859,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7879,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(7880,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7895,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(7896,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7911,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(7912,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7927,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(7928,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7930,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(7931,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7945,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(7946,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (8015,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(8016,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (8029,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(8030,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8050,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(8051,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (8070,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(8071,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (8086,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(8087,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (8102,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(8103,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (8118,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(8119,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8122,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(8123,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (8137,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(8138,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (8141,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(8142,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8144,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(8145,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (8147,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(8148,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (8151,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(8152,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8308,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8309,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8327,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(8328,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8348,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(8349,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8434,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(8435,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8437,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(8438,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8440,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(8441,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8443,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(8444,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8485,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(8486,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8498,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(8499,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8505,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(8506,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8521,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(8522,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8525,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(8526,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8540,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(8541,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (8603,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(8604,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (8623,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(8624,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8643,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(8644,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (8666,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(8667,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (8682,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(8683,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (8697,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(8698,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (8713,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(8714,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8717,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(8718,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (8729,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(8730,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8732,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(8733,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (8735,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(8736,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (8738,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(8739,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (8742,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(8743,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8896,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8897,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8916,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(8917,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8936,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(8937,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8979,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(8980,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8994,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(8995,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8997,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(8998,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9011,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(9012,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9015,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(9016,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9024,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(9025,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9027,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(9028,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9030,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(9031,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9033,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(9034,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9037,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(9038,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9296,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(9297,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9311,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(9312,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (9316,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(9317,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9318,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(9319,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9321,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(9322,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9324,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(9325,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (9327,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(9328,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (9331,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(9332,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9337,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(9338,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9379,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(9380,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9394,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(9395,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9397,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(9398,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9411,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(9412,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9490,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9491,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9508,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(9509,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9529,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9530,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9573,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(9574,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9585,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(9586,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9588,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(9589,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9604,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(9605,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9607,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(9608,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9611,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(9612,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9614,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(9615,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9617,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(9618,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9620,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(9621,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9623,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(9624,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9787,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(9788,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (9806,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(9807,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9899,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(9900,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9906,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(9907,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9909,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(9910,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9912,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(9913,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9945,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(9946,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9975,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(9976,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9990,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(9991,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9993,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(9994,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10008,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(10009,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10017,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(10018,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10020,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(10021,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10080,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(10081,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (10099,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(10100,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (10124,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(10125,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (10167,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(10168,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (10182,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(10183,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (10185,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(10186,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10192,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(10193,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10199,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(10200,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (10202,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(10203,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (10205,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(10206,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (10208,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(10209,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10211,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(10212,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (10214,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(10215,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10375,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(10376,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10394,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(10395,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10437,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(10438,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10465,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(10466,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10481,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(10482,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10484,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(10485,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10487,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(10488,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10494,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(10495,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10497,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(10498,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 1199526 (ipc=114.2) sim_rate=299881 (inst/sec) elapsed = 0:0:00:04 / Tue May  3 16:56:54 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10500,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(10501,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10503,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(10504,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10508,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(10509,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10616,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(10617,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10670,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(10671,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (10689,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(10690,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (10731,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(10732,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (10758,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(10759,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (10774,0), 1 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(10775,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (10777,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10782,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (10787,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (10790,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (10793,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10797,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10801,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (10808,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10965,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10984,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (11026,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (11055,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (11071,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (11074,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (11077,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (11082,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (11086,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (11089,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (11092,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (11096,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (11107,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (11260,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11280,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11321,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (11350,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (11366,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 1294672 (ipc=51.8) sim_rate=258934 (inst/sec) elapsed = 0:0:00:05 / Tue May  3 16:56:55 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (35826,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (36121,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' finished on shader 1.
kernel_name = _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 36122
gpu_sim_insn = 1306939
gpu_ipc =      36.1812
gpu_tot_sim_cycle = 36122
gpu_tot_sim_insn = 1306939
gpu_tot_ipc =      36.1812
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 47
gpu_stall_icnt2sh    = 480
gpu_total_sim_rate=261387

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 33448
	L1I_total_cache_misses = 322
	L1I_total_cache_miss_rate = 0.0096
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 30, Miss = 30, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 30, Miss = 30, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 30, Miss = 30, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 30, Miss = 30, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 30, Miss = 30, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 387
	L1D_total_cache_misses = 387
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1273
	L1C_total_cache_misses = 56
	L1C_total_cache_miss_rate = 0.0440
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1217
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 56
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 384
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 33126
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 322
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 
distro:
1350, 795, 1345, 795, 
gpgpu_n_tot_thrd_icount = 1740224
gpgpu_n_tot_w_icount = 54382
gpgpu_n_stall_shd_mem = 900
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3
gpgpu_n_mem_write_global = 384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 63
gpgpu_n_store_insn = 384
gpgpu_n_shmem_insn = 107257
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26047
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 900
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:387	W0_Idle:352265	W0_Scoreboard:325634	W1:4577	W2:1891	W3:181	W4:1805	W5:365	W6:234	W7:361	W8:1899	W9:408	W10:457	W11:289	W12:451	W13:384	W14:144	W15:69	W16:1625	W17:20	W18:0	W19:0	W20:20	W21:804	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:768	W32:37630
Stall[0]:  30 Stall[1]:  2 Stall[2]:  25 Stall[3]:  30 Stall[4]:  25 Stall[5]:  23 Stall[6]:  22 Stall[7]:  30 Stall[8]:  36 Stall[9]:  26 Stall[10]:  35 Stall[11]:  32 Stall[12]:  40 Stall[13]:  31 
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24 {8:3,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15360 {40:384,}
traffic_breakdown_coretomem[INST_ACC_R] = 1032 {8:129,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1008 {72:14,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 408 {136:3,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3072 {8:384,}
traffic_breakdown_memtocore[INST_ACC_R] = 17544 {136:129,}
maxmrqlatency = 11 
maxdqlatency = 0 
maxmflatency = 280 
averagemflatency = 165 
max_icnt2mem_latency = 34 
max_icnt2sh_latency = 36121 
mrq_lat_table:86 	5 	6 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	385 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	514 	14 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5 	12 	0 	0 	0 	0 	0 	0 	63 	184 	135 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      7685         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      8866         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1324      2713         0         0         0      1141         0         0         0      1680         0         0         0      1963         0         0 
dram[3]:      1928      4078         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      2332      5536         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2925      7005         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000 18.000000      -nan      -nan      -nan  1.000000      -nan      -nan      -nan  1.000000      -nan      -nan      -nan  1.000000      -nan      -nan 
dram[3]:  2.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 101/16 = 6.312500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         2         0         0         0         1         0         0         0         1         0         0         0         1         0         0 
dram[3]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 28
min_bank_accesses = 0!
chip skew: 7/4 = 1.75
number of total write accesses:
dram[0]:        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 73
min_bank_accesses = 0!
chip skew: 16/8 = 2.00
average mf latency per bank:
dram[0]:        775    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        821    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0       596    none      none      none         262    none      none      none         262    none      none      none         262    none      none  
dram[3]:          0       784    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:          0       736    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:          0       692    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        280         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        256         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       258         0         0         0       262         0         0         0       262         0         0         0       262         0         0
dram[3]:          0       253         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0       261         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0       258         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64150 n_nop=64122 n_act=3 n_pre=2 n_req=18 n_rd=10 n_write=13 bw_util=0.0007171
n_activity=289 dram_eff=0.1592
bk0: 10a 64031i bk1: 0a 64148i bk2: 0a 64149i bk3: 0a 64150i bk4: 0a 64150i bk5: 0a 64150i bk6: 0a 64150i bk7: 0a 64150i bk8: 0a 64150i bk9: 0a 64150i bk10: 0a 64150i bk11: 0a 64150i bk12: 0a 64150i bk13: 0a 64150i bk14: 0a 64150i bk15: 0a 64151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000358535
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64150 n_nop=64131 n_act=2 n_pre=1 n_req=12 n_rd=8 n_write=8 bw_util=0.0004988
n_activity=188 dram_eff=0.1702
bk0: 8a 64076i bk1: 0a 64149i bk2: 0a 64149i bk3: 0a 64150i bk4: 0a 64150i bk5: 0a 64150i bk6: 0a 64150i bk7: 0a 64150i bk8: 0a 64150i bk9: 0a 64150i bk10: 0a 64150i bk11: 0a 64150i bk12: 0a 64150i bk13: 0a 64150i bk14: 0a 64150i bk15: 0a 64151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000280592
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64150 n_nop=64115 n_act=5 n_pre=0 n_req=23 n_rd=14 n_write=16 bw_util=0.0009353
n_activity=350 dram_eff=0.1714
bk0: 4a 64129i bk1: 4a 64072i bk2: 0a 64149i bk3: 0a 64150i bk4: 0a 64150i bk5: 2a 64134i bk6: 0a 64149i bk7: 0a 64150i bk8: 0a 64150i bk9: 2a 64133i bk10: 0a 64148i bk11: 0a 64151i bk12: 0a 64151i bk13: 2a 64134i bk14: 0a 64149i bk15: 0a 64150i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000639127
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64150 n_nop=64129 n_act=2 n_pre=0 n_req=15 n_rd=8 n_write=11 bw_util=0.0005924
n_activity=203 dram_eff=0.1872
bk0: 4a 64130i bk1: 4a 64084i bk2: 0a 64149i bk3: 0a 64150i bk4: 0a 64150i bk5: 0a 64150i bk6: 0a 64150i bk7: 0a 64150i bk8: 0a 64150i bk9: 0a 64150i bk10: 0a 64150i bk11: 0a 64150i bk12: 0a 64150i bk13: 0a 64150i bk14: 0a 64150i bk15: 0a 64150i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000124708
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64150 n_nop=64128 n_act=2 n_pre=0 n_req=16 n_rd=8 n_write=12 bw_util=0.0006235
n_activity=220 dram_eff=0.1818
bk0: 4a 64130i bk1: 4a 64093i bk2: 0a 64149i bk3: 0a 64150i bk4: 0a 64150i bk5: 0a 64150i bk6: 0a 64150i bk7: 0a 64150i bk8: 0a 64150i bk9: 0a 64150i bk10: 0a 64150i bk11: 0a 64150i bk12: 0a 64150i bk13: 0a 64150i bk14: 0a 64150i bk15: 0a 64150i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000374123
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64150 n_nop=64127 n_act=2 n_pre=0 n_req=17 n_rd=8 n_write=13 bw_util=0.0006547
n_activity=229 dram_eff=0.1834
bk0: 4a 64130i bk1: 4a 64091i bk2: 0a 64149i bk3: 0a 64150i bk4: 0a 64150i bk5: 0a 64150i bk6: 0a 64150i bk7: 0a 64150i bk8: 0a 64150i bk9: 0a 64150i bk10: 0a 64150i bk11: 0a 64150i bk12: 0a 64150i bk13: 0a 64150i bk14: 0a 64150i bk15: 0a 64150i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000265004

========= L2 cache stats =========
L2_cache_bank[0]: Access = 106, Miss = 5, Miss_rate = 0.047, Pending_hits = 32, Reservation_fails = 242
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 79, Miss = 4, Miss_rate = 0.051, Pending_hits = 13, Reservation_fails = 86
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 28, Miss = 2, Miss_rate = 0.071, Pending_hits = 14, Reservation_fails = 133
L2_cache_bank[5]: Access = 67, Miss = 5, Miss_rate = 0.075, Pending_hits = 14, Reservation_fails = 45
L2_cache_bank[6]: Access = 28, Miss = 2, Miss_rate = 0.071, Pending_hits = 14, Reservation_fails = 133
L2_cache_bank[7]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 9, Reservation_fails = 32
L2_cache_bank[8]: Access = 28, Miss = 2, Miss_rate = 0.071, Pending_hits = 7, Reservation_fails = 64
L2_cache_bank[9]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 10, Reservation_fails = 16
L2_cache_bank[10]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 11, Reservation_fails = 4
L2_total_cache_accesses = 530
L2_total_cache_misses = 28
L2_total_cache_miss_rate = 0.0528
L2_total_cache_pending_hits = 124
L2_total_cache_reservation_fails = 755
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 311
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 61
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 97
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 56
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 581
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1086
icnt_total_pkts_simt_to_mem=914
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.27453
	minimum = 6
	maximum = 32
Network latency average = 7.72736
	minimum = 6
	maximum = 32
Slowest packet = 13
Flit latency average = 7.43
	minimum = 6
	maximum = 32
Slowest flit = 13
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00112865
	minimum = 0 (at node 15)
	maximum = 0.0029345 (at node 14)
Accepted packet rate average = 0.00112865
	minimum = 0 (at node 15)
	maximum = 0.0029345 (at node 14)
Injected flit rate average = 0.00212954
	minimum = 0 (at node 15)
	maximum = 0.00681025 (at node 14)
Accepted flit rate average= 0.00212954
	minimum = 0 (at node 15)
	maximum = 0.00470627 (at node 14)
Injected packet length average = 1.88679
Accepted packet length average = 1.88679
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.27453 (1 samples)
	minimum = 6 (1 samples)
	maximum = 32 (1 samples)
Network latency average = 7.72736 (1 samples)
	minimum = 6 (1 samples)
	maximum = 32 (1 samples)
Flit latency average = 7.43 (1 samples)
	minimum = 6 (1 samples)
	maximum = 32 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00112865 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0029345 (1 samples)
Accepted packet rate average = 0.00112865 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0029345 (1 samples)
Injected flit rate average = 0.00212954 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00681025 (1 samples)
Accepted flit rate average = 0.00212954 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00470627 (1 samples)
Injected packet size average = 1.88679 (1 samples)
Accepted packet size average = 1.88679 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 261387 (inst/sec)
gpgpu_simulation_rate = 7224 (cycle/sec)
GPU: 8 queen = 92  time = 4607.896973 msec
