Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "F:/ISE/Lab5JrX/pipeline_MIPS/Top_tb_isim_beh.exe" -prj "F:/ISE/Lab5JrX/pipeline_MIPS/Top_tb_beh.prj" "work.Top_tb" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "F:/ISE/Lab5JrX/pipeline_MIPS/signext.v" into library work
Analyzing Verilog file "F:/ISE/Lab5JrX/pipeline_MIPS/register.v" into library work
Analyzing Verilog file "F:/ISE/Lab5JrX/pipeline_MIPS/ipcore_dir/DmemB.v" into library work
Analyzing Verilog file "F:/ISE/Lab5JrX/pipeline_MIPS/Instruction_memory.v" into library work
Analyzing Verilog file "F:/ISE/Lab5JrX/pipeline_MIPS/Ctr.v" into library work
Analyzing Verilog file "F:/ISE/Lab5JrX/pipeline_MIPS/ALU.v" into library work
Analyzing Verilog file "F:/ISE/Lab5JrX/pipeline_MIPS/Top.v" into library work
Analyzing Verilog file "F:/ISE/Lab5JrX/pipeline_MIPS/Top_tb.v" into library work
Analyzing Verilog file "d:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Ctr
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module DmemB
Compiling module Instruction_memory
Compiling module register
Compiling module ALU
Compiling module signext
Compiling module Top
Compiling module Top_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 13 Verilog Units
Built simulation executable F:/ISE/Lab5JrX/pipeline_MIPS/Top_tb_isim_beh.exe
Fuse Memory Usage: 32520 KB
Fuse CPU Usage: 904 ms
