
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003613                       # Number of seconds simulated
sim_ticks                                  3612605274                       # Number of ticks simulated
final_tick                               533183949528                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 291713                       # Simulator instruction rate (inst/s)
host_op_rate                                   369026                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 259911                       # Simulator tick rate (ticks/s)
host_mem_usage                               16913564                       # Number of bytes of host memory used
host_seconds                                 13899.41                       # Real time elapsed on the host
sim_insts                                  4054636393                       # Number of instructions simulated
sim_ops                                    5129237322                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       474624                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       531840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       270720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       224512                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1522816                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       308352                       # Number of bytes written to this memory
system.physmem.bytes_written::total            308352                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3708                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4155                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2115                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1754                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 11897                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2409                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2409                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1523554                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    131379978                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1452691                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    147217855                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1452691                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     74937609                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1417260                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     62146839                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               421528477                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1523554                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1452691                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1452691                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1417260                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5846196                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          85354468                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               85354468                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          85354468                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1523554                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    131379978                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1452691                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    147217855                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1452691                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     74937609                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1417260                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     62146839                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              506882945                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8663323                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3085688                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2532971                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206434                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1252419                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1195116                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299829                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8741                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3316381                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16780536                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3085688                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1494945                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3595362                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1036991                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        745801                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1632018                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92541                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8484961                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.426915                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.317869                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4889599     57.63%     57.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354086      4.17%     61.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          337023      3.97%     65.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316036      3.72%     69.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          261012      3.08%     72.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188458      2.22%     74.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135256      1.59%     76.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209767      2.47%     78.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1793724     21.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8484961                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.356178                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.936963                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3472350                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       711487                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3435875                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41688                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        823558                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496457                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3876                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19952291                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10444                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        823558                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3654633                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         355650                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        74723                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3288632                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       287762                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19357703                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           67                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156556                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81289                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           23                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26845115                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90172998                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90172998                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10049943                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3563                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1851                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           701377                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1897988                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1014014                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23610                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       412879                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18042484                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3463                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14603466                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23040                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5710012                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17458313                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          210                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8484961                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.721100                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841413                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3007637     35.45%     35.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1711101     20.17%     55.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1353603     15.95%     71.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       815775      9.61%     81.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835574      9.85%     91.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379726      4.48%     95.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       243968      2.88%     98.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67516      0.80%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70061      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8484961                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63921     58.26%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21345     19.46%     77.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24444     22.28%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12011346     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200454      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1542510     10.56%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847562      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14603466                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.685666                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109710                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007513                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37824642                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23756185                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14230804                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14713176                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45573                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       665626                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          387                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          237                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       232044                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           69                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        823558                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         268944                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14493                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18045948                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        83811                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1897988                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1014014                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1841                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9825                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1417                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          237                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122514                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116203                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238717                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14360865                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1464319                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       242600                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2298480                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017899                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834161                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.657662                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14241331                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14230804                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9200203                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24898454                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.642650                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369509                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5807575                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3253                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205564                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7661403                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.597513                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.115613                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3073599     40.12%     40.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2047372     26.72%     66.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850535     11.10%     77.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429822      5.61%     83.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450107      5.87%     89.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226501      2.96%     92.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155037      2.02%     94.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89312      1.17%     95.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       339118      4.43%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7661403                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014329                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232359                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       339118                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25368895                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36917640                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4729                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 178362                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.866332                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.866332                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.154291                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.154291                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64914336                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19476045                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18715752                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3246                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8663323                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3124989                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2534756                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       212857                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1291080                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1231094                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          332481                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9175                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3272198                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17218325                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3124989                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1563575                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3638123                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1119990                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        602390                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1609804                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        97162                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8415003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.524370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.324066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4776880     56.77%     56.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          227367      2.70%     59.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          260157      3.09%     62.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          473042      5.62%     68.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          213948      2.54%     70.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          327098      3.89%     74.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          178087      2.12%     76.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          151418      1.80%     78.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1807006     21.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8415003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.360715                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.987497                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3453913                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       554271                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3470876                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        35711                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        900229                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       532042                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2791                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20504209                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4792                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        900229                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3642295                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         154918                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       138800                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3313764                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       264990                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19706847                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         5300                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        141821                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        76698                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1803                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27580782                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91807791                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91807791                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16968331                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10612445                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4115                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2466                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           677045                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1843626                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       940710                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        14265                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       277551                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18511782                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4116                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14906308                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29623                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6253072                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18727571                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          760                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8415003                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.771397                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.924180                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2959942     35.17%     35.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1787375     21.24%     56.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1201294     14.28%     70.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       840299      9.99%     80.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       708174      8.42%     89.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       381336      4.53%     93.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       374700      4.45%     98.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        87192      1.04%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74691      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8415003                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         107903     76.10%     76.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             3      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15690     11.07%     87.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        18193     12.83%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12426218     83.36%     83.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       210819      1.41%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1641      0.01%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1484741      9.96%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       782889      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14906308                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.720622                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             141789                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009512                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38399031                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24769118                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14473198                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15048097                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        28927                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       724378                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          254                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          158                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       239320                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        900229                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          62794                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9930                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18515901                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        65291                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1843626                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       940710                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2441                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7272                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           26                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          158                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125411                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       122761                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       248172                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14623262                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1385317                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       283046                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2136203                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2070774                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            750886                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.687951                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14484516                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14473198                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9475038                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26596568                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.670629                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356250                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9945573                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12215052                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6300870                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3356                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       215579                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7514773                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.625472                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.162384                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2982010     39.68%     39.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2040493     27.15%     66.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       837000     11.14%     77.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       415810      5.53%     83.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       426250      5.67%     89.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       165921      2.21%     91.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       182553      2.43%     93.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94682      1.26%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       370054      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7514773                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9945573                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12215052                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1820634                       # Number of memory references committed
system.switch_cpus1.commit.loads              1119244                       # Number of loads committed
system.switch_cpus1.commit.membars               1668                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1756123                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11004789                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       248530                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       370054                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25660472                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37932904                       # The number of ROB writes
system.switch_cpus1.timesIdled                   5683                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 248320                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9945573                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12215052                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9945573                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.871073                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.871073                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.148009                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.148009                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65737116                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20002706                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18964968                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3350                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8663323                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3231883                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2632743                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       214120                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1341628                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1257152                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          345598                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9574                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3330374                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17657537                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3231883                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1602750                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3700207                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1153359                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        522999                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1634740                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        93039                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8489732                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.576162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.370361                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4789525     56.42%     56.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          258329      3.04%     59.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          269205      3.17%     62.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          424972      5.01%     67.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          200962      2.37%     70.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          284713      3.35%     73.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          191614      2.26%     75.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          141123      1.66%     77.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1929289     22.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8489732                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.373054                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.038194                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3506847                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       477315                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3540929                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        29638                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        935002                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       548384                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1151                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21095494                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4302                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        935002                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3683290                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         109941                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       138800                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3392312                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       230379                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20340254                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        133367                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        67491                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28475416                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     94835264                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     94835264                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17383080                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11092236                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3499                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1782                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           602229                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1892716                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       978951                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10574                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       321166                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19065181                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3514                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15144472                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        27603                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6564004                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20274108                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           29                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8489732                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.783857                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.930273                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2953731     34.79%     34.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1839957     21.67%     56.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1198086     14.11%     70.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       806768      9.50%     80.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       743038      8.75%     88.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       412728      4.86%     93.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       373979      4.41%     98.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        83187      0.98%     99.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        78258      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8489732                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         114078     78.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16050     10.97%     88.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16117     11.02%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12637283     83.44%     83.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       201416      1.33%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1710      0.01%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1503153      9.93%     94.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       800910      5.29%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15144472                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.748114                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             146245                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009657                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38952522                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25632813                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14711148                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15290717                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        21570                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       754812                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           53                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          125                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       258559                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        935002                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          68416                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        13255                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19068698                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        47921                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1892716                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       978951                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1778                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10809                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          125                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       128766                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       120396                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       249162                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14870084                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1402321                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       274386                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2174189                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2113296                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            771868                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.716441                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14722479                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14711148                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9654983                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27448837                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.698095                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351745                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10130052                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12472869                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6595805                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3485                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       216009                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7554730                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.651001                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.173259                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2900229     38.39%     38.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2134296     28.25%     66.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       849895     11.25%     77.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       426522      5.65%     83.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       392001      5.19%     88.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       179246      2.37%     91.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       192961      2.55%     93.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        99423      1.32%     94.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       380157      5.03%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7554730                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10130052                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12472869                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1858290                       # Number of memory references committed
system.switch_cpus2.commit.loads              1137898                       # Number of loads committed
system.switch_cpus2.commit.membars               1736                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1800962                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11236315                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       257192                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       380157                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26243078                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           39073445                       # The number of ROB writes
system.switch_cpus2.timesIdled                   4446                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 173591                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10130052                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12472869                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10130052                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.855210                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.855210                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.169303                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.169303                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66769901                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20398557                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19422721                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3472                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus3.numCycles                 8663323                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3181963                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2590791                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       215638                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1329027                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1244169                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          336816                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9611                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3341779                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17372648                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3181963                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1580985                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3853427                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1106192                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        501821                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1637116                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        87452                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8585631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.502616                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.321674                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4732204     55.12%     55.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          399385      4.65%     59.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          398879      4.65%     64.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          496600      5.78%     70.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          152490      1.78%     71.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          194957      2.27%     74.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          161976      1.89%     76.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          150127      1.75%     77.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1899013     22.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8585631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.367291                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.005310                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3504162                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       474213                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3684280                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        34679                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        888290                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       540000                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          303                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20712465                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1782                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        888290                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3662467                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          57633                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       232767                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3558554                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       185913                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20002140                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        115760                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        49840                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28083576                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93204869                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93204869                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17469161                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10614390                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3749                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2011                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           509492                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1850922                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       960421                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         8695                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       315672                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18805779                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3760                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15160025                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        31396                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6248216                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18870379                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          217                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8585631                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.765744                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.908304                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3059128     35.63%     35.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1776423     20.69%     56.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1198705     13.96%     70.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       828636      9.65%     79.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       820706      9.56%     89.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       395902      4.61%     94.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       375318      4.37%     98.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        60462      0.70%     99.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        70351      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8585631                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          96332     76.14%     76.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     76.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     76.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     76.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     76.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     76.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     76.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     76.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     76.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     76.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     76.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     76.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     76.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     76.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     76.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     76.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     76.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     76.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     76.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     76.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     76.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     76.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     76.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     76.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     76.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     76.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     76.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     76.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15525     12.27%     88.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        14663     11.59%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12669445     83.57%     83.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       189734      1.25%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1732      0.01%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1502754      9.91%     94.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       796360      5.25%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15160025                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.749909                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             126520                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008346                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     39063593                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25057879                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14737766                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15286545                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        18725                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       710661                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          127                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       236527                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        888290                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          34244                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4951                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18809543                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        42128                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1850922                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       960421                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1994                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          3866                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          127                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       131417                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       121072                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       252489                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14899408                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1402750                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       260613                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2172749                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2128173                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            769999                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.719826                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14755024                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14737766                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9568969                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26999717                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.701168                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.354410                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10161538                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12526121                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6283452                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3543                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       217233                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7697341                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.627331                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.160419                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3040066     39.50%     39.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2097390     27.25%     66.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       853342     11.09%     77.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       463677      6.02%     83.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       407428      5.29%     89.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       166817      2.17%     91.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       186071      2.42%     93.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       109607      1.42%     95.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       372943      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7697341                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10161538                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12526121                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1864153                       # Number of memory references committed
system.switch_cpus3.commit.loads              1140259                       # Number of loads committed
system.switch_cpus3.commit.membars               1762                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1817782                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11275976                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       258889                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       372943                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26133789                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38508282                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2572                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  77692                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10161538                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12526121                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10161538                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.852560                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.852560                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.172938                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.172938                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66883269                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20483770                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19135144                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3534                       # number of misc regfile writes
system.l2.replacements                          11908                       # number of replacements
system.l2.tagsinuse                       4092.681082                       # Cycle average of tags in use
system.l2.total_refs                           149791                       # Total number of references to valid blocks.
system.l2.sampled_refs                          15999                       # Sample count of references to valid blocks.
system.l2.avg_refs                           9.362523                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            33.061015                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.396807                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    881.717607                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.558789                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    856.132759                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     10.384072                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    536.846814                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      9.144895                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    457.850568                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            497.895246                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            312.995982                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            258.743550                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            217.952979                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.008072                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002538                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.215263                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002334                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.209017                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.002535                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.131066                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.002233                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.111780                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.121556                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.076415                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.063170                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.053211                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999190                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         6654                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3352                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2383                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2204                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   14601                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3624                       # number of Writeback hits
system.l2.Writeback_hits::total                  3624                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           65                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           41                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   206                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         6702                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3417                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2435                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2245                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14807                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         6702                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3417                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2435                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2245                       # number of overall hits
system.l2.overall_hits::total                   14807                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         3708                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4155                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         2115                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1754                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 11897                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3708                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4155                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2115                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1754                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11897                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3708                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4155                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2115                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1754                       # number of overall misses
system.l2.overall_misses::total                 11897                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2187890                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    187634509                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2151072                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    189200236                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1775090                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     97306508                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2082738                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     80554703                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       562892746                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2187890                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    187634509                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2151072                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    189200236                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1775090                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     97306508                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2082738                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     80554703                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        562892746                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2187890                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    187634509                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2151072                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    189200236                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1775090                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     97306508                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2082738                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     80554703                       # number of overall miss cycles
system.l2.overall_miss_latency::total       562892746                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10362                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         7507                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4498                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3958                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               26498                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3624                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3624                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           65                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           41                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               206                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10410                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7572                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4550                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         3999                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                26704                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10410                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7572                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4550                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         3999                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               26704                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.357846                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.553483                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.470209                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.443153                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.448977                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.356196                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.548732                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.464835                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.438610                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.445514                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.356196                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.548732                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.464835                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.438610                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.445514                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 50881.162791                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 50602.618393                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 52465.170732                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45535.556197                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 43294.878049                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 46007.805201                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 52068.450000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 45926.284493                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 47313.839287                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 50881.162791                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 50602.618393                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 52465.170732                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45535.556197                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 43294.878049                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 46007.805201                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 52068.450000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45926.284493                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 47313.839287                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 50881.162791                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 50602.618393                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 52465.170732                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45535.556197                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 43294.878049                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 46007.805201                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 52068.450000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45926.284493                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 47313.839287                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2409                       # number of writebacks
system.l2.writebacks::total                      2409                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         3708                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4155                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         2115                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1754                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            11897                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         3708                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4155                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         2115                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1754                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11897                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         3708                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4155                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         2115                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1754                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11897                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1944388                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    166569003                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1915805                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    165357747                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1542654                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     85088552                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1859462                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     70438969                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    494716580                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1944388                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    166569003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1915805                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    165357747                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1542654                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     85088552                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1859462                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     70438969                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    494716580                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1944388                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    166569003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1915805                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    165357747                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1542654                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     85088552                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1859462                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     70438969                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    494716580                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.357846                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.553483                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.470209                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.443153                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.448977                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.356196                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.548732                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.464835                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.438610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.445514                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.356196                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.548732                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.464835                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.438610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.445514                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45218.325581                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 44921.521845                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46726.951220                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39797.291697                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 37625.707317                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40230.993853                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 46486.550000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 40159.047320                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41583.305035                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 45218.325581                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 44921.521845                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 46726.951220                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39797.291697                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 37625.707317                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 40230.993853                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 46486.550000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 40159.047320                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41583.305035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 45218.325581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 44921.521845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 46726.951220                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39797.291697                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 37625.707317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 40230.993853                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 46486.550000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 40159.047320                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41583.305035                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               577.365165                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001640652                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1712206.242735                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.241744                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.123421                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.062887                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.862377                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.925265                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1631958                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1631958                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1631958                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1631958                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1631958                       # number of overall hits
system.cpu0.icache.overall_hits::total        1631958                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           60                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           60                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           60                       # number of overall misses
system.cpu0.icache.overall_misses::total           60                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3660374                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3660374                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3660374                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3660374                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3660374                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3660374                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1632018                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1632018                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1632018                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1632018                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1632018                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1632018                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 61006.233333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 61006.233333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 61006.233333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 61006.233333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 61006.233333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 61006.233333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           16                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2669477                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2669477                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2669477                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2669477                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2669477                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2669477                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 60669.931818                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 60669.931818                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 60669.931818                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 60669.931818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 60669.931818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 60669.931818                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10410                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174372570                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10666                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16348.450216                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.218116                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.781884                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899290                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100710                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1127824                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1127824                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1725                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1725                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1623                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1623                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1906316                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1906316                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1906316                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1906316                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37357                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37357                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          153                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          153                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37510                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37510                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37510                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37510                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1323542068                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1323542068                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4788205                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4788205                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1328330273                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1328330273                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1328330273                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1328330273                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1165181                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1165181                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1943826                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1943826                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1943826                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1943826                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.032061                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.032061                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000196                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000196                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019297                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019297                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019297                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019297                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 35429.559868                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 35429.559868                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 31295.457516                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31295.457516                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 35412.697227                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 35412.697227                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 35412.697227                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 35412.697227                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          987                       # number of writebacks
system.cpu0.dcache.writebacks::total              987                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26995                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26995                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27100                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27100                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27100                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27100                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10362                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10362                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10410                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10410                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10410                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10410                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    256541754                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    256541754                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1083099                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1083099                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    257624853                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    257624853                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    257624853                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    257624853                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008893                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008893                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005355                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005355                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005355                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005355                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 24757.938043                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24757.938043                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22564.562500                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22564.562500                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 24747.824496                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24747.824496                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 24747.824496                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24747.824496                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               512.421610                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006653997                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1947106.377176                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.421610                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.064778                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.821188                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1609751                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1609751                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1609751                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1609751                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1609751                       # number of overall hits
system.cpu1.icache.overall_hits::total        1609751                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           53                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3021607                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3021607                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3021607                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3021607                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3021607                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3021607                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1609804                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1609804                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1609804                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1609804                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1609804                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1609804                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 57011.452830                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57011.452830                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 57011.452830                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57011.452830                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 57011.452830                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57011.452830                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2603875                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2603875                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2603875                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2603875                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2603875                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2603875                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 57863.888889                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 57863.888889                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 57863.888889                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 57863.888889                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 57863.888889                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 57863.888889                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7572                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165337066                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7828                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              21121.239908                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.164069                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.835931                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.887360                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.112640                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1079792                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1079792                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       697712                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        697712                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2369                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2369                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1675                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1675                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1777504                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1777504                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1777504                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1777504                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        15116                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        15116                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          258                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          258                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15374                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15374                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15374                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15374                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    607751099                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    607751099                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     12541142                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     12541142                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    620292241                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    620292241                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    620292241                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    620292241                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1094908                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1094908                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       697970                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       697970                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2369                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2369                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1675                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1675                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1792878                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1792878                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1792878                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1792878                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013806                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013806                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000370                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000370                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008575                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008575                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008575                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008575                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 40205.814964                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 40205.814964                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 48609.077519                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 48609.077519                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 40346.834981                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 40346.834981                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 40346.834981                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 40346.834981                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          834                       # number of writebacks
system.cpu1.dcache.writebacks::total              834                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7609                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7609                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          193                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          193                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7802                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7802                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7802                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7802                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7507                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7507                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           65                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           65                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7572                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7572                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7572                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7572                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    233111650                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    233111650                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      2232047                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      2232047                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    235343697                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    235343697                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    235343697                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    235343697                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006856                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006856                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000093                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000093                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004223                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004223                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004223                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004223                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 31052.570934                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 31052.570934                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 34339.184615                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 34339.184615                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 31080.784073                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 31080.784073                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 31080.784073                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 31080.784073                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               500.391514                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004683250                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   505                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1989471.782178                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    38.391514                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.061525                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.801909                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1634687                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1634687                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1634687                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1634687                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1634687                       # number of overall hits
system.cpu2.icache.overall_hits::total        1634687                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           53                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           53                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           53                       # number of overall misses
system.cpu2.icache.overall_misses::total           53                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2715667                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2715667                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2715667                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2715667                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2715667                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2715667                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1634740                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1634740                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1634740                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1634740                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1634740                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1634740                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst        51239                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total        51239                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst        51239                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total        51239                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst        51239                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total        51239                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           10                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           10                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2205723                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2205723                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2205723                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2205723                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2205723                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2205723                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 51295.883721                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 51295.883721                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 51295.883721                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 51295.883721                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 51295.883721                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 51295.883721                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4550                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153823932                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4806                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              32006.644195                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   226.493582                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    29.506418                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.884741                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.115259                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1097322                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1097322                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       716742                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        716742                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1738                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1738                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1736                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1736                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1814064                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1814064                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1814064                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1814064                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        11691                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        11691                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          162                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          162                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        11853                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11853                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        11853                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11853                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    493087993                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    493087993                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5414170                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5414170                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    498502163                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    498502163                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    498502163                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    498502163                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1109013                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1109013                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       716904                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       716904                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1736                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1736                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1825917                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1825917                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1825917                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1825917                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010542                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010542                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000226                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000226                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006492                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006492                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006492                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006492                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 42176.716534                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 42176.716534                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 33420.802469                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 33420.802469                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 42057.045727                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 42057.045727                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 42057.045727                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 42057.045727                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          948                       # number of writebacks
system.cpu2.dcache.writebacks::total              948                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         7193                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         7193                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          110                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          110                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         7303                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         7303                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         7303                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         7303                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4498                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4498                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4550                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4550                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4550                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4550                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    125700880                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    125700880                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1182120                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1182120                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    126883000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    126883000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    126883000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    126883000                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004056                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004056                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002492                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002492                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002492                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002492                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 27945.949311                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27945.949311                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 22733.076923                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 22733.076923                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 27886.373626                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27886.373626                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 27886.373626                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27886.373626                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               507.099749                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1007969812                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1980294.326130                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.099749                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          468                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.062660                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.750000                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.812660                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1637064                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1637064                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1637064                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1637064                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1637064                       # number of overall hits
system.cpu3.icache.overall_hits::total        1637064                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           52                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           52                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           52                       # number of overall misses
system.cpu3.icache.overall_misses::total           52                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3078804                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3078804                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3078804                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3078804                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3078804                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3078804                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1637116                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1637116                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1637116                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1637116                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1637116                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1637116                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000032                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000032                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 59207.769231                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 59207.769231                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 59207.769231                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 59207.769231                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 59207.769231                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 59207.769231                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2473352                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2473352                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2473352                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2473352                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2473352                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2473352                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 60325.658537                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 60325.658537                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 60325.658537                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 60325.658537                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 60325.658537                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 60325.658537                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3999                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148896639                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4255                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              34993.334665                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   223.189988                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    32.810012                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.871836                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.128164                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1099130                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1099130                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       720070                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        720070                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1933                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1933                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1767                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1767                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1819200                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1819200                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1819200                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1819200                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         8300                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         8300                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          168                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          168                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         8468                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          8468                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         8468                       # number of overall misses
system.cpu3.dcache.overall_misses::total         8468                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    321691539                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    321691539                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      6511599                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      6511599                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    328203138                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    328203138                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    328203138                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    328203138                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1107430                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1107430                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       720238                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       720238                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1767                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1767                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1827668                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1827668                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1827668                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1827668                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.007495                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.007495                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000233                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000233                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.004633                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004633                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.004633                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004633                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 38758.016747                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 38758.016747                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 38759.517857                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 38759.517857                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 38758.046528                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 38758.046528                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 38758.046528                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 38758.046528                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          855                       # number of writebacks
system.cpu3.dcache.writebacks::total              855                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         4342                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         4342                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          127                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          127                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         4469                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         4469                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         4469                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         4469                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3958                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3958                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           41                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           41                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3999                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3999                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3999                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3999                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    109636665                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    109636665                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1238023                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1238023                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    110874688                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    110874688                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    110874688                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    110874688                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003574                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003574                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000057                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000057                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002188                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002188                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002188                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002188                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 27700.016422                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 27700.016422                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 30195.682927                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 30195.682927                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 27725.603401                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 27725.603401                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 27725.603401                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 27725.603401                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
