ISE Auto-Make Log File
-----------------------

Updating: Synthesize

Starting: 'exewrap @__tri_level_sync_generator_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap @1113.rsp'
Original: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : tri_level_sync_generator.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : tri_level_sync_generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file F:/PT-Trilevel/Xilinx/IC14-18-22/v3/backup_270803_0820/sync_statemachine.vhd in Library work.
Entity <sync_statemachine> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/IC14-18-22/v3/backup_270803_0820/Tri_level_timer.vhd in Library work.
WARNING:HDLParsers:533 - F:/PT-Trilevel/Xilinx/IC14-18-22/v3/backup_270803_0820/Tri_level_timer.vhd Line 61. Default values 
are ignored in synthesis.
Entity <tri_level_timer> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/IC14-18-22/v3/backup_270803_0820/genlock.vhd in Library work.
Entity <genlock> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/IC14-18-22/v3/backup_270803_0820/dac.vhd in Library work.
Entity <dac> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/IC14-18-22/v3/backup_270803_0820/Tri_level_Sync_Generator.vhd in Library work.
WARNING:HDLParsers:533 - F:/PT-Trilevel/Xilinx/IC14-18-22/v3/backup_270803_0820/Tri_level_Sync_Generator.vhd Line 148. Defau
lt values are ignored in synthesis.
WARNING:HDLParsers:533 - F:/PT-Trilevel/Xilinx/IC14-18-22/v3/backup_270803_0820/Tri_level_Sync_Generator.vhd Line 154. Defau
lt values are ignored in synthesis.
Entity <tri_level_sync_generator> (Architecture <behavioral>) compiled.

Analyzing Entity <tri_level_sync_generator> (Architecture <behavioral>).
WARNING:Xst:753 - F:/PT-Trilevel/Xilinx/IC14-18-22/v3/backup_270803_0820/Tri_level_Sync_Generator.vhd (Line 173). Unconnecte
d output port 'mid_pulse' of component 'tri_level_timer'.
WARNING:Xst:753 - F:/PT-Trilevel/Xilinx/IC14-18-22/v3/backup_270803_0820/Tri_level_Sync_Generator.vhd (Line 173). Unconnecte
d output port 'begin_pulse' of component 'tri_level_timer'.
WARNING:Xst:753 - F:/PT-Trilevel/Xilinx/IC14-18-22/v3/backup_270803_0820/Tri_level_Sync_Generator.vhd (Line 173). Unconnecte
d output port 'noof_pulses' of component 'tri_level_timer'.
WARNING:Xst:753 - F:/PT-Trilevel/Xilinx/IC14-18-22/v3/backup_270803_0820/Tri_level_Sync_Generator.vhd (Line 173). Unconnecte
d output port 'puls_type' of component 'tri_level_timer'.
Entity <tri_level_sync_generator> analyzed. Unit <tri_level_sync_generator> generated.

Analyzing Entity <tri_level_timer> (Architecture <behavioral>).
Entity <tri_level_timer> analyzed. Unit <tri_level_timer> generated.

Analyzing Entity <genlock> (Architecture <behavioral>).
Entity <genlock> analyzed. Unit <genlock> generated.

Analyzing Entity <dac> (Architecture <behavioral>).
Entity <dac> analyzed. Unit <dac> generated.

Analyzing Entity <sync_statemachine> (Architecture <behavioral>).
Entity <sync_statemachine> analyzed. Unit <sync_statemachine> generated.


Synthesizing Unit <sync_statemachine>.
    Related source file is F:/PT-Trilevel/Xilinx/IC14-18-22/v3/backup_270803_0820/sync_statemachine.vhd.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_t>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 D-type flip-flop(s).
Unit <sync_statemachine> synthesized.


Synthesizing Unit <dac>.
    Related source file is F:/PT-Trilevel/Xilinx/IC14-18-22/v3/backup_270803_0820/dac.vhd.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <d3>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
Unit <dac> synthesized.


Synthesizing Unit <genlock>.
    Related source file is F:/PT-Trilevel/Xilinx/IC14-18-22/v3/backup_270803_0820/genlock.vhd.
WARNING:Xst:646 - Signal <frame_count> is assigned but never used.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <tsg_start>.
    Found 1-bit register for signal <debugtoggler>.
    Found 1-bit register for signal <f4m_int>.
    Found 1-bit register for signal <f4m_tmp>.
    Found 1-bit register for signal <sync_ok>.
    Found 1-bit register for signal <sync_pulse>.
WARNING:Xst:647 - Input <fhm> is never used.
WARNING:Xst:647 - Input <f8g> is never used.
WARNING:Xst:647 - Input <fhg> is never used.
WARNING:Xst:647 - Input <run_mode> is never used.
WARNING:Xst:647 - Input <frame_freq> is never used.
WARNING:Xst:647 - Input <samples_pr_line<12>> is never used.
WARNING:Xst:647 - Input <samples_pr_line<11>> is never used.
WARNING:Xst:647 - Input <samples_pr_line<10>> is never used.
WARNING:Xst:647 - Input <samples_pr_line<9>> is never used.
WARNING:Xst:647 - Input <samples_pr_line<8>> is never used.
WARNING:Xst:647 - Input <samples_pr_line<7>> is never used.
WARNING:Xst:647 - Input <samples_pr_line<6>> is never used.
WARNING:Xst:647 - Input <samples_pr_line<5>> is never used.
WARNING:Xst:647 - Input <samples_pr_line<4>> is never used.
WARNING:Xst:647 - Input <samples_pr_line<3>> is never used.
WARNING:Xst:647 - Input <samples_pr_line<2>> is never used.
WARNING:Xst:647 - Input <samples_pr_line<1>> is never used.
WARNING:Xst:647 - Input <samples_pr_line<0>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<11>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<10>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<9>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<8>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<7>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<6>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<5>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<4>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<3>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<2>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<1>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<0>> is never used.
WARNING:Xst:647 - Input <line_count<11>> is never used.
WARNING:Xst:647 - Input <line_count<10>> is never used.
WARNING:Xst:647 - Input <line_count<9>> is never used.
WARNING:Xst:647 - Input <line_count<8>> is never used.
WARNING:Xst:647 - Input <line_count<7>> is never used.
WARNING:Xst:647 - Input <line_count<6>> is never used.
WARNING:Xst:647 - Input <line_count<5>> is never used.
WARNING:Xst:647 - Input <line_count<4>> is never used.
WARNING:Xst:647 - Input <line_count<3>> is never used.
WARNING:Xst:647 - Input <line_count<2>> is never used.
WARNING:Xst:647 - Input <line_count<1>> is never used.
WARNING:Xst:647 - Input <line_count<0>> is never used.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   6 D-type flip-flop(s).
Unit <genlock> synthesized.


Synthesizing Unit <tri_level_timer>.
    Related source file is F:/PT-Trilevel/Xilinx/IC14-18-22/v3/backup_270803_0820/Tri_level_timer.vhd.
    Found 1-bit register for signal <f148_div>.
    Found 13-bit register for signal <sample>.
    Found 11-bit register for signal <line>.
    Found 1-bit register for signal <frame_freq>.
    Found 13-bit adder for signal <$n0037> created at line 101.
    Found 13-bit comparator greatequal for signal <$n0038> created at line 102.
    Found 13-bit comparator lessequal for signal <$n0039> created at line 102.
    Found 11-bit adder for signal <$n0040> created at line 120.
    Found 11-bit comparator greatequal for signal <$n0041> created at line 121.
    Found 11-bit comparator lessequal for signal <$n0042> created at line 121.
    Found 7-bit adder for signal <$n0043> created at line 153.
    Found 7-bit register for signal <div>.
    Found 1-bit register for signal <last_sample>.
    Found 1-bit register for signal <line_begin>.
    Found 1-bit register for signal <line_mid>.
    Found 1-bit register for signal <new_line>.
    Found 1-bit register for signal <no_of_pulses>.
    Found 1-bit register for signal <pulse_type>.
    Found 4 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <scan_method> is never used.
WARNING:Xst:647 - Input <samples_pr_line<12>> is never used.
WARNING:Xst:647 - Input <samples_pr_line<11>> is never used.
WARNING:Xst:647 - Input <samples_pr_line<10>> is never used.
WARNING:Xst:647 - Input <samples_pr_line<9>> is never used.
WARNING:Xst:647 - Input <samples_pr_line<8>> is never used.
WARNING:Xst:647 - Input <samples_pr_line<7>> is never used.
WARNING:Xst:647 - Input <samples_pr_line<6>> is never used.
WARNING:Xst:647 - Input <samples_pr_line<5>> is never used.
WARNING:Xst:647 - Input <samples_pr_line<4>> is never used.
WARNING:Xst:647 - Input <samples_pr_line<3>> is never used.
WARNING:Xst:647 - Input <samples_pr_line<2>> is never used.
WARNING:Xst:647 - Input <samples_pr_line<1>> is never used.
WARNING:Xst:647 - Input <samples_pr_line<0>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<10>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<9>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<8>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<7>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<6>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<5>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<4>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<3>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<2>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<1>> is never used.
WARNING:Xst:647 - Input <lines_pr_frame<0>> is never used.
    Summary:
	inferred  39 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <tri_level_timer> synthesized.


Synthesizing Unit <tri_level_sync_generator>.
    Related source file is F:/PT-Trilevel/Xilinx/IC14-18-22/v3/backup_270803_0820/Tri_level_Sync_Generator.vhd.
WARNING:Xst:646 - Signal <scan_method> is assigned but never used.
WARNING:Xst:646 - Signal <samples_pr_line> is assigned but never used.
WARNING:Xst:646 - Signal <run_mode> is assigned but never used.
    Found 1-bit register for signal <f74i>.
WARNING:Xst:647 - Input <f74m> is never used.
WARNING:Xst:1220 - Output <tx> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <rx> is never used.
WARNING:Xst:647 - Input <bby> is never used.
WARNING:Xst:647 - Input <bbx> is never used.
WARNING:Xst:647 - Input <clk_generator_ref> is never used.
WARNING:Xst:647 - Input <multiplier_oe1> is never used.
WARNING:Xst:647 - Input <multiplier_oe2> is never used.
WARNING:Xst:647 - Input <m1> is never used.
WARNING:Xst:647 - Input <m2> is never used.
WARNING:Xst:649 - Inout <d3<1>> is never used.
WARNING:Xst:649 - Inout <d3<0>> is never used.
WARNING:Xst:649 - Inout <d2<9>> is never used.
WARNING:Xst:649 - Inout <d2<8>> is never used.
WARNING:Xst:649 - Inout <d2<7>> is never used.
WARNING:Xst:649 - Inout <d2<6>> is never used.
WARNING:Xst:649 - Inout <d2<5>> is never used.
WARNING:Xst:649 - Inout <d2<4>> is never used.
WARNING:Xst:647 - Input <d1<9>> is never used.
WARNING:Xst:647 - Input <d1<8>> is never used.
WARNING:Xst:647 - Input <d1<7>> is never used.
WARNING:Xst:647 - Input <d1<6>> is never used.
WARNING:Xst:647 - Input <d1<5>> is never used.
WARNING:Xst:647 - Input <d1<4>> is never used.
WARNING:Xst:647 - Input <d1<3>> is never used.
WARNING:Xst:647 - Input <d1<2>> is never used.
WARNING:Xst:647 - Input <d1<1>> is never used.
WARNING:Xst:647 - Input <d1<0>> is never used.
WARNING:Xst:646 - Signal <line_freq> is assigned but never used.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <tri_level_sync_generator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# Registers                        : 21
  8-bit register                   : 1
  13-bit register                  : 1
  11-bit register                  : 1
  7-bit register                   : 1
  1-bit register                   : 17
# Multiplexers                     : 4
  2-to-1 multiplexer               : 4
# Adders/Subtractors               : 3
  13-bit adder                     : 1
  11-bit adder                     : 1
  7-bit adder                      : 1
# Comparators                      : 4
  13-bit comparator greatequal     : 1
  13-bit comparator lessequal      : 1
  11-bit comparator greatequal     : 1
  11-bit comparator lessequal      : 1

=========================================================================

Selecting encoding for FSM_0 ...
	Encoding for FSM_0 is Gray, flip-flop = D
Selecting encoding for FSM_1 ...
	Encoding for FSM_1 is Gray, flip-flop = D
Selecting encoding for FSM_2 ...
	Encoding for FSM_2 is Sequential, flip-flop = D

Starting low level synthesis...

Optimizing unit <dac> ...

Optimizing unit <sync_statemachine> ...

Optimizing unit <tri_level_timer> ...

Optimizing unit <genlock> ...

Optimizing unit <tri_level_sync_generator> ...

Merging netlists...

=========================================================================
Final Results
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xv
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Macro Statistics
# FSMs                             : 3
# Adders/Subtractors               : 3
  13-bit adder                     : 1
  11-bit adder                     : 1
  7-bit adder                      : 1
# Comparators                      : 4
  13-bit comparator greatequal     : 1
  13-bit comparator lessequal      : 1
  11-bit comparator greatequal     : 1
  11-bit comparator lessequal      : 1

Design Statistics
# Edif Instances                   : 617
# I/Os                             : 63

=========================================================================
CPU : 15.21 / 15.32 s | Elapsed : 15.00 / 15.00 s
 
--> 
EXEWRAP detected that program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe' completed successfully.

Done: completed successfully.
