<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Gowin\project\GY\src\analog_signal_acquisition.v<br>
D:\Gowin\project\GY\src\analog_signal_generator.v<br>
D:\Gowin\project\GY\src\command_parser.v<br>
D:\Gowin\project\GY\src\digital_signal_analyzer.v<br>
D:\Gowin\project\GY\src\eth_interface.v<br>
D:\Gowin\project\GY\src\gowin_pll\gowin_pll.v<br>
D:\Gowin\project\GY\src\gowin_pll\gowin_pll_mod.v<br>
D:\Gowin\project\GY\src\pll_init.v<br>
D:\Gowin\project\GY\src\serial_protocol_converter.v<br>
D:\Gowin\project\GY\src\top_module.v<br>
D:\Gowin\project\GY\src\usb_cdc_interface.v<br>
D:\Gowin\project\GY\src\fifo_12x4096.v<br>
D:\Gowin\project\GY\src\i2c_controller.v<br>
D:\Gowin\project\GY\src\uart_controller.v<br>
D:\Gowin\project\GY\src\pwm_module.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25UG324C2/I1</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Oct 27 15:36:55 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>usb_cdc_interface</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.656s, Elapsed time = 0h 0m 0.773s, Peak memory usage = 188.887MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.096s, Peak memory usage = 188.887MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.051s, Peak memory usage = 188.887MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.139s, Peak memory usage = 188.887MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.049s, Peak memory usage = 188.887MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.033s, Peak memory usage = 188.887MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.009s, Peak memory usage = 188.887MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 188.887MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.14s, Elapsed time = 0h 0m 0.17s, Peak memory usage = 188.887MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.035s, Peak memory usage = 188.887MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.027s, Peak memory usage = 188.887MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 14s, Elapsed time = 0h 0m 17s, Peak memory usage = 188.887MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.14s, Elapsed time = 0h 0m 0.147s, Peak memory usage = 188.887MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.187s, Elapsed time = 0h 0m 0.212s, Peak memory usage = 188.887MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 15s, Elapsed time = 0h 0m 18s, Peak memory usage = 188.887MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>38</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>35</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>21</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>720</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>36</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>684</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>1421</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>110</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>545</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>766</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>68</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>68</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTALU27X18</td>
<td>4</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>1490(1422 LUT, 68 ALU) / 23040</td>
<td>7%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>720 / 23685</td>
<td>4%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 23685</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>720 / 23685</td>
<td>4%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 56</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>39.880(MHz)</td>
<td>32</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.249</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_freq[2]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_out_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.300</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>pwm_freq[2]_0_s0/CLK</td>
</tr>
<tr>
<td>0.606</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>pwm_freq[2]_0_s0/Q</td>
</tr>
<tr>
<td>0.906</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>97</td>
<td>n4299_s0/A[0]</td>
</tr>
<tr>
<td>3.542</td>
<td>2.636</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>n4299_s0/DOUT[21]</td>
</tr>
<tr>
<td>3.842</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4348_s255/I1</td>
</tr>
<tr>
<td>4.255</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>n4348_s255/F</td>
</tr>
<tr>
<td>4.555</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4348_s251/I0</td>
</tr>
<tr>
<td>4.976</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>n4348_s251/F</td>
</tr>
<tr>
<td>5.276</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4348_s182/I2</td>
</tr>
<tr>
<td>5.645</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>n4348_s182/F</td>
</tr>
<tr>
<td>5.945</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4348_s127/I1</td>
</tr>
<tr>
<td>6.358</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>n4348_s127/F</td>
</tr>
<tr>
<td>6.658</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4348_s244/I0</td>
</tr>
<tr>
<td>7.079</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>n4348_s244/F</td>
</tr>
<tr>
<td>7.379</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4348_s177/I1</td>
</tr>
<tr>
<td>7.792</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>n4348_s177/F</td>
</tr>
<tr>
<td>8.092</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4348_s179/I0</td>
</tr>
<tr>
<td>8.513</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>n4348_s179/F</td>
</tr>
<tr>
<td>8.813</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4348_s235/I0</td>
</tr>
<tr>
<td>9.234</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>n4348_s235/F</td>
</tr>
<tr>
<td>9.534</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4348_s312/I0</td>
</tr>
<tr>
<td>9.955</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>n4348_s312/F</td>
</tr>
<tr>
<td>10.255</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4348_s122/I1</td>
</tr>
<tr>
<td>10.668</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>n4348_s122/F</td>
</tr>
<tr>
<td>10.968</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4348_s285/I1</td>
</tr>
<tr>
<td>11.381</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n4348_s285/F</td>
</tr>
<tr>
<td>11.681</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4348_s225/I0</td>
</tr>
<tr>
<td>12.102</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>n4348_s225/F</td>
</tr>
<tr>
<td>12.402</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4348_s311/I0</td>
</tr>
<tr>
<td>12.823</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>n4348_s311/F</td>
</tr>
<tr>
<td>13.123</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4348_s117/I1</td>
</tr>
<tr>
<td>13.536</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>n4348_s117/F</td>
</tr>
<tr>
<td>13.836</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4348_s218/I0</td>
</tr>
<tr>
<td>14.257</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>n4348_s218/F</td>
</tr>
<tr>
<td>14.557</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4348_s156/I0</td>
</tr>
<tr>
<td>14.978</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>n4348_s156/F</td>
</tr>
<tr>
<td>15.278</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4348_s114/I1</td>
</tr>
<tr>
<td>15.691</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>n4348_s114/F</td>
</tr>
<tr>
<td>15.991</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4348_s222/I0</td>
</tr>
<tr>
<td>16.412</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>n4348_s222/F</td>
</tr>
<tr>
<td>16.712</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4348_s305/I1</td>
</tr>
<tr>
<td>17.125</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n4348_s305/F</td>
</tr>
<tr>
<td>17.425</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4348_s300/I0</td>
</tr>
<tr>
<td>17.846</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n4348_s300/F</td>
</tr>
<tr>
<td>18.146</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4348_s274/I1</td>
</tr>
<tr>
<td>18.559</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n4348_s274/F</td>
</tr>
<tr>
<td>18.859</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4348_s210/I1</td>
</tr>
<tr>
<td>19.272</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>n4348_s210/F</td>
</tr>
<tr>
<td>19.572</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4348_s196/I0</td>
</tr>
<tr>
<td>19.993</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n4348_s196/F</td>
</tr>
<tr>
<td>20.293</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4348_s138/I0</td>
</tr>
<tr>
<td>20.714</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>n4348_s138/F</td>
</tr>
<tr>
<td>21.014</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4348_s185/I1</td>
</tr>
<tr>
<td>21.427</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>n4348_s185/F</td>
</tr>
<tr>
<td>21.727</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4348_s128/I1</td>
</tr>
<tr>
<td>22.140</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n4348_s128/F</td>
</tr>
<tr>
<td>22.440</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4348_s102/I0</td>
</tr>
<tr>
<td>22.861</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n4348_s102/F</td>
</tr>
<tr>
<td>23.161</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4348_s88/I0</td>
</tr>
<tr>
<td>23.582</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n4348_s88/F</td>
</tr>
<tr>
<td>23.882</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4348_s84/I0</td>
</tr>
<tr>
<td>24.303</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n4348_s84/F</td>
</tr>
<tr>
<td>24.603</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4348_s83/I0</td>
</tr>
<tr>
<td>25.024</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n4348_s83/F</td>
</tr>
<tr>
<td>25.324</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>pwm_out_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.300</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>pwm_out_2_s0/CLK</td>
</tr>
<tr>
<td>10.249</td>
<td>-0.051</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>pwm_out_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.300, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 15.118, 60.414%; route: 9.600, 38.363%; tC2Q: 0.306, 1.223%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.300, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.316</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.249</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_freq[0]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_out_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.300</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>pwm_freq[0]_0_s0/CLK</td>
</tr>
<tr>
<td>0.606</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>pwm_freq[0]_0_s0/Q</td>
</tr>
<tr>
<td>0.906</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>97</td>
<td>n4091_s0/A[0]</td>
</tr>
<tr>
<td>3.542</td>
<td>2.636</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>n4091_s0/DOUT[21]</td>
</tr>
<tr>
<td>3.842</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4140_s248/I1</td>
</tr>
<tr>
<td>4.255</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>n4140_s248/F</td>
</tr>
<tr>
<td>4.555</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4140_s167/I0</td>
</tr>
<tr>
<td>4.976</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n4140_s167/F</td>
</tr>
<tr>
<td>5.276</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4140_s308/I0</td>
</tr>
<tr>
<td>5.697</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>n4140_s308/F</td>
</tr>
<tr>
<td>5.997</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4140_s243/I0</td>
</tr>
<tr>
<td>6.418</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>n4140_s243/F</td>
</tr>
<tr>
<td>6.718</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4140_s363/I0</td>
</tr>
<tr>
<td>7.139</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>n4140_s363/F</td>
</tr>
<tr>
<td>7.439</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4140_s171/I1</td>
</tr>
<tr>
<td>7.852</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>n4140_s171/F</td>
</tr>
<tr>
<td>8.152</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4140_s241/I2</td>
</tr>
<tr>
<td>8.521</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>n4140_s241/F</td>
</tr>
<tr>
<td>8.821</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4140_s159/I1</td>
</tr>
<tr>
<td>9.234</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>n4140_s159/F</td>
</tr>
<tr>
<td>9.534</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4140_s298/I0</td>
</tr>
<tr>
<td>9.955</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n4140_s298/F</td>
</tr>
<tr>
<td>10.255</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4140_s232/I0</td>
</tr>
<tr>
<td>10.676</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>n4140_s232/F</td>
</tr>
<tr>
<td>10.976</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4140_s233/I0</td>
</tr>
<tr>
<td>11.397</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n4140_s233/F</td>
</tr>
<tr>
<td>11.697</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4140_s289/I1</td>
</tr>
<tr>
<td>12.110</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>n4140_s289/F</td>
</tr>
<tr>
<td>12.410</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4140_s290/I1</td>
</tr>
<tr>
<td>12.823</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>n4140_s290/F</td>
</tr>
<tr>
<td>13.123</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4140_s220/I0</td>
</tr>
<tr>
<td>13.544</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>n4140_s220/F</td>
</tr>
<tr>
<td>13.844</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4140_s148/I0</td>
</tr>
<tr>
<td>14.265</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>n4140_s148/F</td>
</tr>
<tr>
<td>14.565</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4140_s112/I1</td>
</tr>
<tr>
<td>14.978</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>n4140_s112/F</td>
</tr>
<tr>
<td>15.278</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4140_s214/I1</td>
</tr>
<tr>
<td>15.691</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>n4140_s214/F</td>
</tr>
<tr>
<td>15.991</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4140_s205/I1</td>
</tr>
<tr>
<td>16.404</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>n4140_s205/F</td>
</tr>
<tr>
<td>16.704</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4140_s354/I0</td>
</tr>
<tr>
<td>17.125</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>n4140_s354/F</td>
</tr>
<tr>
<td>17.425</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4140_s143/I1</td>
</tr>
<tr>
<td>17.838</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>n4140_s143/F</td>
</tr>
<tr>
<td>18.138</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4140_s192/I0</td>
</tr>
<tr>
<td>18.559</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n4140_s192/F</td>
</tr>
<tr>
<td>18.859</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4140_s136/I0</td>
</tr>
<tr>
<td>19.280</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>n4140_s136/F</td>
</tr>
<tr>
<td>19.580</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4140_s106/I1</td>
</tr>
<tr>
<td>19.993</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>n4140_s106/F</td>
</tr>
<tr>
<td>20.293</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4140_s360/I1</td>
</tr>
<tr>
<td>20.706</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>n4140_s360/F</td>
</tr>
<tr>
<td>21.006</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4140_s176/I0</td>
</tr>
<tr>
<td>21.427</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>n4140_s176/F</td>
</tr>
<tr>
<td>21.727</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4140_s126/I1</td>
</tr>
<tr>
<td>22.140</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>n4140_s126/F</td>
</tr>
<tr>
<td>22.440</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4140_s100/I1</td>
</tr>
<tr>
<td>22.853</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n4140_s100/F</td>
</tr>
<tr>
<td>23.153</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4140_s88/I0</td>
</tr>
<tr>
<td>23.574</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n4140_s88/F</td>
</tr>
<tr>
<td>23.874</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4140_s84/I0</td>
</tr>
<tr>
<td>24.295</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n4140_s84/F</td>
</tr>
<tr>
<td>24.595</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4140_s83/I0</td>
</tr>
<tr>
<td>25.016</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n4140_s83/F</td>
</tr>
<tr>
<td>25.316</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>pwm_out_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.300</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>pwm_out_0_s0/CLK</td>
</tr>
<tr>
<td>10.249</td>
<td>-0.051</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>pwm_out_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.300, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 15.110, 60.402%; route: 9.600, 38.375%; tC2Q: 0.306, 1.223%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.300, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.249</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_freq[3]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_out_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.300</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>pwm_freq[3]_0_s0/CLK</td>
</tr>
<tr>
<td>0.606</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>pwm_freq[3]_0_s0/Q</td>
</tr>
<tr>
<td>0.906</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>97</td>
<td>n4403_s0/A[0]</td>
</tr>
<tr>
<td>3.542</td>
<td>2.636</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>n4403_s0/DOUT[21]</td>
</tr>
<tr>
<td>3.842</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4452_s175/I1</td>
</tr>
<tr>
<td>4.255</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>n4452_s175/F</td>
</tr>
<tr>
<td>4.555</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4452_s239/I0</td>
</tr>
<tr>
<td>4.976</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>n4452_s239/F</td>
</tr>
<tr>
<td>5.276</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4452_s174/I1</td>
</tr>
<tr>
<td>5.689</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>n4452_s174/F</td>
</tr>
<tr>
<td>5.989</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4452_s125/I2</td>
</tr>
<tr>
<td>6.358</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>n4452_s125/F</td>
</tr>
<tr>
<td>6.658</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4452_s97/I2</td>
</tr>
<tr>
<td>7.027</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>n4452_s97/F</td>
</tr>
<tr>
<td>7.327</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4452_s231/I0</td>
</tr>
<tr>
<td>7.748</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>n4452_s231/F</td>
</tr>
<tr>
<td>8.048</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4452_s168/I0</td>
</tr>
<tr>
<td>8.469</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>n4452_s168/F</td>
</tr>
<tr>
<td>8.769</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4452_s121/I1</td>
</tr>
<tr>
<td>9.182</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>n4452_s121/F</td>
</tr>
<tr>
<td>9.482</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4452_s225/I1</td>
</tr>
<tr>
<td>9.895</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>n4452_s225/F</td>
</tr>
<tr>
<td>10.195</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4452_s159/I0</td>
</tr>
<tr>
<td>10.616</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>n4452_s159/F</td>
</tr>
<tr>
<td>10.916</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4452_s222/I0</td>
</tr>
<tr>
<td>11.337</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>n4452_s222/F</td>
</tr>
<tr>
<td>11.637</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4452_s293/I1</td>
</tr>
<tr>
<td>12.050</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>n4452_s293/F</td>
</tr>
<tr>
<td>12.350</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4452_s295/I0</td>
</tr>
<tr>
<td>12.771</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n4452_s295/F</td>
</tr>
<tr>
<td>13.071</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4452_s269/I1</td>
</tr>
<tr>
<td>13.484</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n4452_s269/F</td>
</tr>
<tr>
<td>13.784</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4452_s219/I0</td>
</tr>
<tr>
<td>14.205</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n4452_s219/F</td>
</tr>
<tr>
<td>14.505</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4452_s156/I0</td>
</tr>
<tr>
<td>14.926</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>n4452_s156/F</td>
</tr>
<tr>
<td>15.226</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4452_s113/I1</td>
</tr>
<tr>
<td>15.639</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>n4452_s113/F</td>
</tr>
<tr>
<td>15.939</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4452_s146/I0</td>
</tr>
<tr>
<td>16.360</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>n4452_s146/F</td>
</tr>
<tr>
<td>16.660</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4452_s251/I2</td>
</tr>
<tr>
<td>17.029</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>n4452_s251/F</td>
</tr>
<tr>
<td>17.329</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4452_s310/I0</td>
</tr>
<tr>
<td>17.750</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>n4452_s310/F</td>
</tr>
<tr>
<td>18.050</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4452_s193/I1</td>
</tr>
<tr>
<td>18.463</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>n4452_s193/F</td>
</tr>
<tr>
<td>18.763</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4452_s288/I0</td>
</tr>
<tr>
<td>19.184</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n4452_s288/F</td>
</tr>
<tr>
<td>19.484</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4452_s248/I0</td>
</tr>
<tr>
<td>19.905</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>n4452_s248/F</td>
</tr>
<tr>
<td>20.205</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4452_s183/I1</td>
</tr>
<tr>
<td>20.618</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>n4452_s183/F</td>
</tr>
<tr>
<td>20.918</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4452_s131/I0</td>
</tr>
<tr>
<td>21.339</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>n4452_s131/F</td>
</tr>
<tr>
<td>21.639</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4452_s128/I2</td>
</tr>
<tr>
<td>22.008</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n4452_s128/F</td>
</tr>
<tr>
<td>22.308</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4452_s100/I0</td>
</tr>
<tr>
<td>22.729</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n4452_s100/F</td>
</tr>
<tr>
<td>23.029</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4452_s88/I0</td>
</tr>
<tr>
<td>23.450</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n4452_s88/F</td>
</tr>
<tr>
<td>23.750</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4452_s84/I0</td>
</tr>
<tr>
<td>24.171</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n4452_s84/F</td>
</tr>
<tr>
<td>24.471</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4452_s83/I0</td>
</tr>
<tr>
<td>24.892</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n4452_s83/F</td>
</tr>
<tr>
<td>25.192</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>pwm_out_3_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.300</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>pwm_out_3_s1/CLK</td>
</tr>
<tr>
<td>10.249</td>
<td>-0.051</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>pwm_out_3_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.300, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 14.986, 60.205%; route: 9.600, 38.566%; tC2Q: 0.306, 1.229%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.300, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.249</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwm_freq[1]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_out_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.300</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>pwm_freq[1]_0_s0/CLK</td>
</tr>
<tr>
<td>0.606</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>pwm_freq[1]_0_s0/Q</td>
</tr>
<tr>
<td>0.906</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>97</td>
<td>n4195_s0/A[0]</td>
</tr>
<tr>
<td>3.542</td>
<td>2.636</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>n4195_s0/DOUT[21]</td>
</tr>
<tr>
<td>3.842</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4244_s129/I0</td>
</tr>
<tr>
<td>4.263</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>n4244_s129/F</td>
</tr>
<tr>
<td>4.563</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4244_s173/I1</td>
</tr>
<tr>
<td>4.976</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n4244_s173/F</td>
</tr>
<tr>
<td>5.276</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4244_s124/I2</td>
</tr>
<tr>
<td>5.645</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>n4244_s124/F</td>
</tr>
<tr>
<td>5.945</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4244_s244/I0</td>
</tr>
<tr>
<td>6.366</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>n4244_s244/F</td>
</tr>
<tr>
<td>6.666</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4244_s175/I1</td>
</tr>
<tr>
<td>7.079</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>n4244_s175/F</td>
</tr>
<tr>
<td>7.379</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4244_s278/I1</td>
</tr>
<tr>
<td>7.792</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>n4244_s278/F</td>
</tr>
<tr>
<td>8.092</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4244_s237/I2</td>
</tr>
<tr>
<td>8.461</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>n4244_s237/F</td>
</tr>
<tr>
<td>8.761</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4244_s282/I0</td>
</tr>
<tr>
<td>9.182</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>n4244_s282/F</td>
</tr>
<tr>
<td>9.482</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4244_s230/I1</td>
</tr>
<tr>
<td>9.895</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>n4244_s230/F</td>
</tr>
<tr>
<td>10.195</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4244_s232/I0</td>
</tr>
<tr>
<td>10.616</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>n4244_s232/F</td>
</tr>
<tr>
<td>10.916</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4244_s162/I2</td>
</tr>
<tr>
<td>11.285</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>n4244_s162/F</td>
</tr>
<tr>
<td>11.585</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4244_s273/I0</td>
</tr>
<tr>
<td>12.006</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>n4244_s273/F</td>
</tr>
<tr>
<td>12.306</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4244_s214/I0</td>
</tr>
<tr>
<td>12.727</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>n4244_s214/F</td>
</tr>
<tr>
<td>13.027</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4244_s220/I1</td>
</tr>
<tr>
<td>13.440</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>n4244_s220/F</td>
</tr>
<tr>
<td>13.740</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4244_s224/I2</td>
</tr>
<tr>
<td>14.109</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n4244_s224/F</td>
</tr>
<tr>
<td>14.409</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4244_s158/I2</td>
</tr>
<tr>
<td>14.778</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>n4244_s158/F</td>
</tr>
<tr>
<td>15.078</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4244_s209/I2</td>
</tr>
<tr>
<td>15.447</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>n4244_s209/F</td>
</tr>
<tr>
<td>15.747</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4244_s196/I0</td>
</tr>
<tr>
<td>16.168</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>n4244_s196/F</td>
</tr>
<tr>
<td>16.468</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4244_s260/I0</td>
</tr>
<tr>
<td>16.889</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>n4244_s260/F</td>
</tr>
<tr>
<td>17.189</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4244_s265/I0</td>
</tr>
<tr>
<td>17.610</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>n4244_s265/F</td>
</tr>
<tr>
<td>17.910</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4244_s200/I0</td>
</tr>
<tr>
<td>18.331</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>n4244_s200/F</td>
</tr>
<tr>
<td>18.631</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4244_s178/I1</td>
</tr>
<tr>
<td>19.044</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>n4244_s178/F</td>
</tr>
<tr>
<td>19.344</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4244_s252/I2</td>
</tr>
<tr>
<td>19.713</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n4244_s252/F</td>
</tr>
<tr>
<td>20.013</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4244_s183/I0</td>
</tr>
<tr>
<td>20.434</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n4244_s183/F</td>
</tr>
<tr>
<td>20.734</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4244_s134/I0</td>
</tr>
<tr>
<td>21.155</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>n4244_s134/F</td>
</tr>
<tr>
<td>21.455</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4244_s139/I2</td>
</tr>
<tr>
<td>21.824</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n4244_s139/F</td>
</tr>
<tr>
<td>22.124</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4244_s104/I0</td>
</tr>
<tr>
<td>22.545</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n4244_s104/F</td>
</tr>
<tr>
<td>22.845</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4244_s89/I1</td>
</tr>
<tr>
<td>23.258</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n4244_s89/F</td>
</tr>
<tr>
<td>23.558</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4244_s84/I1</td>
</tr>
<tr>
<td>23.971</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n4244_s84/F</td>
</tr>
<tr>
<td>24.271</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n4244_s83/I0</td>
</tr>
<tr>
<td>24.692</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n4244_s83/F</td>
</tr>
<tr>
<td>24.992</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>pwm_out_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.300</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>pwm_out_1_s0/CLK</td>
</tr>
<tr>
<td>10.249</td>
<td>-0.051</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>pwm_out_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.300, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 14.786, 59.882%; route: 9.600, 38.879%; tC2Q: 0.306, 1.239%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.300, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.051</td>
</tr>
<tr>
<td class="label">From</td>
<td>para_buf[30]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_duty[1]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.300</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>para_buf[30]_0_s0/CLK</td>
</tr>
<tr>
<td>0.606</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>para_buf[30]_0_s0/Q</td>
</tr>
<tr>
<td>0.906</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n2927_s233/I0</td>
</tr>
<tr>
<td>1.327</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n2927_s233/F</td>
</tr>
<tr>
<td>1.627</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n2927_s209/I1</td>
</tr>
<tr>
<td>1.736</td>
<td>0.109</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n2927_s209/O</td>
</tr>
<tr>
<td>2.036</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n2927_s197/I1</td>
</tr>
<tr>
<td>2.105</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n2927_s197/O</td>
</tr>
<tr>
<td>2.405</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n2927_s191/I1</td>
</tr>
<tr>
<td>2.474</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n2927_s191/O</td>
</tr>
<tr>
<td>2.774</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n2927_s187/I1</td>
</tr>
<tr>
<td>2.843</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n2927_s187/O</td>
</tr>
<tr>
<td>3.143</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n2927_s189/I0</td>
</tr>
<tr>
<td>3.564</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n2927_s189/F</td>
</tr>
<tr>
<td>3.864</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>n2928_s0/I1</td>
</tr>
<tr>
<td>4.314</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>n2928_s0/COUT</td>
</tr>
<tr>
<td>4.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n2929_s0/CIN</td>
</tr>
<tr>
<td>4.354</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>n2929_s0/COUT</td>
</tr>
<tr>
<td>4.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>n2930_s0/CIN</td>
</tr>
<tr>
<td>4.394</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n2930_s0/COUT</td>
</tr>
<tr>
<td>4.394</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>n2931_s0/CIN</td>
</tr>
<tr>
<td>4.434</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n2931_s0/COUT</td>
</tr>
<tr>
<td>4.434</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>n2932_s0/CIN</td>
</tr>
<tr>
<td>4.474</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n2932_s0/COUT</td>
</tr>
<tr>
<td>4.474</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>n2933_s0/CIN</td>
</tr>
<tr>
<td>4.514</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n2933_s0/COUT</td>
</tr>
<tr>
<td>4.514</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>n2934_s0/CIN</td>
</tr>
<tr>
<td>4.554</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n2934_s0/COUT</td>
</tr>
<tr>
<td>4.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>n2935_s0/CIN</td>
</tr>
<tr>
<td>4.594</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>n2935_s0/COUT</td>
</tr>
<tr>
<td>4.894</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n8495_s0/I0</td>
</tr>
<tr>
<td>5.315</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>n8495_s0/F</td>
</tr>
<tr>
<td>5.615</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>pwm_duty[1]_0_s0/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>720</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.300</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>pwm_duty[1]_0_s0/CLK</td>
</tr>
<tr>
<td>10.051</td>
<td>-0.249</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>pwm_duty[1]_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.300, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.309, 43.443%; route: 2.700, 50.800%; tC2Q: 0.306, 5.757%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.300, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
