module simple_fsm(input clk, input reset, input in, output out);
reg present_state, next_state;
always @(posedge clk) begin
  if (reset) begin
    present_state <= 0;
    next_state <= 0;
  end
  else begin
    next_state <= present_state;
    if (in == 0) begin
      next_state <= 1;
    end
  end
end
always @(posedge clk) begin
  if (reset) begin
    out <= 0;
  end
  else begin
    out <= present_state;
  end
end
endmodule