<!-- Creator     : groff version 1.22.3 -->
<!-- CreationDate: Sun Aug 27 16:30:28 2017 -->
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta name="generator" content="groff -Thtml, see www.gnu.org">
<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<meta name="Content-Style" content="text/css">
<style type="text/css">
       p       { margin-top: 0; margin-bottom: 0; vertical-align: top }
       pre     { margin-top: 0; margin-bottom: 0; vertical-align: top }
       table   { margin-top: 0; margin-bottom: 0; vertical-align: top }
       h1      { text-align: center }
</style>
<title></title>
</head>
<body>

<hr>


<p>PERF-C2C(1) perf Manual PERF-C2C(1)</p>

<p style="margin-top: 1em">NAME <br>
perf-c2c - Shared Data C2C/HITM Analyzer.</p>

<p style="margin-top: 1em">SYNOPSIS <br>
perf c2c record [&lt;options&gt;] &lt;command&gt; <br>
perf c2c record [&lt;options&gt;] &acirc; [&lt;record
command options&gt;] &lt;command&gt; <br>
perf c2c report [&lt;options&gt;]</p>

<p style="margin-top: 1em">DESCRIPTION <br>
C2C stands for Cache To Cache.</p>

<p style="margin-top: 1em">The perf c2c tool provides means
for Shared Data C2C/HITM analysis. It allows you to track
down the cacheline contentions.</p>

<p style="margin-top: 1em">The tool is based on x86&acirc;s
load latency and precise store facility events provided by
Intel CPUs. These events provide: - memory address of the
access - type of the access (load <br>
and store details) - latency (in cycles) of the load
access</p>

<p style="margin-top: 1em">The c2c tool provide means to
record this data and report back access details for
cachelines with highest contention - highest number of HITM
accesses.</p>

<p style="margin-top: 1em">The basic workflow with this
tool follows the standard record/report phase. User uses the
record command to record events data and report command to
display it.</p>

<p style="margin-top: 1em">RECORD OPTIONS <br>
-e, --event= <br>
Select the PMU event. Use perf mem record -e list to list
available events.</p>

<p style="margin-top: 1em">-v, --verbose <br>
Be more verbose (show counter open errors, etc).</p>

<p style="margin-top: 1em">-l, --ldlat <br>
Configure mem-loads latency.</p>

<p style="margin-top: 1em">-k, --all-kernel <br>
Configure all used events to run in kernel space.</p>

<p style="margin-top: 1em">-u, --all-user <br>
Configure all used events to run in user space.</p>

<p style="margin-top: 1em">REPORT OPTIONS <br>
-k, --vmlinux=&lt;file&gt; <br>
vmlinux pathname</p>

<p style="margin-top: 1em">-v, --verbose <br>
Be more verbose (show counter open errors, etc).</p>

<p style="margin-top: 1em">-i, --input <br>
Specify the input file to process.</p>

<p style="margin-top: 1em">-N, --node-info <br>
Show extra node info in report (see NODE INFO section)</p>

<p style="margin-top: 1em">-c, --coalesce <br>
Specify sorintg fields for single cacheline display.
Following fields are available: tid,pid,iaddr,dso (see
COALESCE)</p>

<p style="margin-top: 1em">-g, --call-graph <br>
Setup callchains parameters. Please refer to perf-report man
page for details.</p>

<p style="margin-top: 1em">--stdio <br>
Force the stdio output (see STDIO OUTPUT)</p>

<p style="margin-top: 1em">--stats <br>
Display only statistic tables and force stdio mode.</p>

<p style="margin-top: 1em">--full-symbols <br>
Display full length of symbols.</p>

<p style="margin-top: 1em">--no-source <br>
Do not display Source:Line column.</p>

<p style="margin-top: 1em">--show-all <br>
Show all captured HITM lines, with no regard to HITM %
0.0005 limit.</p>

<p style="margin-top: 1em">-f, --force <br>
Don&acirc;t do ownership validation.</p>

<p style="margin-top: 1em">-d, --display <br>
Siwtch to HITM type (rmt, lcl) to display and sort on. Total
HITMs as default.</p>

<p style="margin-top: 1em">C2C RECORD <br>
The perf c2c record command setup options related to HITM
cacheline analysis and calls standard perf record
command.</p>

<p style="margin-top: 1em">Following perf record options
are configured by default: (check perf record man page for
details)</p>

<p style="margin-top: 1em">-W,-d,--sample-cpu</p>

<p style="margin-top: 1em">Unless specified otherwise with
-e option, following events are monitored by default:</p>

<p style="margin-top: 1em">cpu/mem-loads,ldlat=30/P <br>
cpu/mem-stores/P</p>

<p style="margin-top: 1em">User can pass any perf record
option behind -- mark, like (to enable callchains and system
wide monitoring):</p>

<p style="margin-top: 1em">$ perf c2c record -- -g -a</p>

<p style="margin-top: 1em">Please check RECORD OPTIONS
section for specific c2c record options.</p>

<p style="margin-top: 1em">C2C REPORT <br>
The perf c2c report command displays shared data analysis.
It comes in two display modes: stdio and tui (default).</p>

<p style="margin-top: 1em">The report command workflow is
following: - sort all the data based on the cacheline
address - store access details for each cacheline - sort all
cachelines based on user <br>
settings - display data</p>

<p style="margin-top: 1em">In general perf report output
consist of 2 basic views: 1) most expensive cachelines list
2) offsets details for each cacheline</p>

<p style="margin-top: 1em">For each cacheline in the 1)
list we display following data: (Both stdio and TUI modes
follow the same fields output)</p>

<p style="margin-top: 1em">Index <br>
- zero based index to identify the cacheline</p>

<p style="margin-top: 1em">Cacheline <br>
- cacheline address (hex number)</p>

<p style="margin-top: 1em">Total records <br>
- sum of all cachelines accesses</p>

<p style="margin-top: 1em">Rmt/Lcl Hitm <br>
- cacheline percentage of all Remote/Local HITM accesses</p>

<p style="margin-top: 1em">LLC Load Hitm - Total, Lcl, Rmt
<br>
- count of Total/Local/Remote load HITMs</p>

<p style="margin-top: 1em">Store Reference - Total, L1Hit,
L1Miss <br>
Total - all store accesses <br>
L1Hit - store accesses that hit L1 <br>
L1Hit - store accesses that missed L1</p>

<p style="margin-top: 1em">Load Dram <br>
- count of local and remote DRAM accesses</p>

<p style="margin-top: 1em">LLC Ld Miss <br>
- count of all accesses that missed LLC</p>

<p style="margin-top: 1em">Total Loads <br>
- sum of all load accesses</p>

<p style="margin-top: 1em">Core Load Hit - FB, L1, L2 <br>
- count of load hits in FB (Fill Buffer), L1 and L2
cache</p>

<p style="margin-top: 1em">LLC Load Hit - Llc, Rmt <br>
- count of LLC and Remote load hits</p>

<p style="margin-top: 1em">For each offset in the 2) list
we display following data:</p>

<p style="margin-top: 1em">HITM - Rmt, Lcl <br>
- % of Remote/Local HITM accesses for given offset within
cacheline</p>

<p style="margin-top: 1em">Store Refs - L1 Hit, L1 Miss
<br>
- % of store accesses that hit/missed L1 for given offset
within cacheline</p>

<p style="margin-top: 1em">Data address - Offset <br>
- offset address</p>

<p style="margin-top: 1em">Pid <br>
- pid of the process responsible for the accesses</p>

<p style="margin-top: 1em">Tid <br>
- tid of the process responsible for the accesses</p>

<p style="margin-top: 1em">Code address <br>
- code address responsible for the accesses</p>

<p style="margin-top: 1em">cycles - rmt hitm, lcl hitm,
load <br>
- sum of cycles for given accesses - Remote/Local HITM and
generic load</p>

<p style="margin-top: 1em">cpu cnt <br>
- number of cpus that participated on the access</p>

<p style="margin-top: 1em">Symbol <br>
- code symbol related to the &rsquo;Code address&rsquo;
value</p>

<p style="margin-top: 1em">Shared Object <br>
- shared object name related to the &rsquo;Code
address&rsquo; value</p>

<p style="margin-top: 1em">Source:Line <br>
- source information related to the &rsquo;Code
address&rsquo; value</p>

<p style="margin-top: 1em">Node <br>
- nodes participating on the access (see NODE INFO
section)</p>

<p style="margin-top: 1em">NODE INFO <br>
The Node field displays nodes that accesses given cacheline
offset. Its output comes in 3 flavors: - node IDs separated
by , - node IDs with stats for each ID, in following <br>
format: Node{cpus %hitms %stores} - node IDs with list of
affected CPUs in following format: Node{cpu list}</p>

<p style="margin-top: 1em">User can switch between above
flavors with -N option or use n key to interactively switch
in TUI mode.</p>

<p style="margin-top: 1em">COALESCE <br>
User can specify how to sort offsets for cacheline.</p>

<p style="margin-top: 1em">Following fields are available
and governs the final output fields set for caheline offsets
output:</p>

<p style="margin-top: 1em">tid - coalesced by process TIDs
<br>
pid - coalesced by process PIDs <br>
iaddr - coalesced by code address, following fields are
displayed: <br>
Code address, Code symbol, Shared Object, Source line <br>
dso - coalesced by shared object</p>

<p style="margin-top: 1em">By default the coalescing is
setup with pid,tid,iaddr.</p>

<p style="margin-top: 1em">STDIO OUTPUT <br>
The stdio output displays data on standard output.</p>

<p style="margin-top: 1em">Following tables are displayed:
Trace Event Information - overall statistics of memory
accesses</p>

<p style="margin-top: 1em">Global Shared Cache Line Event
Information <br>
- overall statistics on shared cachelines</p>

<p style="margin-top: 1em">Shared Data Cache Line Table
<br>
- list of most expensive cachelines</p>

<p style="margin-top: 1em">Shared Cache Line Distribution
Pareto <br>
- list of all accessed offsets for each cacheline</p>

<p style="margin-top: 1em">TUI OUTPUT <br>
The TUI output provides interactive interface to navigate
through cachelines list and to display offset details.</p>

<p style="margin-top: 1em">For details please refer to the
help window by pressing ? key.</p>

<p style="margin-top: 1em">CREDITS <br>
Although Don Zickus, Dick Fowles and Joe Mario worked
together to get this implemented, we got lots of early help
from Arnaldo Carvalho de Melo, Stephane Eranian, Jiri Olsa
and <br>
Andi Kleen.</p>

<p style="margin-top: 1em">C2C BLOG <br>
Check Joe&acirc;s blog on c2c tool for detailed use case
explanation:
https://joemario.github.io/blog/2016/09/01/c2c-blog/</p>

<p style="margin-top: 1em">SEE ALSO <br>
perf-record(1), perf-mem(1)</p>

<p style="margin-top: 1em">perf 08/07/2017 PERF-C2C(1)</p>
<hr>
</body>
</html>
