##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for SD_CARD_Clock_1
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (SD_CARD_Clock_1:R vs. SD_CARD_Clock_1:R)
		5.3::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: Clock_1                    | Frequency: 94.03 MHz   | Target: 12.00 MHz  | 
Clock: Clock_2                    | Frequency: 106.34 MHz  | Target: 12.00 MHz  | 
Clock: Clock_motor                | N/A                    | Target: 0.00 MHz   | 
Clock: Clock_motor(routed)        | N/A                    | Target: 0.00 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 38.62 MHz   | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                    | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                    | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                    | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                    | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                    | Target: 24.00 MHz  | 
Clock: SD_CARD_Clock_1            | Frequency: 54.93 MHz   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1          Clock_1          83333.3          72699       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2          Clock_2          83333.3          73930       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        CyBUS_CLK        41666.7          15774       N/A              N/A         N/A              N/A         N/A              N/A         
SD_CARD_Clock_1  SD_CARD_Clock_1  41666.7          23461       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name               Setup to Clk  Clock Name:Phase   
----------------------  ------------  -----------------  
RPM(0)_PAD              24688         CyBUS_CLK:R        
\SD_CARD:miso0(0)_PAD\  17631         SD_CARD_Clock_1:R  


                       3.2::Clock to Out
                       -----------------

Port Name               Clock to Out  Clock Name:Phase   
----------------------  ------------  -----------------  
Motor_out(0)_PAD        33474         Clock_2:R          
Motor_out(0)_PAD        27949         Clock_1:R          
\SD_CARD:mosi0(0)_PAD\  30829         SD_CARD_Clock_1:R  
\SD_CARD:sclk0(0)_PAD\  24523         SD_CARD_Clock_1:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 94.03 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_motor:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_motor:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_motor:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72699p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_motor:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_motor:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  72699  RISE       1
\PWM_motor:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2285   4575  72699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_motor:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 106.34 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_srff_1/q
Path End       : cy_srff_1/main_1
Capture Clock  : cy_srff_1/clock_0
Path slack     : 73930p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5893
-------------------------------------   ---- 
End-of-path arrival time (ps)           5893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                          macrocell17         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cy_srff_1/q       macrocell17   1250   1250  73930  RISE       1
cy_srff_1/main_1  macrocell17   4643   5893  73930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                          macrocell17         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 38.62 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_RPM:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer_RPM:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 15774p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21663
-------------------------------------   ----- 
End-of-path arrival time (ps)           21663
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   4013   9933  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   5130  15063  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  15063  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell3   3300  18363  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/ci         datapathcell4      0  18363  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell4   3300  21663  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/ci         datapathcell5      0  21663  15774  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell5       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for SD_CARD_Clock_1
*********************************************
Clock: SD_CARD_Clock_1
Frequency: 54.93 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SD_CARD:SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \SD_CARD:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 23461p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14696
-------------------------------------   ----- 
End-of-path arrival time (ps)           14696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/clock                       datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/so_comb          datapathcell6   5360   5360  23461  RISE       1
\SD_CARD:SPI0:BSPIM:mosi_pre_reg_split\/main_3  macrocell1      3688   9048  23461  RISE       1
\SD_CARD:SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell1      3350  12398  23461  RISE       1
\SD_CARD:SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell23     2297  14696  23461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:mosi_pre_reg\/clock_0                  macrocell23         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_RPM:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer_RPM:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 15774p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21663
-------------------------------------   ----- 
End-of-path arrival time (ps)           21663
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   4013   9933  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   5130  15063  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  15063  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell3   3300  18363  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/ci         datapathcell4      0  18363  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell4   3300  21663  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/ci         datapathcell5      0  21663  15774  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell5       0      0  RISE       1


5.2::Critical Path Report for (SD_CARD_Clock_1:R vs. SD_CARD_Clock_1:R)
***********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SD_CARD:SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \SD_CARD:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 23461p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14696
-------------------------------------   ----- 
End-of-path arrival time (ps)           14696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/clock                       datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/so_comb          datapathcell6   5360   5360  23461  RISE       1
\SD_CARD:SPI0:BSPIM:mosi_pre_reg_split\/main_3  macrocell1      3688   9048  23461  RISE       1
\SD_CARD:SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell1      3350  12398  23461  RISE       1
\SD_CARD:SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell23     2297  14696  23461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:mosi_pre_reg\/clock_0                  macrocell23         0      0  RISE       1


5.3::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_srff_1/q
Path End       : cy_srff_1/main_1
Capture Clock  : cy_srff_1/clock_0
Path slack     : 73930p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5893
-------------------------------------   ---- 
End-of-path arrival time (ps)           5893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                          macrocell17         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cy_srff_1/q       macrocell17   1250   1250  73930  RISE       1
cy_srff_1/main_1  macrocell17   4643   5893  73930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                          macrocell17         0      0  RISE       1


5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_motor:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_motor:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_motor:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72699p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_motor:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_motor:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  72699  RISE       1
\PWM_motor:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2285   4575  72699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_motor:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_RPM:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer_RPM:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 15774p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21663
-------------------------------------   ----- 
End-of-path arrival time (ps)           21663
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   4013   9933  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   5130  15063  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  15063  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell3   3300  18363  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/ci         datapathcell4      0  18363  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell4   3300  21663  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/ci         datapathcell5      0  21663  15774  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell5       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_RPM:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \Timer_RPM:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 19074p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18363
-------------------------------------   ----- 
End-of-path arrival time (ps)           18363
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   4013   9933  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   5130  15063  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  15063  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell3   3300  18363  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/ci         datapathcell4      0  18363  19074  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell4       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_RPM:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \Timer_RPM:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 22374p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15063
-------------------------------------   ----- 
End-of-path arrival time (ps)           15063
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   4013   9933  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   5130  15063  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  15063  22374  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell3       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SD_CARD:SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \SD_CARD:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 23461p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14696
-------------------------------------   ----- 
End-of-path arrival time (ps)           14696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/clock                       datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/so_comb          datapathcell6   5360   5360  23461  RISE       1
\SD_CARD:SPI0:BSPIM:mosi_pre_reg_split\/main_3  macrocell1      3688   9048  23461  RISE       1
\SD_CARD:SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell1      3350  12398  23461  RISE       1
\SD_CARD:SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell23     2297  14696  23461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:mosi_pre_reg\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SD_CARD:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SD_CARD:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 23592p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14564
-------------------------------------   ----- 
End-of-path arrival time (ps)           14564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/clock                       datapathcell6       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell6   5360   5360  23461  RISE       1
\SD_CARD:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell10     2945   8305  23592  RISE       1
\SD_CARD:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell10     3350  11655  23592  RISE       1
\SD_CARD:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell23     2909  14564  23592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:mosi_pre_reg\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_RPM:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_RPM:TimerUDB:rstSts:stsreg\/clock
Path slack     : 24312p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16855
-------------------------------------   ----- 
End-of-path arrival time (ps)           16855
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/z0       datapathcell2    760    760  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell3      0    760  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/z0       datapathcell3   1210   1970  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell4      0   1970  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/z0       datapathcell4   1210   3180  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell5      0   3180  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell5   2740   5920  15774  RISE       1
\Timer_RPM:TimerUDB:status_tc\/main_1         macrocell4      3908   9828  24312  RISE       1
\Timer_RPM:TimerUDB:status_tc\/q              macrocell4      3350  13178  24312  RISE       1
\Timer_RPM:TimerUDB:rstSts:stsreg\/status_0   statusicell1    3677  16855  24312  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:rstSts:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:BitCounter\/count_4
Path End       : \SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 25150p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -2850
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13667
-------------------------------------   ----- 
End-of-path arrival time (ps)           13667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:BitCounter\/count_4   count7cell      1940   1940  25150  RISE       1
\SD_CARD:SPI0:BSPIM:load_rx_data\/main_0  macrocell5      4531   6471  25150  RISE       1
\SD_CARD:SPI0:BSPIM:load_rx_data\/q       macrocell5      3350   9821  25150  RISE       1
\SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/f1_load    datapathcell6   3846  13667  25150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_RPM:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_RPM:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 25674p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9933
-------------------------------------   ---- 
End-of-path arrival time (ps)           9933
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   4013   9933  25674  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_RPM:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_RPM:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 25800p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9806
-------------------------------------   ---- 
End-of-path arrival time (ps)           9806
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell3   3886   9806  25800  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell3       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_RPM:TimerUDB:sT32:timerdp:u2\/f0_load
Capture Clock  : \Timer_RPM:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 26556p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11980
-------------------------------------   ----- 
End-of-path arrival time (ps)           11980
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  21506  RISE       1
\Timer_RPM:TimerUDB:capt_fifo_load\/main_0               macrocell3      3141   4351  26556  RISE       1
\Timer_RPM:TimerUDB:capt_fifo_load\/q                    macrocell3      3350   7701  26556  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/f0_load             datapathcell4   4279  11980  26556  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell4       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_RPM:TimerUDB:sT32:timerdp:u3\/f0_load
Capture Clock  : \Timer_RPM:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 26557p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11979
-------------------------------------   ----- 
End-of-path arrival time (ps)           11979
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  21506  RISE       1
\Timer_RPM:TimerUDB:capt_fifo_load\/main_0               macrocell3      3141   4351  26556  RISE       1
\Timer_RPM:TimerUDB:capt_fifo_load\/q                    macrocell3      3350   7701  26556  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/f0_load             datapathcell5   4279  11979  26557  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell5       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_RPM:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer_RPM:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 26582p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9025
-------------------------------------   ---- 
End-of-path arrival time (ps)           9025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell4   3105   9025  26582  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell4       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_RPM:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \Timer_RPM:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 26584p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9023
-------------------------------------   ---- 
End-of-path arrival time (ps)           9023
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  15774  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell5   3103   9023  26584  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell5       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_RPM:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \Timer_RPM:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 27243p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10913
-------------------------------------   ----- 
End-of-path arrival time (ps)           10913
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  21506  RISE       1
\Timer_RPM:TimerUDB:capt_fifo_load\/main_0               macrocell3     3141   4351  26556  RISE       1
\Timer_RPM:TimerUDB:capt_fifo_load\/q                    macrocell3     3350   7701  26556  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_1\/main_2             macrocell14    3213  10913  27243  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_1\/clock_0               macrocell14         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_RPM:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Timer_RPM:TimerUDB:capt_int_temp\/clock_0
Path slack     : 27243p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10913
-------------------------------------   ----- 
End-of-path arrival time (ps)           10913
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  21506  RISE       1
\Timer_RPM:TimerUDB:capt_fifo_load\/main_0               macrocell3     3141   4351  26556  RISE       1
\Timer_RPM:TimerUDB:capt_fifo_load\/q                    macrocell3     3350   7701  26556  RISE       1
\Timer_RPM:TimerUDB:capt_int_temp\/main_2                macrocell16    3213  10913  27243  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:capt_int_temp\/clock_0                  macrocell16         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_RPM:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \Timer_RPM:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 27257p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10899
-------------------------------------   ----- 
End-of-path arrival time (ps)           10899
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  21506  RISE       1
\Timer_RPM:TimerUDB:capt_fifo_load\/main_0               macrocell3     3141   4351  26556  RISE       1
\Timer_RPM:TimerUDB:capt_fifo_load\/q                    macrocell3     3350   7701  26556  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_0\/main_2             macrocell15    3198  10899  27257  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_0\/clock_0               macrocell15         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_RPM:TimerUDB:sT32:timerdp:u1\/f0_load
Capture Clock  : \Timer_RPM:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 27614p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10923
-------------------------------------   ----- 
End-of-path arrival time (ps)           10923
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  21506  RISE       1
\Timer_RPM:TimerUDB:capt_fifo_load\/main_0               macrocell3      3141   4351  26556  RISE       1
\Timer_RPM:TimerUDB:capt_fifo_load\/q                    macrocell3      3350   7701  26556  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/f0_load             datapathcell3   3222  10923  27614  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell3       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_RPM:TimerUDB:sT32:timerdp:u0\/f0_load
Capture Clock  : \Timer_RPM:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 27615p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10922
-------------------------------------   ----- 
End-of-path arrival time (ps)           10922
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  21506  RISE       1
\Timer_RPM:TimerUDB:capt_fifo_load\/main_0               macrocell3      3141   4351  26556  RISE       1
\Timer_RPM:TimerUDB:capt_fifo_load\/q                    macrocell3      3350   7701  26556  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/f0_load             datapathcell2   3221  10922  27615  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SD_CARD:SPI0:BSPIM:RxStsReg\/status_6
Capture Clock  : \SD_CARD:SPI0:BSPIM:RxStsReg\/clock
Path slack     : 28119p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                    -500
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13048
-------------------------------------   ----- 
End-of-path arrival time (ps)           13048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/clock                       datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell6   3580   3580  28119  RISE       1
\SD_CARD:SPI0:BSPIM:rx_status_6\/main_5          macrocell9      3212   6792  28119  RISE       1
\SD_CARD:SPI0:BSPIM:rx_status_6\/q               macrocell9      3350  10142  28119  RISE       1
\SD_CARD:SPI0:BSPIM:RxStsReg\/status_6           statusicell3    2905  13048  28119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:RxStsReg\/clock                        statusicell3        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SD_CARD:SPI0:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \SD_CARD:SPI0:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 28139p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10018
-------------------------------------   ----- 
End-of-path arrival time (ps)           10018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/clock                       datapathcell6       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/so_comb        datapathcell6   5360   5360  23461  RISE       1
\SD_CARD:SPI0:BSPIM:mosi_from_dp_reg\/main_0  macrocell25     4658  10018  28139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:mosi_from_dp_reg\/clock_0              macrocell25         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SD_CARD:SPI0:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \SD_CARD:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 28150p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10007
-------------------------------------   ----- 
End-of-path arrival time (ps)           10007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/clock                       datapathcell6       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/so_comb   datapathcell6   5360   5360  23461  RISE       1
\SD_CARD:SPI0:BSPIM:mosi_hs_reg\/main_3  macrocell22     4647  10007  28150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:mosi_hs_reg\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:BitCounter\/count_4
Path End       : \SD_CARD:SPI0:BSPIM:TxStsReg\/status_3
Capture Clock  : \SD_CARD:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 28413p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                    -500
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12754
-------------------------------------   ----- 
End-of-path arrival time (ps)           12754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:BitCounter\/count_4   count7cell     1940   1940  25150  RISE       1
\SD_CARD:SPI0:BSPIM:load_rx_data\/main_0  macrocell5     4531   6471  25150  RISE       1
\SD_CARD:SPI0:BSPIM:load_rx_data\/q       macrocell5     3350   9821  25150  RISE       1
\SD_CARD:SPI0:BSPIM:TxStsReg\/status_3    statusicell2   2933  12754  28413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:TxStsReg\/clock                        statusicell2        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:state_2\/q
Path End       : \SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 29434p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -6010
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6222
-------------------------------------   ---- 
End-of-path arrival time (ps)           6222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_2\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:state_2\/q            macrocell18     1250   1250  25814  RISE       1
\SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell6   4972   6222  29434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:state_1\/q
Path End       : \SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 30218p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -6010
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_1\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:state_1\/q            macrocell19     1250   1250  26464  RISE       1
\SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell6   4189   5439  30218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:state_0\/q
Path End       : \SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 30233p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -6010
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5424
-------------------------------------   ---- 
End-of-path arrival time (ps)           5424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_0\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:state_0\/q            macrocell20     1250   1250  26194  RISE       1
\SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell6   4174   5424  30233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_RPM:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \Timer_RPM:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 30320p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5287
-------------------------------------   ---- 
End-of-path arrival time (ps)           5287
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  21506  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell5   4077   5287  30320  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell5       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_RPM:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer_RPM:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 30324p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5282
-------------------------------------   ---- 
End-of-path arrival time (ps)           5282
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  21506  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell4   4072   5282  30324  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell4       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SD_CARD:SPI0:BSPIM:state_2\/main_8
Capture Clock  : \SD_CARD:SPI0:BSPIM:state_2\/clock_0
Path slack     : 30489p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7668
-------------------------------------   ---- 
End-of-path arrival time (ps)           7668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/clock                       datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  30489  RISE       1
\SD_CARD:SPI0:BSPIM:state_2\/main_8              macrocell18     4088   7668  30489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SD_CARD:SPI0:BSPIM:state_0\/main_8
Capture Clock  : \SD_CARD:SPI0:BSPIM:state_0\/clock_0
Path slack     : 30489p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7668
-------------------------------------   ---- 
End-of-path arrival time (ps)           7668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/clock                       datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  30489  RISE       1
\SD_CARD:SPI0:BSPIM:state_0\/main_8              macrocell20     4088   7668  30489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_0\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SD_CARD:SPI0:BSPIM:state_1\/main_8
Capture Clock  : \SD_CARD:SPI0:BSPIM:state_1\/clock_0
Path slack     : 30954p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7202
-------------------------------------   ---- 
End-of-path arrival time (ps)           7202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/clock                       datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  30489  RISE       1
\SD_CARD:SPI0:BSPIM:state_1\/main_8              macrocell19     3622   7202  30954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_1\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:state_2\/q
Path End       : \SD_CARD:SPI0:BSPIM:TxStsReg\/status_0
Capture Clock  : \SD_CARD:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 31265p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                    -500
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9902
-------------------------------------   ---- 
End-of-path arrival time (ps)           9902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_2\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:state_2\/q           macrocell18    1250   1250  25814  RISE       1
\SD_CARD:SPI0:BSPIM:tx_status_0\/main_0  macrocell7     2971   4221  31265  RISE       1
\SD_CARD:SPI0:BSPIM:tx_status_0\/q       macrocell7     3350   7571  31265  RISE       1
\SD_CARD:SPI0:BSPIM:TxStsReg\/status_0   statusicell2   2330   9902  31265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:TxStsReg\/clock                        statusicell2        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_RPM:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_RPM:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 31272p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  21506  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell3   3125   4335  31272  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell3       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:state_2\/q
Path End       : \SD_CARD:SPI0:BSPIM:cnt_enable\/main_0
Capture Clock  : \SD_CARD:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 31374p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6782
-------------------------------------   ---- 
End-of-path arrival time (ps)           6782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_2\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:state_2\/q          macrocell18   1250   1250  25814  RISE       1
\SD_CARD:SPI0:BSPIM:cnt_enable\/main_0  macrocell27   5532   6782  31374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:cnt_enable\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_RPM:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_RPM:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 31406p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  21506  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell2   2991   4201  31406  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:BitCounter\/count_4
Path End       : \SD_CARD:SPI0:BSPIM:load_cond\/main_3
Capture Clock  : \SD_CARD:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31686p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6471
-------------------------------------   ---- 
End-of-path arrival time (ps)           6471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  25150  RISE       1
\SD_CARD:SPI0:BSPIM:load_cond\/main_3    macrocell24   4531   6471  31686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:load_cond\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:BitCounter\/count_3
Path End       : \SD_CARD:SPI0:BSPIM:load_cond\/main_4
Capture Clock  : \SD_CARD:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31700p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6457
-------------------------------------   ---- 
End-of-path arrival time (ps)           6457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  25164  RISE       1
\SD_CARD:SPI0:BSPIM:load_cond\/main_4    macrocell24   4517   6457  31700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:load_cond\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:BitCounter\/count_2
Path End       : \SD_CARD:SPI0:BSPIM:load_cond\/main_5
Capture Clock  : \SD_CARD:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31706p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6451
-------------------------------------   ---- 
End-of-path arrival time (ps)           6451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  25170  RISE       1
\SD_CARD:SPI0:BSPIM:load_cond\/main_5    macrocell24   4511   6451  31706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:load_cond\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:BitCounter\/count_1
Path End       : \SD_CARD:SPI0:BSPIM:state_1\/main_6
Capture Clock  : \SD_CARD:SPI0:BSPIM:state_1\/clock_0
Path slack     : 31772p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6385
-------------------------------------   ---- 
End-of-path arrival time (ps)           6385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  25288  RISE       1
\SD_CARD:SPI0:BSPIM:state_1\/main_6      macrocell19   4445   6385  31772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_1\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:state_0\/q
Path End       : \SD_CARD:SPI0:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \SD_CARD:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 31791p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6366
-------------------------------------   ---- 
End-of-path arrival time (ps)           6366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_0\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:state_0\/q           macrocell20   1250   1250  26194  RISE       1
\SD_CARD:SPI0:BSPIM:mosi_hs_reg\/main_2  macrocell22   5116   6366  31791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:mosi_hs_reg\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:BitCounter\/count_1
Path End       : \SD_CARD:SPI0:BSPIM:load_cond\/main_6
Capture Clock  : \SD_CARD:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31824p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6333
-------------------------------------   ---- 
End-of-path arrival time (ps)           6333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  25288  RISE       1
\SD_CARD:SPI0:BSPIM:load_cond\/main_6    macrocell24   4393   6333  31824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:load_cond\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:BitCounter\/count_0
Path End       : \SD_CARD:SPI0:BSPIM:load_cond\/main_7
Capture Clock  : \SD_CARD:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31873p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6284
-------------------------------------   ---- 
End-of-path arrival time (ps)           6284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  25337  RISE       1
\SD_CARD:SPI0:BSPIM:load_cond\/main_7    macrocell24   4344   6284  31873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:load_cond\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:state_0\/q
Path End       : \SD_CARD:SPI0:BSPIM:load_cond\/main_2
Capture Clock  : \SD_CARD:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32187p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5969
-------------------------------------   ---- 
End-of-path arrival time (ps)           5969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_0\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:state_0\/q         macrocell20   1250   1250  26194  RISE       1
\SD_CARD:SPI0:BSPIM:load_cond\/main_2  macrocell24   4719   5969  32187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:load_cond\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:state_0\/q
Path End       : \SD_CARD:Net_1\/main_2
Capture Clock  : \SD_CARD:Net_1\/clock_0
Path slack     : 32202p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5955
-------------------------------------   ---- 
End-of-path arrival time (ps)           5955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_0\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:state_0\/q  macrocell20   1250   1250  26194  RISE       1
\SD_CARD:Net_1\/main_2          macrocell21   4705   5955  32202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:Net_1\/clock_0                                    macrocell21         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:BitCounter\/count_1
Path End       : \SD_CARD:SPI0:BSPIM:state_2\/main_6
Capture Clock  : \SD_CARD:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32340p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5817
-------------------------------------   ---- 
End-of-path arrival time (ps)           5817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  25288  RISE       1
\SD_CARD:SPI0:BSPIM:state_2\/main_6      macrocell18   3877   5817  32340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:BitCounter\/count_1
Path End       : \SD_CARD:SPI0:BSPIM:state_0\/main_6
Capture Clock  : \SD_CARD:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32340p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5817
-------------------------------------   ---- 
End-of-path arrival time (ps)           5817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  25288  RISE       1
\SD_CARD:SPI0:BSPIM:state_0\/main_6      macrocell20   3877   5817  32340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_0\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:BitCounter\/count_1
Path End       : \SD_CARD:SPI0:BSPIM:ld_ident\/main_6
Capture Clock  : \SD_CARD:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32340p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5817
-------------------------------------   ---- 
End-of-path arrival time (ps)           5817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  25288  RISE       1
\SD_CARD:SPI0:BSPIM:ld_ident\/main_6     macrocell26   3877   5817  32340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:ld_ident\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:state_2\/q
Path End       : \SD_CARD:SPI0:BSPIM:load_cond\/main_0
Capture Clock  : \SD_CARD:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32524p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5633
-------------------------------------   ---- 
End-of-path arrival time (ps)           5633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_2\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:state_2\/q         macrocell18   1250   1250  25814  RISE       1
\SD_CARD:SPI0:BSPIM:load_cond\/main_0  macrocell24   4383   5633  32524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:load_cond\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:state_2\/q
Path End       : \SD_CARD:Net_1\/main_0
Capture Clock  : \SD_CARD:Net_1\/clock_0
Path slack     : 32539p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5617
-------------------------------------   ---- 
End-of-path arrival time (ps)           5617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_2\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:state_2\/q  macrocell18   1250   1250  25814  RISE       1
\SD_CARD:Net_1\/main_0          macrocell21   4367   5617  32539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:Net_1\/clock_0                                    macrocell21         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:BitCounter\/count_4
Path End       : \SD_CARD:SPI0:BSPIM:state_2\/main_3
Capture Clock  : \SD_CARD:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32612p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5545
-------------------------------------   ---- 
End-of-path arrival time (ps)           5545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  25150  RISE       1
\SD_CARD:SPI0:BSPIM:state_2\/main_3      macrocell18   3605   5545  32612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:BitCounter\/count_4
Path End       : \SD_CARD:SPI0:BSPIM:state_0\/main_3
Capture Clock  : \SD_CARD:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32612p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5545
-------------------------------------   ---- 
End-of-path arrival time (ps)           5545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  25150  RISE       1
\SD_CARD:SPI0:BSPIM:state_0\/main_3      macrocell20   3605   5545  32612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_0\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:BitCounter\/count_4
Path End       : \SD_CARD:SPI0:BSPIM:ld_ident\/main_3
Capture Clock  : \SD_CARD:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32612p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5545
-------------------------------------   ---- 
End-of-path arrival time (ps)           5545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  25150  RISE       1
\SD_CARD:SPI0:BSPIM:ld_ident\/main_3     macrocell26   3605   5545  32612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:ld_ident\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:BitCounter\/count_4
Path End       : \SD_CARD:SPI0:BSPIM:state_1\/main_3
Capture Clock  : \SD_CARD:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32621p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5536
-------------------------------------   ---- 
End-of-path arrival time (ps)           5536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  25150  RISE       1
\SD_CARD:SPI0:BSPIM:state_1\/main_3      macrocell19   3596   5536  32621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_1\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:BitCounter\/count_3
Path End       : \SD_CARD:SPI0:BSPIM:state_2\/main_4
Capture Clock  : \SD_CARD:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32625p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5532
-------------------------------------   ---- 
End-of-path arrival time (ps)           5532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  25164  RISE       1
\SD_CARD:SPI0:BSPIM:state_2\/main_4      macrocell18   3592   5532  32625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:BitCounter\/count_3
Path End       : \SD_CARD:SPI0:BSPIM:state_0\/main_4
Capture Clock  : \SD_CARD:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32625p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5532
-------------------------------------   ---- 
End-of-path arrival time (ps)           5532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  25164  RISE       1
\SD_CARD:SPI0:BSPIM:state_0\/main_4      macrocell20   3592   5532  32625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_0\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:BitCounter\/count_3
Path End       : \SD_CARD:SPI0:BSPIM:ld_ident\/main_4
Capture Clock  : \SD_CARD:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32625p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5532
-------------------------------------   ---- 
End-of-path arrival time (ps)           5532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  25164  RISE       1
\SD_CARD:SPI0:BSPIM:ld_ident\/main_4     macrocell26   3592   5532  32625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:ld_ident\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:BitCounter\/count_2
Path End       : \SD_CARD:SPI0:BSPIM:state_2\/main_5
Capture Clock  : \SD_CARD:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32631p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5526
-------------------------------------   ---- 
End-of-path arrival time (ps)           5526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  25170  RISE       1
\SD_CARD:SPI0:BSPIM:state_2\/main_5      macrocell18   3586   5526  32631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:BitCounter\/count_2
Path End       : \SD_CARD:SPI0:BSPIM:state_0\/main_5
Capture Clock  : \SD_CARD:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32631p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5526
-------------------------------------   ---- 
End-of-path arrival time (ps)           5526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  25170  RISE       1
\SD_CARD:SPI0:BSPIM:state_0\/main_5      macrocell20   3586   5526  32631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_0\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:BitCounter\/count_2
Path End       : \SD_CARD:SPI0:BSPIM:ld_ident\/main_5
Capture Clock  : \SD_CARD:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32631p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5526
-------------------------------------   ---- 
End-of-path arrival time (ps)           5526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  25170  RISE       1
\SD_CARD:SPI0:BSPIM:ld_ident\/main_5     macrocell26   3586   5526  32631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:ld_ident\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:BitCounter\/count_2
Path End       : \SD_CARD:SPI0:BSPIM:state_1\/main_5
Capture Clock  : \SD_CARD:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32640p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5517
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  25170  RISE       1
\SD_CARD:SPI0:BSPIM:state_1\/main_5      macrocell19   3577   5517  32640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_1\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:BitCounter\/count_3
Path End       : \SD_CARD:SPI0:BSPIM:state_1\/main_4
Capture Clock  : \SD_CARD:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32641p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5515
-------------------------------------   ---- 
End-of-path arrival time (ps)           5515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  25164  RISE       1
\SD_CARD:SPI0:BSPIM:state_1\/main_4      macrocell19   3575   5515  32641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_1\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:state_1\/q
Path End       : \SD_CARD:SPI0:BSPIM:load_cond\/main_1
Capture Clock  : \SD_CARD:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32694p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_1\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:state_1\/q         macrocell19   1250   1250  26464  RISE       1
\SD_CARD:SPI0:BSPIM:load_cond\/main_1  macrocell24   4212   5462  32694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:load_cond\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:state_1\/q
Path End       : \SD_CARD:SPI0:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \SD_CARD:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 32713p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5444
-------------------------------------   ---- 
End-of-path arrival time (ps)           5444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_1\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:state_1\/q           macrocell19   1250   1250  26464  RISE       1
\SD_CARD:SPI0:BSPIM:mosi_hs_reg\/main_1  macrocell22   4194   5444  32713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:mosi_hs_reg\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:state_1\/q
Path End       : \SD_CARD:SPI0:BSPIM:cnt_enable\/main_1
Capture Clock  : \SD_CARD:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 32748p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5409
-------------------------------------   ---- 
End-of-path arrival time (ps)           5409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_1\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:state_1\/q          macrocell19   1250   1250  26464  RISE       1
\SD_CARD:SPI0:BSPIM:cnt_enable\/main_1  macrocell27   4159   5409  32748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:cnt_enable\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:state_0\/q
Path End       : \SD_CARD:SPI0:BSPIM:cnt_enable\/main_2
Capture Clock  : \SD_CARD:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 32767p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5390
-------------------------------------   ---- 
End-of-path arrival time (ps)           5390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_0\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:state_0\/q          macrocell20   1250   1250  26194  RISE       1
\SD_CARD:SPI0:BSPIM:cnt_enable\/main_2  macrocell27   4140   5390  32767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:cnt_enable\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:BitCounter\/count_0
Path End       : \SD_CARD:SPI0:BSPIM:state_2\/main_7
Capture Clock  : \SD_CARD:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32800p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5356
-------------------------------------   ---- 
End-of-path arrival time (ps)           5356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  25337  RISE       1
\SD_CARD:SPI0:BSPIM:state_2\/main_7      macrocell18   3416   5356  32800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:BitCounter\/count_0
Path End       : \SD_CARD:SPI0:BSPIM:state_0\/main_7
Capture Clock  : \SD_CARD:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32800p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5356
-------------------------------------   ---- 
End-of-path arrival time (ps)           5356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  25337  RISE       1
\SD_CARD:SPI0:BSPIM:state_0\/main_7      macrocell20   3416   5356  32800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_0\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:BitCounter\/count_0
Path End       : \SD_CARD:SPI0:BSPIM:ld_ident\/main_7
Capture Clock  : \SD_CARD:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32800p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5356
-------------------------------------   ---- 
End-of-path arrival time (ps)           5356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  25337  RISE       1
\SD_CARD:SPI0:BSPIM:ld_ident\/main_7     macrocell26   3416   5356  32800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:ld_ident\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:BitCounter\/count_0
Path End       : \SD_CARD:SPI0:BSPIM:state_1\/main_7
Capture Clock  : \SD_CARD:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32814p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5343
-------------------------------------   ---- 
End-of-path arrival time (ps)           5343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  25337  RISE       1
\SD_CARD:SPI0:BSPIM:state_1\/main_7      macrocell19   3403   5343  32814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_1\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:state_1\/q
Path End       : \SD_CARD:Net_1\/main_1
Capture Clock  : \SD_CARD:Net_1\/clock_0
Path slack     : 32925p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5231
-------------------------------------   ---- 
End-of-path arrival time (ps)           5231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_1\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:state_1\/q  macrocell19   1250   1250  26464  RISE       1
\SD_CARD:Net_1\/main_1          macrocell21   3981   5231  32925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:Net_1\/clock_0                                    macrocell21         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:state_2\/q
Path End       : \SD_CARD:SPI0:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \SD_CARD:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 33022p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5135
-------------------------------------   ---- 
End-of-path arrival time (ps)           5135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_2\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:state_2\/q           macrocell18   1250   1250  25814  RISE       1
\SD_CARD:SPI0:BSPIM:mosi_hs_reg\/main_0  macrocell22   3885   5135  33022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:mosi_hs_reg\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:Net_22\/q
Path End       : \SD_CARD:Net_22\/main_3
Capture Clock  : \SD_CARD:Net_22\/clock_0
Path slack     : 33150p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:Net_22\/clock_0                                   macrocell28         0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:Net_22\/q       macrocell28   1250   1250  33150  RISE       1
\SD_CARD:Net_22\/main_3  macrocell28   3757   5007  33150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:Net_22\/clock_0                                   macrocell28         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:cnt_enable\/q
Path End       : \SD_CARD:SPI0:BSPIM:BitCounter\/enable
Capture Clock  : \SD_CARD:SPI0:BSPIM:BitCounter\/clock
Path slack     : 33755p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -4060
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 37607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:cnt_enable\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:cnt_enable\/q       macrocell27   1250   1250  33755  RISE       1
\SD_CARD:SPI0:BSPIM:BitCounter\/enable  count7cell    2601   3851  33755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:state_2\/q
Path End       : \SD_CARD:Net_22\/main_0
Capture Clock  : \SD_CARD:Net_22\/clock_0
Path slack     : 33799p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4358
-------------------------------------   ---- 
End-of-path arrival time (ps)           4358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_2\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:state_2\/q  macrocell18   1250   1250  25814  RISE       1
\SD_CARD:Net_22\/main_0         macrocell28   3108   4358  33799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:Net_22\/clock_0                                   macrocell28         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:state_2\/q
Path End       : \SD_CARD:SPI0:BSPIM:state_2\/main_0
Capture Clock  : \SD_CARD:SPI0:BSPIM:state_2\/clock_0
Path slack     : 33806p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_2\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:state_2\/q       macrocell18   1250   1250  25814  RISE       1
\SD_CARD:SPI0:BSPIM:state_2\/main_0  macrocell18   3101   4351  33806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:state_2\/q
Path End       : \SD_CARD:SPI0:BSPIM:state_0\/main_0
Capture Clock  : \SD_CARD:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33806p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_2\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:state_2\/q       macrocell18   1250   1250  25814  RISE       1
\SD_CARD:SPI0:BSPIM:state_0\/main_0  macrocell20   3101   4351  33806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_0\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:state_2\/q
Path End       : \SD_CARD:SPI0:BSPIM:ld_ident\/main_0
Capture Clock  : \SD_CARD:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 33806p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_2\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:state_2\/q        macrocell18   1250   1250  25814  RISE       1
\SD_CARD:SPI0:BSPIM:ld_ident\/main_0  macrocell26   3101   4351  33806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:ld_ident\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:state_1\/q
Path End       : \SD_CARD:Net_22\/main_1
Capture Clock  : \SD_CARD:Net_22\/clock_0
Path slack     : 33837p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4319
-------------------------------------   ---- 
End-of-path arrival time (ps)           4319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_1\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:state_1\/q  macrocell19   1250   1250  26464  RISE       1
\SD_CARD:Net_22\/main_1         macrocell28   3069   4319  33837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:Net_22\/clock_0                                   macrocell28         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:state_1\/q
Path End       : \SD_CARD:SPI0:BSPIM:state_2\/main_1
Capture Clock  : \SD_CARD:SPI0:BSPIM:state_2\/clock_0
Path slack     : 33841p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_1\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:state_1\/q       macrocell19   1250   1250  26464  RISE       1
\SD_CARD:SPI0:BSPIM:state_2\/main_1  macrocell18   3065   4315  33841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:state_1\/q
Path End       : \SD_CARD:SPI0:BSPIM:state_0\/main_1
Capture Clock  : \SD_CARD:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33841p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_1\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:state_1\/q       macrocell19   1250   1250  26464  RISE       1
\SD_CARD:SPI0:BSPIM:state_0\/main_1  macrocell20   3065   4315  33841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_0\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:state_1\/q
Path End       : \SD_CARD:SPI0:BSPIM:ld_ident\/main_1
Capture Clock  : \SD_CARD:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 33841p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_1\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:state_1\/q        macrocell19   1250   1250  26464  RISE       1
\SD_CARD:SPI0:BSPIM:ld_ident\/main_1  macrocell26   3065   4315  33841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:ld_ident\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:state_2\/q
Path End       : \SD_CARD:SPI0:BSPIM:state_1\/main_0
Capture Clock  : \SD_CARD:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33935p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4221
-------------------------------------   ---- 
End-of-path arrival time (ps)           4221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_2\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:state_2\/q       macrocell18   1250   1250  25814  RISE       1
\SD_CARD:SPI0:BSPIM:state_1\/main_0  macrocell19   2971   4221  33935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_1\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:state_1\/q
Path End       : \SD_CARD:SPI0:BSPIM:state_1\/main_1
Capture Clock  : \SD_CARD:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33970p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_1\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:state_1\/q       macrocell19   1250   1250  26464  RISE       1
\SD_CARD:SPI0:BSPIM:state_1\/main_1  macrocell19   2937   4187  33970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_1\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:state_0\/q
Path End       : \SD_CARD:SPI0:BSPIM:state_1\/main_2
Capture Clock  : \SD_CARD:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33984p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_0\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:state_0\/q       macrocell20   1250   1250  26194  RISE       1
\SD_CARD:SPI0:BSPIM:state_1\/main_2  macrocell19   2922   4172  33984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_1\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:state_0\/q
Path End       : \SD_CARD:SPI0:BSPIM:state_2\/main_2
Capture Clock  : \SD_CARD:SPI0:BSPIM:state_2\/clock_0
Path slack     : 33987p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_0\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:state_0\/q       macrocell20   1250   1250  26194  RISE       1
\SD_CARD:SPI0:BSPIM:state_2\/main_2  macrocell18   2919   4169  33987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:state_0\/q
Path End       : \SD_CARD:SPI0:BSPIM:state_0\/main_2
Capture Clock  : \SD_CARD:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33987p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_0\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:state_0\/q       macrocell20   1250   1250  26194  RISE       1
\SD_CARD:SPI0:BSPIM:state_0\/main_2  macrocell20   2919   4169  33987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_0\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:state_0\/q
Path End       : \SD_CARD:SPI0:BSPIM:ld_ident\/main_2
Capture Clock  : \SD_CARD:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 33987p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_0\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:state_0\/q        macrocell20   1250   1250  26194  RISE       1
\SD_CARD:SPI0:BSPIM:ld_ident\/main_2  macrocell26   2919   4169  33987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:ld_ident\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:state_0\/q
Path End       : \SD_CARD:Net_22\/main_2
Capture Clock  : \SD_CARD:Net_22\/clock_0
Path slack     : 33988p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_0\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:state_0\/q  macrocell20   1250   1250  26194  RISE       1
\SD_CARD:Net_22\/main_2         macrocell28   2919   4169  33988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:Net_22\/clock_0                                   macrocell28         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:ld_ident\/q
Path End       : \SD_CARD:SPI0:BSPIM:state_1\/main_9
Capture Clock  : \SD_CARD:SPI0:BSPIM:state_1\/clock_0
Path slack     : 34098p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4058
-------------------------------------   ---- 
End-of-path arrival time (ps)           4058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:ld_ident\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:ld_ident\/q      macrocell26   1250   1250  26814  RISE       1
\SD_CARD:SPI0:BSPIM:state_1\/main_9  macrocell19   2808   4058  34098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_1\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:ld_ident\/q
Path End       : \SD_CARD:SPI0:BSPIM:state_2\/main_9
Capture Clock  : \SD_CARD:SPI0:BSPIM:state_2\/clock_0
Path slack     : 34109p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:ld_ident\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:ld_ident\/q      macrocell26   1250   1250  26814  RISE       1
\SD_CARD:SPI0:BSPIM:state_2\/main_9  macrocell18   2798   4048  34109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:ld_ident\/q
Path End       : \SD_CARD:SPI0:BSPIM:state_0\/main_9
Capture Clock  : \SD_CARD:SPI0:BSPIM:state_0\/clock_0
Path slack     : 34109p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:ld_ident\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:ld_ident\/q      macrocell26   1250   1250  26814  RISE       1
\SD_CARD:SPI0:BSPIM:state_0\/main_9  macrocell20   2798   4048  34109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:state_0\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:ld_ident\/q
Path End       : \SD_CARD:SPI0:BSPIM:ld_ident\/main_8
Capture Clock  : \SD_CARD:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 34109p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:ld_ident\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:ld_ident\/q       macrocell26   1250   1250  26814  RISE       1
\SD_CARD:SPI0:BSPIM:ld_ident\/main_8  macrocell26   2798   4048  34109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:ld_ident\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_RPM:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \Timer_RPM:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34122p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   1210   1210  34122  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_0\/main_1             macrocell15    2824   4034  34122  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_0\/clock_0               macrocell15         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_RPM:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \Timer_RPM:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34146p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4010
-------------------------------------   ---- 
End-of-path arrival time (ps)           4010
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   1210   1210  34122  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_1\/main_1             macrocell14    2800   4010  34146  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_1\/clock_0               macrocell14         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_RPM:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \Timer_RPM:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34146p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4010
-------------------------------------   ---- 
End-of-path arrival time (ps)           4010
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   1210   1210  34122  RISE       1
\Timer_RPM:TimerUDB:capt_int_temp\/main_1                macrocell16    2800   4010  34146  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:capt_int_temp\/clock_0                  macrocell16         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_RPM:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \Timer_RPM:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34156p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4001
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   1210   1210  34156  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_0\/main_0             macrocell15    2791   4001  34156  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_0\/clock_0               macrocell15         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_RPM:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \Timer_RPM:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34157p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3999
-------------------------------------   ---- 
End-of-path arrival time (ps)           3999
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   1210   1210  34156  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_1\/main_0             macrocell14    2789   3999  34157  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_1\/clock_0               macrocell14         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_RPM:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \Timer_RPM:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34157p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3999
-------------------------------------   ---- 
End-of-path arrival time (ps)           3999
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   1210   1210  34156  RISE       1
\Timer_RPM:TimerUDB:capt_int_temp\/main_0                macrocell16    2789   3999  34157  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:capt_int_temp\/clock_0                  macrocell16         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_RPM:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \Timer_RPM:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34308p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_1\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:int_capt_count_1\/q       macrocell14   1250   1250  34308  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_1\/main_3  macrocell14   2599   3849  34308  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_1\/clock_0               macrocell14         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_RPM:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Timer_RPM:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34308p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_1\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:int_capt_count_1\/q    macrocell14   1250   1250  34308  RISE       1
\Timer_RPM:TimerUDB:capt_int_temp\/main_3  macrocell16   2599   3849  34308  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:capt_int_temp\/clock_0                  macrocell16         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_RPM:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \Timer_RPM:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34310p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_1\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:int_capt_count_1\/q       macrocell14   1250   1250  34308  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_0\/main_3  macrocell15   2597   3847  34310  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_0\/clock_0               macrocell15         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:mosi_hs_reg\/q
Path End       : \SD_CARD:SPI0:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \SD_CARD:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34324p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:mosi_hs_reg\/clock_0                   macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:mosi_hs_reg\/q       macrocell22   1250   1250  34324  RISE       1
\SD_CARD:SPI0:BSPIM:mosi_hs_reg\/main_4  macrocell22   2583   3833  34324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:mosi_hs_reg\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:cnt_enable\/q
Path End       : \SD_CARD:SPI0:BSPIM:cnt_enable\/main_3
Capture Clock  : \SD_CARD:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 34326p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:cnt_enable\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:cnt_enable\/q       macrocell27   1250   1250  33755  RISE       1
\SD_CARD:SPI0:BSPIM:cnt_enable\/main_3  macrocell27   2581   3831  34326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:cnt_enable\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:Net_1\/q
Path End       : \SD_CARD:Net_1\/main_3
Capture Clock  : \SD_CARD:Net_1\/clock_0
Path slack     : 34330p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:Net_1\/clock_0                                    macrocell21         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:Net_1\/q       macrocell21   1250   1250  34330  RISE       1
\SD_CARD:Net_1\/main_3  macrocell21   2576   3826  34330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:Net_1\/clock_0                                    macrocell21         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:load_cond\/q
Path End       : \SD_CARD:SPI0:BSPIM:load_cond\/main_8
Capture Clock  : \SD_CARD:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 34592p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:load_cond\/clock_0                     macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:load_cond\/q       macrocell24   1250   1250  34592  RISE       1
\SD_CARD:SPI0:BSPIM:load_cond\/main_8  macrocell24   2314   3564  34592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:load_cond\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD_CARD:SPI0:BSPIM:mosi_from_dp_reg\/q
Path End       : \SD_CARD:SPI0:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \SD_CARD:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34608p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SD_CARD_Clock_1:R#1 vs. SD_CARD_Clock_1:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:mosi_from_dp_reg\/clock_0              macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SD_CARD:SPI0:BSPIM:mosi_from_dp_reg\/q  macrocell25   1250   1250  34608  RISE       1
\SD_CARD:SPI0:BSPIM:mosi_hs_reg\/main_5  macrocell22   2299   3549  34608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SD_CARD:SPI0:BSPIM:mosi_hs_reg\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_RPM:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \Timer_RPM:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34609p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_0\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:int_capt_count_0\/q       macrocell15   1250   1250  34609  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_1\/main_4  macrocell14   2297   3547  34609  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_1\/clock_0               macrocell14         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_RPM:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Timer_RPM:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34609p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_0\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:int_capt_count_0\/q    macrocell15   1250   1250  34609  RISE       1
\Timer_RPM:TimerUDB:capt_int_temp\/main_4  macrocell16   2297   3547  34609  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:capt_int_temp\/clock_0                  macrocell16         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_RPM:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \Timer_RPM:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34619p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_0\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:int_capt_count_0\/q       macrocell15   1250   1250  34609  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_0\/main_4  macrocell15   2288   3538  34619  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:int_capt_count_0\/clock_0               macrocell15         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_RPM:TimerUDB:capt_int_temp\/q
Path End       : \Timer_RPM:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Timer_RPM:TimerUDB:rstSts:stsreg\/clock
Path slack     : 37596p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:capt_int_temp\/clock_0                  macrocell16         0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_RPM:TimerUDB:capt_int_temp\/q         macrocell16    1250   1250  37596  RISE       1
\Timer_RPM:TimerUDB:rstSts:stsreg\/status_1  statusicell1   2321   3571  37596  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_RPM:TimerUDB:rstSts:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_motor:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_motor:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_motor:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72699p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_motor:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_motor:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  72699  RISE       1
\PWM_motor:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2285   4575  72699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_motor:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_motor:PWMUDB:runmode_enable\/q
Path End       : \PWM_motor:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_motor:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72828p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_motor:PWMUDB:runmode_enable\/clock_0                  macrocell11         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_motor:PWMUDB:runmode_enable\/q        macrocell11     1250   1250  72828  RISE       1
\PWM_motor:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   3195   4445  72828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_motor:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_srff_1/q
Path End       : cy_srff_1/main_1
Capture Clock  : cy_srff_1/clock_0
Path slack     : 73930p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5893
-------------------------------------   ---- 
End-of-path arrival time (ps)           5893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                          macrocell17         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cy_srff_1/q       macrocell17   1250   1250  73930  RISE       1
cy_srff_1/main_1  macrocell17   4643   5893  73930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                          macrocell17         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_motor:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_289/main_1
Capture Clock  : Net_289/clock_0
Path slack     : 74418p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           5406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_motor:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_motor:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  74418  RISE       1
Net_289/main_1                            macrocell12     2896   5406  74418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_289/clock_0                                            macrocell12         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : cy_srff_1/main_2
Capture Clock  : cy_srff_1/clock_0
Path slack     : 75887p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3937
-------------------------------------   ---- 
End-of-path arrival time (ps)           3937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out  synccell      1020   1020  75887  RISE       1
cy_srff_1/main_2              macrocell17   2917   3937  75887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                          macrocell17         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_motor:PWMUDB:runmode_enable\/q
Path End       : Net_289/main_0
Capture Clock  : Net_289/clock_0
Path slack     : 76283p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_motor:PWMUDB:runmode_enable\/clock_0                  macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_motor:PWMUDB:runmode_enable\/q  macrocell11   1250   1250  72828  RISE       1
Net_289/main_0                       macrocell12   2290   3540  76283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_289/clock_0                                            macrocell12         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_motor:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_motor:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_motor:PWMUDB:runmode_enable\/clock_0
Path slack     : 76301p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3522
-------------------------------------   ---- 
End-of-path arrival time (ps)           3522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_motor:PWMUDB:genblk1:ctrlreg\/clock                   controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_motor:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  76301  RISE       1
\PWM_motor:PWMUDB:runmode_enable\/main_0      macrocell11    2312   3522  76301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_motor:PWMUDB:runmode_enable\/clock_0                  macrocell11         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

