INFO-FLOW: Workspace /nethome/mjung76/resnet_rpn_fpn/proj/solution1 opened at Sat Nov 04 18:24:58 EDT 2023
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 0.11 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command     create_platform done; 6.62 sec.
Execute     source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.15 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 6.81 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.483 GB.
Execute       set_directive_top resnet_top_1 -name=resnet_top_1 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file './resnet_top1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./resnet_top1.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./resnet_top1.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top1.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top1.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top1.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.72 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top1.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.29 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top1.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top1.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 2.34 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top1.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top1.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top1.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top1.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './resnet_conv_7x7.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./resnet_conv_7x7.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./resnet_conv_7x7.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.73 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.75 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.51 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './resnet_conv_3x3.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./resnet_conv_3x3.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./resnet_conv_3x3.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.68 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.74 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.47 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './resnet_conv_1x1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./resnet_conv_1x1.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./resnet_conv_1x1.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.75 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.73 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.47 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './resnet_batchnorm.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./resnet_batchnorm.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./resnet_batchnorm.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.74 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.74 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.63 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 25.07 seconds. CPU system time: 5.92 seconds. Elapsed time: 31.54 seconds; current allocated memory: 1.486 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top1.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.g.bc"  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top1.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.g.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.11 sec.
Execute       run_link_or_opt -opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.12 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 2.21 sec.
Execute       run_link_or_opt -opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=resnet_top_1 -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=resnet_top_1 -reflow-float-conversion -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 1.03 sec.
Execute       run_link_or_opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.11 sec.
Execute       run_link_or_opt -opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=resnet_top_1 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=resnet_top_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.12 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=resnet_top_1 -mllvm -hls-db-dir -mllvm /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
Execute       send_msg_by_id INFO @200-1995@%s%s%s 5,567 Compile/Link /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,567 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,954 Unroll/Inline /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,954 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,273 Performance/Pipeline /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,273 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,188 Optimizations /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,188 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'void resnet_load_input_fm_tile<64, 184, 320, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>(float (*) [64], float (*) [256], bool)' (./resnet_util1.h:211:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_weights_1x1<256, 64>(float*, float (*) [64], int, int, int)' into 'void resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>(float (*) [64], float (*) [256], bool)' (./resnet_util1.h:211:0)
INFO: [HLS 214-178] Inlining function 'resnet_conv_1x1(float (*) [46][40], float (*) [51][45], float*, int, int)' into 'void resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>(float (*) [64], float (*) [256], bool)' (./resnet_util1.h:211:0)
INFO: [HLS 214-178] Inlining function 'resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>(float (*) [64], float (*) [256], bool)' (./resnet_util1.h:211:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_batchnorm_params<256>(float (*) [64], float (*) [256], int)' into 'void resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>(float (*) [64], float (*) [256], bool)' (./resnet_util1.h:211:0)
INFO: [HLS 214-178] Inlining function 'resnet_batchnorm(float (*) [46][40], float (*) [64], bool)' into 'void resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>(float (*) [64], float (*) [256], bool)' (./resnet_util1.h:211:0)
INFO: [HLS 214-178] Inlining function 'void resnet_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>(float (*) [64], float (*) [256], bool)' (./resnet_util1.h:211:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_input_fm_tile<64, 184, 320, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>(float (*) [64], float (*) [64], bool)' (./resnet_util1.h:211:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_weights_1x1<64, 64>(float*, float (*) [64], int, int, int)' into 'void resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>(float (*) [64], float (*) [64], bool)' (./resnet_util1.h:211:0)
INFO: [HLS 214-178] Inlining function 'resnet_conv_1x1(float (*) [46][40], float (*) [51][45], float*, int, int)' into 'void resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>(float (*) [64], float (*) [64], bool)' (./resnet_util1.h:211:0)
INFO: [HLS 214-178] Inlining function 'resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>(float (*) [64], float (*) [64], bool)' (./resnet_util1.h:211:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_batchnorm_params<64>(float (*) [64], float (*) [64], int)' into 'void resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>(float (*) [64], float (*) [64], bool)' (./resnet_util1.h:211:0)
INFO: [HLS 214-178] Inlining function 'resnet_batchnorm(float (*) [46][40], float (*) [64], bool)' into 'void resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>(float (*) [64], float (*) [64], bool)' (./resnet_util1.h:211:0)
INFO: [HLS 214-178] Inlining function 'void resnet_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>(float (*) [64], float (*) [64], bool)' (./resnet_util1.h:211:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_input_fm_tile<64, 184, 320, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>(float (*) [64][3][3], float (*) [64])' (./resnet_util1.h:271:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_weights_3x3<64, 64>(float (*) [3][3], float (*) [64][3][3], int, int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>(float (*) [64][3][3], float (*) [64])' (./resnet_util1.h:271:0)
INFO: [HLS 214-178] Inlining function 'resnet_conv_3x3(float (*) [46][40], float (*) [51][45], float (*) [3][3], int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>(float (*) [64][3][3], float (*) [64])' (./resnet_util1.h:271:0)
INFO: [HLS 214-178] Inlining function 'resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>(float (*) [64][3][3], float (*) [64])' (./resnet_util1.h:271:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_batchnorm_params<64>(float (*) [64], float (*) [64], int)' into 'void resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>(float (*) [64][3][3], float (*) [64])' (./resnet_util1.h:271:0)
INFO: [HLS 214-178] Inlining function 'resnet_batchnorm(float (*) [46][40], float (*) [64], bool)' into 'void resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>(float (*) [64][3][3], float (*) [64])' (./resnet_util1.h:271:0)
INFO: [HLS 214-178] Inlining function 'void resnet_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>(float (*) [64][3][3], float (*) [64])' (./resnet_util1.h:271:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_input_fm_tile<64, 184, 320, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>(float (*) [64], float (*) [256])' (./resnet_util1.h:331:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_weights_1x1<256, 64>(float*, float (*) [64], int, int, int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>(float (*) [64], float (*) [256])' (./resnet_util1.h:331:0)
INFO: [HLS 214-178] Inlining function 'resnet_conv_1x1(float (*) [46][40], float (*) [51][45], float*, int, int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>(float (*) [64], float (*) [256])' (./resnet_util1.h:331:0)
INFO: [HLS 214-178] Inlining function 'resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>(float (*) [64], float (*) [256])' (./resnet_util1.h:331:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_batchnorm_params<256>(float (*) [64], float (*) [256], int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>(float (*) [64], float (*) [256])' (./resnet_util1.h:331:0)
INFO: [HLS 214-178] Inlining function 'resnet_batchnorm(float (*) [46][40], float (*) [64], bool)' into 'void resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>(float (*) [64], float (*) [256])' (./resnet_util1.h:331:0)
INFO: [HLS 214-178] Inlining function 'resnet_load_residual_fm_tile(float (*) [46][40], float (*) [184][320], int, int, int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>(float (*) [64], float (*) [256])' (./resnet_util1.h:331:0)
INFO: [HLS 214-178] Inlining function 'resnet_add_residual_fm(float (*) [46][40], float (*) [46][40], bool)' into 'void resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>(float (*) [64], float (*) [256])' (./resnet_util1.h:331:0)
INFO: [HLS 214-178] Inlining function 'void resnet_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>(float (*) [64], float (*) [256])' (./resnet_util1.h:331:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_input_fm_tile<256, 184, 320, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>(float (*) [256], float (*) [64], bool)' (./resnet_util1.h:211:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_weights_1x1<64, 256>(float*, float (*) [256], int, int, int)' into 'void resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>(float (*) [256], float (*) [64], bool)' (./resnet_util1.h:211:0)
INFO: [HLS 214-178] Inlining function 'resnet_conv_1x1(float (*) [46][40], float (*) [51][45], float*, int, int)' into 'void resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>(float (*) [256], float (*) [64], bool)' (./resnet_util1.h:211:0)
INFO: [HLS 214-178] Inlining function 'resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>(float (*) [256], float (*) [64], bool)' (./resnet_util1.h:211:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_batchnorm_params<64>(float (*) [64], float (*) [64], int)' into 'void resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>(float (*) [256], float (*) [64], bool)' (./resnet_util1.h:211:0)
INFO: [HLS 214-178] Inlining function 'resnet_batchnorm(float (*) [46][40], float (*) [64], bool)' into 'void resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>(float (*) [256], float (*) [64], bool)' (./resnet_util1.h:211:0)
INFO: [HLS 214-178] Inlining function 'void resnet_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>(float (*) [256], float (*) [64], bool)' (./resnet_util1.h:211:0)
WARNING: [HLS 214-167] The program may have out of bound array access (./resnet_util1.h:150:31)
WARNING: [HLS 214-167] The program may have out of bound array access (./resnet_util1.h:150:29)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.12 seconds. CPU system time: 1.33 seconds. Elapsed time: 9.26 seconds; current allocated memory: 1.488 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.488 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top resnet_top_1 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.0.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.19 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.491 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.1.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.18 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.494 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.1.bc to /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.1.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_3' (./resnet_util1.h:46) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_2' (./resnet_conv_1x1.cpp:15) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_106_1' (./resnet_util1.h:106) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_3' (./resnet_util1.h:167) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_148_2' (./resnet_util1.h:148) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_3' (./resnet_batchnorm.cpp:20) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_88_3' (./resnet_util1.h:88) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_127_3' (./resnet_batchnorm.cpp:127) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_193_3' (./resnet_util1.h:193) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_3' (./resnet_util1.h:46) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_126_3' (./resnet_util1.h:126) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_4' (./resnet_conv_3x3.cpp:29) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_3' (./resnet_util1.h:167) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_148_2' (./resnet_util1.h:148) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_3' (./resnet_batchnorm.cpp:20) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_193_3' (./resnet_util1.h:193) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_3' (./resnet_util1.h:46) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_2' (./resnet_conv_1x1.cpp:15) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_106_1' (./resnet_util1.h:106) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_3' (./resnet_util1.h:167) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_148_2' (./resnet_util1.h:148) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_3' (./resnet_batchnorm.cpp:20) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_193_3' (./resnet_util1.h:193) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_3' (./resnet_util1.h:46) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_2' (./resnet_conv_1x1.cpp:15) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_106_1' (./resnet_util1.h:106) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_3' (./resnet_util1.h:167) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_148_2' (./resnet_util1.h:148) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_3' (./resnet_batchnorm.cpp:20) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_193_3' (./resnet_util1.h:193) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_3' (./resnet_util1.h:46) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_2' (./resnet_conv_1x1.cpp:15) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_106_1' (./resnet_util1.h:106) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_3' (./resnet_util1.h:167) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_148_2' (./resnet_util1.h:148) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_3' (./resnet_batchnorm.cpp:20) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_193_3' (./resnet_util1.h:193) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_3' (./resnet_layer1.cpp:34) in function 'resnet_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_6' (./resnet_layer1.cpp:55) in function 'resnet_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_9' (./resnet_layer1.cpp:77) in function 'resnet_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_100_12' (./resnet_layer1.cpp:100) in function 'resnet_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_15' (./resnet_layer1.cpp:123) in function 'resnet_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_147_18' (./resnet_layer1.cpp:147) in function 'resnet_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_21' (./resnet_layer1.cpp:169) in function 'resnet_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_191_24' (./resnet_layer1.cpp:191) in function 'resnet_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_214_27' (./resnet_layer1.cpp:214) in function 'resnet_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_236_30' (./resnet_layer1.cpp:236) in function 'resnet_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_258_33' (./resnet_layer1.cpp:258) in function 'resnet_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_3' (./resnet_top1.cpp:74) in function 'resnet_top_1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_15_2' (./resnet_conv_1x1.cpp:15) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_15_2' (./resnet_conv_1x1.cpp:15) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_15_2' (./resnet_conv_1x1.cpp:15) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_15_2' (./resnet_conv_1x1.cpp:15) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'CHANNEL' (./resnet_conv_1x1.cpp:22) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'CHANNEL' (./resnet_conv_1x1.cpp:22) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'CHANNEL' (./resnet_conv_1x1.cpp:22) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'CHANNEL' (./resnet_conv_1x1.cpp:22) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>' completely with a factor of 64.
Command         transform done; 1.5 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.1.tmp.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util1.h:46:38) to (./resnet_util1.h:46:30) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util1.h:46:38) to (./resnet_util1.h:46:30) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util1.h:46:38) to (./resnet_util1.h:46:30) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util1.h:46:38) to (./resnet_util1.h:46:30) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util1.h:46:38) to (./resnet_util1.h:46:30) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util1.h:167:39) to (./resnet_util1.h:167:31) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>' (./resnet_conv_3x3.cpp:12:38)...3 expression(s) balanced.
Command         transform done; 0.53 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.04 seconds; current allocated memory: 1.523 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.2.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_2' (./resnet_top1.cpp:72:26) in function 'resnet_top_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_70_1' (./resnet_top1.cpp:70:22) in function 'resnet_top_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_32_2' (./resnet_layer1.cpp:32:26) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_1' (./resnet_layer1.cpp:30:22) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_5' (./resnet_layer1.cpp:53:26) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_51_4' (./resnet_layer1.cpp:51:22) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_8' (./resnet_layer1.cpp:75:26) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_7' (./resnet_layer1.cpp:73:22) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_98_11' (./resnet_layer1.cpp:98:27) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_10' (./resnet_layer1.cpp:96:23) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_14' (./resnet_layer1.cpp:121:28) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_13' (./resnet_layer1.cpp:119:24) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_145_17' (./resnet_layer1.cpp:145:28) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_143_16' (./resnet_layer1.cpp:143:24) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_20' (./resnet_layer1.cpp:167:28) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_165_19' (./resnet_layer1.cpp:165:24) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_189_23' (./resnet_layer1.cpp:189:28) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_22' (./resnet_layer1.cpp:187:24) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_212_26' (./resnet_layer1.cpp:212:28) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_210_25' (./resnet_layer1.cpp:210:24) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_234_29' (./resnet_layer1.cpp:234:28) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_232_28' (./resnet_layer1.cpp:232:24) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_256_32' (./resnet_layer1.cpp:256:28) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_254_31' (./resnet_layer1.cpp:254:24) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_2' (./resnet_util1.h:44:26) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_1' (./resnet_util1.h:42:22) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_conv_1x1.cpp:12:22) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_352_5' (./resnet_util1.h:352:36) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_165_2' (./resnet_util1.h:165:27) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_163_1' (./resnet_util1.h:163:23) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_146_1' (./resnet_util1.h:146:23) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_2' (./resnet_batchnorm.cpp:18:26) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_batchnorm.cpp:12:22) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_2' (./resnet_util1.h:86:26) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_84_1' (./resnet_util1.h:84:22) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_125_2' (./resnet_batchnorm.cpp:125:27) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_1' (./resnet_batchnorm.cpp:123:23) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_191_2' (./resnet_util1.h:191:27) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_189_1' (./resnet_util1.h:189:23) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_342_3' (./resnet_util1.h:342:31) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_337_2' (./resnet_util1.h:337:27) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_335_1' (./resnet_util1.h:335:23) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_2' (./resnet_util1.h:44:26) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_1' (./resnet_util1.h:42:22) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_124_2' (./resnet_util1.h:124:27) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_122_1' (./resnet_util1.h:122:23) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_3' (./resnet_conv_3x3.cpp:27:34) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHANNEL' (./resnet_conv_3x3.cpp:23:13) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_16_2' (./resnet_conv_3x3.cpp:16:26) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (./resnet_conv_3x3.cpp:13:22) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_294_5' (./resnet_util1.h:294:36) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_165_2' (./resnet_util1.h:165:27) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_163_1' (./resnet_util1.h:163:23) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_146_1' (./resnet_util1.h:146:23) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_2' (./resnet_batchnorm.cpp:18:26) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_batchnorm.cpp:12:22) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_191_2' (./resnet_util1.h:191:27) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_189_1' (./resnet_util1.h:189:23) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_277_2' (./resnet_util1.h:277:27) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_275_1' (./resnet_util1.h:275:23) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_2' (./resnet_util1.h:44:26) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_1' (./resnet_util1.h:42:22) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_conv_1x1.cpp:12:22) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_234_5' (./resnet_util1.h:234:36) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_165_2' (./resnet_util1.h:165:27) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_163_1' (./resnet_util1.h:163:23) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_146_1' (./resnet_util1.h:146:23) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_2' (./resnet_batchnorm.cpp:18:26) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_batchnorm.cpp:12:22) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_191_2' (./resnet_util1.h:191:27) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_189_1' (./resnet_util1.h:189:23) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_217_2' (./resnet_util1.h:217:27) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_215_1' (./resnet_util1.h:215:23) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_2' (./resnet_util1.h:44:26) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_1' (./resnet_util1.h:42:22) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_conv_1x1.cpp:12:22) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_234_5' (./resnet_util1.h:234:36) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_165_2' (./resnet_util1.h:165:27) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_163_1' (./resnet_util1.h:163:23) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_146_1' (./resnet_util1.h:146:23) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_2' (./resnet_batchnorm.cpp:18:26) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_batchnorm.cpp:12:22) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_191_2' (./resnet_util1.h:191:27) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_189_1' (./resnet_util1.h:189:23) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_222_3' (./resnet_util1.h:222:31) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_217_2' (./resnet_util1.h:217:27) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_215_1' (./resnet_util1.h:215:23) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_2' (./resnet_util1.h:44:26) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_1' (./resnet_util1.h:42:22) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_conv_1x1.cpp:12:22) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_234_5' (./resnet_util1.h:234:36) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_165_2' (./resnet_util1.h:165:27) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_163_1' (./resnet_util1.h:163:23) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_224_4' (./resnet_util1.h:224:35) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_146_1' (./resnet_util1.h:146:23) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_2' (./resnet_batchnorm.cpp:18:26) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_batchnorm.cpp:12:22) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_191_2' (./resnet_util1.h:191:27) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_189_1' (./resnet_util1.h:189:23) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_217_2' (./resnet_util1.h:217:27) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_215_1' (./resnet_util1.h:215:23) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>'.
Execute           auto_get_db
Command         transform done; 2.52 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.16 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.52 seconds; current allocated memory: 2.043 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 5.1 sec.
Command     elaborate done; 45.92 sec.
Execute     ap_eval exec zip -j /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.11 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'resnet_top_1' ...
Execute       ap_set_top_model resnet_top_1 
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>' to 'resnet_bottleneck_conv1_bn1_64_184_320_256_184_320_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>' to 'resnet_bottleneck_conv1_bn1_64_184_320_64_184_320_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>' to 'resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_' to 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_' to 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_' to 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>' to 'resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>' to 'resnet_bottleneck_conv1_bn1_256_184_320_64_184_320_1_0_s'.
Command       ap_set_top_model done; 0.13 sec.
Execute       get_model_list resnet_top_1 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model resnet_top_1 
Execute       preproc_iomode -model resnet_layer1 
Execute       preproc_iomode -model resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33 
Execute       preproc_iomode -model resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 
Execute       preproc_iomode -model resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 
Execute       preproc_iomode -model resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 
Execute       preproc_iomode -model resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 
Execute       preproc_iomode -model resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0> 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.2 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.2 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.2 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.2 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.2 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.2 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.2 
Execute       preproc_iomode -model resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 
Execute       preproc_iomode -model resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0> 
Execute       preproc_iomode -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_ 
Execute       preproc_iomode -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_ 
Execute       preproc_iomode -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI 
Execute       preproc_iomode -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI 
Execute       preproc_iomode -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
Execute       preproc_iomode -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_ 
Execute       preproc_iomode -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 
Execute       preproc_iomode -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1 
Execute       preproc_iomode -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI 
Execute       preproc_iomode -model resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 
Execute       preproc_iomode -model resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0> 
Execute       preproc_iomode -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI 
Execute       preproc_iomode -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_ 
Execute       preproc_iomode -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
Execute       preproc_iomode -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI 
Execute       preproc_iomode -model resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_ 
Execute       preproc_iomode -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI 
Execute       preproc_iomode -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_ 
Execute       preproc_iomode -model resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0> 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_ 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_ 
Execute       preproc_iomode -model resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0> 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.1 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.1 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.1 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.1 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.1 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.1 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.1 
Execute       preproc_iomode -model resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 
Execute       get_model_list resnet_top_1 -filter all-wo-channel 
INFO-FLOW: Model list for configure: resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.1 {resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>} resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_ resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_ resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO {resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>} resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI {resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>} resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_ resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_ resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_ {resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>} resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.2 {resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>} resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33 resnet_layer1 resnet_top_1
INFO-FLOW: Configuring Module : resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 ...
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 
Execute       apply_spec_resource_limit resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.1 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.1 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.1 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.1 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.1 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.1 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.1 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.1 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.1 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.1 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.1 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.1 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.1 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.1 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0> ...
Execute       set_default_model resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0> 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0> 
INFO-FLOW: Configuring Module : resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 ...
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 
Execute       apply_spec_resource_limit resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_ ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_ 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_ 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_ ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_ 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_ 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0> ...
Execute       set_default_model resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0> 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0> 
INFO-FLOW: Configuring Module : resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 ...
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 
Execute       apply_spec_resource_limit resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_ ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_ 
Execute       apply_spec_resource_limit resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_ 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI 
Execute       apply_spec_resource_limit resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_ ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_ 
Execute       apply_spec_resource_limit resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_ 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI 
Execute       apply_spec_resource_limit resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
Execute       apply_spec_resource_limit resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_ ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_ 
Execute       apply_spec_resource_limit resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_ 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI 
Execute       apply_spec_resource_limit resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0> ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0> 
Execute       apply_spec_resource_limit resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0> 
INFO-FLOW: Configuring Module : resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 ...
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 
Execute       apply_spec_resource_limit resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI 
Execute       apply_spec_resource_limit resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1 ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1 
Execute       apply_spec_resource_limit resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 
Execute       apply_spec_resource_limit resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_ ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_ 
Execute       apply_spec_resource_limit resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_ 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
Execute       apply_spec_resource_limit resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI 
Execute       apply_spec_resource_limit resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI 
Execute       apply_spec_resource_limit resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_ ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_ 
Execute       apply_spec_resource_limit resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_ 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_ ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_ 
Execute       apply_spec_resource_limit resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_ 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0> ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0> 
Execute       apply_spec_resource_limit resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0> 
INFO-FLOW: Configuring Module : resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 ...
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 
Execute       apply_spec_resource_limit resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.2 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.2 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.2 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.2 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.2 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.2 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.2 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.2 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.2 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.2 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.2 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.2 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.2 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.2 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0> ...
Execute       set_default_model resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0> 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0> 
INFO-FLOW: Configuring Module : resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 ...
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 
Execute       apply_spec_resource_limit resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 
INFO-FLOW: Configuring Module : resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 ...
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 
Execute       apply_spec_resource_limit resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 
INFO-FLOW: Configuring Module : resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 ...
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 
Execute       apply_spec_resource_limit resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 
INFO-FLOW: Configuring Module : resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 ...
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 
Execute       apply_spec_resource_limit resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 
INFO-FLOW: Configuring Module : resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 ...
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 
Execute       apply_spec_resource_limit resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 
INFO-FLOW: Configuring Module : resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33 ...
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33 
Execute       apply_spec_resource_limit resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33 
INFO-FLOW: Configuring Module : resnet_layer1 ...
Execute       set_default_model resnet_layer1 
Execute       apply_spec_resource_limit resnet_layer1 
INFO-FLOW: Configuring Module : resnet_top_1 ...
Execute       set_default_model resnet_top_1 
Execute       apply_spec_resource_limit resnet_top_1 
INFO-FLOW: Model list for preprocess: resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.1 {resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>} resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_ resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_ resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO {resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>} resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI {resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>} resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_ resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_ resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_ {resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>} resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.2 {resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>} resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33 resnet_layer1 resnet_top_1
INFO-FLOW: Preprocessing Module: resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 ...
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 
Execute       cdfg_preprocess -model resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 
Execute       rtl_gen_preprocess resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.1 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.1 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.1 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.1 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.1 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.1 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.1 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.1 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.1 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.1 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.1 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.1 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.1 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.1 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0> ...
Execute       set_default_model resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0> 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0> 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0> 
INFO-FLOW: Preprocessing Module: resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 ...
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 
Execute       cdfg_preprocess -model resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 
Execute       rtl_gen_preprocess resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_ ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_ 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_ 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_ ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_ 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_ 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0> ...
Execute       set_default_model resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0> 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0> 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0> 
INFO-FLOW: Preprocessing Module: resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 ...
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 
Execute       cdfg_preprocess -model resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 
Execute       rtl_gen_preprocess resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_ ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_ 
Execute       cdfg_preprocess -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_ 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI 
Execute       cdfg_preprocess -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_ ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_ 
Execute       cdfg_preprocess -model resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_ 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI 
Execute       cdfg_preprocess -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
Execute       cdfg_preprocess -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_ ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_ 
Execute       cdfg_preprocess -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_ 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI 
Execute       cdfg_preprocess -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0> ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0> 
Execute       cdfg_preprocess -model resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0> 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0> 
INFO-FLOW: Preprocessing Module: resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 ...
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 
Execute       cdfg_preprocess -model resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 
Execute       rtl_gen_preprocess resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI 
Execute       cdfg_preprocess -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1 ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1 
Execute       cdfg_preprocess -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 
Execute       cdfg_preprocess -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_ ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_ 
Execute       cdfg_preprocess -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_ 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
Execute       cdfg_preprocess -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI 
Execute       cdfg_preprocess -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI 
Execute       cdfg_preprocess -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_ ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_ 
Execute       cdfg_preprocess -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_ 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_ ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_ 
Execute       cdfg_preprocess -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_ 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0> ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0> 
Execute       cdfg_preprocess -model resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0> 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0> 
INFO-FLOW: Preprocessing Module: resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 ...
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 
Execute       cdfg_preprocess -model resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 
Execute       rtl_gen_preprocess resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.2 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.2 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.2 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.2 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.2 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.2 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.2 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.2 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.2 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.2 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.2 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.2 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.2 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.2 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0> ...
Execute       set_default_model resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0> 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0> 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0> 
INFO-FLOW: Preprocessing Module: resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 ...
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 
Execute       cdfg_preprocess -model resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 
Execute       rtl_gen_preprocess resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 
INFO-FLOW: Preprocessing Module: resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 ...
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 
Execute       cdfg_preprocess -model resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 
Execute       rtl_gen_preprocess resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 
INFO-FLOW: Preprocessing Module: resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 ...
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 
Execute       cdfg_preprocess -model resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 
Execute       rtl_gen_preprocess resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 
INFO-FLOW: Preprocessing Module: resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 ...
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 
Execute       cdfg_preprocess -model resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 
Execute       rtl_gen_preprocess resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 
INFO-FLOW: Preprocessing Module: resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 ...
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 
Execute       cdfg_preprocess -model resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 
Execute       rtl_gen_preprocess resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 
INFO-FLOW: Preprocessing Module: resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33 ...
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33 
Execute       cdfg_preprocess -model resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33 
Execute       rtl_gen_preprocess resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33 
INFO-FLOW: Preprocessing Module: resnet_layer1 ...
Execute       set_default_model resnet_layer1 
Execute       cdfg_preprocess -model resnet_layer1 
Execute       rtl_gen_preprocess resnet_layer1 
INFO-FLOW: Preprocessing Module: resnet_top_1 ...
Execute       set_default_model resnet_top_1 
Execute       cdfg_preprocess -model resnet_top_1 
Execute       rtl_gen_preprocess resnet_top_1 
INFO-FLOW: Model list for synthesis: resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.1 {resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>} resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_ resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_ resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO {resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>} resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI {resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>} resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_ resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_ resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_ {resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>} resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.2 {resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>} resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33 resnet_layer1 resnet_top_1
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 
Execute       schedule -model resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln36) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.046 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3.
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 
Execute       bind -model resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.046 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.1 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.35 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.047 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_1.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.1.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.1 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.047 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_1.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.1 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_106_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_106_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.047 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_1.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.1.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.1 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.047 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_1.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.1 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_1', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:241) on array 'in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_3', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:241) on array 'in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_5', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:241) on array 'in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_7', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:241) on array 'in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_37', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:241) on array 'in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_53', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:241) on array 'in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_61', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:241) on array 'in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 328, loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 7.9 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.94 seconds; current allocated memory: 2.053 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 3.03 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.1.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.1 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.06 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.14 seconds; current allocated memory: 2.053 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 1.2 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.1 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln170) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.46 seconds; current allocated memory: 2.054 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_1.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.1.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.1 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.055 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_1.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.1 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_146_1_VITIS_LOOP_148_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_146_1_VITIS_LOOP_148_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.055 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_1.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.1.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.1 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.055 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_1.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.1 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_1' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'): Unable to schedule 'load' operation ('param_buf_1_load', ./resnet_batchnorm.cpp:12->./resnet_util1.h:253) on array 'param_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'param_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 22, loop 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.2 seconds; current allocated memory: 2.056 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.23 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_1.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.1.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.1 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.056 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_1.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.1 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln189_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln195) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.056 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_1.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.1.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.1 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.057 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_1.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_64_184_320_256_184_320_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0> 
Execute       schedule -model resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.48 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.057 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_64_184_320_256_184_320_1_0_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.41 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_64_184_320_256_184_320_1_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>.
Execute       set_default_model resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0> 
Execute       bind -model resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.44 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.84 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 2.058 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_64_184_320_256_184_320_1_0_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.58 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_64_184_320_256_184_320_1_0_s.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 
Execute       schedule -model resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln57) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 2.058 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6.
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 
Execute       bind -model resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.058 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_ 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.059 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_s.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_ 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.060 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_s.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_106_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_106_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.060 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.060 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_1', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:241) on array 'in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_3', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:241) on array 'in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_5', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:241) on array 'in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_7', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:241) on array 'in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_37', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:241) on array 'in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_53', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:241) on array 'in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_61', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:241) on array 'in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 328, loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 7.8 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.85 seconds; current allocated memory: 2.066 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 2.89 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.95 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.88 seconds; current allocated memory: 2.067 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 1.09 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln170) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.35 seconds; current allocated memory: 2.068 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.068 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_146_1_VITIS_LOOP_148_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_146_1_VITIS_LOOP_148_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.068 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.068 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_ 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_s' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'): Unable to schedule 'load' operation ('param_buf_1_load', ./resnet_batchnorm.cpp:12->./resnet_util1.h:253) on array 'param_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'param_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 24, loop 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.21 seconds; current allocated memory: 2.069 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.22 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_s.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_ 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.069 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_s.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln195_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln195) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.070 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.070 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_64_184_320_64_184_320_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0> 
Execute       schedule -model resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.39 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.070 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_64_184_320_64_184_320_1_0_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.39 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_64_184_320_64_184_320_1_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>.
Execute       set_default_model resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0> 
Execute       bind -model resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.41 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 2.071 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_64_184_320_64_184_320_1_0_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.54 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_64_184_320_64_184_320_1_0_s.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 
Execute       schedule -model resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln79) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 2.071 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9.
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 
Execute       bind -model resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.072 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_ 
Execute       schedule -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.35 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.072 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_s.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_.
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_ 
Execute       bind -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.073 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_s.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI 
Execute       schedule -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITIS_LOOP_126_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITIS_LOOP_126_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.073 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI.
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI 
Execute       bind -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.073 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_ 
Execute       schedule -model resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln40_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_4'.
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s' (loop 'CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add431516_i_write_ln29', ./resnet_conv_3x3.cpp:29->./resnet_util1.h:302) of variable 'add43_i', ./resnet_conv_3x3.cpp:43->./resnet_util1.h:302 on local variable 'add431516_i' and 'load' operation ('add431516_i_load', ./resnet_conv_3x3.cpp:43->./resnet_util1.h:302) on local variable 'add431516_i'.
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s' (loop 'CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add431516_i_write_ln29', ./resnet_conv_3x3.cpp:29->./resnet_util1.h:302) of variable 'add43_i', ./resnet_conv_3x3.cpp:43->./resnet_util1.h:302 on local variable 'add431516_i' and 'load' operation ('add431516_i_load', ./resnet_conv_3x3.cpp:43->./resnet_util1.h:302) on local variable 'add431516_i'.
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s' (loop 'CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('add431516_i_write_ln29', ./resnet_conv_3x3.cpp:29->./resnet_util1.h:302) of variable 'add43_i', ./resnet_conv_3x3.cpp:43->./resnet_util1.h:302 on local variable 'add431516_i' and 'load' operation ('add431516_i_load', ./resnet_conv_3x3.cpp:43->./resnet_util1.h:302) on local variable 'add431516_i'.
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s' (loop 'CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('add431516_i_write_ln29', ./resnet_conv_3x3.cpp:29->./resnet_util1.h:302) of variable 'add43_i', ./resnet_conv_3x3.cpp:43->./resnet_util1.h:302 on local variable 'add431516_i' and 'load' operation ('add431516_i_load', ./resnet_conv_3x3.cpp:43->./resnet_util1.h:302) on local variable 'add431516_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 16, loop 'CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.46 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.074 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.2 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_.
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_ 
Execute       bind -model resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.074 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI 
Execute       schedule -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln170) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.074 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI.
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI 
Execute       bind -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.075 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
Execute       schedule -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_146_1_VITIS_LOOP_148_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_146_1_VITIS_LOOP_148_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.075 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
Execute       bind -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.075 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_ 
Execute       schedule -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_s' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'): Unable to schedule 'load' operation ('param_buf_1_load', ./resnet_batchnorm.cpp:12->./resnet_util1.h:313) on array 'param_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'param_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 24, loop 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.42 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.076 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.23 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_s.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_.
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_ 
Execute       bind -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.076 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_s.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI 
Execute       schedule -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln195_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln195) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.36 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.076 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI.
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI 
Execute       bind -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.077 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0> 
Execute       schedule -model resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.077 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>.
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0> 
Execute       bind -model resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.077 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 
Execute       schedule -model resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln102) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.078 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12.
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 
Execute       bind -model resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.078 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI 
Execute       schedule -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.34 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.079 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI.
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI 
Execute       bind -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.079 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1 
Execute       schedule -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_106_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_106_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.079 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1.
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1 
Execute       bind -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.079 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 
Execute       schedule -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_1', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:359) on array 'in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_3', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:359) on array 'in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_5', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:359) on array 'in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_7', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:359) on array 'in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_37', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:359) on array 'in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_53', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:359) on array 'in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_61', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:359) on array 'in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 328, loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.42 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.47 seconds; current allocated memory: 2.084 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 2.94 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 
Execute       bind -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.97 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.91 seconds. CPU system time: 0 seconds. Elapsed time: 4.95 seconds; current allocated memory: 2.085 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 1.08 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_ 
Execute       schedule -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln170) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.38 seconds; current allocated memory: 2.086 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_.
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_ 
Execute       bind -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.086 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_s.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
Execute       schedule -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_146_1_VITIS_LOOP_148_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_146_1_VITIS_LOOP_148_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.086 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
Execute       bind -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.087 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI 
Execute       schedule -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'): Unable to schedule 'load' operation ('param_buf_1_load', ./resnet_batchnorm.cpp:12->./resnet_util1.h:369) on array 'param_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'param_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 22, loop 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.61 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.67 seconds; current allocated memory: 2.087 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.22 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI.
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI 
Execute       bind -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.088 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI 
Execute       schedule -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln84_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln90) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1_VITIS_LOOP_86_2_VITIS_LOOP_88_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_84_1_VITIS_LOOP_86_2_VITIS_LOOP_88_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.088 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI.
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI 
Execute       bind -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.088 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_ 
Execute       schedule -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln129) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1_VITIS_LOOP_125_2_VITIS_LOOP_127_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, loop 'VITIS_LOOP_123_1_VITIS_LOOP_125_2_VITIS_LOOP_127_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0 seconds. Elapsed time: 1.24 seconds; current allocated memory: 2.089 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_.
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_ 
Execute       bind -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.089 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_s.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_ 
Execute       schedule -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln189_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln195) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.089 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_.
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_ 
Execute       bind -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.089 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_s.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0> 
Execute       schedule -model resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.49 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.090 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.43 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>.
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0> 
Execute       bind -model resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.58 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.88 seconds. CPU system time: 0 seconds. Elapsed time: 1.02 seconds; current allocated memory: 2.091 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.63 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 
Execute       schedule -model resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln126) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0 seconds. Elapsed time: 0.98 seconds; current allocated memory: 2.091 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15.
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 
Execute       bind -model resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.092 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.2 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln42_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.4 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.092 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_2.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.2.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.2 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.093 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_2.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.2 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_106_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_106_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.093 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_2.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.2.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.2 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.093 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_2.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.2 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_1', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:241) on array 'in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_3', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:241) on array 'in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_5', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:241) on array 'in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_7', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:241) on array 'in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_37', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:241) on array 'in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_53', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:241) on array 'in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_61', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:241) on array 'in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 328, loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.64 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.71 seconds; current allocated memory: 2.098 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 3.02 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.2.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.2 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.05 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.11 seconds; current allocated memory: 2.099 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 1.12 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.2 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln170) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.04 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.25 seconds; current allocated memory: 2.100 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_2.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.2.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.2 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.100 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_2.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.2 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_146_1_VITIS_LOOP_148_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_146_1_VITIS_LOOP_148_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.100 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_2.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.2.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.2 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.101 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_2.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.2 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'): Unable to schedule 'load' operation ('param_buf_1_load', ./resnet_batchnorm.cpp:12->./resnet_util1.h:253) on array 'param_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'param_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 24, loop 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.8 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.83 seconds. CPU system time: 0 seconds. Elapsed time: 2.86 seconds; current allocated memory: 2.101 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.23 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_2.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.2.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.2 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.101 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_2.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.2 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln195_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln195) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.102 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_2.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.2.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.2 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.102 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_2.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_256_184_320_64_184_320_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0> 
Execute       schedule -model resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.44 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.103 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_256_184_320_64_184_320_1_0_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.43 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_256_184_320_64_184_320_1_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>.
Execute       set_default_model resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0> 
Execute       bind -model resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.46 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.91 seconds; current allocated memory: 2.103 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_256_184_320_64_184_320_1_0_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.56 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_256_184_320_64_184_320_1_0_s.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 
Execute       schedule -model resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln149) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 2.104 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18.
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 
Execute       bind -model resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.104 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 
Execute       schedule -model resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln171) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.104 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21.
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 
Execute       bind -model resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.104 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 
Execute       schedule -model resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln194) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.105 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24.
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 
Execute       bind -model resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.105 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 
Execute       schedule -model resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.105 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27.
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 
Execute       bind -model resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.106 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 
Execute       schedule -model resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln238) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.106 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30.
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 
Execute       bind -model resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.106 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33 
Execute       schedule -model resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln260) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.106 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33.
Execute       set_default_model resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33 
Execute       bind -model resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.107 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer1 
Execute       schedule -model resnet_layer1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.107 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.4 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer1.
Execute       set_default_model resnet_layer1 
Execute       bind -model resnet_layer1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.04 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.45 seconds; current allocated memory: 2.107 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 2.2 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_top_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_top_1 
Execute       schedule -model resnet_top_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln76) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.48 seconds; current allocated memory: 2.108 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_top_1.
Execute       set_default_model resnet_top_1 
Execute       bind -model resnet_top_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.78 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.89 seconds; current allocated memory: 2.108 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 2.19 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.bind.adb -f 
INFO-FLOW: Finish binding resnet_top_1.
Execute       get_model_list resnet_top_1 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0> 
Execute       rtl_gen_preprocess resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0> 
Execute       rtl_gen_preprocess resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0> 
Execute       rtl_gen_preprocess resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0> 
Execute       rtl_gen_preprocess resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0> 
Execute       rtl_gen_preprocess resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 
Execute       rtl_gen_preprocess resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 
Execute       rtl_gen_preprocess resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 
Execute       rtl_gen_preprocess resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 
Execute       rtl_gen_preprocess resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 
Execute       rtl_gen_preprocess resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33 
Execute       rtl_gen_preprocess resnet_layer1 
Execute       rtl_gen_preprocess resnet_top_1 
INFO-FLOW: Model list for RTL generation: resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.1 {resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>} resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_ resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_ resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO {resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>} resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI {resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>} resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_ resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_ resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_ {resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>} resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.2 {resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>} resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33 resnet_layer1 resnet_top_1
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3' pipeline 'VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.34 seconds; current allocated memory: 2.109 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 
Execute       gen_rtl resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 
Execute       syn_report -csynth -model resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3.adb 
Execute       db_write -model resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.1 -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_1' pipeline 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_1'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.111 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_1 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_1 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_1.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.1 -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_1' pipeline 'VITIS_LOOP_106_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.112 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_1 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_1 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_1.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.1 -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_15_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1'.
Command       create_rtl_model done; 0.28 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.118 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.67 sec.
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.35 sec.
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 1.49 sec.
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1.adb 
Command       db_write done; 0.39 sec.
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.1 -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_1' pipeline 'VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.2 seconds; current allocated memory: 2.130 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_1 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_1 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_1.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.1 -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_1' pipeline 'VITIS_LOOP_146_1_VITIS_LOOP_148_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.131 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_1 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_1 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_1.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.1 -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_1' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_1'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.132 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_1 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_1 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_1.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.1 -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_1' pipeline 'VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.135 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_1 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_1 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_1.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_64_184_320_256_184_320_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0> -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_64_184_320_256_184_320_1_0_s.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet_bottleneck_conv1_bn1_64_184_320_256_184_320_1_0_s/grp_fu_326_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_64_184_320_256_184_320_1_0_s'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.139 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_bottleneck_conv1_bn1_64_184_320_256_184_320_1_0_s 
Execute       gen_rtl resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_bottleneck_conv1_bn1_64_184_320_256_184_320_1_0_s 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_64_184_320_256_184_320_1_0_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_64_184_320_256_184_320_1_0_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_64_184_320_256_184_320_1_0_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.69 sec.
Execute       db_write -model resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_64_184_320_256_184_320_1_0_s.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_64_184_320_256_184_320_1_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6' pipeline 'VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.18 seconds; current allocated memory: 2.142 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 
Execute       gen_rtl resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 
Execute       syn_report -csynth -model resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6.adb 
Execute       db_write -model resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_ -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_s' pipeline 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.144 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_ -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_s 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_ -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_s 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_ -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_s.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_ -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_ -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1 -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1' pipeline 'VITIS_LOOP_106_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.146 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_15_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2'.
Command       create_rtl_model done; 0.28 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.153 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.68 sec.
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.35 sec.
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 1.41 sec.
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.adb 
Command       db_write done; 0.39 sec.
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO' pipeline 'VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.12 seconds; current allocated memory: 2.164 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2' pipeline 'VITIS_LOOP_146_1_VITIS_LOOP_148_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.165 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_ -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_s.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_s' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_s'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.168 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_ -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_s 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_ -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_s 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_ -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_s.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_ -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_ -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO' pipeline 'VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.169 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_64_184_320_64_184_320_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0> -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_64_184_320_64_184_320_1_0_s.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet_bottleneck_conv1_bn1_64_184_320_64_184_320_1_0_s/grp_fu_326_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_64_184_320_64_184_320_1_0_s'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.173 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_bottleneck_conv1_bn1_64_184_320_64_184_320_1_0_s 
Execute       gen_rtl resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_bottleneck_conv1_bn1_64_184_320_64_184_320_1_0_s 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_64_184_320_64_184_320_1_0_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_64_184_320_64_184_320_1_0_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_64_184_320_64_184_320_1_0_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.66 sec.
Execute       db_write -model resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_64_184_320_64_184_320_1_0_s.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_64_184_320_64_184_320_1_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9' pipeline 'VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 2.176 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 
Execute       gen_rtl resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 
Execute       syn_report -csynth -model resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9.adb 
Execute       db_write -model resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_ -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_s' pipeline 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_9s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.178 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_ -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_s 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_ -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_s 
Execute       syn_report -csynth -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_ -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_s.adb 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_ -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_ -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI' pipeline 'VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITIS_LOOP_126_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.181 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI 
Execute       syn_report -csynth -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI.adb 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_ -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s' pipeline 'CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.183 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_ -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_ -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s 
Execute       syn_report -csynth -model resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_ -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s.adb 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_ -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_ -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI' pipeline 'VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.185 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI 
Execute       syn_report -csynth -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI.adb 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2' pipeline 'VITIS_LOOP_146_1_VITIS_LOOP_148_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.187 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
Execute       syn_report -csynth -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.adb 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_ -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_s.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_s' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_s'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.188 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_ -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_s 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_ -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_s 
Execute       syn_report -csynth -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_ -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_s.adb 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_ -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_ -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI' pipeline 'VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.191 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI 
Execute       syn_report -csynth -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI.adb 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0> -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s_weight_buf_3x3_1_RAM_AUTO_1R1W' to 'resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s_weight_buf_3x3_1bkb' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_7ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s'.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_1_resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s_weight_buf_3x3_1bkb' using auto RAMs.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.195 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s 
Execute       syn_report -csynth -model resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.31 sec.
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s.adb 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12' pipeline 'VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.196 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 
Execute       gen_rtl resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 
Execute       syn_report -csynth -model resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12.adb 
Execute       db_write -model resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI' pipeline 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.198 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI 
Execute       syn_report -csynth -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI.adb 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1 -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1' pipeline 'VITIS_LOOP_106_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.200 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1 
Execute       syn_report -csynth -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1.adb 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_15_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2'.
Command       create_rtl_model done; 0.29 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.206 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 
Execute       syn_report -csynth -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.68 sec.
Execute       syn_report -rtlxml -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.33 sec.
Execute       syn_report -verbosereport -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 1.43 sec.
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.adb 
Command       db_write done; 0.39 sec.
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_ -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_s' pipeline 'VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.16 seconds; current allocated memory: 2.217 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_ -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_s 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_ -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_s 
Execute       syn_report -csynth -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_ -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_s.adb 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_ -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_ -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2' pipeline 'VITIS_LOOP_146_1_VITIS_LOOP_148_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.221 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
Execute       syn_report -csynth -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.adb 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.222 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI 
Execute       syn_report -csynth -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI.adb 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI' pipeline 'VITIS_LOOP_84_1_VITIS_LOOP_86_2_VITIS_LOOP_88_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.224 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI 
Execute       syn_report -csynth -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI.adb 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_ -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_s.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_123_1_VITIS_LOOP_125_2_VITIS_LOOP_127_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_s' pipeline 'VITIS_LOOP_123_1_VITIS_LOOP_125_2_VITIS_LOOP_127_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_s'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.226 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_ -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_s 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_ -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_s 
Execute       syn_report -csynth -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_ -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_s.adb 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_ -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_ -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_ -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_s' pipeline 'VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.229 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_ -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_s 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_ -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_s 
Execute       syn_report -csynth -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_ -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_s.adb 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_ -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_ -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0> -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s_ds_fm_buf_1_RAM_AUTO_1R1W' to 'resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s_ds_fm_buf_1cud' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s'.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_1_resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s_ds_fm_buf_1cud' using auto RAMs.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.231 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s 
Execute       syn_report -csynth -model resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.73 sec.
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s.adb 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15' pipeline 'VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 2.235 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 
Execute       gen_rtl resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 
Execute       syn_report -csynth -model resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15.adb 
Execute       db_write -model resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.2 -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_2' pipeline 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.239 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_2 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_2 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_2.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.2 -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_2' pipeline 'VITIS_LOOP_106_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.241 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_2 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_2 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_2.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.2 -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_15_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2'.
Command       create_rtl_model done; 0.3 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.245 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.69 sec.
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.35 sec.
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 1.46 sec.
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2.adb 
Command       db_write done; 0.39 sec.
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.2 -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_2.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_2' pipeline 'VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_2'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.15 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.29 seconds; current allocated memory: 2.261 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_2 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_2 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_2.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.2 -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_2' pipeline 'VITIS_LOOP_146_1_VITIS_LOOP_148_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.268 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_2 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_2 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_2.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.2 -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_2.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_2' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_2'.
Command       create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.269 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_2 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_2 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.15 sec.
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_2.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.2 -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_2' pipeline 'VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.271 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_2 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_2 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_2.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_256_184_320_64_184_320_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0> -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_256_184_320_64_184_320_1_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_256_184_320_64_184_320_1_0_s'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.274 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_bottleneck_conv1_bn1_256_184_320_64_184_320_1_0_s 
Execute       gen_rtl resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_bottleneck_conv1_bn1_256_184_320_64_184_320_1_0_s 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_256_184_320_64_184_320_1_0_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_256_184_320_64_184_320_1_0_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_256_184_320_64_184_320_1_0_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.69 sec.
Execute       db_write -model resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_256_184_320_64_184_320_1_0_s.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_256_184_320_64_184_320_1_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18' pipeline 'VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.05 seconds; current allocated memory: 2.277 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 
Execute       gen_rtl resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 
Execute       syn_report -csynth -model resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18.adb 
Execute       db_write -model resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21' pipeline 'VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.281 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 
Execute       gen_rtl resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 
Execute       syn_report -csynth -model resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21.adb 
Execute       db_write -model resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24' pipeline 'VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.283 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 
Execute       gen_rtl resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 
Execute       syn_report -csynth -model resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24.adb 
Execute       db_write -model resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27' pipeline 'VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.285 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 
Execute       gen_rtl resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 
Execute       syn_report -csynth -model resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27.adb 
Execute       db_write -model resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30' pipeline 'VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.286 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 
Execute       gen_rtl resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 
Execute       syn_report -csynth -model resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30.adb 
Execute       db_write -model resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33 -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33' pipeline 'VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.288 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33 
Execute       gen_rtl resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33 
Execute       syn_report -csynth -model resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33.adb 
Execute       db_write -model resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer1 -top_prefix resnet_top_1_ -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer1'.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_1_resnet_layer1_resnet_layer_in_fm_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_1_resnet_layer1_out_fm_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_1_resnet_layer1_partial_out_fm_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_1_resnet_layer1_param_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_1_resnet_layer1_weight_buf_1x1_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_1_resnet_layer1_in_fm_buf_1_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 7.3 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.71 seconds. CPU system time: 0.44 seconds. Elapsed time: 7.55 seconds; current allocated memory: 2.300 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1_resnet_layer1 
Execute       gen_rtl resnet_layer1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1_resnet_layer1 
Execute       syn_report -csynth -model resnet_layer1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 2.38 sec.
Execute       db_write -model resnet_layer1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1.adb 
Execute       db_write -model resnet_layer1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_top_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_top_1 -top_prefix  -sub_prefix resnet_top_1_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_input_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_0_conv1_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_0_bn1_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_0_conv2_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_0_bn2_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_0_conv3_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_0_bn3_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_0_downsample_0_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_0_downsample_1_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_1_conv1_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_1_bn1_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_1_conv2_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_1_bn2_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_1_conv3_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_1_bn3_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_2_conv1_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_2_bn1_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_2_conv2_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_2_bn2_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_2_conv3_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_2_bn3_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_output_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer2_input_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet_top_1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_top_1'.
Command       create_rtl_model done; 0.44 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.89 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.05 seconds; current allocated memory: 2.300 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_top_1 -istop -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_1 
Execute       gen_rtl resnet_top_1 -istop -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_1 
Execute       syn_report -csynth -model resnet_top_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_top_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_top_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_top_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_top_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 2.02 sec.
Execute       db_write -model resnet_top_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.adb 
Execute       db_write -model resnet_top_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_top_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1 
Execute       export_constraint_db -f -tool general -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.constraint.tcl 
Execute       syn_report -designview -model resnet_top_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.design.xml 
Command       syn_report done; 4.59 sec.
Execute       syn_report -csynthDesign -model resnet_top_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth.rpt -MHOut /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -wcfg -model resnet_top_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model resnet_top_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.protoinst 
Execute       sc_get_clocks resnet_top_1 
Execute       sc_get_portdomain resnet_top_1 
INFO-FLOW: Model list for RTL component generation: resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.1 {resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>} resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_ resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_ resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO {resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>} resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI {resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>} resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_ resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_ resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_ {resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>} resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.2 {resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>} resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33 resnet_layer1 resnet_top_1
INFO-FLOW: Handling components in module [resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_mac_muladd_7ns_8ns_8ns_15_4_1.
INFO-FLOW: Append model resnet_top_1_mac_muladd_7ns_8ns_8ns_15_4_1
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_1.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_mul_7ns_7ns_13_1_1.
INFO-FLOW: Append model resnet_top_1_mul_7ns_7ns_13_1_1
INFO-FLOW: Found component resnet_top_1_ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1.
INFO-FLOW: Append model resnet_top_1_ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_1.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_mul_6ns_7ns_12_1_1.
INFO-FLOW: Append model resnet_top_1_mul_6ns_7ns_12_1_1
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_1.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_mac_muladd_7ns_6ns_6ns_13_4_1.
INFO-FLOW: Append model resnet_top_1_mac_muladd_7ns_6ns_6ns_13_4_1
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_1.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_1.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_1.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1.
INFO-FLOW: Append model resnet_top_1_ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_64_184_320_256_184_320_1_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_64_184_320_256_184_320_1_0_s.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_mul_3ns_7ns_8_1_1.
INFO-FLOW: Append model resnet_top_1_mul_3ns_7ns_8_1_1
INFO-FLOW: Handling components in module [resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_mac_muladd_9ns_8ns_8ns_17_4_1.
INFO-FLOW: Append model resnet_top_1_mac_muladd_9ns_8ns_8ns_17_4_1
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_s.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_s.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model resnet_top_1_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_64_184_320_64_184_320_1_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_64_184_320_64_184_320_1_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_s.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_mac_muladd_7ns_8ns_9s_16_4_1.
INFO-FLOW: Append model resnet_top_1_mac_muladd_7ns_8ns_9s_16_4_1
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_s.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_mul_3ns_7ns_9_1_1.
INFO-FLOW: Append model resnet_top_1_mul_3ns_7ns_9_1_1
INFO-FLOW: Found component resnet_top_1_resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s_weight_buf_3x3_1bkb.
INFO-FLOW: Append model resnet_top_1_resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s_weight_buf_3x3_1bkb
INFO-FLOW: Handling components in module [resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_s.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_s.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_s.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s_ds_fm_buf_1cud.
INFO-FLOW: Append model resnet_top_1_resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s_ds_fm_buf_1cud
INFO-FLOW: Handling components in module [resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_2.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_2.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_2.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_2.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_2.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_2.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_256_184_320_64_184_320_1_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_256_184_320_64_184_320_1_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_layer1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1.compgen.tcl 
INFO-FLOW: Found component resnet_top_1_faddfsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model resnet_top_1_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component resnet_top_1_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model resnet_top_1_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component resnet_top_1_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model resnet_top_1_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component resnet_top_1_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model resnet_top_1_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component resnet_top_1_resnet_layer1_resnet_layer_in_fm_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model resnet_top_1_resnet_layer1_resnet_layer_in_fm_1_RAM_AUTO_1R1W
INFO-FLOW: Found component resnet_top_1_resnet_layer1_out_fm_buf_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model resnet_top_1_resnet_layer1_out_fm_buf_1_RAM_AUTO_1R1W
INFO-FLOW: Found component resnet_top_1_resnet_layer1_partial_out_fm_buf_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model resnet_top_1_resnet_layer1_partial_out_fm_buf_1_RAM_AUTO_1R1W
INFO-FLOW: Found component resnet_top_1_resnet_layer1_param_buf_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model resnet_top_1_resnet_layer1_param_buf_1_RAM_AUTO_1R1W
INFO-FLOW: Found component resnet_top_1_resnet_layer1_weight_buf_1x1_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model resnet_top_1_resnet_layer1_weight_buf_1x1_1_RAM_AUTO_1R1W
INFO-FLOW: Found component resnet_top_1_resnet_layer1_in_fm_buf_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model resnet_top_1_resnet_layer1_in_fm_buf_1_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [resnet_top_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.compgen.tcl 
INFO-FLOW: Append model resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_1
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_1
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_1
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_1
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_1
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_1
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_64_184_320_256_184_320_1_0_s
INFO-FLOW: Append model resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_s
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_s
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_64_184_320_64_184_320_1_0_s
INFO-FLOW: Append model resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9
INFO-FLOW: Append model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_s
INFO-FLOW: Append model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI
INFO-FLOW: Append model resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s
INFO-FLOW: Append model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI
INFO-FLOW: Append model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2
INFO-FLOW: Append model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_s
INFO-FLOW: Append model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI
INFO-FLOW: Append model resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s
INFO-FLOW: Append model resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12
INFO-FLOW: Append model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI
INFO-FLOW: Append model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1
INFO-FLOW: Append model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2
INFO-FLOW: Append model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_s
INFO-FLOW: Append model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2
INFO-FLOW: Append model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI
INFO-FLOW: Append model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI
INFO-FLOW: Append model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_s
INFO-FLOW: Append model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_s
INFO-FLOW: Append model resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s
INFO-FLOW: Append model resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_2
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_2
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_2
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_2
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_2
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_2
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_256_184_320_64_184_320_1_0_s
INFO-FLOW: Append model resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18
INFO-FLOW: Append model resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21
INFO-FLOW: Append model resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24
INFO-FLOW: Append model resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27
INFO-FLOW: Append model resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30
INFO-FLOW: Append model resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33
INFO-FLOW: Append model resnet_layer1
INFO-FLOW: Append model resnet_top_1
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: resnet_top_1_mac_muladd_7ns_8ns_8ns_15_4_1 resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_mul_7ns_7ns_13_1_1 resnet_top_1_ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1 resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_mul_6ns_7ns_12_1_1 resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_mac_muladd_7ns_6ns_6ns_13_4_1 resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1 resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_mul_3ns_7ns_8_1_1 resnet_top_1_mac_muladd_9ns_8ns_8ns_17_4_1 resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_fcmp_32ns_32ns_1_2_no_dsp_1 resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_mac_muladd_7ns_8ns_9s_16_4_1 resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_mul_3ns_7ns_9_1_1 resnet_top_1_resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s_weight_buf_3x3_1bkb resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s_ds_fm_buf_1cud resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_flow_control_loop_pipe_sequential_init resnet_top_1_faddfsub_32ns_32ns_32_5_full_dsp_1 resnet_top_1_fadd_32ns_32ns_32_5_full_dsp_1 resnet_top_1_fmul_32ns_32ns_32_4_max_dsp_1 resnet_top_1_fmul_32ns_32ns_32_4_max_dsp_1 resnet_top_1_resnet_layer1_resnet_layer_in_fm_1_RAM_AUTO_1R1W resnet_top_1_resnet_layer1_out_fm_buf_1_RAM_AUTO_1R1W resnet_top_1_resnet_layer1_partial_out_fm_buf_1_RAM_AUTO_1R1W resnet_top_1_resnet_layer1_param_buf_1_RAM_AUTO_1R1W resnet_top_1_resnet_layer1_weight_buf_1x1_1_RAM_AUTO_1R1W resnet_top_1_resnet_layer1_in_fm_buf_1_RAM_AUTO_1R1W resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_1 resnet_bottleneck_conv1_bn1_64_184_320_256_184_320_1_0_s resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_s resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_s resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO resnet_bottleneck_conv1_bn1_64_184_320_64_184_320_1_0_s resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_s resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_s resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_s resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_s resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_s resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_2 resnet_bottleneck_conv1_bn1_256_184_320_64_184_320_1_0_s resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33 resnet_layer1 resnet_top_1
INFO-FLOW: Generating /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model resnet_top_1_mac_muladd_7ns_8ns_8ns_15_4_1
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_mul_7ns_7ns_13_1_1
INFO-FLOW: To file: write model resnet_top_1_ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_mul_6ns_7ns_12_1_1
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_mac_muladd_7ns_6ns_6ns_13_4_1
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_mul_3ns_7ns_8_1_1
INFO-FLOW: To file: write model resnet_top_1_mac_muladd_9ns_8ns_8ns_17_4_1
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_mac_muladd_7ns_8ns_9s_16_4_1
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_mul_3ns_7ns_9_1_1
INFO-FLOW: To file: write model resnet_top_1_resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s_weight_buf_3x3_1bkb
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s_ds_fm_buf_1cud
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_1_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model resnet_top_1_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model resnet_top_1_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model resnet_top_1_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model resnet_top_1_resnet_layer1_resnet_layer_in_fm_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model resnet_top_1_resnet_layer1_out_fm_buf_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model resnet_top_1_resnet_layer1_partial_out_fm_buf_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model resnet_top_1_resnet_layer1_param_buf_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model resnet_top_1_resnet_layer1_weight_buf_1x1_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model resnet_top_1_resnet_layer1_in_fm_buf_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_1
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_1
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_1
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_1
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_1
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_1
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_64_184_320_256_184_320_1_0_s
INFO-FLOW: To file: write model resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_s
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_s
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_64_184_320_64_184_320_1_0_s
INFO-FLOW: To file: write model resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9
INFO-FLOW: To file: write model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_s
INFO-FLOW: To file: write model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI
INFO-FLOW: To file: write model resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s
INFO-FLOW: To file: write model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI
INFO-FLOW: To file: write model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2
INFO-FLOW: To file: write model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_s
INFO-FLOW: To file: write model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI
INFO-FLOW: To file: write model resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s
INFO-FLOW: To file: write model resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12
INFO-FLOW: To file: write model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI
INFO-FLOW: To file: write model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1
INFO-FLOW: To file: write model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2
INFO-FLOW: To file: write model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_s
INFO-FLOW: To file: write model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2
INFO-FLOW: To file: write model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI
INFO-FLOW: To file: write model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI
INFO-FLOW: To file: write model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_s
INFO-FLOW: To file: write model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_s
INFO-FLOW: To file: write model resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s
INFO-FLOW: To file: write model resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_2
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_2
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_2
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_2
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_2
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_2
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_256_184_320_64_184_320_1_0_s
INFO-FLOW: To file: write model resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18
INFO-FLOW: To file: write model resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21
INFO-FLOW: To file: write model resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24
INFO-FLOW: To file: write model resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27
INFO-FLOW: To file: write model resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30
INFO-FLOW: To file: write model resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33
INFO-FLOW: To file: write model resnet_layer1
INFO-FLOW: To file: write model resnet_top_1
INFO-FLOW: Generating /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/vhdl' dstVlogDir='/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/vlog' tclDir='/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db' modelList='resnet_top_1_mac_muladd_7ns_8ns_8ns_15_4_1
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_mul_7ns_7ns_13_1_1
resnet_top_1_ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_mul_6ns_7ns_12_1_1
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_mac_muladd_7ns_6ns_6ns_13_4_1
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_mul_3ns_7ns_8_1_1
resnet_top_1_mac_muladd_9ns_8ns_8ns_17_4_1
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_fcmp_32ns_32ns_1_2_no_dsp_1
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_mac_muladd_7ns_8ns_9s_16_4_1
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_mul_3ns_7ns_9_1_1
resnet_top_1_resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s_weight_buf_3x3_1bkb
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s_ds_fm_buf_1cud
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_faddfsub_32ns_32ns_32_5_full_dsp_1
resnet_top_1_fadd_32ns_32ns_32_5_full_dsp_1
resnet_top_1_fmul_32ns_32ns_32_4_max_dsp_1
resnet_top_1_fmul_32ns_32ns_32_4_max_dsp_1
resnet_top_1_resnet_layer1_resnet_layer_in_fm_1_RAM_AUTO_1R1W
resnet_top_1_resnet_layer1_out_fm_buf_1_RAM_AUTO_1R1W
resnet_top_1_resnet_layer1_partial_out_fm_buf_1_RAM_AUTO_1R1W
resnet_top_1_resnet_layer1_param_buf_1_RAM_AUTO_1R1W
resnet_top_1_resnet_layer1_weight_buf_1x1_1_RAM_AUTO_1R1W
resnet_top_1_resnet_layer1_in_fm_buf_1_RAM_AUTO_1R1W
resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_1
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_1
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_1
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_1
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_1
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_1
resnet_bottleneck_conv1_bn1_64_184_320_256_184_320_1_0_s
resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_s
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_s
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO
resnet_bottleneck_conv1_bn1_64_184_320_64_184_320_1_0_s
resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_s
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI
resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_s
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI
resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s
resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_s
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_s
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_s
resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s
resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_2
resnet_bottleneck_conv1_bn1_256_184_320_64_184_320_1_0_s
resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18
resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21
resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24
resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27
resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30
resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33
resnet_layer1
resnet_top_1
' expOnly='0'
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_64_184_320_256_184_320_1_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_64_184_320_64_184_320_1_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_256_184_320_64_184_320_1_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7.5 seconds. CPU system time: 0.72 seconds. Elapsed time: 9.84 seconds; current allocated memory: 2.300 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='resnet_top_1_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='resnet_top_1_mac_muladd_7ns_8ns_8ns_15_4_1
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_mul_7ns_7ns_13_1_1
resnet_top_1_ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_mul_6ns_7ns_12_1_1
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_mac_muladd_7ns_6ns_6ns_13_4_1
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_mul_3ns_7ns_8_1_1
resnet_top_1_mac_muladd_9ns_8ns_8ns_17_4_1
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_fcmp_32ns_32ns_1_2_no_dsp_1
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_mac_muladd_7ns_8ns_9s_16_4_1
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_mul_3ns_7ns_9_1_1
resnet_top_1_resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s_weight_buf_3x3_1bkb
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s_ds_fm_buf_1cud
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_flow_control_loop_pipe_sequential_init
resnet_top_1_faddfsub_32ns_32ns_32_5_full_dsp_1
resnet_top_1_fadd_32ns_32ns_32_5_full_dsp_1
resnet_top_1_fmul_32ns_32ns_32_4_max_dsp_1
resnet_top_1_fmul_32ns_32ns_32_4_max_dsp_1
resnet_top_1_resnet_layer1_resnet_layer_in_fm_1_RAM_AUTO_1R1W
resnet_top_1_resnet_layer1_out_fm_buf_1_RAM_AUTO_1R1W
resnet_top_1_resnet_layer1_partial_out_fm_buf_1_RAM_AUTO_1R1W
resnet_top_1_resnet_layer1_param_buf_1_RAM_AUTO_1R1W
resnet_top_1_resnet_layer1_weight_buf_1x1_1_RAM_AUTO_1R1W
resnet_top_1_resnet_layer1_in_fm_buf_1_RAM_AUTO_1R1W
resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_1
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_1
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_1
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_1
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_1
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_1
resnet_bottleneck_conv1_bn1_64_184_320_256_184_320_1_0_s
resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_s
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_s
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO
resnet_bottleneck_conv1_bn1_64_184_320_64_184_320_1_0_s
resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_s
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI
resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_s
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI
resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s
resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_s
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_s
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_s
resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s
resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_2
resnet_bottleneck_conv1_bn1_256_184_320_64_184_320_1_0_s
resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18
resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21
resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24
resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27
resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30
resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33
resnet_layer1
resnet_top_1
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.rtl_wrap.cfg.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.compgen.dataonly.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_64_184_320_256_184_320_1_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_64_184_320_64_184_320_1_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_256_184_320_64_184_320_1_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_1.constraint.tcl 
Execute       sc_get_clocks resnet_top_1 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/resnet_top_1_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/resnet_top_1_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/resnet_top_1_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/resnet_top_1_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST resnet_top_1 MODULE2INSTS {resnet_top_1 resnet_top_1 resnet_layer1 grp_resnet_layer1_fu_183 resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 grp_resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3_fu_106 resnet_bottleneck_conv1_bn1_64_184_320_256_184_320_1_0_s grp_resnet_bottleneck_conv1_bn1_64_184_320_256_184_320_1_0_s_fu_114 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_1_fu_354 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_1_fu_366 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_1_fu_375 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_1_fu_383 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1_fu_392 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_1_fu_468 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_1_fu_476 resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 grp_resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6_fu_136 resnet_bottleneck_conv1_bn1_64_184_320_64_184_320_1_0_s grp_resnet_bottleneck_conv1_bn1_64_184_320_64_184_320_1_0_s_fu_144 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_s grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_s_fu_334 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_fu_346 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_fu_355 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_fu_363 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_fu_371 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_s grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_s_fu_447 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_fu_455 resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 grp_resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9_fu_166 resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s grp_resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s_fu_174 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_s grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_s_fu_205 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI_fu_219 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI_fu_228 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_fu_236 resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s_fu_244 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_s grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_s_fu_255 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI_fu_263 resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 grp_resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12_fu_200 resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s grp_resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s_fu_208 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI_fu_362 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1 grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1_fu_374 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_s grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_s_fu_383 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_fu_391 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI_fu_400 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_fu_411 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI_fu_487 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_s grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_s_fu_495 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_s grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_s_fu_503 resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 grp_resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15_fu_238 resnet_bottleneck_conv1_bn1_256_184_320_64_184_320_1_0_s grp_resnet_bottleneck_conv1_bn1_256_184_320_64_184_320_1_0_s_fu_248 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_2_fu_352 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_2_fu_365 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_2_fu_373 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_2_fu_383 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2_fu_392 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_2_fu_468 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_2_fu_476 resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 grp_resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18_fu_272 resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 grp_resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21_fu_280 resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 grp_resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24_fu_288 resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 grp_resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27_fu_298 resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 grp_resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30_fu_306 resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33 grp_resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33_fu_314} INST2MODULE {resnet_top_1 resnet_top_1 grp_resnet_layer1_fu_183 resnet_layer1 grp_resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3_fu_106 resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 grp_resnet_bottleneck_conv1_bn1_64_184_320_256_184_320_1_0_s_fu_114 resnet_bottleneck_conv1_bn1_64_184_320_256_184_320_1_0_s grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_1_fu_354 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_1_fu_366 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_1_fu_375 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_1_fu_383 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1_fu_392 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_1_fu_468 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_1_fu_476 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_1 grp_resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6_fu_136 resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 grp_resnet_bottleneck_conv1_bn1_64_184_320_64_184_320_1_0_s_fu_144 resnet_bottleneck_conv1_bn1_64_184_320_64_184_320_1_0_s grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_s_fu_334 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_s grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_fu_346 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_fu_355 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_fu_363 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_fu_371 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_s_fu_447 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_s grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_fu_455 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO grp_resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9_fu_166 resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 grp_resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s_fu_174 resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_s_fu_205 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_s grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI_fu_219 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI_fu_228 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_fu_236 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s_fu_244 resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_s_fu_255 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_s grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI_fu_263 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI grp_resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12_fu_200 resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 grp_resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s_fu_208 resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI_fu_362 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1_fu_374 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1 grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_s_fu_383 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_s grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_fu_391 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI_fu_400 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_fu_411 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI_fu_487 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_s_fu_495 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_s grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_s_fu_503 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_s grp_resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15_fu_238 resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 grp_resnet_bottleneck_conv1_bn1_256_184_320_64_184_320_1_0_s_fu_248 resnet_bottleneck_conv1_bn1_256_184_320_64_184_320_1_0_s grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_2_fu_352 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_2_fu_365 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_2_fu_373 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_2_fu_383 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2_fu_392 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_2_fu_468 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_2_fu_476 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_2 grp_resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18_fu_272 resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 grp_resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21_fu_280 resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 grp_resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24_fu_288 resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 grp_resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27_fu_298 resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 grp_resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30_fu_306 resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 grp_resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33_fu_314 resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33} INSTDATA {resnet_top_1 {DEPTH 1 CHILDREN grp_resnet_layer1_fu_183} grp_resnet_layer1_fu_183 {DEPTH 2 CHILDREN {grp_resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3_fu_106 grp_resnet_bottleneck_conv1_bn1_64_184_320_256_184_320_1_0_s_fu_114 grp_resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6_fu_136 grp_resnet_bottleneck_conv1_bn1_64_184_320_64_184_320_1_0_s_fu_144 grp_resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9_fu_166 grp_resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s_fu_174 grp_resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12_fu_200 grp_resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s_fu_208 grp_resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15_fu_238 grp_resnet_bottleneck_conv1_bn1_256_184_320_64_184_320_1_0_s_fu_248 grp_resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18_fu_272 grp_resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21_fu_280 grp_resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24_fu_288 grp_resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27_fu_298 grp_resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30_fu_306 grp_resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33_fu_314}} grp_resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3_fu_106 {DEPTH 3 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_64_184_320_256_184_320_1_0_s_fu_114 {DEPTH 3 CHILDREN {grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_1_fu_354 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_1_fu_366 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_1_fu_375 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_1_fu_383 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1_fu_392 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_1_fu_468 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_1_fu_476}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_1_fu_354 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_1_fu_366 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_1_fu_375 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_1_fu_383 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1_fu_392 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_1_fu_468 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_1_fu_476 {DEPTH 4 CHILDREN {}} grp_resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6_fu_136 {DEPTH 3 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_64_184_320_64_184_320_1_0_s_fu_144 {DEPTH 3 CHILDREN {grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_s_fu_334 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_fu_346 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_fu_355 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_fu_363 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_fu_371 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_s_fu_447 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_fu_455}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_s_fu_334 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_fu_346 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_fu_355 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_fu_363 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_fu_371 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_s_fu_447 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_fu_455 {DEPTH 4 CHILDREN {}} grp_resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9_fu_166 {DEPTH 3 CHILDREN {}} grp_resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s_fu_174 {DEPTH 3 CHILDREN {grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_s_fu_205 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI_fu_219 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI_fu_228 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_fu_236 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s_fu_244 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_s_fu_255 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI_fu_263}} grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_s_fu_205 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI_fu_219 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI_fu_228 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_fu_236 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s_fu_244 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_s_fu_255 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI_fu_263 {DEPTH 4 CHILDREN {}} grp_resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12_fu_200 {DEPTH 3 CHILDREN {}} grp_resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s_fu_208 {DEPTH 3 CHILDREN {grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI_fu_362 grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1_fu_374 grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_s_fu_383 grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_fu_391 grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI_fu_400 grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_fu_411 grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI_fu_487 grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_s_fu_495 grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_s_fu_503}} grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI_fu_362 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1_fu_374 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_s_fu_383 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_fu_391 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI_fu_400 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_fu_411 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI_fu_487 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_s_fu_495 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_s_fu_503 {DEPTH 4 CHILDREN {}} grp_resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15_fu_238 {DEPTH 3 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_256_184_320_64_184_320_1_0_s_fu_248 {DEPTH 3 CHILDREN {grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_2_fu_352 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_2_fu_365 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_2_fu_373 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_2_fu_383 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2_fu_392 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_2_fu_468 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_2_fu_476}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_2_fu_352 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_2_fu_365 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_2_fu_373 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_2_fu_383 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2_fu_392 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_2_fu_468 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_2_fu_476 {DEPTH 4 CHILDREN {}} grp_resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18_fu_272 {DEPTH 3 CHILDREN {}} grp_resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21_fu_280 {DEPTH 3 CHILDREN {}} grp_resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24_fu_288 {DEPTH 3 CHILDREN {}} grp_resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27_fu_298 {DEPTH 3 CHILDREN {}} grp_resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30_fu_306 {DEPTH 3 CHILDREN {}} grp_resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33_fu_314 {DEPTH 3 CHILDREN {}}} MODULEDATA {resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_1_fu_150_p2 SOURCE ./resnet_layer1.cpp:30 VARIABLE add_ln30_1 LOOP VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_162_p2 SOURCE ./resnet_layer1.cpp:30 VARIABLE add_ln30 LOOP VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U1 SOURCE ./resnet_layer1.cpp:36 VARIABLE mul_ln36 LOOP VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_245_p2 SOURCE ./resnet_layer1.cpp:32 VARIABLE add_ln32 LOOP VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U1 SOURCE ./resnet_layer1.cpp:36 VARIABLE add_ln36 LOOP VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_1_fu_314_p2 SOURCE ./resnet_layer1.cpp:36 VARIABLE add_ln36_1 LOOP VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_2_fu_327_p2 SOURCE ./resnet_layer1.cpp:36 VARIABLE add_ln36_2 LOOP VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_276_p2 SOURCE ./resnet_layer1.cpp:34 VARIABLE add_ln34 LOOP VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_1_fu_186_p2 SOURCE ./resnet_layer1.cpp:32 VARIABLE add_ln32_1 LOOP VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_258_p2 SOURCE ./resnet_util1.h:44 VARIABLE empty LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_4_fu_186_p2 SOURCE ./resnet_util1.h:42 VARIABLE add_ln42_4 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_198_p2 SOURCE ./resnet_util1.h:42 VARIABLE add_ln42 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U5 SOURCE ./resnet_util1.h:57 VARIABLE mul_ln57 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U6 SOURCE ./resnet_util1.h:68 VARIABLE mul_ln68 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_322_p2 SOURCE ./resnet_util1.h:44 VARIABLE add_ln44 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U7 SOURCE ./resnet_util1.h:57 VARIABLE add_ln57 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U7 SOURCE ./resnet_util1.h:44 VARIABLE mul_ln44 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_357_p2 SOURCE ./resnet_util1.h:44 VARIABLE p_mid1 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U6 SOURCE ./resnet_util1.h:68 VARIABLE add_ln68_10 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_11_fu_444_p2 SOURCE ./resnet_util1.h:68 VARIABLE add_ln68_11 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U7 SOURCE ./resnet_util1.h:57 VARIABLE add_ln57_5 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_399_p2 SOURCE ./resnet_util1.h:68 VARIABLE add_ln68 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_12_fu_460_p2 SOURCE ./resnet_util1.h:68 VARIABLE add_ln68_12 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_404_p2 SOURCE ./resnet_util1.h:46 VARIABLE add_ln46 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_5_fu_222_p2 SOURCE ./resnet_util1.h:44 VARIABLE add_ln44_5 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_fu_90_p2 SOURCE ./resnet_util1.h:106 VARIABLE add_ln106 LOOP VITIS_LOOP_106_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_fu_100_p2 SOURCE ./resnet_util1.h:108 VARIABLE add_ln108 LOOP VITIS_LOOP_106_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_9_fu_1384_p2 SOURCE ./resnet_conv_1x1.cpp:12 VARIABLE add_ln12_9 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_1396_p2 SOURCE ./resnet_conv_1x1.cpp:12 VARIABLE add_ln12 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U23 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_ln26 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_1434_p2 SOURCE ./resnet_conv_1x1.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_315_fu_1465_p2 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_ln26_315 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_2566_p2 SOURCE ./resnet_conv_1x1.cpp:15 VARIABLE add_ln15 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_4_fu_143_p2 SOURCE ./resnet_util1.h:163 VARIABLE add_ln163_4 LOOP VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_fu_158_p2 SOURCE ./resnet_util1.h:163 VARIABLE add_ln163 LOOP VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U92 SOURCE ./resnet_util1.h:170 VARIABLE mul_ln170 LOOP VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_fu_239_p2 SOURCE ./resnet_util1.h:165 VARIABLE add_ln165 LOOP VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U92 SOURCE ./resnet_util1.h:170 VARIABLE add_ln170 LOOP VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_fu_263_p2 SOURCE ./resnet_util1.h:167 VARIABLE add_ln167 LOOP VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_5_fu_200_p2 SOURCE ./resnet_util1.h:165 VARIABLE add_ln165_5 LOOP VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_4_fu_126_p2 SOURCE ./resnet_util1.h:146 VARIABLE add_ln146_4 LOOP VITIS_LOOP_146_1_VITIS_LOOP_148_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_fu_168_p2 SOURCE ./resnet_util1.h:146 VARIABLE add_ln146 LOOP VITIS_LOOP_146_1_VITIS_LOOP_148_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_2_fu_196_p2 SOURCE ./resnet_util1.h:150 VARIABLE add_ln150_2 LOOP VITIS_LOOP_146_1_VITIS_LOOP_148_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_fu_202_p2 SOURCE ./resnet_util1.h:150 VARIABLE add_ln150 LOOP VITIS_LOOP_146_1_VITIS_LOOP_148_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_fu_149_p2 SOURCE ./resnet_util1.h:148 VARIABLE add_ln148 LOOP VITIS_LOOP_146_1_VITIS_LOOP_148_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_178_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12 LOOP VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_3_fu_190_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12_3 LOOP VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U101 SOURCE ./resnet_batchnorm.cpp:22 VARIABLE mul_ln22 LOOP VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_7_fu_391_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12_7 LOOP VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_271_p2 SOURCE ./resnet_batchnorm.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U101 SOURCE ./resnet_batchnorm.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_343_p2 SOURCE ./resnet_batchnorm.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_5_fu_224_p2 SOURCE ./resnet_batchnorm.cpp:18 VARIABLE add_ln18_5 LOOP VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_274_p2 SOURCE ./resnet_util1.h:191 VARIABLE empty LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_7_fu_179_p2 SOURCE ./resnet_util1.h:189 VARIABLE add_ln189_7 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_fu_191_p2 SOURCE ./resnet_util1.h:189 VARIABLE add_ln189 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U104 SOURCE ./resnet_util1.h:195 VARIABLE mul_ln195 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U105 SOURCE ./resnet_util1.h:189 VARIABLE add_ln189_6 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U105 SOURCE ./resnet_util1.h:195 VARIABLE mul_ln195_4 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_fu_292_p2 SOURCE ./resnet_util1.h:191 VARIABLE add_ln191 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U104 SOURCE ./resnet_util1.h:195 VARIABLE add_ln195_19 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid187_fu_324_p2 SOURCE ./resnet_util1.h:191 VARIABLE p_mid187 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U105 SOURCE ./resnet_util1.h:195 VARIABLE add_ln195_21 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_22_fu_423_p2 SOURCE ./resnet_util1.h:195 VARIABLE add_ln195_22 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_fu_340_p2 SOURCE ./resnet_util1.h:195 VARIABLE add_ln195 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_24_fu_440_p2 SOURCE ./resnet_util1.h:195 VARIABLE add_ln195_24 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_fu_345_p2 SOURCE ./resnet_util1.h:193 VARIABLE add_ln193 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_4_fu_215_p2 SOURCE ./resnet_util1.h:191 VARIABLE add_ln191_4 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_64_184_320_256_184_320_1_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_50_fu_555_p2 SOURCE {} VARIABLE empty_50 LOOP VITIS_LOOP_215_1_VITIS_LOOP_217_2_VITIS_LOOP_222_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln215_2_fu_567_p2 SOURCE ./resnet_util1.h:215 VARIABLE add_ln215_2 LOOP VITIS_LOOP_215_1_VITIS_LOOP_217_2_VITIS_LOOP_222_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln215_fu_576_p2 SOURCE ./resnet_util1.h:215 VARIABLE add_ln215 LOOP VITIS_LOOP_215_1_VITIS_LOOP_217_2_VITIS_LOOP_222_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_7ns_8_1_1_U112 SOURCE ./resnet_util1.h:217 VARIABLE p_mid2132 LOOP VITIS_LOOP_215_1_VITIS_LOOP_217_2_VITIS_LOOP_222_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln217_fu_663_p2 SOURCE ./resnet_util1.h:217 VARIABLE add_ln217 LOOP VITIS_LOOP_215_1_VITIS_LOOP_217_2_VITIS_LOOP_222_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1119_fu_712_p2 SOURCE ./resnet_util1.h:217 VARIABLE p_mid1119 LOOP VITIS_LOOP_215_1_VITIS_LOOP_217_2_VITIS_LOOP_222_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln234_3_fu_758_p2 SOURCE ./resnet_util1.h:234 VARIABLE add_ln234_3 LOOP VITIS_LOOP_234_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln234_fu_770_p2 SOURCE ./resnet_util1.h:234 VARIABLE add_ln234 LOOP VITIS_LOOP_234_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_51_fu_780_p2 SOURCE ./resnet_conv_1x1.cpp:7 VARIABLE empty_51 LOOP VITIS_LOOP_234_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln222_fu_794_p2 SOURCE ./resnet_util1.h:222 VARIABLE add_ln222 LOOP VITIS_LOOP_215_1_VITIS_LOOP_217_2_VITIS_LOOP_222_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln217_1_fu_799_p2 SOURCE ./resnet_util1.h:217 VARIABLE add_ln217_1 LOOP VITIS_LOOP_215_1_VITIS_LOOP_217_2_VITIS_LOOP_222_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_1_fu_141_p2 SOURCE ./resnet_layer1.cpp:51 VARIABLE add_ln51_1 LOOP VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_153_p2 SOURCE ./resnet_layer1.cpp:51 VARIABLE add_ln51 LOOP VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_8ns_17_4_1_U127 SOURCE ./resnet_layer1.cpp:57 VARIABLE mul_ln57 LOOP VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_236_p2 SOURCE ./resnet_layer1.cpp:53 VARIABLE add_ln53 LOOP VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_8ns_17_4_1_U127 SOURCE ./resnet_layer1.cpp:57 VARIABLE add_ln57 LOOP VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_1_fu_305_p2 SOURCE ./resnet_layer1.cpp:57 VARIABLE add_ln57_1 LOOP VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_2_fu_318_p2 SOURCE ./resnet_layer1.cpp:57 VARIABLE add_ln57_2 LOOP VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_267_p2 SOURCE ./resnet_layer1.cpp:55 VARIABLE add_ln55 LOOP VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1_fu_177_p2 SOURCE ./resnet_layer1.cpp:53 VARIABLE add_ln53_1 LOOP VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_46_fu_258_p2 SOURCE ./resnet_util1.h:44 VARIABLE empty_46 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_3_fu_186_p2 SOURCE ./resnet_util1.h:42 VARIABLE add_ln42_3 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_198_p2 SOURCE ./resnet_util1.h:42 VARIABLE add_ln42 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U131 SOURCE ./resnet_util1.h:57 VARIABLE mul_ln57 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U132 SOURCE ./resnet_util1.h:68 VARIABLE mul_ln68 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_322_p2 SOURCE ./resnet_util1.h:44 VARIABLE add_ln44 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U133 SOURCE ./resnet_util1.h:57 VARIABLE add_ln57 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U133 SOURCE ./resnet_util1.h:44 VARIABLE mul_ln44 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_357_p2 SOURCE ./resnet_util1.h:44 VARIABLE p_mid1 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U132 SOURCE ./resnet_util1.h:68 VARIABLE add_ln68_7 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_8_fu_444_p2 SOURCE ./resnet_util1.h:68 VARIABLE add_ln68_8 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U133 SOURCE ./resnet_util1.h:57 VARIABLE add_ln57_4 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_399_p2 SOURCE ./resnet_util1.h:68 VARIABLE add_ln68 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_9_fu_460_p2 SOURCE ./resnet_util1.h:68 VARIABLE add_ln68_9 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_404_p2 SOURCE ./resnet_util1.h:46 VARIABLE add_ln46 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_4_fu_222_p2 SOURCE ./resnet_util1.h:44 VARIABLE add_ln44_4 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_fu_90_p2 SOURCE ./resnet_util1.h:106 VARIABLE add_ln106 LOOP VITIS_LOOP_106_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_fu_100_p2 SOURCE ./resnet_util1.h:108 VARIABLE add_ln108 LOOP VITIS_LOOP_106_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_7_fu_1384_p2 SOURCE ./resnet_conv_1x1.cpp:12 VARIABLE add_ln12_7 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_1396_p2 SOURCE ./resnet_conv_1x1.cpp:12 VARIABLE add_ln12 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U147 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_ln26 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_6_fu_1434_p2 SOURCE ./resnet_conv_1x1.cpp:18 VARIABLE add_ln18_6 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_189_fu_1465_p2 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_ln26_189 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_2566_p2 SOURCE ./resnet_conv_1x1.cpp:15 VARIABLE add_ln15 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_3_fu_143_p2 SOURCE ./resnet_util1.h:163 VARIABLE add_ln163_3 LOOP VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_fu_158_p2 SOURCE ./resnet_util1.h:163 VARIABLE add_ln163 LOOP VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U215 SOURCE ./resnet_util1.h:170 VARIABLE mul_ln170 LOOP VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_fu_239_p2 SOURCE ./resnet_util1.h:165 VARIABLE add_ln165 LOOP VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U215 SOURCE ./resnet_util1.h:170 VARIABLE add_ln170 LOOP VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_fu_263_p2 SOURCE ./resnet_util1.h:167 VARIABLE add_ln167 LOOP VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_4_fu_200_p2 SOURCE ./resnet_util1.h:165 VARIABLE add_ln165_4 LOOP VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_3_fu_114_p2 SOURCE ./resnet_util1.h:146 VARIABLE add_ln146_3 LOOP VITIS_LOOP_146_1_VITIS_LOOP_148_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_fu_126_p2 SOURCE ./resnet_util1.h:146 VARIABLE add_ln146 LOOP VITIS_LOOP_146_1_VITIS_LOOP_148_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_fu_170_p2 SOURCE ./resnet_util1.h:150 VARIABLE add_ln150 LOOP VITIS_LOOP_146_1_VITIS_LOOP_148_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_fu_176_p2 SOURCE ./resnet_util1.h:148 VARIABLE add_ln148 LOOP VITIS_LOOP_146_1_VITIS_LOOP_148_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_195_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12 LOOP VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_2_fu_207_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12_2 LOOP VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U223 SOURCE ./resnet_batchnorm.cpp:22 VARIABLE mul_ln22 LOOP VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_8_fu_408_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12_8 LOOP VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_288_p2 SOURCE ./resnet_batchnorm.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U223 SOURCE ./resnet_batchnorm.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_360_p2 SOURCE ./resnet_batchnorm.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_6_fu_241_p2 SOURCE ./resnet_batchnorm.cpp:18 VARIABLE add_ln18_6 LOOP VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_48_fu_266_p2 SOURCE ./resnet_util1.h:191 VARIABLE empty_48 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_5_fu_171_p2 SOURCE ./resnet_util1.h:189 VARIABLE add_ln189_5 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_fu_183_p2 SOURCE ./resnet_util1.h:189 VARIABLE add_ln189 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U227 SOURCE ./resnet_util1.h:195 VARIABLE mul_ln195 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U228 SOURCE ./resnet_util1.h:195 VARIABLE mul_ln195_3 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_fu_284_p2 SOURCE ./resnet_util1.h:191 VARIABLE add_ln191 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U227 SOURCE ./resnet_util1.h:195 VARIABLE add_ln195_13 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid187_fu_316_p2 SOURCE ./resnet_util1.h:191 VARIABLE p_mid187 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U228 SOURCE ./resnet_util1.h:195 VARIABLE add_ln195_15 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_16_fu_415_p2 SOURCE ./resnet_util1.h:195 VARIABLE add_ln195_16 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_fu_332_p2 SOURCE ./resnet_util1.h:195 VARIABLE add_ln195 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_18_fu_432_p2 SOURCE ./resnet_util1.h:195 VARIABLE add_ln195_18 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_fu_337_p2 SOURCE ./resnet_util1.h:193 VARIABLE add_ln193 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_3_fu_207_p2 SOURCE ./resnet_util1.h:191 VARIABLE add_ln191_3 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_64_184_320_64_184_320_1_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln215_1_fu_489_p2 SOURCE ./resnet_util1.h:215 VARIABLE add_ln215_1 LOOP VITIS_LOOP_215_1_VITIS_LOOP_217_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln215_fu_501_p2 SOURCE ./resnet_util1.h:215 VARIABLE add_ln215 LOOP VITIS_LOOP_215_1_VITIS_LOOP_217_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_7ns_8_1_1_U233 SOURCE ./resnet_util1.h:217 VARIABLE p_mid2117 LOOP VITIS_LOOP_215_1_VITIS_LOOP_217_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_49_fu_592_p2 SOURCE ./resnet_util1.h:217 VARIABLE empty_49 LOOP VITIS_LOOP_215_1_VITIS_LOOP_217_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln234_2_fu_603_p2 SOURCE ./resnet_util1.h:234 VARIABLE add_ln234_2 LOOP VITIS_LOOP_234_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln234_fu_615_p2 SOURCE ./resnet_util1.h:234 VARIABLE add_ln234 LOOP VITIS_LOOP_234_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln217_fu_630_p2 SOURCE ./resnet_util1.h:217 VARIABLE add_ln217 LOOP VITIS_LOOP_215_1_VITIS_LOOP_217_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_1_fu_145_p2 SOURCE ./resnet_layer1.cpp:73 VARIABLE add_ln73_1 LOOP VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_157_p2 SOURCE ./resnet_layer1.cpp:73 VARIABLE add_ln73 LOOP VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U247 SOURCE ./resnet_layer1.cpp:79 VARIABLE mul_ln79 LOOP VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_240_p2 SOURCE ./resnet_layer1.cpp:75 VARIABLE add_ln75 LOOP VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U247 SOURCE ./resnet_layer1.cpp:79 VARIABLE add_ln79 LOOP VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_1_fu_309_p2 SOURCE ./resnet_layer1.cpp:79 VARIABLE add_ln79_1 LOOP VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_2_fu_322_p2 SOURCE ./resnet_layer1.cpp:79 VARIABLE add_ln79_2 LOOP VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_271_p2 SOURCE ./resnet_layer1.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_1_fu_181_p2 SOURCE ./resnet_layer1.cpp:75 VARIABLE add_ln75_1 LOOP VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_338_p2 SOURCE ./resnet_util1.h:44 VARIABLE tmp LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_2_fu_208_p2 SOURCE ./resnet_util1.h:42 VARIABLE add_ln42_2 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_220_p2 SOURCE ./resnet_util1.h:42 VARIABLE add_ln42 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U250 SOURCE ./resnet_util1.h:51 VARIABLE mul_ln51 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_9s_16_4_1_U251 SOURCE ./resnet_util1.h:68 VARIABLE mul_ln68 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_303_p2 SOURCE ./resnet_util1.h:44 VARIABLE add_ln44 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U252 SOURCE ./resnet_util1.h:51 VARIABLE add_ln51 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U252 SOURCE ./resnet_util1.h:44 VARIABLE mul_ln44 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_mid1_fu_391_p2 SOURCE ./resnet_util1.h:44 VARIABLE tmp_mid1 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_2_fu_408_p2 SOURCE ./resnet_util1.h:44 VARIABLE add_ln44_2 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_9s_16_4_1_U251 SOURCE ./resnet_util1.h:68 VARIABLE add_ln68_4 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U252 SOURCE ./resnet_util1.h:51 VARIABLE add_ln51_2 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_474_p2 SOURCE ./resnet_util1.h:68 VARIABLE add_ln68 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_1_fu_539_p2 SOURCE ./resnet_util1.h:68 VARIABLE add_ln68_1 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_498_p2 SOURCE ./resnet_util1.h:46 VARIABLE add_ln46 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_3_fu_244_p2 SOURCE ./resnet_util1.h:44 VARIABLE add_ln44_3 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln122_1_fu_158_p2 SOURCE ./resnet_util1.h:122 VARIABLE add_ln122_1 LOOP VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITIS_LOOP_126_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln122_fu_176_p2 SOURCE ./resnet_util1.h:122 VARIABLE add_ln122 LOOP VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITIS_LOOP_126_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln128_fu_341_p2 SOURCE ./resnet_util1.h:128 VARIABLE sub_ln128 LOOP VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITIS_LOOP_126_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln128_fu_208_p2 SOURCE ./resnet_util1.h:128 VARIABLE add_ln128 LOOP VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITIS_LOOP_126_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln128_1_fu_230_p2 SOURCE ./resnet_util1.h:128 VARIABLE sub_ln128_1 LOOP VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITIS_LOOP_126_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_254_p2 SOURCE ./resnet_util1.h:124 VARIABLE add_ln124 LOOP VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITIS_LOOP_126_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln128_1_fu_360_p2 SOURCE ./resnet_util1.h:128 VARIABLE add_ln128_1 LOOP VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITIS_LOOP_126_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln128_2_fu_388_p2 SOURCE ./resnet_util1.h:128 VARIABLE add_ln128_2 LOOP VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITIS_LOOP_126_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln126_fu_282_p2 SOURCE ./resnet_util1.h:126 VARIABLE add_ln126 LOOP VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITIS_LOOP_126_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_1_fu_288_p2 SOURCE ./resnet_util1.h:124 VARIABLE add_ln124_1 LOOP VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITIS_LOOP_126_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_342_p2 SOURCE ./resnet_conv_3x3.cpp:27 VARIABLE empty LOOP CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_1_fu_191_p2 SOURCE ./resnet_conv_3x3.cpp:23 VARIABLE add_ln23_1 LOOP CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_206_p2 SOURCE ./resnet_conv_3x3.cpp:23 VARIABLE add_ln23 LOOP CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U267 SOURCE ./resnet_conv_3x3.cpp:40 VARIABLE mul_ln40 LOOP CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln40_fu_250_p2 SOURCE ./resnet_conv_3x3.cpp:40 VARIABLE sub_ln40 LOOP CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_fu_278_p2 SOURCE ./resnet_conv_3x3.cpp:27 VARIABLE add_ln27 LOOP CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_310_p2 SOURCE ./resnet_conv_3x3.cpp:40 VARIABLE add_ln40 LOOP CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid158_fu_377_p2 SOURCE ./resnet_conv_3x3.cpp:27 VARIABLE p_mid158 LOOP CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U268 SOURCE ./resnet_conv_3x3.cpp:40 VARIABLE add_ln40_1 LOOP CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U268 SOURCE ./resnet_conv_3x3.cpp:40 VARIABLE mul_ln40_1 LOOP CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_410_p2 SOURCE ./resnet_conv_3x3.cpp:33 VARIABLE add_ln33 LOOP CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U268 SOURCE ./resnet_conv_3x3.cpp:40 VARIABLE add_ln40_3 LOOP CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_415_p2 SOURCE ./resnet_conv_3x3.cpp:29 VARIABLE add_ln29 LOOP CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_1_fu_432_p2 SOURCE ./resnet_conv_3x3.cpp:27 VARIABLE add_ln27_1 LOOP CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_2_fu_143_p2 SOURCE ./resnet_util1.h:163 VARIABLE add_ln163_2 LOOP VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_fu_158_p2 SOURCE ./resnet_util1.h:163 VARIABLE add_ln163 LOOP VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U274 SOURCE ./resnet_util1.h:170 VARIABLE mul_ln170 LOOP VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_fu_239_p2 SOURCE ./resnet_util1.h:165 VARIABLE add_ln165 LOOP VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U274 SOURCE ./resnet_util1.h:170 VARIABLE add_ln170 LOOP VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_fu_263_p2 SOURCE ./resnet_util1.h:167 VARIABLE add_ln167 LOOP VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_3_fu_200_p2 SOURCE ./resnet_util1.h:165 VARIABLE add_ln165_3 LOOP VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_2_fu_114_p2 SOURCE ./resnet_util1.h:146 VARIABLE add_ln146_2 LOOP VITIS_LOOP_146_1_VITIS_LOOP_148_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_fu_126_p2 SOURCE ./resnet_util1.h:146 VARIABLE add_ln146 LOOP VITIS_LOOP_146_1_VITIS_LOOP_148_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_fu_170_p2 SOURCE ./resnet_util1.h:150 VARIABLE add_ln150 LOOP VITIS_LOOP_146_1_VITIS_LOOP_148_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_fu_176_p2 SOURCE ./resnet_util1.h:148 VARIABLE add_ln148 LOOP VITIS_LOOP_146_1_VITIS_LOOP_148_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_3_fu_195_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12_3 LOOP VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_207_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12 LOOP VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U282 SOURCE ./resnet_batchnorm.cpp:22 VARIABLE mul_ln22 LOOP VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_4_fu_408_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12_4 LOOP VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_288_p2 SOURCE ./resnet_batchnorm.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U282 SOURCE ./resnet_batchnorm.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_360_p2 SOURCE ./resnet_batchnorm.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_3_fu_241_p2 SOURCE ./resnet_batchnorm.cpp:18 VARIABLE add_ln18_3 LOOP VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_43_fu_266_p2 SOURCE ./resnet_util1.h:191 VARIABLE empty_43 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_4_fu_171_p2 SOURCE ./resnet_util1.h:189 VARIABLE add_ln189_4 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_fu_183_p2 SOURCE ./resnet_util1.h:189 VARIABLE add_ln189 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U285 SOURCE ./resnet_util1.h:195 VARIABLE mul_ln195 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U286 SOURCE ./resnet_util1.h:195 VARIABLE mul_ln195_2 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_fu_284_p2 SOURCE ./resnet_util1.h:191 VARIABLE add_ln191 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U285 SOURCE ./resnet_util1.h:195 VARIABLE add_ln195_7 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1146_fu_316_p2 SOURCE ./resnet_util1.h:191 VARIABLE p_mid1146 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U286 SOURCE ./resnet_util1.h:195 VARIABLE add_ln195_9 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_10_fu_415_p2 SOURCE ./resnet_util1.h:195 VARIABLE add_ln195_10 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_fu_332_p2 SOURCE ./resnet_util1.h:195 VARIABLE add_ln195 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_12_fu_432_p2 SOURCE ./resnet_util1.h:195 VARIABLE add_ln195_12 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_fu_337_p2 SOURCE ./resnet_util1.h:193 VARIABLE add_ln193 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_2_fu_207_p2 SOURCE ./resnet_util1.h:191 VARIABLE add_ln191_2 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln275_1_fu_297_p2 SOURCE ./resnet_util1.h:275 VARIABLE add_ln275_1 LOOP VITIS_LOOP_275_1_VITIS_LOOP_277_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln275_fu_309_p2 SOURCE ./resnet_util1.h:275 VARIABLE add_ln275 LOOP VITIS_LOOP_275_1_VITIS_LOOP_277_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_7ns_9_1_1_U291 SOURCE ./resnet_util1.h:184 VARIABLE mul_ln184 LOOP VITIS_LOOP_275_1_VITIS_LOOP_277_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_44_fu_431_p2 SOURCE ./resnet_util1.h:184 VARIABLE empty_44 LOOP VITIS_LOOP_275_1_VITIS_LOOP_277_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln294_1_fu_438_p2 SOURCE ./resnet_util1.h:294 VARIABLE add_ln294_1 LOOP VITIS_LOOP_294_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln294_fu_450_p2 SOURCE ./resnet_util1.h:294 VARIABLE add_ln294 LOOP VITIS_LOOP_294_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U292 SOURCE ./resnet_conv_3x3.cpp:13 VARIABLE add_ln13_1 LOOP VITIS_LOOP_13_1_VITIS_LOOP_16_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_fu_495_p2 SOURCE ./resnet_conv_3x3.cpp:13 VARIABLE add_ln13 LOOP VITIS_LOOP_13_1_VITIS_LOOP_16_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_529_p2 SOURCE ./resnet_conv_3x3.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_13_1_VITIS_LOOP_16_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_535_p2 SOURCE ./resnet_conv_3x3.cpp:16 VARIABLE add_ln16 LOOP VITIS_LOOP_13_1_VITIS_LOOP_16_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln277_fu_465_p2 SOURCE ./resnet_util1.h:277 VARIABLE add_ln277 LOOP VITIS_LOOP_275_1_VITIS_LOOP_277_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_buf_3x3_1_U SOURCE {} VARIABLE weight_buf_3x3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 12 BRAM 2 URAM 0}} resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_1_fu_145_p2 SOURCE ./resnet_layer1.cpp:96 VARIABLE add_ln96_1 LOOP VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_fu_157_p2 SOURCE ./resnet_layer1.cpp:96 VARIABLE add_ln96 LOOP VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U304 SOURCE ./resnet_layer1.cpp:102 VARIABLE mul_ln102 LOOP VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_fu_240_p2 SOURCE ./resnet_layer1.cpp:98 VARIABLE add_ln98 LOOP VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U304 SOURCE ./resnet_layer1.cpp:102 VARIABLE add_ln102 LOOP VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_1_fu_309_p2 SOURCE ./resnet_layer1.cpp:102 VARIABLE add_ln102_1 LOOP VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_2_fu_322_p2 SOURCE ./resnet_layer1.cpp:102 VARIABLE add_ln102_2 LOOP VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_fu_271_p2 SOURCE ./resnet_layer1.cpp:100 VARIABLE add_ln100 LOOP VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_1_fu_181_p2 SOURCE ./resnet_layer1.cpp:98 VARIABLE add_ln98_1 LOOP VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_258_p2 SOURCE ./resnet_util1.h:44 VARIABLE empty LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_1_fu_186_p2 SOURCE ./resnet_util1.h:42 VARIABLE add_ln42_1 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_198_p2 SOURCE ./resnet_util1.h:42 VARIABLE add_ln42 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U307 SOURCE ./resnet_util1.h:57 VARIABLE mul_ln57 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U308 SOURCE ./resnet_util1.h:68 VARIABLE mul_ln68 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_322_p2 SOURCE ./resnet_util1.h:44 VARIABLE add_ln44 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U309 SOURCE ./resnet_util1.h:57 VARIABLE add_ln57 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U309 SOURCE ./resnet_util1.h:44 VARIABLE mul_ln44 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_357_p2 SOURCE ./resnet_util1.h:44 VARIABLE p_mid1 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U308 SOURCE ./resnet_util1.h:68 VARIABLE add_ln68_1 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_2_fu_444_p2 SOURCE ./resnet_util1.h:68 VARIABLE add_ln68_2 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U309 SOURCE ./resnet_util1.h:57 VARIABLE add_ln57_3 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_399_p2 SOURCE ./resnet_util1.h:68 VARIABLE add_ln68 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_3_fu_460_p2 SOURCE ./resnet_util1.h:68 VARIABLE add_ln68_3 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_404_p2 SOURCE ./resnet_util1.h:46 VARIABLE add_ln46 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_1_fu_222_p2 SOURCE ./resnet_util1.h:44 VARIABLE add_ln44_1 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_fu_90_p2 SOURCE ./resnet_util1.h:106 VARIABLE add_ln106 LOOP VITIS_LOOP_106_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_fu_100_p2 SOURCE ./resnet_util1.h:108 VARIABLE add_ln108 LOOP VITIS_LOOP_106_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_2_fu_1384_p2 SOURCE ./resnet_conv_1x1.cpp:12 VARIABLE add_ln12_2 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_1396_p2 SOURCE ./resnet_conv_1x1.cpp:12 VARIABLE add_ln12 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U323 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_ln26 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_1_fu_1434_p2 SOURCE ./resnet_conv_1x1.cpp:18 VARIABLE add_ln18_1 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_63_fu_1465_p2 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_ln26_63 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U322 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i_1 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U322 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i_3 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U322 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i_5 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U322 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i_7 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U322 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i_9 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U322 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i_10 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U322 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i_12 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U322 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i_14 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U322 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i_16 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U322 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i_18 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U322 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i_20 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U322 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i_22 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U322 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i_24 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U322 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i_26 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U322 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i_28 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U322 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i_30 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U320 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_31 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U322 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i_32 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U320 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_32 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U320 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_33 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U322 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i_34 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U320 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_34 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U320 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_35 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U322 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i_36 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U320 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_36 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U320 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_37 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U322 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i_38 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U320 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_38 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U320 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_39 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U322 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i_40 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U320 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_40 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U320 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_41 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U322 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i_42 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U320 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_42 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U320 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_43 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U322 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i_44 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U320 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_44 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U320 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_45 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U322 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i_46 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U320 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_46 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U320 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_47 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U322 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i_48 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U320 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_48 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U320 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_49 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U322 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i_50 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U320 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_50 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U320 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_51 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U322 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i_52 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U320 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_52 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U320 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_53 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U322 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i_54 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U320 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_54 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U320 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_55 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U322 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i_56 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U320 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_56 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U320 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_57 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U322 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i_58 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U320 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_58 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U320 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_59 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U322 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i_60 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U320 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_60 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U320 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_61 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U322 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i_62 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U320 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_62 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_2566_p2 SOURCE ./resnet_conv_1x1.cpp:15 VARIABLE add_ln15 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 5 BRAM 0 URAM 0}} resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_1_fu_143_p2 SOURCE ./resnet_util1.h:163 VARIABLE add_ln163_1 LOOP VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_fu_158_p2 SOURCE ./resnet_util1.h:163 VARIABLE add_ln163 LOOP VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U391 SOURCE ./resnet_util1.h:170 VARIABLE mul_ln170 LOOP VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_fu_239_p2 SOURCE ./resnet_util1.h:165 VARIABLE add_ln165 LOOP VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U391 SOURCE ./resnet_util1.h:170 VARIABLE add_ln170 LOOP VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_fu_263_p2 SOURCE ./resnet_util1.h:167 VARIABLE add_ln167 LOOP VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_2_fu_200_p2 SOURCE ./resnet_util1.h:165 VARIABLE add_ln165_2 LOOP VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_1_fu_126_p2 SOURCE ./resnet_util1.h:146 VARIABLE add_ln146_1 LOOP VITIS_LOOP_146_1_VITIS_LOOP_148_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_fu_168_p2 SOURCE ./resnet_util1.h:146 VARIABLE add_ln146 LOOP VITIS_LOOP_146_1_VITIS_LOOP_148_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_1_fu_196_p2 SOURCE ./resnet_util1.h:150 VARIABLE add_ln150_1 LOOP VITIS_LOOP_146_1_VITIS_LOOP_148_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_fu_202_p2 SOURCE ./resnet_util1.h:150 VARIABLE add_ln150 LOOP VITIS_LOOP_146_1_VITIS_LOOP_148_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_fu_149_p2 SOURCE ./resnet_util1.h:148 VARIABLE add_ln148 LOOP VITIS_LOOP_146_1_VITIS_LOOP_148_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_178_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12 LOOP VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_1_fu_190_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12_1 LOOP VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U399 SOURCE ./resnet_batchnorm.cpp:22 VARIABLE mul_ln22 LOOP VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_2_fu_391_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12_2 LOOP VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_271_p2 SOURCE ./resnet_batchnorm.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U399 SOURCE ./resnet_batchnorm.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_343_p2 SOURCE ./resnet_batchnorm.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_1_fu_224_p2 SOURCE ./resnet_batchnorm.cpp:18 VARIABLE add_ln18_1 LOOP VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_272_p2 SOURCE ./resnet_util1.h:86 VARIABLE empty LOOP VITIS_LOOP_84_1_VITIS_LOOP_86_2_VITIS_LOOP_88_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_2_fu_179_p2 SOURCE ./resnet_util1.h:84 VARIABLE add_ln84_2 LOOP VITIS_LOOP_84_1_VITIS_LOOP_86_2_VITIS_LOOP_88_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_fu_194_p2 SOURCE ./resnet_util1.h:84 VARIABLE add_ln84 LOOP VITIS_LOOP_84_1_VITIS_LOOP_86_2_VITIS_LOOP_88_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U403 SOURCE ./resnet_util1.h:90 VARIABLE mul_ln90 LOOP VITIS_LOOP_84_1_VITIS_LOOP_86_2_VITIS_LOOP_88_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U402 SOURCE ./resnet_util1.h:84 VARIABLE add_ln84_1 LOOP VITIS_LOOP_84_1_VITIS_LOOP_86_2_VITIS_LOOP_88_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U402 SOURCE ./resnet_util1.h:90 VARIABLE mul_ln90_1 LOOP VITIS_LOOP_84_1_VITIS_LOOP_86_2_VITIS_LOOP_88_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_293_p2 SOURCE ./resnet_util1.h:86 VARIABLE add_ln86 LOOP VITIS_LOOP_84_1_VITIS_LOOP_86_2_VITIS_LOOP_88_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U403 SOURCE ./resnet_util1.h:90 VARIABLE add_ln90_1 LOOP VITIS_LOOP_84_1_VITIS_LOOP_86_2_VITIS_LOOP_88_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid187_fu_321_p2 SOURCE ./resnet_util1.h:86 VARIABLE p_mid187 LOOP VITIS_LOOP_84_1_VITIS_LOOP_86_2_VITIS_LOOP_88_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U402 SOURCE ./resnet_util1.h:90 VARIABLE add_ln90_3 LOOP VITIS_LOOP_84_1_VITIS_LOOP_86_2_VITIS_LOOP_88_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_4_fu_386_p2 SOURCE ./resnet_util1.h:90 VARIABLE add_ln90_4 LOOP VITIS_LOOP_84_1_VITIS_LOOP_86_2_VITIS_LOOP_88_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_337_p2 SOURCE ./resnet_util1.h:90 VARIABLE add_ln90 LOOP VITIS_LOOP_84_1_VITIS_LOOP_86_2_VITIS_LOOP_88_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_6_fu_399_p2 SOURCE ./resnet_util1.h:90 VARIABLE add_ln90_6 LOOP VITIS_LOOP_84_1_VITIS_LOOP_86_2_VITIS_LOOP_88_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_342_p2 SOURCE ./resnet_util1.h:88 VARIABLE add_ln88 LOOP VITIS_LOOP_84_1_VITIS_LOOP_86_2_VITIS_LOOP_88_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_1_fu_236_p2 SOURCE ./resnet_util1.h:86 VARIABLE add_ln86_1 LOOP VITIS_LOOP_84_1_VITIS_LOOP_86_2_VITIS_LOOP_88_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_1_fu_167_p2 SOURCE ./resnet_batchnorm.cpp:123 VARIABLE add_ln123_1 LOOP VITIS_LOOP_123_1_VITIS_LOOP_125_2_VITIS_LOOP_127_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_fu_182_p2 SOURCE ./resnet_batchnorm.cpp:123 VARIABLE add_ln123 LOOP VITIS_LOOP_123_1_VITIS_LOOP_125_2_VITIS_LOOP_127_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U411 SOURCE ./resnet_batchnorm.cpp:129 VARIABLE mul_ln129 LOOP VITIS_LOOP_123_1_VITIS_LOOP_125_2_VITIS_LOOP_127_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_fu_263_p2 SOURCE ./resnet_batchnorm.cpp:125 VARIABLE add_ln125 LOOP VITIS_LOOP_123_1_VITIS_LOOP_125_2_VITIS_LOOP_127_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U411 SOURCE ./resnet_batchnorm.cpp:129 VARIABLE add_ln129 LOOP VITIS_LOOP_123_1_VITIS_LOOP_125_2_VITIS_LOOP_127_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_fu_287_p2 SOURCE ./resnet_batchnorm.cpp:127 VARIABLE add_ln127 LOOP VITIS_LOOP_123_1_VITIS_LOOP_125_2_VITIS_LOOP_127_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_1_fu_224_p2 SOURCE ./resnet_batchnorm.cpp:125 VARIABLE add_ln125_1 LOOP VITIS_LOOP_123_1_VITIS_LOOP_125_2_VITIS_LOOP_127_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_274_p2 SOURCE ./resnet_util1.h:191 VARIABLE empty LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_3_fu_179_p2 SOURCE ./resnet_util1.h:189 VARIABLE add_ln189_3 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_fu_191_p2 SOURCE ./resnet_util1.h:189 VARIABLE add_ln189 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U414 SOURCE ./resnet_util1.h:195 VARIABLE mul_ln195 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U415 SOURCE ./resnet_util1.h:189 VARIABLE add_ln189_2 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U415 SOURCE ./resnet_util1.h:195 VARIABLE mul_ln195_1 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_fu_292_p2 SOURCE ./resnet_util1.h:191 VARIABLE add_ln191 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U414 SOURCE ./resnet_util1.h:195 VARIABLE add_ln195_1 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1139_fu_324_p2 SOURCE ./resnet_util1.h:191 VARIABLE p_mid1139 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U415 SOURCE ./resnet_util1.h:195 VARIABLE add_ln195_3 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_4_fu_423_p2 SOURCE ./resnet_util1.h:195 VARIABLE add_ln195_4 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_fu_340_p2 SOURCE ./resnet_util1.h:195 VARIABLE add_ln195 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_6_fu_440_p2 SOURCE ./resnet_util1.h:195 VARIABLE add_ln195_6 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_fu_345_p2 SOURCE ./resnet_util1.h:193 VARIABLE add_ln193 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_1_fu_215_p2 SOURCE ./resnet_util1.h:191 VARIABLE add_ln191_1 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_39_fu_582_p2 SOURCE {} VARIABLE empty_39 LOOP VITIS_LOOP_335_1_VITIS_LOOP_337_2_VITIS_LOOP_342_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln335_1_fu_594_p2 SOURCE ./resnet_util1.h:335 VARIABLE add_ln335_1 LOOP VITIS_LOOP_335_1_VITIS_LOOP_337_2_VITIS_LOOP_342_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln335_fu_603_p2 SOURCE ./resnet_util1.h:335 VARIABLE add_ln335 LOOP VITIS_LOOP_335_1_VITIS_LOOP_337_2_VITIS_LOOP_342_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_7ns_8_1_1_U421 SOURCE ./resnet_util1.h:337 VARIABLE p_mid2184 LOOP VITIS_LOOP_335_1_VITIS_LOOP_337_2_VITIS_LOOP_342_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U422 SOURCE ./resnet_util1.h:337 VARIABLE add_ln337 LOOP VITIS_LOOP_335_1_VITIS_LOOP_337_2_VITIS_LOOP_342_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1171_fu_739_p2 SOURCE ./resnet_util1.h:337 VARIABLE p_mid1171 LOOP VITIS_LOOP_335_1_VITIS_LOOP_337_2_VITIS_LOOP_342_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln352_1_fu_785_p2 SOURCE ./resnet_util1.h:352 VARIABLE add_ln352_1 LOOP VITIS_LOOP_352_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln352_fu_797_p2 SOURCE ./resnet_util1.h:352 VARIABLE add_ln352 LOOP VITIS_LOOP_352_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_40_fu_807_p2 SOURCE ./resnet_conv_1x1.cpp:7 VARIABLE empty_40 LOOP VITIS_LOOP_352_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln342_fu_821_p2 SOURCE ./resnet_util1.h:342 VARIABLE add_ln342 LOOP VITIS_LOOP_335_1_VITIS_LOOP_337_2_VITIS_LOOP_342_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln337_1_fu_826_p2 SOURCE ./resnet_util1.h:337 VARIABLE add_ln337_1 LOOP VITIS_LOOP_335_1_VITIS_LOOP_337_2_VITIS_LOOP_342_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME ds_fm_buf_1_U SOURCE {} VARIABLE ds_fm_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 256 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 19 BRAM 256 URAM 0}} resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_1_fu_157_p2 SOURCE ./resnet_layer1.cpp:119 VARIABLE add_ln119_1 LOOP VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_fu_169_p2 SOURCE ./resnet_layer1.cpp:119 VARIABLE add_ln119 LOOP VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_8ns_17_4_1_U435 SOURCE ./resnet_layer1.cpp:126 VARIABLE mul_ln126 LOOP VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_252_p2 SOURCE ./resnet_layer1.cpp:121 VARIABLE add_ln121 LOOP VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_8ns_17_4_1_U435 SOURCE ./resnet_layer1.cpp:126 VARIABLE add_ln126 LOOP VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln126_1_fu_321_p2 SOURCE ./resnet_layer1.cpp:126 VARIABLE add_ln126_1 LOOP VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln126_2_fu_334_p2 SOURCE ./resnet_layer1.cpp:126 VARIABLE add_ln126_2 LOOP VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_fu_283_p2 SOURCE ./resnet_layer1.cpp:123 VARIABLE add_ln123 LOOP VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_1_fu_193_p2 SOURCE ./resnet_layer1.cpp:121 VARIABLE add_ln121_1 LOOP VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_45_fu_266_p2 SOURCE ./resnet_util1.h:44 VARIABLE empty_45 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_3_fu_194_p2 SOURCE ./resnet_util1.h:42 VARIABLE add_ln42_3 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_206_p2 SOURCE ./resnet_util1.h:42 VARIABLE add_ln42 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U439 SOURCE ./resnet_util1.h:57 VARIABLE mul_ln57 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U440 SOURCE ./resnet_util1.h:42 VARIABLE add_ln42_4 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U440 SOURCE ./resnet_util1.h:68 VARIABLE mul_ln68 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_330_p2 SOURCE ./resnet_util1.h:44 VARIABLE add_ln44 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U441 SOURCE ./resnet_util1.h:57 VARIABLE add_ln57 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U441 SOURCE ./resnet_util1.h:44 VARIABLE mul_ln44 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_365_p2 SOURCE ./resnet_util1.h:44 VARIABLE p_mid1 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U440 SOURCE ./resnet_util1.h:68 VARIABLE add_ln68_7 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_8_fu_452_p2 SOURCE ./resnet_util1.h:68 VARIABLE add_ln68_8 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U441 SOURCE ./resnet_util1.h:57 VARIABLE add_ln57_4 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_407_p2 SOURCE ./resnet_util1.h:68 VARIABLE add_ln68 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_9_fu_468_p2 SOURCE ./resnet_util1.h:68 VARIABLE add_ln68_9 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_412_p2 SOURCE ./resnet_util1.h:46 VARIABLE add_ln46 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_4_fu_230_p2 SOURCE ./resnet_util1.h:44 VARIABLE add_ln44_4 LOOP VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_fu_102_p2 SOURCE ./resnet_util1.h:106 VARIABLE add_ln106 LOOP VITIS_LOOP_106_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_fu_112_p2 SOURCE ./resnet_util1.h:108 VARIABLE add_ln108 LOOP VITIS_LOOP_106_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_1384_p2 SOURCE ./resnet_conv_1x1.cpp:12 VARIABLE add_ln12 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_4_fu_1396_p2 SOURCE ./resnet_conv_1x1.cpp:12 VARIABLE add_ln12_4 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U457 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_ln26 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_1434_p2 SOURCE ./resnet_conv_1x1.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_189_fu_1465_p2 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_ln26_189 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U456 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i5_1 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U456 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i5_3 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U456 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i5_5 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U456 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i5_7 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U456 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i5_9 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U456 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i5_10 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U456 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i5_12 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U456 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i5_14 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U456 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i5_16 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U456 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i5_18 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U456 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i5_20 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U456 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i5_22 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U456 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i5_24 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U456 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i5_26 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U456 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i5_28 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U456 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i5_30 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U454 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_32 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U456 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i5_32 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U454 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_33 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U454 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_34 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U456 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i5_34 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U454 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_35 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U454 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_36 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U456 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i5_36 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U454 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_37 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U454 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_38 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U456 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i5_38 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U454 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_39 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U454 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_40 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U456 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i5_40 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U454 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_41 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U454 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_42 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U456 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i5_42 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U454 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_43 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U454 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_44 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U456 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i5_44 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U454 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_45 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U454 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_46 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U456 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i5_46 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U454 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_47 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U454 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_48 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U456 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i5_48 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U454 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_49 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U454 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_50 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U456 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i5_50 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U454 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_51 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U454 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_52 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U456 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i5_52 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U454 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_53 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U454 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_54 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U456 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i5_54 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U454 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_55 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U454 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_56 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U456 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i5_56 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U454 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_57 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U454 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_58 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U456 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i5_58 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U454 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_59 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U454 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_60 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U456 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i5_60 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U454 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_61 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U454 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_62 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U456 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE mul_i5_62 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U454 SOURCE ./resnet_conv_1x1.cpp:26 VARIABLE add_i_s LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_2566_p2 SOURCE ./resnet_conv_1x1.cpp:15 VARIABLE add_ln15 LOOP VITIS_LOOP_12_1_VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 5 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_3_fu_160_p2 SOURCE ./resnet_util1.h:163 VARIABLE add_ln163_3 LOOP VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_fu_175_p2 SOURCE ./resnet_util1.h:163 VARIABLE add_ln163 LOOP VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U526 SOURCE ./resnet_util1.h:170 VARIABLE mul_ln170 LOOP VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_fu_256_p2 SOURCE ./resnet_util1.h:165 VARIABLE add_ln165 LOOP VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U526 SOURCE ./resnet_util1.h:170 VARIABLE add_ln170 LOOP VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_fu_280_p2 SOURCE ./resnet_util1.h:167 VARIABLE add_ln167 LOOP VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_4_fu_217_p2 SOURCE ./resnet_util1.h:165 VARIABLE add_ln165_4 LOOP VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_3_fu_114_p2 SOURCE ./resnet_util1.h:146 VARIABLE add_ln146_3 LOOP VITIS_LOOP_146_1_VITIS_LOOP_148_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_fu_126_p2 SOURCE ./resnet_util1.h:146 VARIABLE add_ln146 LOOP VITIS_LOOP_146_1_VITIS_LOOP_148_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_fu_170_p2 SOURCE ./resnet_util1.h:150 VARIABLE add_ln150 LOOP VITIS_LOOP_146_1_VITIS_LOOP_148_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_fu_176_p2 SOURCE ./resnet_util1.h:148 VARIABLE add_ln148 LOOP VITIS_LOOP_146_1_VITIS_LOOP_148_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_5_fu_195_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12_5 LOOP VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_207_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12 LOOP VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U535 SOURCE ./resnet_batchnorm.cpp:22 VARIABLE mul_ln22 LOOP VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_6_fu_408_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12_6 LOOP VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_288_p2 SOURCE ./resnet_batchnorm.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U535 SOURCE ./resnet_batchnorm.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_360_p2 SOURCE ./resnet_batchnorm.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_4_fu_241_p2 SOURCE ./resnet_batchnorm.cpp:18 VARIABLE add_ln18_4 LOOP VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_47_fu_266_p2 SOURCE ./resnet_util1.h:191 VARIABLE empty_47 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_5_fu_171_p2 SOURCE ./resnet_util1.h:189 VARIABLE add_ln189_5 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_fu_183_p2 SOURCE ./resnet_util1.h:189 VARIABLE add_ln189 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U538 SOURCE ./resnet_util1.h:195 VARIABLE mul_ln195 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U539 SOURCE ./resnet_util1.h:195 VARIABLE mul_ln195_3 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_fu_284_p2 SOURCE ./resnet_util1.h:191 VARIABLE add_ln191 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U538 SOURCE ./resnet_util1.h:195 VARIABLE add_ln195_13 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid190_fu_316_p2 SOURCE ./resnet_util1.h:191 VARIABLE p_mid190 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U539 SOURCE ./resnet_util1.h:195 VARIABLE add_ln195_15 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_16_fu_415_p2 SOURCE ./resnet_util1.h:195 VARIABLE add_ln195_16 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_fu_332_p2 SOURCE ./resnet_util1.h:195 VARIABLE add_ln195 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_18_fu_432_p2 SOURCE ./resnet_util1.h:195 VARIABLE add_ln195_18 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_fu_337_p2 SOURCE ./resnet_util1.h:193 VARIABLE add_ln193 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_3_fu_207_p2 SOURCE ./resnet_util1.h:191 VARIABLE add_ln191_3 LOOP VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_256_184_320_64_184_320_1_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln215_3_fu_510_p2 SOURCE ./resnet_util1.h:215 VARIABLE add_ln215_3 LOOP VITIS_LOOP_215_1_VITIS_LOOP_217_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln215_fu_522_p2 SOURCE ./resnet_util1.h:215 VARIABLE add_ln215 LOOP VITIS_LOOP_215_1_VITIS_LOOP_217_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_7ns_8_1_1_U544 SOURCE ./resnet_util1.h:217 VARIABLE p_mid2120 LOOP VITIS_LOOP_215_1_VITIS_LOOP_217_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_55_fu_614_p2 SOURCE ./resnet_util1.h:217 VARIABLE empty_55 LOOP VITIS_LOOP_215_1_VITIS_LOOP_217_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln224_fu_626_p2 SOURCE ./resnet_util1.h:224 VARIABLE add_ln224 LOOP VITIS_LOOP_224_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln234_4_fu_668_p2 SOURCE ./resnet_util1.h:234 VARIABLE add_ln234_4 LOOP VITIS_LOOP_234_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln234_fu_680_p2 SOURCE ./resnet_util1.h:234 VARIABLE add_ln234 LOOP VITIS_LOOP_234_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln217_fu_645_p2 SOURCE ./resnet_util1.h:217 VARIABLE add_ln217 LOOP VITIS_LOOP_215_1_VITIS_LOOP_217_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 16 BRAM 0 URAM 0}} resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_1_fu_145_p2 SOURCE ./resnet_layer1.cpp:143 VARIABLE add_ln143_1 LOOP VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_157_p2 SOURCE ./resnet_layer1.cpp:143 VARIABLE add_ln143 LOOP VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U556 SOURCE ./resnet_layer1.cpp:149 VARIABLE mul_ln149 LOOP VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_240_p2 SOURCE ./resnet_layer1.cpp:145 VARIABLE add_ln145 LOOP VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U556 SOURCE ./resnet_layer1.cpp:149 VARIABLE add_ln149 LOOP VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_1_fu_309_p2 SOURCE ./resnet_layer1.cpp:149 VARIABLE add_ln149_1 LOOP VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_2_fu_322_p2 SOURCE ./resnet_layer1.cpp:149 VARIABLE add_ln149_2 LOOP VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_fu_271_p2 SOURCE ./resnet_layer1.cpp:147 VARIABLE add_ln147 LOOP VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_1_fu_181_p2 SOURCE ./resnet_layer1.cpp:145 VARIABLE add_ln145_1 LOOP VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_1_fu_145_p2 SOURCE ./resnet_layer1.cpp:165 VARIABLE add_ln165_1 LOOP VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_fu_157_p2 SOURCE ./resnet_layer1.cpp:165 VARIABLE add_ln165 LOOP VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U559 SOURCE ./resnet_layer1.cpp:171 VARIABLE mul_ln171 LOOP VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_fu_240_p2 SOURCE ./resnet_layer1.cpp:167 VARIABLE add_ln167 LOOP VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U559 SOURCE ./resnet_layer1.cpp:171 VARIABLE add_ln171 LOOP VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_1_fu_309_p2 SOURCE ./resnet_layer1.cpp:171 VARIABLE add_ln171_1 LOOP VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_2_fu_322_p2 SOURCE ./resnet_layer1.cpp:171 VARIABLE add_ln171_2 LOOP VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_fu_271_p2 SOURCE ./resnet_layer1.cpp:169 VARIABLE add_ln169 LOOP VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_1_fu_181_p2 SOURCE ./resnet_layer1.cpp:167 VARIABLE add_ln167_1 LOOP VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_1_fu_157_p2 SOURCE ./resnet_layer1.cpp:187 VARIABLE add_ln187_1 LOOP VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_fu_169_p2 SOURCE ./resnet_layer1.cpp:187 VARIABLE add_ln187 LOOP VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_8ns_17_4_1_U562 SOURCE ./resnet_layer1.cpp:194 VARIABLE mul_ln194 LOOP VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_fu_252_p2 SOURCE ./resnet_layer1.cpp:189 VARIABLE add_ln189 LOOP VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_8ns_17_4_1_U562 SOURCE ./resnet_layer1.cpp:194 VARIABLE add_ln194 LOOP VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_1_fu_321_p2 SOURCE ./resnet_layer1.cpp:194 VARIABLE add_ln194_1 LOOP VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_2_fu_334_p2 SOURCE ./resnet_layer1.cpp:194 VARIABLE add_ln194_2 LOOP VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_fu_283_p2 SOURCE ./resnet_layer1.cpp:191 VARIABLE add_ln191 LOOP VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_1_fu_193_p2 SOURCE ./resnet_layer1.cpp:189 VARIABLE add_ln189_1 LOOP VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_1_fu_145_p2 SOURCE ./resnet_layer1.cpp:210 VARIABLE add_ln210_1 LOOP VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_fu_157_p2 SOURCE ./resnet_layer1.cpp:210 VARIABLE add_ln210 LOOP VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U566 SOURCE ./resnet_layer1.cpp:216 VARIABLE mul_ln216 LOOP VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_fu_240_p2 SOURCE ./resnet_layer1.cpp:212 VARIABLE add_ln212 LOOP VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U566 SOURCE ./resnet_layer1.cpp:216 VARIABLE add_ln216 LOOP VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_1_fu_309_p2 SOURCE ./resnet_layer1.cpp:216 VARIABLE add_ln216_1 LOOP VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_2_fu_322_p2 SOURCE ./resnet_layer1.cpp:216 VARIABLE add_ln216_2 LOOP VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln214_fu_271_p2 SOURCE ./resnet_layer1.cpp:214 VARIABLE add_ln214 LOOP VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_1_fu_181_p2 SOURCE ./resnet_layer1.cpp:212 VARIABLE add_ln212_1 LOOP VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_1_fu_145_p2 SOURCE ./resnet_layer1.cpp:232 VARIABLE add_ln232_1 LOOP VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_fu_157_p2 SOURCE ./resnet_layer1.cpp:232 VARIABLE add_ln232 LOOP VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U569 SOURCE ./resnet_layer1.cpp:238 VARIABLE mul_ln238 LOOP VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln234_fu_240_p2 SOURCE ./resnet_layer1.cpp:234 VARIABLE add_ln234 LOOP VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U569 SOURCE ./resnet_layer1.cpp:238 VARIABLE add_ln238 LOOP VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln238_1_fu_309_p2 SOURCE ./resnet_layer1.cpp:238 VARIABLE add_ln238_1 LOOP VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln238_2_fu_322_p2 SOURCE ./resnet_layer1.cpp:238 VARIABLE add_ln238_2 LOOP VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_fu_271_p2 SOURCE ./resnet_layer1.cpp:236 VARIABLE add_ln236 LOOP VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln234_1_fu_181_p2 SOURCE ./resnet_layer1.cpp:234 VARIABLE add_ln234_1 LOOP VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln254_1_fu_146_p2 SOURCE ./resnet_layer1.cpp:254 VARIABLE add_ln254_1 LOOP VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln254_fu_158_p2 SOURCE ./resnet_layer1.cpp:254 VARIABLE add_ln254 LOOP VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_8ns_17_4_1_U572 SOURCE ./resnet_layer1.cpp:260 VARIABLE mul_ln260 LOOP VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln256_fu_241_p2 SOURCE ./resnet_layer1.cpp:256 VARIABLE add_ln256 LOOP VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_8ns_17_4_1_U572 SOURCE ./resnet_layer1.cpp:260 VARIABLE add_ln260 LOOP VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln260_1_fu_310_p2 SOURCE ./resnet_layer1.cpp:260 VARIABLE add_ln260_1 LOOP VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln260_2_fu_323_p2 SOURCE ./resnet_layer1.cpp:260 VARIABLE add_ln260_2 LOOP VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_fu_272_p2 SOURCE ./resnet_layer1.cpp:258 VARIABLE add_ln258 LOOP VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln256_1_fu_182_p2 SOURCE ./resnet_layer1.cpp:256 VARIABLE add_ln256_1 LOOP VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_layer1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resnet_layer_in_fm_1_U SOURCE {} VARIABLE resnet_layer_in_fm_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 262144 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_fm_buf_1_U SOURCE {} VARIABLE out_fm_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 256 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME partial_out_fm_buf_1_U SOURCE {} VARIABLE partial_out_fm_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 256 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME param_buf_1_U SOURCE {} VARIABLE param_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resnet_layer_out_fm_1_U SOURCE {} VARIABLE resnet_layer_out_fm_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 262144 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME weight_buf_1x1_1_U SOURCE {} VARIABLE weight_buf_1x1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME in_fm_buf_1_U SOURCE {} VARIABLE in_fm_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 512 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME ds_fm_1_U SOURCE {} VARIABLE ds_fm_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 262144 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 80 BRAM 787718 URAM 0}} resnet_top_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_1_fu_285_p2 SOURCE ./resnet_top1.cpp:70 VARIABLE add_ln70_1 LOOP VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_297_p2 SOURCE ./resnet_top1.cpp:70 VARIABLE add_ln70 LOOP VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_8ns_17_4_1_U611 SOURCE ./resnet_top1.cpp:76 VARIABLE mul_ln76 LOOP VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_380_p2 SOURCE ./resnet_top1.cpp:72 VARIABLE add_ln72 LOOP VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_8ns_17_4_1_U611 SOURCE ./resnet_top1.cpp:76 VARIABLE add_ln76 LOOP VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_411_p2 SOURCE ./resnet_top1.cpp:74 VARIABLE add_ln74 LOOP VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_1_fu_321_p2 SOURCE ./resnet_top1.cpp:72 VARIABLE add_ln72_1 LOOP VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 81 BRAM 787718 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4.14 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.4 seconds; current allocated memory: 2.314 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for resnet_top_1.
INFO: [VLOG 209-307] Generating Verilog RTL for resnet_top_1.
Execute       syn_report -model resnet_top_1 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.73 MHz
Command     autosyn done; 167.26 sec.
Command   csynth_design done; 213.4 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 190.99 seconds. CPU system time: 10.7 seconds. Elapsed time: 213.4 seconds; current allocated memory: 854.180 MB.
Execute   cleanup_all 
Command   cleanup_all done; 0.2 sec.
