/*
 * This file is a part of Pocket Heroes Game project
 * 	http://www.pocketheroes.net
 *	https://code.google.com/p/pocketheroes/
 *
 * Copyright 2004-2010 by Robert Tarasov and Anton Stuk (iO UPG)
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */ 

#include "he.std.h"
#include "he.cpuf.h"

iCPUFeatures gCPUFeatures;


/* Symbolic constants for feature flags in CPUID standard feature flags */

#define CPUID_STD_FPU          0x00000001
#define CPUID_STD_VME          0x00000002
#define CPUID_STD_DEBUGEXT     0x00000004
#define CPUID_STD_4MPAGE       0x00000008
#define CPUID_STD_TSC          0x00000010
#define CPUID_STD_MSR          0x00000020
#define CPUID_STD_PAE          0x00000040
#define CPUID_STD_MCHKXCP      0x00000080
#define CPUID_STD_CMPXCHG8B    0x00000100
#define CPUID_STD_APIC         0x00000200
#define CPUID_STD_SYSENTER     0x00000800
#define CPUID_STD_MTRR         0x00001000
#define CPUID_STD_GPE          0x00002000
#define CPUID_STD_MCHKARCH     0x00004000
#define CPUID_STD_CMOV         0x00008000
#define CPUID_STD_PAT          0x00010000
#define CPUID_STD_PSE36        0x00020000
#define CPUID_STD_MMX          0x00800000
#define CPUID_STD_FXSAVE       0x01000000
#define CPUID_STD_SSE          0x02000000
#define CPUID_STD_SSE2         0x04000000



/* Symbolic constants for feature flags in CPUID extended feature flags */

#define CPUID_EXT_3DNOW        0x80000000
#define CPUID_EXT_AMD_3DNOWEXT 0x40000000
#define CPUID_EXT_AMD_MMXEXT   0x00400000


/* Symbolic constants for application specific feature flags */

#define FEATURE_CPUID          0x00000001
#define FEATURE_STD_FEATURES   0x00000002
#define FEATURE_EXT_FEATURES   0x00000004
#define FEATURE_TSC            0x00000010
#define FEATURE_MMX            0x00000020
#define FEATURE_CMOV           0x00000040
#define FEATURE_3DNOW          0x00000080
#define FEATURE_3DNOWEXT       0x00000100
#define FEATURE_MMXEXT         0x00000200
#define FEATURE_SSEFP          0x00000400
#define FEATURE_K6_MTRR        0x00000800
#define FEATURE_P6_MTRR        0x00001000
#define FEATURE_SSE2           0x00002000


/* get_feature_flags extracts all features the application wants to know
   about from CPUID information and returns a bit string of application
   specific feature bits. The following design criteria apply:

   1. Processor capabilities should be directly derived from CPUID feature bits
      wherever possible, instead of being derived from vendor strings and
      processor signatures. However, some features are not indicated by CPUID
      feature flags (whether basic or extended) and do require looking at
      vendor strings and processor signatures. Applications may also choose to
      implement pseudo capabilities, for example indicating performance
      levels.
   2. The basic feature flags returned by CPUID function #1 are compatible
      across all x86 processor vendors with very few exceptions and therefore
      common feature checks for things like MMX or TSC support do not require 
      a vendor check before evaluating the basic feature flag information.
      If unsure about a particular feature, review the processor vendor's 
      literature.
   3. 3DNow! is an open standard. Therefore 3DNow! capabilities are indicated
      by bit 31 in the extended feature flags regardless of processor vendor.
   4. Applications should always treat the floating-point part of SSE and
      the MMX part of SSE as separate capabilities because SSE FP requires
      OS support that might not be available, while SSE MMX works with all
      operating systems.
*/


uint32 get_feature_flags(void)
{
   uint32 result    = 0;
   uint32 signature = 0;
	char vendor[13]        = "UnknownVendr";  /* Needs to be exactly 12 chars */

   /* Define known vendor strings here */

   char vendorAMD[13]     = "AuthenticAMD";  /* Needs to be exactly 12 chars */

		/*;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
         ;; Step 1: Check if processor has CPUID support. Processor faults
         ;; with an illegal instruction exception if the instruction is not
         ;; supported. This step catches the exception and immediately returns
         ;; with feature string bits with all 0s, if the exception occurs.
         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;*/
	__try 
    {
		__asm xor    eax, eax
		__asm xor    ebx, ebx
		__asm xor    ecx, ecx
		__asm xor    edx, edx
		__asm cpuid
	}

	__except (/*EXCEPTION_EXECUTE_HANDLER*/0) 
    {
		return (0);
	}

	result |= FEATURE_CPUID;

	__asm 
    {

         //;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
         //;; Step 2: Check if CPUID supports function 1 (signature/std features)
         //;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

         xor     eax, eax						//; CPUID function #0
         cpuid									//; largest std func/vendor string
         mov     dword ptr [vendor], ebx		//; save 
         mov     dword ptr [vendor+4], edx		//;  vendor
         mov     dword ptr [vendor+8], ecx		//;   string
         test    eax, eax						//; largest standard function==0?
         jz      $no_standard_features			//; yes, no standard features func
         or      [result], FEATURE_STD_FEATURES	//; does have standard features

         //;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
         //;; Step 3: Get standard feature flags and signature
         //;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

         mov     eax, 1							//; CPUID function #1 
         cpuid									//; get signature/std feature flgs
         mov     [signature], eax				//; save processor signature

         //;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
         //;; Step 4: Extract desired features from standard feature flags
         //;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

         //;; Check for time stamp counter support

         mov     ecx, CPUID_STD_TSC				//; bit 4 indicates TSC support
         and     ecx, edx						//; supports TSC ? CPUID_STD_TSC:0
         neg     ecx							//; supports TSC ? CY : NC
         sbb     ecx, ecx						//; supports TSC ? 0xffffffff:0
         and     ecx, FEATURE_TSC				//; supports TSC ? FEATURE_TSC:0
         or      [result], ecx					//; merge into feature flags

         //;; Check for MMX support

         mov     ecx, CPUID_STD_MMX				//; bit 23 indicates MMX support
         and     ecx, edx						//; supports MMX ? CPUID_STD_MMX:0
         neg     ecx							//; supports MMX ? CY : NC
         sbb     ecx, ecx						//; supports MMX ? 0xffffffff:0  
         and     ecx, FEATURE_MMX				//; supports MMX ? FEATURE_MMX:0
         or      [result], ecx					//; merge into feature flags

         //;; Check for CMOV support

         mov     ecx, CPUID_STD_CMOV			//; bit 15 indicates CMOV support
         and     ecx, edx						//; supports CMOV?CPUID_STD_CMOV:0
         neg     ecx							//; supports CMOV ? CY : NC
         sbb     ecx, ecx						//; supports CMOV ? 0xffffffff:0
         and     ecx, FEATURE_CMOV				//; supports CMOV ? FEATURE_CMOV:0
         or      [result], ecx					//; merge into feature flags
         
         //;; Check support for P6-style MTRRs

         mov     ecx, CPUID_STD_MTRR			//; bit 12 indicates MTRR support
         and     ecx, edx						//; supports MTRR?CPUID_STD_MTRR:0
         neg     ecx							//; supports MTRR ? CY : NC
         sbb     ecx, ecx						//; supports MTRR ? 0xffffffff:0
         and     ecx, FEATURE_P6_MTRR			//; supports MTRR ? FEATURE_MTRR:0
         or      [result], ecx					//; merge into feature flags

         //;; Check for initial SSE support. There can still be partial SSE
         //;; support. Step 9 will check for partial support.

         mov     ecx, CPUID_STD_SSE						//; bit 25 indicates SSE support
         and     ecx, edx								//; supports SSE ? CPUID_STD_SSE:0
         neg     ecx									//; supports SSE ? CY : NC
         sbb     ecx, ecx								//; supports SSE ? 0xffffffff:0
         and     ecx, (FEATURE_MMXEXT+FEATURE_SSEFP)	//; supports SSE ? 
														//; FEATURE_MMXEXT+FEATURE_SSEFP:0
         or      [result], ecx							//; merge into feature flags

         //;; Check for SSE2 support
         mov     ecx, CPUID_STD_SSE2			//; bit 26 indicates SSE2 support
         and     ecx, edx						//; supports SSE2 ? CPUID_STD_SSE2 : 0
         neg     ecx							//; supports SSE2 ? CY : NC
         sbb     ecx, ecx						//; supports SSE2 ? 0xffffffff:0
         and     ecx, (FEATURE_SSE2)			//; supports SSE2 ? FEATURE_SSE2 : 0
         or      [result], ecx					//; merge into feature flags

         //;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
         //;; Step 5: Check for CPUID extended functions
         //;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

         mov     eax, 0x80000000				//; extended function 0x80000000
         cpuid									//; largest extended function
         cmp     eax, 0x80000000				//; no function > 0x80000000 ?
         jbe     $no_extended_features			//; yes, no extended feature flags
         or      [result], FEATURE_EXT_FEATURES	//; does have ext. feature flags

         //;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
         //;; Step 6: Get extended feature flags 
         //;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

         mov     eax, 0x80000001				//; CPUID ext. function 0x80000001
         cpuid									//; EDX = extended feature flags
         
         //;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
         //;; Step 7: Extract vendor independent features from extended flags 
         //;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

         //;; Check for 3DNow! support (vendor independent)

         mov     ecx, CPUID_EXT_3DNOW			//; bit 31 indicates 3DNow! supprt
         and     ecx, edx						//; supp 3DNow! ?CPUID_EXT_3DNOW:0
         neg     ecx							//; supports 3DNow! ? CY : NC
         sbb     ecx, ecx						//; supports 3DNow! ? 0xffffffff:0
         and     ecx, FEATURE_3DNOW				//; support 3DNow!?FEATURE_3DNOW:0
         or      [result], ecx					//; merge into feature flags

         //;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
         //;; Step 8: Determine CPU vendor
         //;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

         lea     esi, vendorAMD					//; AMD's vendor string
         lea     edi, vendor					//; this CPU's vendor string
         mov     ecx, 12						//; strings are 12 characters
         cld									//; compare lowest to highest
         repe    cmpsb							//; current vendor str == AMD's ?
         jnz     $not_AMD						//; no, CPU vendor is not AMD

         //;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
         //;; Step 9: Check AMD specific extended features
         //;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

         mov     ecx, CPUID_EXT_AMD_3DNOWEXT	//; bit 30 indicates 3DNow! ext.
         and     ecx, edx						//; 3DNow! ext? 
         neg     ecx							//; 3DNow! ext ? CY : NC
         sbb     ecx, ecx						//; 3DNow! ext ? 0xffffffff : 0
         and     ecx, FEATURE_3DNOWEXT			//; 3DNow! ext?FEATURE_3DNOWEXT:0
         or      [result], ecx					//; merge into feature flags

         test    [result], FEATURE_MMXEXT		//; determined SSE MMX support?
         jnz     $has_mmxext					//; yes, don't need to check again

         //;; Check support for AMD's multimedia instruction set additions 

         mov     ecx, CPUID_EXT_AMD_MMXEXT		//; bit 22 indicates MMX extension
         and     ecx, edx						//; MMX ext?CPUID_EXT_AMD_MMXEXT:0
         neg     ecx							//; MMX ext? CY : NC
         sbb     ecx, ecx						//; MMX ext? 0xffffffff : 0
         and     ecx, FEATURE_MMXEXT			//; MMX ext ? FEATURE_MMXEXT:0
         or      [result], ecx					//; merge into feature flags
        
      $has_mmxext:

         //;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
         //;; Step 10: Check AMD-specific features not reported by CPUID
         //;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

         //;; Check support for AMD-K6 processor-style MTRRs          
       
         mov     eax, [signature] 			//; get processor signature
         and     eax, 0xFFF 				//; extract family/model/stepping
         cmp     eax, 0x588 				//; CPU < AMD-K6-2/CXT ? CY : NC
         sbb     edx, edx 					//; CPU < AMD-K6-2/CXT ? 0xffffffff:0
         not     edx 						//; CPU < AMD-K6-2/CXT ? 0:0xffffffff
         cmp     eax, 0x600 				//; CPU < AMD Athlon ? CY : NC
         sbb     ecx, ecx 					//; CPU < AMD-K6 ? 0xffffffff:0
         and     ecx, edx 					//; (CPU>=AMD-K6-2/CXT)&& 
											//; (CPU<AMD Athlon) ? 0xffffffff:0
         and     ecx, FEATURE_K6_MTRR 		//; (CPU>=AMD-K6-2/CXT)&& 
											//; (CPU<AMD Athlon) ? FEATURE_K6_MTRR:0
         or      [result], ecx 				//; merge into feature flags

         jmp     $all_done 					//; desired features determined

      $not_AMD:

         /* Extract features specific to non AMD CPUs */

      $no_extended_features:
      $no_standard_features:
      $all_done:
   }

   /* The FP part of SSE introduces a new architectural state and therefore
      requires support from the operating system. So even if CPUID indicates
      support for SSE FP, the application might not be able to use it. If
      CPUID indicates support for SSE FP, check here whether it is also
      supported by the OS, and turn off the SSE FP feature bit if there 
      is no OS support for SSE FP.
  
      Operating systems that do not support SSE FP return an illegal
      instruction exception if execution of an SSE FP instruction is performed. 
      Here, a sample SSE FP instruction is executed, and is checked for an 
      exception using the (non-standard) __try/__except mechanism 
      of Microsoft Visual C. 
   */

   if (result & FEATURE_SSEFP) 
   {
       __try 
       {
          __asm _emit 0x0f 
          __asm _emit 0x56 
          __asm _emit 0xC0    //;; orps xmm0, xmm0
          return (result);         
       }

       __except (/*EXCEPTION_EXECUTE_HANDLER*/0) 
       {
           result &= ~FEATURE_SSEFP;

           // If we can not support SSE, then we can not support SSE2.
           result &= ~FEATURE_SSE2;
       }
   }

   return (result);
}

iCPUFeatures DetectCPUFeatures(void)
{
    uint32 CPU;
    iCPUFeatures Features;

	Features.Reset();

    CPU = get_feature_flags ();

    if (CPU & FEATURE_MMX)
        Features.x86_MMX = true;

    if (CPU & FEATURE_CMOV)
        Features.x86_CMOV = true;

    if (CPU & FEATURE_3DNOW)
        Features.x86_3DNow = true;

    // Is FEATURE_3DNOWEXT the same as 3DNow!2 ?
    if (CPU & FEATURE_3DNOWEXT)
        Features.x86_3DNowExt = true;

    // SSE comes in two parts, an extension to MMX (or Integer SSE) and Floating 
    // Point SSE (actually, the instructions that work on the 128-bit registers)
    // Before we say that "SSE is available" we check for both.
    // See Note #4 at the beginning of this file, within AMD's comments
    // Also, we'd rather refer to MMX, SSE, and SSE2 instead of "MMX, SSE/Int,
    // SSE/FPU, SSE2/Int, SSE2/FPU". It's cleaner that way, and only cuts off
    // support in a few instances (ie, someone running Windows 95).

    if ((CPU & FEATURE_SSEFP)  &&  (CPU & FEATURE_MMXEXT))
        Features.x86_SSE = true;

    if (CPU & FEATURE_SSE2)
        Features.x86_SSE2 = true;
    return (Features);
}

void InitCPUFeatures (void)
{
    gCPUFeatures = DetectCPUFeatures ();
}


// --------------------------------------------------------
//
//         Constructor Functions - CPUInfo Class
//
// --------------------------------------------------------
CPUInfo::CPUInfo ()
{
	memset(this,0,sizeof(CPUInfo));
	// Check to see if this processor supports CPUID.
	if (DoesCPUSupportCPUID ()) {
		// Retrieve the CPU details.
		RetrieveCPUIdentity ();
		RetrieveCPUFeatures ();
		if (!RetrieveCPUClockSpeed ()) RetrieveClassicalCPUClockSpeed ();

		// Attempt to retrieve cache information.
		if (!RetrieveCPUCacheDetails ()) RetrieveClassicalCPUCacheDetails ();

		// Retrieve the extended CPU details.
		if (!RetrieveExtendedCPUIdentity ()) RetrieveClassicalCPUIdentity ();
		RetrieveExtendedCPUFeatures ();

		// Now attempt to retrieve the serial number (if possible).
		RetrieveProcessorSerialNumber ();
	}
}

CPUInfo::~CPUInfo ()
{}

// --------------------------------------------------------
//
//         Public Functions - CPUInfo Class
//
// --------------------------------------------------------

iCharT* CPUInfo::GetVendorString ()
{
	// Return the vendor string.
	return ChipID.Vendor;
}

iCharT* CPUInfo::GetVendorID ()
{
	// Return the vendor ID.
	switch (ChipManufacturer) {
		case Intel:
			return _T("Intel Corporation");
		case AMD:
			return _T("Advanced Micro Devices");
		case NSC:
			return _T("National Semiconductor");
		case Cyrix:
			return _T("Cyrix Corp., VIA Inc.");
		case NexGen:
			return _T("NexGen Inc., Advanced Micro Devices");
		case IDT:
			return _T("IDT\\Centaur, Via Inc.");
		case UMC:
			return _T("United Microelectronics Corp.");
		case Rise:
			return _T("Rise");
		case Transmeta:
			return _T("Transmeta");
		default:
			return _T("Unknown Manufacturer");
	}
}

iCharT* CPUInfo::GetTypeID ()
{
	// Return the type ID of the CPU.
	iCharT* szTypeID = new iCharT[32];
	_itot(ChipID.Type, szTypeID, 10);
	return szTypeID;
}

iCharT* CPUInfo::GetFamilyID ()
{
	// Return the family of the CPU present.
	iCharT* szFamilyID = new iCharT[32];
	_itot(ChipID.Family, szFamilyID, 10);
	return szFamilyID;
}

iCharT* CPUInfo::GetModelID ()
{
	// Return the model of CPU present.
	iCharT* szModelID = new iCharT[32];
	_itot(ChipID.Model, szModelID, 10);
	return szModelID;
}

iCharT* CPUInfo::GetSteppingCode ()
{
	// Return the stepping code of the CPU present.
	iCharT* szSteppingCode = new iCharT[32];
	_itot(ChipID.Revision, szSteppingCode, 10);
	return szSteppingCode;
}

iCharT* CPUInfo::GetExtendedProcessorName ()
{
	// Return the stepping code of the CPU present.
	return ChipID.ProcessorName;
}

iCharT* CPUInfo::GetProcessorSerialNumber ()
{
	// Return the serial number of the processor in hexadecimal: xxxx-xxxx-xxxx-xxxx-xxxx-xxxx.
	return ChipID.SerialNumber;
}

int CPUInfo::GetLogicalProcessorsPerPhysical ()
{
	// Return the logical processors per physical.
	return Features.ExtendedFeatures.LogicalProcessorsPerPhysical;
}

int CPUInfo::GetProcessorClockFrequency ()
{
	// Return the processor clock frequency.
	if (Speed != NULL) return Speed->CPUSpeedInMHz;
	// Display the error condition.
	else return -1;
}

int CPUInfo::GetProcessorAPICID ()
{
	// Return the APIC ID.
	return Features.ExtendedFeatures.APIC_ID;
}

int CPUInfo::GetProcessorCacheXSize (DWORD dwCacheID)
{
	// Return the chosen cache size.
	switch (dwCacheID) {
		case L1CACHE_FEATURE:
			return Features.L1CacheSize;

		case L2CACHE_FEATURE:
			return Features.L2CacheSize;

		case L3CACHE_FEATURE:
			return Features.L3CacheSize;
	}

	// The user did something strange just return and error.
	return -1;
}

bool CPUInfo::DoesCPUSupportFeature (DWORD dwFeature)
{
	bool bHasFeature = false;

	// Check for MMX instructions.
	if (((dwFeature & MMX_FEATURE) != 0) && Features.HasMMX) bHasFeature = true;

	// Check for MMX+ instructions.
	if (((dwFeature & MMX_PLUS_FEATURE) != 0) && Features.ExtendedFeatures.HasMMXPlus) bHasFeature = true;

	// Check for SSE FP instructions.
	if (((dwFeature & SSE_FEATURE) != 0) && Features.HasSSE) bHasFeature = true;

	// Check for SSE FP instructions.
	if (((dwFeature & SSE_FP_FEATURE) != 0) && Features.HasSSEFP) bHasFeature = true;

	// Check for SSE MMX instructions.
	if (((dwFeature & SSE_MMX_FEATURE) != 0) && Features.ExtendedFeatures.HasSSEMMX) bHasFeature = true;

	// Check for SSE2 instructions.
	if (((dwFeature & SSE2_FEATURE) != 0) && Features.HasSSE2) bHasFeature = true;

	// Check for 3DNow! instructions.
	if (((dwFeature & AMD_3DNOW_FEATURE) != 0) && Features.ExtendedFeatures.Has3DNow) bHasFeature = true;

	// Check for 3DNow+ instructions.
	if (((dwFeature & AMD_3DNOW_PLUS_FEATURE) != 0) && Features.ExtendedFeatures.Has3DNowPlus) bHasFeature = true;

	// Check for IA64 instructions.
	if (((dwFeature & IA64_FEATURE) != 0) && Features.HasIA64) bHasFeature = true;

	// Check for MP capable.
	if (((dwFeature & MP_CAPABLE) != 0) && Features.ExtendedFeatures.SupportsMP) bHasFeature = true;

	// Check for a serial number for the processor.
	if (((dwFeature & SERIALNUMBER_FEATURE) != 0) && Features.HasSerial) bHasFeature = true;

	// Check for a local APIC in the processor.
	if (((dwFeature & APIC_FEATURE) != 0) && Features.HasAPIC) bHasFeature = true;

	// Check for CMOV instructions.
	if (((dwFeature & CMOV_FEATURE) != 0) && Features.HasCMOV) bHasFeature = true;

	// Check for MTRR instructions.
	if (((dwFeature & MTRR_FEATURE) != 0) && Features.HasMTRR) bHasFeature = true;

	// Check for L1 cache size.
	if (((dwFeature & L1CACHE_FEATURE) != 0) && (Features.L1CacheSize != -1)) bHasFeature = true;

	// Check for L2 cache size.
	if (((dwFeature & L2CACHE_FEATURE) != 0) && (Features.L2CacheSize != -1)) bHasFeature = true;

	// Check for L3 cache size.
	if (((dwFeature & L3CACHE_FEATURE) != 0) && (Features.L3CacheSize != -1)) bHasFeature = true;

	// Check for ACPI capability.
	if (((dwFeature & ACPI_FEATURE) != 0) && Features.HasACPI) bHasFeature = true;

	// Check for thermal monitor support.
	if (((dwFeature & THERMALMONITOR_FEATURE) != 0) && Features.HasThermal) bHasFeature = true;

	// Check for temperature sensing diode support.
	if (((dwFeature & TEMPSENSEDIODE_FEATURE) != 0) && Features.ExtendedFeatures.PowerManagement.HasTempSenseDiode) bHasFeature = true;

	// Check for frequency ID support.
	if (((dwFeature & FREQUENCYID_FEATURE) != 0) && Features.ExtendedFeatures.PowerManagement.HasFrequencyID) bHasFeature = true;

	// Check for voltage ID support.
	if (((dwFeature & VOLTAGEID_FREQUENCY) != 0) && Features.ExtendedFeatures.PowerManagement.HasVoltageID) bHasFeature = true;

	return bHasFeature;
}

// --------------------------------------------------------
//
//         Private Functions - CPUInfo Class
//
// --------------------------------------------------------

bool __cdecl CPUInfo::DoesCPUSupportCPUID ()
{
	int CPUIDPresent = 0;

#ifdef _WIN32 
	
	// Use SEH to determine CPUID presence
    __try {
        _asm {
#ifdef CPUID_AWARE_COMPILER
 			; we must push/pop the registers <<CPUID>> writes to, as the
			; optimiser doesn't know about <<CPUID>>, and so doesn't expect
			; these registers to change.
			push eax
			push ebx
			push ecx
			push edx
#endif
			; <<CPUID>> 
            mov eax, 0
			CPUID_INSTRUCTION

#ifdef CPUID_AWARE_COMPILER
			pop edx
			pop ecx
			pop ebx
			pop eax
#endif
        }
    }

	// A generic catch-all just to be sure...
	__except (1) {
        // Stop the class from trying to use CPUID again!
        CPUIDPresent = false;
		return false;
    }
#else
    // The "right" way, which doesn't work under certain Windows versions
	__try {
		_asm {
			pushfd                      ; save EFLAGS to stack.
			pop     eax                 ; store EFLAGS in eax.
			mov     edx, eax            ; save in ebx for testing later.
			xor     eax, 0200000h       ; switch bit 21.
			push    eax                 ; copy "changed" value to stack.
			popfd                       ; save "changed" eax to EFLAGS.
			pushfd
			pop     eax
			xor     eax, edx            ; See if bit changeable.
			jnz     short cpuid_present ; if so, mark 
			mov     eax, -1             ; CPUID not present - disable its usage
			jmp     no_features

	cpuid_present:
			mov		eax, 0				; CPUID capable CPU - enable its usage.
			
	no_features:
			mov     CPUIDPresent, eax	; Save the value in eax to a variable.
		}
	}
	
	// A generic catch-all just to be sure...
	__except (1) {
		// Stop the class from trying to use CPUID again!
        CPUIDPresent = false;
		return false;
    }
		
#endif

	// Return true to indicate support or false to indicate lack.
	return (CPUIDPresent == 0) ? true : false;
}

bool __cdecl CPUInfo::RetrieveCPUFeatures ()
{
	int CPUFeatures = 0;
	int CPUAdvanced = 0;

	// Use assembly to detect CPUID information...
	__try {
		_asm {
#ifdef CPUID_AWARE_COMPILER
 			; we must push/pop the registers <<CPUID>> writes to, as the
			; optimiser doesn't know about <<CPUID>>, and so doesn't expect
			; these registers to change.
			push eax
			push ebx
			push ecx
			push edx
#endif
			; <<CPUID>> 
			; eax = 1 --> eax: CPU ID - bits 31..16 - unused, bits 15..12 - type, bits 11..8 - family, bits 7..4 - model, bits 3..0 - mask revision
			;			  ebx: 31..24 - default APIC ID, 23..16 - logical processsor ID, 15..8 - CFLUSH chunk size , 7..0 - brand ID
			;			  edx: CPU feature flags
			mov eax,1
			CPUID_INSTRUCTION
			mov CPUFeatures, edx
			mov CPUAdvanced, ebx

#ifdef CPUID_AWARE_COMPILER
			pop edx
			pop ecx
			pop ebx
			pop eax
#endif
		}
	}

	// A generic catch-all just to be sure...
	__except (1) {
		return false;
	}

	// Retrieve the features of CPU present.
	Features.HasFPU =		((CPUFeatures & 0x00000001) != 0);		// FPU Present --> Bit 0
	Features.HasTSC =		((CPUFeatures & 0x00000010) != 0);		// TSC Present --> Bit 4
	Features.HasAPIC =		((CPUFeatures & 0x00000200) != 0);		// APIC Present --> Bit 9
	Features.HasMTRR =		((CPUFeatures & 0x00001000) != 0);		// MTRR Present --> Bit 12
	Features.HasCMOV =		((CPUFeatures & 0x00008000) != 0);		// CMOV Present --> Bit 15
	Features.HasSerial =	((CPUFeatures & 0x00040000) != 0);		// Serial Present --> Bit 18
	Features.HasACPI =		((CPUFeatures & 0x00400000) != 0);		// ACPI Capable --> Bit 22
    Features.HasMMX =		((CPUFeatures & 0x00800000) != 0);		// MMX Present --> Bit 23
	Features.HasSSE =		((CPUFeatures & 0x02000000) != 0);		// SSE Present --> Bit 25
	Features.HasSSE2 =		((CPUFeatures & 0x04000000) != 0);		// SSE2 Present --> Bit 26
	Features.HasThermal =	((CPUFeatures & 0x20000000) != 0);		// Thermal Monitor Present --> Bit 29
	Features.HasIA64 =		((CPUFeatures & 0x40000000) != 0);		// IA64 Present --> Bit 30

	// Retrieve extended SSE capabilities if SSE is available.
	if (Features.HasSSE) {
		
		// Attempt to __try some SSE FP instructions.
		__try {
			// Perform: orps xmm0, xmm0
			_asm {
				_emit 0x0f
	    		_emit 0x56
	    		_emit 0xc0	
			}

			// SSE FP capable processor.
			Features.HasSSEFP = true;
	    }
	    
		// A generic catch-all just to be sure...
		__except (1) {
	    	// bad instruction - processor or OS cannot handle SSE FP.
			Features.HasSSEFP = false;
		}
	} else {
		// Set the advanced SSE capabilities to not available.
		Features.HasSSEFP = false;
	}

	// Retrieve Intel specific extended features.
	if (ChipManufacturer == Intel) {
		Features.ExtendedFeatures.SupportsHyperthreading =	((CPUFeatures &	0x10000000) != 0);	// Intel specific: Hyperthreading --> Bit 28
		Features.ExtendedFeatures.LogicalProcessorsPerPhysical = (Features.ExtendedFeatures.SupportsHyperthreading) ? ((CPUAdvanced & 0x00FF0000) >> 16) : 1;
		
		if ((Features.ExtendedFeatures.SupportsHyperthreading) && (Features.HasAPIC)){
			// Retrieve APIC information if there is one present.
			Features.ExtendedFeatures.APIC_ID = ((CPUAdvanced & 0xFF000000) >> 24);
		}
	}

	return true;
}

bool __cdecl CPUInfo::RetrieveCPUIdentity ()
{
	int CPUVendor[3];
	int CPUSignature;

	// Use assembly to detect CPUID information...
	__try {
		_asm {
#ifdef CPUID_AWARE_COMPILER
 			; we must push/pop the registers <<CPUID>> writes to, as the
			; optimiser doesn't know about <<CPUID>>, and so doesn't expect
			; these registers to change.
			push eax
			push ebx
			push ecx
			push edx
#endif
			; <<CPUID>>
			; eax = 0 --> eax: maximum value of CPUID instruction.
			;			  ebx: part 1 of 3; CPU signature.
			;			  edx: part 2 of 3; CPU signature.
			;			  ecx: part 3 of 3; CPU signature.
			mov eax, 0
			CPUID_INSTRUCTION
			mov CPUVendor[0 * TYPE int], ebx
			mov CPUVendor[1 * TYPE int], edx
			mov CPUVendor[2 * TYPE int], ecx

			; <<CPUID>> 
			; eax = 1 --> eax: CPU ID - bits 31..16 - unused, bits 15..12 - type, bits 11..8 - family, bits 7..4 - model, bits 3..0 - mask revision
			;			  ebx: 31..24 - default APIC ID, 23..16 - logical processsor ID, 15..8 - CFLUSH chunk size , 7..0 - brand ID
			;			  edx: CPU feature flags
			mov eax,1
			CPUID_INSTRUCTION
			mov CPUSignature, eax

#ifdef CPUID_AWARE_COMPILER
			pop edx
			pop ecx
			pop ebx
			pop eax
#endif
		}
	}

	// A generic catch-all just to be sure...
	__except (1) {
		return false;
	}

	iCharA tmpVendor[VENDOR_STRING_LENGTH];

	// Process the returned information.
	memcpy (tmpVendor, &(CPUVendor[0]), sizeof (int));
	memcpy (&(tmpVendor[4]), &(CPUVendor[1]), sizeof (int));
	memcpy (&(tmpVendor[8]), &(CPUVendor[2]), sizeof (int));
	tmpVendor[12] = '\0';

	ChipID.Vendor[0] = '\0';
#ifdef _UNICODE
	sint32 len = strlen(tmpVendor);
	MultiByteToWideChar(CP_ACP, 0, tmpVendor, len, 	ChipID.Vendor, len);
#else
	strcpy(	ChipID.Vendor, tmpVendor);
#endif
	
	
	// Attempt to retrieve the manufacturer from the vendor string.
	if (_tcscmp(ChipID.Vendor, _T("GenuineIntel")) == 0)		ChipManufacturer = Intel;				// Intel Corp.
	else if (_tcscmp(ChipID.Vendor, _T("UMC UMC UMC ")) == 0)	ChipManufacturer = UMC;					// United Microelectronics Corp.
	else if (_tcscmp(ChipID.Vendor, _T("AuthenticAMD")) == 0)	ChipManufacturer = AMD;					// Advanced Micro Devices
	else if (_tcscmp(ChipID.Vendor, _T("AMD ISBETTER")) == 0)	ChipManufacturer = AMD;					// Advanced Micro Devices (1994)
	else if (_tcscmp(ChipID.Vendor, _T("CyrixInstead")) == 0)	ChipManufacturer = Cyrix;				// Cyrix Corp., VIA Inc.
	else if (_tcscmp(ChipID.Vendor, _T("NexGenDriven")) == 0)	ChipManufacturer = NexGen;				// NexGen Inc. (now AMD)
	else if (_tcscmp(ChipID.Vendor, _T("CentaurHauls")) == 0)	ChipManufacturer = IDT;					// IDT/Centaur (now VIA)
	else if (_tcscmp(ChipID.Vendor, _T("RiseRiseRise")) == 0)	ChipManufacturer = Rise;				// Rise
	else if (_tcscmp(ChipID.Vendor, _T("GenuineTMx86")) == 0)	ChipManufacturer = Transmeta;			// Transmeta
	else if (_tcscmp(ChipID.Vendor, _T("TransmetaCPU")) == 0)	ChipManufacturer = Transmeta;			// Transmeta
	else if (_tcscmp(ChipID.Vendor, _T("Geode By NSC")) == 0)	ChipManufacturer = NSC;					// National Semiconductor
	else													ChipManufacturer = UnknownManufacturer;	// Unknown manufacturer
	
	// Retrieve the family of CPU present.
	ChipID.ExtendedFamily =		((CPUSignature & 0x0FF00000) >> 20);	// Bits 27..20 Used
	ChipID.ExtendedModel =		((CPUSignature & 0x000F0000) >> 16);	// Bits 19..16 Used
	ChipID.Type =				((CPUSignature & 0x0000F000) >> 12);	// Bits 15..12 Used
	ChipID.Family =				((CPUSignature & 0x00000F00) >> 8);		// Bits 11..8 Used
	ChipID.Model =				((CPUSignature & 0x000000F0) >> 4);		// Bits 7..4 Used
	ChipID.Revision =			((CPUSignature & 0x0000000F) >> 0);		// Bits 3..0 Used

	return true;
}

bool __cdecl CPUInfo::RetrieveCPUCacheDetails ()
{
	int L1Cache[4] = { 0, 0, 0, 0 };
	int L2Cache[4] = { 0, 0, 0, 0 };

	// Check to see if what we are about to do is supported...
	if (RetrieveCPUExtendedLevelSupport (0x80000005)) {
		// Use assembly to retrieve the L1 cache information ...
		__try {
			_asm {
#ifdef CPUID_AWARE_COMPILER
 				; we must push/pop the registers <<CPUID>> writes to, as the
				; optimiser doesn't know about <<CPUID>>, and so doesn't expect
				; these registers to change.
				push eax
				push ebx
				push ecx
				push edx
#endif
				; <<CPUID>>
				; eax = 0x80000005 --> eax: L1 cache information - Part 1 of 4.
				;					   ebx: L1 cache information - Part 2 of 4.
				;					   edx: L1 cache information - Part 3 of 4.
				;			 		   ecx: L1 cache information - Part 4 of 4.
				mov eax, 0x80000005
				CPUID_INSTRUCTION
				mov L1Cache[0 * TYPE int], eax
				mov L1Cache[1 * TYPE int], ebx
				mov L1Cache[2 * TYPE int], ecx
				mov L1Cache[3 * TYPE int], edx

#ifdef CPUID_AWARE_COMPILER
			pop edx
			pop ecx
			pop ebx
			pop eax
#endif
			}
		}

		// A generic catch-all just to be sure...
		__except (1) {
			return false;
		}

		// Save the L1 data cache size (in KB) from ecx: bits 31..24 as well as data cache size from edx: bits 31..24.
		Features.L1CacheSize = ((L1Cache[2] & 0xFF000000) >> 24);
		Features.L1CacheSize += ((L1Cache[3] & 0xFF000000) >> 24);
	} else {
		// Store -1 to indicate the cache could not be queried.
		Features.L1CacheSize = -1;
	}

	// Check to see if what we are about to do is supported...
	if (RetrieveCPUExtendedLevelSupport (0x80000006)) {
		// Use assembly to retrieve the L2 cache information ...
		__try {
			_asm {
#ifdef CPUID_AWARE_COMPILER
 				; we must push/pop the registers <<CPUID>> writes to, as the
				; optimiser doesn't know about <<CPUID>>, and so doesn't expect
				; these registers to change.
				push eax
				push ebx
				push ecx
				push edx
#endif
				; <<CPUID>>
				; eax = 0x80000006 --> eax: L2 cache information - Part 1 of 4.
				;					   ebx: L2 cache information - Part 2 of 4.
				;					   edx: L2 cache information - Part 3 of 4.
				;			 		   ecx: L2 cache information - Part 4 of 4.
				mov eax, 0x80000006
				CPUID_INSTRUCTION
				mov L2Cache[0 * TYPE int], eax
				mov L2Cache[1 * TYPE int], ebx
				mov L2Cache[2 * TYPE int], ecx
				mov L2Cache[3 * TYPE int], edx

#ifdef CPUID_AWARE_COMPILER
				pop edx
				pop ecx
				pop ebx
				pop eax
#endif			
			}
		}

		// A generic catch-all just to be sure...
		__except (1) {
			return false;
		}

		// Save the L2 unified cache size (in KB) from ecx: bits 31..16.
		Features.L2CacheSize = ((L2Cache[2] & 0xFFFF0000) >> 16);
	} else {
		// Store -1 to indicate the cache could not be queried.
		Features.L2CacheSize = -1;
	}
	
	// Define L3 as being not present as we cannot test for it.
	Features.L3CacheSize = -1;

	// Return failure if we cannot detect either cache with this method.
	return ((Features.L1CacheSize == -1) && (Features.L2CacheSize == -1)) ? false : true;
}

bool __cdecl CPUInfo::RetrieveClassicalCPUCacheDetails ()
{
	int TLBCode = -1, TLBData = -1, L1Code = -1, L1Data = -1, L1Trace = -1, L2Unified = -1, L3Unified = -1;
	int TLBCacheData[4] = { 0, 0, 0, 0 };
	int TLBPassCounter = 0;
	int TLBCacheUnit = 0;

	do {
		// Use assembly to retrieve the L2 cache information ...
		__try {
			_asm {
#ifdef CPUID_AWARE_COMPILER
 				; we must push/pop the registers <<CPUID>> writes to, as the
				; optimiser doesn't know about <<CPUID>>, and so doesn't expect
				; these registers to change.
				push eax
				push ebx
				push ecx
				push edx
#endif
				; <<CPUID>>
				; eax = 2 --> eax: TLB and cache information - Part 1 of 4.
				;			  ebx: TLB and cache information - Part 2 of 4.
				;			  ecx: TLB and cache information - Part 3 of 4.
				;			  edx: TLB and cache information - Part 4 of 4.
				mov eax, 2
				CPUID_INSTRUCTION
				mov TLBCacheData[0 * TYPE int], eax
				mov TLBCacheData[1 * TYPE int], ebx
				mov TLBCacheData[2 * TYPE int], ecx
				mov TLBCacheData[3 * TYPE int], edx

#ifdef CPUID_AWARE_COMPILER
				pop edx
				pop ecx
				pop ebx
				pop eax
#endif
			}
		}

		// A generic catch-all just to be sure...
		__except (1) {
			return false;
		}

		int bob = ((TLBCacheData[0] & 0x00FF0000) >> 16);

		// Process the returned TLB and cache information.
		for (int nCounter = 0; nCounter < TLBCACHE_INFO_UNITS; nCounter ++) {
			
			// First of all - decide which unit we are dealing with.
			switch (nCounter) {
				
				// eax: bits 8..15 : bits 16..23 : bits 24..31
				case 0: TLBCacheUnit = ((TLBCacheData[0] & 0x0000FF00) >> 8); break;
				case 1: TLBCacheUnit = ((TLBCacheData[0] & 0x00FF0000) >> 16); break;
				case 2: TLBCacheUnit = ((TLBCacheData[0] & 0xFF000000) >> 24); break;

				// ebx: bits 0..7 : bits 8..15 : bits 16..23 : bits 24..31
				case 3: TLBCacheUnit = ((TLBCacheData[1] & 0x000000FF) >> 0); break;
				case 4: TLBCacheUnit = ((TLBCacheData[1] & 0x0000FF00) >> 8); break;
				case 5: TLBCacheUnit = ((TLBCacheData[1] & 0x00FF0000) >> 16); break;
				case 6: TLBCacheUnit = ((TLBCacheData[1] & 0xFF000000) >> 24); break;

				// ecx: bits 0..7 : bits 8..15 : bits 16..23 : bits 24..31
				case 7: TLBCacheUnit = ((TLBCacheData[2] & 0x000000FF) >> 0); break;
				case 8: TLBCacheUnit = ((TLBCacheData[2] & 0x0000FF00) >> 8); break;
				case 9: TLBCacheUnit = ((TLBCacheData[2] & 0x00FF0000) >> 16); break;
				case 10: TLBCacheUnit = ((TLBCacheData[2] & 0xFF000000) >> 24); break;

				// edx: bits 0..7 : bits 8..15 : bits 16..23 : bits 24..31
				case 11: TLBCacheUnit = ((TLBCacheData[3] & 0x000000FF) >> 0); break;
				case 12: TLBCacheUnit = ((TLBCacheData[3] & 0x0000FF00) >> 8); break;
				case 13: TLBCacheUnit = ((TLBCacheData[3] & 0x00FF0000) >> 16); break;
				case 14: TLBCacheUnit = ((TLBCacheData[3] & 0xFF000000) >> 24); break;

				// Default case - an error has occured.
				default: return false;
			}

			// Now process the resulting unit to see what it means....
			switch (TLBCacheUnit) {
				case 0x00: break;
				case 0x01: STORE_TLBCACHE_INFO (TLBCode, 4); break;
				case 0x02: STORE_TLBCACHE_INFO (TLBCode, 4096); break;
				case 0x03: STORE_TLBCACHE_INFO (TLBData, 4); break;
				case 0x04: STORE_TLBCACHE_INFO (TLBData, 4096); break;
				case 0x06: STORE_TLBCACHE_INFO (L1Code, 8); break;
				case 0x08: STORE_TLBCACHE_INFO (L1Code, 16); break;
				case 0x0a: STORE_TLBCACHE_INFO (L1Data, 8); break;
				case 0x0c: STORE_TLBCACHE_INFO (L1Data, 16); break;
				case 0x10: STORE_TLBCACHE_INFO (L1Data, 16); break;			// <-- FIXME: IA-64 Only
				case 0x15: STORE_TLBCACHE_INFO (L1Code, 16); break;			// <-- FIXME: IA-64 Only
				case 0x1a: STORE_TLBCACHE_INFO (L2Unified, 96); break;		// <-- FIXME: IA-64 Only
				case 0x22: STORE_TLBCACHE_INFO (L3Unified, 512); break;
				case 0x23: STORE_TLBCACHE_INFO (L3Unified, 1024); break;
				case 0x25: STORE_TLBCACHE_INFO (L3Unified, 2048); break;
				case 0x29: STORE_TLBCACHE_INFO (L3Unified, 4096); break;
				case 0x39: STORE_TLBCACHE_INFO (L2Unified, 128); break;
				case 0x3c: STORE_TLBCACHE_INFO (L2Unified, 256); break;
				case 0x40: STORE_TLBCACHE_INFO (L2Unified, 0); break;		// <-- FIXME: No integrated L2 cache (P6 core) or L3 cache (P4 core).
				case 0x41: STORE_TLBCACHE_INFO (L2Unified, 128); break;
				case 0x42: STORE_TLBCACHE_INFO (L2Unified, 256); break;
				case 0x43: STORE_TLBCACHE_INFO (L2Unified, 512); break;
				case 0x44: STORE_TLBCACHE_INFO (L2Unified, 1024); break;
				case 0x45: STORE_TLBCACHE_INFO (L2Unified, 2048); break;
				case 0x50: STORE_TLBCACHE_INFO (TLBCode, 4096); break;
				case 0x51: STORE_TLBCACHE_INFO (TLBCode, 4096); break;
				case 0x52: STORE_TLBCACHE_INFO (TLBCode, 4096); break;
				case 0x5b: STORE_TLBCACHE_INFO (TLBData, 4096); break;
				case 0x5c: STORE_TLBCACHE_INFO (TLBData, 4096); break;
				case 0x5d: STORE_TLBCACHE_INFO (TLBData, 4096); break;
				case 0x66: STORE_TLBCACHE_INFO (L1Data, 8); break;
				case 0x67: STORE_TLBCACHE_INFO (L1Data, 16); break;
				case 0x68: STORE_TLBCACHE_INFO (L1Data, 32); break;
				case 0x70: STORE_TLBCACHE_INFO (L1Trace, 12); break;
				case 0x71: STORE_TLBCACHE_INFO (L1Trace, 16); break;
				case 0x72: STORE_TLBCACHE_INFO (L1Trace, 32); break;
				case 0x77: STORE_TLBCACHE_INFO (L1Code, 16); break;			// <-- FIXME: IA-64 Only
				case 0x79: STORE_TLBCACHE_INFO (L2Unified, 128); break;
				case 0x7a: STORE_TLBCACHE_INFO (L2Unified, 256); break;
				case 0x7b: STORE_TLBCACHE_INFO (L2Unified, 512); break;
				case 0x7c: STORE_TLBCACHE_INFO (L2Unified, 1024); break;
				case 0x7e: STORE_TLBCACHE_INFO (L2Unified, 256); break;
				case 0x81: STORE_TLBCACHE_INFO (L2Unified, 128); break;
				case 0x82: STORE_TLBCACHE_INFO (L2Unified, 256); break;
				case 0x83: STORE_TLBCACHE_INFO (L2Unified, 512); break;
				case 0x84: STORE_TLBCACHE_INFO (L2Unified, 1024); break;
				case 0x85: STORE_TLBCACHE_INFO (L2Unified, 2048); break;
				case 0x88: STORE_TLBCACHE_INFO (L3Unified, 2048); break;	// <-- FIXME: IA-64 Only
				case 0x89: STORE_TLBCACHE_INFO (L3Unified, 4096); break;	// <-- FIXME: IA-64 Only
				case 0x8a: STORE_TLBCACHE_INFO (L3Unified, 8192); break;	// <-- FIXME: IA-64 Only
				case 0x8d: STORE_TLBCACHE_INFO (L3Unified, 3096); break;	// <-- FIXME: IA-64 Only
				case 0x90: STORE_TLBCACHE_INFO (TLBCode, 262144); break;	// <-- FIXME: IA-64 Only
				case 0x96: STORE_TLBCACHE_INFO (TLBCode, 262144); break;	// <-- FIXME: IA-64 Only
				case 0x9b: STORE_TLBCACHE_INFO (TLBCode, 262144); break;	// <-- FIXME: IA-64 Only
				
				// Default case - an error has occured.
				default: return false;
			}
		}

		// Increment the TLB pass counter.
		TLBPassCounter ++;
	
	} while ((TLBCacheData[0] & 0x000000FF) > TLBPassCounter);

	// Ok - we now have the maximum TLB, L1, L2, and L3 sizes...
	if ((L1Code == -1) && (L1Data == -1) && (L1Trace == -1)) Features.L1CacheSize = -1;
	else if ((L1Code == -1) && (L1Data == -1) && (L1Trace != -1)) Features.L1CacheSize = L1Trace;
	else if ((L1Code != -1) && (L1Data == -1)) Features.L1CacheSize = L1Code;
	else if ((L1Code == -1) && (L1Data != -1)) Features.L1CacheSize = L1Data;
	else if ((L1Code != -1) && (L1Data != -1)) Features.L1CacheSize = L1Code + L1Data;
	else Features.L1CacheSize = -1;

	// Ok - we now have the maximum TLB, L1, L2, and L3 sizes...
	if (L2Unified == -1) Features.L2CacheSize = -1;
	else Features.L2CacheSize = L2Unified;

	// Ok - we now have the maximum TLB, L1, L2, and L3 sizes...
	if (L3Unified == -1) Features.L3CacheSize = -1;
	else Features.L3CacheSize = L3Unified;

	return true;
}

bool __cdecl CPUInfo::RetrieveCPUClockSpeed ()
{
	// First of all we check to see if the RDTSC (0x0F, 0x31) instruction is supported.
	if (!Features.HasTSC) return false;

	// Get the clock speed.
	Speed = new CPUSpeed ();
	if (Speed == NULL) return false;

	return true;
}

bool __cdecl CPUInfo::RetrieveClassicalCPUClockSpeed ()
{
	LARGE_INTEGER liStart, liEnd, liCountsPerSecond;
	double dFrequency, dDifference;

	// Attempt to get a starting tick count.
	QueryPerformanceCounter (&liStart);

	__try {
		_asm {
			mov eax, 0x80000000
			mov ebx, CLASSICAL_CPU_FREQ_LOOP
			Timer_Loop: 
			bsf ecx,eax
			dec ebx
			jnz Timer_Loop
		}	
	}

	// A generic catch-all just to be sure...
	__except (1) {
		return false;
	}

	// Attempt to get a starting tick count.
	QueryPerformanceCounter (&liEnd);

	// Get the difference...  NB: This is in seconds....
	QueryPerformanceFrequency (&liCountsPerSecond);
	dDifference = (((double) liEnd.QuadPart - (double) liStart.QuadPart) / (double) liCountsPerSecond.QuadPart);

	// Calculate the clock speed.
	if (ChipID.Family == 3) {
		// 80386 processors....  Loop time is 115 cycles!
		dFrequency = (((CLASSICAL_CPU_FREQ_LOOP * 115) / dDifference) / 1048576);
	} else if (ChipID.Family == 4) {
		// 80486 processors....  Loop time is 47 cycles!
		dFrequency = (((CLASSICAL_CPU_FREQ_LOOP * 47) / dDifference) / 1048576);
	} else if (ChipID.Family == 5) {
		// Pentium processors....  Loop time is 43 cycles!
		dFrequency = (((CLASSICAL_CPU_FREQ_LOOP * 43) / dDifference) / 1048576);
	}
	
	// Save the clock speed.
	Features.CPUSpeed = (int) dFrequency;

	return true;
}

bool __cdecl CPUInfo::RetrieveCPUExtendedLevelSupport (int CPULevelToCheck)
{
	int MaxCPUExtendedLevel = 0;

	// The extended CPUID is supported by various vendors starting with the following CPU models: 
	//
	//		Manufacturer & Chip Name			|		Family		 Model		Revision
	//
	//		AMD K6, K6-2						|		   5		   6			x		
	//		Cyrix GXm, Cyrix III "Joshua"		|		   5		   4			x
	//		IDT C6-2							|		   5		   8			x
	//		VIA Cyrix III						|		   6		   5			x
	//		Transmeta Crusoe					|		   5		   x			x
	//		Intel Pentium 4						|		   f		   x			x
	//

	// We check to see if a supported processor is present...
	if (ChipManufacturer == AMD) {
		if (ChipID.Family < 5) return false;
		if ((ChipID.Family == 5) && (ChipID.Model < 6)) return false;
	} else if (ChipManufacturer == Cyrix) {
		if (ChipID.Family < 5) return false;
		if ((ChipID.Family == 5) && (ChipID.Model < 4)) return false;
		if ((ChipID.Family == 6) && (ChipID.Model < 5)) return false;
	} else if (ChipManufacturer == IDT) {
		if (ChipID.Family < 5) return false;
		if ((ChipID.Family == 5) && (ChipID.Model < 8)) return false;
	} else if (ChipManufacturer == Transmeta) {
		if (ChipID.Family < 5) return false;
	} else if (ChipManufacturer == Intel) {
		if (ChipID.Family < 0xf) return false;
	}
		
	// Use assembly to detect CPUID information...
	__try {
		_asm {
#ifdef CPUID_AWARE_COMPILER
 			; we must push/pop the registers <<CPUID>> writes to, as the
			; optimiser doesn't know about <<CPUID>>, and so doesn't expect
			; these registers to change.
			push eax
			push ebx
			push ecx
			push edx
#endif
			; <<CPUID>> 
			; eax = 0x80000000 --> eax: maximum supported extended level
			mov eax,0x80000000
			CPUID_INSTRUCTION
			mov MaxCPUExtendedLevel, eax

#ifdef CPUID_AWARE_COMPILER
			pop edx
			pop ecx
			pop ebx
			pop eax
#endif
		}
	}

	// A generic catch-all just to be sure...
	__except (1) {
		return false;
	}

	// Now we have to check the level wanted vs level returned...
	int nLevelWanted = (CPULevelToCheck & 0x7FFFFFFF);
	int nLevelReturn = (MaxCPUExtendedLevel & 0x7FFFFFFF);

	// Check to see if the level provided is supported...
	if (nLevelWanted > nLevelReturn) return false;

	return true;
}

bool __cdecl CPUInfo::RetrieveExtendedCPUFeatures ()
{
	int CPUExtendedFeatures = 0;

	// Check that we are not using an Intel processor as it does not support this.
	if (ChipManufacturer == Intel) return false;

	// Check to see if what we are about to do is supported...
	if (!RetrieveCPUExtendedLevelSupport (0x80000001)) return false;

	// Use assembly to detect CPUID information...
	__try {
		_asm {
#ifdef CPUID_AWARE_COMPILER
 			; we must push/pop the registers <<CPUID>> writes to, as the
			; optimiser doesn't know about <<CPUID>>, and so doesn't expect
			; these registers to change.
			push eax
			push ebx
			push ecx
			push edx
#endif
			; <<CPUID>> 
			; eax = 0x80000001 --> eax: CPU ID - bits 31..16 - unused, bits 15..12 - type, bits 11..8 - family, bits 7..4 - model, bits 3..0 - mask revision
			;					   ebx: 31..24 - default APIC ID, 23..16 - logical processsor ID, 15..8 - CFLUSH chunk size , 7..0 - brand ID
			;					   edx: CPU feature flags
			mov eax,0x80000001
			CPUID_INSTRUCTION
			mov CPUExtendedFeatures, edx

#ifdef CPUID_AWARE_COMPILER
			pop edx
			pop ecx
			pop ebx
			pop eax
#endif
		}
	}

	// A generic catch-all just to be sure...
	__except (1) {
		return false;
	}

	// Retrieve the extended features of CPU present.
	Features.ExtendedFeatures.Has3DNow =		((CPUExtendedFeatures & 0x80000000) != 0);	// 3DNow Present --> Bit 31.
	Features.ExtendedFeatures.Has3DNowPlus =	((CPUExtendedFeatures & 0x40000000) != 0);	// 3DNow+ Present -- > Bit 30.
	Features.ExtendedFeatures.HasSSEMMX =		((CPUExtendedFeatures & 0x00400000) != 0);	// SSE MMX Present --> Bit 22.
	Features.ExtendedFeatures.SupportsMP =		((CPUExtendedFeatures & 0x00080000) != 0);	// MP Capable -- > Bit 19.
	
	// Retrieve AMD specific extended features.
	if (ChipManufacturer == AMD) {
		Features.ExtendedFeatures.HasMMXPlus =	((CPUExtendedFeatures &	0x00400000) != 0);	// AMD specific: MMX-SSE --> Bit 22
	}

	// Retrieve Cyrix specific extended features.
	if (ChipManufacturer == Cyrix) {
		Features.ExtendedFeatures.HasMMXPlus =	((CPUExtendedFeatures &	0x01000000) != 0);	// Cyrix specific: Extended MMX --> Bit 24
	}

	return true;
}

bool __cdecl CPUInfo::RetrieveProcessorSerialNumber ()
{
	int SerialNumber[3];

	// Check to see if the processor supports the processor serial number.
	if (!Features.HasSerial) return false;

		// Use assembly to detect CPUID information...
	__try {
		_asm {
#ifdef CPUID_AWARE_COMPILER
 			; we must push/pop the registers <<CPUID>> writes to, as the
			; optimiser doesn't know about <<CPUID>>, and so doesn't expect
			; these registers to change.
			push eax
			push ebx
			push ecx
			push edx
#endif
			; <<CPUID>>
			; eax = 3 --> ebx: top 32 bits are the processor signature bits --> NB: Transmeta only ?!?
			;			  ecx: middle 32 bits are the processor signature bits
			;			  edx: bottom 32 bits are the processor signature bits
			mov eax, 3
			CPUID_INSTRUCTION
			mov SerialNumber[0 * TYPE int], ebx
			mov SerialNumber[1 * TYPE int], ecx
			mov SerialNumber[2 * TYPE int], edx

#ifdef CPUID_AWARE_COMPILER
			pop edx
			pop ecx
			pop ebx
			pop eax
#endif
		}
	}

	// A generic catch-all just to be sure...
	__except (1) {
		return false;
	}

	// Process the returned information.
	_stprintf(ChipID.SerialNumber, _T("%.2x%.2x-%.2x%.2x-%.2x%.2x-%.2x%.2x-%.2x%.2x-%.2x%.2x"),
			 ((SerialNumber[0] & 0xff000000) >> 24),
			 ((SerialNumber[0] & 0x00ff0000) >> 16),
			 ((SerialNumber[0] & 0x0000ff00) >> 8),
			 ((SerialNumber[0] & 0x000000ff) >> 0),
			 ((SerialNumber[1] & 0xff000000) >> 24),
			 ((SerialNumber[1] & 0x00ff0000) >> 16),
			 ((SerialNumber[1] & 0x0000ff00) >> 8),
			 ((SerialNumber[1] & 0x000000ff) >> 0),
			 ((SerialNumber[2] & 0xff000000) >> 24),
			 ((SerialNumber[2] & 0x00ff0000) >> 16),
			 ((SerialNumber[2] & 0x0000ff00) >> 8),
			 ((SerialNumber[2] & 0x000000ff) >> 0));

	return true;
}

bool __cdecl CPUInfo::RetrieveCPUPowerManagement ()
{	
	int CPUPowerManagement = 0;

	// Check to see if what we are about to do is supported...
	if (!RetrieveCPUExtendedLevelSupport (0x80000007)) {
		Features.ExtendedFeatures.PowerManagement.HasFrequencyID = false;
		Features.ExtendedFeatures.PowerManagement.HasVoltageID = false;
		Features.ExtendedFeatures.PowerManagement.HasTempSenseDiode = false;
		return false;
	}

	// Use assembly to detect CPUID information...
	__try {
		_asm {
#ifdef CPUID_AWARE_COMPILER
 			; we must push/pop the registers <<CPUID>> writes to, as the
			; optimiser doesn't know about <<CPUID>>, and so doesn't expect
			; these registers to change.
			push eax
			push ebx
			push ecx
			push edx
#endif
			; <<CPUID>> 
			; eax = 0x80000007 --> edx: get processor power management
			mov eax,0x80000007
			CPUID_INSTRUCTION
			mov CPUPowerManagement, edx
			
#ifdef CPUID_AWARE_COMPILER
			pop edx
			pop ecx
			pop ebx
			pop eax
#endif
		}
	}

	// A generic catch-all just to be sure...
	__except (1) {
		return false;
	}

	// Check for the power management capabilities of the CPU.
	Features.ExtendedFeatures.PowerManagement.HasTempSenseDiode =	((CPUPowerManagement & 0x00000001) != 0);
	Features.ExtendedFeatures.PowerManagement.HasFrequencyID =		((CPUPowerManagement & 0x00000002) != 0);
	Features.ExtendedFeatures.PowerManagement.HasVoltageID =		((CPUPowerManagement & 0x00000004) != 0);
	
	return true;
}

bool __cdecl CPUInfo::RetrieveExtendedCPUIdentity ()
{
	int ProcessorNameStartPos = 0;
	int CPUExtendedIdentity[12];

	// Check to see if what we are about to do is supported...
	if (!RetrieveCPUExtendedLevelSupport (0x80000002)) return false;
	if (!RetrieveCPUExtendedLevelSupport (0x80000003)) return false;
	if (!RetrieveCPUExtendedLevelSupport (0x80000004)) return false;

	// Use assembly to detect CPUID information...
	__try {
		_asm {
#ifdef CPUID_AWARE_COMPILER
 			; we must push/pop the registers <<CPUID>> writes to, as the
			; optimiser doesn't know about <<CPUID>>, and so doesn't expect
			; these registers to change.
			push eax
			push ebx
			push ecx
			push edx
#endif
			; <<CPUID>> 
			; eax = 0x80000002 --> eax, ebx, ecx, edx: get processor name string (part 1)
			mov eax,0x80000002
			CPUID_INSTRUCTION
			mov CPUExtendedIdentity[0 * TYPE int], eax
			mov CPUExtendedIdentity[1 * TYPE int], ebx
			mov CPUExtendedIdentity[2 * TYPE int], ecx
			mov CPUExtendedIdentity[3 * TYPE int], edx

			; <<CPUID>> 
			; eax = 0x80000003 --> eax, ebx, ecx, edx: get processor name string (part 2)
			mov eax,0x80000003
			CPUID_INSTRUCTION
			mov CPUExtendedIdentity[4 * TYPE int], eax
			mov CPUExtendedIdentity[5 * TYPE int], ebx
			mov CPUExtendedIdentity[6 * TYPE int], ecx
			mov CPUExtendedIdentity[7 * TYPE int], edx

			; <<CPUID>> 
			; eax = 0x80000004 --> eax, ebx, ecx, edx: get processor name string (part 3)
			mov eax,0x80000004
			CPUID_INSTRUCTION
			mov CPUExtendedIdentity[8 * TYPE int], eax
			mov CPUExtendedIdentity[9 * TYPE int], ebx
			mov CPUExtendedIdentity[10 * TYPE int], ecx
			mov CPUExtendedIdentity[11 * TYPE int], edx

#ifdef CPUID_AWARE_COMPILER
			pop edx
			pop ecx
			pop ebx
			pop eax
#endif
		}
	}

	// A generic catch-all just to be sure...
	__except (1) {
		return false;
	}

	iCharA pname[CHIPNAME_STRING_LENGTH];

	// Process the returned information.
	memcpy (pname, &(CPUExtendedIdentity[0]), sizeof (int));
	memcpy (&(pname[4]), &(CPUExtendedIdentity[1]), sizeof (int));
	memcpy (&(pname[8]), &(CPUExtendedIdentity[2]), sizeof (int));
	memcpy (&(pname[12]), &(CPUExtendedIdentity[3]), sizeof (int));
	memcpy (&(pname[16]), &(CPUExtendedIdentity[4]), sizeof (int));
	memcpy (&(pname[20]), &(CPUExtendedIdentity[5]), sizeof (int));
	memcpy (&(pname[24]), &(CPUExtendedIdentity[6]), sizeof (int));
	memcpy (&(pname[28]), &(CPUExtendedIdentity[7]), sizeof (int));
	memcpy (&(pname[32]), &(CPUExtendedIdentity[8]), sizeof (int));
	memcpy (&(pname[36]), &(CPUExtendedIdentity[9]), sizeof (int));
	memcpy (&(pname[40]), &(CPUExtendedIdentity[10]), sizeof (int));
	memcpy (&(pname[44]), &(CPUExtendedIdentity[11]), sizeof (int));
	pname[48] = '\0';

#ifdef _UNICODE
	sint32 len = strlen(pname);
	MultiByteToWideChar(CP_ACP, 0, pname, len, 	ChipID.ProcessorName, len);
#else
	strcpy(	ChipID.ProcessorName, pname);
#endif

	// Because some manufacturers (<cough>Intel</cough>) have leading white space - we have to post-process the name.
	if (ChipManufacturer == Intel) {
		for (int nCounter = 0; nCounter < CHIPNAME_STRING_LENGTH; nCounter ++) {
			// There will either be NULL (\0) or spaces ( ) as the leading characters.
			if ((ChipID.ProcessorName[nCounter] != '\0') && (ChipID.ProcessorName[nCounter] != ' ')) {
				// We have found the starting position of the name.
				ProcessorNameStartPos = nCounter;
				
				// Terminate the loop.
				break;
			}
		}

		// Check to see if there is any white space at the start.
		if (ProcessorNameStartPos == 0) return true;

		// Now move the name forward so that there is no white space.
		memmove (ChipID.ProcessorName, &(ChipID.ProcessorName[ProcessorNameStartPos]), (CHIPNAME_STRING_LENGTH - ProcessorNameStartPos));
	}

	return true;
}

bool _cdecl CPUInfo::RetrieveClassicalCPUIdentity ()
{
	// Start by decided which manufacturer we are using....
	switch (ChipManufacturer) {
		case Intel:
			// Check the family / model / revision to determine the CPU ID.
			switch (ChipID.Family) {
				case 3:
					_stprintf(ChipID.ProcessorName, _T("Newer i80386 family")); 
					break;
				case 4:
					switch (ChipID.Model) {
						case 0: STORE_CLASSICAL_NAME (_T("i80486DX-25/33")); break;
						case 1: STORE_CLASSICAL_NAME (_T("i80486DX-50")); break;
						case 2: STORE_CLASSICAL_NAME (_T("i80486SX")); break;
						case 3: STORE_CLASSICAL_NAME (_T("i80486DX2")); break;
						case 4: STORE_CLASSICAL_NAME (_T("i80486SL")); break;
						case 5: STORE_CLASSICAL_NAME (_T("i80486SX2")); break;
						case 7: STORE_CLASSICAL_NAME (_T("i80486DX2 WriteBack")); break;
						case 8: STORE_CLASSICAL_NAME (_T("i80486DX4")); break;
						case 9: STORE_CLASSICAL_NAME (_T("i80486DX4 WriteBack")); break;
						default: STORE_CLASSICAL_NAME (_T("Unknown 80486 family")); return false;
					}
					break;
				case 5:
					switch (ChipID.Model) {
						case 0: STORE_CLASSICAL_NAME (_T("P5 A-Step")); break;
						case 1: STORE_CLASSICAL_NAME (_T("P5")); break;
						case 2: STORE_CLASSICAL_NAME (_T("P54C")); break;
						case 3: STORE_CLASSICAL_NAME (_T("P24T OverDrive")); break;
						case 4: STORE_CLASSICAL_NAME (_T("P55C")); break;
						case 7: STORE_CLASSICAL_NAME (_T("P54C")); break;
						case 8: STORE_CLASSICAL_NAME (_T("P55C (0.25m)")); break;
						default: STORE_CLASSICAL_NAME (_T("Unknown Pentium family")); return false;
					}
					break;
				case 6:
					switch (ChipID.Model) {
						case 0: STORE_CLASSICAL_NAME (_T("P6 A-Step")); break;
						case 1: STORE_CLASSICAL_NAME (_T("P6")); break;
						case 3: STORE_CLASSICAL_NAME (_T("Pentium II (0.28 m)")); break;
						case 5: STORE_CLASSICAL_NAME (_T("Pentium II (0.25 m)")); break;
						case 6: STORE_CLASSICAL_NAME (_T("Pentium II With On-Die L2 Cache")); break;
						case 7: STORE_CLASSICAL_NAME (_T("Pentium III (0.25 m)")); break;
						case 8: STORE_CLASSICAL_NAME (_T("Pentium III (0.18 m) With 256 KB On-Die L2 Cache ")); break;
						case 0xa: STORE_CLASSICAL_NAME (_T("Pentium III (0.18 m) With 1 Or 2 MB On-Die L2 Cache ")); break;
						case 0xb: STORE_CLASSICAL_NAME (_T("Pentium III (0.13 m) With 256 Or 512 KB On-Die L2 Cache ")); break;
						default: STORE_CLASSICAL_NAME (_T("Unknown P6 family")); return false;
					}
					break;
				case 7:
					STORE_CLASSICAL_NAME (_T("Intel Merced (IA-64)"));
					break;
				case 0xf:
					// Check the extended family bits...
					switch (ChipID.ExtendedFamily) {
						case 0:
							switch (ChipID.Model) {
								case 0: STORE_CLASSICAL_NAME (_T("Pentium IV (0.18 m)")); break;
								case 1: STORE_CLASSICAL_NAME (_T("Pentium IV (0.18 m)")); break;
								case 2: STORE_CLASSICAL_NAME (_T("Pentium IV (0.13 m)")); break;
								default: STORE_CLASSICAL_NAME (_T("Unknown Pentium 4 family")); return false;
							}
							break;
						case 1:
							STORE_CLASSICAL_NAME (_T("Intel McKinley (IA-64)"));
							break;
					}
					break;
				default:
					STORE_CLASSICAL_NAME (_T("Unknown Intel family"));
					return false;
			}
			break;

		case AMD:
			// Check the family / model / revision to determine the CPU ID.
			switch (ChipID.Family) {
				case 4:
					switch (ChipID.Model) {
						case 3: STORE_CLASSICAL_NAME (_T("80486DX2")); break;
						case 7: STORE_CLASSICAL_NAME (_T("80486DX2 WriteBack")); break;
						case 8: STORE_CLASSICAL_NAME (_T("80486DX4")); break;
						case 9: STORE_CLASSICAL_NAME (_T("80486DX4 WriteBack")); break;
						case 0xe: STORE_CLASSICAL_NAME (_T("5x86")); break;
						case 0xf: STORE_CLASSICAL_NAME (_T("5x86WB")); break;
						default: STORE_CLASSICAL_NAME (_T("Unknown 80486 family")); return false;
					}
					break;
				case 5:
					switch (ChipID.Model) {
						case 0: STORE_CLASSICAL_NAME (_T("SSA5 (PR75, PR90, PR100)")); break;
						case 1: STORE_CLASSICAL_NAME (_T("5k86 (PR120, PR133)")); break;
						case 2: STORE_CLASSICAL_NAME (_T("5k86 (PR166)")); break;
						case 3: STORE_CLASSICAL_NAME (_T("5k86 (PR200)")); break;
						case 6: STORE_CLASSICAL_NAME (_T("K6 (0.30 m)")); break;
						case 7: STORE_CLASSICAL_NAME (_T("K6 (0.25 m)")); break;
						case 8: STORE_CLASSICAL_NAME (_T("K6-2")); break;
						case 9: STORE_CLASSICAL_NAME (_T("K6-III")); break;
						case 0xd: STORE_CLASSICAL_NAME (_T("K6-2+ or K6-III+ (0.18 m)")); break;
						default: STORE_CLASSICAL_NAME (_T("Unknown 80586 family")); return false;
					}
					break;
				case 6:
					switch (ChipID.Model) {
						case 1: STORE_CLASSICAL_NAME (_T("Athlon (0.25 m)")); break;
						case 2: STORE_CLASSICAL_NAME (_T("Athlon (0.18 m)")); break;
						case 3: STORE_CLASSICAL_NAME (_T("Duron (SF core)")); break;
						case 4: STORE_CLASSICAL_NAME (_T("Athlon (Thunderbird core)")); break;
						case 6: STORE_CLASSICAL_NAME (_T("Athlon (Palomino core)")); break;
						case 7: STORE_CLASSICAL_NAME (_T("Duron (Morgan core)")); break;
						case 8: 
							if (Features.ExtendedFeatures.SupportsMP)
								STORE_CLASSICAL_NAME (_T("Athlon MP (Thoroughbred core)")); 
							else STORE_CLASSICAL_NAME (_T("Athlon XP (Thoroughbred core)"));
							break;
						default: STORE_CLASSICAL_NAME (_T("Unknown K7 family")); return false;
					}
					break;
				default:
					STORE_CLASSICAL_NAME (_T("Unknown AMD family"));
					return false;
			}
			break;

		case Transmeta:
			switch (ChipID.Family) {	
				case 5:
					switch (ChipID.Model) {
						case 4: STORE_CLASSICAL_NAME (_T("Crusoe TM3x00 and TM5x00")); break;
						default: STORE_CLASSICAL_NAME (_T("Unknown Crusoe family")); return false;
					}
					break;
				default:
					STORE_CLASSICAL_NAME (_T("Unknown Transmeta family"));
					return false;
			}
			break;

		case Rise:
			switch (ChipID.Family) {	
				case 5:
					switch (ChipID.Model) {
						case 0: STORE_CLASSICAL_NAME (_T("mP6 (0.25 m)")); break;
						case 2: STORE_CLASSICAL_NAME (_T("mP6 (0.18 m)")); break;
						default: STORE_CLASSICAL_NAME (_T("Unknown Rise family")); return false;
					}
					break;
				default:
					STORE_CLASSICAL_NAME (_T("Unknown Rise family"));
					return false;
			}
			break;

		case UMC:
			switch (ChipID.Family) {	
				case 4:
					switch (ChipID.Model) {
						case 1: STORE_CLASSICAL_NAME (_T("U5D")); break;
						case 2: STORE_CLASSICAL_NAME (_T("U5S")); break;
						default: STORE_CLASSICAL_NAME (_T("Unknown UMC family")); return false;
					}
					break;
				default:
					STORE_CLASSICAL_NAME (_T("Unknown UMC family"));
					return false;
			}
			break;

		case IDT:
			switch (ChipID.Family) {	
				case 5:
					switch (ChipID.Model) {
						case 4: STORE_CLASSICAL_NAME (_T("C6")); break;
						case 8: STORE_CLASSICAL_NAME (_T("C2")); break;
						case 9: STORE_CLASSICAL_NAME (_T("C3")); break;
						default: STORE_CLASSICAL_NAME (_T("Unknown IDT\\Centaur family")); return false;
					}
					break;
				case 6:
					switch (ChipID.Model) {
						case 6: STORE_CLASSICAL_NAME (_T("VIA Cyrix III - Samuel")); break;
						default: STORE_CLASSICAL_NAME (_T("Unknown IDT\\Centaur family")); return false;
					}
					break;
				default:
					STORE_CLASSICAL_NAME (_T("Unknown IDT\\Centaur family"));
					return false;
			}
			break;

		case Cyrix:
			switch (ChipID.Family) {	
				case 4:
					switch (ChipID.Model) {
						case 4: STORE_CLASSICAL_NAME (_T("MediaGX GX, GXm")); break;
						case 9: STORE_CLASSICAL_NAME (_T("5x86")); break;
						default: STORE_CLASSICAL_NAME (_T("Unknown Cx5x86 family")); return false;
					}
					break;
				case 5:
					switch (ChipID.Model) {
						case 2: STORE_CLASSICAL_NAME (_T("Cx6x86")); break;
						case 4: STORE_CLASSICAL_NAME (_T("MediaGX GXm")); break;
						default: STORE_CLASSICAL_NAME (_T("Unknown Cx6x86 family")); return false;
					}
					break;
				case 6:
					switch (ChipID.Model) {
						case 0: STORE_CLASSICAL_NAME (_T("6x86MX")); break;
						case 5: STORE_CLASSICAL_NAME (_T("Cyrix M2 Core")); break;
						case 6: STORE_CLASSICAL_NAME (_T("WinChip C5A Core")); break;
						case 7: STORE_CLASSICAL_NAME (_T("WinChip C5B\\C5C Core")); break;
						case 8: STORE_CLASSICAL_NAME (_T("WinChip C5C-T Core")); break;
						default: STORE_CLASSICAL_NAME (_T("Unknown 6x86MX\\Cyrix III family")); return false;
					}
					break;
				default:
					STORE_CLASSICAL_NAME (_T("Unknown Cyrix family"));
					return false;
			}
			break;

		case NexGen:
			switch (ChipID.Family) {	
				case 5:
					switch (ChipID.Model) {
						case 0: STORE_CLASSICAL_NAME (_T("Nx586 or Nx586FPU")); break;
						default: STORE_CLASSICAL_NAME (_T("Unknown NexGen family")); return false;
					}
					break;
				default:
					STORE_CLASSICAL_NAME (_T("Unknown NexGen family"));
					return false;
			}
			break;

		case NSC:
			STORE_CLASSICAL_NAME (_T("Cx486SLC \\ DLC \\ Cx486S A-Step"));
			break;

		default:
			// We cannot identify the processor.
			STORE_CLASSICAL_NAME (_T("Unknown family"));
			return false;
	}

	return true;
}

// --------------------------------------------------------
//
//         Constructor Functions - CPUSpeed Class
//
// --------------------------------------------------------

CPUSpeed::CPUSpeed ()
{
	unsigned int uiRepetitions = 1;
	unsigned int uiMSecPerRepetition = 50;
	__int64	i64Total = 0, i64Overhead = 0;

	for (unsigned int nCounter = 0; nCounter < uiRepetitions; nCounter ++) {
		i64Total += GetCyclesDifference (CPUSpeed::Delay, uiMSecPerRepetition);
		i64Overhead += GetCyclesDifference (CPUSpeed::DelayOverhead, uiMSecPerRepetition);
	}

	// Calculate the MHz speed.
	i64Total -= i64Overhead;
	i64Total /= uiRepetitions;
	i64Total /= uiMSecPerRepetition;
	i64Total /= 1000;

	// Save the CPU speed.
	CPUSpeedInMHz = (int) i64Total;
}

CPUSpeed::~CPUSpeed ()
{
}

__int64	__cdecl CPUSpeed::GetCyclesDifference (DELAY_FUNC DelayFunction, unsigned int uiParameter)
{
	unsigned int edx1, eax1;
	unsigned int edx2, eax2;
		
	// Calculate the frequency of the CPU instructions.
	__try {
		_asm {
			push uiParameter		; push parameter param
			mov ebx, DelayFunction	; store func in ebx

			RDTSC_INSTRUCTION

			mov esi, eax			; esi = eax
			mov edi, edx			; edi = edx

			call ebx				; call the delay functions

			RDTSC_INSTRUCTION

			pop ebx

			mov edx2, edx			; edx2 = edx
			mov eax2, eax			; eax2 = eax

			mov edx1, edi			; edx2 = edi
			mov eax1, esi			; eax2 = esi
		}
	}

	// A generic catch-all just to be sure...
	__except (1) {
		return -1;
	}

	return (CPUSPEED_I32TO64 (edx2, eax2) - CPUSPEED_I32TO64 (edx1, eax1));
}

void CPUSpeed::Delay (unsigned int uiMS)
{
	LARGE_INTEGER Frequency, StartCounter, EndCounter;
	__int64 x;

	// Get the frequency of the high performance counter.
	if (!QueryPerformanceFrequency (&Frequency)) return;
	x = Frequency.QuadPart / 1000 * uiMS;

	// Get the starting position of the counter.
	QueryPerformanceCounter (&StartCounter);

	do {
		// Get the ending position of the counter.	
		QueryPerformanceCounter (&EndCounter);
	} while (EndCounter.QuadPart - StartCounter.QuadPart < x);
}

void CPUSpeed::DelayOverhead (unsigned int uiMS)
{
	LARGE_INTEGER Frequency, StartCounter, EndCounter;
	__int64 x;

	// Get the frequency of the high performance counter.
	if (!QueryPerformanceFrequency (&Frequency)) return;
	x = Frequency.QuadPart / 1000 * uiMS;

	// Get the starting position of the counter.
	QueryPerformanceCounter (&StartCounter);
	
	do {
		// Get the ending position of the counter.	
		QueryPerformanceCounter (&EndCounter);
	} while (EndCounter.QuadPart - StartCounter.QuadPart == x);
}