<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
D:/Program/MYPRJ~1/HG_Sync/FPGA/fpgadisparity/DisPrj/source/iseconfig/filter.filter
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml VmodCAM_Ref.twx VmodCAM_Ref.ncd -o
VmodCAM_Ref.twr VmodCAM_Ref.pcf -ucf atlys.ucf -ucf timing.ucf -ucf
atlys_vmodcam.ucf -ucf hijacker.ucf

</twCmdLine><twDesign>VmodCAM_Ref.ncd</twDesign><twDesignPath>VmodCAM_Ref.ncd</twDesignPath><twPCF>VmodCAM_Ref.pcf</twPCF><twPcfPath>VmodCAM_Ref.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_CLK_I = PERIOD TIMEGRP &quot;CLK_I&quot; 99.99 MHz HIGH 50%;</twConstName><twItemCnt>348</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>1</twErrCntPinLimit><twEndPtCnt>140</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.924</twMinPer></twConstHead><twPathRptBanner iPaths="18" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/DcmProgReg_1 (SLICE_X30Y86.A1), 18 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.077</twSlack><twSrc BELType="OTHER">Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType="FF">Inst_SysCon/DcmProgReg_1</twDest><twTotPathDel>6.393</twTotPathDel><twClkSkew dest = "0.609" src = "2.105">1.496</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType='FF'>Inst_SysCon/DcmProgReg_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>DCM_X0Y6.PSCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>DCM_X0Y6.PSDONE</twSite><twDelType>Tdmcko_PSDONE</twDelType><twDelInfo twEdge="twRising">1.500</twDelInfo><twComp>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twComp><twBEL>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y87.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.208</twDelInfo><twComp>Inst_SysCon/DcmProgDone</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y87.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/state__n0161_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y88.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>Inst_SysCon/_n0161_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y88.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg_1_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y86.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>Inst_SysCon/DcmProgReg_1_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y86.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;1&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg_1_rstpot1</twBEL><twBEL>Inst_SysCon/DcmProgReg_1</twBEL></twPathDel><twLogDel>2.568</twLogDel><twRouteDel>3.825</twRouteDel><twTotDel>6.393</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.448</twSlack><twSrc BELType="OTHER">Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType="FF">Inst_SysCon/DcmProgReg_1</twDest><twTotPathDel>6.022</twTotPathDel><twClkSkew dest = "0.609" src = "2.105">1.496</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType='FF'>Inst_SysCon/DcmProgReg_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>DCM_X0Y6.PSCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>DCM_X0Y6.PSDONE</twSite><twDelType>Tdmcko_PSDONE</twDelType><twDelInfo twEdge="twRising">1.500</twDelInfo><twComp>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twComp><twBEL>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y87.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.208</twDelInfo><twComp>Inst_SysCon/DcmProgDone</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y88.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/state_loadRegEn1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y88.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>Inst_SysCon/loadRegEn</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y88.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg_1_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y86.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>Inst_SysCon/DcmProgReg_1_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y86.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;1&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg_1_rstpot1</twBEL><twBEL>Inst_SysCon/DcmProgReg_1</twBEL></twPathDel><twLogDel>2.513</twLogDel><twRouteDel>3.509</twRouteDel><twTotDel>6.022</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.417</twSlack><twSrc BELType="FF">Inst_SysCon/state_FSM_FFd7</twSrc><twDest BELType="FF">Inst_SysCon/DcmProgReg_1</twDest><twTotPathDel>3.538</twTotPathDel><twClkSkew dest = "0.175" src = "0.186">0.011</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/state_FSM_FFd7</twSrc><twDest BELType='FF'>Inst_SysCon/DcmProgReg_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X31Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X31Y86.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd7</twComp><twBEL>Inst_SysCon/state_FSM_FFd7</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd7</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y87.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/state__n0161_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y88.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>Inst_SysCon/_n0161_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y88.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg_1_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y86.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>Inst_SysCon/DcmProgReg_1_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y86.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;1&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg_1_rstpot1</twBEL><twBEL>Inst_SysCon/DcmProgReg_1</twBEL></twPathDel><twLogDel>1.459</twLogDel><twRouteDel>2.079</twRouteDel><twTotDel>3.538</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/DcmProgReg_2 (SLICE_X31Y87.A2), 9 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.633</twSlack><twSrc BELType="OTHER">Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType="FF">Inst_SysCon/DcmProgReg_2</twDest><twTotPathDel>5.706</twTotPathDel><twClkSkew dest = "0.286" src = "1.913">1.627</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType='FF'>Inst_SysCon/DcmProgReg_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>DCM_X0Y6.PSCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>DCM_X0Y6.PSDONE</twSite><twDelType>Tdmcko_PSDONE</twDelType><twDelInfo twEdge="twRising">1.500</twDelInfo><twComp>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twComp><twBEL>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y87.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.208</twDelInfo><twComp>Inst_SysCon/DcmProgDone</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y88.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/state_loadRegEn1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y87.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.824</twDelInfo><twComp>Inst_SysCon/loadRegEn</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;2&gt;1</twBEL><twBEL>Inst_SysCon/DcmProgReg_2</twBEL></twPathDel><twLogDel>2.285</twLogDel><twRouteDel>3.421</twRouteDel><twTotDel>5.706</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.937</twSlack><twSrc BELType="FF">Inst_SysCon/state_FSM_FFd7</twSrc><twDest BELType="FF">Inst_SysCon/DcmProgReg_2</twDest><twTotPathDel>2.851</twTotPathDel><twClkSkew dest = "0.467" src = "0.645">0.178</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/state_FSM_FFd7</twSrc><twDest BELType='FF'>Inst_SysCon/DcmProgReg_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X31Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X31Y86.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd7</twComp><twBEL>Inst_SysCon/state_FSM_FFd7</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd7</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y88.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/state_loadRegEn1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y87.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.824</twDelInfo><twComp>Inst_SysCon/loadRegEn</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;2&gt;1</twBEL><twBEL>Inst_SysCon/DcmProgReg_2</twBEL></twPathDel><twLogDel>1.176</twLogDel><twRouteDel>1.675</twRouteDel><twTotDel>2.851</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.302</twSlack><twSrc BELType="FF">Inst_SysCon/prevRes_0</twSrc><twDest BELType="FF">Inst_SysCon/DcmProgReg_2</twDest><twTotPathDel>2.831</twTotPathDel><twClkSkew dest = "0.467" src = "0.300">-0.167</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/prevRes_0</twSrc><twDest BELType='FF'>Inst_SysCon/DcmProgReg_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X31Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X31Y85.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd4</twComp><twBEL>Inst_SysCon/prevRes_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y87.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>Inst_SysCon/prevRes&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y88.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/state_loadRegEn1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y87.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.824</twDelInfo><twComp>Inst_SysCon/loadRegEn</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;2&gt;1</twBEL><twBEL>Inst_SysCon/DcmProgReg_2</twBEL></twPathDel><twLogDel>1.246</twLogDel><twRouteDel>1.585</twRouteDel><twTotDel>2.831</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/bitCount_3 (SLICE_X30Y87.SR), 9 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.809</twSlack><twSrc BELType="OTHER">Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType="FF">Inst_SysCon/bitCount_3</twDest><twTotPathDel>5.530</twTotPathDel><twClkSkew dest = "0.286" src = "1.913">1.627</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType='FF'>Inst_SysCon/bitCount_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>DCM_X0Y6.PSCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>DCM_X0Y6.PSDONE</twSite><twDelType>Tdmcko_PSDONE</twDelType><twDelInfo twEdge="twRising">1.500</twDelInfo><twComp>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twComp><twBEL>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y87.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.208</twDelInfo><twComp>Inst_SysCon/DcmProgDone</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y88.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/state_loadRegEn1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>Inst_SysCon/loadRegEn</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y87.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>Inst_SysCon/bitCount&lt;2&gt;</twComp><twBEL>Inst_SysCon/bitCount_3</twBEL></twPathDel><twLogDel>2.411</twLogDel><twRouteDel>3.119</twRouteDel><twTotDel>5.530</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.113</twSlack><twSrc BELType="FF">Inst_SysCon/state_FSM_FFd7</twSrc><twDest BELType="FF">Inst_SysCon/bitCount_3</twDest><twTotPathDel>2.675</twTotPathDel><twClkSkew dest = "0.467" src = "0.645">0.178</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/state_FSM_FFd7</twSrc><twDest BELType='FF'>Inst_SysCon/bitCount_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X31Y86.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd7</twComp><twBEL>Inst_SysCon/state_FSM_FFd7</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd7</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y88.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/state_loadRegEn1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>Inst_SysCon/loadRegEn</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y87.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>Inst_SysCon/bitCount&lt;2&gt;</twComp><twBEL>Inst_SysCon/bitCount_3</twBEL></twPathDel><twLogDel>1.302</twLogDel><twRouteDel>1.373</twRouteDel><twTotDel>2.675</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.478</twSlack><twSrc BELType="FF">Inst_SysCon/prevRes_0</twSrc><twDest BELType="FF">Inst_SysCon/bitCount_3</twDest><twTotPathDel>2.655</twTotPathDel><twClkSkew dest = "0.467" src = "0.300">-0.167</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/prevRes_0</twSrc><twDest BELType='FF'>Inst_SysCon/bitCount_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X31Y85.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd4</twComp><twBEL>Inst_SysCon/prevRes_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y87.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>Inst_SysCon/prevRes&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y88.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/state_loadRegEn1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>Inst_SysCon/loadRegEn</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y87.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>Inst_SysCon/bitCount&lt;2&gt;</twComp><twBEL>Inst_SysCon/bitCount_3</twBEL></twPathDel><twLogDel>1.372</twLogDel><twRouteDel>1.283</twRouteDel><twTotDel>2.655</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>51.7</twPctLog><twPctRoute>48.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_I = PERIOD TIMEGRP &quot;CLK_I&quot; 99.99 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/RstDbncQ_5 (SLICE_X47Y40.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.253</twSlack><twSrc BELType="FF">Inst_SysCon/RstDbncQ_4</twSrc><twDest BELType="FF">Inst_SysCon/RstDbncQ_5</twDest><twTotPathDel>0.525</twTotPathDel><twClkSkew dest = "0.371" src = "0.099">-0.272</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_SysCon/RstDbncQ_4</twSrc><twDest BELType='FF'>Inst_SysCon/RstDbncQ_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X48Y40.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>Inst_SysCon/RstDbncQ_4</twComp><twBEL>Inst_SysCon/RstDbncQ_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y40.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.232</twDelInfo><twComp>Inst_SysCon/RstDbncQ_4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y40.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>Inst_SysCon/RstDbncQ_8</twComp><twBEL>Inst_SysCon/RstDbncQ_5</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.232</twRouteDel><twTotDel>0.525</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>55.8</twPctLog><twPctRoute>44.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/DcmProgReg_0 (SLICE_X30Y88.CE), 7 paths
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.362</twSlack><twSrc BELType="FF">Inst_SysCon/state_FSM_FFd2</twSrc><twDest BELType="FF">Inst_SysCon/DcmProgReg_0</twDest><twTotPathDel>0.623</twTotPathDel><twClkSkew dest = "0.376" src = "0.115">-0.261</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_SysCon/state_FSM_FFd2</twSrc><twDest BELType='FF'>Inst_SysCon/DcmProgReg_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X31Y85.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd4</twComp><twBEL>Inst_SysCon/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y87.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.233</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/state__n0161_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y88.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.144</twDelInfo><twComp>Inst_SysCon/_n0161_inv1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y88.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg_0</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.377</twRouteDel><twTotDel>0.623</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.505</twSlack><twSrc BELType="FF">Inst_SysCon/prevRes_2</twSrc><twDest BELType="FF">Inst_SysCon/DcmProgReg_0</twDest><twTotPathDel>0.988</twTotPathDel><twClkSkew dest = "0.630" src = "0.147">-0.483</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_SysCon/prevRes_2</twSrc><twDest BELType='FF'>Inst_SysCon/DcmProgReg_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X30Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X30Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/prevRes_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y87.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y87.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.065</twDelInfo><twComp>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/state__n0161_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y88.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.144</twDelInfo><twComp>Inst_SysCon/_n0161_inv1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y88.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg_0</twBEL></twPathDel><twLogDel>0.438</twLogDel><twRouteDel>0.550</twRouteDel><twTotDel>0.988</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>44.3</twPctLog><twPctRoute>55.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.574</twSlack><twSrc BELType="FF">Inst_SysCon/prevRes_0</twSrc><twDest BELType="FF">Inst_SysCon/DcmProgReg_0</twDest><twTotPathDel>0.835</twTotPathDel><twClkSkew dest = "0.376" src = "0.115">-0.261</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_SysCon/prevRes_0</twSrc><twDest BELType='FF'>Inst_SysCon/DcmProgReg_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X31Y85.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd4</twComp><twBEL>Inst_SysCon/prevRes_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y87.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>Inst_SysCon/prevRes&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y87.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.065</twDelInfo><twComp>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/state__n0161_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y88.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.144</twDelInfo><twComp>Inst_SysCon/_n0161_inv1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y88.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg_0</twBEL></twPathDel><twLogDel>0.448</twLogDel><twRouteDel>0.387</twRouteDel><twTotDel>0.835</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>53.7</twPctLog><twPctRoute>46.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/RstDbncQ_8 (SLICE_X47Y40.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.393</twSlack><twSrc BELType="FF">Inst_SysCon/RstDbncQ_7</twSrc><twDest BELType="FF">Inst_SysCon/RstDbncQ_8</twDest><twTotPathDel>0.393</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_SysCon/RstDbncQ_7</twSrc><twDest BELType='FF'>Inst_SysCon/RstDbncQ_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X47Y40.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_SysCon/RstDbncQ_8</twComp><twBEL>Inst_SysCon/RstDbncQ_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y40.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>Inst_SysCon/RstDbncQ_7</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y40.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>Inst_SysCon/RstDbncQ_8</twComp><twBEL>Inst_SysCon/RstDbncQ_8</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.393</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="34"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_I = PERIOD TIMEGRP &quot;CLK_I&quot; 99.99 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="35" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="-0.499" period="2.000" constraintValue="2.000" deviceLimit="2.499" freqLimit="400.160" physResource="Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT3" logResource="Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT3" locationPin="PLL_ADV_X0Y2.CLKOUT3" clockNet="Inst_SysCon/fLCLK"/><twPinLimit anchorID="36" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.075" period="1.000" constraintValue="1.000" deviceLimit="0.925" freqLimit="1081.081" physResource="Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0" logResource="Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y2.CLKOUT0" clockNet="Inst_SysCon/ddr2clk_2x"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.075" period="1.000" constraintValue="1.000" deviceLimit="0.925" freqLimit="1081.081" physResource="Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1" logResource="Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y2.CLKOUT1" clockNet="Inst_SysCon/ddr2clk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="38" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_CAMA_PCLK_I = PERIOD &quot;CAMA_PCLK_I&quot; 80 MHz HIGH 50 %;" ScopeName="">TS_CAMA_PCLK_I = PERIOD TIMEGRP &quot;CAMA_PCLK_I&quot; 80 MHz HIGH 50%;</twConstName><twItemCnt>4464</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1722</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.597</twMinPer></twConstHead><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/pa_wr_addr_21 (SLICE_X2Y84.SR), 27 paths
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.903</twSlack><twSrc BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_21</twDest><twTotPathDel>7.505</twTotPathDel><twClkSkew dest = "0.569" src = "0.626">0.057</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_21</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P1WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>MCB_X0Y1.P1WREMPTY</twSite><twDelType>Tmcbcko_WREMPTY</twDelType><twDelInfo twEdge="twRising">2.270</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y70.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.971</twDelInfo><twComp>Inst_FBCtl/p1_wr_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable231</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y70.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable231</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable236</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.702</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y84.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;22&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_21</twBEL></twPathDel><twLogDel>3.230</twLogDel><twRouteDel>4.275</twRouteDel><twTotDel>7.505</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.552</twSlack><twSrc BELType="FF">Inst_FBCtl/stateWrA_FSM_FFd2</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_21</twDest><twTotPathDel>5.852</twTotPathDel><twClkSkew dest = "0.569" src = "0.630">0.061</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/stateWrA_FSM_FFd2</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_21</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X0Y63.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd2</twComp><twBEL>Inst_FBCtl/stateWrA_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y80.A6</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.803</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable233</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable232</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y70.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable232</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable236</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.702</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y84.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;22&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_21</twBEL></twPathDel><twLogDel>1.368</twLogDel><twRouteDel>4.484</twRouteDel><twTotDel>5.852</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.977</twSlack><twSrc BELType="FF">Inst_FBCtl/pa_wr_addr_16</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_21</twDest><twTotPathDel>5.477</twTotPathDel><twClkSkew dest = "0.150" src = "0.161">0.011</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/pa_wr_addr_16</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_21</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X2Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X2Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;19&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y78.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y78.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable234</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y70.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.328</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable234</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable236</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.702</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y84.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;22&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_21</twBEL></twPathDel><twLogDel>1.407</twLogDel><twRouteDel>4.070</twRouteDel><twTotDel>5.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/pa_wr_addr_22 (SLICE_X2Y84.SR), 27 paths
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.914</twSlack><twSrc BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_22</twDest><twTotPathDel>7.494</twTotPathDel><twClkSkew dest = "0.569" src = "0.626">0.057</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_22</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P1WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>MCB_X0Y1.P1WREMPTY</twSite><twDelType>Tmcbcko_WREMPTY</twDelType><twDelInfo twEdge="twRising">2.270</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y70.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.971</twDelInfo><twComp>Inst_FBCtl/p1_wr_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable231</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y70.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable231</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable236</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.702</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y84.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;22&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_22</twBEL></twPathDel><twLogDel>3.219</twLogDel><twRouteDel>4.275</twRouteDel><twTotDel>7.494</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.563</twSlack><twSrc BELType="FF">Inst_FBCtl/stateWrA_FSM_FFd2</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_22</twDest><twTotPathDel>5.841</twTotPathDel><twClkSkew dest = "0.569" src = "0.630">0.061</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/stateWrA_FSM_FFd2</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_22</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X0Y63.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd2</twComp><twBEL>Inst_FBCtl/stateWrA_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y80.A6</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.803</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable233</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable232</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y70.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable232</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable236</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.702</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y84.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;22&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_22</twBEL></twPathDel><twLogDel>1.357</twLogDel><twRouteDel>4.484</twRouteDel><twTotDel>5.841</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.988</twSlack><twSrc BELType="FF">Inst_FBCtl/pa_wr_addr_16</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_22</twDest><twTotPathDel>5.466</twTotPathDel><twClkSkew dest = "0.150" src = "0.161">0.011</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/pa_wr_addr_16</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_22</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X2Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X2Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;19&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y78.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y78.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable234</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y70.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.328</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable234</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable236</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.702</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y84.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;22&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_22</twBEL></twPathDel><twLogDel>1.396</twLogDel><twRouteDel>4.070</twRouteDel><twTotDel>5.466</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/pa_wr_addr_20 (SLICE_X2Y84.SR), 27 paths
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.920</twSlack><twSrc BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_20</twDest><twTotPathDel>7.488</twTotPathDel><twClkSkew dest = "0.569" src = "0.626">0.057</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_20</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P1WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>MCB_X0Y1.P1WREMPTY</twSite><twDelType>Tmcbcko_WREMPTY</twDelType><twDelInfo twEdge="twRising">2.270</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y70.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.971</twDelInfo><twComp>Inst_FBCtl/p1_wr_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable231</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y70.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable231</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable236</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.702</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y84.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;22&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_20</twBEL></twPathDel><twLogDel>3.213</twLogDel><twRouteDel>4.275</twRouteDel><twTotDel>7.488</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.569</twSlack><twSrc BELType="FF">Inst_FBCtl/stateWrA_FSM_FFd2</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_20</twDest><twTotPathDel>5.835</twTotPathDel><twClkSkew dest = "0.569" src = "0.630">0.061</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/stateWrA_FSM_FFd2</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_20</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X0Y63.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd2</twComp><twBEL>Inst_FBCtl/stateWrA_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y80.A6</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.803</twDelInfo><twComp>Inst_FBCtl/stateWrA_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable233</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable232</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y70.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable232</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable236</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.702</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y84.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;22&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_20</twBEL></twPathDel><twLogDel>1.351</twLogDel><twRouteDel>4.484</twRouteDel><twTotDel>5.835</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.994</twSlack><twSrc BELType="FF">Inst_FBCtl/pa_wr_addr_16</twSrc><twDest BELType="FF">Inst_FBCtl/pa_wr_addr_20</twDest><twTotPathDel>5.460</twTotPathDel><twClkSkew dest = "0.150" src = "0.161">0.011</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/pa_wr_addr_16</twSrc><twDest BELType='FF'>Inst_FBCtl/pa_wr_addr_20</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X2Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X2Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;19&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y78.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y78.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable234</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y70.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.328</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable234</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Mcount_pa_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable236</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.702</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y84.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;22&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_20</twBEL></twPathDel><twLogDel>1.390</twLogDel><twRouteDel>4.070</twRouteDel><twTotDel>5.460</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CAMA_PCLK_I = PERIOD TIMEGRP &quot;CAMA_PCLK_I&quot; 80 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAMB8_X1Y30.DIADI0), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.262</twSlack><twSrc BELType="FF">hijacker1/SGMInfo_dir1_reg_234</twSrc><twDest BELType="RAM">hijacker1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twDest><twTotPathDel>0.268</twTotPathDel><twClkSkew dest = "0.076" src = "0.070">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/SGMInfo_dir1_reg_234</twSrc><twDest BELType='RAM'>hijacker1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X17Y60.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>hijacker1/SGMInfo_dir1_reg&lt;235&gt;</twComp><twBEL>hijacker1/SGMInfo_dir1_reg_234</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y30.DIADI0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>hijacker1/SGMInfo_dir1_reg&lt;234&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y30.CLKAWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>hijacker1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twComp><twBEL>hijacker1/[26].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAMB8_X2Y22.DIADI3), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.262</twSlack><twSrc BELType="FF">hijacker1/SGMInfo_dir1_reg_165</twSrc><twDest BELType="RAM">hijacker1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twDest><twTotPathDel>0.268</twTotPathDel><twClkSkew dest = "0.077" src = "0.071">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/SGMInfo_dir1_reg_165</twSrc><twDest BELType='RAM'>hijacker1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X41Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>hijacker1/SGMInfo_dir1_reg&lt;167&gt;</twComp><twBEL>hijacker1/SGMInfo_dir1_reg_165</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y22.DIADI3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>hijacker1/SGMInfo_dir1_reg&lt;165&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X2Y22.CLKAWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>hijacker1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twComp><twBEL>hijacker1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAMB8_X2Y22.DIADI5), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.262</twSlack><twSrc BELType="FF">hijacker1/SGMInfo_dir1_reg_167</twSrc><twDest BELType="RAM">hijacker1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twDest><twTotPathDel>0.268</twTotPathDel><twClkSkew dest = "0.077" src = "0.071">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/SGMInfo_dir1_reg_167</twSrc><twDest BELType='RAM'>hijacker1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X41Y44.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>hijacker1/SGMInfo_dir1_reg&lt;167&gt;</twComp><twBEL>hijacker1/SGMInfo_dir1_reg_167</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y22.DIADI5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>hijacker1/SGMInfo_dir1_reg&lt;167&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X2Y22.CLKAWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>hijacker1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twComp><twBEL>hijacker1/[18].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="63"><twPinLimitBanner>Component Switching Limit Checks: TS_CAMA_PCLK_I = PERIOD TIMEGRP &quot;CAMA_PCLK_I&quot; 80 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="64" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="9.376" period="12.500" constraintValue="12.500" deviceLimit="3.124" freqLimit="320.102" physResource="hijacker1/[31].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="hijacker1/[31].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y34.CLKAWRCLK" clockNet="CamAPClk"/><twPinLimit anchorID="65" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="9.376" period="12.500" constraintValue="12.500" deviceLimit="3.124" freqLimit="320.102" physResource="hijacker1/[31].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="hijacker1/[31].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y36.CLKAWRCLK" clockNet="CamAPClk"/><twPinLimit anchorID="66" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="9.376" period="12.500" constraintValue="12.500" deviceLimit="3.124" freqLimit="320.102" physResource="hijacker1/[30].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="hijacker1/[30].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y31.CLKAWRCLK" clockNet="CamAPClk"/></twPinLimitRpt></twConst><twConst anchorID="67" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_CAMB_PCLK_I = PERIOD &quot;CAMB_PCLK_I&quot; 80 MHz HIGH 50 %;" ScopeName="">TS_CAMB_PCLK_I = PERIOD TIMEGRP &quot;CAMB_PCLK_I&quot; 80 MHz HIGH 50%;</twConstName><twItemCnt>3099</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>570</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.276</twMinPer></twConstHead><twPathRptBanner iPaths="90" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/pb_wr_cnt_29 (SLICE_X2Y63.CIN), 90 paths
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.224</twSlack><twSrc BELType="FF">hijacker1/KGateArr_5</twSrc><twDest BELType="FF">Inst_FBCtl/pb_wr_cnt_29</twDest><twTotPathDel>7.219</twTotPathDel><twClkSkew dest = "0.508" src = "0.530">0.022</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/KGateArr_5</twSrc><twDest BELType='FF'>Inst_FBCtl/pb_wr_cnt_29</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X28Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X28Y5.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>hijacker1/KGateArr&lt;3&gt;</twComp><twBEL>hijacker1/KGateArr_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y49.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.800</twDelInfo><twComp>hijacker1/KGateArr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_FBCtl/p2_wr_en</twComp><twBEL>hijacker1/spi_DatRdy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y55.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>spi_DatRdy</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y56.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y56.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;3&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;_rt</twBEL><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;7&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;11&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;15&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;19&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;23&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;27&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y63.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;30&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_xor&lt;30&gt;</twBEL><twBEL>Inst_FBCtl/pb_wr_cnt_29</twBEL></twPathDel><twLogDel>2.057</twLogDel><twRouteDel>5.162</twRouteDel><twTotDel>7.219</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.141</twSlack><twSrc BELType="FF">Inst_FBCtl/pb_int_rst</twSrc><twDest BELType="FF">Inst_FBCtl/pb_wr_cnt_29</twDest><twTotPathDel>4.307</twTotPathDel><twClkSkew dest = "0.600" src = "0.617">0.017</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/pb_int_rst</twSrc><twDest BELType='FF'>Inst_FBCtl/pb_wr_cnt_29</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X2Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X2Y71.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable771</twComp><twBEL>Inst_FBCtl/pb_int_rst</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y55.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.907</twDelInfo><twComp>Inst_FBCtl/pb_int_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y56.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y56.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;3&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;_rt</twBEL><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;7&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;11&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;15&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;19&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;23&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;27&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y63.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;30&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_xor&lt;30&gt;</twBEL><twBEL>Inst_FBCtl/pb_wr_cnt_29</twBEL></twPathDel><twLogDel>1.886</twLogDel><twRouteDel>2.421</twRouteDel><twTotDel>4.307</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>43.8</twPctLog><twPctRoute>56.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.460</twSlack><twSrc BELType="FF">hijacker1/wcd/spi_readGroupPulse</twSrc><twDest BELType="FF">Inst_FBCtl/pb_wr_cnt_29</twDest><twTotPathDel>4.008</twTotPathDel><twClkSkew dest = "0.508" src = "0.505">-0.003</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/wcd/spi_readGroupPulse</twSrc><twDest BELType='FF'>Inst_FBCtl/pb_wr_cnt_29</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X9Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X9Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/wcd/spi_readGroupPulse</twComp><twBEL>hijacker1/wcd/spi_readGroupPulse</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y49.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>hijacker1/wcd/spi_readGroupPulse</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_FBCtl/p2_wr_en</twComp><twBEL>hijacker1/spi_DatRdy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y55.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>spi_DatRdy</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y56.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y56.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;3&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_lut&lt;0&gt;_rt</twBEL><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;7&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;11&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;15&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;19&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;23&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;27&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/Mcount_pb_wr_cnt_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y63.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>Inst_FBCtl/pb_wr_cnt&lt;30&gt;</twComp><twBEL>Inst_FBCtl/Mcount_pb_wr_cnt_xor&lt;30&gt;</twBEL><twBEL>Inst_FBCtl/pb_wr_cnt_29</twBEL></twPathDel><twLogDel>1.993</twLogDel><twRouteDel>2.015</twRouteDel><twTotDel>4.008</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/pb_wr_addr_21 (SLICE_X2Y77.SR), 27 paths
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.228</twSlack><twSrc BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">Inst_FBCtl/pb_wr_addr_21</twDest><twTotPathDel>7.206</twTotPathDel><twClkSkew dest = "0.598" src = "0.629">0.031</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>Inst_FBCtl/pb_wr_addr_21</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P2CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>MCB_X0Y1.P2EMPTY</twSite><twDelType>Tmcbcko_EMPTY</twDelType><twDelInfo twEdge="twRising">2.270</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y71.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.356</twDelInfo><twComp>Inst_FBCtl/p2_wr_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y71.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable771</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable771</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable77</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable771</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable776</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y77.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y77.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>Inst_FBCtl/pb_wr_addr&lt;22&gt;</twComp><twBEL>Inst_FBCtl/pb_wr_addr_21</twBEL></twPathDel><twLogDel>3.119</twLogDel><twRouteDel>4.087</twRouteDel><twTotDel>7.206</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.825</twSlack><twSrc BELType="FF">Inst_FBCtl/stateWrB_FSM_FFd2</twSrc><twDest BELType="FF">Inst_FBCtl/pb_wr_addr_21</twDest><twTotPathDel>4.621</twTotPathDel><twClkSkew dest = "0.598" src = "0.617">0.019</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/stateWrB_FSM_FFd2</twSrc><twDest BELType='FF'>Inst_FBCtl/pb_wr_addr_21</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X0Y55.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_FBCtl/stateWrB_FSM_FFd2</twComp><twBEL>Inst_FBCtl/stateWrB_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y71.D4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.803</twDelInfo><twComp>Inst_FBCtl/stateWrB_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable771</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable772</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y71.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable771</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable771</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable776</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y77.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y77.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>Inst_FBCtl/pb_wr_addr&lt;22&gt;</twComp><twBEL>Inst_FBCtl/pb_wr_addr_21</twBEL></twPathDel><twLogDel>1.256</twLogDel><twRouteDel>3.365</twRouteDel><twTotDel>4.621</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.119</twSlack><twSrc BELType="FF">Inst_FBCtl/stateWrB_FSM_FFd1</twSrc><twDest BELType="FF">Inst_FBCtl/pb_wr_addr_21</twDest><twTotPathDel>4.327</twTotPathDel><twClkSkew dest = "0.598" src = "0.617">0.019</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/stateWrB_FSM_FFd1</twSrc><twDest BELType='FF'>Inst_FBCtl/pb_wr_addr_21</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X0Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_FBCtl/stateWrB_FSM_FFd2</twComp><twBEL>Inst_FBCtl/stateWrB_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y71.A4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">2.017</twDelInfo><twComp>Inst_FBCtl/stateWrB_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable771</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable776</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y77.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y77.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>Inst_FBCtl/pb_wr_addr&lt;22&gt;</twComp><twBEL>Inst_FBCtl/pb_wr_addr_21</twBEL></twPathDel><twLogDel>1.053</twLogDel><twRouteDel>3.274</twRouteDel><twTotDel>4.327</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/pb_wr_addr_22 (SLICE_X2Y77.SR), 27 paths
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.239</twSlack><twSrc BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">Inst_FBCtl/pb_wr_addr_22</twDest><twTotPathDel>7.195</twTotPathDel><twClkSkew dest = "0.598" src = "0.629">0.031</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>Inst_FBCtl/pb_wr_addr_22</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P2CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>MCB_X0Y1.P2EMPTY</twSite><twDelType>Tmcbcko_EMPTY</twDelType><twDelInfo twEdge="twRising">2.270</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y71.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.356</twDelInfo><twComp>Inst_FBCtl/p2_wr_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y71.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable771</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable771</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable77</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable771</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable776</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y77.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y77.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>Inst_FBCtl/pb_wr_addr&lt;22&gt;</twComp><twBEL>Inst_FBCtl/pb_wr_addr_22</twBEL></twPathDel><twLogDel>3.108</twLogDel><twRouteDel>4.087</twRouteDel><twTotDel>7.195</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.836</twSlack><twSrc BELType="FF">Inst_FBCtl/stateWrB_FSM_FFd2</twSrc><twDest BELType="FF">Inst_FBCtl/pb_wr_addr_22</twDest><twTotPathDel>4.610</twTotPathDel><twClkSkew dest = "0.598" src = "0.617">0.019</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/stateWrB_FSM_FFd2</twSrc><twDest BELType='FF'>Inst_FBCtl/pb_wr_addr_22</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X0Y55.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_FBCtl/stateWrB_FSM_FFd2</twComp><twBEL>Inst_FBCtl/stateWrB_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y71.D4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.803</twDelInfo><twComp>Inst_FBCtl/stateWrB_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable771</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable772</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y71.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable771</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable771</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable776</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y77.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y77.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>Inst_FBCtl/pb_wr_addr&lt;22&gt;</twComp><twBEL>Inst_FBCtl/pb_wr_addr_22</twBEL></twPathDel><twLogDel>1.245</twLogDel><twRouteDel>3.365</twRouteDel><twTotDel>4.610</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.130</twSlack><twSrc BELType="FF">Inst_FBCtl/stateWrB_FSM_FFd1</twSrc><twDest BELType="FF">Inst_FBCtl/pb_wr_addr_22</twDest><twTotPathDel>4.316</twTotPathDel><twClkSkew dest = "0.598" src = "0.617">0.019</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/stateWrB_FSM_FFd1</twSrc><twDest BELType='FF'>Inst_FBCtl/pb_wr_addr_22</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X0Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_FBCtl/stateWrB_FSM_FFd2</twComp><twBEL>Inst_FBCtl/stateWrB_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y71.A4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">2.017</twDelInfo><twComp>Inst_FBCtl/stateWrB_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable771</twComp><twBEL>Inst_FBCtl/Reset_OR_DriverANDClockEnable776</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y77.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>Inst_FBCtl/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y77.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>Inst_FBCtl/pb_wr_addr&lt;22&gt;</twComp><twBEL>Inst_FBCtl/pb_wr_addr_22</twBEL></twPathDel><twLogDel>1.042</twLogDel><twRouteDel>3.274</twRouteDel><twTotDel>4.316</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CAMB_PCLK_I = PERIOD TIMEGRP &quot;CAMB_PCLK_I&quot; 80 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA0), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.333</twSlack><twSrc BELType="FF">Inst_FBCtl/p2_wr_data_0</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.368</twTotPathDel><twClkSkew dest = "0.243" src = "0.208">-0.035</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/p2_wr_data_0</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X0Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_FBCtl/p2_wr_data_3</twComp><twBEL>Inst_FBCtl/p2_wr_data_0</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P2WRDATA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>Inst_FBCtl/p2_wr_data_0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P2CLK</twSite><twDelType>Tmcbckd_WRDATA</twDelType><twDelInfo twEdge="twFalling">0.045</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.245</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.368</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>66.6</twPctLog><twPctRoute>33.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA1), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.333</twSlack><twSrc BELType="FF">Inst_FBCtl/p2_wr_data_1</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.368</twTotPathDel><twClkSkew dest = "0.243" src = "0.208">-0.035</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/p2_wr_data_1</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X0Y47.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_FBCtl/p2_wr_data_3</twComp><twBEL>Inst_FBCtl/p2_wr_data_1</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P2WRDATA1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>Inst_FBCtl/p2_wr_data_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P2CLK</twSite><twDelType>Tmcbckd_WRDATA</twDelType><twDelInfo twEdge="twFalling">0.045</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.245</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.368</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>66.6</twPctLog><twPctRoute>33.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA4), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.392</twSlack><twSrc BELType="FF">Inst_FBCtl/p2_wr_data_4</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.395</twTotPathDel><twClkSkew dest = "0.078" src = "0.075">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/p2_wr_data_4</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X0Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_FBCtl/p2_wr_data_7</twComp><twBEL>Inst_FBCtl/p2_wr_data_4</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P2WRDATA4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>Inst_FBCtl/p2_wr_data_4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P2CLK</twSite><twDelType>Tmcbckd_WRDATA</twDelType><twDelInfo twEdge="twFalling">0.045</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.245</twLogDel><twRouteDel>0.150</twRouteDel><twTotDel>0.395</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>62.0</twPctLog><twPctRoute>38.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="92"><twPinLimitBanner>Component Switching Limit Checks: TS_CAMB_PCLK_I = PERIOD TIMEGRP &quot;CAMB_PCLK_I&quot; 80 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="93" type="MINPERIOD" name="Tbcper_I" slack="10.770" period="12.500" constraintValue="12.500" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_camctlB/BUFG_inst/I0" logResource="Inst_camctlB/BUFG_inst/I0" locationPin="BUFGMUX_X2Y11.I0" clockNet="int_CAMB_PCLK_I"/><twPinLimit anchorID="94" type="MINPERIOD" name="Tmcbcper_P2CMDCLK" slack="11.000" period="12.500" constraintValue="12.500" deviceLimit="1.500" freqLimit="666.667" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CMDCLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CMDCLK" locationPin="MCB_X0Y1.P2CMDCLK" clockNet="CamBPClk"/><twPinLimit anchorID="95" type="MINPERIOD" name="Tmcbcper_P2CLK" slack="11.500" period="12.500" constraintValue="12.500" deviceLimit="1.000" freqLimit="1000.000" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CLK" locationPin="MCB_X0Y1.P2CLK" clockNet="CamBPClk"/></twPinLimitRpt></twConst><twConst anchorID="96" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_sck = PERIOD &quot;sck&quot; 100 ns HIGH 50%;" ScopeName="">TS_sck = PERIOD TIMEGRP &quot;sck&quot; 100 ns HIGH 50%;</twConstName><twItemCnt>702</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>204</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.805</twMinPer></twConstHead><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_6_P_6 (SLICE_X24Y23.AX), 6 paths
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>94.195</twSlack><twSrc BELType="FF">hijacker1/SPI_S1/spiDataCount_1</twSrc><twDest BELType="FF">hijacker1/SPI_S1/WSReg_6_P_6</twDest><twTotPathDel>3.672</twTotPathDel><twClkSkew dest = "0.100" src = "2.198">2.098</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/SPI_S1/spiDataCount_1</twSrc><twDest BELType='FF'>hijacker1/SPI_S1/WSReg_6_P_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X25Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sck_IBUF</twSrcClk><twPathDel><twSite>SLICE_X25Y33.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>LED_O_1_OBUF</twComp><twBEL>hijacker1/SPI_S1/spiDataCount_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y30.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>hijacker1/SPI_S1/spiDataCount&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_C_0</twComp><twBEL>hijacker1/SPI_S1/Mmux_WSReg[5]_dat_o[6]_mux_9_OUT211</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.D6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>hijacker1/SPI_S1/Mmux_WSReg[5]_dat_o[6]_mux_9_OUT21</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_6_C_6</twComp><twBEL>hijacker1/SPI_S1/Mmux_WSReg[5]_dat_o[6]_mux_9_OUT71</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y23.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>hijacker1/SPI_S1/WSReg[5]_dat_o[6]_mux_9_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y23.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_6_P_6</twComp><twBEL>hijacker1/SPI_S1/WSReg_6_P_6</twBEL></twPathDel><twLogDel>1.115</twLogDel><twRouteDel>2.557</twRouteDel><twTotDel>3.672</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">sck_IBUF</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>94.288</twSlack><twSrc BELType="FF">hijacker1/SPI_S1/spiDataCount_0</twSrc><twDest BELType="FF">hijacker1/SPI_S1/WSReg_6_P_6</twDest><twTotPathDel>3.579</twTotPathDel><twClkSkew dest = "0.100" src = "2.198">2.098</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/SPI_S1/spiDataCount_0</twSrc><twDest BELType='FF'>hijacker1/SPI_S1/WSReg_6_P_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X25Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sck_IBUF</twSrcClk><twPathDel><twSite>SLICE_X25Y33.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>LED_O_1_OBUF</twComp><twBEL>hijacker1/SPI_S1/spiDataCount_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>hijacker1/SPI_S1/spiDataCount&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_C_0</twComp><twBEL>hijacker1/SPI_S1/Mmux_WSReg[5]_dat_o[6]_mux_9_OUT211</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.D6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>hijacker1/SPI_S1/Mmux_WSReg[5]_dat_o[6]_mux_9_OUT21</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_6_C_6</twComp><twBEL>hijacker1/SPI_S1/Mmux_WSReg[5]_dat_o[6]_mux_9_OUT71</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y23.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>hijacker1/SPI_S1/WSReg[5]_dat_o[6]_mux_9_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y23.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_6_P_6</twComp><twBEL>hijacker1/SPI_S1/WSReg_6_P_6</twBEL></twPathDel><twLogDel>1.045</twLogDel><twRouteDel>2.534</twRouteDel><twTotDel>3.579</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">sck_IBUF</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>94.515</twSlack><twSrc BELType="FF">hijacker1/SPI_S1/spiDataCount_2</twSrc><twDest BELType="FF">hijacker1/SPI_S1/WSReg_6_P_6</twDest><twTotPathDel>3.352</twTotPathDel><twClkSkew dest = "0.100" src = "2.198">2.098</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/SPI_S1/spiDataCount_2</twSrc><twDest BELType='FF'>hijacker1/SPI_S1/WSReg_6_P_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X25Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sck_IBUF</twSrcClk><twPathDel><twSite>SLICE_X25Y33.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>LED_O_1_OBUF</twComp><twBEL>hijacker1/SPI_S1/spiDataCount_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>hijacker1/SPI_S1/spiDataCount&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_C_0</twComp><twBEL>hijacker1/SPI_S1/Mmux_WSReg[5]_dat_o[6]_mux_9_OUT211</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.D6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>hijacker1/SPI_S1/Mmux_WSReg[5]_dat_o[6]_mux_9_OUT21</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_6_C_6</twComp><twBEL>hijacker1/SPI_S1/Mmux_WSReg[5]_dat_o[6]_mux_9_OUT71</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y23.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>hijacker1/SPI_S1/WSReg[5]_dat_o[6]_mux_9_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y23.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_6_P_6</twComp><twBEL>hijacker1/SPI_S1/WSReg_6_P_6</twBEL></twPathDel><twLogDel>1.045</twLogDel><twRouteDel>2.307</twRouteDel><twTotDel>3.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">sck_IBUF</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_5_C_5 (SLICE_X24Y24.AX), 6 paths
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>94.715</twSlack><twSrc BELType="FF">hijacker1/SPI_S1/spiDataCount_1</twSrc><twDest BELType="FF">hijacker1/SPI_S1/WSReg_5_C_5</twDest><twTotPathDel>3.571</twTotPathDel><twClkSkew dest = "0.287" src = "1.966">1.679</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/SPI_S1/spiDataCount_1</twSrc><twDest BELType='FF'>hijacker1/SPI_S1/WSReg_5_C_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X25Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sck_IBUF</twSrcClk><twPathDel><twSite>SLICE_X25Y33.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>LED_O_1_OBUF</twComp><twBEL>hijacker1/SPI_S1/spiDataCount_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y30.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>hijacker1/SPI_S1/spiDataCount&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_C_0</twComp><twBEL>hijacker1/SPI_S1/Mmux_WSReg[5]_dat_o[6]_mux_9_OUT211</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>hijacker1/SPI_S1/Mmux_WSReg[5]_dat_o[6]_mux_9_OUT21</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_P_5</twComp><twBEL>hijacker1/SPI_S1/Mmux_WSReg[5]_dat_o[6]_mux_9_OUT61</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y24.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>hijacker1/SPI_S1/WSReg[5]_dat_o[6]_mux_9_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y24.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_C_5</twComp><twBEL>hijacker1/SPI_S1/WSReg_5_C_5</twBEL></twPathDel><twLogDel>1.061</twLogDel><twRouteDel>2.510</twRouteDel><twTotDel>3.571</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">sck_IBUF</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>94.808</twSlack><twSrc BELType="FF">hijacker1/SPI_S1/spiDataCount_0</twSrc><twDest BELType="FF">hijacker1/SPI_S1/WSReg_5_C_5</twDest><twTotPathDel>3.478</twTotPathDel><twClkSkew dest = "0.287" src = "1.966">1.679</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/SPI_S1/spiDataCount_0</twSrc><twDest BELType='FF'>hijacker1/SPI_S1/WSReg_5_C_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X25Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sck_IBUF</twSrcClk><twPathDel><twSite>SLICE_X25Y33.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>LED_O_1_OBUF</twComp><twBEL>hijacker1/SPI_S1/spiDataCount_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>hijacker1/SPI_S1/spiDataCount&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_C_0</twComp><twBEL>hijacker1/SPI_S1/Mmux_WSReg[5]_dat_o[6]_mux_9_OUT211</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>hijacker1/SPI_S1/Mmux_WSReg[5]_dat_o[6]_mux_9_OUT21</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_P_5</twComp><twBEL>hijacker1/SPI_S1/Mmux_WSReg[5]_dat_o[6]_mux_9_OUT61</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y24.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>hijacker1/SPI_S1/WSReg[5]_dat_o[6]_mux_9_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y24.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_C_5</twComp><twBEL>hijacker1/SPI_S1/WSReg_5_C_5</twBEL></twPathDel><twLogDel>0.991</twLogDel><twRouteDel>2.487</twRouteDel><twTotDel>3.478</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">sck_IBUF</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>95.035</twSlack><twSrc BELType="FF">hijacker1/SPI_S1/spiDataCount_2</twSrc><twDest BELType="FF">hijacker1/SPI_S1/WSReg_5_C_5</twDest><twTotPathDel>3.251</twTotPathDel><twClkSkew dest = "0.287" src = "1.966">1.679</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/SPI_S1/spiDataCount_2</twSrc><twDest BELType='FF'>hijacker1/SPI_S1/WSReg_5_C_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X25Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sck_IBUF</twSrcClk><twPathDel><twSite>SLICE_X25Y33.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>LED_O_1_OBUF</twComp><twBEL>hijacker1/SPI_S1/spiDataCount_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>hijacker1/SPI_S1/spiDataCount&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_C_0</twComp><twBEL>hijacker1/SPI_S1/Mmux_WSReg[5]_dat_o[6]_mux_9_OUT211</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>hijacker1/SPI_S1/Mmux_WSReg[5]_dat_o[6]_mux_9_OUT21</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_P_5</twComp><twBEL>hijacker1/SPI_S1/Mmux_WSReg[5]_dat_o[6]_mux_9_OUT61</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y24.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>hijacker1/SPI_S1/WSReg[5]_dat_o[6]_mux_9_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y24.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_C_5</twComp><twBEL>hijacker1/SPI_S1/WSReg_5_C_5</twBEL></twPathDel><twLogDel>0.991</twLogDel><twRouteDel>2.260</twRouteDel><twTotDel>3.251</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">sck_IBUF</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_4_P_4 (SLICE_X27Y25.AX), 6 paths
</twPathRptBanner><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>95.134</twSlack><twSrc BELType="FF">hijacker1/SPI_S1/spiDataCount_1</twSrc><twDest BELType="FF">hijacker1/SPI_S1/WSReg_4_P_4</twDest><twTotPathDel>3.305</twTotPathDel><twClkSkew dest = "0.273" src = "1.799">1.526</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/SPI_S1/spiDataCount_1</twSrc><twDest BELType='FF'>hijacker1/SPI_S1/WSReg_4_P_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X25Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sck_IBUF</twSrcClk><twPathDel><twSite>SLICE_X25Y33.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>LED_O_1_OBUF</twComp><twBEL>hijacker1/SPI_S1/spiDataCount_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y30.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>hijacker1/SPI_S1/spiDataCount&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_C_0</twComp><twBEL>hijacker1/SPI_S1/Mmux_WSReg[5]_dat_o[6]_mux_9_OUT211</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.033</twDelInfo><twComp>hijacker1/SPI_S1/Mmux_WSReg[5]_dat_o[6]_mux_9_OUT21</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_C_4</twComp><twBEL>hijacker1/SPI_S1/Mmux_WSReg[5]_dat_o[6]_mux_9_OUT51</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y25.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>hijacker1/SPI_S1/WSReg[5]_dat_o[6]_mux_9_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y25.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_P_4</twComp><twBEL>hijacker1/SPI_S1/WSReg_4_P_4</twBEL></twPathDel><twLogDel>0.988</twLogDel><twRouteDel>2.317</twRouteDel><twTotDel>3.305</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">sck_IBUF</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>95.227</twSlack><twSrc BELType="FF">hijacker1/SPI_S1/spiDataCount_0</twSrc><twDest BELType="FF">hijacker1/SPI_S1/WSReg_4_P_4</twDest><twTotPathDel>3.212</twTotPathDel><twClkSkew dest = "0.273" src = "1.799">1.526</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/SPI_S1/spiDataCount_0</twSrc><twDest BELType='FF'>hijacker1/SPI_S1/WSReg_4_P_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X25Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sck_IBUF</twSrcClk><twPathDel><twSite>SLICE_X25Y33.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>LED_O_1_OBUF</twComp><twBEL>hijacker1/SPI_S1/spiDataCount_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>hijacker1/SPI_S1/spiDataCount&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_C_0</twComp><twBEL>hijacker1/SPI_S1/Mmux_WSReg[5]_dat_o[6]_mux_9_OUT211</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.033</twDelInfo><twComp>hijacker1/SPI_S1/Mmux_WSReg[5]_dat_o[6]_mux_9_OUT21</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_C_4</twComp><twBEL>hijacker1/SPI_S1/Mmux_WSReg[5]_dat_o[6]_mux_9_OUT51</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y25.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>hijacker1/SPI_S1/WSReg[5]_dat_o[6]_mux_9_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y25.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_P_4</twComp><twBEL>hijacker1/SPI_S1/WSReg_4_P_4</twBEL></twPathDel><twLogDel>0.918</twLogDel><twRouteDel>2.294</twRouteDel><twTotDel>3.212</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">sck_IBUF</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>95.454</twSlack><twSrc BELType="FF">hijacker1/SPI_S1/spiDataCount_2</twSrc><twDest BELType="FF">hijacker1/SPI_S1/WSReg_4_P_4</twDest><twTotPathDel>2.985</twTotPathDel><twClkSkew dest = "0.273" src = "1.799">1.526</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/SPI_S1/spiDataCount_2</twSrc><twDest BELType='FF'>hijacker1/SPI_S1/WSReg_4_P_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X25Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sck_IBUF</twSrcClk><twPathDel><twSite>SLICE_X25Y33.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>LED_O_1_OBUF</twComp><twBEL>hijacker1/SPI_S1/spiDataCount_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>hijacker1/SPI_S1/spiDataCount&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_C_0</twComp><twBEL>hijacker1/SPI_S1/Mmux_WSReg[5]_dat_o[6]_mux_9_OUT211</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.033</twDelInfo><twComp>hijacker1/SPI_S1/Mmux_WSReg[5]_dat_o[6]_mux_9_OUT21</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_C_4</twComp><twBEL>hijacker1/SPI_S1/Mmux_WSReg[5]_dat_o[6]_mux_9_OUT51</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y25.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>hijacker1/SPI_S1/WSReg[5]_dat_o[6]_mux_9_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y25.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_P_4</twComp><twBEL>hijacker1/SPI_S1/WSReg_4_P_4</twBEL></twPathDel><twLogDel>0.918</twLogDel><twRouteDel>2.067</twRouteDel><twTotDel>2.985</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">sck_IBUF</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sck = PERIOD TIMEGRP &quot;sck&quot; 100 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/Mram_SaData1_RAMB (SLICE_X26Y32.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.092</twSlack><twSrc BELType="FF">hijacker1/SPI_S1/RSReg_1</twSrc><twDest BELType="RAM">hijacker1/Mram_SaData1_RAMB</twDest><twTotPathDel>1.551</twTotPathDel><twClkSkew dest = "2.105" src = "0.646">-1.459</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/SPI_S1/RSReg_1</twSrc><twDest BELType='RAM'>hijacker1/Mram_SaData1_RAMB</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">sck_IBUF</twSrcClk><twPathDel><twSite>SLICE_X3Y37.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>CamAD&lt;3&gt;</twComp><twBEL>hijacker1/SPI_S1/RSReg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y32.BX</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twFalling">1.464</twDelInfo><twComp>CamAD&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y32.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.111</twDelInfo><twComp>hijacker1/_n3979&lt;5&gt;</twComp><twBEL>hijacker1/Mram_SaData1_RAMB</twBEL></twPathDel><twLogDel>0.087</twLogDel><twRouteDel>1.464</twRouteDel><twTotDel>1.551</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">sck_IBUF</twDestClk><twPctLog>5.6</twPctLog><twPctRoute>94.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/dataG_4 (SLICE_X19Y30.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.146</twSlack><twSrc BELType="FF">hijacker1/SPI_S1/RSReg_3</twSrc><twDest BELType="FF">hijacker1/dataG_4</twDest><twTotPathDel>1.402</twTotPathDel><twClkSkew dest = "1.902" src = "0.646">-1.256</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/SPI_S1/RSReg_3</twSrc><twDest BELType='FF'>hijacker1/dataG_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">sck_IBUF</twSrcClk><twPathDel><twSite>SLICE_X3Y37.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>CamAD&lt;3&gt;</twComp><twBEL>hijacker1/SPI_S1/RSReg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y30.AX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">1.145</twDelInfo><twComp>CamAD&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y30.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>hijacker1/dataG&lt;7&gt;</twComp><twBEL>hijacker1/dataG_4</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>1.145</twRouteDel><twTotDel>1.402</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">sck_IBUF</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/Mram_SaData1_RAMC_D1 (SLICE_X26Y32.CI), 1 path
</twPathRptBanner><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.190</twSlack><twSrc BELType="FF">hijacker1/SPI_S1/RSReg_4</twSrc><twDest BELType="RAM">hijacker1/Mram_SaData1_RAMC_D1</twDest><twTotPathDel>1.649</twTotPathDel><twClkSkew dest = "2.105" src = "0.646">-1.459</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/SPI_S1/RSReg_4</twSrc><twDest BELType='RAM'>hijacker1/Mram_SaData1_RAMC_D1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">sck_IBUF</twSrcClk><twPathDel><twSite>SLICE_X3Y37.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>CamAD&lt;3&gt;</twComp><twBEL>hijacker1/SPI_S1/RSReg_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y32.CI</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">1.381</twDelInfo><twComp>CamAD&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y32.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.024</twDelInfo><twComp>hijacker1/_n3979&lt;5&gt;</twComp><twBEL>hijacker1/Mram_SaData1_RAMC_D1</twBEL></twPathDel><twLogDel>0.268</twLogDel><twRouteDel>1.381</twRouteDel><twTotDel>1.649</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">sck_IBUF</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="121"><twPinLimitBanner>Component Switching Limit Checks: TS_sck = PERIOD TIMEGRP &quot;sck&quot; 100 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="122" type="MINPERIOD" name="Tcp" slack="98.962" period="100.000" constraintValue="100.000" deviceLimit="1.038" freqLimit="963.391" physResource="hijacker1/_n3979&lt;6&gt;/CLK" logResource="hijacker1/Mram_SaData22/DP/CLK" locationPin="SLICE_X18Y32.CLK" clockNet="sck_IBUF"/><twPinLimit anchorID="123" type="MINPERIOD" name="Tcp" slack="98.962" period="100.000" constraintValue="100.000" deviceLimit="1.038" freqLimit="963.391" physResource="hijacker1/_n3979&lt;6&gt;/CLK" logResource="hijacker1/Mram_SaData21/DP/CLK" locationPin="SLICE_X18Y32.CLK" clockNet="sck_IBUF"/><twPinLimit anchorID="124" type="MINPERIOD" name="Tcp" slack="98.962" period="100.000" constraintValue="100.000" deviceLimit="1.038" freqLimit="963.391" physResource="hijacker1/_n3979&lt;6&gt;/CLK" logResource="hijacker1/Mram_SaData22/SP/CLK" locationPin="SLICE_X18Y32.CLK" clockNet="sck_IBUF"/></twPinLimitRpt></twConst><twConst anchorID="125" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_recfg_clkfx&quot; TS_CLK_I * 1.08 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="126"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP
        &quot;Inst_SysCon_Inst_dcm_recfg_clkfx&quot; TS_CLK_I * 1.08 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="127" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.001" period="0.926" constraintValue="0.926" deviceLimit="0.925" freqLimit="1081.081" physResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0" logResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="Inst_SysCon/pllout_xs"/><twPinLimit anchorID="128" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="2.131" period="4.630" constraintValue="4.630" deviceLimit="2.499" freqLimit="400.160" physResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3" logResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3" locationPin="PLL_ADV_X0Y1.CLKOUT3" clockNet="Inst_SysCon/pllout_x2"/><twPinLimit anchorID="129" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="5.926" period="9.260" constraintValue="4.630" deviceLimit="1.667" physResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1" logResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN2" clockNet="Inst_SysCon/Pclk"/></twPinLimitRpt></twConst><twConst anchorID="130" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_fixed_clkfx&quot; TS_CLK_I * 0.24 HIGH 50%;</twConstName><twItemCnt>6214</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1464</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.420</twMinPer></twConstHead><twPathRptBanner iPaths="32" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (SLICE_X5Y11.B4), 32 paths
</twPathRptBanner><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.250</twSlack><twSrc BELType="FF">Inst_camctlB/Inst_TWICtl/dScl</twSrc><twDest BELType="FF">Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twDest><twTotPathDel>5.851</twTotPathDel><twClkSkew dest = "0.238" src = "0.255">0.017</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlB/Inst_TWICtl/dScl</twSrc><twDest BELType='FF'>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X20Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X20Y3.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/dScl</twComp><twBEL>Inst_camctlB/Inst_TWICtl/dScl</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y8.B2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.776</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/dScl</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y8.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/busState&lt;1&gt;</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y8.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.648</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y8.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/bitCount&lt;2&gt;</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y11.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y11.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y11.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In7</twBEL><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twBEL></twPathDel><twLogDel>1.452</twLogDel><twRouteDel>4.399</twRouteDel><twTotDel>5.851</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.387</twSlack><twSrc BELType="FF">Inst_camctlB/Inst_TWICtl/dSda</twSrc><twDest BELType="FF">Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twDest><twTotPathDel>5.714</twTotPathDel><twClkSkew dest = "0.238" src = "0.255">0.017</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlB/Inst_TWICtl/dSda</twSrc><twDest BELType='FF'>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X20Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X20Y3.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/dScl</twComp><twBEL>Inst_camctlB/Inst_TWICtl/dSda</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y8.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.639</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/dSda</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y8.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/busState&lt;1&gt;</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y8.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.648</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y8.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/bitCount&lt;2&gt;</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y11.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y11.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y11.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In7</twBEL><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twBEL></twPathDel><twLogDel>1.452</twLogDel><twRouteDel>4.262</twRouteDel><twTotDel>5.714</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.059</twSlack><twSrc BELType="FF">Inst_camctlB/Inst_TWICtl/sclCnt_5</twSrc><twDest BELType="FF">Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twDest><twTotPathDel>5.049</twTotPathDel><twClkSkew dest = "0.238" src = "0.248">0.010</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlB/Inst_TWICtl/sclCnt_5</twSrc><twDest BELType='FF'>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X1Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X1Y9.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/sclCnt&lt;5&gt;</twComp><twBEL>Inst_camctlB/Inst_TWICtl/sclCnt_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y9.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/sclCnt&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y9.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd4-In31</twComp><twBEL>Inst_camctlB/Inst_TWICtl/Mcount_sclCnt_xor&lt;5&gt;1311</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y9.C2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/Mcount_sclCnt_xor&lt;5&gt;131</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y9.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd4-In31</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In41</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y9.D3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y9.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd4-In31</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In31</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y11.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y11.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y11.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In7</twBEL><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twBEL></twPathDel><twLogDel>1.857</twLogDel><twRouteDel>3.192</twRouteDel><twTotDel>5.049</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="44" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlB/RST_O (SLICE_X46Y10.C6), 44 paths
</twPathRptBanner><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.580</twSlack><twSrc BELType="FF">Inst_camctlB/rstCnt_20</twSrc><twDest BELType="FF">Inst_camctlB/RST_O</twDest><twTotPathDel>5.517</twTotPathDel><twClkSkew dest = "0.235" src = "0.256">0.021</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlB/rstCnt_20</twSrc><twDest BELType='FF'>Inst_camctlB/RST_O</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X50Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X50Y14.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_camctlB/rstCnt&lt;21&gt;</twComp><twBEL>Inst_camctlB/rstCnt_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y10.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.049</twDelInfo><twComp>Inst_camctlB/rstCnt&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/rstCnt[21]_PWR_191_o_LessThan_5_o</twComp><twBEL>Inst_camctlB/_n01511_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y10.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>N10</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y10.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/PWR_191_o_rstCnt[21]_equal_2_o</twComp><twBEL>Inst_camctlB/_n01511</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y10.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>Inst_camctlB/_n01511</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/PWR_191_o_rstCnt[21]_equal_2_o</twComp><twBEL>Inst_camctlB/_n01381_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y10.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>N14</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/PWR_191_o_rstCnt[21]_equal_2_o</twComp><twBEL>Inst_camctlB/_n01381</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y10.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.219</twDelInfo><twComp>Inst_camctlB/_n01381</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y10.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/PWR_191_o_rstCnt[21]_equal_2_o</twComp><twBEL>Inst_camctlB/PWR_191_o_rstCnt[21]_equal_2_o&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y10.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>Inst_camctlB/PWR_191_o_rstCnt[21]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y10.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/RST_O</twComp><twBEL>Inst_camctlB/_n0151</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Inst_camctlB/_n0151</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y10.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>Inst_camctlB/RST_O</twComp><twBEL>Inst_camctlB/RST_O_rstpot</twBEL><twBEL>Inst_camctlB/RST_O</twBEL></twPathDel><twLogDel>2.249</twLogDel><twRouteDel>3.268</twRouteDel><twTotDel>5.517</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.701</twSlack><twSrc BELType="FF">Inst_camctlB/rstCnt_12</twSrc><twDest BELType="FF">Inst_camctlB/RST_O</twDest><twTotPathDel>5.398</twTotPathDel><twClkSkew dest = "0.235" src = "0.254">0.019</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlB/rstCnt_12</twSrc><twDest BELType='FF'>Inst_camctlB/RST_O</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X50Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X50Y12.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_camctlB/rstCnt&lt;15&gt;</twComp><twBEL>Inst_camctlB/rstCnt_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y10.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>Inst_camctlB/rstCnt&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/rstCnt[21]_PWR_191_o_LessThan_5_o</twComp><twBEL>Inst_camctlB/_n01511_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y10.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>N10</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y10.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/PWR_191_o_rstCnt[21]_equal_2_o</twComp><twBEL>Inst_camctlB/_n01511</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y10.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>Inst_camctlB/_n01511</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/PWR_191_o_rstCnt[21]_equal_2_o</twComp><twBEL>Inst_camctlB/_n01381_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y10.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>N14</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/PWR_191_o_rstCnt[21]_equal_2_o</twComp><twBEL>Inst_camctlB/_n01381</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y10.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.219</twDelInfo><twComp>Inst_camctlB/_n01381</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y10.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/PWR_191_o_rstCnt[21]_equal_2_o</twComp><twBEL>Inst_camctlB/PWR_191_o_rstCnt[21]_equal_2_o&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y10.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>Inst_camctlB/PWR_191_o_rstCnt[21]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y10.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/RST_O</twComp><twBEL>Inst_camctlB/_n0151</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Inst_camctlB/_n0151</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y10.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>Inst_camctlB/RST_O</twComp><twBEL>Inst_camctlB/RST_O_rstpot</twBEL><twBEL>Inst_camctlB/RST_O</twBEL></twPathDel><twLogDel>2.249</twLogDel><twRouteDel>3.149</twRouteDel><twTotDel>5.398</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.772</twSlack><twSrc BELType="FF">Inst_camctlB/rstCnt_11</twSrc><twDest BELType="FF">Inst_camctlB/RST_O</twDest><twTotPathDel>5.329</twTotPathDel><twClkSkew dest = "0.235" src = "0.252">0.017</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlB/rstCnt_11</twSrc><twDest BELType='FF'>Inst_camctlB/RST_O</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X50Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X50Y11.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_camctlB/rstCnt&lt;11&gt;</twComp><twBEL>Inst_camctlB/rstCnt_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y10.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>Inst_camctlB/rstCnt&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/rstCnt[21]_PWR_191_o_LessThan_5_o</twComp><twBEL>Inst_camctlB/_n01511_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y10.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>N10</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y10.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/PWR_191_o_rstCnt[21]_equal_2_o</twComp><twBEL>Inst_camctlB/_n01511</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y10.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>Inst_camctlB/_n01511</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/PWR_191_o_rstCnt[21]_equal_2_o</twComp><twBEL>Inst_camctlB/_n01381_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y10.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>N14</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/PWR_191_o_rstCnt[21]_equal_2_o</twComp><twBEL>Inst_camctlB/_n01381</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y10.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.219</twDelInfo><twComp>Inst_camctlB/_n01381</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y10.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/PWR_191_o_rstCnt[21]_equal_2_o</twComp><twBEL>Inst_camctlB/PWR_191_o_rstCnt[21]_equal_2_o&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y10.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>Inst_camctlB/PWR_191_o_rstCnt[21]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y10.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/RST_O</twComp><twBEL>Inst_camctlB/_n0151</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Inst_camctlB/_n0151</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y10.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>Inst_camctlB/RST_O</twComp><twBEL>Inst_camctlB/RST_O_rstpot</twBEL><twBEL>Inst_camctlB/RST_O</twBEL></twPathDel><twLogDel>2.249</twLogDel><twRouteDel>3.080</twRouteDel><twTotDel>5.329</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>42.2</twPctLog><twPctRoute>57.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/Inst_TWICtl/dataByte_0 (SLICE_X43Y17.C1), 26 paths
</twPathRptBanner><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.234</twSlack><twSrc BELType="FF">Inst_camctlA/initA_3</twSrc><twDest BELType="FF">Inst_camctlA/Inst_TWICtl/dataByte_0</twDest><twTotPathDel>4.871</twTotPathDel><twClkSkew dest = "0.243" src = "0.256">0.013</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlA/initA_3</twSrc><twDest BELType='FF'>Inst_camctlA/Inst_TWICtl/dataByte_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X40Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X40Y19.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Inst_camctlA/initA&lt;2&gt;</twComp><twBEL>Inst_camctlA/initA_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y14.A4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.870</twDelInfo><twComp>Inst_camctlA/initA&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>Inst_camctlA/_n0130&lt;32&gt;</twComp><twBEL>Inst_camctlA/Mram_CamInitRAM17</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y17.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>Inst_camctlA/_n0130&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlA/_n0130&lt;32&gt;_0</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux81</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y17.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/mux8</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlA/initFb&lt;0&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux83</twBEL><twBEL>Inst_camctlA/Inst_TWICtl/dataByte_0</twBEL></twPathDel><twLogDel>1.297</twLogDel><twRouteDel>3.574</twRouteDel><twTotDel>4.871</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.377</twSlack><twSrc BELType="FF">Inst_camctlA/initA_2</twSrc><twDest BELType="FF">Inst_camctlA/Inst_TWICtl/dataByte_0</twDest><twTotPathDel>4.728</twTotPathDel><twClkSkew dest = "0.243" src = "0.256">0.013</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlA/initA_2</twSrc><twDest BELType='FF'>Inst_camctlA/Inst_TWICtl/dataByte_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X40Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X40Y19.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_camctlA/initA&lt;2&gt;</twComp><twBEL>Inst_camctlA/initA_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y14.A3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.774</twDelInfo><twComp>Inst_camctlA/initA&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>Inst_camctlA/_n0130&lt;32&gt;</twComp><twBEL>Inst_camctlA/Mram_CamInitRAM17</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y17.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>Inst_camctlA/_n0130&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlA/_n0130&lt;32&gt;_0</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux81</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y17.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/mux8</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlA/initFb&lt;0&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux83</twBEL><twBEL>Inst_camctlA/Inst_TWICtl/dataByte_0</twBEL></twPathDel><twLogDel>1.250</twLogDel><twRouteDel>3.478</twRouteDel><twTotDel>4.728</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.408</twSlack><twSrc BELType="FF">Inst_camctlA/initA_1</twSrc><twDest BELType="FF">Inst_camctlA/Inst_TWICtl/dataByte_0</twDest><twTotPathDel>4.697</twTotPathDel><twClkSkew dest = "0.243" src = "0.256">0.013</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlA/initA_1</twSrc><twDest BELType='FF'>Inst_camctlA/Inst_TWICtl/dataByte_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X40Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X40Y19.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_camctlA/initA&lt;2&gt;</twComp><twBEL>Inst_camctlA/initA_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y14.A2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.743</twDelInfo><twComp>Inst_camctlA/initA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>Inst_camctlA/_n0130&lt;32&gt;</twComp><twBEL>Inst_camctlA/Mram_CamInitRAM17</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y17.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>Inst_camctlA/_n0130&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlA/_n0130&lt;32&gt;_0</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux81</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y17.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/mux8</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlA/initFb&lt;0&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux83</twBEL><twBEL>Inst_camctlA/Inst_TWICtl/dataByte_0</twBEL></twPathDel><twLogDel>1.250</twLogDel><twRouteDel>3.447</twRouteDel><twTotDel>4.697</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        &quot;Inst_SysCon_Inst_dcm_fixed_clkfx&quot; TS_CLK_I * 0.24 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlB/Mram_CamInitRAM13 (SLICE_X2Y15.CI), 1 path
</twPathRptBanner><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.279</twSlack><twSrc BELType="FF">Inst_camctlB/regData1_4</twSrc><twDest BELType="RAM">Inst_camctlB/Mram_CamInitRAM13</twDest><twTotPathDel>0.281</twTotPathDel><twClkSkew dest = "0.044" src = "0.042">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_camctlB/regData1_4</twSrc><twDest BELType='RAM'>Inst_camctlB/Mram_CamInitRAM13</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X3Y15.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>Inst_camctlB/initFb&lt;11&gt;</twComp><twBEL>Inst_camctlB/regData1_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y15.CI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.013</twDelInfo><twComp>Inst_camctlB/initFb&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y15.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.024</twDelInfo><twComp>Inst_camctlB/_n0130&lt;20&gt;</twComp><twBEL>Inst_camctlB/Mram_CamInitRAM13</twBEL></twPathDel><twLogDel>0.268</twLogDel><twRouteDel>0.013</twRouteDel><twTotDel>0.281</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twDestClk><twPctLog>95.4</twPctLog><twPctRoute>4.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlB/Mram_CamInitRAM1 (SLICE_X2Y14.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.316</twSlack><twSrc BELType="FF">Inst_camctlB/Inst_TWICtl/dataByte_0</twSrc><twDest BELType="RAM">Inst_camctlB/Mram_CamInitRAM1</twDest><twTotPathDel>0.320</twTotPathDel><twClkSkew dest = "0.078" src = "0.074">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_camctlB/Inst_TWICtl/dataByte_0</twSrc><twDest BELType='RAM'>Inst_camctlB/Mram_CamInitRAM1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X0Y14.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_camctlB/initFb&lt;0&gt;</twComp><twBEL>Inst_camctlB/Inst_TWICtl/dataByte_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y14.AX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.240</twDelInfo><twComp>Inst_camctlB/initFb&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y14.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.120</twDelInfo><twComp>Inst_camctlB/_n0130&lt;7&gt;</twComp><twBEL>Inst_camctlB/Mram_CamInitRAM1</twBEL></twPathDel><twLogDel>0.080</twLogDel><twRouteDel>0.240</twRouteDel><twTotDel>0.320</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/Mram_CamInitRAM1 (SLICE_X44Y17.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.327</twSlack><twSrc BELType="FF">Inst_camctlA/Inst_TWICtl/dataByte_0</twSrc><twDest BELType="RAM">Inst_camctlA/Mram_CamInitRAM1</twDest><twTotPathDel>0.332</twTotPathDel><twClkSkew dest = "0.078" src = "0.073">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_camctlA/Inst_TWICtl/dataByte_0</twSrc><twDest BELType='RAM'>Inst_camctlA/Mram_CamInitRAM1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X43Y17.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_camctlA/initFb&lt;0&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/dataByte_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y17.AX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.254</twDelInfo><twComp>Inst_camctlA/initFb&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y17.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.120</twDelInfo><twComp>Inst_camctlA/_n0130&lt;7&gt;</twComp><twBEL>Inst_camctlA/Mram_CamInitRAM1</twBEL></twPathDel><twLogDel>0.078</twLogDel><twRouteDel>0.254</twRouteDel><twTotDel>0.332</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="155"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        &quot;Inst_SysCon_Inst_dcm_fixed_clkfx&quot; TS_CLK_I * 0.24 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="156" type="MINPERIOD" name="Tbcper_I" slack="39.940" period="41.670" constraintValue="41.670" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0" logResource="Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="Inst_SysCon/Inst_dcm_fixed/clkfx"/><twPinLimit anchorID="157" type="MINPERIOD" name="Tockper" slack="40.031" period="41.670" constraintValue="41.670" deviceLimit="1.639" freqLimit="610.128" physResource="CAMA_MCLK_O_OBUF/CLK0" logResource="Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK0" locationPin="OLOGIC_X19Y0.CLK0" clockNet="CamClk"/><twPinLimit anchorID="158" type="MINPERIOD" name="Tockper" slack="40.031" period="41.670" constraintValue="41.670" deviceLimit="1.639" freqLimit="610.128" physResource="CAMB_MCLK_O_OBUF/CLK0" logResource="Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK0" locationPin="OLOGIC_X12Y2.CLK0" clockNet="CamClk"/></twPinLimitRpt></twConst><twConst anchorID="159" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_fixed_clkfx180&quot; TS_CLK_I * 0.24 PHASE 20.8354169         ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPinLimitRpt anchorID="160"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP
        &quot;Inst_SysCon_Inst_dcm_fixed_clkfx180&quot; TS_CLK_I * 0.24 PHASE 20.8354169
        ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="161" type="MINPERIOD" name="Tbcper_I" slack="39.940" period="41.670" constraintValue="41.670" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0" logResource="Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="Inst_SysCon/Inst_dcm_fixed/clkfx180"/><twPinLimit anchorID="162" type="MINPERIOD" name="Tockper" slack="40.267" period="41.670" constraintValue="41.670" deviceLimit="1.403" freqLimit="712.758" physResource="CAMA_MCLK_O_OBUF/CLK1" logResource="Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK1" locationPin="OLOGIC_X19Y0.CLK1" clockNet="CamClk_180"/><twPinLimit anchorID="163" type="MINPERIOD" name="Tockper" slack="40.267" period="41.670" constraintValue="41.670" deviceLimit="1.403" freqLimit="712.758" physResource="CAMB_MCLK_O_OBUF/CLK1" logResource="Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK1" locationPin="OLOGIC_X12Y2.CLK1" clockNet="CamClk_180"/></twPinLimitRpt></twConst><twConst anchorID="164" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_fLCLK = PERIOD TIMEGRP &quot;Inst_SysCon_fLCLK&quot; TS_CLK_I * 5 HIGH         50%;</twConstName><twItemCnt>21</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>15</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point fLCLK_ODiv_5 (SLICE_X32Y55.CIN), 4 paths
</twPathRptBanner><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.533</twSlack><twSrc BELType="FF">fLCLK_ODiv_3</twSrc><twDest BELType="FF">fLCLK_ODiv_5</twDest><twTotPathDel>1.372</twTotPathDel><twClkSkew dest = "0.142" src = "0.153">0.011</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.151" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.084</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fLCLK_ODiv_3</twSrc><twDest BELType='FF'>fLCLK_ODiv_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X32Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fLCLK_O</twSrcClk><twPathDel><twSite>SLICE_X32Y54.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>fLCLK_ODiv&lt;3&gt;</twComp><twBEL>fLCLK_ODiv_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y54.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>fLCLK_ODiv&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y54.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>fLCLK_ODiv&lt;3&gt;</twComp><twBEL>fLCLK_ODiv&lt;3&gt;_rt</twBEL><twBEL>Mcount_fLCLK_ODiv_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_fLCLK_ODiv_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y55.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>fLCLK_ODiv&lt;5&gt;</twComp><twBEL>Mcount_fLCLK_ODiv_xor&lt;5&gt;</twBEL><twBEL>fLCLK_ODiv_5</twBEL></twPathDel><twLogDel>0.997</twLogDel><twRouteDel>0.375</twRouteDel><twTotDel>1.372</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">fLCLK_O</twDestClk><twPctLog>72.7</twPctLog><twPctRoute>27.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.598</twSlack><twSrc BELType="FF">fLCLK_ODiv_1</twSrc><twDest BELType="FF">fLCLK_ODiv_5</twDest><twTotPathDel>1.307</twTotPathDel><twClkSkew dest = "0.142" src = "0.153">0.011</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.151" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.084</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fLCLK_ODiv_1</twSrc><twDest BELType='FF'>fLCLK_ODiv_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X32Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fLCLK_O</twSrcClk><twPathDel><twSite>SLICE_X32Y54.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>fLCLK_ODiv&lt;3&gt;</twComp><twBEL>fLCLK_ODiv_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y54.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>fLCLK_ODiv&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y54.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>fLCLK_ODiv&lt;3&gt;</twComp><twBEL>fLCLK_ODiv&lt;1&gt;_rt</twBEL><twBEL>Mcount_fLCLK_ODiv_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_fLCLK_ODiv_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y55.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>fLCLK_ODiv&lt;5&gt;</twComp><twBEL>Mcount_fLCLK_ODiv_xor&lt;5&gt;</twBEL><twBEL>fLCLK_ODiv_5</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>0.195</twRouteDel><twTotDel>1.307</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">fLCLK_O</twDestClk><twPctLog>85.1</twPctLog><twPctRoute>14.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.651</twSlack><twSrc BELType="FF">fLCLK_ODiv_0</twSrc><twDest BELType="FF">fLCLK_ODiv_5</twDest><twTotPathDel>1.254</twTotPathDel><twClkSkew dest = "0.142" src = "0.153">0.011</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.151" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.084</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fLCLK_ODiv_0</twSrc><twDest BELType='FF'>fLCLK_ODiv_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X32Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fLCLK_O</twSrcClk><twPathDel><twSite>SLICE_X32Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>fLCLK_ODiv&lt;3&gt;</twComp><twBEL>fLCLK_ODiv_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y54.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.119</twDelInfo><twComp>fLCLK_ODiv&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y54.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>fLCLK_ODiv&lt;3&gt;</twComp><twBEL>Mcount_fLCLK_ODiv_lut&lt;0&gt;_INV_0</twBEL><twBEL>Mcount_fLCLK_ODiv_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_fLCLK_ODiv_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y55.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>fLCLK_ODiv&lt;5&gt;</twComp><twBEL>Mcount_fLCLK_ODiv_xor&lt;5&gt;</twBEL><twBEL>fLCLK_ODiv_5</twBEL></twPathDel><twLogDel>1.132</twLogDel><twRouteDel>0.122</twRouteDel><twTotDel>1.254</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">fLCLK_O</twDestClk><twPctLog>90.3</twPctLog><twPctRoute>9.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point fLCLK_ODiv_4 (SLICE_X32Y55.CIN), 4 paths
</twPathRptBanner><twPathRpt anchorID="171"><twConstPath anchorID="172" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.616</twSlack><twSrc BELType="FF">fLCLK_ODiv_3</twSrc><twDest BELType="FF">fLCLK_ODiv_4</twDest><twTotPathDel>1.289</twTotPathDel><twClkSkew dest = "0.142" src = "0.153">0.011</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.151" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.084</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fLCLK_ODiv_3</twSrc><twDest BELType='FF'>fLCLK_ODiv_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X32Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fLCLK_O</twSrcClk><twPathDel><twSite>SLICE_X32Y54.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>fLCLK_ODiv&lt;3&gt;</twComp><twBEL>fLCLK_ODiv_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y54.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>fLCLK_ODiv&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y54.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>fLCLK_ODiv&lt;3&gt;</twComp><twBEL>fLCLK_ODiv&lt;3&gt;_rt</twBEL><twBEL>Mcount_fLCLK_ODiv_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_fLCLK_ODiv_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y55.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>fLCLK_ODiv&lt;5&gt;</twComp><twBEL>Mcount_fLCLK_ODiv_xor&lt;5&gt;</twBEL><twBEL>fLCLK_ODiv_4</twBEL></twPathDel><twLogDel>0.914</twLogDel><twRouteDel>0.375</twRouteDel><twTotDel>1.289</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">fLCLK_O</twDestClk><twPctLog>70.9</twPctLog><twPctRoute>29.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="173"><twConstPath anchorID="174" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.681</twSlack><twSrc BELType="FF">fLCLK_ODiv_1</twSrc><twDest BELType="FF">fLCLK_ODiv_4</twDest><twTotPathDel>1.224</twTotPathDel><twClkSkew dest = "0.142" src = "0.153">0.011</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.151" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.084</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fLCLK_ODiv_1</twSrc><twDest BELType='FF'>fLCLK_ODiv_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X32Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fLCLK_O</twSrcClk><twPathDel><twSite>SLICE_X32Y54.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>fLCLK_ODiv&lt;3&gt;</twComp><twBEL>fLCLK_ODiv_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y54.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>fLCLK_ODiv&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y54.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>fLCLK_ODiv&lt;3&gt;</twComp><twBEL>fLCLK_ODiv&lt;1&gt;_rt</twBEL><twBEL>Mcount_fLCLK_ODiv_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_fLCLK_ODiv_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y55.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>fLCLK_ODiv&lt;5&gt;</twComp><twBEL>Mcount_fLCLK_ODiv_xor&lt;5&gt;</twBEL><twBEL>fLCLK_ODiv_4</twBEL></twPathDel><twLogDel>1.029</twLogDel><twRouteDel>0.195</twRouteDel><twTotDel>1.224</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">fLCLK_O</twDestClk><twPctLog>84.1</twPctLog><twPctRoute>15.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="175"><twConstPath anchorID="176" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.734</twSlack><twSrc BELType="FF">fLCLK_ODiv_0</twSrc><twDest BELType="FF">fLCLK_ODiv_4</twDest><twTotPathDel>1.171</twTotPathDel><twClkSkew dest = "0.142" src = "0.153">0.011</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.151" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.084</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fLCLK_ODiv_0</twSrc><twDest BELType='FF'>fLCLK_ODiv_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X32Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fLCLK_O</twSrcClk><twPathDel><twSite>SLICE_X32Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>fLCLK_ODiv&lt;3&gt;</twComp><twBEL>fLCLK_ODiv_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y54.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.119</twDelInfo><twComp>fLCLK_ODiv&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y54.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>fLCLK_ODiv&lt;3&gt;</twComp><twBEL>Mcount_fLCLK_ODiv_lut&lt;0&gt;_INV_0</twBEL><twBEL>Mcount_fLCLK_ODiv_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_fLCLK_ODiv_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y55.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>fLCLK_ODiv&lt;5&gt;</twComp><twBEL>Mcount_fLCLK_ODiv_xor&lt;5&gt;</twBEL><twBEL>fLCLK_ODiv_4</twBEL></twPathDel><twLogDel>1.049</twLogDel><twRouteDel>0.122</twRouteDel><twTotDel>1.171</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">fLCLK_O</twDestClk><twPctLog>89.6</twPctLog><twPctRoute>10.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLCLK_ODiv_5 (SLICE_X32Y55.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="177"><twConstPath anchorID="178" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.670</twSlack><twSrc BELType="FF">fLCLK_ODiv_4</twSrc><twDest BELType="FF">fLCLK_ODiv_5</twDest><twTotPathDel>1.246</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.151" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.084</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fLCLK_ODiv_4</twSrc><twDest BELType='FF'>fLCLK_ODiv_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fLCLK_O</twSrcClk><twPathDel><twSite>SLICE_X32Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>fLCLK_ODiv&lt;5&gt;</twComp><twBEL>fLCLK_ODiv_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y55.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>fLCLK_ODiv&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>fLCLK_ODiv&lt;5&gt;</twComp><twBEL>fLCLK_ODiv&lt;4&gt;_rt</twBEL><twBEL>Mcount_fLCLK_ODiv_xor&lt;5&gt;</twBEL><twBEL>fLCLK_ODiv_5</twBEL></twPathDel><twLogDel>0.909</twLogDel><twRouteDel>0.337</twRouteDel><twTotDel>1.246</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">fLCLK_O</twDestClk><twPctLog>73.0</twPctLog><twPctRoute>27.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_SysCon_fLCLK = PERIOD TIMEGRP &quot;Inst_SysCon_fLCLK&quot; TS_CLK_I * 5 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLCLK_ODiv_0 (SLICE_X32Y54.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="179"><twConstPath anchorID="180" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.455</twSlack><twSrc BELType="FF">fLCLK_ODiv_0</twSrc><twDest BELType="FF">fLCLK_ODiv_0</twDest><twTotPathDel>0.455</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fLCLK_ODiv_0</twSrc><twDest BELType='FF'>fLCLK_ODiv_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">fLCLK_O</twSrcClk><twPathDel><twSite>SLICE_X32Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>fLCLK_ODiv&lt;3&gt;</twComp><twBEL>fLCLK_ODiv_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y54.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.017</twDelInfo><twComp>fLCLK_ODiv&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y54.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.238</twDelInfo><twComp>fLCLK_ODiv&lt;3&gt;</twComp><twBEL>Mcount_fLCLK_ODiv_lut&lt;0&gt;_INV_0</twBEL><twBEL>Mcount_fLCLK_ODiv_cy&lt;3&gt;</twBEL><twBEL>fLCLK_ODiv_0</twBEL></twPathDel><twLogDel>0.438</twLogDel><twRouteDel>0.017</twRouteDel><twTotDel>0.455</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">fLCLK_O</twDestClk><twPctLog>96.3</twPctLog><twPctRoute>3.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLCLK_ODiv_1 (SLICE_X32Y54.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="181"><twConstPath anchorID="182" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.478</twSlack><twSrc BELType="FF">fLCLK_ODiv_0</twSrc><twDest BELType="FF">fLCLK_ODiv_1</twDest><twTotPathDel>0.478</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fLCLK_ODiv_0</twSrc><twDest BELType='FF'>fLCLK_ODiv_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">fLCLK_O</twSrcClk><twPathDel><twSite>SLICE_X32Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>fLCLK_ODiv&lt;3&gt;</twComp><twBEL>fLCLK_ODiv_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y54.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.017</twDelInfo><twComp>fLCLK_ODiv&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y54.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.261</twDelInfo><twComp>fLCLK_ODiv&lt;3&gt;</twComp><twBEL>Mcount_fLCLK_ODiv_lut&lt;0&gt;_INV_0</twBEL><twBEL>Mcount_fLCLK_ODiv_cy&lt;3&gt;</twBEL><twBEL>fLCLK_ODiv_1</twBEL></twPathDel><twLogDel>0.461</twLogDel><twRouteDel>0.017</twRouteDel><twTotDel>0.478</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">fLCLK_O</twDestClk><twPctLog>96.4</twPctLog><twPctRoute>3.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLCLK_ODiv_1 (SLICE_X32Y54.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="183"><twConstPath anchorID="184" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.504</twSlack><twSrc BELType="FF">fLCLK_ODiv_1</twSrc><twDest BELType="FF">fLCLK_ODiv_1</twDest><twTotPathDel>0.504</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fLCLK_ODiv_1</twSrc><twDest BELType='FF'>fLCLK_ODiv_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">fLCLK_O</twSrcClk><twPathDel><twSite>SLICE_X32Y54.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>fLCLK_ODiv&lt;3&gt;</twComp><twBEL>fLCLK_ODiv_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y54.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.070</twDelInfo><twComp>fLCLK_ODiv&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y54.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>fLCLK_ODiv&lt;3&gt;</twComp><twBEL>fLCLK_ODiv&lt;1&gt;_rt</twBEL><twBEL>Mcount_fLCLK_ODiv_cy&lt;3&gt;</twBEL><twBEL>fLCLK_ODiv_1</twBEL></twPathDel><twLogDel>0.434</twLogDel><twRouteDel>0.070</twRouteDel><twTotDel>0.504</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">fLCLK_O</twDestClk><twPctLog>86.1</twPctLog><twPctRoute>13.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="185"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_fLCLK = PERIOD TIMEGRP &quot;Inst_SysCon_fLCLK&quot; TS_CLK_I * 5 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="186" type="MINPERIOD" name="Tbcper_I" slack="0.270" period="2.000" constraintValue="2.000" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_SysCon/BUFG_inst3d/I0" logResource="Inst_SysCon/BUFG_inst3d/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="Inst_SysCon/fLCLK"/><twPinLimit anchorID="187" type="MINPERIOD" name="Tcp" slack="1.570" period="2.000" constraintValue="2.000" deviceLimit="0.430" freqLimit="2325.581" physResource="fLCLK_ODiv&lt;3&gt;/CLK" logResource="fLCLK_ODiv_0/CK" locationPin="SLICE_X32Y54.CLK" clockNet="fLCLK_O"/><twPinLimit anchorID="188" type="MINPERIOD" name="Tcp" slack="1.570" period="2.000" constraintValue="2.000" deviceLimit="0.430" freqLimit="2325.581" physResource="fLCLK_ODiv&lt;3&gt;/CLK" logResource="fLCLK_ODiv_1/CK" locationPin="SLICE_X32Y54.CLK" clockNet="fLCLK_O"/></twPinLimitRpt></twConst><twConst anchorID="189" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x_180&quot;         TS_CLK_I * 10 PHASE 0.500050005 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>1</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.249</twMinPer></twConstHead><twPinLimitRpt anchorID="190"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x_180&quot;
        TS_CLK_I * 10 PHASE 0.500050005 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="191" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="-0.249" period="1.000" constraintValue="1.000" deviceLimit="1.249" freqLimit="800.641" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="ddr2clk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="192" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x&quot; TS_CLK_I *         10 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>1</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.249</twMinPer></twConstHead><twPinLimitRpt anchorID="193"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x&quot; TS_CLK_I *
        10 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="194" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="-0.249" period="1.000" constraintValue="1.000" deviceLimit="1.249" freqLimit="800.641" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="ddr2clk_2x"/></twPinLimitRpt></twConst><twConst anchorID="195" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP &quot;Inst_SysCon_mcb_drp_clk_bfg&quot;         TS_CLK_I * 1.25 HIGH 50%;</twConstName><twItemCnt>16101</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1351</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.854</twMinPer></twConstHead><twPathRptBanner iPaths="458" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (SLICE_X7Y83.AX), 458 paths
</twPathRptBanner><twPathRpt anchorID="196"><twConstPath anchorID="197" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.146</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1</twDest><twTotPathDel>6.737</twTotPathDel><twClkSkew dest = "0.242" src = "0.257">0.015</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X11Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X11Y81.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y87.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.017</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y87.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut&lt;1&gt;</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y83.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.375</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y83.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In6</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv122_SW1_G</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv122_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y83.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N119</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In6</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv123</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y83.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.123</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In6</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In6</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y83.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In6</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1_2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y83.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y83.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1</twBEL></twPathDel><twLogDel>2.121</twLogDel><twRouteDel>4.616</twRouteDel><twTotDel>6.737</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="198"><twConstPath anchorID="199" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.309</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1</twDest><twTotPathDel>6.537</twTotPathDel><twClkSkew dest = "0.479" src = "0.531">0.052</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X14Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X14Y78.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;2&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y79.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_200_o1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_200_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y79.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_200_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y79.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_200_o1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_200_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y80.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_200_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_200_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y80.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_200_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y83.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1_2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y83.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1_2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y83.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y83.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1</twBEL></twPathDel><twLogDel>1.845</twLogDel><twRouteDel>4.692</twRouteDel><twTotDel>6.537</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="200"><twConstPath anchorID="201" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.326</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1</twDest><twTotPathDel>6.558</twTotPathDel><twClkSkew dest = "0.242" src = "0.256">0.014</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X9Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y87.A3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y87.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut&lt;0&gt;</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y83.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.375</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y83.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In6</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv122_SW1_G</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv122_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y83.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N119</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In6</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv123</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y83.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.123</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In6</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In6</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y83.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In6</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1_2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y83.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y83.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1</twBEL></twPathDel><twLogDel>2.046</twLogDel><twRouteDel>4.512</twRouteDel><twTotDel>6.558</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="309" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (SLICE_X12Y79.CE), 309 paths
</twPathRptBanner><twPathRpt anchorID="202"><twConstPath anchorID="203" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.169</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twDest><twTotPathDel>6.730</twTotPathDel><twClkSkew dest = "0.506" src = "0.505">-0.001</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X11Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X11Y81.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y87.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.017</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y87.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut&lt;1&gt;</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y83.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.375</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y83.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In6</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv122_SW1_G</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv122_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y83.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N119</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In6</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv123</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y80.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y79.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y79.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;2&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twBEL></twPathDel><twLogDel>2.190</twLogDel><twRouteDel>4.540</twRouteDel><twTotDel>6.730</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="204"><twConstPath anchorID="205" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.349</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twDest><twTotPathDel>6.551</twTotPathDel><twClkSkew dest = "0.506" src = "0.504">-0.002</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X9Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y87.A3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y87.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut&lt;0&gt;</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y83.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.375</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y83.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In6</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv122_SW1_G</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv122_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y83.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N119</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In6</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv123</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y80.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y79.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y79.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;2&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twBEL></twPathDel><twLogDel>2.115</twLogDel><twRouteDel>4.436</twRouteDel><twTotDel>6.551</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="206"><twConstPath anchorID="207" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.380</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twDest><twTotPathDel>6.520</twTotPathDel><twClkSkew dest = "0.506" src = "0.504">-0.002</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X9Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y82.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y87.B5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y87.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut&lt;1&gt;</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y83.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.375</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y83.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In6</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv122_SW1_G</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv122_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y83.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N119</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In6</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv123</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y80.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y79.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y79.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;2&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twBEL></twPathDel><twLogDel>2.120</twLogDel><twRouteDel>4.400</twRouteDel><twTotDel>6.520</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="309" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (SLICE_X12Y79.CE), 309 paths
</twPathRptBanner><twPathRpt anchorID="208"><twConstPath anchorID="209" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.190</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2</twDest><twTotPathDel>6.709</twTotPathDel><twClkSkew dest = "0.506" src = "0.505">-0.001</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X11Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X11Y81.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y87.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.017</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y87.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut&lt;1&gt;</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y83.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.375</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y83.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In6</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv122_SW1_G</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv122_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y83.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N119</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In6</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv123</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y80.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y79.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y79.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;2&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2</twBEL></twPathDel><twLogDel>2.169</twLogDel><twRouteDel>4.540</twRouteDel><twTotDel>6.709</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="210"><twConstPath anchorID="211" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.370</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2</twDest><twTotPathDel>6.530</twTotPathDel><twClkSkew dest = "0.506" src = "0.504">-0.002</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X9Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y87.A3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y87.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut&lt;0&gt;</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y83.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.375</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y83.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In6</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv122_SW1_G</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv122_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y83.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N119</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In6</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv123</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y80.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y79.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y79.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;2&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2</twBEL></twPathDel><twLogDel>2.094</twLogDel><twRouteDel>4.436</twRouteDel><twTotDel>6.530</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="212"><twConstPath anchorID="213" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.401</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2</twDest><twTotPathDel>6.499</twTotPathDel><twClkSkew dest = "0.506" src = "0.504">-0.002</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X9Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y82.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y87.B5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y87.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut&lt;1&gt;</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y83.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.375</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y83.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In6</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv122_SW1_G</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv122_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y83.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N119</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In6</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv123</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y80.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y79.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y79.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;2&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2</twBEL></twPathDel><twLogDel>2.099</twLogDel><twRouteDel>4.400</twRouteDel><twTotDel>6.499</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP &quot;Inst_SysCon_mcb_drp_clk_bfg&quot;
        TS_CLK_I * 1.25 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_6 (SLICE_X0Y84.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="214"><twConstPath anchorID="215" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.409</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_6</twDest><twTotPathDel>0.411</twTotPathDel><twClkSkew dest = "0.039" src = "0.037">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X1Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y84.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y84.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_SDO_data_out_mux[7]_mux_7_OUT&lt;6&gt;1</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_6</twBEL></twPathDel><twLogDel>0.388</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.411</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twDestClk><twPctLog>94.4</twPctLog><twPctRoute>5.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN (SLICE_X4Y81.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="216"><twConstPath anchorID="217" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.413</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN</twDest><twTotPathDel>0.413</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_cmd_en</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y81.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_cmd_en</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y81.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_cmd_en</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN_rstpot</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twDestClk><twPctLog>94.4</twPctLog><twPctRoute>5.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.UIBROADCAST), 1 path
</twPathRptBanner><twPathRpt anchorID="218"><twConstPath anchorID="219" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.415</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/DRP_BKST</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.419</twTotPathDel><twClkSkew dest = "0.076" src = "0.072">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/DRP_BKST</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_broadcast</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/DRP_BKST</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.UIBROADCAST</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.219</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_broadcast</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.UICLK</twSite><twDelType>Tmcbckd_UIBROADCAST</twDelType><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.200</twLogDel><twRouteDel>0.219</twRouteDel><twTotDel>0.419</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="220"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP &quot;Inst_SysCon_mcb_drp_clk_bfg&quot;
        TS_CLK_I * 1.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="221" type="MINPERIOD" name="Tbcper_I" slack="6.270" period="8.000" constraintValue="8.000" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_SysCon/BUFG_inst3/I0" logResource="Inst_SysCon/BUFG_inst3/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="Inst_SysCon/mcb_drp_clk_bfg"/><twPinLimit anchorID="222" type="MINPERIOD" name="Tcp" slack="7.000" period="8.000" constraintValue="8.000" deviceLimit="1.000" freqLimit="1000.000" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK" locationPin="SLICE_X2Y78.CLK" clockNet="mcb_drp_clk"/><twPinLimit anchorID="223" type="MINPERIOD" name="Tcp" slack="7.000" period="8.000" constraintValue="8.000" deviceLimit="1.000" freqLimit="1000.000" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2/CLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_PLL_LOCK_R2/CLK" locationPin="SLICE_X6Y69.CLK" clockNet="mcb_drp_clk"/></twPinLimitRpt></twConst><twConst anchorID="224" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x2&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;</twConstName><twItemCnt>83</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>83</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.750</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m (OLOGIC_X12Y119.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="225"><twConstPath anchorID="226" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.880</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m</twDest><twTotPathDel>3.682</twTotPathDel><twClkSkew dest = "0.496" src = "0.482">-0.014</twClkSkew><twDelConst>4.630</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.148" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClkX2</twSrcClk><twPathDel><twSite>SLICE_X11Y102.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y119.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.245</twDelInfo><twComp>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y119.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.024</twDelInfo><twComp>Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m</twComp><twBEL>Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m</twBEL></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>3.245</twRouteDel><twTotDel>3.682</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.630">PClkX2</twDestClk><twPctLog>11.9</twPctLog><twPctRoute>88.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0 (SLICE_X9Y91.A1), 1 path
</twPathRptBanner><twPathRpt anchorID="227"><twConstPath anchorID="228" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.135</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_5</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0</twDest><twTotPathDel>3.136</twTotPathDel><twClkSkew dest = "1.772" src = "1.919">0.147</twClkSkew><twDelConst>4.630</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.212</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_5</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X7Y65.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/Msub_dc_bias_lut&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y91.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.353</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y91.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d1_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT11</twBEL><twBEL>Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0</twBEL></twPathDel><twLogDel>0.783</twLogDel><twRouteDel>2.353</twRouteDel><twTotDel>3.136</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.630">PClkX2</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3 (SLICE_X21Y95.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="229"><twConstPath anchorID="230" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.150</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_8</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3</twDest><twTotPathDel>3.136</twTotPathDel><twClkSkew dest = "1.778" src = "1.910">0.132</twClkSkew><twDelConst>4.630</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.212</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_8</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X13Y70.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Msub_dc_bias_lut&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y95.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.353</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y95.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d0_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT41</twBEL><twBEL>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3</twBEL></twPathDel><twLogDel>0.783</twLogDel><twRouteDel>2.353</twRouteDel><twTotDel>3.136</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.630">PClkX2</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x2&quot;
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4 (SLICE_X23Y92.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="231"><twConstPath anchorID="232" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.228</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4</twDest><twTotPathDel>0.480</twTotPathDel><twClkSkew dest = "0.923" src = "0.883">-0.040</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.212</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X22Y92.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;8&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y92.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.091</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y92.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d2_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT51</twBEL><twBEL>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4</twBEL></twPathDel><twLogDel>0.389</twLogDel><twRouteDel>0.091</twRouteDel><twTotDel>0.480</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PClkX2</twDestClk><twPctLog>81.0</twPctLog><twPctRoute>19.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2 (SLICE_X9Y91.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="233"><twConstPath anchorID="234" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.254</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2</twDest><twTotPathDel>0.507</twTotPathDel><twClkSkew dest = "0.920" src = "0.879">-0.041</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.212</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X8Y91.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.238</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d&lt;9&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y91.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.054</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X9Y91.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d1_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT31</twBEL><twBEL>Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2</twBEL></twPathDel><twLogDel>0.453</twLogDel><twRouteDel>0.054</twRouteDel><twTotDel>0.507</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PClkX2</twDestClk><twPctLog>89.3</twPctLog><twPctRoute>10.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4 (SLICE_X9Y92.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="235"><twConstPath anchorID="236" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.328</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4</twDest><twTotPathDel>0.583</twTotPathDel><twClkSkew dest = "0.922" src = "0.879">-0.043</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.212</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X8Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d&lt;9&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y92.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.168</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X9Y92.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d1_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT51</twBEL><twBEL>Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.168</twRouteDel><twTotDel>0.583</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PClkX2</twDestClk><twPctLog>71.2</twPctLog><twPctRoute>28.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="237"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x2&quot;
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="238" type="MINPERIOD" name="Tbcper_I" slack="2.900" period="4.630" constraintValue="4.630" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_SysCon/BUFG_inst2/I0" logResource="Inst_SysCon/BUFG_inst2/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="Inst_SysCon/pllout_x2"/><twPinLimit anchorID="239" type="MINPERIOD" name="Tcp" slack="4.236" period="4.630" constraintValue="4.630" deviceLimit="0.394" freqLimit="2538.071" physResource="Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn&lt;3&gt;/CLK" logResource="Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0/CK" locationPin="SLICE_X9Y91.CLK" clockNet="PClkX2"/><twPinLimit anchorID="240" type="MINPERIOD" name="Tcp" slack="4.236" period="4.630" constraintValue="4.630" deviceLimit="0.394" freqLimit="2538.071" physResource="Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn&lt;3&gt;/CLK" logResource="Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1/CK" locationPin="SLICE_X9Y91.CLK" clockNet="PClkX2"/></twPinLimitRpt></twConst><twConst anchorID="241" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_xs&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="242"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_xs&quot;
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="243" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x1&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;</twConstName><twItemCnt>3968</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>724</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.318</twMinPer></twConstHead><twPathRptBanner iPaths="60" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (SLICE_X11Y65.C4), 60 paths
</twPathRptBanner><twPathRpt anchorID="244"><twConstPath anchorID="245" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.942</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3</twDest><twTotPathDel>7.195</twTotPathDel><twClkSkew dest = "0.597" src = "0.628">0.031</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X10Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X10Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y63.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y73.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.515</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;9&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y73.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;9&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_133_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y65.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_133_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y65.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_cy&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y65.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_cy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor&lt;3&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3</twBEL></twPathDel><twLogDel>1.954</twLogDel><twRouteDel>5.241</twRouteDel><twTotDel>7.195</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="246"><twConstPath anchorID="247" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.122</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3</twDest><twTotPathDel>7.016</twTotPathDel><twClkSkew dest = "0.597" src = "0.627">0.030</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X9Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X9Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d&lt;7&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y63.D3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y73.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.515</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;9&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y73.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;9&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_133_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y65.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_133_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y65.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_cy&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y65.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_cy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor&lt;3&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3</twBEL></twPathDel><twLogDel>1.898</twLogDel><twRouteDel>5.118</twRouteDel><twTotDel>7.016</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="248"><twConstPath anchorID="249" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.431</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3</twDest><twTotPathDel>6.707</twTotPathDel><twClkSkew dest = "0.597" src = "0.627">0.030</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X9Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X9Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d&lt;7&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y73.D3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.391</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y73.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;9&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y73.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;9&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y73.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;9&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_133_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y65.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_133_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y65.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_cy&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y65.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_cy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor&lt;3&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3</twBEL></twPathDel><twLogDel>1.954</twLogDel><twRouteDel>4.753</twRouteDel><twTotDel>6.707</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="60" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (SLICE_X12Y65.B6), 60 paths
</twPathRptBanner><twPathRpt anchorID="250"><twConstPath anchorID="251" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.287</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twDest><twTotPathDel>6.851</twTotPathDel><twClkSkew dest = "0.598" src = "0.628">0.030</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X10Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X10Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y63.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y73.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.515</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;9&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y73.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;9&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_133_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y65.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_133_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y65.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_cy&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y65.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_cy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor&lt;4&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twBEL></twPathDel><twLogDel>1.973</twLogDel><twRouteDel>4.878</twRouteDel><twTotDel>6.851</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="252"><twConstPath anchorID="253" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.467</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twDest><twTotPathDel>6.672</twTotPathDel><twClkSkew dest = "0.598" src = "0.627">0.029</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X9Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X9Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d&lt;7&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y63.D3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y73.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.515</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;9&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y73.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;9&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_133_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y65.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_133_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y65.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_cy&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y65.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_cy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor&lt;4&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twBEL></twPathDel><twLogDel>1.917</twLogDel><twRouteDel>4.755</twRouteDel><twTotDel>6.672</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="254"><twConstPath anchorID="255" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.776</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twDest><twTotPathDel>6.363</twTotPathDel><twClkSkew dest = "0.598" src = "0.627">0.029</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X9Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X9Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d&lt;7&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y73.D3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.391</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y73.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;9&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y73.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;9&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y73.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;9&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_133_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y65.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced_q_m_d[8]_AND_133_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y65.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_cy&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y65.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_cy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor&lt;4&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twBEL></twPathDel><twLogDel>1.973</twLogDel><twRouteDel>4.390</twRouteDel><twTotDel>6.363</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (SLICE_X1Y55.C1), 3 paths
</twPathRptBanner><twPathRpt anchorID="256"><twConstPath anchorID="257" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.740</twSlack><twSrc BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2</twDest><twTotPathDel>6.419</twTotPathDel><twClkSkew dest = "0.495" src = "0.504">0.009</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P3CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>MCB_X0Y1.P3RDDATA2</twSite><twDelType>Tmcbcko_RDDATA</twDelType><twDelInfo twEdge="twRising">2.700</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y56.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.055</twDelInfo><twComp>Inst_FBCtl/p3_rd_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y56.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d&lt;6&gt;</twComp><twBEL>Inst_FBCtl/Mmux_DOC91</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y55.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>FbRdData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d&lt;7&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/ADDERTREE_INTERNAL_Madd2_xor&lt;2&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2</twBEL></twPathDel><twLogDel>3.273</twLogDel><twRouteDel>3.146</twRouteDel><twTotDel>6.419</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>51.0</twPctLog><twPctRoute>49.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="258"><twConstPath anchorID="259" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.301</twSlack><twSrc BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2</twDest><twTotPathDel>5.858</twTotPathDel><twClkSkew dest = "0.495" src = "0.504">0.009</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P3CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>MCB_X0Y1.P3RDDATA18</twSite><twDelType>Tmcbcko_RDDATA</twDelType><twDelInfo twEdge="twRising">2.700</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y56.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.494</twDelInfo><twComp>Inst_FBCtl/p3_rd_data&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y56.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d&lt;6&gt;</twComp><twBEL>Inst_FBCtl/Mmux_DOC91</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y55.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>FbRdData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d&lt;7&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/ADDERTREE_INTERNAL_Madd2_xor&lt;2&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2</twBEL></twPathDel><twLogDel>3.273</twLogDel><twRouteDel>2.585</twRouteDel><twTotDel>5.858</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>55.9</twPctLog><twPctRoute>44.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="260"><twConstPath anchorID="261" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.961</twSlack><twSrc BELType="FF">Inst_FBCtl/rd_data_sel</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2</twDest><twTotPathDel>3.185</twTotPathDel><twClkSkew dest = "0.232" src = "0.254">0.022</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/rd_data_sel</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X4Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X4Y51.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Inst_FBCtl/p3_rd_en</twComp><twBEL>Inst_FBCtl/rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y56.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>Inst_FBCtl/rd_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y56.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d&lt;6&gt;</twComp><twBEL>Inst_FBCtl/Mmux_DOC91</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y55.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>FbRdData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d&lt;7&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/ADDERTREE_INTERNAL_Madd2_xor&lt;2&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2</twBEL></twPathDel><twLogDel>1.028</twLogDel><twRouteDel>2.157</twRouteDel><twTotDel>3.185</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x1&quot;
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4 (SLICE_X15Y50.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="262"><twConstPath anchorID="263" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.393</twSlack><twSrc BELType="FF">Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3</twSrc><twDest BELType="FF">Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4</twDest><twTotPathDel>0.393</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3</twSrc><twDest BELType='FF'>Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.260">PClk</twSrcClk><twPathDel><twSite>SLICE_X15Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4</twComp><twBEL>Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y50.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y50.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4</twComp><twBEL>Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.393</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2 (SLICE_X12Y69.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="264"><twConstPath anchorID="265" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.435</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2</twDest><twTotPathDel>0.435</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.260">PClk</twSrcClk><twPathDel><twSite>SLICE_X12Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y69.A6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twFalling">0.045</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y69.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_xor&lt;2&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.045</twRouteDel><twTotDel>0.435</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>89.7</twPctLog><twPctRoute>10.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_3 (SLICE_X13Y73.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="266"><twConstPath anchorID="267" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.444</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_3</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_3</twDest><twTotPathDel>0.446</twTotPathDel><twClkSkew dest = "0.033" src = "0.031">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_3</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.260">PClk</twSrcClk><twPathDel><twSite>SLICE_X12Y73.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d&lt;5&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y73.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.091</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y73.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;9&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Mmux_q_out41</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_3</twBEL></twPathDel><twLogDel>0.355</twLogDel><twRouteDel>0.091</twRouteDel><twTotDel>0.446</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>79.6</twPctLog><twPctRoute>20.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="268"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x1&quot;
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="269" type="MINPERIOD" name="Tbcper_I" slack="7.530" period="9.260" constraintValue="9.260" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_SysCon/BUFG_inst1/I0" logResource="Inst_SysCon/BUFG_inst1/I0" locationPin="BUFGMUX_X2Y10.I0" clockNet="Inst_SysCon/pllout_x1"/><twPinLimit anchorID="270" type="MINPERIOD" name="Tmcbcper_P3CMDCLK" slack="7.760" period="9.260" constraintValue="9.260" deviceLimit="1.500" freqLimit="666.667" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK" locationPin="MCB_X0Y1.P3CMDCLK" clockNet="PClk"/><twPinLimit anchorID="271" type="MINPERIOD" name="Tcp" slack="8.260" period="9.260" constraintValue="9.260" deviceLimit="1.000" freqLimit="1000.000" physResource="Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd/CLK" logResource="Inst_DVITransmitter/Inst_TMDSEncoder_red/Mshreg_de_dd/CLK" locationPin="SLICE_X14Y68.CLK" clockNet="PClk"/></twPinLimitRpt></twConst><twConst anchorID="272" twConstType="OFFSETINDELAY" ><twConstHead uID="15"><twConstName UCFConstName="OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE &quot;CAMA_PCLK_I&quot; RISING;" ScopeName="">OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMA_PCLK_I&quot; &quot;RISING&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.985</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/cam_data_sel (SLICE_X18Y4.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="273"><twConstOffIn anchorID="274" twDataPathType="twDataPathMaxDelay"><twSlack>0.265</twSlack><twSrc BELType="PAD">CAMA_LV_I</twSrc><twDest BELType="FF">Inst_camctlA/cam_data_sel</twDest><twClkDel>1.812</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_camctlB/cam_data_sel_rstpot1</twClkDest><twOff>1.250</twOff><twOffSrc>CAMA_LV_I</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CAMA_LV_I</twSrc><twDest BELType='FF'>Inst_camctlA/cam_data_sel</twDest><twLogLvls>2</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.887</twDelInfo><twComp>CAMA_LV_I</twComp><twBEL>CAMA_LV_I</twBEL><twBEL>CAMA_LV_I_IBUF</twBEL><twBEL>ProtoComp308.IMUX.32</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y4.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.731</twDelInfo><twComp>CAMA_LV_I_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y4.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.154</twDelInfo><twComp>Inst_camctlB/cam_data_sel_rstpot1</twComp><twBEL>Inst_camctlA/cam_data_sel_rstpot1</twBEL><twBEL>Inst_camctlA/cam_data_sel</twBEL></twPathDel><twLogDel>1.041</twLogDel><twRouteDel>1.731</twRouteDel><twTotDel>2.772</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='FF'>Inst_camctlA/cam_data_sel</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp309.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>207</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>0.822</twLogDel><twRouteDel>0.990</twRouteDel><twTotDel>1.812</twTotDel><twPctLog>45.4</twPctLog><twPctRoute>54.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_InputSync_FVA/sreg_0 (SLICE_X39Y2.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="275"><twConstOffIn anchorID="276" twDataPathType="twDataPathMaxDelay"><twSlack>1.075</twSlack><twSrc BELType="PAD">CAMA_FV_I</twSrc><twDest BELType="FF">Inst_InputSync_FVA/sreg_0</twDest><twClkDel>1.794</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_InputSync_FVA/sreg&lt;1&gt;</twClkDest><twOff>1.250</twOff><twOffSrc>CAMA_FV_I</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CAMA_FV_I</twSrc><twDest BELType='FF'>Inst_InputSync_FVA/sreg_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>T12.PAD</twSrcSite><twPathDel><twSite>T12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.887</twDelInfo><twComp>CAMA_FV_I</twComp><twBEL>CAMA_FV_I</twBEL><twBEL>CAMA_FV_I_IBUF</twBEL><twBEL>ProtoComp308.IMUX.30</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y2.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.987</twDelInfo><twComp>Inst_InputSync_FVA/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y2.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.070</twDelInfo><twComp>Inst_InputSync_FVA/sreg&lt;1&gt;</twComp><twBEL>Inst_InputSync_FVA/sreg_0</twBEL></twPathDel><twLogDel>0.957</twLogDel><twRouteDel>0.987</twRouteDel><twTotDel>1.944</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>49.2</twPctLog><twPctRoute>50.8</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='FF'>Inst_InputSync_FVA/sreg_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp309.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y2.CLK</twSite><twDelType>net</twDelType><twFanCnt>207</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>0.822</twLogDel><twRouteDel>0.972</twRouteDel><twTotDel>1.794</twTotDel><twPctLog>45.8</twPctLog><twPctRoute>54.2</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMA_PCLK_I&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_InputSync_FVA/sreg_0 (SLICE_X39Y2.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="277"><twConstOffIn anchorID="278" twDataPathType="twDataPathMinDelay"><twSlack>5.242</twSlack><twSrc BELType="PAD">CAMA_FV_I</twSrc><twDest BELType="FF">Inst_InputSync_FVA/sreg_0</twDest><twClkDel>3.544</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_InputSync_FVA/sreg&lt;1&gt;</twClkDest><twOff>6.250</twOff><twOffSrc>CAMA_FV_I</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_FV_I</twSrc><twDest BELType='FF'>Inst_InputSync_FVA/sreg_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>T12.PAD</twSrcSite><twPathDel><twSite>T12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMA_FV_I</twComp><twBEL>CAMA_FV_I</twBEL><twBEL>CAMA_FV_I_IBUF</twBEL><twBEL>ProtoComp308.IMUX.30</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y2.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>Inst_InputSync_FVA/n0003&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y2.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>Inst_InputSync_FVA/sreg&lt;1&gt;</twComp><twBEL>Inst_InputSync_FVA/sreg_0</twBEL></twPathDel><twLogDel>1.174</twLogDel><twRouteDel>1.387</twRouteDel><twTotDel>2.561</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>45.8</twPctLog><twPctRoute>54.2</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='FF'>Inst_InputSync_FVA/sreg_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp309.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y2.CLK</twSite><twDelType>net</twDelType><twFanCnt>207</twFanCnt><twDelInfo twEdge="twRising">1.254</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>2.025</twRouteDel><twTotDel>3.544</twTotDel><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/cam_data_sel (SLICE_X18Y4.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="279"><twConstOffIn anchorID="280" twDataPathType="twDataPathMinDelay"><twSlack>6.293</twSlack><twSrc BELType="PAD">CAMA_LV_I</twSrc><twDest BELType="FF">Inst_camctlA/cam_data_sel</twDest><twClkDel>3.562</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_camctlB/cam_data_sel_rstpot1</twClkDest><twOff>6.250</twOff><twOffSrc>CAMA_LV_I</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_LV_I</twSrc><twDest BELType='FF'>Inst_camctlA/cam_data_sel</twDest><twLogLvls>2</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMA_LV_I</twComp><twBEL>CAMA_LV_I</twBEL><twBEL>CAMA_LV_I_IBUF</twBEL><twBEL>ProtoComp308.IMUX.32</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y4.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.390</twDelInfo><twComp>CAMA_LV_I_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y4.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>Inst_camctlB/cam_data_sel_rstpot1</twComp><twBEL>Inst_camctlA/cam_data_sel_rstpot1</twBEL><twBEL>Inst_camctlA/cam_data_sel</twBEL></twPathDel><twLogDel>1.240</twLogDel><twRouteDel>2.390</twRouteDel><twTotDel>3.630</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='FF'>Inst_camctlA/cam_data_sel</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp309.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>207</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>2.043</twRouteDel><twTotDel>3.562</twTotDel><twPctLog>42.6</twPctLog><twPctRoute>57.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="281" twConstType="OFFSETINDELAY" ><twConstHead uID="16"><twConstName UCFConstName="OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE &quot;CAMB_PCLK_I&quot; RISING;" ScopeName="">OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMB_PCLK_I&quot; &quot;RISING&quot;;</twConstName><twItemCnt>9</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>9</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>1.316</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Inst_camctlB/cam_data_sel (SLICE_X20Y10.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="282"><twConstOffIn anchorID="283" twDataPathType="twDataPathMaxDelay"><twSlack>-0.066</twSlack><twSrc BELType="PAD">CAMB_LV_I</twSrc><twDest BELType="FF">Inst_camctlB/cam_data_sel</twDest><twClkDel>3.214</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>Inst_camctlB/cam_data_sel</twClkDest><twOff>1.250</twOff><twOffSrc>CAMB_LV_I</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_LV_I</twSrc><twDest BELType='FF'>Inst_camctlB/cam_data_sel</twDest><twLogLvls>2</twLogLvls><twSrcSite>N6.PAD</twSrcSite><twPathDel><twSite>N6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMB_LV_I</twComp><twBEL>CAMB_LV_I</twBEL><twBEL>CAMB_LV_I_IBUF</twBEL><twBEL>ProtoComp308.IMUX.33</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y4.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.058</twDelInfo><twComp>CAMB_LV_I_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y4.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>Inst_camctlB/cam_data_sel_rstpot1</twComp><twBEL>Inst_camctlB/cam_data_sel_rstpot1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y10.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.798</twDelInfo><twComp>Inst_camctlB/cam_data_sel_rstpot1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y10.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>Inst_camctlB/cam_data_sel</twComp><twBEL>Inst_camctlB/cam_data_sel</twBEL></twPathDel><twLogDel>1.649</twLogDel><twRouteDel>2.856</twRouteDel><twTotDel>4.505</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>Inst_camctlB/cam_data_sel</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp309.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.891</twRouteDel><twTotDel>3.214</twTotDel><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/KGateArr_1 (SLICE_X28Y5.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="284"><twConstOffIn anchorID="285" twDataPathType="twDataPathMaxDelay"><twSlack>0.319</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="FF">hijacker1/KGateArr_1</twDest><twClkDel>3.214</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>hijacker1/KGateArr&lt;3&gt;</twClkDest><twOff>1.250</twOff><twOffSrc>css</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='FF'>hijacker1/KGateArr_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp308.IMUX.24</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y5.A5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.742</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y5.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.205</twDelInfo><twComp>hijacker1/KGateArr&lt;3&gt;</twComp><twBEL>hijacker1/css_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y5.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.620</twDelInfo><twComp>hijacker1/SPI_S1/css_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y5.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.243</twDelInfo><twComp>hijacker1/KGateArr&lt;3&gt;</twComp><twBEL>hijacker1/KGateArr_1</twBEL></twPathDel><twLogDel>1.758</twLogDel><twRouteDel>2.362</twRouteDel><twTotDel>4.120</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>hijacker1/KGateArr_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp309.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.891</twRouteDel><twTotDel>3.214</twTotDel><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/KGateArr_0 (SLICE_X28Y5.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="286"><twConstOffIn anchorID="287" twDataPathType="twDataPathMaxDelay"><twSlack>0.330</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="FF">hijacker1/KGateArr_0</twDest><twClkDel>3.214</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>hijacker1/KGateArr&lt;3&gt;</twClkDest><twOff>1.250</twOff><twOffSrc>css</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='FF'>hijacker1/KGateArr_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp308.IMUX.24</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y5.A5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.742</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y5.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.205</twDelInfo><twComp>hijacker1/KGateArr&lt;3&gt;</twComp><twBEL>hijacker1/css_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y5.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.620</twDelInfo><twComp>hijacker1/SPI_S1/css_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y5.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.232</twDelInfo><twComp>hijacker1/KGateArr&lt;3&gt;</twComp><twBEL>hijacker1/KGateArr_0</twBEL></twPathDel><twLogDel>1.747</twLogDel><twRouteDel>2.362</twRouteDel><twTotDel>4.109</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>hijacker1/KGateArr_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp309.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.891</twRouteDel><twTotDel>3.214</twTotDel><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMB_PCLK_I&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/misoGate (SLICE_X29Y2.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="288"><twConstOffIn anchorID="289" twDataPathType="twDataPathMinDelay"><twSlack>5.218</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="FF">hijacker1/misoGate</twDest><twClkDel>3.538</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>hijacker1/misoGate</twClkDest><twOff>6.250</twOff><twOffSrc>css</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='FF'>hijacker1/misoGate</twDest><twLogLvls>1</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp308.IMUX.24</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y2.AX</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.357</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y2.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>hijacker1/misoGate</twComp><twBEL>hijacker1/misoGate</twBEL></twPathDel><twLogDel>1.174</twLogDel><twRouteDel>1.357</twRouteDel><twTotDel>2.531</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>46.4</twPctLog><twPctRoute>53.6</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>hijacker1/misoGate</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp309.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y2.CLK</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.276</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>2.019</twRouteDel><twTotDel>3.538</twTotDel><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_InputSync_FVB/sreg_0 (SLICE_X19Y7.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="290"><twConstOffIn anchorID="291" twDataPathType="twDataPathMinDelay"><twSlack>5.450</twSlack><twSrc BELType="PAD">CAMB_FV_I</twSrc><twDest BELType="FF">Inst_InputSync_FVB/sreg_0</twDest><twClkDel>3.527</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>Inst_InputSync_FVB/sreg&lt;1&gt;</twClkDest><twOff>6.250</twOff><twOffSrc>CAMB_FV_I</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_FV_I</twSrc><twDest BELType='FF'>Inst_InputSync_FVB/sreg_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>R7.PAD</twSrcSite><twPathDel><twSite>R7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_FV_I</twComp><twBEL>CAMB_FV_I</twBEL><twBEL>CAMB_FV_I_IBUF</twBEL><twBEL>ProtoComp308.IMUX.31</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y7.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.578</twDelInfo><twComp>Inst_InputSync_FVB/n0003&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y7.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>Inst_InputSync_FVB/sreg&lt;1&gt;</twComp><twBEL>Inst_InputSync_FVB/sreg_0</twBEL></twPathDel><twLogDel>1.174</twLogDel><twRouteDel>1.578</twRouteDel><twTotDel>2.752</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>Inst_InputSync_FVB/sreg_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp309.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>2.008</twRouteDel><twTotDel>3.527</twTotDel><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/KGateArr_4 (SLICE_X28Y5.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="292"><twConstOffIn anchorID="293" twDataPathType="twDataPathMinDelay"><twSlack>6.363</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="FF">hijacker1/KGateArr_4</twDest><twClkDel>3.532</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>hijacker1/KGateArr&lt;3&gt;</twClkDest><twOff>6.250</twOff><twOffSrc>css</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='FF'>hijacker1/KGateArr_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp308.IMUX.24</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y5.A5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.645</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y5.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>hijacker1/KGateArr&lt;3&gt;</twComp><twBEL>hijacker1/css_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y5.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>hijacker1/SPI_S1/css_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y5.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>hijacker1/KGateArr&lt;3&gt;</twComp><twBEL>hijacker1/KGateArr_4</twBEL></twPathDel><twLogDel>1.439</twLogDel><twRouteDel>2.231</twRouteDel><twTotDel>3.670</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>hijacker1/KGateArr_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp309.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.270</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>2.013</twRouteDel><twTotDel>3.532</twTotDel><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="294"><twConstRollup name="TS_CLK_I" fullName="TS_CLK_I = PERIOD TIMEGRP &quot;CLK_I&quot; 99.99 MHz HIGH 50%;" type="origin" depth="0" requirement="10.001" prefType="period" actual="7.924" actualRollup="12.490" errors="1" errorRollup="2" items="348" itemsRollup="26387"/><twConstRollup name="TS_Inst_SysCon_Inst_dcm_recfg_clkfx" fullName="TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_recfg_clkfx&quot; TS_CLK_I * 1.08 HIGH 50%;" type="child" depth="1" requirement="9.260" prefType="period" actual="3.334" actualRollup="7.500" errors="0" errorRollup="0" items="0" itemsRollup="4051"/><twConstRollup name="TS_Inst_SysCon_pllout_x2" fullName="TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x2&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;" type="child" depth="2" requirement="4.630" prefType="period" actual="3.750" actualRollup="N/A" errors="0" errorRollup="0" items="83" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_pllout_xs" fullName="TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_xs&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 50%;" type="child" depth="2" requirement="0.926" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_pllout_x1" fullName="TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x1&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;" type="child" depth="2" requirement="9.260" prefType="period" actual="7.318" actualRollup="N/A" errors="0" errorRollup="0" items="3968" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_Inst_dcm_fixed_clkfx" fullName="TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_fixed_clkfx&quot; TS_CLK_I * 0.24 HIGH 50%;" type="child" depth="1" requirement="41.671" prefType="period" actual="6.420" actualRollup="N/A" errors="0" errorRollup="0" items="6214" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_Inst_dcm_fixed_clkfx180" fullName="TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_fixed_clkfx180&quot; TS_CLK_I * 0.24 PHASE 20.8354169         ns HIGH 50%;" type="child" depth="1" requirement="41.671" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_fLCLK" fullName="TS_Inst_SysCon_fLCLK = PERIOD TIMEGRP &quot;Inst_SysCon_fLCLK&quot; TS_CLK_I * 5 HIGH         50%;" type="child" depth="1" requirement="2.000" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="21" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_ddr2clk_2x_180" fullName="TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x_180&quot;         TS_CLK_I * 10 PHASE 0.500050005 ns HIGH 50%;" type="child" depth="1" requirement="1.000" prefType="period" actual="1.249" actualRollup="N/A" errors="1" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_ddr2clk_2x" fullName="TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x&quot; TS_CLK_I *         10 HIGH 50%;" type="child" depth="1" requirement="1.000" prefType="period" actual="1.249" actualRollup="N/A" errors="1" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_mcb_drp_clk_bfg" fullName="TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP &quot;Inst_SysCon_mcb_drp_clk_bfg&quot;         TS_CLK_I * 1.25 HIGH 50%;" type="child" depth="1" requirement="8.001" prefType="period" actual="6.854" actualRollup="N/A" errors="0" errorRollup="0" items="16101" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="295">4</twUnmetConstCnt><twDataSheet anchorID="296" twNameLen="15"><twSUH2ClkList anchorID="297" twDestWidth="9" twPhaseWidth="8"><twDest>CAMA_PCLK_I</twDest><twSUH2Clk ><twSrc>CAMA_FV_I</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.175</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.008</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_LV_I</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.985</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.043</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="298" twDestWidth="9" twPhaseWidth="8"><twDest>CAMB_PCLK_I</twDest><twSUH2Clk ><twSrc>CAMB_FV_I</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.312</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.800</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_LV_I</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.316</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.576</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>css</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.931</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.032</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2SUList anchorID="299" twDestWidth="11"><twDest>CAMA_PCLK_I</twDest><twClk2SU><twSrc>CAMA_PCLK_I</twSrc><twRiseRise>7.597</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="300" twDestWidth="11"><twDest>CAMB_PCLK_I</twDest><twClk2SU><twSrc>CAMB_PCLK_I</twSrc><twRiseRise>7.276</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="301" twDestWidth="5"><twDest>CLK_I</twDest><twClk2SU><twSrc>CLK_I</twSrc><twRiseRise>7.924</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="302" twDestWidth="3"><twDest>sck</twDest><twClk2SU><twSrc>sck</twSrc><twRiseRise>5.805</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="303" twDestWidth="9" twWorstWindow="1.993" twWorstSetup="0.985" twWorstHold="1.008" twWorstSetupSlack="0.265" twWorstHoldSlack="5.242" ><twConstName>OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMA_PCLK_I&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>CAMA_FV_I</twSrc><twSUHSlackTime twSetupSlack = "1.075" twHoldSlack = "5.242" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.175</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.008</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_LV_I</twSrc><twSUHSlackTime twSetupSlack = "0.265" twHoldSlack = "6.293" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.985</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.043</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="304" twDestWidth="9" twWorstWindow="2.348" twWorstSetup="1.316" twWorstHold="1.032" twWorstSetupSlack="-0.066" twWorstHoldSlack="5.218" ><twConstName>OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMB_PCLK_I&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>CAMB_FV_I</twSrc><twSUHSlackTime twSetupSlack = "0.938" twHoldSlack = "5.450" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.312</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.800</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_LV_I</twSrc><twSUHSlackTime twSetupSlack = "-0.066" twHoldSlack = "6.826" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.316</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.576</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>css</twSrc><twSUHSlackTime twSetupSlack = "0.319" twHoldSlack = "5.218" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.931</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.032</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="305"><twErrCnt>4</twErrCnt><twScore>1063</twScore><twSetupScore>66</twSetupScore><twHoldScore>0</twHoldScore><twPinLimitScore>997</twPinLimitScore><twConstCov><twPathCnt>35011</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>7641</twConnCnt></twConstCov><twStats anchorID="306"><twMinPer>7.924</twMinPer><twFootnote number="1" /><twMaxFreq>126.199</twMaxFreq><twMinInBeforeClk>1.316</twMinInBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Feb 19 16:31:00 2015 </twTimestamp></twFoot><twClientInfo anchorID="307"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 340 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
