LE_364__AcpLevel_0_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_365__AcpLevel_0_padding_2_MASK 0xff
#define DPM_TABLE_365__AcpLevel_0_padding_2__SHIFT 0x0
#define DPM_TABLE_365__AcpLevel_0_padding_1_MASK 0xff00
#define DPM_TABLE_365__AcpLevel_0_padding_1__SHIFT 0x8
#define DPM_TABLE_365__AcpLevel_0_padding_0_MASK 0xff0000
#define DPM_TABLE_365__AcpLevel_0_padding_0__SHIFT 0x10
#define DPM_TABLE_365__AcpLevel_0_Divider_MASK 0xff000000
#define DPM_TABLE_365__AcpLevel_0_Divider__SHIFT 0x18
#define DPM_TABLE_366__AcpLevel_1_Frequency_MASK 0xffffffff
#define DPM_TABLE_366__AcpLevel_1_Frequency__SHIFT 0x0
#define DPM_TABLE_367__AcpLevel_1_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_367__AcpLevel_1_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_367__AcpLevel_1_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_367__AcpLevel_1_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_367__AcpLevel_1_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_367__AcpLevel_1_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_367__AcpLevel_1_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_367__AcpLevel_1_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_368__AcpLevel_1_padding_2_MASK 0xff
#define DPM_TABLE_368__AcpLevel_1_padding_2__SHIFT 0x0
#define DPM_TABLE_368__AcpLevel_1_padding_1_MASK 0xff00
#define DPM_TABLE_368__AcpLevel_1_padding_1__SHIFT 0x8
#define DPM_TABLE_368__AcpLevel_1_padding_0_MASK 0xff0000
#define DPM_TABLE_368__AcpLevel_1_padding_0__SHIFT 0x10
#define DPM_TABLE_368__AcpLevel_1_Divider_MASK 0xff000000
#define DPM_TABLE_368__AcpLevel_1_Divider__SHIFT 0x18
#define DPM_TABLE_369__AcpLevel_2_Frequency_MASK 0xffffffff
#define DPM_TABLE_369__AcpLevel_2_Frequency__SHIFT 0x0
#define DPM_TABLE_370__AcpLevel_2_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_370__AcpLevel_2_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_370__AcpLevel_2_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_370__AcpLevel_2_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_370__AcpLevel_2_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_370__AcpLevel_2_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_370__AcpLevel_2_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_370__AcpLevel_2_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_371__AcpLevel_2_padding_2_MASK 0xff
#define DPM_TABLE_371__AcpLevel_2_padding_2__SHIFT 0x0
#define DPM_TABLE_371__AcpLevel_2_padding_1_MASK 0xff00
#define DPM_TABLE_371__AcpLevel_2_padding_1__SHIFT 0x8
#define DPM_TABLE_371__AcpLevel_2_padding_0_MASK 0xff0000
#define DPM_TABLE_371__AcpLevel_2_padding_0__SHIFT 0x10
#define DPM_TABLE_371__AcpLevel_2_Divider_MASK 0xff000000
#define DPM_TABLE_371__AcpLevel_2_Divider__SHIFT 0x18
#define DPM_TABLE_372__AcpLevel_3_Frequency_MASK 0xffffffff
#define DPM_TABLE_372__AcpLevel_3_Frequency__SHIFT 0x0
#define DPM_TABLE_373__AcpLevel_3_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_373__AcpLevel_3_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_373__AcpLevel_3_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_373__AcpLevel_3_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_373__AcpLevel_3_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_373__AcpLevel_3_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_373__AcpLevel_3_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_373__AcpLevel_3_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_374__AcpLevel_3_padding_2_MASK 0xff
#define DPM_TABLE_374__AcpLevel_3_padding_2__SHIFT 0x0
#define DPM_TABLE_374__AcpLevel_3_padding_1_MASK 0xff00
#define DPM_TABLE_374__AcpLevel_3_padding_1__SHIFT 0x8
#define DPM_TABLE_374__AcpLevel_3_padding_0_MASK 0xff0000
#define DPM_TABLE_374__AcpLevel_3_padding_0__SHIFT 0x10
#define DPM_TABLE_374__AcpLevel_3_Divider_MASK 0xff000000
#define DPM_TABLE_374__AcpLevel_3_Divider__SHIFT 0x18
#define DPM_TABLE_375__AcpLevel_4_Frequency_MASK 0xffffffff
#define DPM_TABLE_375__AcpLevel_4_Frequency__SHIFT 0x0
#define DPM_TABLE_376__AcpLevel_4_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_376__AcpLevel_4_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_376__AcpLevel_4_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_376__AcpLevel_4_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_376__AcpLevel_4_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_376__AcpLevel_4_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_376__AcpLevel_4_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_376__AcpLevel_4_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_377__AcpLevel_4_padding_2_MASK 0xff
#define DPM_TABLE_377__AcpLevel_4_padding_2__SHIFT 0x0
#define DPM_TABLE_377__AcpLevel_4_padding_1_MASK 0xff00
#define DPM_TABLE_377__AcpLevel_4_padding_1__SHIFT 0x8
#define DPM_TABLE_377__AcpLevel_4_padding_0_MASK 0xff0000
#define DPM_TABLE_377__AcpLevel_4_padding_0__SHIFT 0x10
#define DPM_TABLE_377__AcpLevel_4_Divider_MASK 0xff000000
#define DPM_TABLE_377__AcpLevel_4_Divider__SHIFT 0x18
#define DPM_TABLE_378__AcpLevel_5_Frequency_MASK 0xffffffff
#define DPM_TABLE_378__AcpLevel_5_Frequency__SHIFT 0x0
#define DPM_TABLE_379__AcpLevel_5_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_379__AcpLevel_5_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_379__AcpLevel_5_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_379__AcpLevel_5_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_379__AcpLevel_5_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_379__AcpLevel_5_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_379__AcpLevel_5_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_379__AcpLevel_5_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_380__AcpLevel_5_padding_2_MASK 0xff
#define DPM_TABLE_380__AcpLevel_5_padding_2__SHIFT 0x0
#define DPM_TABLE_380__AcpLevel_5_padding_1_MASK 0xff00
#define DPM_TABLE_380__AcpLevel_5_padding_1__SHIFT 0x8
#define DPM_TABLE_380__AcpLevel_5_padding_0_MASK 0xff0000
#define DPM_TABLE_380__AcpLevel_5_padding_0__SHIFT 0x10
#define DPM_TABLE_380__AcpLevel_5_Divider_MASK 0xff000000
#define DPM_TABLE_380__AcpLevel_5_Divider__SHIFT 0x18
#define DPM_TABLE_381__AcpLevel_6_Frequency_MASK 0xffffffff
#define DPM_TABLE_381__AcpLevel_6_Frequency__SHIFT 0x0
#define DPM_TABLE_382__AcpLevel_6_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_382__AcpLevel_6_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_382__AcpLevel_6_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_382__AcpLevel_6_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_382__AcpLevel_6_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_382__AcpLevel_6_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_382__AcpLevel_6_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_382__AcpLevel_6_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_383__AcpLevel_6_padding_2_MASK 0xff
#define DPM_TABLE_383__AcpLevel_6_padding_2__SHIFT 0x0
#define DPM_TABLE_383__AcpLevel_6_padding_1_MASK 0xff00
#define DPM_TABLE_383__AcpLevel_6_padding_1__SHIFT 0x8
#define DPM_TABLE_383__AcpLevel_6_padding_0_MASK 0xff0000
#define DPM_TABLE_383__AcpLevel_6_padding_0__SHIFT 0x10
#define DPM_TABLE_383__AcpLevel_6_Divider_MASK 0xff000000
#define DPM_TABLE_383__AcpLevel_6_Divider__SHIFT 0x18
#define DPM_TABLE_384__AcpLevel_7_Frequency_MASK 0xffffffff
#define DPM_TABLE_384__AcpLevel_7_Frequency__SHIFT 0x0
#define DPM_TABLE_385__AcpLevel_7_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_385__AcpLevel_7_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_385__AcpLevel_7_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_385__AcpLevel_7_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_385__AcpLevel_7_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_385__AcpLevel_7_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_385__AcpLevel_7_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_385__AcpLevel_7_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_386__AcpLevel_7_padding_2_MASK 0xff
#define DPM_TABLE_386__AcpLevel_7_padding_2__SHIFT 0x0
#define DPM_TABLE_386__AcpLevel_7_padding_1_MASK 0xff00
#define DPM_TABLE_386__AcpLevel_7_padding_1__SHIFT 0x8
#define DPM_TABLE_386__AcpLevel_7_padding_0_MASK 0xff0000
#define DPM_TABLE_386__AcpLevel_7_padding_0__SHIFT 0x10
#define DPM_TABLE_386__AcpLevel_7_Divider_MASK 0xff000000
#define DPM_TABLE_386__AcpLevel_7_Divider__SHIFT 0x18
#define DPM_TABLE_387__SamuLevel_0_Frequency_MASK 0xffffffff
#define DPM_TABLE_387__SamuLevel_0_Frequency__SHIFT 0x0
#define DPM_TABLE_388__SamuLevel_0_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_388__SamuLevel_0_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_388__SamuLevel_0_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_388__SamuLevel_0_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_388__SamuLevel_0_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_388__SamuLevel_0_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_388__SamuLevel_0_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_388__SamuLevel_0_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_389__SamuLevel_0_padding_2_MASK 0xff
#define DPM_TABLE_389__SamuLevel_0_padding_2__SHIFT 0x0
#define DPM_TABLE_389__SamuLevel_0_padding_1_MASK 0xff00
#define DPM_TABLE_389__SamuLevel_0_padding_1__SHIFT 0x8
#define DPM_TABLE_389__SamuLevel_0_padding_0_MASK 0xff0000
#define DPM_TABLE_389__SamuLevel_0_padding_0__SHIFT 0x10
#define DPM_TABLE_389__SamuLevel_0_Divider_MASK 0xff000000
#define DPM_TABLE_389__SamuLevel_0_Divider__SHIFT 0x18
#define DPM_TABLE_390__SamuLevel_1_Frequency_MASK 0xffffffff
#define DPM_TABLE_390__SamuLevel_1_Frequency__SHIFT 0x0
#define DPM_TABLE_391__SamuLevel_1_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_391_