
../repos/coreutils/src/test:     file format elf32-littlearm


Disassembly of section .init:

00010d38 <.init>:
   10d38:	push	{r3, lr}
   10d3c:	bl	10fec <__lxstat64@plt+0x48>
   10d40:	pop	{r3, pc}

Disassembly of section .plt:

00010d44 <calloc@plt-0x14>:
   10d44:	push	{lr}		; (str lr, [sp, #-4]!)
   10d48:	ldr	lr, [pc, #4]	; 10d54 <calloc@plt-0x4>
   10d4c:	add	lr, pc, lr
   10d50:	ldr	pc, [lr, #8]!
   10d54:	andeq	r6, r1, ip, lsr #5

00010d58 <calloc@plt>:
   10d58:	add	ip, pc, #0, 12
   10d5c:	add	ip, ip, #90112	; 0x16000
   10d60:	ldr	pc, [ip, #684]!	; 0x2ac

00010d64 <fputs_unlocked@plt>:
   10d64:	add	ip, pc, #0, 12
   10d68:	add	ip, ip, #90112	; 0x16000
   10d6c:	ldr	pc, [ip, #676]!	; 0x2a4

00010d70 <raise@plt>:
   10d70:	add	ip, pc, #0, 12
   10d74:	add	ip, ip, #90112	; 0x16000
   10d78:	ldr	pc, [ip, #668]!	; 0x29c

00010d7c <strcmp@plt>:
   10d7c:	add	ip, pc, #0, 12
   10d80:	add	ip, ip, #90112	; 0x16000
   10d84:	ldr	pc, [ip, #660]!	; 0x294

00010d88 <strtol@plt>:
   10d88:	add	ip, pc, #0, 12
   10d8c:	add	ip, ip, #90112	; 0x16000
   10d90:	ldr	pc, [ip, #652]!	; 0x28c

00010d94 <fflush@plt>:
   10d94:	add	ip, pc, #0, 12
   10d98:	add	ip, ip, #90112	; 0x16000
   10d9c:	ldr	pc, [ip, #644]!	; 0x284

00010da0 <free@plt>:
   10da0:	add	ip, pc, #0, 12
   10da4:	add	ip, ip, #90112	; 0x16000
   10da8:	ldr	pc, [ip, #636]!	; 0x27c

00010dac <_exit@plt>:
   10dac:	add	ip, pc, #0, 12
   10db0:	add	ip, ip, #90112	; 0x16000
   10db4:	ldr	pc, [ip, #628]!	; 0x274

00010db8 <memcpy@plt>:
   10db8:	add	ip, pc, #0, 12
   10dbc:	add	ip, ip, #90112	; 0x16000
   10dc0:	ldr	pc, [ip, #620]!	; 0x26c

00010dc4 <mbsinit@plt>:
   10dc4:	add	ip, pc, #0, 12
   10dc8:	add	ip, ip, #90112	; 0x16000
   10dcc:	ldr	pc, [ip, #612]!	; 0x264

00010dd0 <dcgettext@plt>:
   10dd0:	add	ip, pc, #0, 12
   10dd4:	add	ip, ip, #90112	; 0x16000
   10dd8:	ldr	pc, [ip, #604]!	; 0x25c

00010ddc <realloc@plt>:
   10ddc:	add	ip, pc, #0, 12
   10de0:	add	ip, ip, #90112	; 0x16000
   10de4:	ldr	pc, [ip, #596]!	; 0x254

00010de8 <textdomain@plt>:
   10de8:	add	ip, pc, #0, 12
   10dec:	add	ip, ip, #90112	; 0x16000
   10df0:	ldr	pc, [ip, #588]!	; 0x24c

00010df4 <geteuid@plt>:
   10df4:	add	ip, pc, #0, 12
   10df8:	add	ip, ip, #90112	; 0x16000
   10dfc:	ldr	pc, [ip, #580]!	; 0x244

00010e00 <iswprint@plt>:
   10e00:	add	ip, pc, #0, 12
   10e04:	add	ip, ip, #90112	; 0x16000
   10e08:	ldr	pc, [ip, #572]!	; 0x23c

00010e0c <getegid@plt>:
   10e0c:	add	ip, pc, #0, 12
   10e10:	add	ip, ip, #90112	; 0x16000
   10e14:	ldr	pc, [ip, #564]!	; 0x234

00010e18 <fwrite@plt>:
   10e18:	add	ip, pc, #0, 12
   10e1c:	add	ip, ip, #90112	; 0x16000
   10e20:	ldr	pc, [ip, #556]!	; 0x22c

00010e24 <lseek64@plt>:
   10e24:	add	ip, pc, #0, 12
   10e28:	add	ip, ip, #90112	; 0x16000
   10e2c:	ldr	pc, [ip, #548]!	; 0x224

00010e30 <__ctype_get_mb_cur_max@plt>:
   10e30:	add	ip, pc, #0, 12
   10e34:	add	ip, ip, #90112	; 0x16000
   10e38:	ldr	pc, [ip, #540]!	; 0x21c

00010e3c <__fpending@plt>:
   10e3c:	add	ip, pc, #0, 12
   10e40:	add	ip, ip, #90112	; 0x16000
   10e44:	ldr	pc, [ip, #532]!	; 0x214

00010e48 <mbrtowc@plt>:
   10e48:	add	ip, pc, #0, 12
   10e4c:	add	ip, ip, #90112	; 0x16000
   10e50:	ldr	pc, [ip, #524]!	; 0x20c

00010e54 <error@plt>:
   10e54:	add	ip, pc, #0, 12
   10e58:	add	ip, ip, #90112	; 0x16000
   10e5c:	ldr	pc, [ip, #516]!	; 0x204

00010e60 <malloc@plt>:
   10e60:	add	ip, pc, #0, 12
   10e64:	add	ip, ip, #90112	; 0x16000
   10e68:	ldr	pc, [ip, #508]!	; 0x1fc

00010e6c <error_at_line@plt>:
   10e6c:	add	ip, pc, #0, 12
   10e70:	add	ip, ip, #90112	; 0x16000
   10e74:	ldr	pc, [ip, #500]!	; 0x1f4

00010e78 <__libc_start_main@plt>:
   10e78:	add	ip, pc, #0, 12
   10e7c:	add	ip, ip, #90112	; 0x16000
   10e80:	ldr	pc, [ip, #492]!	; 0x1ec

00010e84 <__freading@plt>:
   10e84:	add	ip, pc, #0, 12
   10e88:	add	ip, ip, #90112	; 0x16000
   10e8c:	ldr	pc, [ip, #484]!	; 0x1e4

00010e90 <__gmon_start__@plt>:
   10e90:	add	ip, pc, #0, 12
   10e94:	add	ip, ip, #90112	; 0x16000
   10e98:	ldr	pc, [ip, #476]!	; 0x1dc

00010e9c <__ctype_b_loc@plt>:
   10e9c:	add	ip, pc, #0, 12
   10ea0:	add	ip, ip, #90112	; 0x16000
   10ea4:	ldr	pc, [ip, #468]!	; 0x1d4

00010ea8 <exit@plt>:
   10ea8:	add	ip, pc, #0, 12
   10eac:	add	ip, ip, #90112	; 0x16000
   10eb0:	ldr	pc, [ip, #460]!	; 0x1cc

00010eb4 <bcmp@plt>:
   10eb4:	add	ip, pc, #0, 12
   10eb8:	add	ip, ip, #90112	; 0x16000
   10ebc:	ldr	pc, [ip, #452]!	; 0x1c4

00010ec0 <strlen@plt>:
   10ec0:	add	ip, pc, #0, 12
   10ec4:	add	ip, ip, #90112	; 0x16000
   10ec8:	ldr	pc, [ip, #444]!	; 0x1bc

00010ecc <__errno_location@plt>:
   10ecc:	add	ip, pc, #0, 12
   10ed0:	add	ip, ip, #90112	; 0x16000
   10ed4:	ldr	pc, [ip, #436]!	; 0x1b4

00010ed8 <__cxa_atexit@plt>:
   10ed8:	add	ip, pc, #0, 12
   10edc:	add	ip, ip, #90112	; 0x16000
   10ee0:	ldr	pc, [ip, #428]!	; 0x1ac

00010ee4 <__vasprintf_chk@plt>:
   10ee4:	add	ip, pc, #0, 12
   10ee8:	add	ip, ip, #90112	; 0x16000
   10eec:	ldr	pc, [ip, #420]!	; 0x1a4

00010ef0 <memset@plt>:
   10ef0:	add	ip, pc, #0, 12
   10ef4:	add	ip, ip, #90112	; 0x16000
   10ef8:	ldr	pc, [ip, #412]!	; 0x19c

00010efc <__printf_chk@plt>:
   10efc:	add	ip, pc, #0, 12
   10f00:	add	ip, ip, #90112	; 0x16000
   10f04:	ldr	pc, [ip, #404]!	; 0x194

00010f08 <fileno@plt>:
   10f08:	add	ip, pc, #0, 12
   10f0c:	add	ip, ip, #90112	; 0x16000
   10f10:	ldr	pc, [ip, #396]!	; 0x18c

00010f14 <__fprintf_chk@plt>:
   10f14:	add	ip, pc, #0, 12
   10f18:	add	ip, ip, #90112	; 0x16000
   10f1c:	ldr	pc, [ip, #388]!	; 0x184

00010f20 <fclose@plt>:
   10f20:	add	ip, pc, #0, 12
   10f24:	add	ip, ip, #90112	; 0x16000
   10f28:	ldr	pc, [ip, #380]!	; 0x17c

00010f2c <fseeko64@plt>:
   10f2c:	add	ip, pc, #0, 12
   10f30:	add	ip, ip, #90112	; 0x16000
   10f34:	ldr	pc, [ip, #372]!	; 0x174

00010f38 <setlocale@plt>:
   10f38:	add	ip, pc, #0, 12
   10f3c:	add	ip, ip, #90112	; 0x16000
   10f40:	ldr	pc, [ip, #364]!	; 0x16c

00010f44 <strrchr@plt>:
   10f44:	add	ip, pc, #0, 12
   10f48:	add	ip, ip, #90112	; 0x16000
   10f4c:	ldr	pc, [ip, #356]!	; 0x164

00010f50 <nl_langinfo@plt>:
   10f50:	add	ip, pc, #0, 12
   10f54:	add	ip, ip, #90112	; 0x16000
   10f58:	ldr	pc, [ip, #348]!	; 0x15c

00010f5c <euidaccess@plt>:
   10f5c:	add	ip, pc, #0, 12
   10f60:	add	ip, ip, #90112	; 0x16000
   10f64:	ldr	pc, [ip, #340]!	; 0x154

00010f68 <bindtextdomain@plt>:
   10f68:	add	ip, pc, #0, 12
   10f6c:	add	ip, ip, #90112	; 0x16000
   10f70:	ldr	pc, [ip, #332]!	; 0x14c

00010f74 <__xstat64@plt>:
   10f74:	add	ip, pc, #0, 12
   10f78:	add	ip, ip, #90112	; 0x16000
   10f7c:	ldr	pc, [ip, #324]!	; 0x144

00010f80 <isatty@plt>:
   10f80:	add	ip, pc, #0, 12
   10f84:	add	ip, ip, #90112	; 0x16000
   10f88:	ldr	pc, [ip, #316]!	; 0x13c

00010f8c <strncmp@plt>:
   10f8c:	add	ip, pc, #0, 12
   10f90:	add	ip, ip, #90112	; 0x16000
   10f94:	ldr	pc, [ip, #308]!	; 0x134

00010f98 <abort@plt>:
   10f98:	add	ip, pc, #0, 12
   10f9c:	add	ip, ip, #90112	; 0x16000
   10fa0:	ldr	pc, [ip, #300]!	; 0x12c

00010fa4 <__lxstat64@plt>:
   10fa4:	add	ip, pc, #0, 12
   10fa8:	add	ip, ip, #90112	; 0x16000
   10fac:	ldr	pc, [ip, #292]!	; 0x124

Disassembly of section .text:

00010fb0 <.text>:
   10fb0:	mov	fp, #0
   10fb4:	mov	lr, #0
   10fb8:	pop	{r1}		; (ldr r1, [sp], #4)
   10fbc:	mov	r2, sp
   10fc0:	push	{r2}		; (str r2, [sp, #-4]!)
   10fc4:	push	{r0}		; (str r0, [sp, #-4]!)
   10fc8:	ldr	ip, [pc, #16]	; 10fe0 <__lxstat64@plt+0x3c>
   10fcc:	push	{ip}		; (str ip, [sp, #-4]!)
   10fd0:	ldr	r0, [pc, #12]	; 10fe4 <__lxstat64@plt+0x40>
   10fd4:	ldr	r3, [pc, #12]	; 10fe8 <__lxstat64@plt+0x44>
   10fd8:	bl	10e78 <__libc_start_main@plt>
   10fdc:	bl	10f98 <abort@plt>
   10fe0:	andeq	r5, r1, ip, asr sp
   10fe4:	andeq	r1, r1, r0, ror #8
   10fe8:	strdeq	r5, [r1], -ip
   10fec:	ldr	r3, [pc, #20]	; 11008 <__lxstat64@plt+0x64>
   10ff0:	ldr	r2, [pc, #20]	; 1100c <__lxstat64@plt+0x68>
   10ff4:	add	r3, pc, r3
   10ff8:	ldr	r2, [r3, r2]
   10ffc:	cmp	r2, #0
   11000:	bxeq	lr
   11004:	b	10e90 <__gmon_start__@plt>
   11008:	andeq	r6, r1, r4
   1100c:	ldrdeq	r0, [r0], -r4
   11010:	ldr	r0, [pc, #24]	; 11030 <__lxstat64@plt+0x8c>
   11014:	ldr	r3, [pc, #24]	; 11034 <__lxstat64@plt+0x90>
   11018:	cmp	r3, r0
   1101c:	bxeq	lr
   11020:	ldr	r3, [pc, #16]	; 11038 <__lxstat64@plt+0x94>
   11024:	cmp	r3, #0
   11028:	bxeq	lr
   1102c:	bx	r3
   11030:	andeq	r7, r2, r8, lsr #2
   11034:	andeq	r7, r2, r8, lsr #2
   11038:	andeq	r0, r0, r0
   1103c:	ldr	r0, [pc, #36]	; 11068 <__lxstat64@plt+0xc4>
   11040:	ldr	r1, [pc, #36]	; 1106c <__lxstat64@plt+0xc8>
   11044:	sub	r1, r1, r0
   11048:	asr	r1, r1, #2
   1104c:	add	r1, r1, r1, lsr #31
   11050:	asrs	r1, r1, #1
   11054:	bxeq	lr
   11058:	ldr	r3, [pc, #16]	; 11070 <__lxstat64@plt+0xcc>
   1105c:	cmp	r3, #0
   11060:	bxeq	lr
   11064:	bx	r3
   11068:	andeq	r7, r2, r8, lsr #2
   1106c:	andeq	r7, r2, r8, lsr #2
   11070:	andeq	r0, r0, r0
   11074:	push	{r4, lr}
   11078:	ldr	r4, [pc, #24]	; 11098 <__lxstat64@plt+0xf4>
   1107c:	ldrb	r3, [r4]
   11080:	cmp	r3, #0
   11084:	popne	{r4, pc}
   11088:	bl	11010 <__lxstat64@plt+0x6c>
   1108c:	mov	r3, #1
   11090:	strb	r3, [r4]
   11094:	pop	{r4, pc}
   11098:	andeq	r7, r2, r8, lsr r1
   1109c:	b	1103c <__lxstat64@plt+0x98>
   110a0:	push	{fp, lr}
   110a4:	mov	fp, sp
   110a8:	sub	sp, sp, #56	; 0x38
   110ac:	mov	r4, r0
   110b0:	cmp	r0, #0
   110b4:	bne	1141c <__lxstat64@plt+0x478>
   110b8:	movw	r1, #23979	; 0x5dab
   110bc:	mov	r0, #0
   110c0:	mov	r2, #5
   110c4:	movt	r1, #1
   110c8:	bl	10dd0 <dcgettext@plt>
   110cc:	movw	r7, #28980	; 0x7134
   110d0:	movt	r7, #2
   110d4:	ldr	r1, [r7]
   110d8:	bl	10d64 <fputs_unlocked@plt>
   110dc:	movw	r1, #24064	; 0x5e00
   110e0:	mov	r0, #0
   110e4:	mov	r2, #5
   110e8:	movt	r1, #1
   110ec:	bl	10dd0 <dcgettext@plt>
   110f0:	ldr	r1, [r7]
   110f4:	bl	10d64 <fputs_unlocked@plt>
   110f8:	movw	r1, #24113	; 0x5e31
   110fc:	mov	r0, #0
   11100:	mov	r2, #5
   11104:	movt	r1, #1
   11108:	bl	10dd0 <dcgettext@plt>
   1110c:	ldr	r1, [r7]
   11110:	bl	10d64 <fputs_unlocked@plt>
   11114:	movw	r1, #24158	; 0x5e5e
   11118:	mov	r0, #0
   1111c:	mov	r2, #5
   11120:	movt	r1, #1
   11124:	bl	10dd0 <dcgettext@plt>
   11128:	ldr	r1, [r7]
   1112c:	bl	10d64 <fputs_unlocked@plt>
   11130:	movw	r1, #24212	; 0x5e94
   11134:	mov	r0, #0
   11138:	mov	r2, #5
   1113c:	movt	r1, #1
   11140:	bl	10dd0 <dcgettext@plt>
   11144:	ldr	r1, [r7]
   11148:	bl	10d64 <fputs_unlocked@plt>
   1114c:	movw	r1, #24332	; 0x5f0c
   11150:	mov	r0, #0
   11154:	mov	r2, #5
   11158:	movt	r1, #1
   1115c:	bl	10dd0 <dcgettext@plt>
   11160:	ldr	r1, [r7]
   11164:	bl	10d64 <fputs_unlocked@plt>
   11168:	movw	r1, #24581	; 0x6005
   1116c:	mov	r0, #0
   11170:	mov	r2, #5
   11174:	movt	r1, #1
   11178:	bl	10dd0 <dcgettext@plt>
   1117c:	ldr	r1, [r7]
   11180:	bl	10d64 <fputs_unlocked@plt>
   11184:	movw	r1, #24831	; 0x60ff
   11188:	mov	r0, #0
   1118c:	mov	r2, #5
   11190:	movt	r1, #1
   11194:	bl	10dd0 <dcgettext@plt>
   11198:	ldr	r1, [r7]
   1119c:	bl	10d64 <fputs_unlocked@plt>
   111a0:	movw	r1, #25207	; 0x6277
   111a4:	mov	r0, #0
   111a8:	mov	r2, #5
   111ac:	movt	r1, #1
   111b0:	bl	10dd0 <dcgettext@plt>
   111b4:	ldr	r1, [r7]
   111b8:	bl	10d64 <fputs_unlocked@plt>
   111bc:	movw	r1, #25396	; 0x6334
   111c0:	mov	r0, #0
   111c4:	mov	r2, #5
   111c8:	movt	r1, #1
   111cc:	bl	10dd0 <dcgettext@plt>
   111d0:	ldr	r1, [r7]
   111d4:	bl	10d64 <fputs_unlocked@plt>
   111d8:	movw	r1, #25567	; 0x63df
   111dc:	mov	r0, #0
   111e0:	mov	r2, #5
   111e4:	movt	r1, #1
   111e8:	bl	10dd0 <dcgettext@plt>
   111ec:	ldr	r1, [r7]
   111f0:	bl	10d64 <fputs_unlocked@plt>
   111f4:	movw	r1, #25842	; 0x64f2
   111f8:	mov	r0, #0
   111fc:	mov	r2, #5
   11200:	movt	r1, #1
   11204:	bl	10dd0 <dcgettext@plt>
   11208:	ldr	r1, [r7]
   1120c:	bl	10d64 <fputs_unlocked@plt>
   11210:	movw	r1, #26202	; 0x665a
   11214:	mov	r0, #0
   11218:	mov	r2, #5
   1121c:	movt	r1, #1
   11220:	bl	10dd0 <dcgettext@plt>
   11224:	ldr	r1, [r7]
   11228:	bl	10d64 <fputs_unlocked@plt>
   1122c:	movw	r1, #26489	; 0x6779
   11230:	mov	r0, #0
   11234:	mov	r2, #5
   11238:	movt	r1, #1
   1123c:	bl	10dd0 <dcgettext@plt>
   11240:	ldr	r1, [r7]
   11244:	bl	10d64 <fputs_unlocked@plt>
   11248:	movw	r1, #26714	; 0x685a
   1124c:	mov	r0, #0
   11250:	mov	r2, #5
   11254:	movt	r1, #1
   11258:	bl	10dd0 <dcgettext@plt>
   1125c:	ldr	r1, [r7]
   11260:	bl	10d64 <fputs_unlocked@plt>
   11264:	movw	r1, #26836	; 0x68d4
   11268:	mov	r0, #0
   1126c:	mov	r2, #5
   11270:	movt	r1, #1
   11274:	bl	10dd0 <dcgettext@plt>
   11278:	ldr	r1, [r7]
   1127c:	bl	10d64 <fputs_unlocked@plt>
   11280:	movw	r1, #26972	; 0x695c
   11284:	mov	r0, #0
   11288:	mov	r2, #5
   1128c:	movt	r1, #1
   11290:	bl	10dd0 <dcgettext@plt>
   11294:	movw	r1, #27163	; 0x6a1b
   11298:	mov	r5, r0
   1129c:	mov	r0, #0
   112a0:	mov	r2, #5
   112a4:	movt	r1, #1
   112a8:	bl	10dd0 <dcgettext@plt>
   112ac:	mov	r2, r0
   112b0:	mov	r0, #1
   112b4:	mov	r1, r5
   112b8:	bl	10efc <__printf_chk@plt>
   112bc:	movw	r0, #27840	; 0x6cc0
   112c0:	mov	r2, #48	; 0x30
   112c4:	mov	r6, sp
   112c8:	movw	r5, #27177	; 0x6a29
   112cc:	movt	r0, #1
   112d0:	movt	r5, #1
   112d4:	add	r1, r0, #32
   112d8:	add	r3, r0, #16
   112dc:	vld1.64	{d18-d19}, [r0], r2
   112e0:	vld1.64	{d16-d17}, [r1]
   112e4:	vld1.64	{d20-d21}, [r3]
   112e8:	vldr	d22, [r0]
   112ec:	add	r1, r6, #32
   112f0:	add	r0, r6, #16
   112f4:	vst1.64	{d16-d17}, [r1]
   112f8:	movw	r1, #27175	; 0x6a27
   112fc:	vst1.64	{d20-d21}, [r0]
   11300:	mov	r0, r6
   11304:	movt	r1, #1
   11308:	vst1.64	{d18-d19}, [r0], r2
   1130c:	vstr	d22, [r0]
   11310:	mov	r0, r5
   11314:	bl	10d7c <strcmp@plt>
   11318:	cmp	r0, #0
   1131c:	ldrne	r1, [r6, #8]!
   11320:	cmpne	r1, #0
   11324:	bne	11310 <__lxstat64@plt+0x36c>
   11328:	movw	r1, #27317	; 0x6ab5
   1132c:	ldr	r6, [r6, #4]
   11330:	mov	r0, #0
   11334:	mov	r2, #5
   11338:	movt	r1, #1
   1133c:	bl	10dd0 <dcgettext@plt>
   11340:	movw	r2, #27340	; 0x6acc
   11344:	movw	r3, #27354	; 0x6ada
   11348:	mov	r1, r0
   1134c:	mov	r0, #1
   11350:	movt	r2, #1
   11354:	movt	r3, #1
   11358:	bl	10efc <__printf_chk@plt>
   1135c:	cmp	r6, #0
   11360:	mov	r0, #5
   11364:	mov	r1, #0
   11368:	moveq	r6, r5
   1136c:	bl	10f38 <setlocale@plt>
   11370:	cmp	r0, #0
   11374:	beq	113ac <__lxstat64@plt+0x408>
   11378:	movw	r1, #27394	; 0x6b02
   1137c:	mov	r2, #3
   11380:	movt	r1, #1
   11384:	bl	10f8c <strncmp@plt>
   11388:	cmp	r0, #0
   1138c:	beq	113ac <__lxstat64@plt+0x408>
   11390:	movw	r1, #27398	; 0x6b06
   11394:	mov	r0, #0
   11398:	mov	r2, #5
   1139c:	movt	r1, #1
   113a0:	bl	10dd0 <dcgettext@plt>
   113a4:	ldr	r1, [r7]
   113a8:	bl	10d64 <fputs_unlocked@plt>
   113ac:	movw	r1, #27469	; 0x6b4d
   113b0:	mov	r0, #0
   113b4:	mov	r2, #5
   113b8:	movt	r1, #1
   113bc:	bl	10dd0 <dcgettext@plt>
   113c0:	movw	r2, #27354	; 0x6ada
   113c4:	mov	r1, r0
   113c8:	mov	r0, #1
   113cc:	mov	r3, r5
   113d0:	movt	r2, #1
   113d4:	bl	10efc <__printf_chk@plt>
   113d8:	movw	r1, #27496	; 0x6b68
   113dc:	mov	r0, #0
   113e0:	mov	r2, #5
   113e4:	movt	r1, #1
   113e8:	bl	10dd0 <dcgettext@plt>
   113ec:	mov	r1, r0
   113f0:	movw	r0, #27250	; 0x6a72
   113f4:	movw	r3, #24112	; 0x5e30
   113f8:	cmp	r6, r5
   113fc:	mov	r2, r6
   11400:	movt	r0, #1
   11404:	movt	r3, #1
   11408:	moveq	r3, r0
   1140c:	mov	r0, #1
   11410:	bl	10efc <__printf_chk@plt>
   11414:	mov	r0, r4
   11418:	bl	10ea8 <exit@plt>
   1141c:	movw	r0, #28976	; 0x7130
   11420:	movw	r1, #23940	; 0x5d84
   11424:	mov	r2, #5
   11428:	movt	r0, #2
   1142c:	movt	r1, #1
   11430:	ldr	r5, [r0]
   11434:	mov	r0, #0
   11438:	bl	10dd0 <dcgettext@plt>
   1143c:	mov	r2, r0
   11440:	movw	r0, #29008	; 0x7150
   11444:	mov	r1, #1
   11448:	movt	r0, #2
   1144c:	ldr	r3, [r0]
   11450:	mov	r0, r5
   11454:	bl	10f14 <__fprintf_chk@plt>
   11458:	mov	r0, r4
   1145c:	bl	10ea8 <exit@plt>
   11460:	push	{r4, r5, r6, r7, fp, lr}
   11464:	add	fp, sp, #16
   11468:	mov	r4, r0
   1146c:	ldr	r0, [r1]
   11470:	mov	r5, r1
   11474:	bl	12e78 <__lxstat64@plt+0x1ed4>
   11478:	movw	r1, #24112	; 0x5e30
   1147c:	mov	r0, #6
   11480:	movt	r1, #1
   11484:	bl	10f38 <setlocale@plt>
   11488:	movw	r6, #27344	; 0x6ad0
   1148c:	movw	r1, #27182	; 0x6a2e
   11490:	movt	r6, #1
   11494:	movt	r1, #1
   11498:	mov	r0, r6
   1149c:	bl	10f68 <bindtextdomain@plt>
   114a0:	mov	r0, r6
   114a4:	bl	10de8 <textdomain@plt>
   114a8:	movw	r0, #28896	; 0x70e0
   114ac:	mov	r1, #2
   114b0:	movt	r0, #2
   114b4:	str	r1, [r0]
   114b8:	movw	r0, #11572	; 0x2d34
   114bc:	movt	r0, #1
   114c0:	bl	15d60 <__lxstat64@plt+0x4dbc>
   114c4:	movw	r6, #28988	; 0x713c
   114c8:	movw	r7, #28992	; 0x7140
   114cc:	mov	r0, #1
   114d0:	cmp	r4, #2
   114d4:	movt	r6, #2
   114d8:	movt	r7, #2
   114dc:	str	r5, [r6]
   114e0:	movw	r5, #28996	; 0x7144
   114e4:	str	r4, [r7]
   114e8:	movt	r5, #2
   114ec:	str	r0, [r5]
   114f0:	blt	11510 <__lxstat64@plt+0x56c>
   114f4:	sub	r0, r4, #1
   114f8:	bl	11548 <__lxstat64@plt+0x5a4>
   114fc:	ldr	r1, [r7]
   11500:	ldr	r2, [r5]
   11504:	cmp	r2, r1
   11508:	bne	11514 <__lxstat64@plt+0x570>
   1150c:	eor	r0, r0, #1
   11510:	pop	{r4, r5, r6, r7, fp, pc}
   11514:	movw	r1, #27206	; 0x6a46
   11518:	mov	r0, #0
   1151c:	mov	r2, #5
   11520:	movt	r1, #1
   11524:	bl	10dd0 <dcgettext@plt>
   11528:	mov	r4, r0
   1152c:	ldr	r0, [r5]
   11530:	ldr	r1, [r6]
   11534:	ldr	r0, [r1, r0, lsl #2]
   11538:	bl	14acc <__lxstat64@plt+0x3b28>
   1153c:	mov	r1, r0
   11540:	mov	r0, r4
   11544:	bl	11858 <__lxstat64@plt+0x8b4>
   11548:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1154c:	add	fp, sp, #28
   11550:	sub	sp, sp, #4
   11554:	sub	r1, r0, #1
   11558:	cmp	r1, #3
   1155c:	bhi	116d8 <__lxstat64@plt+0x734>
   11560:	add	r0, pc, #0
   11564:	ldr	pc, [r0, r1, lsl #2]
   11568:	andeq	r1, r1, r8, ror r5
   1156c:	andeq	r1, r1, r4, ror r6
   11570:	andeq	r1, r1, ip, lsr #11
   11574:			; <UNDEFINED> instruction: 0x000115b8
   11578:	movw	r0, #28996	; 0x7144
   1157c:	movt	r0, #2
   11580:	ldr	r1, [r0]
   11584:	add	r2, r1, #1
   11588:	str	r2, [r0]
   1158c:	movw	r0, #28988	; 0x713c
   11590:	movt	r0, #2
   11594:	ldr	r0, [r0]
   11598:	ldr	r0, [r0, r1, lsl #2]
   1159c:	ldrb	r0, [r0]
   115a0:	cmp	r0, #0
   115a4:	movwne	r0, #1
   115a8:	b	117d0 <__lxstat64@plt+0x82c>
   115ac:	sub	sp, fp, #28
   115b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   115b4:	b	11894 <__lxstat64@plt+0x8f0>
   115b8:	movw	r5, #28996	; 0x7144
   115bc:	movw	r0, #28988	; 0x713c
   115c0:	movw	r1, #27547	; 0x6b9b
   115c4:	movt	r5, #2
   115c8:	movt	r0, #2
   115cc:	movt	r1, #1
   115d0:	ldr	r6, [r5]
   115d4:	ldr	r7, [r0]
   115d8:	ldr	r4, [r7, r6, lsl #2]
   115dc:	mov	r0, r4
   115e0:	bl	10d7c <strcmp@plt>
   115e4:	cmp	r0, #0
   115e8:	beq	117dc <__lxstat64@plt+0x838>
   115ec:	movw	r1, #27549	; 0x6b9d
   115f0:	mov	r0, r4
   115f4:	movt	r1, #1
   115f8:	bl	10d7c <strcmp@plt>
   115fc:	cmp	r0, #0
   11600:	bne	116ec <__lxstat64@plt+0x748>
   11604:	add	r4, r6, #3
   11608:	movw	r1, #27551	; 0x6b9f
   1160c:	ldr	r0, [r7, r4, lsl #2]
   11610:	movt	r1, #1
   11614:	bl	10d7c <strcmp@plt>
   11618:	cmp	r0, #0
   1161c:	bne	116ec <__lxstat64@plt+0x748>
   11620:	add	r0, r6, #1
   11624:	movw	r1, #27547	; 0x6b9b
   11628:	str	r0, [r5]
   1162c:	movt	r1, #1
   11630:	ldr	r8, [r7, r0, lsl #2]
   11634:	mov	r0, r8
   11638:	bl	10d7c <strcmp@plt>
   1163c:	cmp	r0, #0
   11640:	beq	11824 <__lxstat64@plt+0x880>
   11644:	ldrb	r0, [r8]
   11648:	cmp	r0, #45	; 0x2d
   1164c:	bne	11850 <__lxstat64@plt+0x8ac>
   11650:	ldrb	r0, [r8, #1]
   11654:	cmp	r0, #0
   11658:	beq	11850 <__lxstat64@plt+0x8ac>
   1165c:	ldrb	r0, [r8, #2]
   11660:	cmp	r0, #0
   11664:	bne	11850 <__lxstat64@plt+0x8ac>
   11668:	bl	11b04 <__lxstat64@plt+0xb60>
   1166c:	ldr	r4, [r5]
   11670:	b	1183c <__lxstat64@plt+0x898>
   11674:	movw	r6, #28996	; 0x7144
   11678:	movw	r0, #28988	; 0x713c
   1167c:	movw	r1, #27547	; 0x6b9b
   11680:	movt	r6, #2
   11684:	movt	r0, #2
   11688:	movt	r1, #1
   1168c:	ldr	r5, [r6]
   11690:	ldr	r7, [r0]
   11694:	ldr	r4, [r7, r5, lsl #2]
   11698:	mov	r0, r4
   1169c:	bl	10d7c <strcmp@plt>
   116a0:	cmp	r0, #0
   116a4:	beq	11804 <__lxstat64@plt+0x860>
   116a8:	ldrb	r0, [r4]
   116ac:	cmp	r0, #45	; 0x2d
   116b0:	bne	11850 <__lxstat64@plt+0x8ac>
   116b4:	ldrb	r0, [r4, #1]
   116b8:	cmp	r0, #0
   116bc:	beq	11850 <__lxstat64@plt+0x8ac>
   116c0:	ldrb	r0, [r4, #2]
   116c4:	cmp	r0, #0
   116c8:	bne	11850 <__lxstat64@plt+0x8ac>
   116cc:	sub	sp, fp, #28
   116d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   116d4:	b	11b04 <__lxstat64@plt+0xb60>
   116d8:	cmp	r0, #1
   116dc:	blt	11854 <__lxstat64@plt+0x8b0>
   116e0:	movw	r0, #28996	; 0x7144
   116e4:	movt	r0, #2
   116e8:	ldr	r6, [r0]
   116ec:	movw	sl, #28992	; 0x7140
   116f0:	movt	sl, #2
   116f4:	ldr	r0, [sl]
   116f8:	cmp	r6, r0
   116fc:	bge	11850 <__lxstat64@plt+0x8ac>
   11700:	bl	12a60 <__lxstat64@plt+0x1abc>
   11704:	movw	r4, #28996	; 0x7144
   11708:	ldr	r1, [sl]
   1170c:	mov	r5, r0
   11710:	mov	r0, #0
   11714:	movt	r4, #2
   11718:	ldr	r9, [r4]
   1171c:	cmp	r9, r1
   11720:	bge	117cc <__lxstat64@plt+0x828>
   11724:	movw	r8, #28988	; 0x713c
   11728:	movw	r6, #27626	; 0x6bea
   1172c:	mov	r0, #0
   11730:	movt	r8, #2
   11734:	movt	r6, #1
   11738:	str	r0, [sp]
   1173c:	ldr	r0, [r8]
   11740:	mov	r1, r6
   11744:	ldr	r7, [r0, r9, lsl #2]
   11748:	mov	r0, r7
   1174c:	bl	10d7c <strcmp@plt>
   11750:	cmp	r0, #0
   11754:	bne	1177c <__lxstat64@plt+0x7d8>
   11758:	add	r0, r9, #1
   1175c:	str	r0, [r4]
   11760:	bl	12a60 <__lxstat64@plt+0x1abc>
   11764:	and	r5, r5, r0
   11768:	ldr	r9, [r4]
   1176c:	ldr	r0, [sl]
   11770:	cmp	r9, r0
   11774:	blt	1173c <__lxstat64@plt+0x798>
   11778:	b	117c8 <__lxstat64@plt+0x824>
   1177c:	ldr	r0, [sp]
   11780:	movw	r1, #27629	; 0x6bed
   11784:	movt	r1, #1
   11788:	orr	r0, r0, r5
   1178c:	str	r0, [sp]
   11790:	mov	r0, r7
   11794:	bl	10d7c <strcmp@plt>
   11798:	cmp	r0, #0
   1179c:	bne	11848 <__lxstat64@plt+0x8a4>
   117a0:	add	r0, r9, #1
   117a4:	str	r0, [r4]
   117a8:	bl	12a60 <__lxstat64@plt+0x1abc>
   117ac:	mov	r5, r0
   117b0:	ldr	r9, [r4]
   117b4:	ldr	r0, [sl]
   117b8:	cmp	r9, r0
   117bc:	ldr	r0, [sp]
   117c0:	blt	11738 <__lxstat64@plt+0x794>
   117c4:	b	117cc <__lxstat64@plt+0x828>
   117c8:	ldr	r0, [sp]
   117cc:	orr	r0, r0, r5
   117d0:	and	r0, r0, #1
   117d4:	sub	sp, fp, #28
   117d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   117dc:	movw	r1, #28992	; 0x7140
   117e0:	add	r0, r6, #1
   117e4:	movt	r1, #2
   117e8:	str	r0, [r5]
   117ec:	ldr	r1, [r1]
   117f0:	cmp	r0, r1
   117f4:	bge	11850 <__lxstat64@plt+0x8ac>
   117f8:	bl	11894 <__lxstat64@plt+0x8f0>
   117fc:	eor	r0, r0, #1
   11800:	b	117d0 <__lxstat64@plt+0x82c>
   11804:	add	r0, r5, #2
   11808:	str	r0, [r6]
   1180c:	add	r0, r7, r5, lsl #2
   11810:	ldr	r0, [r0, #4]
   11814:	ldrb	r0, [r0]
   11818:	clz	r0, r0
   1181c:	lsr	r0, r0, #5
   11820:	b	117d0 <__lxstat64@plt+0x82c>
   11824:	add	r0, r7, r6, lsl #2
   11828:	str	r4, [r5]
   1182c:	ldr	r0, [r0, #8]
   11830:	ldrb	r0, [r0]
   11834:	clz	r0, r0
   11838:	lsr	r0, r0, #5
   1183c:	add	r1, r4, #1
   11840:	str	r1, [r5]
   11844:	b	117d0 <__lxstat64@plt+0x82c>
   11848:	ldr	r0, [sp]
   1184c:	b	117d0 <__lxstat64@plt+0x82c>
   11850:	bl	122ec <__lxstat64@plt+0x1348>
   11854:	bl	10f98 <abort@plt>
   11858:	sub	sp, sp, #12
   1185c:	push	{fp, lr}
   11860:	mov	fp, sp
   11864:	sub	sp, sp, #4
   11868:	mov	ip, r0
   1186c:	add	r0, fp, #8
   11870:	stm	r0, {r1, r2, r3}
   11874:	add	r3, fp, #8
   11878:	mov	r0, #0
   1187c:	mov	r1, #0
   11880:	mov	r2, ip
   11884:	str	r3, [sp]
   11888:	bl	14e6c <__lxstat64@plt+0x3ec8>
   1188c:	mov	r0, #2
   11890:	bl	10ea8 <exit@plt>
   11894:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11898:	add	fp, sp, #28
   1189c:	sub	sp, sp, #4
   118a0:	movw	sl, #28996	; 0x7144
   118a4:	movw	r0, #28988	; 0x713c
   118a8:	movt	sl, #2
   118ac:	movt	r0, #2
   118b0:	ldr	r9, [sl]
   118b4:	ldr	r6, [r0]
   118b8:	add	r7, r9, #1
   118bc:	ldr	r4, [r6, r7, lsl #2]
   118c0:	mov	r0, r4
   118c4:	bl	123fc <__lxstat64@plt+0x1458>
   118c8:	cmp	r0, #0
   118cc:	beq	118e0 <__lxstat64@plt+0x93c>
   118d0:	mov	r0, #0
   118d4:	sub	sp, fp, #28
   118d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   118dc:	b	12530 <__lxstat64@plt+0x158c>
   118e0:	ldr	r5, [r6, r9, lsl #2]
   118e4:	movw	r1, #27547	; 0x6b9b
   118e8:	movt	r1, #1
   118ec:	mov	r0, r5
   118f0:	bl	10d7c <strcmp@plt>
   118f4:	cmp	r0, #0
   118f8:	beq	11a1c <__lxstat64@plt+0xa78>
   118fc:	movw	r1, #27549	; 0x6b9d
   11900:	mov	r0, r5
   11904:	movt	r1, #1
   11908:	bl	10d7c <strcmp@plt>
   1190c:	cmp	r0, #0
   11910:	bne	11930 <__lxstat64@plt+0x98c>
   11914:	add	r0, r6, r9, lsl #2
   11918:	movw	r1, #27551	; 0x6b9f
   1191c:	movt	r1, #1
   11920:	ldr	r0, [r0, #8]
   11924:	bl	10d7c <strcmp@plt>
   11928:	cmp	r0, #0
   1192c:	beq	11aa0 <__lxstat64@plt+0xafc>
   11930:	movw	r1, #27626	; 0x6bea
   11934:	mov	r0, r4
   11938:	movt	r1, #1
   1193c:	bl	10d7c <strcmp@plt>
   11940:	cmp	r0, #0
   11944:	beq	11960 <__lxstat64@plt+0x9bc>
   11948:	movw	r1, #27629	; 0x6bed
   1194c:	mov	r0, r4
   11950:	movt	r1, #1
   11954:	bl	10d7c <strcmp@plt>
   11958:	cmp	r0, #0
   1195c:	bne	11ac4 <__lxstat64@plt+0xb20>
   11960:	movw	r8, #28992	; 0x7140
   11964:	movt	r8, #2
   11968:	ldr	r0, [r8]
   1196c:	cmp	r9, r0
   11970:	bge	11ac0 <__lxstat64@plt+0xb1c>
   11974:	bl	12a60 <__lxstat64@plt+0x1abc>
   11978:	mov	r4, r0
   1197c:	ldr	r9, [sl]
   11980:	ldr	r0, [r8]
   11984:	mov	r6, #0
   11988:	cmp	r9, r0
   1198c:	bge	11a14 <__lxstat64@plt+0xa70>
   11990:	movw	r5, #27626	; 0x6bea
   11994:	mov	r6, #0
   11998:	movt	r5, #1
   1199c:	movw	r0, #28988	; 0x713c
   119a0:	mov	r1, r5
   119a4:	movt	r0, #2
   119a8:	ldr	r0, [r0]
   119ac:	ldr	r7, [r0, r9, lsl #2]
   119b0:	mov	r0, r7
   119b4:	bl	10d7c <strcmp@plt>
   119b8:	cmp	r0, #0
   119bc:	bne	119e4 <__lxstat64@plt+0xa40>
   119c0:	add	r0, r9, #1
   119c4:	str	r0, [sl]
   119c8:	bl	12a60 <__lxstat64@plt+0x1abc>
   119cc:	and	r4, r4, r0
   119d0:	ldr	r9, [sl]
   119d4:	ldr	r0, [r8]
   119d8:	cmp	r9, r0
   119dc:	blt	1199c <__lxstat64@plt+0x9f8>
   119e0:	b	11a14 <__lxstat64@plt+0xa70>
   119e4:	movw	r1, #27629	; 0x6bed
   119e8:	mov	r0, r7
   119ec:	orr	r6, r6, r4
   119f0:	movt	r1, #1
   119f4:	bl	10d7c <strcmp@plt>
   119f8:	cmp	r0, #0
   119fc:	bne	11ab4 <__lxstat64@plt+0xb10>
   11a00:	add	r0, r9, #1
   11a04:	str	r0, [sl]
   11a08:	bl	12a60 <__lxstat64@plt+0x1abc>
   11a0c:	mov	r4, r0
   11a10:	b	119d0 <__lxstat64@plt+0xa2c>
   11a14:	orr	r6, r6, r4
   11a18:	b	11ab4 <__lxstat64@plt+0xb10>
   11a1c:	movw	r0, #28992	; 0x7140
   11a20:	str	r7, [sl]
   11a24:	movt	r0, #2
   11a28:	ldr	r0, [r0]
   11a2c:	cmp	r7, r0
   11a30:	bge	11ac0 <__lxstat64@plt+0xb1c>
   11a34:	movw	r1, #27547	; 0x6b9b
   11a38:	mov	r0, r4
   11a3c:	movt	r1, #1
   11a40:	bl	10d7c <strcmp@plt>
   11a44:	cmp	r0, #0
   11a48:	beq	11a7c <__lxstat64@plt+0xad8>
   11a4c:	ldrb	r0, [r4]
   11a50:	cmp	r0, #45	; 0x2d
   11a54:	bne	11ac0 <__lxstat64@plt+0xb1c>
   11a58:	ldrb	r0, [r4, #1]
   11a5c:	cmp	r0, #0
   11a60:	beq	11ac0 <__lxstat64@plt+0xb1c>
   11a64:	ldrb	r0, [r4, #2]
   11a68:	cmp	r0, #0
   11a6c:	bne	11ac0 <__lxstat64@plt+0xb1c>
   11a70:	bl	11b04 <__lxstat64@plt+0xb60>
   11a74:	eor	r6, r0, #1
   11a78:	b	11ab4 <__lxstat64@plt+0xb10>
   11a7c:	add	r0, r9, #3
   11a80:	str	r0, [sl]
   11a84:	add	r0, r6, r9, lsl #2
   11a88:	ldr	r0, [r0, #8]
   11a8c:	ldrb	r0, [r0]
   11a90:	clz	r0, r0
   11a94:	lsr	r0, r0, #5
   11a98:	eor	r6, r0, #1
   11a9c:	b	11ab4 <__lxstat64@plt+0xb10>
   11aa0:	ldrb	r6, [r4]
   11aa4:	add	r0, r9, #3
   11aa8:	str	r0, [sl]
   11aac:	cmp	r6, #0
   11ab0:	movwne	r6, #1
   11ab4:	and	r0, r6, #1
   11ab8:	sub	sp, fp, #28
   11abc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11ac0:	bl	122ec <__lxstat64@plt+0x1348>
   11ac4:	movw	r1, #27632	; 0x6bf0
   11ac8:	mov	r0, #0
   11acc:	mov	r2, #5
   11ad0:	movt	r1, #1
   11ad4:	bl	10dd0 <dcgettext@plt>
   11ad8:	movw	r1, #28988	; 0x713c
   11adc:	mov	r4, r0
   11ae0:	ldr	r0, [sl]
   11ae4:	movt	r1, #2
   11ae8:	ldr	r1, [r1]
   11aec:	add	r0, r1, r0, lsl #2
   11af0:	ldr	r0, [r0, #4]
   11af4:	bl	14acc <__lxstat64@plt+0x3b28>
   11af8:	mov	r1, r0
   11afc:	mov	r0, r4
   11b00:	bl	11858 <__lxstat64@plt+0x8b4>
   11b04:	push	{r4, r5, r6, r7, fp, lr}
   11b08:	add	fp, sp, #16
   11b0c:	sub	sp, sp, #104	; 0x68
   11b10:	movw	r5, #28996	; 0x7144
   11b14:	movw	r7, #28988	; 0x713c
   11b18:	movt	r5, #2
   11b1c:	movt	r7, #2
   11b20:	ldr	r1, [r5]
   11b24:	ldr	r0, [r7]
   11b28:	ldr	r2, [r0, r1, lsl #2]
   11b2c:	ldrb	r2, [r2, #1]
   11b30:	sub	r2, r2, #71	; 0x47
   11b34:	cmp	r2, #51	; 0x33
   11b38:	bhi	122b4 <__lxstat64@plt+0x1310>
   11b3c:	add	r3, pc, #4
   11b40:	mov	r6, sp
   11b44:	ldr	pc, [r3, r2, lsl #2]
   11b48:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   11b4c:			; <UNDEFINED> instruction: 0x000122b4
   11b50:			; <UNDEFINED> instruction: 0x000122b4
   11b54:			; <UNDEFINED> instruction: 0x000122b4
   11b58:			; <UNDEFINED> instruction: 0x000122b4
   11b5c:	andeq	r1, r1, r8, lsl ip
   11b60:			; <UNDEFINED> instruction: 0x000122b4
   11b64:	strdeq	r1, [r1], -ip
   11b68:	andeq	r1, r1, r8, lsr sp
   11b6c:			; <UNDEFINED> instruction: 0x000122b4
   11b70:			; <UNDEFINED> instruction: 0x000122b4
   11b74:			; <UNDEFINED> instruction: 0x000122b4
   11b78:	andeq	r1, r1, r0, lsr #27
   11b7c:			; <UNDEFINED> instruction: 0x000122b4
   11b80:			; <UNDEFINED> instruction: 0x000122b4
   11b84:			; <UNDEFINED> instruction: 0x000122b4
   11b88:			; <UNDEFINED> instruction: 0x000122b4
   11b8c:			; <UNDEFINED> instruction: 0x000122b4
   11b90:			; <UNDEFINED> instruction: 0x000122b4
   11b94:			; <UNDEFINED> instruction: 0x000122b4
   11b98:			; <UNDEFINED> instruction: 0x000122b4
   11b9c:			; <UNDEFINED> instruction: 0x000122b4
   11ba0:			; <UNDEFINED> instruction: 0x000122b4
   11ba4:			; <UNDEFINED> instruction: 0x000122b4
   11ba8:			; <UNDEFINED> instruction: 0x000122b4
   11bac:			; <UNDEFINED> instruction: 0x000122b4
   11bb0:			; <UNDEFINED> instruction: 0x000122b4
   11bb4:	strdeq	r1, [r1], -r0
   11bb8:	andeq	r1, r1, r0, asr #28
   11bbc:	muleq	r1, r0, lr
   11bc0:			; <UNDEFINED> instruction: 0x00011cb4
   11bc4:	andeq	r1, r1, r0, ror #29
   11bc8:	andeq	r1, r1, r8, ror #24
   11bcc:	andeq	r1, r1, r8, lsl ip
   11bd0:			; <UNDEFINED> instruction: 0x000122b4
   11bd4:			; <UNDEFINED> instruction: 0x000122b4
   11bd8:	andeq	r1, r1, ip, ror #25
   11bdc:			; <UNDEFINED> instruction: 0x000122b4
   11be0:			; <UNDEFINED> instruction: 0x000122b4
   11be4:	andeq	r1, r1, r0, lsr pc
   11be8:			; <UNDEFINED> instruction: 0x000122b4
   11bec:	andeq	r2, r1, r4, lsr #3
   11bf0:			; <UNDEFINED> instruction: 0x000122b4
   11bf4:	andeq	r1, r1, r8, ror #30
   11bf8:	strdeq	r2, [r1], -r4
   11bfc:	andeq	r2, r1, r4, lsl #1
   11c00:	strdeq	r2, [r1], -ip
   11c04:			; <UNDEFINED> instruction: 0x000122b4
   11c08:	andeq	r2, r1, r0, asr r2
   11c0c:	andeq	r2, r1, r8, asr #2
   11c10:			; <UNDEFINED> instruction: 0x000122b4
   11c14:	andeq	r2, r1, r4, ror r1
   11c18:	movw	r3, #28992	; 0x7140
   11c1c:	add	r2, r1, #1
   11c20:	movt	r3, #2
   11c24:	str	r2, [r5]
   11c28:	ldr	r3, [r3]
   11c2c:	cmp	r2, r3
   11c30:	bge	122e8 <__lxstat64@plt+0x1344>
   11c34:	add	r1, r1, #2
   11c38:	str	r1, [r5]
   11c3c:	ldr	r1, [r0, r2, lsl #2]
   11c40:	mov	r2, sp
   11c44:	mov	r0, #3
   11c48:	bl	10fa4 <__lxstat64@plt>
   11c4c:	mov	r4, #0
   11c50:	cmp	r0, #0
   11c54:	bne	12288 <__lxstat64@plt+0x12e4>
   11c58:	ldr	r0, [sp, #16]
   11c5c:	and	r0, r0, #61440	; 0xf000
   11c60:	sub	r0, r0, #40960	; 0xa000
   11c64:	b	12280 <__lxstat64@plt+0x12dc>
   11c68:	movw	r3, #28992	; 0x7140
   11c6c:	add	r2, r1, #1
   11c70:	movt	r3, #2
   11c74:	str	r2, [r5]
   11c78:	ldr	r3, [r3]
   11c7c:	cmp	r2, r3
   11c80:	bge	122e8 <__lxstat64@plt+0x1344>
   11c84:	add	r1, r1, #2
   11c88:	str	r1, [r5]
   11c8c:	ldr	r1, [r0, r2, lsl #2]
   11c90:	mov	r2, sp
   11c94:	mov	r0, #3
   11c98:	bl	10f74 <__xstat64@plt>
   11c9c:	mov	r4, #0
   11ca0:	cmp	r0, #0
   11ca4:	bne	12288 <__lxstat64@plt+0x12e4>
   11ca8:	ldrb	r0, [sp, #17]
   11cac:	ubfx	r4, r0, #2, #1
   11cb0:	b	12288 <__lxstat64@plt+0x12e4>
   11cb4:	movw	r3, #28992	; 0x7140
   11cb8:	add	r2, r1, #1
   11cbc:	movt	r3, #2
   11cc0:	str	r2, [r5]
   11cc4:	ldr	r3, [r3]
   11cc8:	cmp	r2, r3
   11ccc:	bge	122e8 <__lxstat64@plt+0x1344>
   11cd0:	add	r1, r1, #2
   11cd4:	str	r1, [r5]
   11cd8:	ldr	r1, [r0, r2, lsl #2]
   11cdc:	mov	r2, sp
   11ce0:	mov	r0, #3
   11ce4:	bl	10f74 <__xstat64@plt>
   11ce8:	b	12280 <__lxstat64@plt+0x12dc>
   11cec:	movw	r3, #28992	; 0x7140
   11cf0:	add	r2, r1, #1
   11cf4:	movt	r3, #2
   11cf8:	str	r2, [r5]
   11cfc:	ldr	r3, [r3]
   11d00:	cmp	r2, r3
   11d04:	bge	122e8 <__lxstat64@plt+0x1344>
   11d08:	add	r1, r1, #2
   11d0c:	str	r1, [r5]
   11d10:	ldr	r1, [r0, r2, lsl #2]
   11d14:	mov	r2, sp
   11d18:	mov	r0, #3
   11d1c:	bl	10f74 <__xstat64@plt>
   11d20:	mov	r4, #0
   11d24:	cmp	r0, #0
   11d28:	bne	12288 <__lxstat64@plt+0x12e4>
   11d2c:	ldrb	r0, [sp, #17]
   11d30:	ubfx	r4, r0, #1, #1
   11d34:	b	12288 <__lxstat64@plt+0x12e4>
   11d38:	movw	r3, #28992	; 0x7140
   11d3c:	add	r2, r1, #1
   11d40:	movt	r3, #2
   11d44:	str	r2, [r5]
   11d48:	ldr	r3, [r3]
   11d4c:	cmp	r2, r3
   11d50:	bge	122e8 <__lxstat64@plt+0x1344>
   11d54:	add	r1, r1, #2
   11d58:	str	r1, [r5]
   11d5c:	ldr	r1, [r0, r2, lsl #2]
   11d60:	mov	r2, sp
   11d64:	mov	r0, #3
   11d68:	bl	10f74 <__xstat64@plt>
   11d6c:	mov	r4, #0
   11d70:	cmp	r0, #0
   11d74:	bne	12288 <__lxstat64@plt+0x12e4>
   11d78:	bl	10ecc <__errno_location@plt>
   11d7c:	mov	r4, #0
   11d80:	mov	r5, r0
   11d84:	str	r4, [r0]
   11d88:	bl	10df4 <geteuid@plt>
   11d8c:	cmn	r0, #1
   11d90:	beq	12294 <__lxstat64@plt+0x12f0>
   11d94:	ldr	r1, [sp, #24]
   11d98:	sub	r0, r0, r1
   11d9c:	b	12280 <__lxstat64@plt+0x12dc>
   11da0:	movw	r3, #28992	; 0x7140
   11da4:	add	r2, r1, #1
   11da8:	movt	r3, #2
   11dac:	str	r2, [r5]
   11db0:	ldr	r3, [r3]
   11db4:	cmp	r2, r3
   11db8:	bge	122e8 <__lxstat64@plt+0x1344>
   11dbc:	add	r1, r1, #2
   11dc0:	str	r1, [r5]
   11dc4:	ldr	r1, [r0, r2, lsl #2]
   11dc8:	mov	r2, sp
   11dcc:	mov	r0, #3
   11dd0:	bl	10f74 <__xstat64@plt>
   11dd4:	mov	r4, #0
   11dd8:	cmp	r0, #0
   11ddc:	bne	12288 <__lxstat64@plt+0x12e4>
   11de0:	ldr	r0, [sp, #16]
   11de4:	and	r0, r0, #61440	; 0xf000
   11de8:	sub	r0, r0, #49152	; 0xc000
   11dec:	b	12280 <__lxstat64@plt+0x12dc>
   11df0:	movw	r3, #28992	; 0x7140
   11df4:	add	r2, r1, #1
   11df8:	movt	r3, #2
   11dfc:	str	r2, [r5]
   11e00:	ldr	r3, [r3]
   11e04:	cmp	r2, r3
   11e08:	bge	122e8 <__lxstat64@plt+0x1344>
   11e0c:	add	r1, r1, #2
   11e10:	str	r1, [r5]
   11e14:	ldr	r1, [r0, r2, lsl #2]
   11e18:	mov	r2, sp
   11e1c:	mov	r0, #3
   11e20:	bl	10f74 <__xstat64@plt>
   11e24:	mov	r4, #0
   11e28:	cmp	r0, #0
   11e2c:	bne	12288 <__lxstat64@plt+0x12e4>
   11e30:	ldr	r0, [sp, #16]
   11e34:	and	r0, r0, #61440	; 0xf000
   11e38:	sub	r0, r0, #24576	; 0x6000
   11e3c:	b	12280 <__lxstat64@plt+0x12dc>
   11e40:	movw	r3, #28992	; 0x7140
   11e44:	add	r2, r1, #1
   11e48:	movt	r3, #2
   11e4c:	str	r2, [r5]
   11e50:	ldr	r3, [r3]
   11e54:	cmp	r2, r3
   11e58:	bge	122e8 <__lxstat64@plt+0x1344>
   11e5c:	add	r1, r1, #2
   11e60:	str	r1, [r5]
   11e64:	ldr	r1, [r0, r2, lsl #2]
   11e68:	mov	r2, sp
   11e6c:	mov	r0, #3
   11e70:	bl	10f74 <__xstat64@plt>
   11e74:	mov	r4, #0
   11e78:	cmp	r0, #0
   11e7c:	bne	12288 <__lxstat64@plt+0x12e4>
   11e80:	ldr	r0, [sp, #16]
   11e84:	and	r0, r0, #61440	; 0xf000
   11e88:	sub	r0, r0, #8192	; 0x2000
   11e8c:	b	12280 <__lxstat64@plt+0x12dc>
   11e90:	movw	r3, #28992	; 0x7140
   11e94:	add	r2, r1, #1
   11e98:	movt	r3, #2
   11e9c:	str	r2, [r5]
   11ea0:	ldr	r3, [r3]
   11ea4:	cmp	r2, r3
   11ea8:	bge	122e8 <__lxstat64@plt+0x1344>
   11eac:	add	r1, r1, #2
   11eb0:	str	r1, [r5]
   11eb4:	ldr	r1, [r0, r2, lsl #2]
   11eb8:	mov	r2, sp
   11ebc:	mov	r0, #3
   11ec0:	bl	10f74 <__xstat64@plt>
   11ec4:	mov	r4, #0
   11ec8:	cmp	r0, #0
   11ecc:	bne	12288 <__lxstat64@plt+0x12e4>
   11ed0:	ldr	r0, [sp, #16]
   11ed4:	and	r0, r0, #61440	; 0xf000
   11ed8:	sub	r0, r0, #16384	; 0x4000
   11edc:	b	12280 <__lxstat64@plt+0x12dc>
   11ee0:	movw	r3, #28992	; 0x7140
   11ee4:	add	r2, r1, #1
   11ee8:	movt	r3, #2
   11eec:	str	r2, [r5]
   11ef0:	ldr	r3, [r3]
   11ef4:	cmp	r2, r3
   11ef8:	bge	122e8 <__lxstat64@plt+0x1344>
   11efc:	add	r1, r1, #2
   11f00:	str	r1, [r5]
   11f04:	ldr	r1, [r0, r2, lsl #2]
   11f08:	mov	r2, sp
   11f0c:	mov	r0, #3
   11f10:	bl	10f74 <__xstat64@plt>
   11f14:	mov	r4, #0
   11f18:	cmp	r0, #0
   11f1c:	bne	12288 <__lxstat64@plt+0x12e4>
   11f20:	ldr	r0, [sp, #16]
   11f24:	and	r0, r0, #61440	; 0xf000
   11f28:	sub	r0, r0, #32768	; 0x8000
   11f2c:	b	12280 <__lxstat64@plt+0x12dc>
   11f30:	movw	r3, #28992	; 0x7140
   11f34:	add	r2, r1, #1
   11f38:	movt	r3, #2
   11f3c:	str	r2, [r5]
   11f40:	ldr	r3, [r3]
   11f44:	cmp	r2, r3
   11f48:	bge	122e8 <__lxstat64@plt+0x1344>
   11f4c:	add	r1, r1, #2
   11f50:	str	r1, [r5]
   11f54:	ldr	r0, [r0, r2, lsl #2]
   11f58:	ldrb	r4, [r0]
   11f5c:	cmp	r4, #0
   11f60:	movwne	r4, #1
   11f64:	b	12288 <__lxstat64@plt+0x12e4>
   11f68:	movw	r3, #28992	; 0x7140
   11f6c:	add	r2, r1, #1
   11f70:	movt	r3, #2
   11f74:	str	r2, [r5]
   11f78:	ldr	r3, [r3]
   11f7c:	cmp	r2, r3
   11f80:	bge	122e8 <__lxstat64@plt+0x1344>
   11f84:	add	r1, r1, #2
   11f88:	str	r1, [r5]
   11f8c:	mov	r1, #4
   11f90:	b	12278 <__lxstat64@plt+0x12d4>
   11f94:	movw	r3, #28992	; 0x7140
   11f98:	add	r2, r1, #1
   11f9c:	movt	r3, #2
   11fa0:	str	r2, [r5]
   11fa4:	ldr	r3, [r3]
   11fa8:	cmp	r2, r3
   11fac:	bge	122e8 <__lxstat64@plt+0x1344>
   11fb0:	add	r1, r1, #2
   11fb4:	str	r1, [r5]
   11fb8:	ldr	r1, [r0, r2, lsl #2]
   11fbc:	mov	r2, sp
   11fc0:	mov	r0, #3
   11fc4:	bl	10f74 <__xstat64@plt>
   11fc8:	mov	r4, #0
   11fcc:	cmp	r0, #0
   11fd0:	bne	12288 <__lxstat64@plt+0x12e4>
   11fd4:	bl	10ecc <__errno_location@plt>
   11fd8:	mov	r4, #0
   11fdc:	mov	r5, r0
   11fe0:	str	r4, [r0]
   11fe4:	bl	10e0c <getegid@plt>
   11fe8:	cmn	r0, #1
   11fec:	beq	122a4 <__lxstat64@plt+0x1300>
   11ff0:	ldr	r1, [sp, #28]
   11ff4:	sub	r0, r0, r1
   11ff8:	b	12280 <__lxstat64@plt+0x12dc>
   11ffc:	movw	r3, #28992	; 0x7140
   12000:	add	r2, r1, #1
   12004:	movt	r3, #2
   12008:	str	r2, [r5]
   1200c:	ldr	r3, [r3]
   12010:	cmp	r2, r3
   12014:	bge	122e8 <__lxstat64@plt+0x1344>
   12018:	add	r1, r1, #2
   1201c:	str	r1, [r5]
   12020:	ldr	r1, [r0, r2, lsl #2]
   12024:	mov	r2, sp
   12028:	mov	r0, #3
   1202c:	bl	10f74 <__xstat64@plt>
   12030:	mov	r4, #0
   12034:	cmp	r0, #0
   12038:	bne	12288 <__lxstat64@plt+0x12e4>
   1203c:	add	r0, r6, #72	; 0x48
   12040:	add	r1, r6, #80	; 0x50
   12044:	mov	r4, #0
   12048:	ldr	r2, [r1]
   1204c:	ldm	r0, {r0, r3}
   12050:	ldr	r1, [r1, #4]
   12054:	cmp	r2, r0
   12058:	mov	r0, #0
   1205c:	movwgt	r0, #1
   12060:	sublt	r0, r0, #1
   12064:	cmp	r1, r3
   12068:	mov	r1, #0
   1206c:	movwgt	r1, #1
   12070:	sublt	r1, r1, #1
   12074:	add	r0, r1, r0, lsl #1
   12078:	cmp	r0, #0
   1207c:	movwgt	r4, #1
   12080:	b	12288 <__lxstat64@plt+0x12e4>
   12084:	movw	r3, #28992	; 0x7140
   12088:	add	r2, r1, #1
   1208c:	movt	r3, #2
   12090:	str	r2, [r5]
   12094:	ldr	r3, [r3]
   12098:	cmp	r2, r3
   1209c:	bge	122e8 <__lxstat64@plt+0x1344>
   120a0:	add	r1, r1, #2
   120a4:	str	r1, [r5]
   120a8:	ldr	r0, [r0, r2, lsl #2]
   120ac:	bl	1233c <__lxstat64@plt+0x1398>
   120b0:	mov	r6, r0
   120b4:	bl	10ecc <__errno_location@plt>
   120b8:	mov	r4, #0
   120bc:	mov	r5, r0
   120c0:	mov	r1, #0
   120c4:	mov	r2, #10
   120c8:	str	r4, [r0]
   120cc:	mov	r0, r6
   120d0:	bl	10d88 <strtol@plt>
   120d4:	cmp	r0, #0
   120d8:	bmi	12288 <__lxstat64@plt+0x12e4>
   120dc:	ldr	r1, [r5]
   120e0:	cmp	r1, #34	; 0x22
   120e4:	beq	12288 <__lxstat64@plt+0x12e4>
   120e8:	bl	10f80 <isatty@plt>
   120ec:	cmp	r0, #0
   120f0:	mov	r4, r0
   120f4:	movwne	r4, #1
   120f8:	b	12288 <__lxstat64@plt+0x12e4>
   120fc:	movw	r3, #28992	; 0x7140
   12100:	add	r2, r1, #1
   12104:	movt	r3, #2
   12108:	str	r2, [r5]
   1210c:	ldr	r3, [r3]
   12110:	cmp	r2, r3
   12114:	bge	122e8 <__lxstat64@plt+0x1344>
   12118:	add	r1, r1, #2
   1211c:	str	r1, [r5]
   12120:	ldr	r1, [r0, r2, lsl #2]
   12124:	mov	r2, sp
   12128:	mov	r0, #3
   1212c:	bl	10f74 <__xstat64@plt>
   12130:	mov	r4, #0
   12134:	cmp	r0, #0
   12138:	bne	12288 <__lxstat64@plt+0x12e4>
   1213c:	ldrb	r0, [sp, #17]
   12140:	ubfx	r4, r0, #3, #1
   12144:	b	12288 <__lxstat64@plt+0x12e4>
   12148:	movw	r3, #28992	; 0x7140
   1214c:	add	r2, r1, #1
   12150:	movt	r3, #2
   12154:	str	r2, [r5]
   12158:	ldr	r3, [r3]
   1215c:	cmp	r2, r3
   12160:	bge	122e8 <__lxstat64@plt+0x1344>
   12164:	add	r1, r1, #2
   12168:	str	r1, [r5]
   1216c:	mov	r1, #1
   12170:	b	12278 <__lxstat64@plt+0x12d4>
   12174:	movw	r3, #28992	; 0x7140
   12178:	add	r2, r1, #1
   1217c:	movt	r3, #2
   12180:	str	r2, [r5]
   12184:	ldr	r3, [r3]
   12188:	cmp	r2, r3
   1218c:	bge	122e8 <__lxstat64@plt+0x1344>
   12190:	add	r1, r1, #2
   12194:	str	r1, [r5]
   12198:	ldr	r0, [r0, r2, lsl #2]
   1219c:	ldrb	r0, [r0]
   121a0:	b	12280 <__lxstat64@plt+0x12dc>
   121a4:	movw	r3, #28992	; 0x7140
   121a8:	add	r2, r1, #1
   121ac:	movt	r3, #2
   121b0:	str	r2, [r5]
   121b4:	ldr	r3, [r3]
   121b8:	cmp	r2, r3
   121bc:	bge	122e8 <__lxstat64@plt+0x1344>
   121c0:	add	r1, r1, #2
   121c4:	str	r1, [r5]
   121c8:	ldr	r1, [r0, r2, lsl #2]
   121cc:	mov	r2, sp
   121d0:	mov	r0, #3
   121d4:	bl	10f74 <__xstat64@plt>
   121d8:	mov	r4, #0
   121dc:	cmp	r0, #0
   121e0:	bne	12288 <__lxstat64@plt+0x12e4>
   121e4:	ldr	r0, [sp, #16]
   121e8:	and	r0, r0, #61440	; 0xf000
   121ec:	sub	r0, r0, #4096	; 0x1000
   121f0:	b	12280 <__lxstat64@plt+0x12dc>
   121f4:	movw	r3, #28992	; 0x7140
   121f8:	add	r2, r1, #1
   121fc:	movt	r3, #2
   12200:	str	r2, [r5]
   12204:	ldr	r3, [r3]
   12208:	cmp	r2, r3
   1220c:	bge	122e8 <__lxstat64@plt+0x1344>
   12210:	add	r1, r1, #2
   12214:	str	r1, [r5]
   12218:	ldr	r1, [r0, r2, lsl #2]
   1221c:	mov	r2, sp
   12220:	mov	r0, #3
   12224:	bl	10f74 <__xstat64@plt>
   12228:	mov	r4, #0
   1222c:	cmp	r0, #0
   12230:	bne	12288 <__lxstat64@plt+0x12e4>
   12234:	add	r0, r6, #48	; 0x30
   12238:	mov	r4, #0
   1223c:	ldrd	r0, [r0]
   12240:	rsbs	r0, r0, #0
   12244:	rscs	r0, r1, #0
   12248:	movwlt	r4, #1
   1224c:	b	12288 <__lxstat64@plt+0x12e4>
   12250:	movw	r3, #28992	; 0x7140
   12254:	add	r2, r1, #1
   12258:	movt	r3, #2
   1225c:	str	r2, [r5]
   12260:	ldr	r3, [r3]
   12264:	cmp	r2, r3
   12268:	bge	122e8 <__lxstat64@plt+0x1344>
   1226c:	add	r1, r1, #2
   12270:	str	r1, [r5]
   12274:	mov	r1, #2
   12278:	ldr	r0, [r0, r2, lsl #2]
   1227c:	bl	10f5c <euidaccess@plt>
   12280:	clz	r0, r0
   12284:	lsr	r4, r0, #5
   12288:	mov	r0, r4
   1228c:	sub	sp, fp, #16
   12290:	pop	{r4, r5, r6, r7, fp, pc}
   12294:	ldr	r1, [r5]
   12298:	cmp	r1, #0
   1229c:	bne	12288 <__lxstat64@plt+0x12e4>
   122a0:	b	11d94 <__lxstat64@plt+0xdf0>
   122a4:	ldr	r1, [r5]
   122a8:	cmp	r1, #0
   122ac:	bne	12288 <__lxstat64@plt+0x12e4>
   122b0:	b	11ff0 <__lxstat64@plt+0x104c>
   122b4:	movw	r1, #27553	; 0x6ba1
   122b8:	mov	r0, #0
   122bc:	mov	r2, #5
   122c0:	movt	r1, #1
   122c4:	bl	10dd0 <dcgettext@plt>
   122c8:	mov	r4, r0
   122cc:	ldr	r0, [r5]
   122d0:	ldr	r1, [r7]
   122d4:	ldr	r0, [r1, r0, lsl #2]
   122d8:	bl	14acc <__lxstat64@plt+0x3b28>
   122dc:	mov	r1, r0
   122e0:	mov	r0, r4
   122e4:	bl	11858 <__lxstat64@plt+0x8b4>
   122e8:	bl	122ec <__lxstat64@plt+0x1348>
   122ec:	push	{fp, lr}
   122f0:	mov	fp, sp
   122f4:	movw	r1, #27600	; 0x6bd0
   122f8:	mov	r0, #0
   122fc:	mov	r2, #5
   12300:	movt	r1, #1
   12304:	bl	10dd0 <dcgettext@plt>
   12308:	movw	r1, #28988	; 0x713c
   1230c:	mov	r4, r0
   12310:	movw	r0, #28992	; 0x7140
   12314:	movt	r0, #2
   12318:	movt	r1, #2
   1231c:	ldr	r0, [r0]
   12320:	ldr	r1, [r1]
   12324:	add	r0, r1, r0, lsl #2
   12328:	ldr	r0, [r0, #-4]
   1232c:	bl	14acc <__lxstat64@plt+0x3b28>
   12330:	mov	r1, r0
   12334:	mov	r0, r4
   12338:	bl	11858 <__lxstat64@plt+0x8b4>
   1233c:	push	{r4, r5, r6, sl, fp, lr}
   12340:	add	fp, sp, #16
   12344:	mov	r6, r0
   12348:	sub	r5, r0, #1
   1234c:	bl	10e9c <__ctype_b_loc@plt>
   12350:	ldr	r1, [r0]
   12354:	ldrb	r2, [r5, #1]!
   12358:	ldrb	r0, [r1, r2, lsl #1]
   1235c:	tst	r0, #1
   12360:	bne	12354 <__lxstat64@plt+0x13b0>
   12364:	add	r3, r5, #1
   12368:	cmp	r2, #43	; 0x2b
   1236c:	mov	r0, r5
   12370:	moveq	r0, r3
   12374:	cmp	r2, #45	; 0x2d
   12378:	moveq	r5, r3
   1237c:	cmp	r2, #43	; 0x2b
   12380:	moveq	r5, r3
   12384:	ldrb	r2, [r5]
   12388:	sub	r2, r2, #48	; 0x30
   1238c:	cmp	r2, #9
   12390:	bhi	123d0 <__lxstat64@plt+0x142c>
   12394:	ldrb	r2, [r5, #1]!
   12398:	sub	r3, r2, #48	; 0x30
   1239c:	cmp	r3, #10
   123a0:	bcc	12394 <__lxstat64@plt+0x13f0>
   123a4:	ldrb	r3, [r1, r2, lsl #1]
   123a8:	tst	r3, #1
   123ac:	beq	123c8 <__lxstat64@plt+0x1424>
   123b0:	mov	r3, #1
   123b4:	ldrb	r2, [r5, r3]
   123b8:	add	r3, r3, #1
   123bc:	ldrb	r4, [r1, r2, lsl #1]
   123c0:	tst	r4, #1
   123c4:	bne	123b4 <__lxstat64@plt+0x1410>
   123c8:	cmp	r2, #0
   123cc:	popeq	{r4, r5, r6, sl, fp, pc}
   123d0:	movw	r1, #27581	; 0x6bbd
   123d4:	mov	r0, #0
   123d8:	mov	r2, #5
   123dc:	movt	r1, #1
   123e0:	bl	10dd0 <dcgettext@plt>
   123e4:	mov	r5, r0
   123e8:	mov	r0, r6
   123ec:	bl	14acc <__lxstat64@plt+0x3b28>
   123f0:	mov	r1, r0
   123f4:	mov	r0, r5
   123f8:	bl	11858 <__lxstat64@plt+0x8b4>
   123fc:	push	{r4, r5, fp, lr}
   12400:	add	fp, sp, #8
   12404:	movw	r1, #27662	; 0x6c0e
   12408:	mov	r5, r0
   1240c:	movt	r1, #1
   12410:	bl	10d7c <strcmp@plt>
   12414:	mov	r4, #1
   12418:	cmp	r0, #0
   1241c:	beq	12528 <__lxstat64@plt+0x1584>
   12420:	movw	r1, #27661	; 0x6c0d
   12424:	mov	r0, r5
   12428:	movt	r1, #1
   1242c:	bl	10d7c <strcmp@plt>
   12430:	cmp	r0, #0
   12434:	beq	12528 <__lxstat64@plt+0x1584>
   12438:	movw	r1, #27664	; 0x6c10
   1243c:	mov	r0, r5
   12440:	movt	r1, #1
   12444:	bl	10d7c <strcmp@plt>
   12448:	cmp	r0, #0
   1244c:	beq	12528 <__lxstat64@plt+0x1584>
   12450:	movw	r1, #27667	; 0x6c13
   12454:	mov	r0, r5
   12458:	movt	r1, #1
   1245c:	bl	10d7c <strcmp@plt>
   12460:	cmp	r0, #0
   12464:	beq	12528 <__lxstat64@plt+0x1584>
   12468:	movw	r1, #27671	; 0x6c17
   1246c:	mov	r0, r5
   12470:	movt	r1, #1
   12474:	bl	10d7c <strcmp@plt>
   12478:	cmp	r0, #0
   1247c:	beq	12528 <__lxstat64@plt+0x1584>
   12480:	movw	r1, #27675	; 0x6c1b
   12484:	mov	r0, r5
   12488:	movt	r1, #1
   1248c:	bl	10d7c <strcmp@plt>
   12490:	cmp	r0, #0
   12494:	beq	12528 <__lxstat64@plt+0x1584>
   12498:	movw	r1, #27679	; 0x6c1f
   1249c:	mov	r0, r5
   124a0:	movt	r1, #1
   124a4:	bl	10d7c <strcmp@plt>
   124a8:	cmp	r0, #0
   124ac:	beq	12528 <__lxstat64@plt+0x1584>
   124b0:	movw	r1, #27683	; 0x6c23
   124b4:	mov	r0, r5
   124b8:	movt	r1, #1
   124bc:	bl	10d7c <strcmp@plt>
   124c0:	cmp	r0, #0
   124c4:	beq	12528 <__lxstat64@plt+0x1584>
   124c8:	movw	r1, #27687	; 0x6c27
   124cc:	mov	r0, r5
   124d0:	movt	r1, #1
   124d4:	bl	10d7c <strcmp@plt>
   124d8:	cmp	r0, #0
   124dc:	beq	12528 <__lxstat64@plt+0x1584>
   124e0:	movw	r1, #27691	; 0x6c2b
   124e4:	mov	r0, r5
   124e8:	movt	r1, #1
   124ec:	bl	10d7c <strcmp@plt>
   124f0:	cmp	r0, #0
   124f4:	beq	12528 <__lxstat64@plt+0x1584>
   124f8:	movw	r1, #27695	; 0x6c2f
   124fc:	mov	r0, r5
   12500:	movt	r1, #1
   12504:	bl	10d7c <strcmp@plt>
   12508:	cmp	r0, #0
   1250c:	beq	12528 <__lxstat64@plt+0x1584>
   12510:	movw	r1, #27699	; 0x6c33
   12514:	mov	r0, r5
   12518:	movt	r1, #1
   1251c:	bl	10d7c <strcmp@plt>
   12520:	clz	r0, r0
   12524:	lsr	r4, r0, #5
   12528:	mov	r0, r4
   1252c:	pop	{r4, r5, fp, pc}
   12530:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12534:	add	fp, sp, #28
   12538:	sub	sp, sp, #212	; 0xd4
   1253c:	mov	r4, r0
   12540:	cmp	r0, #0
   12544:	movw	r0, #28988	; 0x713c
   12548:	movw	r9, #28996	; 0x7144
   1254c:	mov	sl, #0
   12550:	movt	r0, #2
   12554:	movt	r9, #2
   12558:	ldr	r5, [r0]
   1255c:	movw	r0, #28992	; 0x7140
   12560:	ldr	r7, [r9]
   12564:	movt	r0, #2
   12568:	ldr	r0, [r0]
   1256c:	addne	r7, r7, #1
   12570:	add	r8, r7, #1
   12574:	strne	r7, [r9]
   12578:	sub	r0, r0, #2
   1257c:	cmp	r8, r0
   12580:	bge	125b0 <__lxstat64@plt+0x160c>
   12584:	add	r0, r5, r7, lsl #2
   12588:	movw	r1, #27746	; 0x6c62
   1258c:	movt	r1, #1
   12590:	ldr	r0, [r0, #8]
   12594:	bl	10d7c <strcmp@plt>
   12598:	cmp	r0, #0
   1259c:	mov	r6, r7
   125a0:	moveq	sl, #1
   125a4:	moveq	r6, r8
   125a8:	streq	r8, [r9]
   125ac:	b	125b4 <__lxstat64@plt+0x1610>
   125b0:	mov	r6, r7
   125b4:	ldr	r0, [r5, r8, lsl #2]
   125b8:	ldrb	r1, [r0]
   125bc:	cmp	r1, #61	; 0x3d
   125c0:	beq	12644 <__lxstat64@plt+0x16a0>
   125c4:	cmp	r1, #45	; 0x2d
   125c8:	bne	12664 <__lxstat64@plt+0x16c0>
   125cc:	ldrb	r1, [r0, #1]
   125d0:	sub	r2, r1, #101	; 0x65
   125d4:	cmp	r2, #10
   125d8:	bhi	1281c <__lxstat64@plt+0x1878>
   125dc:	add	r3, pc, #0
   125e0:	ldr	pc, [r3, r2, lsl #2]
   125e4:	andeq	r2, r1, ip, asr #13
   125e8:	andeq	r2, r1, ip, lsl r8
   125ec:	andeq	r2, r1, r0, lsl r6
   125f0:	andeq	r2, r1, ip, lsl r8
   125f4:	andeq	r2, r1, ip, lsl r8
   125f8:	andeq	r2, r1, ip, lsl r8
   125fc:	andeq	r2, r1, ip, lsl r8
   12600:	andeq	r2, r1, r0, lsl r6
   12604:	andeq	r2, r1, ip, lsl r8
   12608:	strdeq	r2, [r1], -ip
   1260c:	andeq	r2, r1, r0, lsl #15
   12610:	ldrb	r2, [r0, #2]
   12614:	cmp	r2, #101	; 0x65
   12618:	cmpne	r2, #116	; 0x74
   1261c:	bne	1262c <__lxstat64@plt+0x1688>
   12620:	ldrb	r3, [r0, #3]
   12624:	cmp	r3, #0
   12628:	beq	12854 <__lxstat64@plt+0x18b0>
   1262c:	cmp	r1, #101	; 0x65
   12630:	beq	126c4 <__lxstat64@plt+0x1720>
   12634:	cmp	r1, #110	; 0x6e
   12638:	mov	r3, r2
   1263c:	beq	1280c <__lxstat64@plt+0x1868>
   12640:	b	1281c <__lxstat64@plt+0x1878>
   12644:	ldrb	r1, [r0, #1]
   12648:	cmp	r1, #0
   1264c:	beq	1269c <__lxstat64@plt+0x16f8>
   12650:	cmp	r1, #61	; 0x3d
   12654:	bne	12664 <__lxstat64@plt+0x16c0>
   12658:	ldrb	r1, [r0, #2]
   1265c:	cmp	r1, #0
   12660:	beq	1269c <__lxstat64@plt+0x16f8>
   12664:	movw	r1, #27661	; 0x6c0d
   12668:	movt	r1, #1
   1266c:	bl	10d7c <strcmp@plt>
   12670:	cmp	r0, #0
   12674:	bne	12a2c <__lxstat64@plt+0x1a88>
   12678:	ldr	r0, [r5, r6, lsl #2]!
   1267c:	ldr	r1, [r5, #8]
   12680:	bl	10d7c <strcmp@plt>
   12684:	mov	r4, r0
   12688:	add	r0, r6, #3
   1268c:	cmp	r4, #0
   12690:	str	r0, [r9]
   12694:	movwne	r4, #1
   12698:	b	126b8 <__lxstat64@plt+0x1714>
   1269c:	ldr	r0, [r5, r6, lsl #2]!
   126a0:	ldr	r1, [r5, #8]
   126a4:	bl	10d7c <strcmp@plt>
   126a8:	add	r1, r6, #3
   126ac:	str	r1, [r9]
   126b0:	clz	r0, r0
   126b4:	lsr	r4, r0, #5
   126b8:	mov	r0, r4
   126bc:	sub	sp, fp, #28
   126c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   126c4:	mov	r3, r2
   126c8:	b	126dc <__lxstat64@plt+0x1738>
   126cc:	ldrb	r3, [r0, #2]
   126d0:	mov	r2, #113	; 0x71
   126d4:	cmp	r3, #113	; 0x71
   126d8:	beq	12620 <__lxstat64@plt+0x167c>
   126dc:	cmp	r3, #102	; 0x66
   126e0:	ldrbeq	r0, [r0, #3]
   126e4:	cmpeq	r0, #0
   126e8:	bne	1281c <__lxstat64@plt+0x1878>
   126ec:	add	r0, r6, #3
   126f0:	str	r0, [r9]
   126f4:	orr	r0, sl, r4
   126f8:	cmp	r0, #1
   126fc:	beq	12a30 <__lxstat64@plt+0x1a8c>
   12700:	ldr	r1, [r5, r7, lsl #2]
   12704:	add	r2, sp, #104	; 0x68
   12708:	mov	r0, #3
   1270c:	bl	10f74 <__xstat64@plt>
   12710:	mov	r4, #0
   12714:	cmp	r0, #0
   12718:	bne	126b8 <__lxstat64@plt+0x1714>
   1271c:	movw	r0, #28988	; 0x713c
   12720:	mov	r2, sp
   12724:	movt	r0, #2
   12728:	ldr	r0, [r0]
   1272c:	add	r0, r0, r7, lsl #2
   12730:	ldr	r1, [r0, #8]
   12734:	mov	r0, #3
   12738:	bl	10f74 <__xstat64@plt>
   1273c:	cmp	r0, #0
   12740:	bne	126b8 <__lxstat64@plt+0x1714>
   12744:	ldr	r2, [sp, #104]	; 0x68
   12748:	ldr	r3, [sp, #108]	; 0x6c
   1274c:	ldm	sp, {r0, r1}
   12750:	eor	r1, r3, r1
   12754:	eor	r0, r2, r0
   12758:	orrs	r0, r0, r1
   1275c:	bne	126b8 <__lxstat64@plt+0x1714>
   12760:	ldr	r0, [sp, #96]	; 0x60
   12764:	ldr	r2, [sp, #200]	; 0xc8
   12768:	ldr	r1, [sp, #100]	; 0x64
   1276c:	ldr	r3, [sp, #204]	; 0xcc
   12770:	eor	r1, r3, r1
   12774:	eor	r0, r2, r0
   12778:	orr	r0, r0, r1
   1277c:	b	126b0 <__lxstat64@plt+0x170c>
   12780:	ldrb	r1, [r0, #2]
   12784:	cmp	r1, #116	; 0x74
   12788:	ldrbeq	r0, [r0, #3]
   1278c:	cmpeq	r0, #0
   12790:	bne	1281c <__lxstat64@plt+0x1878>
   12794:	add	r0, r6, #3
   12798:	str	r0, [r9]
   1279c:	orr	r0, sl, r4
   127a0:	cmp	r0, #1
   127a4:	beq	12a48 <__lxstat64@plt+0x1aa4>
   127a8:	ldr	r1, [r5, r7, lsl #2]
   127ac:	add	r2, sp, #104	; 0x68
   127b0:	mov	r0, #3
   127b4:	bl	10f74 <__xstat64@plt>
   127b8:	mov	r5, r0
   127bc:	cmp	r0, #0
   127c0:	bne	127cc <__lxstat64@plt+0x1828>
   127c4:	ldr	r6, [sp, #184]	; 0xb8
   127c8:	ldr	r8, [sp, #188]	; 0xbc
   127cc:	movw	r0, #28988	; 0x713c
   127d0:	add	r2, sp, #104	; 0x68
   127d4:	movt	r0, #2
   127d8:	ldr	r0, [r0]
   127dc:	add	r0, r0, r7, lsl #2
   127e0:	ldr	r1, [r0, #8]
   127e4:	mov	r0, #3
   127e8:	bl	10f74 <__xstat64@plt>
   127ec:	cmp	r0, #0
   127f0:	beq	129ec <__lxstat64@plt+0x1a48>
   127f4:	mov	r4, #0
   127f8:	b	126b8 <__lxstat64@plt+0x1714>
   127fc:	ldrb	r3, [r0, #2]
   12800:	mov	r2, #101	; 0x65
   12804:	cmp	r3, #101	; 0x65
   12808:	beq	12620 <__lxstat64@plt+0x167c>
   1280c:	cmp	r3, #116	; 0x74
   12810:	ldrbeq	r0, [r0, #3]
   12814:	cmpeq	r0, #0
   12818:	beq	12874 <__lxstat64@plt+0x18d0>
   1281c:	movw	r1, #27772	; 0x6c7c
   12820:	mov	r0, #0
   12824:	mov	r2, #5
   12828:	movt	r1, #1
   1282c:	bl	10dd0 <dcgettext@plt>
   12830:	mov	r4, r0
   12834:	movw	r0, #28988	; 0x713c
   12838:	movt	r0, #2
   1283c:	ldr	r0, [r0]
   12840:	ldr	r0, [r0, r8, lsl #2]
   12844:	bl	14acc <__lxstat64@plt+0x3b28>
   12848:	mov	r1, r0
   1284c:	mov	r0, r4
   12850:	bl	11858 <__lxstat64@plt+0x8b4>
   12854:	ldr	r0, [r5, r7, lsl #2]
   12858:	cmp	r4, #0
   1285c:	beq	128dc <__lxstat64@plt+0x1938>
   12860:	bl	10ec0 <strlen@plt>
   12864:	add	r2, sp, #104	; 0x68
   12868:	mov	r1, #0
   1286c:	bl	12e1c <__lxstat64@plt+0x1e78>
   12870:	b	128e0 <__lxstat64@plt+0x193c>
   12874:	add	r0, r6, #3
   12878:	str	r0, [r9]
   1287c:	orr	r0, sl, r4
   12880:	cmp	r0, #1
   12884:	beq	12a3c <__lxstat64@plt+0x1a98>
   12888:	ldr	r1, [r5, r7, lsl #2]
   1288c:	add	r2, sp, #104	; 0x68
   12890:	mov	r0, #3
   12894:	bl	10f74 <__xstat64@plt>
   12898:	mov	r5, r0
   1289c:	cmp	r0, #0
   128a0:	bne	128ac <__lxstat64@plt+0x1908>
   128a4:	ldr	r6, [sp, #184]	; 0xb8
   128a8:	ldr	r8, [sp, #188]	; 0xbc
   128ac:	movw	r0, #28988	; 0x713c
   128b0:	add	r2, sp, #104	; 0x68
   128b4:	movt	r0, #2
   128b8:	ldr	r0, [r0]
   128bc:	add	r0, r0, r7, lsl #2
   128c0:	ldr	r1, [r0, #8]
   128c4:	mov	r0, #3
   128c8:	bl	10f74 <__xstat64@plt>
   128cc:	cmp	r0, #0
   128d0:	beq	129a4 <__lxstat64@plt+0x1a00>
   128d4:	clz	r0, r5
   128d8:	b	126b4 <__lxstat64@plt+0x1710>
   128dc:	bl	1233c <__lxstat64@plt+0x1398>
   128e0:	movw	r5, #28988	; 0x713c
   128e4:	mov	r4, r0
   128e8:	cmp	sl, #0
   128ec:	movt	r5, #2
   128f0:	ldr	r0, [r5]
   128f4:	add	r0, r0, r7, lsl #2
   128f8:	beq	12914 <__lxstat64@plt+0x1970>
   128fc:	ldr	r0, [r0, #12]
   12900:	bl	10ec0 <strlen@plt>
   12904:	mov	r2, sp
   12908:	mov	r1, #0
   1290c:	bl	12e1c <__lxstat64@plt+0x1e78>
   12910:	b	1291c <__lxstat64@plt+0x1978>
   12914:	ldr	r0, [r0, #8]
   12918:	bl	1233c <__lxstat64@plt+0x1398>
   1291c:	mov	r1, r0
   12920:	mov	r0, r4
   12924:	bl	14c18 <__lxstat64@plt+0x3c74>
   12928:	ldr	r1, [r5]
   1292c:	ldr	r3, [r9]
   12930:	ldr	r2, [r1, r8, lsl #2]
   12934:	add	r3, r3, #3
   12938:	ldrb	r1, [r2, #2]
   1293c:	str	r3, [r9]
   12940:	ldrb	r2, [r2, #1]
   12944:	cmp	r2, #103	; 0x67
   12948:	beq	12970 <__lxstat64@plt+0x19cc>
   1294c:	cmp	r2, #108	; 0x6c
   12950:	bne	12988 <__lxstat64@plt+0x19e4>
   12954:	sub	r1, r1, #101	; 0x65
   12958:	mov	r4, #0
   1295c:	clz	r1, r1
   12960:	lsr	r1, r1, #5
   12964:	cmp	r0, r1
   12968:	movwlt	r4, #1
   1296c:	b	126b8 <__lxstat64@plt+0x1714>
   12970:	cmp	r1, #101	; 0x65
   12974:	mov	r1, #0
   12978:	mov	r4, #0
   1297c:	mvneq	r1, #0
   12980:	cmp	r0, r1
   12984:	b	129e4 <__lxstat64@plt+0x1a40>
   12988:	sub	r1, r1, #101	; 0x65
   1298c:	clz	r0, r0
   12990:	clz	r1, r1
   12994:	lsr	r0, r0, #5
   12998:	lsr	r1, r1, #5
   1299c:	eor	r4, r0, r1
   129a0:	b	126b8 <__lxstat64@plt+0x1714>
   129a4:	mov	r4, #0
   129a8:	cmp	r5, #0
   129ac:	bne	126b8 <__lxstat64@plt+0x1714>
   129b0:	ldr	r0, [sp, #184]	; 0xb8
   129b4:	ldr	r1, [sp, #188]	; 0xbc
   129b8:	mov	r4, #0
   129bc:	cmp	r6, r0
   129c0:	mov	r0, #0
   129c4:	movwgt	r0, #1
   129c8:	sublt	r0, r0, #1
   129cc:	cmp	r8, r1
   129d0:	mov	r1, #0
   129d4:	movwgt	r1, #1
   129d8:	sublt	r1, r1, #1
   129dc:	add	r0, r1, r0, lsl #1
   129e0:	cmp	r0, #0
   129e4:	movwgt	r4, #1
   129e8:	b	126b8 <__lxstat64@plt+0x1714>
   129ec:	mov	r4, #1
   129f0:	cmp	r5, #0
   129f4:	bne	126b8 <__lxstat64@plt+0x1714>
   129f8:	ldr	r0, [sp, #184]	; 0xb8
   129fc:	ldr	r1, [sp, #188]	; 0xbc
   12a00:	mov	r2, #0
   12a04:	cmp	r6, r0
   12a08:	mov	r0, #0
   12a0c:	movwgt	r0, #1
   12a10:	sublt	r0, r0, #1
   12a14:	cmp	r8, r1
   12a18:	movwgt	r2, #1
   12a1c:	sublt	r2, r2, #1
   12a20:	add	r0, r2, r0, lsl #1
   12a24:	lsr	r4, r0, #31
   12a28:	b	126b8 <__lxstat64@plt+0x1714>
   12a2c:	bl	10f98 <abort@plt>
   12a30:	movw	r1, #27726	; 0x6c4e
   12a34:	movt	r1, #1
   12a38:	b	12a50 <__lxstat64@plt+0x1aac>
   12a3c:	movw	r1, #27703	; 0x6c37
   12a40:	movt	r1, #1
   12a44:	b	12a50 <__lxstat64@plt+0x1aac>
   12a48:	movw	r1, #27749	; 0x6c65
   12a4c:	movt	r1, #1
   12a50:	mov	r0, #0
   12a54:	mov	r2, #5
   12a58:	bl	10dd0 <dcgettext@plt>
   12a5c:	bl	11858 <__lxstat64@plt+0x8b4>
   12a60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12a64:	add	fp, sp, #28
   12a68:	sub	sp, sp, #12
   12a6c:	movw	r0, #28992	; 0x7140
   12a70:	movw	sl, #28996	; 0x7144
   12a74:	movt	r0, #2
   12a78:	movt	sl, #2
   12a7c:	ldr	r5, [r0]
   12a80:	ldr	r7, [sl]
   12a84:	cmp	r5, r7
   12a88:	ble	12ce0 <__lxstat64@plt+0x1d3c>
   12a8c:	movw	r0, #28988	; 0x713c
   12a90:	mov	r6, #0
   12a94:	movt	r0, #2
   12a98:	ldr	r9, [r0]
   12a9c:	ldr	r4, [r9, r7, lsl #2]
   12aa0:	ldrb	r8, [r4]
   12aa4:	cmp	r8, #33	; 0x21
   12aa8:	bne	12af4 <__lxstat64@plt+0x1b50>
   12aac:	add	r1, r9, #4
   12ab0:	mov	r6, #0
   12ab4:	ldrb	r0, [r4, #1]
   12ab8:	cmp	r0, #0
   12abc:	bne	12b10 <__lxstat64@plt+0x1b6c>
   12ac0:	add	r2, r7, #1
   12ac4:	cmp	r2, r5
   12ac8:	str	r2, [sl]
   12acc:	bge	12ce0 <__lxstat64@plt+0x1d3c>
   12ad0:	ldr	r4, [r1, r7, lsl #2]
   12ad4:	eor	r6, r6, #1
   12ad8:	mov	r7, r2
   12adc:	ldrb	r8, [r4]
   12ae0:	cmp	r8, #33	; 0x21
   12ae4:	beq	12ab4 <__lxstat64@plt+0x1b10>
   12ae8:	cmp	r8, #40	; 0x28
   12aec:	beq	12b00 <__lxstat64@plt+0x1b5c>
   12af0:	b	12b0c <__lxstat64@plt+0x1b68>
   12af4:	mov	r2, r7
   12af8:	cmp	r8, #40	; 0x28
   12afc:	bne	12b0c <__lxstat64@plt+0x1b68>
   12b00:	ldrb	r1, [r4, #1]
   12b04:	cmp	r1, #0
   12b08:	beq	12bc0 <__lxstat64@plt+0x1c1c>
   12b0c:	mov	r7, r2
   12b10:	sub	r0, r5, r7
   12b14:	cmp	r0, #4
   12b18:	blt	12b54 <__lxstat64@plt+0x1bb0>
   12b1c:	movw	r1, #27746	; 0x6c62
   12b20:	mov	r0, r4
   12b24:	movt	r1, #1
   12b28:	bl	10d7c <strcmp@plt>
   12b2c:	cmp	r0, #0
   12b30:	bne	12b5c <__lxstat64@plt+0x1bb8>
   12b34:	add	r0, r9, r7, lsl #2
   12b38:	ldr	r0, [r0, #8]
   12b3c:	bl	123fc <__lxstat64@plt+0x1458>
   12b40:	cmp	r0, #0
   12b44:	beq	12b5c <__lxstat64@plt+0x1bb8>
   12b48:	mov	r0, #1
   12b4c:	bl	12530 <__lxstat64@plt+0x158c>
   12b50:	b	12bb0 <__lxstat64@plt+0x1c0c>
   12b54:	cmp	r0, #3
   12b58:	bne	12b7c <__lxstat64@plt+0x1bd8>
   12b5c:	add	r0, r9, r7, lsl #2
   12b60:	ldr	r0, [r0, #4]
   12b64:	bl	123fc <__lxstat64@plt+0x1458>
   12b68:	cmp	r0, #0
   12b6c:	beq	12b7c <__lxstat64@plt+0x1bd8>
   12b70:	mov	r0, #0
   12b74:	bl	12530 <__lxstat64@plt+0x158c>
   12b78:	b	12bb0 <__lxstat64@plt+0x1c0c>
   12b7c:	uxtb	r0, r8
   12b80:	cmp	r0, #45	; 0x2d
   12b84:	bne	12ba0 <__lxstat64@plt+0x1bfc>
   12b88:	ldrb	r1, [r4, #1]
   12b8c:	cmp	r1, #0
   12b90:	beq	12ba0 <__lxstat64@plt+0x1bfc>
   12b94:	ldrb	r1, [r4, #2]
   12b98:	cmp	r1, #0
   12b9c:	beq	12c3c <__lxstat64@plt+0x1c98>
   12ba0:	cmp	r0, #0
   12ba4:	add	r1, r7, #1
   12ba8:	movwne	r0, #1
   12bac:	str	r1, [sl]
   12bb0:	eor	r0, r6, r0
   12bb4:	and	r0, r0, #1
   12bb8:	sub	sp, fp, #28
   12bbc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12bc0:	add	r3, r2, #1
   12bc4:	cmp	r5, r3
   12bc8:	str	r3, [sl]
   12bcc:	ble	12ce0 <__lxstat64@plt+0x1d3c>
   12bd0:	add	r1, r2, #2
   12bd4:	mov	r0, #1
   12bd8:	cmp	r1, r5
   12bdc:	bge	12c54 <__lxstat64@plt+0x1cb0>
   12be0:	mvn	r1, r2
   12be4:	mov	r7, #0
   12be8:	str	r3, [sp, #8]
   12bec:	add	r0, r5, r1
   12bf0:	sub	r1, r5, r2
   12bf4:	str	r0, [sp, #4]
   12bf8:	add	r0, r9, r2, lsl #2
   12bfc:	movw	r9, #27551	; 0x6b9f
   12c00:	sub	r8, r1, #2
   12c04:	movt	r9, #1
   12c08:	add	r4, r0, #8
   12c0c:	ldr	r0, [r4, r7, lsl #2]
   12c10:	mov	r1, r9
   12c14:	bl	10d7c <strcmp@plt>
   12c18:	cmp	r0, #0
   12c1c:	beq	12c44 <__lxstat64@plt+0x1ca0>
   12c20:	cmp	r7, #3
   12c24:	beq	12c4c <__lxstat64@plt+0x1ca8>
   12c28:	add	r7, r7, #1
   12c2c:	cmp	r8, r7
   12c30:	bne	12c0c <__lxstat64@plt+0x1c68>
   12c34:	ldr	r0, [sp, #4]
   12c38:	b	12c54 <__lxstat64@plt+0x1cb0>
   12c3c:	bl	11b04 <__lxstat64@plt+0xb60>
   12c40:	b	12bb0 <__lxstat64@plt+0x1c0c>
   12c44:	add	r0, r7, #1
   12c48:	b	12c54 <__lxstat64@plt+0x1cb0>
   12c4c:	ldr	r0, [sp, #8]
   12c50:	sub	r0, r5, r0
   12c54:	bl	11548 <__lxstat64@plt+0x5a4>
   12c58:	movw	r7, #28988	; 0x713c
   12c5c:	ldr	r1, [sl]
   12c60:	movt	r7, #2
   12c64:	ldr	r2, [r7]
   12c68:	ldr	r2, [r2, r1, lsl #2]
   12c6c:	cmp	r2, #0
   12c70:	beq	12ce4 <__lxstat64@plt+0x1d40>
   12c74:	ldrb	r3, [r2]
   12c78:	cmp	r3, #41	; 0x29
   12c7c:	ldrbeq	r2, [r2, #1]
   12c80:	cmpeq	r2, #0
   12c84:	beq	12cd8 <__lxstat64@plt+0x1d34>
   12c88:	movw	r1, #27812	; 0x6ca4
   12c8c:	mov	r0, #0
   12c90:	mov	r2, #5
   12c94:	movt	r1, #1
   12c98:	bl	10dd0 <dcgettext@plt>
   12c9c:	movw	r1, #27551	; 0x6b9f
   12ca0:	mov	r4, r0
   12ca4:	mov	r0, #0
   12ca8:	movt	r1, #1
   12cac:	bl	14abc <__lxstat64@plt+0x3b18>
   12cb0:	mov	r5, r0
   12cb4:	ldr	r0, [sl]
   12cb8:	ldr	r1, [r7]
   12cbc:	ldr	r1, [r1, r0, lsl #2]
   12cc0:	mov	r0, #1
   12cc4:	bl	14abc <__lxstat64@plt+0x3b18>
   12cc8:	mov	r2, r0
   12ccc:	mov	r0, r4
   12cd0:	mov	r1, r5
   12cd4:	bl	11858 <__lxstat64@plt+0x8b4>
   12cd8:	add	r1, r1, #1
   12cdc:	b	12bac <__lxstat64@plt+0x1c08>
   12ce0:	bl	122ec <__lxstat64@plt+0x1348>
   12ce4:	movw	r1, #27800	; 0x6c98
   12ce8:	mov	r0, #0
   12cec:	mov	r2, #5
   12cf0:	movt	r1, #1
   12cf4:	bl	10dd0 <dcgettext@plt>
   12cf8:	mov	r4, r0
   12cfc:	movw	r0, #27551	; 0x6b9f
   12d00:	movt	r0, #1
   12d04:	bl	14acc <__lxstat64@plt+0x3b28>
   12d08:	mov	r1, r0
   12d0c:	mov	r0, r4
   12d10:	bl	11858 <__lxstat64@plt+0x8b4>
   12d14:	movw	r1, #29000	; 0x7148
   12d18:	movt	r1, #2
   12d1c:	str	r0, [r1]
   12d20:	bx	lr
   12d24:	movw	r1, #29004	; 0x714c
   12d28:	movt	r1, #2
   12d2c:	strb	r0, [r1]
   12d30:	bx	lr
   12d34:	push	{r4, r5, r6, sl, fp, lr}
   12d38:	add	fp, sp, #16
   12d3c:	sub	sp, sp, #8
   12d40:	movw	r0, #28980	; 0x7134
   12d44:	movt	r0, #2
   12d48:	ldr	r0, [r0]
   12d4c:	bl	15758 <__lxstat64@plt+0x47b4>
   12d50:	cmp	r0, #0
   12d54:	beq	12d7c <__lxstat64@plt+0x1dd8>
   12d58:	movw	r0, #29004	; 0x714c
   12d5c:	movt	r0, #2
   12d60:	ldrb	r0, [r0]
   12d64:	cmp	r0, #0
   12d68:	beq	12d9c <__lxstat64@plt+0x1df8>
   12d6c:	bl	10ecc <__errno_location@plt>
   12d70:	ldr	r0, [r0]
   12d74:	cmp	r0, #32
   12d78:	bne	12d9c <__lxstat64@plt+0x1df8>
   12d7c:	movw	r0, #28976	; 0x7130
   12d80:	movt	r0, #2
   12d84:	ldr	r0, [r0]
   12d88:	bl	15758 <__lxstat64@plt+0x47b4>
   12d8c:	cmp	r0, #0
   12d90:	subeq	sp, fp, #16
   12d94:	popeq	{r4, r5, r6, sl, fp, pc}
   12d98:	b	12e0c <__lxstat64@plt+0x1e68>
   12d9c:	movw	r1, #27896	; 0x6cf8
   12da0:	mov	r0, #0
   12da4:	mov	r2, #5
   12da8:	movt	r1, #1
   12dac:	bl	10dd0 <dcgettext@plt>
   12db0:	mov	r4, r0
   12db4:	movw	r0, #29000	; 0x7148
   12db8:	movt	r0, #2
   12dbc:	ldr	r6, [r0]
   12dc0:	bl	10ecc <__errno_location@plt>
   12dc4:	ldr	r5, [r0]
   12dc8:	cmp	r6, #0
   12dcc:	bne	12de8 <__lxstat64@plt+0x1e44>
   12dd0:	movw	r2, #27912	; 0x6d08
   12dd4:	mov	r0, #0
   12dd8:	mov	r1, r5
   12ddc:	mov	r3, r4
   12de0:	movt	r2, #1
   12de4:	b	12e08 <__lxstat64@plt+0x1e64>
   12de8:	mov	r0, r6
   12dec:	bl	14744 <__lxstat64@plt+0x37a0>
   12df0:	movw	r2, #27908	; 0x6d04
   12df4:	mov	r3, r0
   12df8:	str	r4, [sp]
   12dfc:	mov	r0, #0
   12e00:	mov	r1, r5
   12e04:	movt	r2, #1
   12e08:	bl	10e54 <error@plt>
   12e0c:	movw	r0, #28896	; 0x70e0
   12e10:	movt	r0, #2
   12e14:	ldr	r0, [r0]
   12e18:	bl	10dac <_exit@plt>
   12e1c:	push	{r4, r5, r6, sl, fp, lr}
   12e20:	add	fp, sp, #16
   12e24:	mov	r5, r0
   12e28:	mov	r0, #0
   12e2c:	mov	r4, r1
   12e30:	add	r6, r2, #19
   12e34:	strb	r0, [r2, #20]
   12e38:	mov	r0, r5
   12e3c:	mov	r1, r4
   12e40:	mov	r2, #10
   12e44:	mov	r3, #0
   12e48:	bl	15b88 <__lxstat64@plt+0x4be4>
   12e4c:	add	r2, r0, r0, lsl #2
   12e50:	sub	r2, r5, r2, lsl #1
   12e54:	orr	r2, r2, #48	; 0x30
   12e58:	strb	r2, [r6], #-1
   12e5c:	rsbs	r2, r5, #9
   12e60:	mov	r5, r0
   12e64:	rscs	r2, r4, #0
   12e68:	mov	r4, r1
   12e6c:	bcc	12e38 <__lxstat64@plt+0x1e94>
   12e70:	add	r0, r6, #1
   12e74:	pop	{r4, r5, r6, sl, fp, pc}
   12e78:	push	{r4, r5, fp, lr}
   12e7c:	add	fp, sp, #8
   12e80:	cmp	r0, #0
   12e84:	beq	12f18 <__lxstat64@plt+0x1f74>
   12e88:	mov	r1, #47	; 0x2f
   12e8c:	mov	r4, r0
   12e90:	bl	10f44 <strrchr@plt>
   12e94:	cmp	r0, #0
   12e98:	mov	r5, r4
   12e9c:	addne	r5, r0, #1
   12ea0:	sub	r0, r5, r4
   12ea4:	cmp	r0, #7
   12ea8:	blt	12efc <__lxstat64@plt+0x1f58>
   12eac:	movw	r1, #27971	; 0x6d43
   12eb0:	sub	r0, r5, #7
   12eb4:	mov	r2, #7
   12eb8:	movt	r1, #1
   12ebc:	bl	10f8c <strncmp@plt>
   12ec0:	cmp	r0, #0
   12ec4:	bne	12efc <__lxstat64@plt+0x1f58>
   12ec8:	movw	r1, #27979	; 0x6d4b
   12ecc:	mov	r0, r5
   12ed0:	mov	r2, #3
   12ed4:	movt	r1, #1
   12ed8:	bl	10f8c <strncmp@plt>
   12edc:	cmp	r0, #0
   12ee0:	beq	12eec <__lxstat64@plt+0x1f48>
   12ee4:	mov	r4, r5
   12ee8:	b	12efc <__lxstat64@plt+0x1f58>
   12eec:	movw	r0, #28968	; 0x7128
   12ef0:	add	r4, r5, #3
   12ef4:	movt	r0, #2
   12ef8:	str	r4, [r0]
   12efc:	movw	r0, #28972	; 0x712c
   12f00:	movt	r0, #2
   12f04:	str	r4, [r0]
   12f08:	movw	r0, #29008	; 0x7150
   12f0c:	movt	r0, #2
   12f10:	str	r4, [r0]
   12f14:	pop	{r4, r5, fp, pc}
   12f18:	movw	r0, #28976	; 0x7130
   12f1c:	mov	r1, #55	; 0x37
   12f20:	mov	r2, #1
   12f24:	movt	r0, #2
   12f28:	ldr	r3, [r0]
   12f2c:	movw	r0, #27915	; 0x6d0b
   12f30:	movt	r0, #1
   12f34:	bl	10e18 <fwrite@plt>
   12f38:	bl	10f98 <abort@plt>
   12f3c:	push	{r4, r5, r6, sl, fp, lr}
   12f40:	add	fp, sp, #16
   12f44:	mov	r4, r0
   12f48:	movw	r0, #29016	; 0x7158
   12f4c:	movt	r0, #2
   12f50:	cmp	r4, #0
   12f54:	moveq	r4, r0
   12f58:	bl	10ecc <__errno_location@plt>
   12f5c:	ldr	r6, [r0]
   12f60:	mov	r5, r0
   12f64:	mov	r0, r4
   12f68:	mov	r1, #48	; 0x30
   12f6c:	bl	1541c <__lxstat64@plt+0x4478>
   12f70:	str	r6, [r5]
   12f74:	pop	{r4, r5, r6, sl, fp, pc}
   12f78:	movw	r1, #29016	; 0x7158
   12f7c:	cmp	r0, #0
   12f80:	movt	r1, #2
   12f84:	movne	r1, r0
   12f88:	ldr	r0, [r1]
   12f8c:	bx	lr
   12f90:	movw	r2, #29016	; 0x7158
   12f94:	cmp	r0, #0
   12f98:	movt	r2, #2
   12f9c:	movne	r2, r0
   12fa0:	str	r1, [r2]
   12fa4:	bx	lr
   12fa8:	movw	r3, #29016	; 0x7158
   12fac:	cmp	r0, #0
   12fb0:	and	r2, r2, #1
   12fb4:	movt	r3, #2
   12fb8:	movne	r3, r0
   12fbc:	ubfx	r0, r1, #5, #3
   12fc0:	and	r1, r1, #31
   12fc4:	add	ip, r3, r0, lsl #2
   12fc8:	mov	r0, #1
   12fcc:	ldr	r3, [ip, #8]
   12fd0:	and	r0, r0, r3, lsr r1
   12fd4:	eor	r2, r0, r2
   12fd8:	eor	r1, r3, r2, lsl r1
   12fdc:	str	r1, [ip, #8]
   12fe0:	bx	lr
   12fe4:	movw	r2, #29016	; 0x7158
   12fe8:	cmp	r0, #0
   12fec:	movt	r2, #2
   12ff0:	movne	r2, r0
   12ff4:	ldr	r0, [r2, #4]
   12ff8:	str	r1, [r2, #4]
   12ffc:	bx	lr
   13000:	push	{fp, lr}
   13004:	mov	fp, sp
   13008:	movw	r3, #29016	; 0x7158
   1300c:	cmp	r0, #0
   13010:	movt	r3, #2
   13014:	movne	r3, r0
   13018:	cmp	r1, #0
   1301c:	mov	r0, #10
   13020:	cmpne	r2, #0
   13024:	str	r0, [r3]
   13028:	bne	13030 <__lxstat64@plt+0x208c>
   1302c:	bl	10f98 <abort@plt>
   13030:	str	r1, [r3, #40]	; 0x28
   13034:	str	r2, [r3, #44]	; 0x2c
   13038:	pop	{fp, pc}
   1303c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13040:	add	fp, sp, #28
   13044:	sub	sp, sp, #20
   13048:	mov	r7, r0
   1304c:	ldr	r0, [fp, #8]
   13050:	movw	r5, #29016	; 0x7158
   13054:	mov	r8, r3
   13058:	mov	r9, r2
   1305c:	mov	sl, r1
   13060:	movt	r5, #2
   13064:	cmp	r0, #0
   13068:	movne	r5, r0
   1306c:	bl	10ecc <__errno_location@plt>
   13070:	ldr	r2, [r5, #40]	; 0x28
   13074:	ldr	r3, [r5, #44]	; 0x2c
   13078:	mov	r4, r0
   1307c:	ldm	r5, {r0, r1}
   13080:	add	r5, r5, #8
   13084:	ldr	r6, [r4]
   13088:	stm	sp, {r0, r1, r5}
   1308c:	mov	r0, r7
   13090:	mov	r1, sl
   13094:	str	r2, [sp, #12]
   13098:	str	r3, [sp, #16]
   1309c:	mov	r2, r9
   130a0:	mov	r3, r8
   130a4:	bl	130b4 <__lxstat64@plt+0x2110>
   130a8:	str	r6, [r4]
   130ac:	sub	sp, fp, #28
   130b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   130b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   130b8:	add	fp, sp, #28
   130bc:	sub	sp, sp, #156	; 0x9c
   130c0:	mov	r5, r0
   130c4:	add	r0, r2, #1
   130c8:	mov	r6, r1
   130cc:	mov	sl, r3
   130d0:	str	r2, [fp, #-80]	; 0xffffffb0
   130d4:	str	r0, [sp, #72]	; 0x48
   130d8:	ldr	r0, [fp, #12]
   130dc:	and	r1, r0, #1
   130e0:	str	r1, [sp, #36]	; 0x24
   130e4:	and	r1, r0, #4
   130e8:	str	r1, [sp, #32]
   130ec:	ubfx	r9, r0, #1, #1
   130f0:	bl	10e30 <__ctype_get_mb_cur_max@plt>
   130f4:	str	r0, [sp, #40]	; 0x28
   130f8:	ldr	r0, [fp, #24]
   130fc:	ldr	r7, [fp, #8]
   13100:	mov	r1, #0
   13104:	str	r5, [fp, #-84]	; 0xffffffac
   13108:	str	r1, [fp, #-56]	; 0xffffffc8
   1310c:	mov	r1, #0
   13110:	str	r1, [sp, #60]	; 0x3c
   13114:	mov	r1, #1
   13118:	str	r1, [fp, #-48]	; 0xffffffd0
   1311c:	str	r0, [sp, #80]	; 0x50
   13120:	ldr	r0, [fp, #20]
   13124:	str	r0, [sp, #76]	; 0x4c
   13128:	mov	r0, #0
   1312c:	str	r0, [sp, #56]	; 0x38
   13130:	mov	r0, #0
   13134:	str	r0, [fp, #-88]	; 0xffffffa8
   13138:	mov	r0, #0
   1313c:	str	r0, [fp, #-72]	; 0xffffffb8
   13140:	mov	r0, #0
   13144:	cmp	r7, #10
   13148:	bhi	140dc <__lxstat64@plt+0x3138>
   1314c:	add	r1, pc, #24
   13150:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13154:	mov	r4, r6
   13158:	mov	r8, #0
   1315c:	mov	r2, #1
   13160:	mov	r3, #0
   13164:	mov	lr, sl
   13168:	ldr	pc, [r1, r7, lsl #2]
   1316c:	andeq	r3, r1, r0, lsr r2
   13170:	andeq	r3, r1, r4, lsl #5
   13174:	andeq	r3, r1, r4, asr #4
   13178:	andeq	r3, r1, r8, lsr #4
   1317c:	andeq	r3, r1, r8, ror r2
   13180:	andeq	r3, r1, ip, lsr #5
   13184:	andeq	r3, r1, r4, asr r2
   13188:	andeq	r3, r1, r0, lsr r3
   1318c:	muleq	r1, r8, r1
   13190:	muleq	r1, r8, r1
   13194:	andeq	r3, r1, r0, asr #3
   13198:	movw	r0, #28063	; 0x6d9f
   1319c:	mov	r1, r7
   131a0:	movt	r0, #1
   131a4:	bl	14ae4 <__lxstat64@plt+0x3b40>
   131a8:	str	r0, [sp, #76]	; 0x4c
   131ac:	movw	r0, #28065	; 0x6da1
   131b0:	mov	r1, r7
   131b4:	movt	r0, #1
   131b8:	bl	14ae4 <__lxstat64@plt+0x3b40>
   131bc:	str	r0, [sp, #80]	; 0x50
   131c0:	mov	r8, #0
   131c4:	tst	r9, #1
   131c8:	bne	13200 <__lxstat64@plt+0x225c>
   131cc:	ldr	r0, [sp, #76]	; 0x4c
   131d0:	ldrb	r0, [r0]
   131d4:	cmp	r0, #0
   131d8:	beq	13200 <__lxstat64@plt+0x225c>
   131dc:	ldr	r1, [sp, #76]	; 0x4c
   131e0:	mov	r8, #0
   131e4:	add	r1, r1, #1
   131e8:	cmp	r8, r4
   131ec:	strbcc	r0, [r5, r8]
   131f0:	ldrb	r0, [r1, r8]
   131f4:	add	r8, r8, #1
   131f8:	cmp	r0, #0
   131fc:	bne	131e8 <__lxstat64@plt+0x2244>
   13200:	ldr	r6, [sp, #80]	; 0x50
   13204:	mov	r0, r6
   13208:	bl	10ec0 <strlen@plt>
   1320c:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13210:	str	r0, [fp, #-72]	; 0xffffffb8
   13214:	str	r6, [fp, #-88]	; 0xffffffa8
   13218:	mov	r2, #1
   1321c:	mov	r3, r9
   13220:	mov	lr, sl
   13224:	b	13330 <__lxstat64@plt+0x238c>
   13228:	mov	r0, #1
   1322c:	b	13284 <__lxstat64@plt+0x22e0>
   13230:	mov	r7, #0
   13234:	mov	r8, #0
   13238:	mov	r2, r0
   1323c:	mov	r3, #0
   13240:	b	13330 <__lxstat64@plt+0x238c>
   13244:	tst	r9, #1
   13248:	bne	13284 <__lxstat64@plt+0x22e0>
   1324c:	mov	r2, r0
   13250:	b	132dc <__lxstat64@plt+0x2338>
   13254:	mov	r0, #1
   13258:	mov	r8, #0
   1325c:	mov	r7, #5
   13260:	mov	r2, #1
   13264:	str	r0, [fp, #-72]	; 0xffffffb8
   13268:	movw	r0, #28061	; 0x6d9d
   1326c:	movt	r0, #1
   13270:	str	r0, [fp, #-88]	; 0xffffffa8
   13274:	b	132a4 <__lxstat64@plt+0x2300>
   13278:	mov	r2, #1
   1327c:	tst	r9, #1
   13280:	beq	132dc <__lxstat64@plt+0x2338>
   13284:	mov	r1, #1
   13288:	mov	r8, #0
   1328c:	mov	r7, #2
   13290:	mov	r2, r0
   13294:	str	r1, [fp, #-72]	; 0xffffffb8
   13298:	movw	r1, #28065	; 0x6da1
   1329c:	movt	r1, #1
   132a0:	str	r1, [fp, #-88]	; 0xffffffa8
   132a4:	mov	r3, #1
   132a8:	b	13330 <__lxstat64@plt+0x238c>
   132ac:	tst	r9, #1
   132b0:	beq	13300 <__lxstat64@plt+0x235c>
   132b4:	mov	r0, #1
   132b8:	mov	r8, #0
   132bc:	mov	r2, #1
   132c0:	mov	r3, #1
   132c4:	mov	r7, #5
   132c8:	str	r0, [fp, #-72]	; 0xffffffb8
   132cc:	movw	r0, #28061	; 0x6d9d
   132d0:	movt	r0, #1
   132d4:	str	r0, [fp, #-88]	; 0xffffffa8
   132d8:	b	13330 <__lxstat64@plt+0x238c>
   132dc:	cmp	r4, #0
   132e0:	mov	r8, #1
   132e4:	mov	r3, #0
   132e8:	mov	r7, #2
   132ec:	movne	r0, #39	; 0x27
   132f0:	strbne	r0, [r5]
   132f4:	movw	r0, #28065	; 0x6da1
   132f8:	movt	r0, #1
   132fc:	b	13324 <__lxstat64@plt+0x2380>
   13300:	cmp	r4, #0
   13304:	mov	r8, #1
   13308:	mov	r2, #1
   1330c:	mov	r7, #5
   13310:	mov	r3, #0
   13314:	movne	r0, #34	; 0x22
   13318:	strbne	r0, [r5]
   1331c:	movw	r0, #28061	; 0x6d9d
   13320:	movt	r0, #1
   13324:	str	r0, [fp, #-88]	; 0xffffffa8
   13328:	mov	r0, #1
   1332c:	str	r0, [fp, #-72]	; 0xffffffb8
   13330:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13334:	eor	r6, r3, #1
   13338:	str	r7, [fp, #-68]	; 0xffffffbc
   1333c:	str	r3, [fp, #-76]	; 0xffffffb4
   13340:	str	r2, [sp, #84]	; 0x54
   13344:	str	r6, [sp, #92]	; 0x5c
   13348:	cmp	r0, #0
   1334c:	movwne	r0, #1
   13350:	and	r1, r0, r3
   13354:	and	r1, r2, r1
   13358:	str	r1, [sp, #48]	; 0x30
   1335c:	sub	r1, r7, #2
   13360:	clz	r1, r1
   13364:	lsr	r1, r1, #5
   13368:	and	r1, r1, r3
   1336c:	str	r1, [sp, #64]	; 0x40
   13370:	subs	r1, r7, #2
   13374:	mov	r7, #0
   13378:	movwne	r1, #1
   1337c:	orr	r6, r1, r6
   13380:	and	r1, r1, r2
   13384:	and	r0, r0, r1
   13388:	str	r6, [sp, #68]	; 0x44
   1338c:	str	r0, [fp, #-60]	; 0xffffffc4
   13390:	orr	r0, r1, r3
   13394:	ldr	r1, [fp, #16]
   13398:	eor	r0, r0, #1
   1339c:	clz	r1, r1
   133a0:	lsr	r1, r1, #5
   133a4:	orr	r0, r1, r0
   133a8:	str	r0, [fp, #-64]	; 0xffffffc0
   133ac:	eor	r0, r2, #1
   133b0:	str	r0, [sp, #52]	; 0x34
   133b4:	cmn	lr, #1
   133b8:	beq	133c8 <__lxstat64@plt+0x2424>
   133bc:	cmp	r7, lr
   133c0:	bne	133d4 <__lxstat64@plt+0x2430>
   133c4:	b	13f1c <__lxstat64@plt+0x2f78>
   133c8:	ldrb	r0, [ip, r7]
   133cc:	cmp	r0, #0
   133d0:	beq	13f24 <__lxstat64@plt+0x2f80>
   133d4:	ldr	r0, [fp, #-60]	; 0xffffffc4
   133d8:	mov	sl, #0
   133dc:	cmp	r0, #0
   133e0:	beq	13418 <__lxstat64@plt+0x2474>
   133e4:	ldr	r0, [fp, #-72]	; 0xffffffb8
   133e8:	add	r5, r7, r0
   133ec:	cmp	r0, #2
   133f0:	bcc	1340c <__lxstat64@plt+0x2468>
   133f4:	cmn	lr, #1
   133f8:	bne	1340c <__lxstat64@plt+0x2468>
   133fc:	mov	r0, ip
   13400:	bl	10ec0 <strlen@plt>
   13404:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13408:	mov	lr, r0
   1340c:	cmp	r5, lr
   13410:	bls	13420 <__lxstat64@plt+0x247c>
   13414:	ldr	r5, [fp, #-84]	; 0xffffffac
   13418:	mov	r0, #0
   1341c:	b	1346c <__lxstat64@plt+0x24c8>
   13420:	ldr	r1, [fp, #-88]	; 0xffffffa8
   13424:	ldr	r2, [fp, #-72]	; 0xffffffb8
   13428:	add	r0, ip, r7
   1342c:	mov	r6, r4
   13430:	mov	r4, lr
   13434:	bl	10eb4 <bcmp@plt>
   13438:	ldr	r2, [sp, #92]	; 0x5c
   1343c:	cmp	r0, #0
   13440:	ldr	r5, [fp, #-84]	; 0xffffffac
   13444:	mov	r1, r0
   13448:	movwne	r1, #1
   1344c:	orr	r1, r1, r2
   13450:	tst	r1, #1
   13454:	beq	13fac <__lxstat64@plt+0x3008>
   13458:	ldr	ip, [fp, #-80]	; 0xffffffb0
   1345c:	clz	r0, r0
   13460:	mov	lr, r4
   13464:	mov	r4, r6
   13468:	lsr	r0, r0, #5
   1346c:	str	r0, [fp, #-52]	; 0xffffffcc
   13470:	ldrb	r6, [ip, r7]
   13474:	cmp	r6, #126	; 0x7e
   13478:	bhi	139a8 <__lxstat64@plt+0x2a04>
   1347c:	add	r3, pc, #16
   13480:	mov	r9, #1
   13484:	mov	r2, #110	; 0x6e
   13488:	mov	r0, #97	; 0x61
   1348c:	mov	r1, #0
   13490:	ldr	pc, [r3, r6, lsl #2]
   13494:	andeq	r3, r1, r8, lsl #16
   13498:	andeq	r3, r1, r8, lsr #19
   1349c:	andeq	r3, r1, r8, lsr #19
   134a0:	andeq	r3, r1, r8, lsr #19
   134a4:	andeq	r3, r1, r8, lsr #19
   134a8:	andeq	r3, r1, r8, lsr #19
   134ac:	andeq	r3, r1, r8, lsr #19
   134b0:	andeq	r3, r1, r4, lsl #21
   134b4:	andeq	r3, r1, r8, ror #15
   134b8:	andeq	r3, r1, r0, ror #15
   134bc:	strdeq	r3, [r1], -r4
   134c0:	andeq	r3, r1, r0, lsl r9
   134c4:	ldrdeq	r3, [r1], -r8
   134c8:	strdeq	r3, [r1], -r0
   134cc:	andeq	r3, r1, r8, lsr #19
   134d0:	andeq	r3, r1, r8, lsr #19
   134d4:	andeq	r3, r1, r8, lsr #19
   134d8:	andeq	r3, r1, r8, lsr #19
   134dc:	andeq	r3, r1, r8, lsr #19
   134e0:	andeq	r3, r1, r8, lsr #19
   134e4:	andeq	r3, r1, r8, lsr #19
   134e8:	andeq	r3, r1, r8, lsr #19
   134ec:	andeq	r3, r1, r8, lsr #19
   134f0:	andeq	r3, r1, r8, lsr #19
   134f4:	andeq	r3, r1, r8, lsr #19
   134f8:	andeq	r3, r1, r8, lsr #19
   134fc:	andeq	r3, r1, r8, lsr #19
   13500:	andeq	r3, r1, r8, lsr #19
   13504:	andeq	r3, r1, r8, lsr #19
   13508:	andeq	r3, r1, r8, lsr #19
   1350c:	andeq	r3, r1, r8, lsr #19
   13510:	andeq	r3, r1, r8, lsr #19
   13514:	andeq	r3, r1, ip, lsl #15
   13518:	muleq	r1, r0, r7
   1351c:	muleq	r1, r0, r7
   13520:	andeq	r3, r1, r8, ror r7
   13524:	muleq	r1, r0, r7
   13528:	muleq	r1, r0, r6
   1352c:	muleq	r1, r0, r7
   13530:	andeq	r3, r1, r8, lsl r9
   13534:	muleq	r1, r0, r7
   13538:	muleq	r1, r0, r7
   1353c:	muleq	r1, r0, r7
   13540:	muleq	r1, r0, r6
   13544:	muleq	r1, r0, r6
   13548:	muleq	r1, r0, r6
   1354c:	muleq	r1, r0, r6
   13550:	muleq	r1, r0, r6
   13554:	muleq	r1, r0, r6
   13558:	muleq	r1, r0, r6
   1355c:	muleq	r1, r0, r6
   13560:	muleq	r1, r0, r6
   13564:	muleq	r1, r0, r6
   13568:	muleq	r1, r0, r6
   1356c:	muleq	r1, r0, r6
   13570:	muleq	r1, r0, r6
   13574:	muleq	r1, r0, r6
   13578:	muleq	r1, r0, r6
   1357c:	muleq	r1, r0, r6
   13580:	muleq	r1, r0, r7
   13584:	muleq	r1, r0, r7
   13588:	muleq	r1, r0, r7
   1358c:	muleq	r1, r0, r7
   13590:	andeq	r3, r1, r0, ror #17
   13594:	andeq	r3, r1, r8, lsr #19
   13598:	muleq	r1, r0, r6
   1359c:	muleq	r1, r0, r6
   135a0:	muleq	r1, r0, r6
   135a4:	muleq	r1, r0, r6
   135a8:	muleq	r1, r0, r6
   135ac:	muleq	r1, r0, r6
   135b0:	muleq	r1, r0, r6
   135b4:	muleq	r1, r0, r6
   135b8:	muleq	r1, r0, r6
   135bc:	muleq	r1, r0, r6
   135c0:	muleq	r1, r0, r6
   135c4:	muleq	r1, r0, r6
   135c8:	muleq	r1, r0, r6
   135cc:	muleq	r1, r0, r6
   135d0:	muleq	r1, r0, r6
   135d4:	muleq	r1, r0, r6
   135d8:	muleq	r1, r0, r6
   135dc:	muleq	r1, r0, r6
   135e0:	muleq	r1, r0, r6
   135e4:	muleq	r1, r0, r6
   135e8:	muleq	r1, r0, r6
   135ec:	muleq	r1, r0, r6
   135f0:	muleq	r1, r0, r6
   135f4:	muleq	r1, r0, r6
   135f8:	muleq	r1, r0, r6
   135fc:	muleq	r1, r0, r6
   13600:	muleq	r1, r0, r7
   13604:			; <UNDEFINED> instruction: 0x000137b8
   13608:	muleq	r1, r0, r6
   1360c:	muleq	r1, r0, r7
   13610:	muleq	r1, r0, r6
   13614:	muleq	r1, r0, r7
   13618:	muleq	r1, r0, r6
   1361c:	muleq	r1, r0, r6
   13620:	muleq	r1, r0, r6
   13624:	muleq	r1, r0, r6
   13628:	muleq	r1, r0, r6
   1362c:	muleq	r1, r0, r6
   13630:	muleq	r1, r0, r6
   13634:	muleq	r1, r0, r6
   13638:	muleq	r1, r0, r6
   1363c:	muleq	r1, r0, r6
   13640:	muleq	r1, r0, r6
   13644:	muleq	r1, r0, r6
   13648:	muleq	r1, r0, r6
   1364c:	muleq	r1, r0, r6
   13650:	muleq	r1, r0, r6
   13654:	muleq	r1, r0, r6
   13658:	muleq	r1, r0, r6
   1365c:	muleq	r1, r0, r6
   13660:	muleq	r1, r0, r6
   13664:	muleq	r1, r0, r6
   13668:	muleq	r1, r0, r6
   1366c:	muleq	r1, r0, r6
   13670:	muleq	r1, r0, r6
   13674:	muleq	r1, r0, r6
   13678:	muleq	r1, r0, r6
   1367c:	muleq	r1, r0, r6
   13680:	andeq	r3, r1, ip, asr #14
   13684:	muleq	r1, r0, r7
   13688:	andeq	r3, r1, ip, asr #14
   1368c:	andeq	r3, r1, r8, ror r7
   13690:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13694:	tst	r0, #1
   13698:	bne	136c4 <__lxstat64@plt+0x2720>
   1369c:	ldr	r1, [fp, #16]
   136a0:	ubfx	r0, r6, #5, #3
   136a4:	mov	r2, #1
   136a8:	ldr	r0, [r1, r0, lsl #2]
   136ac:	and	r1, r6, #31
   136b0:	tst	r0, r2, lsl r1
   136b4:	beq	136c4 <__lxstat64@plt+0x2720>
   136b8:	mov	r0, r6
   136bc:	mov	r1, r9
   136c0:	b	136d8 <__lxstat64@plt+0x2734>
   136c4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   136c8:	mov	r1, r9
   136cc:	cmp	r0, #0
   136d0:	mov	r0, r6
   136d4:	beq	13a18 <__lxstat64@plt+0x2a74>
   136d8:	ldr	r2, [fp, #-76]	; 0xffffffb4
   136dc:	tst	r2, #1
   136e0:	bne	13fe8 <__lxstat64@plt+0x3044>
   136e4:	ldr	r2, [fp, #-68]	; 0xffffffbc
   136e8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   136ec:	subs	r2, r2, #2
   136f0:	movwne	r2, #1
   136f4:	orr	r2, r2, r3
   136f8:	tst	r2, #1
   136fc:	bne	13738 <__lxstat64@plt+0x2794>
   13700:	cmp	r8, r4
   13704:	movcc	r2, #39	; 0x27
   13708:	strbcc	r2, [r5, r8]
   1370c:	add	r2, r8, #1
   13710:	cmp	r2, r4
   13714:	movcc	r3, #36	; 0x24
   13718:	strbcc	r3, [r5, r2]
   1371c:	add	r2, r8, #2
   13720:	add	r8, r8, #3
   13724:	cmp	r2, r4
   13728:	movcc	r3, #39	; 0x27
   1372c:	strbcc	r3, [r5, r2]
   13730:	mov	r2, #1
   13734:	str	r2, [fp, #-56]	; 0xffffffc8
   13738:	cmp	r8, r4
   1373c:	movcc	r2, #92	; 0x5c
   13740:	strbcc	r2, [r5, r8]
   13744:	add	r8, r8, #1
   13748:	b	13a5c <__lxstat64@plt+0x2ab8>
   1374c:	cmp	lr, #1
   13750:	beq	13778 <__lxstat64@plt+0x27d4>
   13754:	mov	r9, #0
   13758:	cmn	lr, #1
   1375c:	bne	13784 <__lxstat64@plt+0x27e0>
   13760:	ldrb	r0, [ip, #1]
   13764:	cmp	r0, #0
   13768:	beq	13778 <__lxstat64@plt+0x27d4>
   1376c:	mvn	lr, #0
   13770:	mov	sl, #0
   13774:	b	13690 <__lxstat64@plt+0x26ec>
   13778:	mov	r9, #0
   1377c:	cmp	r7, #0
   13780:	beq	1378c <__lxstat64@plt+0x27e8>
   13784:	mov	sl, #0
   13788:	b	13690 <__lxstat64@plt+0x26ec>
   1378c:	mov	r1, #1
   13790:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13794:	cmp	r0, #2
   13798:	bne	137b0 <__lxstat64@plt+0x280c>
   1379c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   137a0:	mov	r9, r1
   137a4:	tst	r0, #1
   137a8:	beq	13690 <__lxstat64@plt+0x26ec>
   137ac:	b	13fe8 <__lxstat64@plt+0x3044>
   137b0:	mov	r9, r1
   137b4:	b	13690 <__lxstat64@plt+0x26ec>
   137b8:	ldr	r0, [fp, #-68]	; 0xffffffbc
   137bc:	cmp	r0, #2
   137c0:	bne	139fc <__lxstat64@plt+0x2a58>
   137c4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   137c8:	tst	r0, #1
   137cc:	bne	13fe8 <__lxstat64@plt+0x3044>
   137d0:	mov	sl, #0
   137d4:	b	13a10 <__lxstat64@plt+0x2a6c>
   137d8:	mov	r0, #102	; 0x66
   137dc:	b	13a84 <__lxstat64@plt+0x2ae0>
   137e0:	mov	r2, #116	; 0x74
   137e4:	b	137f4 <__lxstat64@plt+0x2850>
   137e8:	mov	r0, #98	; 0x62
   137ec:	b	13a84 <__lxstat64@plt+0x2ae0>
   137f0:	mov	r2, #114	; 0x72
   137f4:	ldr	r0, [sp, #68]	; 0x44
   137f8:	tst	r0, #1
   137fc:	mov	r0, r2
   13800:	bne	13a84 <__lxstat64@plt+0x2ae0>
   13804:	b	13fe8 <__lxstat64@plt+0x3044>
   13808:	ldr	r0, [sp, #84]	; 0x54
   1380c:	tst	r0, #1
   13810:	beq	13aa0 <__lxstat64@plt+0x2afc>
   13814:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13818:	tst	r0, #1
   1381c:	bne	140d4 <__lxstat64@plt+0x3130>
   13820:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13824:	ldr	r1, [fp, #-56]	; 0xffffffc8
   13828:	subs	r0, r0, #2
   1382c:	movwne	r0, #1
   13830:	orr	r0, r0, r1
   13834:	tst	r0, #1
   13838:	bne	13874 <__lxstat64@plt+0x28d0>
   1383c:	cmp	r8, r4
   13840:	movcc	r0, #39	; 0x27
   13844:	strbcc	r0, [r5, r8]
   13848:	add	r0, r8, #1
   1384c:	cmp	r0, r4
   13850:	movcc	r1, #36	; 0x24
   13854:	strbcc	r1, [r5, r0]
   13858:	add	r0, r8, #2
   1385c:	add	r8, r8, #3
   13860:	cmp	r0, r4
   13864:	movcc	r1, #39	; 0x27
   13868:	strbcc	r1, [r5, r0]
   1386c:	mov	r0, #1
   13870:	str	r0, [fp, #-56]	; 0xffffffc8
   13874:	ldr	r1, [fp, #-68]	; 0xffffffbc
   13878:	cmp	r8, r4
   1387c:	mov	r9, #0
   13880:	mov	sl, #1
   13884:	mov	r6, #48	; 0x30
   13888:	movcc	r0, #92	; 0x5c
   1388c:	strbcc	r0, [r5, r8]
   13890:	add	r0, r8, #1
   13894:	cmp	r1, #2
   13898:	beq	13c68 <__lxstat64@plt+0x2cc4>
   1389c:	add	r1, r7, #1
   138a0:	cmp	r1, lr
   138a4:	bcs	13c68 <__lxstat64@plt+0x2cc4>
   138a8:	ldrb	r1, [ip, r1]
   138ac:	sub	r1, r1, #48	; 0x30
   138b0:	uxtb	r1, r1
   138b4:	cmp	r1, #9
   138b8:	bhi	13c68 <__lxstat64@plt+0x2cc4>
   138bc:	cmp	r0, r4
   138c0:	movcc	r1, #48	; 0x30
   138c4:	strbcc	r1, [r5, r0]
   138c8:	add	r0, r8, #2
   138cc:	add	r8, r8, #3
   138d0:	cmp	r0, r4
   138d4:	movcc	r1, #48	; 0x30
   138d8:	strbcc	r1, [r5, r0]
   138dc:	b	13690 <__lxstat64@plt+0x26ec>
   138e0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   138e4:	mov	sl, #0
   138e8:	mov	r6, #63	; 0x3f
   138ec:	cmp	r0, #5
   138f0:	beq	13c70 <__lxstat64@plt+0x2ccc>
   138f4:	cmp	r0, #2
   138f8:	bne	13d18 <__lxstat64@plt+0x2d74>
   138fc:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13900:	mov	r9, #0
   13904:	tst	r0, #1
   13908:	beq	13690 <__lxstat64@plt+0x26ec>
   1390c:	b	13fe8 <__lxstat64@plt+0x3044>
   13910:	mov	r0, #118	; 0x76
   13914:	b	13a84 <__lxstat64@plt+0x2ae0>
   13918:	mov	r0, #1
   1391c:	mov	r6, #39	; 0x27
   13920:	str	r0, [sp, #60]	; 0x3c
   13924:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13928:	cmp	r0, #2
   1392c:	bne	13abc <__lxstat64@plt+0x2b18>
   13930:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13934:	tst	r0, #1
   13938:	bne	13fe8 <__lxstat64@plt+0x3044>
   1393c:	ldr	r2, [sp, #56]	; 0x38
   13940:	clz	r1, r4
   13944:	mov	sl, #0
   13948:	mov	r9, #1
   1394c:	lsr	r1, r1, #5
   13950:	cmp	r2, #0
   13954:	mov	r0, r2
   13958:	movwne	r0, #1
   1395c:	orrs	r0, r0, r1
   13960:	moveq	r2, r4
   13964:	moveq	r4, r0
   13968:	cmp	r8, r4
   1396c:	str	r2, [sp, #56]	; 0x38
   13970:	movcc	r0, #39	; 0x27
   13974:	strbcc	r0, [r5, r8]
   13978:	add	r0, r8, #1
   1397c:	cmp	r0, r4
   13980:	movcc	r1, #92	; 0x5c
   13984:	strbcc	r1, [r5, r0]
   13988:	add	r0, r8, #2
   1398c:	add	r8, r8, #3
   13990:	cmp	r0, r4
   13994:	movcc	r1, #39	; 0x27
   13998:	strbcc	r1, [r5, r0]
   1399c:	mov	r0, #0
   139a0:	str	r0, [fp, #-56]	; 0xffffffc8
   139a4:	b	13690 <__lxstat64@plt+0x26ec>
   139a8:	ldr	r0, [sp, #40]	; 0x28
   139ac:	str	r4, [sp, #88]	; 0x58
   139b0:	cmp	r0, #1
   139b4:	bne	13ac4 <__lxstat64@plt+0x2b20>
   139b8:	str	lr, [sp, #28]
   139bc:	bl	10e9c <__ctype_b_loc@plt>
   139c0:	ldr	r0, [r0]
   139c4:	ldr	ip, [fp, #-80]	; 0xffffffb0
   139c8:	mov	r2, #1
   139cc:	add	r0, r0, r6, lsl #1
   139d0:	ldrb	r0, [r0, #1]
   139d4:	ubfx	r9, r0, #6, #1
   139d8:	ldr	r0, [sp, #52]	; 0x34
   139dc:	cmp	r2, #1
   139e0:	orr	r0, r9, r0
   139e4:	bhi	13d20 <__lxstat64@plt+0x2d7c>
   139e8:	tst	r0, #1
   139ec:	beq	13d20 <__lxstat64@plt+0x2d7c>
   139f0:	ldr	lr, [sp, #28]
   139f4:	ldr	r4, [sp, #88]	; 0x58
   139f8:	b	13690 <__lxstat64@plt+0x26ec>
   139fc:	ldr	r1, [sp, #48]	; 0x30
   13a00:	mov	sl, #0
   13a04:	mov	r0, #92	; 0x5c
   13a08:	cmp	r1, #0
   13a0c:	beq	13a84 <__lxstat64@plt+0x2ae0>
   13a10:	mov	r6, #92	; 0x5c
   13a14:	mov	r9, #0
   13a18:	cmp	sl, #0
   13a1c:	bne	13a54 <__lxstat64@plt+0x2ab0>
   13a20:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13a24:	tst	r0, #1
   13a28:	beq	13a54 <__lxstat64@plt+0x2ab0>
   13a2c:	cmp	r8, r4
   13a30:	movcc	r0, #39	; 0x27
   13a34:	strbcc	r0, [r5, r8]
   13a38:	add	r0, r8, #1
   13a3c:	add	r8, r8, #2
   13a40:	cmp	r0, r4
   13a44:	movcc	r1, #39	; 0x27
   13a48:	strbcc	r1, [r5, r0]
   13a4c:	mov	r0, #0
   13a50:	str	r0, [fp, #-56]	; 0xffffffc8
   13a54:	mov	r1, r9
   13a58:	mov	r0, r6
   13a5c:	cmp	r8, r4
   13a60:	strbcc	r0, [r5, r8]
   13a64:	ldr	r0, [fp, #-48]	; 0xffffffd0
   13a68:	add	r8, r8, #1
   13a6c:	and	r0, r0, r1
   13a70:	str	r0, [fp, #-48]	; 0xffffffd0
   13a74:	add	r7, r7, #1
   13a78:	cmn	lr, #1
   13a7c:	bne	133bc <__lxstat64@plt+0x2418>
   13a80:	b	133c8 <__lxstat64@plt+0x2424>
   13a84:	ldr	r1, [sp, #84]	; 0x54
   13a88:	mov	sl, #0
   13a8c:	mov	r9, #0
   13a90:	tst	r1, #1
   13a94:	mov	r1, #0
   13a98:	beq	13690 <__lxstat64@plt+0x26ec>
   13a9c:	b	136d8 <__lxstat64@plt+0x2734>
   13aa0:	ldr	r0, [sp, #36]	; 0x24
   13aa4:	mov	r6, #0
   13aa8:	mov	sl, #0
   13aac:	mov	r9, #0
   13ab0:	cmp	r0, #0
   13ab4:	beq	13690 <__lxstat64@plt+0x26ec>
   13ab8:	b	13a74 <__lxstat64@plt+0x2ad0>
   13abc:	mov	r9, #1
   13ac0:	b	13690 <__lxstat64@plt+0x26ec>
   13ac4:	mov	r0, #0
   13ac8:	cmn	lr, #1
   13acc:	sub	r4, fp, #40	; 0x28
   13ad0:	str	r0, [fp, #-36]	; 0xffffffdc
   13ad4:	str	r0, [fp, #-40]	; 0xffffffd8
   13ad8:	bne	13aec <__lxstat64@plt+0x2b48>
   13adc:	mov	r0, ip
   13ae0:	bl	10ec0 <strlen@plt>
   13ae4:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13ae8:	mov	lr, r0
   13aec:	ldr	r0, [sp, #72]	; 0x48
   13af0:	mov	r9, #1
   13af4:	mov	r2, #0
   13af8:	str	lr, [sp, #28]
   13afc:	add	r0, r0, r7
   13b00:	str	r0, [sp, #20]
   13b04:	b	13b48 <__lxstat64@plt+0x2ba4>
   13b08:	ldr	r5, [sp, #44]	; 0x2c
   13b0c:	add	r5, r0, r5
   13b10:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13b14:	bl	10e00 <iswprint@plt>
   13b18:	cmp	r0, #0
   13b1c:	sub	r4, fp, #40	; 0x28
   13b20:	movwne	r0, #1
   13b24:	and	r9, r9, r0
   13b28:	mov	r0, r4
   13b2c:	bl	10dc4 <mbsinit@plt>
   13b30:	mov	r2, r5
   13b34:	ldr	lr, [sp, #28]
   13b38:	ldr	r5, [fp, #-84]	; 0xffffffac
   13b3c:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13b40:	cmp	r0, #0
   13b44:	bne	139d8 <__lxstat64@plt+0x2a34>
   13b48:	add	r0, r2, r7
   13b4c:	str	r2, [sp, #44]	; 0x2c
   13b50:	mov	r3, r4
   13b54:	add	r1, ip, r0
   13b58:	str	r0, [sp, #24]
   13b5c:	sub	r2, lr, r0
   13b60:	sub	r0, fp, #44	; 0x2c
   13b64:	bl	159dc <__lxstat64@plt+0x4a38>
   13b68:	cmp	r0, #0
   13b6c:	beq	13f10 <__lxstat64@plt+0x2f6c>
   13b70:	cmn	r0, #1
   13b74:	beq	13ecc <__lxstat64@plt+0x2f28>
   13b78:	ldr	lr, [sp, #28]
   13b7c:	cmn	r0, #2
   13b80:	beq	13ed4 <__lxstat64@plt+0x2f30>
   13b84:	ldr	r2, [sp, #64]	; 0x40
   13b88:	ldr	r4, [sp, #88]	; 0x58
   13b8c:	ldr	ip, [sp, #84]	; 0x54
   13b90:	cmp	r0, #2
   13b94:	mov	r1, #0
   13b98:	movwcc	r1, #1
   13b9c:	eor	r2, r2, #1
   13ba0:	orrs	r1, r2, r1
   13ba4:	bne	13b08 <__lxstat64@plt+0x2b64>
   13ba8:	ldr	r1, [sp, #44]	; 0x2c
   13bac:	ldr	r2, [sp, #20]
   13bb0:	add	r1, r2, r1
   13bb4:	sub	r2, r0, #1
   13bb8:	b	13bc8 <__lxstat64@plt+0x2c24>
   13bbc:	add	r1, r1, #1
   13bc0:	subs	r2, r2, #1
   13bc4:	beq	13b08 <__lxstat64@plt+0x2b64>
   13bc8:	ldrb	r3, [r1]
   13bcc:	sub	r3, r3, #91	; 0x5b
   13bd0:	cmp	r3, #33	; 0x21
   13bd4:	bhi	13bbc <__lxstat64@plt+0x2c18>
   13bd8:	add	r5, pc, #0
   13bdc:	ldr	pc, [r5, r3, lsl #2]
   13be0:	andeq	r3, r1, r4, asr #31
   13be4:	andeq	r3, r1, r4, asr #31
   13be8:			; <UNDEFINED> instruction: 0x00013bbc
   13bec:	andeq	r3, r1, r4, asr #31
   13bf0:			; <UNDEFINED> instruction: 0x00013bbc
   13bf4:	andeq	r3, r1, r4, asr #31
   13bf8:			; <UNDEFINED> instruction: 0x00013bbc
   13bfc:			; <UNDEFINED> instruction: 0x00013bbc
   13c00:			; <UNDEFINED> instruction: 0x00013bbc
   13c04:			; <UNDEFINED> instruction: 0x00013bbc
   13c08:			; <UNDEFINED> instruction: 0x00013bbc
   13c0c:			; <UNDEFINED> instruction: 0x00013bbc
   13c10:			; <UNDEFINED> instruction: 0x00013bbc
   13c14:			; <UNDEFINED> instruction: 0x00013bbc
   13c18:			; <UNDEFINED> instruction: 0x00013bbc
   13c1c:			; <UNDEFINED> instruction: 0x00013bbc
   13c20:			; <UNDEFINED> instruction: 0x00013bbc
   13c24:			; <UNDEFINED> instruction: 0x00013bbc
   13c28:			; <UNDEFINED> instruction: 0x00013bbc
   13c2c:			; <UNDEFINED> instruction: 0x00013bbc
   13c30:			; <UNDEFINED> instruction: 0x00013bbc
   13c34:			; <UNDEFINED> instruction: 0x00013bbc
   13c38:			; <UNDEFINED> instruction: 0x00013bbc
   13c3c:			; <UNDEFINED> instruction: 0x00013bbc
   13c40:			; <UNDEFINED> instruction: 0x00013bbc
   13c44:			; <UNDEFINED> instruction: 0x00013bbc
   13c48:			; <UNDEFINED> instruction: 0x00013bbc
   13c4c:			; <UNDEFINED> instruction: 0x00013bbc
   13c50:			; <UNDEFINED> instruction: 0x00013bbc
   13c54:			; <UNDEFINED> instruction: 0x00013bbc
   13c58:			; <UNDEFINED> instruction: 0x00013bbc
   13c5c:			; <UNDEFINED> instruction: 0x00013bbc
   13c60:			; <UNDEFINED> instruction: 0x00013bbc
   13c64:	andeq	r3, r1, r4, asr #31
   13c68:	mov	r8, r0
   13c6c:	b	13690 <__lxstat64@plt+0x26ec>
   13c70:	ldr	r0, [sp, #32]
   13c74:	cmp	r0, #0
   13c78:	beq	13d18 <__lxstat64@plt+0x2d74>
   13c7c:	add	r0, r7, #2
   13c80:	cmp	r0, lr
   13c84:	bcs	13d18 <__lxstat64@plt+0x2d74>
   13c88:	add	r1, r7, ip
   13c8c:	ldrb	r1, [r1, #1]
   13c90:	cmp	r1, #63	; 0x3f
   13c94:	bne	13d18 <__lxstat64@plt+0x2d74>
   13c98:	ldrb	r9, [ip, r0]
   13c9c:	sub	r2, r9, #33	; 0x21
   13ca0:	cmp	r2, #29
   13ca4:	bhi	13d18 <__lxstat64@plt+0x2d74>
   13ca8:	movw	r1, #20929	; 0x51c1
   13cac:	mov	r3, #1
   13cb0:	movt	r1, #14336	; 0x3800
   13cb4:	tst	r1, r3, lsl r2
   13cb8:	beq	13d18 <__lxstat64@plt+0x2d74>
   13cbc:	ldr	r1, [fp, #-76]	; 0xffffffb4
   13cc0:	tst	r1, #1
   13cc4:	bne	13fe8 <__lxstat64@plt+0x3044>
   13cc8:	cmp	r8, r4
   13ccc:	add	r2, r8, #1
   13cd0:	mov	r6, r9
   13cd4:	mov	r7, r0
   13cd8:	mov	r9, #0
   13cdc:	movcc	r1, #63	; 0x3f
   13ce0:	strbcc	r1, [r5, r8]
   13ce4:	cmp	r2, r4
   13ce8:	movcc	r1, #34	; 0x22
   13cec:	strbcc	r1, [r5, r2]
   13cf0:	add	r2, r8, #2
   13cf4:	cmp	r2, r4
   13cf8:	movcc	r1, #34	; 0x22
   13cfc:	strbcc	r1, [r5, r2]
   13d00:	add	r2, r8, #3
   13d04:	add	r8, r8, #4
   13d08:	cmp	r2, r4
   13d0c:	movcc	r1, #63	; 0x3f
   13d10:	strbcc	r1, [r5, r2]
   13d14:	b	13690 <__lxstat64@plt+0x26ec>
   13d18:	mov	r9, #0
   13d1c:	b	13690 <__lxstat64@plt+0x26ec>
   13d20:	ldr	lr, [sp, #28]
   13d24:	ldr	r4, [fp, #-56]	; 0xffffffc8
   13d28:	add	r1, r2, r7
   13d2c:	mov	r2, #0
   13d30:	str	r1, [sp, #44]	; 0x2c
   13d34:	tst	r0, #1
   13d38:	bne	13e54 <__lxstat64@plt+0x2eb0>
   13d3c:	ldr	r1, [fp, #-76]	; 0xffffffb4
   13d40:	tst	r1, #1
   13d44:	bne	13fe4 <__lxstat64@plt+0x3040>
   13d48:	ldr	r1, [fp, #-68]	; 0xffffffbc
   13d4c:	subs	r2, r1, #2
   13d50:	movwne	r2, #1
   13d54:	orr	r2, r2, r4
   13d58:	tst	r2, #1
   13d5c:	bne	13da0 <__lxstat64@plt+0x2dfc>
   13d60:	ldr	r1, [sp, #88]	; 0x58
   13d64:	add	r2, r8, #1
   13d68:	mov	r4, #1
   13d6c:	cmp	r8, r1
   13d70:	movcc	r1, #39	; 0x27
   13d74:	strbcc	r1, [r5, r8]
   13d78:	ldr	r1, [sp, #88]	; 0x58
   13d7c:	cmp	r2, r1
   13d80:	movcc	r1, #36	; 0x24
   13d84:	strbcc	r1, [r5, r2]
   13d88:	ldr	r1, [sp, #88]	; 0x58
   13d8c:	add	r2, r8, #2
   13d90:	add	r8, r8, #3
   13d94:	cmp	r2, r1
   13d98:	movcc	r1, #39	; 0x27
   13d9c:	strbcc	r1, [r5, r2]
   13da0:	ldr	r1, [sp, #88]	; 0x58
   13da4:	add	r2, r8, #1
   13da8:	cmp	r8, r1
   13dac:	movcc	r1, #92	; 0x5c
   13db0:	strbcc	r1, [r5, r8]
   13db4:	ldr	r1, [sp, #88]	; 0x58
   13db8:	cmp	r2, r1
   13dbc:	bcs	13dd0 <__lxstat64@plt+0x2e2c>
   13dc0:	uxtb	r3, r6
   13dc4:	mov	r1, #48	; 0x30
   13dc8:	orr	r3, r1, r3, lsr #6
   13dcc:	strb	r3, [r5, r2]
   13dd0:	ldr	r1, [sp, #88]	; 0x58
   13dd4:	add	r2, r8, #2
   13dd8:	add	r8, r8, #3
   13ddc:	cmp	r2, r1
   13de0:	lsrcc	r3, r6, #3
   13de4:	movcc	r1, #6
   13de8:	bficc	r3, r1, #3, #29
   13dec:	mov	r1, #6
   13df0:	bfi	r6, r1, #3, #29
   13df4:	strbcc	r3, [r5, r2]
   13df8:	mov	r2, #1
   13dfc:	b	13e7c <__lxstat64@plt+0x2ed8>
   13e00:	ldr	r1, [sp, #88]	; 0x58
   13e04:	ldr	r5, [fp, #-84]	; 0xffffffac
   13e08:	ldr	r4, [sp, #88]	; 0x58
   13e0c:	cmp	r8, r1
   13e10:	movcc	r1, #39	; 0x27
   13e14:	strbcc	r1, [r5, r8]
   13e18:	add	r1, r8, #1
   13e1c:	add	r8, r8, #2
   13e20:	cmp	r1, r4
   13e24:	movcc	r4, #39	; 0x27
   13e28:	strbcc	r4, [r5, r1]
   13e2c:	mov	r4, #0
   13e30:	ldr	r1, [sp, #88]	; 0x58
   13e34:	cmp	r8, r1
   13e38:	ldr	r1, [sp, #72]	; 0x48
   13e3c:	strbcc	r6, [r5, r8]
   13e40:	add	r8, r8, #1
   13e44:	ldrb	r6, [r1, r7]
   13e48:	mov	r7, r3
   13e4c:	tst	r0, #1
   13e50:	beq	13d3c <__lxstat64@plt+0x2d98>
   13e54:	ldr	r1, [fp, #-52]	; 0xffffffcc
   13e58:	tst	r1, #1
   13e5c:	beq	13e74 <__lxstat64@plt+0x2ed0>
   13e60:	ldr	r1, [sp, #88]	; 0x58
   13e64:	cmp	r8, r1
   13e68:	movcc	r1, #92	; 0x5c
   13e6c:	strbcc	r1, [r5, r8]
   13e70:	add	r8, r8, #1
   13e74:	mov	r1, #0
   13e78:	str	r1, [fp, #-52]	; 0xffffffcc
   13e7c:	ldr	r1, [sp, #44]	; 0x2c
   13e80:	add	r3, r7, #1
   13e84:	and	sl, r2, #1
   13e88:	cmp	r1, r3
   13e8c:	bls	13eb0 <__lxstat64@plt+0x2f0c>
   13e90:	cmp	sl, #0
   13e94:	mvn	r5, r4
   13e98:	movwne	sl, #1
   13e9c:	orr	r5, r5, sl
   13ea0:	tst	r5, #1
   13ea4:	beq	13e00 <__lxstat64@plt+0x2e5c>
   13ea8:	ldr	r5, [fp, #-84]	; 0xffffffac
   13eac:	b	13e30 <__lxstat64@plt+0x2e8c>
   13eb0:	str	r4, [fp, #-56]	; 0xffffffc8
   13eb4:	ldr	r4, [sp, #88]	; 0x58
   13eb8:	cmp	sl, #0
   13ebc:	movwne	sl, #1
   13ec0:	cmp	sl, #0
   13ec4:	beq	13a20 <__lxstat64@plt+0x2a7c>
   13ec8:	b	13a54 <__lxstat64@plt+0x2ab0>
   13ecc:	mov	r9, #0
   13ed0:	b	13f10 <__lxstat64@plt+0x2f6c>
   13ed4:	ldr	r0, [sp, #24]
   13ed8:	mov	r9, #0
   13edc:	cmp	lr, r0
   13ee0:	bls	13f10 <__lxstat64@plt+0x2f6c>
   13ee4:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13ee8:	ldr	r2, [sp, #44]	; 0x2c
   13eec:	add	r0, ip, r7
   13ef0:	ldrb	r1, [r0, r2]
   13ef4:	cmp	r1, #0
   13ef8:	beq	139d8 <__lxstat64@plt+0x2a34>
   13efc:	add	r2, r2, #1
   13f00:	add	r1, r7, r2
   13f04:	cmp	r1, lr
   13f08:	bcc	13ef0 <__lxstat64@plt+0x2f4c>
   13f0c:	b	139d8 <__lxstat64@plt+0x2a34>
   13f10:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13f14:	ldr	r2, [sp, #44]	; 0x2c
   13f18:	b	139d8 <__lxstat64@plt+0x2a34>
   13f1c:	mov	lr, r7
   13f20:	b	13f28 <__lxstat64@plt+0x2f84>
   13f24:	mvn	lr, #0
   13f28:	ldr	r1, [fp, #-68]	; 0xffffffbc
   13f2c:	ldr	r2, [fp, #-76]	; 0xffffffb4
   13f30:	eor	r0, r1, #2
   13f34:	orr	r0, r0, r8
   13f38:	clz	r0, r0
   13f3c:	lsr	r0, r0, #5
   13f40:	tst	r2, r0
   13f44:	bne	13fe8 <__lxstat64@plt+0x3044>
   13f48:	subs	r0, r1, #2
   13f4c:	movwne	r0, #1
   13f50:	orr	r0, r2, r0
   13f54:	tst	r0, #1
   13f58:	ldreq	r0, [sp, #60]	; 0x3c
   13f5c:	eoreq	r0, r0, #1
   13f60:	tsteq	r0, #1
   13f64:	bne	1407c <__lxstat64@plt+0x30d8>
   13f68:	ldr	r0, [fp, #-48]	; 0xffffffd0
   13f6c:	mov	sl, lr
   13f70:	tst	r0, #1
   13f74:	bne	14048 <__lxstat64@plt+0x30a4>
   13f78:	ldr	r6, [sp, #56]	; 0x38
   13f7c:	mov	r9, #0
   13f80:	cmp	r6, #0
   13f84:	beq	14074 <__lxstat64@plt+0x30d0>
   13f88:	ldr	r0, [sp, #84]	; 0x54
   13f8c:	mov	r1, #0
   13f90:	mov	r7, #2
   13f94:	cmp	r4, #0
   13f98:	str	r1, [fp, #-48]	; 0xffffffd0
   13f9c:	mov	r1, #0
   13fa0:	str	r1, [fp, #-76]	; 0xffffffb4
   13fa4:	beq	13144 <__lxstat64@plt+0x21a0>
   13fa8:	b	1407c <__lxstat64@plt+0x30d8>
   13fac:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13fb0:	ldr	r1, [fp, #12]
   13fb4:	ldr	r2, [fp, #-68]	; 0xffffffbc
   13fb8:	mov	lr, r4
   13fbc:	mov	r4, r6
   13fc0:	b	14008 <__lxstat64@plt+0x3064>
   13fc4:	tst	ip, #1
   13fc8:	ldr	r5, [fp, #-84]	; 0xffffffac
   13fcc:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13fd0:	ldr	r1, [fp, #12]
   13fd4:	mov	r0, #2
   13fd8:	movwne	r0, #4
   13fdc:	mov	r2, r0
   13fe0:	b	14008 <__lxstat64@plt+0x3064>
   13fe4:	ldr	r4, [sp, #88]	; 0x58
   13fe8:	ldr	r1, [sp, #84]	; 0x54
   13fec:	mov	r0, #2
   13ff0:	tst	r1, #1
   13ff4:	movwne	r0, #4
   13ff8:	ldr	r2, [fp, #-68]	; 0xffffffbc
   13ffc:	ldr	r1, [fp, #12]
   14000:	cmp	r2, #2
   14004:	moveq	r2, r0
   14008:	mov	r0, #0
   1400c:	bic	r1, r1, #2
   14010:	str	r2, [sp]
   14014:	mov	r2, ip
   14018:	mov	r3, lr
   1401c:	str	r0, [sp, #8]
   14020:	ldr	r0, [sp, #76]	; 0x4c
   14024:	str	r1, [sp, #4]
   14028:	mov	r1, r4
   1402c:	str	r0, [sp, #12]
   14030:	ldr	r0, [sp, #80]	; 0x50
   14034:	str	r0, [sp, #16]
   14038:	mov	r0, r5
   1403c:	bl	130b4 <__lxstat64@plt+0x2110>
   14040:	mov	r8, r0
   14044:	b	140c8 <__lxstat64@plt+0x3124>
   14048:	mov	r0, #5
   1404c:	ldr	r1, [sp, #56]	; 0x38
   14050:	ldr	r2, [fp, #-80]	; 0xffffffb0
   14054:	mov	r3, sl
   14058:	str	r0, [sp]
   1405c:	ldr	r0, [fp, #12]
   14060:	str	r0, [sp, #4]
   14064:	ldr	r0, [fp, #16]
   14068:	str	r0, [sp, #8]
   1406c:	ldr	r0, [sp, #76]	; 0x4c
   14070:	b	1402c <__lxstat64@plt+0x3088>
   14074:	mov	r0, #0
   14078:	str	r0, [fp, #-76]	; 0xffffffb4
   1407c:	ldr	r1, [fp, #-88]	; 0xffffffa8
   14080:	cmp	r1, #0
   14084:	beq	140bc <__lxstat64@plt+0x3118>
   14088:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1408c:	tst	r0, #1
   14090:	bne	140bc <__lxstat64@plt+0x3118>
   14094:	ldrb	r0, [r1]
   14098:	cmp	r0, #0
   1409c:	beq	140bc <__lxstat64@plt+0x3118>
   140a0:	add	r1, r1, #1
   140a4:	cmp	r8, r4
   140a8:	strbcc	r0, [r5, r8]
   140ac:	add	r8, r8, #1
   140b0:	ldrb	r0, [r1], #1
   140b4:	cmp	r0, #0
   140b8:	bne	140a4 <__lxstat64@plt+0x3100>
   140bc:	cmp	r8, r4
   140c0:	movcc	r0, #0
   140c4:	strbcc	r0, [r5, r8]
   140c8:	mov	r0, r8
   140cc:	sub	sp, fp, #28
   140d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   140d4:	mov	r0, #4
   140d8:	b	13ff8 <__lxstat64@plt+0x3054>
   140dc:	bl	10f98 <abort@plt>
   140e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   140e4:	add	fp, sp, #28
   140e8:	sub	sp, sp, #28
   140ec:	movw	r5, #29016	; 0x7158
   140f0:	cmp	r2, #0
   140f4:	mov	r4, r1
   140f8:	mov	r7, r0
   140fc:	str	r0, [sp, #20]
   14100:	movt	r5, #2
   14104:	movne	r5, r2
   14108:	bl	10ecc <__errno_location@plt>
   1410c:	mov	sl, r0
   14110:	ldr	r2, [r5, #40]	; 0x28
   14114:	ldr	r3, [r5, #44]	; 0x2c
   14118:	ldm	r5, {r0, r1}
   1411c:	orr	r8, r1, #1
   14120:	add	r9, r5, #8
   14124:	mov	r1, #0
   14128:	ldr	r6, [sl]
   1412c:	stm	sp, {r0, r8, r9}
   14130:	mov	r0, #0
   14134:	str	r2, [sp, #12]
   14138:	str	r3, [sp, #16]
   1413c:	mov	r2, r7
   14140:	mov	r3, r4
   14144:	str	r6, [sp, #24]
   14148:	mov	r6, r4
   1414c:	bl	130b4 <__lxstat64@plt+0x2110>
   14150:	add	r7, r0, #1
   14154:	mov	r0, r7
   14158:	bl	14fec <__lxstat64@plt+0x4048>
   1415c:	mov	r4, r0
   14160:	ldr	r0, [r5]
   14164:	ldr	r2, [r5, #44]	; 0x2c
   14168:	ldr	r1, [r5, #40]	; 0x28
   1416c:	mov	r3, r6
   14170:	stm	sp, {r0, r8, r9}
   14174:	str	r2, [sp, #16]
   14178:	ldr	r2, [sp, #20]
   1417c:	str	r1, [sp, #12]
   14180:	mov	r0, r4
   14184:	mov	r1, r7
   14188:	bl	130b4 <__lxstat64@plt+0x2110>
   1418c:	ldr	r0, [sp, #24]
   14190:	str	r0, [sl]
   14194:	mov	r0, r4
   14198:	sub	sp, fp, #28
   1419c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   141a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   141a4:	add	fp, sp, #28
   141a8:	sub	sp, sp, #36	; 0x24
   141ac:	movw	r8, #29016	; 0x7158
   141b0:	cmp	r3, #0
   141b4:	mov	r4, r2
   141b8:	str	r2, [sp, #24]
   141bc:	mov	r5, r1
   141c0:	mov	r6, r0
   141c4:	str	r0, [sp, #20]
   141c8:	movt	r8, #2
   141cc:	movne	r8, r3
   141d0:	bl	10ecc <__errno_location@plt>
   141d4:	str	r0, [sp, #28]
   141d8:	ldr	r1, [r8, #40]	; 0x28
   141dc:	ldr	r2, [r8, #44]	; 0x2c
   141e0:	ldr	r7, [r0]
   141e4:	cmp	r4, #0
   141e8:	add	sl, r8, #8
   141ec:	mov	r0, #0
   141f0:	ldm	r8, {r3, r9}
   141f4:	orreq	r9, r9, #1
   141f8:	stm	sp, {r3, r9, sl}
   141fc:	str	r1, [sp, #12]
   14200:	str	r2, [sp, #16]
   14204:	mov	r1, #0
   14208:	mov	r2, r6
   1420c:	mov	r3, r5
   14210:	str	r7, [sp, #32]
   14214:	mov	r7, r5
   14218:	bl	130b4 <__lxstat64@plt+0x2110>
   1421c:	add	r4, r0, #1
   14220:	mov	r5, r0
   14224:	mov	r0, r4
   14228:	bl	14fec <__lxstat64@plt+0x4048>
   1422c:	mov	r6, r0
   14230:	ldr	r0, [r8]
   14234:	ldr	r2, [r8, #44]	; 0x2c
   14238:	ldr	r1, [r8, #40]	; 0x28
   1423c:	mov	r3, r7
   14240:	stm	sp, {r0, r9, sl}
   14244:	str	r2, [sp, #16]
   14248:	ldr	r2, [sp, #20]
   1424c:	str	r1, [sp, #12]
   14250:	mov	r0, r6
   14254:	mov	r1, r4
   14258:	bl	130b4 <__lxstat64@plt+0x2110>
   1425c:	ldr	r0, [sp, #24]
   14260:	ldr	r1, [sp, #32]
   14264:	ldr	r2, [sp, #28]
   14268:	cmp	r0, #0
   1426c:	str	r1, [r2]
   14270:	strne	r5, [r0]
   14274:	mov	r0, r6
   14278:	sub	sp, fp, #28
   1427c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14280:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   14284:	add	fp, sp, #24
   14288:	movw	r5, #28908	; 0x70ec
   1428c:	movw	r8, #28904	; 0x70e8
   14290:	movt	r5, #2
   14294:	movt	r8, #2
   14298:	ldr	r0, [r5]
   1429c:	ldr	r4, [r8]
   142a0:	cmp	r0, #2
   142a4:	blt	142d0 <__lxstat64@plt+0x332c>
   142a8:	add	r7, r4, #12
   142ac:	mov	r6, #0
   142b0:	ldr	r0, [r7, r6, lsl #3]
   142b4:	bl	158d4 <__lxstat64@plt+0x4930>
   142b8:	ldr	r1, [r5]
   142bc:	add	r2, r6, #2
   142c0:	add	r0, r6, #1
   142c4:	mov	r6, r0
   142c8:	cmp	r2, r1
   142cc:	blt	142b0 <__lxstat64@plt+0x330c>
   142d0:	ldr	r0, [r4, #4]
   142d4:	movw	r9, #29064	; 0x7188
   142d8:	movw	r7, #28912	; 0x70f0
   142dc:	movt	r9, #2
   142e0:	movt	r7, #2
   142e4:	cmp	r0, r9
   142e8:	beq	142f8 <__lxstat64@plt+0x3354>
   142ec:	bl	158d4 <__lxstat64@plt+0x4930>
   142f0:	mov	r0, #256	; 0x100
   142f4:	stm	r7, {r0, r9}
   142f8:	cmp	r4, r7
   142fc:	beq	1430c <__lxstat64@plt+0x3368>
   14300:	mov	r0, r4
   14304:	bl	158d4 <__lxstat64@plt+0x4930>
   14308:	str	r7, [r8]
   1430c:	mov	r0, #1
   14310:	str	r0, [r5]
   14314:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   14318:	movw	r3, #29016	; 0x7158
   1431c:	mvn	r2, #0
   14320:	movt	r3, #2
   14324:	b	14328 <__lxstat64@plt+0x3384>
   14328:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1432c:	add	fp, sp, #28
   14330:	sub	sp, sp, #44	; 0x2c
   14334:	mov	r7, r3
   14338:	str	r2, [sp, #36]	; 0x24
   1433c:	str	r1, [sp, #32]
   14340:	mov	r5, r0
   14344:	bl	10ecc <__errno_location@plt>
   14348:	cmp	r5, #0
   1434c:	bmi	144bc <__lxstat64@plt+0x3518>
   14350:	cmn	r5, #-2147483647	; 0x80000001
   14354:	beq	144bc <__lxstat64@plt+0x3518>
   14358:	movw	r8, #28908	; 0x70ec
   1435c:	movw	r4, #28904	; 0x70e8
   14360:	str	r0, [sp, #28]
   14364:	ldr	r0, [r0]
   14368:	movt	r8, #2
   1436c:	movt	r4, #2
   14370:	ldr	r1, [r8]
   14374:	ldr	r6, [r4]
   14378:	str	r0, [sp, #24]
   1437c:	cmp	r1, r5
   14380:	ble	1438c <__lxstat64@plt+0x33e8>
   14384:	mov	sl, r6
   14388:	b	143f8 <__lxstat64@plt+0x3454>
   1438c:	movw	r9, #28912	; 0x70f0
   14390:	mov	r0, #8
   14394:	str	r1, [fp, #-32]	; 0xffffffe0
   14398:	sub	r1, r5, r1
   1439c:	mvn	r3, #-2147483648	; 0x80000000
   143a0:	movt	r9, #2
   143a4:	str	r0, [sp]
   143a8:	add	r2, r1, #1
   143ac:	sub	r1, fp, #32
   143b0:	subs	r0, r6, r9
   143b4:	movne	r0, r6
   143b8:	bl	151ec <__lxstat64@plt+0x4248>
   143bc:	mov	sl, r0
   143c0:	cmp	r6, r9
   143c4:	str	r0, [r4]
   143c8:	bne	143d4 <__lxstat64@plt+0x3430>
   143cc:	ldrd	r0, [r9]
   143d0:	stm	sl, {r0, r1}
   143d4:	ldr	r1, [r8]
   143d8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   143dc:	add	r0, sl, r1, lsl #3
   143e0:	sub	r1, r2, r1
   143e4:	lsl	r2, r1, #3
   143e8:	mov	r1, #0
   143ec:	bl	10ef0 <memset@plt>
   143f0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   143f4:	str	r0, [r8]
   143f8:	mov	r9, sl
   143fc:	ldm	r7, {r0, r1}
   14400:	orr	r8, r1, #1
   14404:	add	r1, r7, #8
   14408:	ldr	r2, [r7, #40]	; 0x28
   1440c:	ldr	r3, [r7, #44]	; 0x2c
   14410:	ldr	r6, [r9, r5, lsl #3]!
   14414:	str	r1, [sp, #20]
   14418:	ldr	r4, [r9, #4]!
   1441c:	stm	sp, {r0, r8}
   14420:	add	r0, sp, #8
   14424:	stm	r0, {r1, r2, r3}
   14428:	ldr	r2, [sp, #32]
   1442c:	ldr	r3, [sp, #36]	; 0x24
   14430:	mov	r1, r6
   14434:	mov	r0, r4
   14438:	bl	130b4 <__lxstat64@plt+0x2110>
   1443c:	cmp	r6, r0
   14440:	bhi	144a4 <__lxstat64@plt+0x3500>
   14444:	add	r6, r0, #1
   14448:	movw	r0, #29064	; 0x7188
   1444c:	movt	r0, #2
   14450:	str	r6, [sl, r5, lsl #3]
   14454:	cmp	r4, r0
   14458:	beq	14464 <__lxstat64@plt+0x34c0>
   1445c:	mov	r0, r4
   14460:	bl	158d4 <__lxstat64@plt+0x4930>
   14464:	mov	r0, r6
   14468:	bl	14fec <__lxstat64@plt+0x4048>
   1446c:	str	r0, [r9]
   14470:	mov	r4, r0
   14474:	add	r3, sp, #8
   14478:	ldr	r0, [r7]
   1447c:	ldr	r1, [r7, #40]	; 0x28
   14480:	ldr	r2, [r7, #44]	; 0x2c
   14484:	stm	sp, {r0, r8}
   14488:	ldr	r0, [sp, #20]
   1448c:	stm	r3, {r0, r1, r2}
   14490:	ldr	r2, [sp, #32]
   14494:	ldr	r3, [sp, #36]	; 0x24
   14498:	mov	r0, r4
   1449c:	mov	r1, r6
   144a0:	bl	130b4 <__lxstat64@plt+0x2110>
   144a4:	ldr	r0, [sp, #28]
   144a8:	ldr	r1, [sp, #24]
   144ac:	str	r1, [r0]
   144b0:	mov	r0, r4
   144b4:	sub	sp, fp, #28
   144b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   144bc:	bl	10f98 <abort@plt>
   144c0:	movw	r3, #29016	; 0x7158
   144c4:	movt	r3, #2
   144c8:	b	14328 <__lxstat64@plt+0x3384>
   144cc:	movw	r3, #29016	; 0x7158
   144d0:	mov	r1, r0
   144d4:	mov	r0, #0
   144d8:	mvn	r2, #0
   144dc:	movt	r3, #2
   144e0:	b	14328 <__lxstat64@plt+0x3384>
   144e4:	movw	r3, #29016	; 0x7158
   144e8:	mov	r2, r1
   144ec:	mov	r1, r0
   144f0:	mov	r0, #0
   144f4:	movt	r3, #2
   144f8:	b	14328 <__lxstat64@plt+0x3384>
   144fc:	push	{fp, lr}
   14500:	mov	fp, sp
   14504:	sub	sp, sp, #48	; 0x30
   14508:	vmov.i32	q8, #0	; 0x00000000
   1450c:	mov	ip, #32
   14510:	mov	r3, sp
   14514:	mov	lr, r2
   14518:	cmp	r1, #10
   1451c:	add	r2, r3, #16
   14520:	vst1.64	{d16-d17}, [r3], ip
   14524:	vst1.64	{d16-d17}, [r2]
   14528:	vst1.64	{d16-d17}, [r3]
   1452c:	beq	1454c <__lxstat64@plt+0x35a8>
   14530:	str	r1, [sp]
   14534:	mov	r3, sp
   14538:	mov	r1, lr
   1453c:	mvn	r2, #0
   14540:	bl	14328 <__lxstat64@plt+0x3384>
   14544:	mov	sp, fp
   14548:	pop	{fp, pc}
   1454c:	bl	10f98 <abort@plt>
   14550:	push	{r4, sl, fp, lr}
   14554:	add	fp, sp, #8
   14558:	sub	sp, sp, #48	; 0x30
   1455c:	vmov.i32	q8, #0	; 0x00000000
   14560:	mov	ip, r3
   14564:	mov	r3, sp
   14568:	mov	lr, #32
   1456c:	cmp	r1, #10
   14570:	add	r4, r3, #16
   14574:	vst1.64	{d16-d17}, [r3], lr
   14578:	vst1.64	{d16-d17}, [r4]
   1457c:	vst1.64	{d16-d17}, [r3]
   14580:	beq	145a0 <__lxstat64@plt+0x35fc>
   14584:	str	r1, [sp]
   14588:	mov	r1, r2
   1458c:	mov	r3, sp
   14590:	mov	r2, ip
   14594:	bl	14328 <__lxstat64@plt+0x3384>
   14598:	sub	sp, fp, #8
   1459c:	pop	{r4, sl, fp, pc}
   145a0:	bl	10f98 <abort@plt>
   145a4:	push	{fp, lr}
   145a8:	mov	fp, sp
   145ac:	sub	sp, sp, #48	; 0x30
   145b0:	vmov.i32	q8, #0	; 0x00000000
   145b4:	mov	r3, sp
   145b8:	mov	ip, #32
   145bc:	cmp	r0, #10
   145c0:	add	r2, r3, #16
   145c4:	vst1.64	{d16-d17}, [r3], ip
   145c8:	vst1.64	{d16-d17}, [r2]
   145cc:	vst1.64	{d16-d17}, [r3]
   145d0:	beq	145f0 <__lxstat64@plt+0x364c>
   145d4:	str	r0, [sp]
   145d8:	mov	r3, sp
   145dc:	mov	r0, #0
   145e0:	mvn	r2, #0
   145e4:	bl	14328 <__lxstat64@plt+0x3384>
   145e8:	mov	sp, fp
   145ec:	pop	{fp, pc}
   145f0:	bl	10f98 <abort@plt>
   145f4:	push	{fp, lr}
   145f8:	mov	fp, sp
   145fc:	sub	sp, sp, #48	; 0x30
   14600:	vmov.i32	q8, #0	; 0x00000000
   14604:	mov	r3, sp
   14608:	mov	ip, #32
   1460c:	cmp	r0, #10
   14610:	add	lr, r3, #16
   14614:	vst1.64	{d16-d17}, [r3], ip
   14618:	vst1.64	{d16-d17}, [lr]
   1461c:	vst1.64	{d16-d17}, [r3]
   14620:	beq	1463c <__lxstat64@plt+0x3698>
   14624:	str	r0, [sp]
   14628:	mov	r3, sp
   1462c:	mov	r0, #0
   14630:	bl	14328 <__lxstat64@plt+0x3384>
   14634:	mov	sp, fp
   14638:	pop	{fp, pc}
   1463c:	bl	10f98 <abort@plt>
   14640:	push	{r4, sl, fp, lr}
   14644:	add	fp, sp, #8
   14648:	sub	sp, sp, #48	; 0x30
   1464c:	mov	lr, r0
   14650:	movw	r0, #29016	; 0x7158
   14654:	mov	ip, r1
   14658:	mov	r1, #32
   1465c:	mov	r4, #1
   14660:	movt	r0, #2
   14664:	add	r3, r0, #16
   14668:	vld1.64	{d16-d17}, [r0], r1
   1466c:	vld1.64	{d20-d21}, [r0]
   14670:	vld1.64	{d18-d19}, [r3]
   14674:	mov	r3, sp
   14678:	add	r0, r3, #32
   1467c:	add	r1, r3, #16
   14680:	vst1.64	{d20-d21}, [r0]
   14684:	mov	r0, #28
   14688:	vst1.64	{d18-d19}, [r1]
   1468c:	mov	r1, r3
   14690:	and	r0, r0, r2, lsr #3
   14694:	and	r2, r2, #31
   14698:	vst1.64	{d16-d17}, [r1], r0
   1469c:	ldr	r0, [r1, #8]
   146a0:	bic	r4, r4, r0, lsr r2
   146a4:	eor	r0, r0, r4, lsl r2
   146a8:	mov	r2, ip
   146ac:	str	r0, [r1, #8]
   146b0:	mov	r0, #0
   146b4:	mov	r1, lr
   146b8:	bl	14328 <__lxstat64@plt+0x3384>
   146bc:	sub	sp, fp, #8
   146c0:	pop	{r4, sl, fp, pc}
   146c4:	push	{fp, lr}
   146c8:	mov	fp, sp
   146cc:	sub	sp, sp, #48	; 0x30
   146d0:	mov	ip, r0
   146d4:	movw	r0, #29016	; 0x7158
   146d8:	mov	r2, #32
   146dc:	movt	r0, #2
   146e0:	add	r3, r0, #16
   146e4:	vld1.64	{d16-d17}, [r0], r2
   146e8:	vld1.64	{d20-d21}, [r0]
   146ec:	vld1.64	{d18-d19}, [r3]
   146f0:	mov	r3, sp
   146f4:	add	r0, r3, #32
   146f8:	add	r2, r3, #16
   146fc:	vst1.64	{d20-d21}, [r0]
   14700:	mov	r0, #28
   14704:	vst1.64	{d18-d19}, [r2]
   14708:	mov	r2, r3
   1470c:	and	r0, r0, r1, lsr #3
   14710:	and	r1, r1, #31
   14714:	vst1.64	{d16-d17}, [r2], r0
   14718:	mov	r0, #1
   1471c:	ldr	lr, [r2, #8]
   14720:	bic	r0, r0, lr, lsr r1
   14724:	eor	r0, lr, r0, lsl r1
   14728:	mov	r1, ip
   1472c:	str	r0, [r2, #8]
   14730:	mov	r0, #0
   14734:	mvn	r2, #0
   14738:	bl	14328 <__lxstat64@plt+0x3384>
   1473c:	mov	sp, fp
   14740:	pop	{fp, pc}
   14744:	push	{fp, lr}
   14748:	mov	fp, sp
   1474c:	sub	sp, sp, #48	; 0x30
   14750:	mov	r1, r0
   14754:	movw	r0, #29016	; 0x7158
   14758:	mov	r3, #32
   1475c:	movt	r0, #2
   14760:	add	r2, r0, #16
   14764:	vld1.64	{d16-d17}, [r0], r3
   14768:	mov	r3, sp
   1476c:	vld1.64	{d18-d19}, [r2]
   14770:	vld1.64	{d20-d21}, [r0]
   14774:	add	r2, r3, #16
   14778:	add	r0, r3, #32
   1477c:	vst1.64	{d18-d19}, [r2]
   14780:	vst1.64	{d20-d21}, [r0]
   14784:	mov	r0, #12
   14788:	mov	r2, r3
   1478c:	vst1.64	{d16-d17}, [r2], r0
   14790:	ldr	r0, [r2]
   14794:	orr	r0, r0, #67108864	; 0x4000000
   14798:	str	r0, [r2]
   1479c:	mov	r0, #0
   147a0:	mvn	r2, #0
   147a4:	bl	14328 <__lxstat64@plt+0x3384>
   147a8:	mov	sp, fp
   147ac:	pop	{fp, pc}
   147b0:	push	{fp, lr}
   147b4:	mov	fp, sp
   147b8:	sub	sp, sp, #48	; 0x30
   147bc:	mov	ip, r1
   147c0:	mov	r1, r0
   147c4:	movw	r0, #29016	; 0x7158
   147c8:	mov	r2, #32
   147cc:	movt	r0, #2
   147d0:	add	r3, r0, #16
   147d4:	vld1.64	{d16-d17}, [r0], r2
   147d8:	vld1.64	{d18-d19}, [r3]
   147dc:	vld1.64	{d20-d21}, [r0]
   147e0:	mov	r3, sp
   147e4:	add	r2, r3, #16
   147e8:	add	r0, r3, #32
   147ec:	vst1.64	{d18-d19}, [r2]
   147f0:	vst1.64	{d20-d21}, [r0]
   147f4:	mov	r0, #12
   147f8:	mov	r2, r3
   147fc:	vst1.64	{d16-d17}, [r2], r0
   14800:	ldr	r0, [r2]
   14804:	orr	r0, r0, #67108864	; 0x4000000
   14808:	str	r0, [r2]
   1480c:	mov	r0, #0
   14810:	mov	r2, ip
   14814:	bl	14328 <__lxstat64@plt+0x3384>
   14818:	mov	sp, fp
   1481c:	pop	{fp, pc}
   14820:	push	{r4, sl, fp, lr}
   14824:	add	fp, sp, #8
   14828:	sub	sp, sp, #96	; 0x60
   1482c:	vmov.i32	q8, #0	; 0x00000000
   14830:	mov	ip, r2
   14834:	mov	r2, sp
   14838:	mov	r4, #28
   1483c:	cmp	r1, #10
   14840:	mov	r3, r2
   14844:	add	lr, r2, #16
   14848:	vst1.64	{d16-d17}, [r3], r4
   1484c:	vst1.64	{d16-d17}, [lr]
   14850:	vst1.32	{d16-d17}, [r3]
   14854:	beq	148a4 <__lxstat64@plt+0x3900>
   14858:	vld1.64	{d16-d17}, [r2], r4
   1485c:	vld1.64	{d18-d19}, [lr]
   14860:	add	r3, sp, #48	; 0x30
   14864:	vld1.32	{d20-d21}, [r2]
   14868:	add	r2, r3, #20
   1486c:	add	r4, r3, #4
   14870:	vst1.32	{d18-d19}, [r2]
   14874:	add	r2, r3, #32
   14878:	vst1.32	{d16-d17}, [r4]
   1487c:	vst1.32	{d20-d21}, [r2]
   14880:	str	r1, [sp, #48]	; 0x30
   14884:	mvn	r2, #0
   14888:	ldr	r1, [sp, #60]	; 0x3c
   1488c:	orr	r1, r1, #67108864	; 0x4000000
   14890:	str	r1, [sp, #60]	; 0x3c
   14894:	mov	r1, ip
   14898:	bl	14328 <__lxstat64@plt+0x3384>
   1489c:	sub	sp, fp, #8
   148a0:	pop	{r4, sl, fp, pc}
   148a4:	bl	10f98 <abort@plt>
   148a8:	push	{r4, r5, r6, sl, fp, lr}
   148ac:	add	fp, sp, #16
   148b0:	sub	sp, sp, #48	; 0x30
   148b4:	mov	ip, r3
   148b8:	movw	r3, #29016	; 0x7158
   148bc:	mov	r6, #32
   148c0:	cmp	r1, #0
   148c4:	mov	r4, sp
   148c8:	movt	r3, #2
   148cc:	cmpne	r2, #0
   148d0:	add	r5, r4, #16
   148d4:	add	lr, r3, #16
   148d8:	vld1.64	{d16-d17}, [r3], r6
   148dc:	vld1.64	{d18-d19}, [lr]
   148e0:	vld1.64	{d20-d21}, [r3]
   148e4:	mov	r3, #10
   148e8:	vst1.64	{d16-d17}, [r4], r6
   148ec:	vst1.64	{d18-d19}, [r5]
   148f0:	vst1.64	{d20-d21}, [r4]
   148f4:	str	r3, [sp]
   148f8:	bne	14900 <__lxstat64@plt+0x395c>
   148fc:	bl	10f98 <abort@plt>
   14900:	str	r2, [sp, #44]	; 0x2c
   14904:	str	r1, [sp, #40]	; 0x28
   14908:	mov	r3, sp
   1490c:	mov	r1, ip
   14910:	mvn	r2, #0
   14914:	bl	14328 <__lxstat64@plt+0x3384>
   14918:	sub	sp, fp, #16
   1491c:	pop	{r4, r5, r6, sl, fp, pc}
   14920:	push	{r4, r5, r6, sl, fp, lr}
   14924:	add	fp, sp, #16
   14928:	sub	sp, sp, #48	; 0x30
   1492c:	mov	lr, r3
   14930:	movw	r3, #29016	; 0x7158
   14934:	mov	r6, #32
   14938:	cmp	r1, #0
   1493c:	mov	r4, sp
   14940:	movt	r3, #2
   14944:	cmpne	r2, #0
   14948:	add	r5, r4, #16
   1494c:	add	ip, r3, #16
   14950:	vld1.64	{d16-d17}, [r3], r6
   14954:	vld1.64	{d18-d19}, [ip]
   14958:	vld1.64	{d20-d21}, [r3]
   1495c:	mov	r3, #10
   14960:	vst1.64	{d16-d17}, [r4], r6
   14964:	vst1.64	{d18-d19}, [r5]
   14968:	vst1.64	{d20-d21}, [r4]
   1496c:	str	r3, [sp]
   14970:	bne	14978 <__lxstat64@plt+0x39d4>
   14974:	bl	10f98 <abort@plt>
   14978:	ldr	ip, [fp, #8]
   1497c:	str	r2, [sp, #44]	; 0x2c
   14980:	str	r1, [sp, #40]	; 0x28
   14984:	mov	r3, sp
   14988:	mov	r1, lr
   1498c:	mov	r2, ip
   14990:	bl	14328 <__lxstat64@plt+0x3384>
   14994:	sub	sp, fp, #16
   14998:	pop	{r4, r5, r6, sl, fp, pc}
   1499c:	push	{r4, sl, fp, lr}
   149a0:	add	fp, sp, #8
   149a4:	sub	sp, sp, #48	; 0x30
   149a8:	movw	r3, #29016	; 0x7158
   149ac:	mov	lr, #32
   149b0:	mov	ip, r2
   149b4:	cmp	r0, #0
   149b8:	movt	r3, #2
   149bc:	cmpne	r1, #0
   149c0:	add	r2, r3, #16
   149c4:	vld1.64	{d16-d17}, [r3], lr
   149c8:	vld1.64	{d20-d21}, [r3]
   149cc:	vld1.64	{d18-d19}, [r2]
   149d0:	mov	r2, sp
   149d4:	add	r4, r2, #16
   149d8:	vst1.64	{d16-d17}, [r2], lr
   149dc:	vst1.64	{d20-d21}, [r2]
   149e0:	mov	r2, #10
   149e4:	vst1.64	{d18-d19}, [r4]
   149e8:	str	r2, [sp]
   149ec:	bne	149f4 <__lxstat64@plt+0x3a50>
   149f0:	bl	10f98 <abort@plt>
   149f4:	str	r1, [sp, #44]	; 0x2c
   149f8:	str	r0, [sp, #40]	; 0x28
   149fc:	mov	r3, sp
   14a00:	mov	r0, #0
   14a04:	mov	r1, ip
   14a08:	mvn	r2, #0
   14a0c:	bl	14328 <__lxstat64@plt+0x3384>
   14a10:	sub	sp, fp, #8
   14a14:	pop	{r4, sl, fp, pc}
   14a18:	push	{r4, r5, fp, lr}
   14a1c:	add	fp, sp, #8
   14a20:	sub	sp, sp, #48	; 0x30
   14a24:	mov	ip, r3
   14a28:	movw	r3, #29016	; 0x7158
   14a2c:	mov	r4, #32
   14a30:	mov	lr, r2
   14a34:	cmp	r0, #0
   14a38:	movt	r3, #2
   14a3c:	cmpne	r1, #0
   14a40:	add	r2, r3, #16
   14a44:	vld1.64	{d16-d17}, [r3], r4
   14a48:	vld1.64	{d20-d21}, [r3]
   14a4c:	vld1.64	{d18-d19}, [r2]
   14a50:	mov	r2, sp
   14a54:	add	r5, r2, #16
   14a58:	vst1.64	{d16-d17}, [r2], r4
   14a5c:	vst1.64	{d20-d21}, [r2]
   14a60:	mov	r2, #10
   14a64:	vst1.64	{d18-d19}, [r5]
   14a68:	str	r2, [sp]
   14a6c:	bne	14a74 <__lxstat64@plt+0x3ad0>
   14a70:	bl	10f98 <abort@plt>
   14a74:	str	r1, [sp, #44]	; 0x2c
   14a78:	str	r0, [sp, #40]	; 0x28
   14a7c:	mov	r3, sp
   14a80:	mov	r0, #0
   14a84:	mov	r1, lr
   14a88:	mov	r2, ip
   14a8c:	bl	14328 <__lxstat64@plt+0x3384>
   14a90:	sub	sp, fp, #8
   14a94:	pop	{r4, r5, fp, pc}
   14a98:	movw	r3, #28920	; 0x70f8
   14a9c:	movt	r3, #2
   14aa0:	b	14328 <__lxstat64@plt+0x3384>
   14aa4:	movw	r3, #28920	; 0x70f8
   14aa8:	mov	r2, r1
   14aac:	mov	r1, r0
   14ab0:	mov	r0, #0
   14ab4:	movt	r3, #2
   14ab8:	b	14328 <__lxstat64@plt+0x3384>
   14abc:	movw	r3, #28920	; 0x70f8
   14ac0:	mvn	r2, #0
   14ac4:	movt	r3, #2
   14ac8:	b	14328 <__lxstat64@plt+0x3384>
   14acc:	movw	r3, #28920	; 0x70f8
   14ad0:	mov	r1, r0
   14ad4:	mov	r0, #0
   14ad8:	mvn	r2, #0
   14adc:	movt	r3, #2
   14ae0:	b	14328 <__lxstat64@plt+0x3384>
   14ae4:	push	{r4, r5, fp, lr}
   14ae8:	add	fp, sp, #8
   14aec:	mov	r5, r0
   14af0:	mov	r4, r1
   14af4:	mov	r0, #0
   14af8:	mov	r2, #5
   14afc:	mov	r1, r5
   14b00:	bl	10dd0 <dcgettext@plt>
   14b04:	cmp	r0, r5
   14b08:	popne	{r4, r5, fp, pc}
   14b0c:	bl	159a4 <__lxstat64@plt+0x4a00>
   14b10:	ldrb	r1, [r0]
   14b14:	and	r1, r1, #223	; 0xdf
   14b18:	cmp	r1, #71	; 0x47
   14b1c:	beq	14b84 <__lxstat64@plt+0x3be0>
   14b20:	cmp	r1, #85	; 0x55
   14b24:	bne	14bdc <__lxstat64@plt+0x3c38>
   14b28:	ldrb	r1, [r0, #1]
   14b2c:	and	r1, r1, #223	; 0xdf
   14b30:	cmp	r1, #84	; 0x54
   14b34:	bne	14bdc <__lxstat64@plt+0x3c38>
   14b38:	ldrb	r1, [r0, #2]
   14b3c:	and	r1, r1, #223	; 0xdf
   14b40:	cmp	r1, #70	; 0x46
   14b44:	bne	14bdc <__lxstat64@plt+0x3c38>
   14b48:	ldrb	r1, [r0, #3]
   14b4c:	cmp	r1, #45	; 0x2d
   14b50:	bne	14bdc <__lxstat64@plt+0x3c38>
   14b54:	ldrb	r1, [r0, #4]
   14b58:	cmp	r1, #56	; 0x38
   14b5c:	bne	14bdc <__lxstat64@plt+0x3c38>
   14b60:	ldrb	r0, [r0, #5]
   14b64:	cmp	r0, #0
   14b68:	bne	14bdc <__lxstat64@plt+0x3c38>
   14b6c:	ldrb	r1, [r5]
   14b70:	movw	r2, #28067	; 0x6da3
   14b74:	movw	r0, #28071	; 0x6da7
   14b78:	movt	r2, #1
   14b7c:	movt	r0, #1
   14b80:	b	14c0c <__lxstat64@plt+0x3c68>
   14b84:	ldrb	r1, [r0, #1]
   14b88:	and	r1, r1, #223	; 0xdf
   14b8c:	cmp	r1, #66	; 0x42
   14b90:	bne	14bdc <__lxstat64@plt+0x3c38>
   14b94:	ldrb	r1, [r0, #2]
   14b98:	cmp	r1, #49	; 0x31
   14b9c:	bne	14bdc <__lxstat64@plt+0x3c38>
   14ba0:	ldrb	r1, [r0, #3]
   14ba4:	cmp	r1, #56	; 0x38
   14ba8:	bne	14bdc <__lxstat64@plt+0x3c38>
   14bac:	ldrb	r1, [r0, #4]
   14bb0:	cmp	r1, #48	; 0x30
   14bb4:	bne	14bdc <__lxstat64@plt+0x3c38>
   14bb8:	ldrb	r1, [r0, #5]
   14bbc:	cmp	r1, #51	; 0x33
   14bc0:	bne	14bdc <__lxstat64@plt+0x3c38>
   14bc4:	ldrb	r1, [r0, #6]
   14bc8:	cmp	r1, #48	; 0x30
   14bcc:	bne	14bdc <__lxstat64@plt+0x3c38>
   14bd0:	ldrb	r0, [r0, #7]
   14bd4:	cmp	r0, #0
   14bd8:	beq	14bf8 <__lxstat64@plt+0x3c54>
   14bdc:	movw	r1, #28061	; 0x6d9d
   14be0:	movw	r0, #28065	; 0x6da1
   14be4:	cmp	r4, #9
   14be8:	movt	r1, #1
   14bec:	movt	r0, #1
   14bf0:	moveq	r0, r1
   14bf4:	pop	{r4, r5, fp, pc}
   14bf8:	ldrb	r1, [r5]
   14bfc:	movw	r2, #28075	; 0x6dab
   14c00:	movw	r0, #28079	; 0x6daf
   14c04:	movt	r2, #1
   14c08:	movt	r0, #1
   14c0c:	cmp	r1, #96	; 0x60
   14c10:	moveq	r0, r2
   14c14:	pop	{r4, r5, fp, pc}
   14c18:	push	{r4, sl, fp, lr}
   14c1c:	add	fp, sp, #8
   14c20:	ldrb	r3, [r0]
   14c24:	ldrb	ip, [r1]
   14c28:	cmp	r3, #45	; 0x2d
   14c2c:	bne	14d04 <__lxstat64@plt+0x3d60>
   14c30:	ldrb	r3, [r0, #1]!
   14c34:	cmp	r3, #48	; 0x30
   14c38:	beq	14c30 <__lxstat64@plt+0x3c8c>
   14c3c:	cmp	ip, #45	; 0x2d
   14c40:	bne	14e0c <__lxstat64@plt+0x3e68>
   14c44:	ldrb	ip, [r1, #1]!
   14c48:	cmp	ip, #48	; 0x30
   14c4c:	beq	14c44 <__lxstat64@plt+0x3ca0>
   14c50:	sub	lr, r3, #48	; 0x30
   14c54:	cmp	lr, #9
   14c58:	bhi	14c98 <__lxstat64@plt+0x3cf4>
   14c5c:	cmp	ip, r3
   14c60:	bne	14c98 <__lxstat64@plt+0x3cf4>
   14c64:	mov	r2, #0
   14c68:	add	r3, r1, r2
   14c6c:	ldrb	ip, [r3, #1]
   14c70:	add	r3, r0, r2
   14c74:	add	r2, r2, #1
   14c78:	ldrb	r3, [r3, #1]
   14c7c:	sub	lr, r3, #48	; 0x30
   14c80:	cmp	ip, r3
   14c84:	bne	14c90 <__lxstat64@plt+0x3cec>
   14c88:	cmp	lr, #10
   14c8c:	bcc	14c68 <__lxstat64@plt+0x3cc4>
   14c90:	add	r1, r1, r2
   14c94:	add	r0, r0, r2
   14c98:	cmp	lr, #9
   14c9c:	mov	r2, #0
   14ca0:	mov	lr, #0
   14ca4:	bhi	14cc4 <__lxstat64@plt+0x3d20>
   14ca8:	add	r0, r0, #1
   14cac:	mov	lr, #0
   14cb0:	ldrb	r4, [r0, lr]
   14cb4:	add	lr, lr, #1
   14cb8:	sub	r4, r4, #48	; 0x30
   14cbc:	cmp	r4, #10
   14cc0:	bcc	14cb0 <__lxstat64@plt+0x3d0c>
   14cc4:	sub	r0, ip, #48	; 0x30
   14cc8:	cmp	r0, #9
   14ccc:	bhi	14cec <__lxstat64@plt+0x3d48>
   14cd0:	add	r0, r1, #1
   14cd4:	mov	r2, #0
   14cd8:	ldrb	r1, [r0, r2]
   14cdc:	add	r2, r2, #1
   14ce0:	sub	r1, r1, #48	; 0x30
   14ce4:	cmp	r1, #10
   14ce8:	bcc	14cd8 <__lxstat64@plt+0x3d34>
   14cec:	cmp	lr, r2
   14cf0:	bne	14e24 <__lxstat64@plt+0x3e80>
   14cf4:	cmp	lr, #0
   14cf8:	subne	lr, ip, r3
   14cfc:	mov	r0, lr
   14d00:	pop	{r4, sl, fp, pc}
   14d04:	cmp	ip, #45	; 0x2d
   14d08:	bne	14d54 <__lxstat64@plt+0x3db0>
   14d0c:	add	r1, r1, #1
   14d10:	ldrb	r2, [r1], #1
   14d14:	cmp	r2, #48	; 0x30
   14d18:	beq	14d10 <__lxstat64@plt+0x3d6c>
   14d1c:	sub	r1, r2, #48	; 0x30
   14d20:	mov	lr, #1
   14d24:	cmp	r1, #10
   14d28:	bcc	14e1c <__lxstat64@plt+0x3e78>
   14d2c:	cmp	r3, #48	; 0x30
   14d30:	bne	14d44 <__lxstat64@plt+0x3da0>
   14d34:	add	r0, r0, #1
   14d38:	ldrb	r3, [r0], #1
   14d3c:	cmp	r3, #48	; 0x30
   14d40:	beq	14d38 <__lxstat64@plt+0x3d94>
   14d44:	sub	r0, r3, #48	; 0x30
   14d48:	mov	lr, #0
   14d4c:	cmp	r0, #10
   14d50:	b	14e28 <__lxstat64@plt+0x3e84>
   14d54:	cmp	r3, #48	; 0x30
   14d58:	bne	14d68 <__lxstat64@plt+0x3dc4>
   14d5c:	ldrb	r3, [r0, #1]!
   14d60:	b	14d54 <__lxstat64@plt+0x3db0>
   14d64:	ldrb	ip, [r1, #1]!
   14d68:	cmp	ip, #48	; 0x30
   14d6c:	beq	14d64 <__lxstat64@plt+0x3dc0>
   14d70:	sub	r2, r3, #48	; 0x30
   14d74:	cmp	r2, #9
   14d78:	bhi	14da0 <__lxstat64@plt+0x3dfc>
   14d7c:	cmp	r3, ip
   14d80:	bne	14da0 <__lxstat64@plt+0x3dfc>
   14d84:	ldrb	r3, [r0, #1]!
   14d88:	ldrb	ip, [r1, #1]!
   14d8c:	sub	r2, r3, #48	; 0x30
   14d90:	cmp	r3, ip
   14d94:	bne	14da0 <__lxstat64@plt+0x3dfc>
   14d98:	cmp	r2, #10
   14d9c:	bcc	14d84 <__lxstat64@plt+0x3de0>
   14da0:	mov	r4, #0
   14da4:	cmp	r2, #9
   14da8:	mov	lr, #0
   14dac:	bhi	14dcc <__lxstat64@plt+0x3e28>
   14db0:	add	r0, r0, #1
   14db4:	mov	lr, #0
   14db8:	ldrb	r2, [r0, lr]
   14dbc:	add	lr, lr, #1
   14dc0:	sub	r2, r2, #48	; 0x30
   14dc4:	cmp	r2, #10
   14dc8:	bcc	14db8 <__lxstat64@plt+0x3e14>
   14dcc:	sub	r0, ip, #48	; 0x30
   14dd0:	cmp	r0, #9
   14dd4:	bhi	14df4 <__lxstat64@plt+0x3e50>
   14dd8:	add	r0, r1, #1
   14ddc:	mov	r4, #0
   14de0:	ldrb	r1, [r0, r4]
   14de4:	add	r4, r4, #1
   14de8:	sub	r1, r1, #48	; 0x30
   14dec:	cmp	r1, #10
   14df0:	bcc	14de0 <__lxstat64@plt+0x3e3c>
   14df4:	cmp	lr, r4
   14df8:	bne	14e34 <__lxstat64@plt+0x3e90>
   14dfc:	cmp	lr, #0
   14e00:	subne	lr, r3, ip
   14e04:	mov	r0, lr
   14e08:	pop	{r4, sl, fp, pc}
   14e0c:	sub	r0, r3, #48	; 0x30
   14e10:	mvn	lr, #0
   14e14:	cmp	r0, #10
   14e18:	bcs	14e3c <__lxstat64@plt+0x3e98>
   14e1c:	mov	r0, lr
   14e20:	pop	{r4, sl, fp, pc}
   14e24:	mvn	lr, #0
   14e28:	movwcc	lr, #1
   14e2c:	mov	r0, lr
   14e30:	pop	{r4, sl, fp, pc}
   14e34:	mov	lr, #1
   14e38:	b	14e60 <__lxstat64@plt+0x3ebc>
   14e3c:	cmp	ip, #48	; 0x30
   14e40:	bne	14e54 <__lxstat64@plt+0x3eb0>
   14e44:	add	r0, r1, #1
   14e48:	ldrb	ip, [r0], #1
   14e4c:	cmp	ip, #48	; 0x30
   14e50:	beq	14e48 <__lxstat64@plt+0x3ea4>
   14e54:	sub	r0, ip, #48	; 0x30
   14e58:	mov	lr, #0
   14e5c:	cmp	r0, #10
   14e60:	mvncc	lr, #0
   14e64:	mov	r0, lr
   14e68:	pop	{r4, sl, fp, pc}
   14e6c:	push	{fp, lr}
   14e70:	mov	fp, sp
   14e74:	push	{r2, r3}
   14e78:	mov	r2, #0
   14e7c:	mov	r3, #0
   14e80:	bl	14e8c <__lxstat64@plt+0x3ee8>
   14e84:	mov	sp, fp
   14e88:	pop	{fp, pc}
   14e8c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14e90:	add	fp, sp, #24
   14e94:	sub	sp, sp, #8
   14e98:	mov	r5, r1
   14e9c:	mov	r6, r0
   14ea0:	ldr	r0, [fp, #8]
   14ea4:	ldr	r1, [fp, #12]
   14ea8:	mov	r8, r3
   14eac:	mov	r7, r2
   14eb0:	bl	1553c <__lxstat64@plt+0x4598>
   14eb4:	cmp	r0, #0
   14eb8:	beq	14f14 <__lxstat64@plt+0x3f70>
   14ebc:	mov	r4, r0
   14ec0:	cmp	r7, #0
   14ec4:	beq	14eec <__lxstat64@plt+0x3f48>
   14ec8:	movw	r0, #27912	; 0x6d08
   14ecc:	mov	r1, r5
   14ed0:	mov	r2, r7
   14ed4:	mov	r3, r8
   14ed8:	movt	r0, #1
   14edc:	stm	sp, {r0, r4}
   14ee0:	mov	r0, r6
   14ee4:	bl	10e6c <error_at_line@plt>
   14ee8:	b	14f04 <__lxstat64@plt+0x3f60>
   14eec:	movw	r2, #27912	; 0x6d08
   14ef0:	mov	r0, r6
   14ef4:	mov	r1, r5
   14ef8:	mov	r3, r4
   14efc:	movt	r2, #1
   14f00:	bl	10e54 <error@plt>
   14f04:	mov	r0, r4
   14f08:	sub	sp, fp, #24
   14f0c:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   14f10:	b	158d4 <__lxstat64@plt+0x4930>
   14f14:	bl	10ecc <__errno_location@plt>
   14f18:	movw	r1, #28168	; 0x6e08
   14f1c:	ldr	r4, [r0]
   14f20:	mov	r0, #0
   14f24:	mov	r2, #5
   14f28:	movt	r1, #1
   14f2c:	bl	10dd0 <dcgettext@plt>
   14f30:	mov	r2, r0
   14f34:	mov	r0, #0
   14f38:	mov	r1, r4
   14f3c:	bl	10e54 <error@plt>
   14f40:	bl	10f98 <abort@plt>
   14f44:	push	{r4, r5, r6, sl, fp, lr}
   14f48:	add	fp, sp, #16
   14f4c:	mov	r4, r2
   14f50:	mov	r5, r1
   14f54:	mov	r6, r0
   14f58:	bl	15a40 <__lxstat64@plt+0x4a9c>
   14f5c:	cmp	r0, #0
   14f60:	popne	{r4, r5, r6, sl, fp, pc}
   14f64:	cmp	r6, #0
   14f68:	beq	14f7c <__lxstat64@plt+0x3fd8>
   14f6c:	cmp	r5, #0
   14f70:	cmpne	r4, #0
   14f74:	bne	14f7c <__lxstat64@plt+0x3fd8>
   14f78:	pop	{r4, r5, r6, sl, fp, pc}
   14f7c:	bl	154f8 <__lxstat64@plt+0x4554>
   14f80:	push	{r4, r5, r6, sl, fp, lr}
   14f84:	add	fp, sp, #16
   14f88:	mov	r4, r2
   14f8c:	mov	r5, r1
   14f90:	mov	r6, r0
   14f94:	bl	15a40 <__lxstat64@plt+0x4a9c>
   14f98:	cmp	r0, #0
   14f9c:	popne	{r4, r5, r6, sl, fp, pc}
   14fa0:	cmp	r6, #0
   14fa4:	beq	14fb8 <__lxstat64@plt+0x4014>
   14fa8:	cmp	r5, #0
   14fac:	cmpne	r4, #0
   14fb0:	bne	14fb8 <__lxstat64@plt+0x4014>
   14fb4:	pop	{r4, r5, r6, sl, fp, pc}
   14fb8:	bl	154f8 <__lxstat64@plt+0x4554>
   14fbc:	push	{fp, lr}
   14fc0:	mov	fp, sp
   14fc4:	bl	156d4 <__lxstat64@plt+0x4730>
   14fc8:	cmp	r0, #0
   14fcc:	popne	{fp, pc}
   14fd0:	bl	154f8 <__lxstat64@plt+0x4554>
   14fd4:	push	{fp, lr}
   14fd8:	mov	fp, sp
   14fdc:	bl	156d4 <__lxstat64@plt+0x4730>
   14fe0:	cmp	r0, #0
   14fe4:	popne	{fp, pc}
   14fe8:	bl	154f8 <__lxstat64@plt+0x4554>
   14fec:	push	{fp, lr}
   14ff0:	mov	fp, sp
   14ff4:	bl	156d4 <__lxstat64@plt+0x4730>
   14ff8:	cmp	r0, #0
   14ffc:	popne	{fp, pc}
   15000:	bl	154f8 <__lxstat64@plt+0x4554>
   15004:	push	{r4, r5, fp, lr}
   15008:	add	fp, sp, #8
   1500c:	mov	r4, r1
   15010:	mov	r5, r0
   15014:	bl	15704 <__lxstat64@plt+0x4760>
   15018:	cmp	r0, #0
   1501c:	popne	{r4, r5, fp, pc}
   15020:	cmp	r5, #0
   15024:	beq	15034 <__lxstat64@plt+0x4090>
   15028:	cmp	r4, #0
   1502c:	bne	15034 <__lxstat64@plt+0x4090>
   15030:	pop	{r4, r5, fp, pc}
   15034:	bl	154f8 <__lxstat64@plt+0x4554>
   15038:	push	{fp, lr}
   1503c:	mov	fp, sp
   15040:	cmp	r1, #0
   15044:	orreq	r1, r1, #1
   15048:	bl	15704 <__lxstat64@plt+0x4760>
   1504c:	cmp	r0, #0
   15050:	popne	{fp, pc}
   15054:	bl	154f8 <__lxstat64@plt+0x4554>
   15058:	push	{fp, lr}
   1505c:	mov	fp, sp
   15060:	clz	r3, r2
   15064:	lsr	ip, r3, #5
   15068:	clz	r3, r1
   1506c:	lsr	r3, r3, #5
   15070:	orrs	r3, r3, ip
   15074:	movwne	r1, #1
   15078:	movwne	r2, #1
   1507c:	bl	15a40 <__lxstat64@plt+0x4a9c>
   15080:	cmp	r0, #0
   15084:	popne	{fp, pc}
   15088:	bl	154f8 <__lxstat64@plt+0x4554>
   1508c:	push	{fp, lr}
   15090:	mov	fp, sp
   15094:	mov	r2, r1
   15098:	mov	r1, r0
   1509c:	mov	r0, #0
   150a0:	bl	15a40 <__lxstat64@plt+0x4a9c>
   150a4:	cmp	r0, #0
   150a8:	popne	{fp, pc}
   150ac:	bl	154f8 <__lxstat64@plt+0x4554>
   150b0:	push	{fp, lr}
   150b4:	mov	fp, sp
   150b8:	mov	r2, r1
   150bc:	mov	r1, r0
   150c0:	clz	r0, r2
   150c4:	clz	r3, r1
   150c8:	lsr	r0, r0, #5
   150cc:	lsr	r3, r3, #5
   150d0:	orrs	r0, r3, r0
   150d4:	mov	r0, #0
   150d8:	movwne	r1, #1
   150dc:	movwne	r2, #1
   150e0:	bl	15a40 <__lxstat64@plt+0x4a9c>
   150e4:	cmp	r0, #0
   150e8:	popne	{fp, pc}
   150ec:	bl	154f8 <__lxstat64@plt+0x4554>
   150f0:	push	{r4, r5, r6, sl, fp, lr}
   150f4:	add	fp, sp, #16
   150f8:	ldr	r5, [r1]
   150fc:	mov	r4, r1
   15100:	mov	r6, r0
   15104:	cmp	r0, #0
   15108:	beq	15120 <__lxstat64@plt+0x417c>
   1510c:	mov	r0, #1
   15110:	add	r0, r0, r5, lsr #1
   15114:	adds	r5, r5, r0
   15118:	bcc	15128 <__lxstat64@plt+0x4184>
   1511c:	b	15164 <__lxstat64@plt+0x41c0>
   15120:	cmp	r5, #0
   15124:	movweq	r5, #64	; 0x40
   15128:	mov	r0, r6
   1512c:	mov	r1, r5
   15130:	mov	r2, #1
   15134:	bl	15a40 <__lxstat64@plt+0x4a9c>
   15138:	cmp	r5, #0
   1513c:	mov	r1, r5
   15140:	movwne	r1, #1
   15144:	cmp	r0, #0
   15148:	bne	1515c <__lxstat64@plt+0x41b8>
   1514c:	clz	r2, r6
   15150:	lsr	r2, r2, #5
   15154:	orrs	r1, r2, r1
   15158:	bne	15164 <__lxstat64@plt+0x41c0>
   1515c:	str	r5, [r4]
   15160:	pop	{r4, r5, r6, sl, fp, pc}
   15164:	bl	154f8 <__lxstat64@plt+0x4554>
   15168:	push	{r4, r5, r6, r7, fp, lr}
   1516c:	add	fp, sp, #16
   15170:	ldr	r5, [r1]
   15174:	mov	r6, r2
   15178:	mov	r4, r1
   1517c:	mov	r7, r0
   15180:	cmp	r0, #0
   15184:	beq	1519c <__lxstat64@plt+0x41f8>
   15188:	mov	r0, #1
   1518c:	add	r0, r0, r5, lsr #1
   15190:	adds	r5, r5, r0
   15194:	bcc	151b4 <__lxstat64@plt+0x4210>
   15198:	b	151e8 <__lxstat64@plt+0x4244>
   1519c:	cmp	r5, #0
   151a0:	bne	151b4 <__lxstat64@plt+0x4210>
   151a4:	mov	r0, #64	; 0x40
   151a8:	cmp	r6, #64	; 0x40
   151ac:	udiv	r5, r0, r6
   151b0:	addhi	r5, r5, #1
   151b4:	mov	r0, r7
   151b8:	mov	r1, r5
   151bc:	mov	r2, r6
   151c0:	bl	15a40 <__lxstat64@plt+0x4a9c>
   151c4:	cmp	r0, #0
   151c8:	bne	151e0 <__lxstat64@plt+0x423c>
   151cc:	cmp	r7, #0
   151d0:	beq	151e8 <__lxstat64@plt+0x4244>
   151d4:	cmp	r6, #0
   151d8:	cmpne	r5, #0
   151dc:	bne	151e8 <__lxstat64@plt+0x4244>
   151e0:	str	r5, [r4]
   151e4:	pop	{r4, r5, r6, r7, fp, pc}
   151e8:	bl	154f8 <__lxstat64@plt+0x4554>
   151ec:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   151f0:	add	fp, sp, #24
   151f4:	mov	r8, r1
   151f8:	ldr	r1, [r1]
   151fc:	mov	r5, r0
   15200:	add	r0, r1, r1, asr #1
   15204:	cmp	r0, r1
   15208:	mvnvs	r0, #-2147483648	; 0x80000000
   1520c:	cmp	r0, r3
   15210:	mov	r7, r0
   15214:	movgt	r7, r3
   15218:	cmn	r3, #1
   1521c:	movle	r7, r0
   15220:	ldr	r0, [fp, #8]
   15224:	cmn	r0, #1
   15228:	ble	15250 <__lxstat64@plt+0x42ac>
   1522c:	cmp	r0, #0
   15230:	beq	152a4 <__lxstat64@plt+0x4300>
   15234:	cmn	r7, #1
   15238:	ble	15278 <__lxstat64@plt+0x42d4>
   1523c:	mvn	r4, #-2147483648	; 0x80000000
   15240:	udiv	r6, r4, r0
   15244:	cmp	r6, r7
   15248:	bge	152a4 <__lxstat64@plt+0x4300>
   1524c:	b	152b4 <__lxstat64@plt+0x4310>
   15250:	cmn	r7, #1
   15254:	ble	15294 <__lxstat64@plt+0x42f0>
   15258:	cmn	r0, #1
   1525c:	beq	152a4 <__lxstat64@plt+0x4300>
   15260:	mov	r6, #-2147483648	; 0x80000000
   15264:	mvn	r4, #-2147483648	; 0x80000000
   15268:	sdiv	r6, r6, r0
   1526c:	cmp	r6, r7
   15270:	bge	152a4 <__lxstat64@plt+0x4300>
   15274:	b	152b4 <__lxstat64@plt+0x4310>
   15278:	beq	152a4 <__lxstat64@plt+0x4300>
   1527c:	mov	r6, #-2147483648	; 0x80000000
   15280:	mvn	r4, #-2147483648	; 0x80000000
   15284:	sdiv	r6, r6, r7
   15288:	cmp	r6, r0
   1528c:	bge	152a4 <__lxstat64@plt+0x4300>
   15290:	b	152b4 <__lxstat64@plt+0x4310>
   15294:	mvn	r4, #-2147483648	; 0x80000000
   15298:	sdiv	r6, r4, r0
   1529c:	cmp	r7, r6
   152a0:	blt	152b4 <__lxstat64@plt+0x4310>
   152a4:	mul	r6, r7, r0
   152a8:	mov	r4, #64	; 0x40
   152ac:	cmp	r6, #63	; 0x3f
   152b0:	bgt	152bc <__lxstat64@plt+0x4318>
   152b4:	sdiv	r7, r4, r0
   152b8:	mul	r6, r7, r0
   152bc:	cmp	r5, #0
   152c0:	moveq	r4, #0
   152c4:	streq	r4, [r8]
   152c8:	sub	r4, r7, r1
   152cc:	cmp	r4, r2
   152d0:	bge	1537c <__lxstat64@plt+0x43d8>
   152d4:	add	r7, r1, r2
   152d8:	mov	r6, #0
   152dc:	mov	r2, #0
   152e0:	cmp	r7, r3
   152e4:	movwgt	r6, #1
   152e8:	cmn	r3, #1
   152ec:	movwgt	r2, #1
   152f0:	cmp	r7, r1
   152f4:	bvs	153b0 <__lxstat64@plt+0x440c>
   152f8:	ands	r1, r2, r6
   152fc:	bne	153b0 <__lxstat64@plt+0x440c>
   15300:	cmn	r0, #1
   15304:	ble	1532c <__lxstat64@plt+0x4388>
   15308:	cmp	r0, #0
   1530c:	beq	15378 <__lxstat64@plt+0x43d4>
   15310:	cmn	r7, #1
   15314:	ble	15350 <__lxstat64@plt+0x43ac>
   15318:	mvn	r1, #-2147483648	; 0x80000000
   1531c:	udiv	r1, r1, r0
   15320:	cmp	r1, r7
   15324:	bge	15378 <__lxstat64@plt+0x43d4>
   15328:	b	153b0 <__lxstat64@plt+0x440c>
   1532c:	cmn	r7, #1
   15330:	ble	15368 <__lxstat64@plt+0x43c4>
   15334:	cmn	r0, #1
   15338:	beq	15378 <__lxstat64@plt+0x43d4>
   1533c:	mov	r1, #-2147483648	; 0x80000000
   15340:	sdiv	r1, r1, r0
   15344:	cmp	r1, r7
   15348:	bge	15378 <__lxstat64@plt+0x43d4>
   1534c:	b	153b0 <__lxstat64@plt+0x440c>
   15350:	beq	15378 <__lxstat64@plt+0x43d4>
   15354:	mov	r1, #-2147483648	; 0x80000000
   15358:	sdiv	r1, r1, r7
   1535c:	cmp	r1, r0
   15360:	bge	15378 <__lxstat64@plt+0x43d4>
   15364:	b	153b0 <__lxstat64@plt+0x440c>
   15368:	mvn	r1, #-2147483648	; 0x80000000
   1536c:	sdiv	r1, r1, r0
   15370:	cmp	r7, r1
   15374:	blt	153b0 <__lxstat64@plt+0x440c>
   15378:	mul	r6, r7, r0
   1537c:	mov	r0, r5
   15380:	mov	r1, r6
   15384:	bl	15704 <__lxstat64@plt+0x4760>
   15388:	cmp	r6, #0
   1538c:	movwne	r6, #1
   15390:	cmp	r0, #0
   15394:	bne	153a8 <__lxstat64@plt+0x4404>
   15398:	clz	r1, r5
   1539c:	lsr	r1, r1, #5
   153a0:	orrs	r1, r1, r6
   153a4:	bne	153b0 <__lxstat64@plt+0x440c>
   153a8:	str	r7, [r8]
   153ac:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   153b0:	bl	154f8 <__lxstat64@plt+0x4554>
   153b4:	push	{fp, lr}
   153b8:	mov	fp, sp
   153bc:	mov	r1, #1
   153c0:	bl	15680 <__lxstat64@plt+0x46dc>
   153c4:	cmp	r0, #0
   153c8:	popne	{fp, pc}
   153cc:	bl	154f8 <__lxstat64@plt+0x4554>
   153d0:	push	{fp, lr}
   153d4:	mov	fp, sp
   153d8:	bl	15680 <__lxstat64@plt+0x46dc>
   153dc:	cmp	r0, #0
   153e0:	popne	{fp, pc}
   153e4:	bl	154f8 <__lxstat64@plt+0x4554>
   153e8:	push	{fp, lr}
   153ec:	mov	fp, sp
   153f0:	mov	r1, #1
   153f4:	bl	15680 <__lxstat64@plt+0x46dc>
   153f8:	cmp	r0, #0
   153fc:	popne	{fp, pc}
   15400:	bl	154f8 <__lxstat64@plt+0x4554>
   15404:	push	{fp, lr}
   15408:	mov	fp, sp
   1540c:	bl	15680 <__lxstat64@plt+0x46dc>
   15410:	cmp	r0, #0
   15414:	popne	{fp, pc}
   15418:	bl	154f8 <__lxstat64@plt+0x4554>
   1541c:	push	{r4, r5, fp, lr}
   15420:	add	fp, sp, #8
   15424:	mov	r5, r0
   15428:	mov	r0, r1
   1542c:	mov	r4, r1
   15430:	bl	156d4 <__lxstat64@plt+0x4730>
   15434:	cmp	r0, #0
   15438:	beq	1544c <__lxstat64@plt+0x44a8>
   1543c:	mov	r1, r5
   15440:	mov	r2, r4
   15444:	pop	{r4, r5, fp, lr}
   15448:	b	10db8 <memcpy@plt>
   1544c:	bl	154f8 <__lxstat64@plt+0x4554>
   15450:	push	{r4, r5, fp, lr}
   15454:	add	fp, sp, #8
   15458:	mov	r5, r0
   1545c:	mov	r0, r1
   15460:	mov	r4, r1
   15464:	bl	156d4 <__lxstat64@plt+0x4730>
   15468:	cmp	r0, #0
   1546c:	beq	15480 <__lxstat64@plt+0x44dc>
   15470:	mov	r1, r5
   15474:	mov	r2, r4
   15478:	pop	{r4, r5, fp, lr}
   1547c:	b	10db8 <memcpy@plt>
   15480:	bl	154f8 <__lxstat64@plt+0x4554>
   15484:	push	{r4, r5, fp, lr}
   15488:	add	fp, sp, #8
   1548c:	mov	r5, r0
   15490:	add	r0, r1, #1
   15494:	mov	r4, r1
   15498:	bl	156d4 <__lxstat64@plt+0x4730>
   1549c:	cmp	r0, #0
   154a0:	beq	154bc <__lxstat64@plt+0x4518>
   154a4:	mov	r1, #0
   154a8:	mov	r2, r4
   154ac:	strb	r1, [r0, r4]
   154b0:	mov	r1, r5
   154b4:	pop	{r4, r5, fp, lr}
   154b8:	b	10db8 <memcpy@plt>
   154bc:	bl	154f8 <__lxstat64@plt+0x4554>
   154c0:	push	{r4, r5, fp, lr}
   154c4:	add	fp, sp, #8
   154c8:	mov	r4, r0
   154cc:	bl	10ec0 <strlen@plt>
   154d0:	add	r5, r0, #1
   154d4:	mov	r0, r5
   154d8:	bl	156d4 <__lxstat64@plt+0x4730>
   154dc:	cmp	r0, #0
   154e0:	beq	154f4 <__lxstat64@plt+0x4550>
   154e4:	mov	r1, r4
   154e8:	mov	r2, r5
   154ec:	pop	{r4, r5, fp, lr}
   154f0:	b	10db8 <memcpy@plt>
   154f4:	bl	154f8 <__lxstat64@plt+0x4554>
   154f8:	push	{fp, lr}
   154fc:	mov	fp, sp
   15500:	movw	r0, #28896	; 0x70e0
   15504:	movw	r1, #28200	; 0x6e28
   15508:	mov	r2, #5
   1550c:	movt	r0, #2
   15510:	movt	r1, #1
   15514:	ldr	r4, [r0]
   15518:	mov	r0, #0
   1551c:	bl	10dd0 <dcgettext@plt>
   15520:	movw	r2, #27912	; 0x6d08
   15524:	mov	r3, r0
   15528:	mov	r0, r4
   1552c:	mov	r1, #0
   15530:	movt	r2, #1
   15534:	bl	10e54 <error@plt>
   15538:	bl	10f98 <abort@plt>
   1553c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   15540:	add	fp, sp, #24
   15544:	sub	sp, sp, #16
   15548:	mov	r3, r1
   1554c:	mov	r2, r0
   15550:	mov	r4, #0
   15554:	mov	r0, r2
   15558:	ldrb	r1, [r0, -r4, lsl #1]!
   1555c:	cmp	r1, #37	; 0x25
   15560:	bne	15578 <__lxstat64@plt+0x45d4>
   15564:	ldrb	r0, [r0, #1]
   15568:	cmp	r0, #115	; 0x73
   1556c:	bne	15614 <__lxstat64@plt+0x4670>
   15570:	sub	r4, r4, #1
   15574:	b	15554 <__lxstat64@plt+0x45b0>
   15578:	cmp	r1, #0
   1557c:	bne	15614 <__lxstat64@plt+0x4670>
   15580:	cmp	r4, #0
   15584:	str	r3, [sp, #12]
   15588:	str	r3, [sp, #8]
   1558c:	beq	15648 <__lxstat64@plt+0x46a4>
   15590:	ldr	r0, [sp, #8]
   15594:	mov	r5, #0
   15598:	mov	r7, r4
   1559c:	add	r6, r0, #4
   155a0:	str	r6, [sp, #8]
   155a4:	ldr	r0, [r6, #-4]
   155a8:	bl	10ec0 <strlen@plt>
   155ac:	adds	r5, r0, r5
   155b0:	add	r6, r6, #4
   155b4:	mvncs	r5, #0
   155b8:	adds	r7, r7, #1
   155bc:	bcc	155a0 <__lxstat64@plt+0x45fc>
   155c0:	cmn	r5, #1
   155c4:	ble	15664 <__lxstat64@plt+0x46c0>
   155c8:	add	r0, r5, #1
   155cc:	bl	14fbc <__lxstat64@plt+0x4018>
   155d0:	mov	r8, r0
   155d4:	mov	r5, r0
   155d8:	ldr	r0, [sp, #12]
   155dc:	add	r1, r0, #4
   155e0:	str	r1, [sp, #12]
   155e4:	ldr	r6, [r0]
   155e8:	mov	r0, r6
   155ec:	bl	10ec0 <strlen@plt>
   155f0:	mov	r7, r0
   155f4:	mov	r0, r5
   155f8:	mov	r1, r6
   155fc:	mov	r2, r7
   15600:	bl	10db8 <memcpy@plt>
   15604:	add	r5, r5, r7
   15608:	adds	r4, r4, #1
   1560c:	bcc	155d8 <__lxstat64@plt+0x4634>
   15610:	b	15658 <__lxstat64@plt+0x46b4>
   15614:	add	r0, sp, #4
   15618:	mov	r1, #1
   1561c:	bl	10ee4 <__vasprintf_chk@plt>
   15620:	cmn	r0, #1
   15624:	ble	15630 <__lxstat64@plt+0x468c>
   15628:	ldr	r8, [sp, #4]
   1562c:	b	15674 <__lxstat64@plt+0x46d0>
   15630:	bl	10ecc <__errno_location@plt>
   15634:	ldr	r0, [r0]
   15638:	mov	r8, #0
   1563c:	cmp	r0, #12
   15640:	bne	15674 <__lxstat64@plt+0x46d0>
   15644:	bl	154f8 <__lxstat64@plt+0x4554>
   15648:	mov	r0, #1
   1564c:	bl	14fbc <__lxstat64@plt+0x4018>
   15650:	mov	r8, r0
   15654:	mov	r5, r0
   15658:	mov	r0, #0
   1565c:	strb	r0, [r5]
   15660:	b	15674 <__lxstat64@plt+0x46d0>
   15664:	bl	10ecc <__errno_location@plt>
   15668:	mov	r1, #75	; 0x4b
   1566c:	mov	r8, #0
   15670:	str	r1, [r0]
   15674:	mov	r0, r8
   15678:	sub	sp, fp, #24
   1567c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15680:	clz	r2, r1
   15684:	clz	r3, r0
   15688:	lsr	r2, r2, #5
   1568c:	lsr	r3, r3, #5
   15690:	orrs	r2, r3, r2
   15694:	movwne	r1, #1
   15698:	movwne	r0, #1
   1569c:	cmp	r1, #0
   156a0:	beq	156d0 <__lxstat64@plt+0x472c>
   156a4:	mvn	r2, #-2147483648	; 0x80000000
   156a8:	udiv	r2, r2, r1
   156ac:	cmp	r2, r0
   156b0:	bcs	156d0 <__lxstat64@plt+0x472c>
   156b4:	push	{fp, lr}
   156b8:	mov	fp, sp
   156bc:	bl	10ecc <__errno_location@plt>
   156c0:	mov	r1, #12
   156c4:	str	r1, [r0]
   156c8:	mov	r0, #0
   156cc:	pop	{fp, pc}
   156d0:	b	10d58 <calloc@plt>
   156d4:	cmp	r0, #0
   156d8:	movweq	r0, #1
   156dc:	cmn	r0, #1
   156e0:	ble	156e8 <__lxstat64@plt+0x4744>
   156e4:	b	10e60 <malloc@plt>
   156e8:	push	{fp, lr}
   156ec:	mov	fp, sp
   156f0:	bl	10ecc <__errno_location@plt>
   156f4:	mov	r1, #12
   156f8:	str	r1, [r0]
   156fc:	mov	r0, #0
   15700:	pop	{fp, pc}
   15704:	push	{fp, lr}
   15708:	mov	fp, sp
   1570c:	cmp	r0, #0
   15710:	beq	1572c <__lxstat64@plt+0x4788>
   15714:	cmp	r1, #0
   15718:	beq	15738 <__lxstat64@plt+0x4794>
   1571c:	cmn	r1, #1
   15720:	ble	15744 <__lxstat64@plt+0x47a0>
   15724:	pop	{fp, lr}
   15728:	b	10ddc <realloc@plt>
   1572c:	mov	r0, r1
   15730:	pop	{fp, lr}
   15734:	b	156d4 <__lxstat64@plt+0x4730>
   15738:	bl	158d4 <__lxstat64@plt+0x4930>
   1573c:	mov	r0, #0
   15740:	pop	{fp, pc}
   15744:	bl	10ecc <__errno_location@plt>
   15748:	mov	r1, #12
   1574c:	str	r1, [r0]
   15750:	mov	r0, #0
   15754:	pop	{fp, pc}
   15758:	push	{r4, r5, r6, sl, fp, lr}
   1575c:	add	fp, sp, #16
   15760:	mov	r4, r0
   15764:	bl	10e3c <__fpending@plt>
   15768:	ldr	r6, [r4]
   1576c:	mov	r5, r0
   15770:	mov	r0, r4
   15774:	bl	157dc <__lxstat64@plt+0x4838>
   15778:	tst	r6, #32
   1577c:	bne	157b4 <__lxstat64@plt+0x4810>
   15780:	cmp	r0, #0
   15784:	mov	r4, r0
   15788:	mvnne	r4, #0
   1578c:	cmp	r5, #0
   15790:	bne	157c0 <__lxstat64@plt+0x481c>
   15794:	cmp	r0, #0
   15798:	beq	157c0 <__lxstat64@plt+0x481c>
   1579c:	bl	10ecc <__errno_location@plt>
   157a0:	ldr	r0, [r0]
   157a4:	subs	r4, r0, #9
   157a8:	mvnne	r4, #0
   157ac:	mov	r0, r4
   157b0:	pop	{r4, r5, r6, sl, fp, pc}
   157b4:	mvn	r4, #0
   157b8:	cmp	r0, #0
   157bc:	beq	157c8 <__lxstat64@plt+0x4824>
   157c0:	mov	r0, r4
   157c4:	pop	{r4, r5, r6, sl, fp, pc}
   157c8:	bl	10ecc <__errno_location@plt>
   157cc:	mov	r1, #0
   157d0:	str	r1, [r0]
   157d4:	mov	r0, r4
   157d8:	pop	{r4, r5, r6, sl, fp, pc}
   157dc:	push	{r4, r5, r6, sl, fp, lr}
   157e0:	add	fp, sp, #16
   157e4:	sub	sp, sp, #8
   157e8:	mov	r4, r0
   157ec:	bl	10f08 <fileno@plt>
   157f0:	cmn	r0, #1
   157f4:	ble	15868 <__lxstat64@plt+0x48c4>
   157f8:	mov	r0, r4
   157fc:	bl	10e84 <__freading@plt>
   15800:	cmp	r0, #0
   15804:	beq	15830 <__lxstat64@plt+0x488c>
   15808:	mov	r0, r4
   1580c:	bl	10f08 <fileno@plt>
   15810:	mov	r1, #1
   15814:	mov	r2, #0
   15818:	mov	r3, #0
   1581c:	str	r1, [sp]
   15820:	bl	10e24 <lseek64@plt>
   15824:	and	r0, r0, r1
   15828:	cmn	r0, #1
   1582c:	beq	15868 <__lxstat64@plt+0x48c4>
   15830:	mov	r0, r4
   15834:	bl	15878 <__lxstat64@plt+0x48d4>
   15838:	cmp	r0, #0
   1583c:	beq	15868 <__lxstat64@plt+0x48c4>
   15840:	bl	10ecc <__errno_location@plt>
   15844:	ldr	r6, [r0]
   15848:	mov	r5, r0
   1584c:	mov	r0, r4
   15850:	bl	10f20 <fclose@plt>
   15854:	cmp	r6, #0
   15858:	strne	r6, [r5]
   1585c:	mvnne	r0, #0
   15860:	sub	sp, fp, #16
   15864:	pop	{r4, r5, r6, sl, fp, pc}
   15868:	mov	r0, r4
   1586c:	sub	sp, fp, #16
   15870:	pop	{r4, r5, r6, sl, fp, lr}
   15874:	b	10f20 <fclose@plt>
   15878:	push	{r4, sl, fp, lr}
   1587c:	add	fp, sp, #8
   15880:	sub	sp, sp, #8
   15884:	mov	r4, r0
   15888:	cmp	r0, #0
   1588c:	beq	158c4 <__lxstat64@plt+0x4920>
   15890:	mov	r0, r4
   15894:	bl	10e84 <__freading@plt>
   15898:	cmp	r0, #0
   1589c:	beq	158c4 <__lxstat64@plt+0x4920>
   158a0:	ldrb	r0, [r4, #1]
   158a4:	tst	r0, #1
   158a8:	beq	158c4 <__lxstat64@plt+0x4920>
   158ac:	mov	r0, #1
   158b0:	mov	r2, #0
   158b4:	mov	r3, #0
   158b8:	str	r0, [sp]
   158bc:	mov	r0, r4
   158c0:	bl	158fc <__lxstat64@plt+0x4958>
   158c4:	mov	r0, r4
   158c8:	sub	sp, fp, #8
   158cc:	pop	{r4, sl, fp, lr}
   158d0:	b	10d94 <fflush@plt>
   158d4:	push	{r4, r5, r6, sl, fp, lr}
   158d8:	add	fp, sp, #16
   158dc:	mov	r4, r0
   158e0:	bl	10ecc <__errno_location@plt>
   158e4:	ldr	r6, [r0]
   158e8:	mov	r5, r0
   158ec:	mov	r0, r4
   158f0:	bl	10da0 <free@plt>
   158f4:	str	r6, [r5]
   158f8:	pop	{r4, r5, r6, sl, fp, pc}
   158fc:	push	{r4, r5, r6, r7, fp, lr}
   15900:	add	fp, sp, #16
   15904:	sub	sp, sp, #8
   15908:	mov	r4, r0
   1590c:	ldr	r0, [r0, #4]
   15910:	mov	r5, r3
   15914:	mov	r6, r2
   15918:	ldr	r1, [r4, #8]
   1591c:	cmp	r1, r0
   15920:	bne	1593c <__lxstat64@plt+0x4998>
   15924:	ldrd	r0, [r4, #16]
   15928:	cmp	r1, r0
   1592c:	bne	1593c <__lxstat64@plt+0x4998>
   15930:	ldr	r0, [r4, #36]	; 0x24
   15934:	cmp	r0, #0
   15938:	beq	15954 <__lxstat64@plt+0x49b0>
   1593c:	mov	r0, r4
   15940:	mov	r2, r6
   15944:	mov	r3, r5
   15948:	sub	sp, fp, #16
   1594c:	pop	{r4, r5, r6, r7, fp, lr}
   15950:	b	10f2c <fseeko64@plt>
   15954:	ldr	r7, [fp, #8]
   15958:	mov	r0, r4
   1595c:	bl	10f08 <fileno@plt>
   15960:	mov	r2, r6
   15964:	mov	r3, r5
   15968:	str	r7, [sp]
   1596c:	bl	10e24 <lseek64@plt>
   15970:	and	r2, r0, r1
   15974:	cmn	r2, #1
   15978:	beq	15998 <__lxstat64@plt+0x49f4>
   1597c:	strd	r0, [r4, #80]	; 0x50
   15980:	ldr	r0, [r4]
   15984:	bic	r0, r0, #16
   15988:	str	r0, [r4]
   1598c:	mov	r0, #0
   15990:	sub	sp, fp, #16
   15994:	pop	{r4, r5, r6, r7, fp, pc}
   15998:	mvn	r0, #0
   1599c:	sub	sp, fp, #16
   159a0:	pop	{r4, r5, r6, r7, fp, pc}
   159a4:	push	{fp, lr}
   159a8:	mov	fp, sp
   159ac:	mov	r0, #14
   159b0:	bl	10f50 <nl_langinfo@plt>
   159b4:	movw	r1, #24112	; 0x5e30
   159b8:	cmp	r0, #0
   159bc:	movt	r1, #1
   159c0:	movne	r1, r0
   159c4:	movw	r0, #28217	; 0x6e39
   159c8:	ldrb	r2, [r1]
   159cc:	movt	r0, #1
   159d0:	cmp	r2, #0
   159d4:	movne	r0, r1
   159d8:	pop	{fp, pc}
   159dc:	push	{r4, r5, r6, r7, fp, lr}
   159e0:	add	fp, sp, #16
   159e4:	sub	sp, sp, #8
   159e8:	cmp	r0, #0
   159ec:	add	r5, sp, #4
   159f0:	mov	r7, r2
   159f4:	mov	r4, r1
   159f8:	movne	r5, r0
   159fc:	mov	r0, r5
   15a00:	bl	10e48 <mbrtowc@plt>
   15a04:	mov	r6, r0
   15a08:	cmp	r7, #0
   15a0c:	beq	15a34 <__lxstat64@plt+0x4a90>
   15a10:	cmn	r6, #2
   15a14:	bcc	15a34 <__lxstat64@plt+0x4a90>
   15a18:	mov	r0, #0
   15a1c:	bl	15a7c <__lxstat64@plt+0x4ad8>
   15a20:	cmp	r0, #0
   15a24:	bne	15a34 <__lxstat64@plt+0x4a90>
   15a28:	ldrb	r0, [r4]
   15a2c:	mov	r6, #1
   15a30:	str	r0, [r5]
   15a34:	mov	r0, r6
   15a38:	sub	sp, fp, #16
   15a3c:	pop	{r4, r5, r6, r7, fp, pc}
   15a40:	cmp	r2, #0
   15a44:	beq	15a74 <__lxstat64@plt+0x4ad0>
   15a48:	mvn	r3, #0
   15a4c:	udiv	r3, r3, r2
   15a50:	cmp	r3, r1
   15a54:	bcs	15a74 <__lxstat64@plt+0x4ad0>
   15a58:	push	{fp, lr}
   15a5c:	mov	fp, sp
   15a60:	bl	10ecc <__errno_location@plt>
   15a64:	mov	r1, #12
   15a68:	str	r1, [r0]
   15a6c:	mov	r0, #0
   15a70:	pop	{fp, pc}
   15a74:	mul	r1, r2, r1
   15a78:	b	15704 <__lxstat64@plt+0x4760>
   15a7c:	push	{r4, sl, fp, lr}
   15a80:	add	fp, sp, #8
   15a84:	sub	sp, sp, #264	; 0x108
   15a88:	add	r1, sp, #7
   15a8c:	movw	r2, #257	; 0x101
   15a90:	bl	15ae8 <__lxstat64@plt+0x4b44>
   15a94:	mov	r4, #0
   15a98:	cmp	r0, #0
   15a9c:	bne	15adc <__lxstat64@plt+0x4b38>
   15aa0:	movw	r1, #28223	; 0x6e3f
   15aa4:	add	r0, sp, #7
   15aa8:	mov	r2, #2
   15aac:	movt	r1, #1
   15ab0:	bl	10eb4 <bcmp@plt>
   15ab4:	cmp	r0, #0
   15ab8:	beq	15adc <__lxstat64@plt+0x4b38>
   15abc:	movw	r1, #28225	; 0x6e41
   15ac0:	add	r0, sp, #7
   15ac4:	mov	r2, #6
   15ac8:	movt	r1, #1
   15acc:	bl	10eb4 <bcmp@plt>
   15ad0:	cmp	r0, #0
   15ad4:	mov	r4, r0
   15ad8:	movwne	r4, #1
   15adc:	mov	r0, r4
   15ae0:	sub	sp, fp, #8
   15ae4:	pop	{r4, sl, fp, pc}
   15ae8:	push	{r4, r5, r6, r7, fp, lr}
   15aec:	add	fp, sp, #16
   15af0:	mov	r4, r1
   15af4:	mov	r1, #0
   15af8:	mov	r6, r2
   15afc:	bl	10f38 <setlocale@plt>
   15b00:	cmp	r0, #0
   15b04:	beq	15b34 <__lxstat64@plt+0x4b90>
   15b08:	mov	r7, r0
   15b0c:	bl	10ec0 <strlen@plt>
   15b10:	cmp	r0, r6
   15b14:	bcs	15b50 <__lxstat64@plt+0x4bac>
   15b18:	add	r2, r0, #1
   15b1c:	mov	r0, r4
   15b20:	mov	r1, r7
   15b24:	bl	10db8 <memcpy@plt>
   15b28:	mov	r5, #0
   15b2c:	mov	r0, r5
   15b30:	pop	{r4, r5, r6, r7, fp, pc}
   15b34:	mov	r5, #22
   15b38:	cmp	r6, #0
   15b3c:	beq	15b78 <__lxstat64@plt+0x4bd4>
   15b40:	mov	r0, #0
   15b44:	strb	r0, [r4]
   15b48:	mov	r0, r5
   15b4c:	pop	{r4, r5, r6, r7, fp, pc}
   15b50:	mov	r5, #34	; 0x22
   15b54:	cmp	r6, #0
   15b58:	beq	15b78 <__lxstat64@plt+0x4bd4>
   15b5c:	sub	r6, r6, #1
   15b60:	mov	r0, r4
   15b64:	mov	r1, r7
   15b68:	mov	r2, r6
   15b6c:	bl	10db8 <memcpy@plt>
   15b70:	mov	r0, #0
   15b74:	strb	r0, [r4, r6]
   15b78:	mov	r0, r5
   15b7c:	pop	{r4, r5, r6, r7, fp, pc}
   15b80:	mov	r1, #0
   15b84:	b	10f38 <setlocale@plt>
   15b88:	cmp	r3, #0
   15b8c:	cmpeq	r2, #0
   15b90:	bne	15ba8 <__lxstat64@plt+0x4c04>
   15b94:	cmp	r1, #0
   15b98:	cmpeq	r0, #0
   15b9c:	mvnne	r1, #0
   15ba0:	mvnne	r0, #0
   15ba4:	b	15bc4 <__lxstat64@plt+0x4c20>
   15ba8:	sub	sp, sp, #8
   15bac:	push	{sp, lr}
   15bb0:	bl	15bd4 <__lxstat64@plt+0x4c30>
   15bb4:	ldr	lr, [sp, #4]
   15bb8:	add	sp, sp, #8
   15bbc:	pop	{r2, r3}
   15bc0:	bx	lr
   15bc4:	push	{r1, lr}
   15bc8:	mov	r0, #8
   15bcc:	bl	10d70 <raise@plt>
   15bd0:	pop	{r1, pc}
   15bd4:	cmp	r1, r3
   15bd8:	cmpeq	r0, r2
   15bdc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15be0:	mov	r4, r0
   15be4:	movcc	r0, #0
   15be8:	mov	r5, r1
   15bec:	ldr	lr, [sp, #36]	; 0x24
   15bf0:	movcc	r1, r0
   15bf4:	bcc	15cf0 <__lxstat64@plt+0x4d4c>
   15bf8:	cmp	r3, #0
   15bfc:	clzeq	ip, r2
   15c00:	clzne	ip, r3
   15c04:	addeq	ip, ip, #32
   15c08:	cmp	r5, #0
   15c0c:	clzeq	r1, r4
   15c10:	addeq	r1, r1, #32
   15c14:	clzne	r1, r5
   15c18:	sub	ip, ip, r1
   15c1c:	sub	sl, ip, #32
   15c20:	lsl	r9, r3, ip
   15c24:	rsb	fp, ip, #32
   15c28:	orr	r9, r9, r2, lsl sl
   15c2c:	orr	r9, r9, r2, lsr fp
   15c30:	lsl	r8, r2, ip
   15c34:	cmp	r5, r9
   15c38:	cmpeq	r4, r8
   15c3c:	movcc	r0, #0
   15c40:	movcc	r1, r0
   15c44:	bcc	15c60 <__lxstat64@plt+0x4cbc>
   15c48:	mov	r0, #1
   15c4c:	subs	r4, r4, r8
   15c50:	lsl	r1, r0, sl
   15c54:	orr	r1, r1, r0, lsr fp
   15c58:	lsl	r0, r0, ip
   15c5c:	sbc	r5, r5, r9
   15c60:	cmp	ip, #0
   15c64:	beq	15cf0 <__lxstat64@plt+0x4d4c>
   15c68:	lsr	r6, r8, #1
   15c6c:	orr	r6, r6, r9, lsl #31
   15c70:	lsr	r7, r9, #1
   15c74:	mov	r2, ip
   15c78:	b	15c9c <__lxstat64@plt+0x4cf8>
   15c7c:	subs	r3, r4, r6
   15c80:	sbc	r8, r5, r7
   15c84:	adds	r3, r3, r3
   15c88:	adc	r8, r8, r8
   15c8c:	adds	r4, r3, #1
   15c90:	adc	r5, r8, #0
   15c94:	subs	r2, r2, #1
   15c98:	beq	15cb8 <__lxstat64@plt+0x4d14>
   15c9c:	cmp	r5, r7
   15ca0:	cmpeq	r4, r6
   15ca4:	bcs	15c7c <__lxstat64@plt+0x4cd8>
   15ca8:	adds	r4, r4, r4
   15cac:	adc	r5, r5, r5
   15cb0:	subs	r2, r2, #1
   15cb4:	bne	15c9c <__lxstat64@plt+0x4cf8>
   15cb8:	lsr	r3, r4, ip
   15cbc:	orr	r3, r3, r5, lsl fp
   15cc0:	lsr	r2, r5, ip
   15cc4:	orr	r3, r3, r5, lsr sl
   15cc8:	adds	r0, r0, r4
   15ccc:	mov	r4, r3
   15cd0:	lsl	r3, r2, ip
   15cd4:	orr	r3, r3, r4, lsl sl
   15cd8:	lsl	ip, r4, ip
   15cdc:	orr	r3, r3, r4, lsr fp
   15ce0:	adc	r1, r1, r5
   15ce4:	subs	r0, r0, ip
   15ce8:	mov	r5, r2
   15cec:	sbc	r1, r1, r3
   15cf0:	cmp	lr, #0
   15cf4:	strdne	r4, [lr]
   15cf8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15cfc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15d00:	mov	r7, r0
   15d04:	ldr	r6, [pc, #72]	; 15d54 <__lxstat64@plt+0x4db0>
   15d08:	ldr	r5, [pc, #72]	; 15d58 <__lxstat64@plt+0x4db4>
   15d0c:	add	r6, pc, r6
   15d10:	add	r5, pc, r5
   15d14:	sub	r6, r6, r5
   15d18:	mov	r8, r1
   15d1c:	mov	r9, r2
   15d20:	bl	10d38 <calloc@plt-0x20>
   15d24:	asrs	r6, r6, #2
   15d28:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   15d2c:	mov	r4, #0
   15d30:	add	r4, r4, #1
   15d34:	ldr	r3, [r5], #4
   15d38:	mov	r2, r9
   15d3c:	mov	r1, r8
   15d40:	mov	r0, r7
   15d44:	blx	r3
   15d48:	cmp	r6, r4
   15d4c:	bne	15d30 <__lxstat64@plt+0x4d8c>
   15d50:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15d54:	strdeq	r1, [r1], -r8
   15d58:	strdeq	r1, [r1], -r0
   15d5c:	bx	lr
   15d60:	ldr	r3, [pc, #12]	; 15d74 <__lxstat64@plt+0x4dd0>
   15d64:	mov	r1, #0
   15d68:	add	r3, pc, r3
   15d6c:	ldr	r2, [r3]
   15d70:	b	10ed8 <__cxa_atexit@plt>
   15d74:	andeq	r1, r1, ip, ror #6

Disassembly of section .fini:

00015d78 <.fini>:
   15d78:	push	{r3, lr}
   15d7c:	pop	{r3, pc}
