Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Dec 24 07:02:07 2022
| Host         : IHSANALHAFIZ-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   671 |
|    Minimum number of control sets                        |   509 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |   162 |
| Unused register locations in slices containing registers |  2073 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   671 |
| >= 0 to < 4        |    63 |
| >= 4 to < 6        |    75 |
| >= 6 to < 8        |    54 |
| >= 8 to < 10       |    44 |
| >= 10 to < 12      |    42 |
| >= 12 to < 14      |    22 |
| >= 14 to < 16      |    14 |
| >= 16              |   357 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2282 |          964 |
| No           | No                    | Yes                    |              42 |           12 |
| No           | Yes                   | No                     |            1486 |          551 |
| Yes          | No                    | No                     |           18247 |         5456 |
| Yes          | No                    | Yes                    |              60 |           13 |
| Yes          | Yes                   | No                     |            5162 |         1718 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                     Clock Signal                     |                                                                                                                         Enable Signal                                                                                                                        |                                                                                                                                Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_13                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_int_reg_3                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[6].delay_reset_pe/reset_sustained_raw[0]                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[5].delay_reset_pe/reset_sustained_raw[0]                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_72                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/convert_real_to_fp/fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/gen_ce_non_real_time.ce_predicted_reg                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/reset_sustained_raw[0]                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/reset_sustained_raw[0]                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/tc_reg_0                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/reset_sustained_raw[0]                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/reset_sustained_raw[0]                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_35                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_34                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_2                                                                                                                                                                                                       | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[4].pe_reset                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_40                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[3].pe_reset                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_74                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[5].pe_reset                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_44                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[3].pe_reset                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_13                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/reset_sustained_raw[0]                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_5                                                                                                                                                                                                       | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/real_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/gen_ce_non_real_time.ce_predicted_reg                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_65                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[3].pe_reset                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_75                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/has_bit_reverse.DV_int_reg[0]                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_48                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_47                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/convert_imag_to_fp/fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/gen_ce_non_real_time.ce_predicted_reg                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_65                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/has_bit_reverse.DV_int_reg[0]                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_70                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[5].pe_reset                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_69                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/convert_real_to_fp/fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/gen_ce_non_real_time.ce_predicted_reg                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_60                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_69                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_61                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[3].pe_reset                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_54                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[2].pe_reset                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_24                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_10                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/real_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[25]_i_1_n_0                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_71                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].pe_reset                                                                                                                                                    |                2 |              2 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_12                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/convert_imag_to_fp/fpo/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_0                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_41                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/has_bit_reverse.DV_int_reg[0]                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_13                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[5].pe_reset                                                                                                                                                    |                2 |              2 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/tc_reg_0                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                 |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_4                                                                                                                                                                                                       | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].pe_reset                                                                                                                                                    |                2 |              2 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_9                                                                                                                                                                                                       | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[2].pe_reset                                                                                                                                                    |                3 |              3 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                               |                2 |              3 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_10                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/real_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/gen_ce_non_real_time.ce_predicted_reg                                                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_3                                                                                                                                                                                                       | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[4].pe_reset                                                                                                                                                    |                3 |              3 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                       |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                     |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_79                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_17                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_8                                                                                                                                                                                                       | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/p_1_in[25]                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_34                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_9                                                                                                                                                                                                       | design_1_i/xfft_0/U0/i_synth/axi_wrapper/has_bit_reverse.DV_int_reg[0]                                                                                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/count_ce_6                                                                                                                                                                                                          | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                    | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_10                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/real_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/p_1_in[25]                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_24                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/convert_imag_to_fp/fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/gen_ce_non_real_time.ce_predicted_reg                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[19]_i_1_n_0                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_24                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_int_reg_3                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_svm_speech_30_Pipeline_9_fu_1475/flow_control_loop_pipe_sequential_init_U/loop_index260_fu_441                                                                                                                             | design_1_i/svm_speech_30_0/U0/grp_svm_speech_30_Pipeline_9_fu_1475/flow_control_loop_pipe_sequential_init_U/grp_svm_speech_30_Pipeline_9_fu_1475_ap_start_reg_reg                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_svm_speech_30_Pipeline_8_fu_1468/flow_control_loop_pipe_sequential_init_U/loop_index263_fu_441                                                                                                                             | design_1_i/svm_speech_30_0/U0/grp_svm_speech_30_Pipeline_8_fu_1468/flow_control_loop_pipe_sequential_init_U/grp_svm_speech_30_Pipeline_8_fu_1468_ap_start_reg_reg                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_79                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_51                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].pe_reset                                                                                                                                                    |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_svm_speech_30_Pipeline_7_fu_1461/flow_control_loop_pipe_sequential_init_U/loop_index266_fu_441                                                                                                                             | design_1_i/svm_speech_30_0/U0/grp_svm_speech_30_Pipeline_7_fu_1461/flow_control_loop_pipe_sequential_init_U/grp_svm_speech_30_Pipeline_7_fu_1461_ap_start_reg_reg                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_svm_speech_30_Pipeline_6_fu_1454/flow_control_loop_pipe_sequential_init_U/loop_index269_fu_441                                                                                                                             | design_1_i/svm_speech_30_0/U0/grp_svm_speech_30_Pipeline_6_fu_1454/flow_control_loop_pipe_sequential_init_U/grp_svm_speech_30_Pipeline_6_fu_1454_ap_start_reg_reg                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_svm_speech_30_Pipeline_4_fu_1440/flow_control_loop_pipe_sequential_init_U/loop_index275_fu_441                                                                                                                             | design_1_i/svm_speech_30_0/U0/grp_svm_speech_30_Pipeline_4_fu_1440/flow_control_loop_pipe_sequential_init_U/grp_svm_speech_30_Pipeline_4_fu_1440_ap_start_reg_reg                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_svm_speech_30_Pipeline_3_fu_1433/flow_control_loop_pipe_sequential_init_U/loop_index278_fu_441                                                                                                                             | design_1_i/svm_speech_30_0/U0/grp_svm_speech_30_Pipeline_3_fu_1433/flow_control_loop_pipe_sequential_init_U/grp_svm_speech_30_Pipeline_3_fu_1433_ap_start_reg_reg                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_svm_speech_30_Pipeline_2_fu_1426/flow_control_loop_pipe_sequential_init_U/loop_index281_fu_441                                                                                                                             | design_1_i/svm_speech_30_0/U0/grp_svm_speech_30_Pipeline_2_fu_1426/flow_control_loop_pipe_sequential_init_U/grp_svm_speech_30_Pipeline_2_fu_1426_ap_start_reg_reg                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_svm_speech_30_Pipeline_10_fu_1482/flow_control_loop_pipe_sequential_init_U/loop_index_fu_441                                                                                                                               | design_1_i/svm_speech_30_0/U0/grp_svm_speech_30_Pipeline_10_fu_1482/flow_control_loop_pipe_sequential_init_U/grp_svm_speech_30_Pipeline_10_fu_1482_ap_start_reg_reg                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                   | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                    | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                                                                                                                                  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_34                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_1[0]                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/count_ce_7                                                                                                                                                                                                          | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_33                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_3[0]                                                                                                                                                                   | design_1_i/xfft_0/U0/i_synth/axi_wrapper/BLANK_reg[0]                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/D[6]                                                                                                                                                                                                                | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                                                                                              | design_1_i/rst_ps7_0_10M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_8                                                                                                                                                                                                       | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/gen_ce_non_real_time.ce_predicted_reg                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_svm_speech_30_Pipeline_5_fu_1447/flow_control_loop_pipe_sequential_init_U/loop_index272_fu_441                                                                                                                             | design_1_i/svm_speech_30_0/U0/grp_svm_speech_30_Pipeline_5_fu_1447/flow_control_loop_pipe_sequential_init_U/grp_svm_speech_30_Pipeline_5_fu_1447_ap_start_reg_reg                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[11]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                              |                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/control_s_axi_U/waddr                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_69                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_int_reg_1                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                             |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_int_reg_0                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/count_ce                                                                                                                                                                                                            | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_76                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/convert_real_to_fp/fpo/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_0                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                    | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_svm_speech_30_Pipeline_1_fu_1419/flow_control_loop_pipe_sequential_init_U/loop_index284_fu_321                                                                                                                             | design_1_i/svm_speech_30_0/U0/grp_svm_speech_30_Pipeline_1_fu_1419/flow_control_loop_pipe_sequential_init_U/grp_svm_speech_30_Pipeline_1_fu_1419_ap_start_reg_reg                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                  | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/count_ce_3                                                                                                                                                                                                          | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/sig_m_valid_dup_i_1_n_0                                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/count_ce_2                                                                                                                                                                                                          | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/count_ce_4                                                                                                                                                                                                          | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/count_ce_5                                                                                                                                                                                                          | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/control_s_axi_U/ar_hs                                                                                                                                                                                                          | design_1_i/svm_speech_30_0/U0/control_s_axi_U/rdata_data[9]_i_1__3_n_0                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_13                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/has_bit_reverse.DV_int_reg[0]                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_53                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_svm_speech_30_Pipeline_8_fu_1468/flow_control_loop_pipe_sequential_init_U/loop_index263_fu_440                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_51                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_52                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/convert_imag_to_fp/fpo/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_0                                                                                                     |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_svm_speech_30_Pipeline_7_fu_1461/flow_control_loop_pipe_sequential_init_U/loop_index266_fu_440                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_svm_speech_30_Pipeline_6_fu_1454/flow_control_loop_pipe_sequential_init_U/loop_index269_fu_440                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/rst_ps7_0_10M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                   | design_1_i/rst_ps7_0_10M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_svm_speech_30_Pipeline_5_fu_1447/flow_control_loop_pipe_sequential_init_U/loop_index272_fu_440                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_svm_speech_30_Pipeline_4_fu_1440/flow_control_loop_pipe_sequential_init_U/loop_index275_fu_440                                                                                                                             |                                                                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_svm_speech_30_Pipeline_3_fu_1433/flow_control_loop_pipe_sequential_init_U/loop_index278_fu_440                                                                                                                             |                                                                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_svm_speech_30_Pipeline_2_fu_1426/flow_control_loop_pipe_sequential_init_U/loop_index281_fu_440                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_svm_speech_30_Pipeline_1_fu_1419/flow_control_loop_pipe_sequential_init_U/loop_index284_fu_320                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_20                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/has_bit_reverse.DV_int_reg[0]                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_svm_speech_30_Pipeline_9_fu_1475/flow_control_loop_pipe_sequential_init_U/loop_index260_fu_440                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_svm_speech_30_Pipeline_10_fu_1482/flow_control_loop_pipe_sequential_init_U/loop_index_fu_440                                                                                                                               |                                                                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state194                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/inputpart1_s_axi_U/waddr                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt0                                                                                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_23                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/p_1_in[25]                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/count_ce_0                                                                                                                                                                                                          | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/inputpart2_s_axi_U/waddr                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                 | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/inputpart3_s_axi_U/waddr                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/inputpart4_s_axi_U/waddr                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                             |                                                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                             |                                                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/count_ce_1                                                                                                                                                                                                          | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                                                 | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                             |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_34                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                           | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                           | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_74                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/has_bit_reverse.DV_int_reg[0]                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_2                                                                                                                                                                                                       | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                             |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_5                                                                                                                                                                                                       | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/get_block_max_exp/gen_clear_max_exp/E[0]                                                                                                                                                     | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_0[0]                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_burst_dbeat_cntr_reg[6][0]                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2__0_n_0                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0                                                                    |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                           |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_4[0]                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1__0_n_0                                                                    |                6 |              9 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_1[0]                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0                                                                    |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/E[0]                                                                                                                                                                                                                | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_4                                                                                                                                                                                                       | design_1_i/xfft_0/U0/i_synth/axi_wrapper/has_bit_reverse.DV_int_reg[0]                                                                                                                                                                                                        |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0                                                                    |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_4[0]                                                                                                                                                                   | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7]0                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0                                                                                                           |                6 |              9 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg[0]                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0                                                                    |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2__0_n_0                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                           |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                           |                6 |              9 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_14                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2_n_0                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                           |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4]0                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0                                                                                                           |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_2[0]                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1__0_n_0                                                                    |                6 |              9 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_3[0]                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1__0_n_0                                                                    |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_1                                                                                                                                                                                                       | design_1_i/xfft_0/U0/i_synth/axi_wrapper/has_bit_reverse.DV_int_reg[0]                                                                                                                                                                                                        |                6 |              9 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_5[0]                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1__0_n_0                                                                    |                7 |              9 |         1.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5]0                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0                                                                                                           |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6]0                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0                                                                                                           |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]0                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1__0_n_0                                                                      |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8][0]                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1__0_n_0                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_7[0]                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0                                                                      |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[3]_1[0]                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_2[0]                              |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[5]_0[0]                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_0[0]                              |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_9[0]                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0                                                                      |                6 |             10 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_8[0]                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1__0_n_0                                                                      |                6 |             10 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[0]_0[0]                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_5[0]                              |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[1]_0[0]                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_4[0]                              |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[2]_0[0]                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_3[0]                              |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[4]_0[0]                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_1[0]                              |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[6]_0[0]                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg[0]                                |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[7]_0[0]                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_6[0]                              |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]0                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0                                                                                                             |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                             |                6 |             10 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                             |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]0                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0                                                                                                             |                6 |             10 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                             |                8 |             10 |         1.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]0                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0                                                                                                             |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]0                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                         |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_6[0]                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0                                                                      |                6 |             10 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_22                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_63                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/convert_imag_to_fp/fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/gen_ce_non_real_time.ce_predicted_reg                                                                                                           |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_1[0]                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_1_n_0                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_2[0]                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1_n_0                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_5[0]                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_0                                                                                                             |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3[0]                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_1_n_0                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_4[0]                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_3[0]                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_0                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_0[0]                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_1_n_0                                                                                                             |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                        | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]0                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1__0_n_0                                                                      |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_12                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_1[0]                                                                                                                                                                                    |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_8                                                                                                                                                                                                       | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_1                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                7 |             12 |         1.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                             |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_57                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                             |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_0[0]                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[19]_i_1_n_0                                                                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                                  |                2 |             13 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_2                                                                                                                                                                            |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                           | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                         |                2 |             13 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_34                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/convert_real_to_fp/fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/gen_ce_non_real_time.ce_predicted_reg                                                                                                           |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                           | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                         |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_5                                                                                                                                                                                                       | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/real_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[25]_i_1_n_0                                                                                                |                2 |             13 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                     |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/ld_btt_cntr_reg3_reg[0]                                                                |                                                                                                                                                                                                                                                                               |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_2[0]                                                                                                                                                                   | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                             |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                          |                                                                                                                                                                                                                                                                               |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                         |                6 |             14 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[13]_i_1_n_0                                                                                                                                                                                   | design_1_i/xfft_0/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                                                        |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                               |                                                                                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_48                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                             |                6 |             14 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo           |                                                                                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_76                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                                                                                                |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_63                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/convert_imag_to_fp/fpo/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_0                                                                                                     |                3 |             15 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_8                                                                                                                                                                                                       | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[25]_i_1_n_0                                                                                                |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_ce                                                                                | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[2].pe_reset                                                                                                                                                    |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/do_reg[15]_i_1_n_0                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_ce                                                                                 | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[2].pe_reset                                                                                                                                                    |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_ce                                                                                | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[4].pe_reset                                                                                                                                                    |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cyclic_prefix_xk_counter.DOUT_CNT_CTRL_1/cnt/cnt_ce                                                                               | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_ce                                                                                 | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[3].pe_reset                                                                                                                                                    |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_ce                                                                                | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[3].pe_reset                                                                                                                                                    |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_35                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_1[0]                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_ce                                                                                | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].pe_reset                                                                                                                                                    |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_ce                                                                                 | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].pe_reset                                                                                                                                                    |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_ce                                                                                 | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].pe_reset                                                                                                                                                    |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_45                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/p_1_in[25]                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_ce                                                                                | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].pe_reset                                                                                                                                                    |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/DOUT_CNT_CTRL_0/cnt/cnt_ce                                                                                                                           | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_ce                                                                                 | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[5].pe_reset                                                                                                                                                    |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_ce                                                                                | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[5].pe_reset                                                                                                                                                    |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_ce                                                                                 | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[4].pe_reset                                                                                                                                                    |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/load_cnt_ce                                                                                                                       | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                   | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                    |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                                  |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_69                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/convert_real_to_fp/fpo/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_0                                                                                                     |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_56                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                             |                6 |             19 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                                      |                4 |             20 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                                      |                5 |             20 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                8 |             20 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                                      |                4 |             20 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                      |                5 |             20 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_done_reg_0[0]                                                                                                          | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                         |                3 |             20 |         6.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                     |                                                                                                                                                                                                                                                                               |                3 |             20 |         6.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                      |                4 |             20 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                      |                5 |             20 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                      |                4 |             20 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                      |                5 |             20 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                                      |                4 |             20 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/gen_block_exp_delay_streaming.block_exp_ram/dist_ram.lutram.mem/WE                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             20 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[19]_i_1_n_0                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                5 |             20 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                    | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |               13 |             20 |         1.54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                                           | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                         |                4 |             20 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                                      |                4 |             20 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                      |                                                                                                                                                                                                                                                                               |                9 |             21 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_78                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             21 |         5.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                                                                                              | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U47/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/RESULT_REG.NORMAL.exp_op[7]_i_4_0                                                 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_33                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/real_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/p_1_in[25]                                                                                                                                                               |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                                                                                              | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U40/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/RESULT_REG.NORMAL.exp_op[7]_i_4_0                                                 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                                                                                              | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U46/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/RESULT_REG.NORMAL.exp_op[7]_i_4_0                                                 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                                                                                              | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U43/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/RESULT_REG.NORMAL.exp_op[7]_i_4_0                                                 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                                                                                              | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U38/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/RESULT_REG.NORMAL.exp_op[7]_i_4_0                                                 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                                                                                              | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U37/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/RESULT_REG.NORMAL.exp_op[7]_i_4_0                                                 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                                                                                              | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U48/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/RESULT_REG.NORMAL.exp_op[7]_i_4_0                                                 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                                                                                              | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U41/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/RESULT_REG.NORMAL.exp_op[7]_i_4_0                                                 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                                                                                              | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U44/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/RESULT_REG.NORMAL.exp_op[7]_i_4_0                                                 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                                                                                              | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U39/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/RESULT_REG.NORMAL.exp_op[7]_i_4_0                                                 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                           |                5 |             22 |         4.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                                                                                              | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U42/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/RESULT_REG.NORMAL.exp_op[7]_i_4_0                                                 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                                                                                              | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fdiv_32ns_32ns_32_3_no_dsp_1_U45/svm_speech_30_fdiv_32ns_32ns_32_3_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/RESULT_REG.NORMAL.exp_op[7]_i_4_0                                                 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                     |                                                                                                                                                                                                                                                                               |                3 |             23 |         7.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                        |                                                                                                                                                                                                                                                                               |               11 |             24 |         2.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               14 |             24 |         1.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_63                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                             |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_16                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                    |                9 |             25 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                4 |             25 |         6.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/control_s_axi_U/ar_hs                                                                                                                                                                                                          | design_1_i/svm_speech_30_0/U0/control_s_axi_U/rdata_data[30]_i_1__3_n_0                                                                                                                                                                                                       |                4 |             25 |         6.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                  | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                               |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                           |                                                                                                                                                                                                                                                                               |                4 |             26 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                9 |             26 |         2.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                  | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |               10 |             26 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                        |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_69                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                             |                7 |             27 |         3.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                        |                7 |             28 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               12 |             28 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                          |                                                                                                                                                                                                                                                                               |                4 |             28 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                                  |                7 |             29 |         4.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_12                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                             |                7 |             29 |         4.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/xfft_0/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                                                        |                9 |             29 |         3.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/E[0]                                                                                                                                                                             | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/reset                                                                                                                                                                                             |                7 |             31 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state177                                                                                                                                                               | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/grp_rtIsNaNF_fu_4179/fpext_32ns_64_1_no_dsp_1_U21/svm_speech_30_fpext_32ns_64_1_no_dsp_1_ip_u/ap_CS_fsm_reg[176]_0                                                                                |               18 |             31 |         1.72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state178                                                                                                                                                               | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/grp_rtIsNaNF_fu_4179/fpext_32ns_64_1_no_dsp_1_U21/svm_speech_30_fpext_32ns_64_1_no_dsp_1_ip_u/ap_CS_fsm_reg[177]                                                                                  |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state18                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state178                                                                                                                                                               | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U30/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/ap_CS_fsm_reg[177]_31                                                                                |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state176                                                                                                                                                               | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/grp_rtIsNaNF_fu_4169/fpext_32ns_64_1_no_dsp_1_U21/svm_speech_30_fpext_32ns_64_1_no_dsp_1_ip_u/ap_CS_fsm_reg[175]                                                                                  |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state176                                                                                                                                                               | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U29/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/ap_CS_fsm_reg[175]                                                                                   |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/inputpart3_s_axi_U/int_in19                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state176                                                                                                                                                               | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U27/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/ap_CS_fsm_reg[175]                                                                                   |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state177                                                                                                                                                               | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fcmp_32ns_32ns_1_1_no_dsp_1_U57/svm_speech_30_fcmp_32ns_32ns_1_1_no_dsp_1_ip_u/ap_CS_fsm_reg[176]                                                                                                 |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/inputpart3_s_axi_U/int_in24                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state16                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/p_18_in                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/grp_rtIsNaNF_fu_4174/fpext_32ns_64_1_no_dsp_1_U21/svm_speech_30_fpext_32ns_64_1_no_dsp_1_ip_u/ap_CS_fsm_reg[144][0]                                                              |                                                                                                                                                                                                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state177                                                                                                                                                               | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fcmp_32ns_32ns_1_1_no_dsp_1_U59/svm_speech_30_fcmp_32ns_32ns_1_1_no_dsp_1_ip_u/ap_CS_fsm_reg[176]                                                                                                 |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/grp_rtIsNaNF_fu_4174/fpext_32ns_64_1_no_dsp_1_U21/svm_speech_30_fpext_32ns_64_1_no_dsp_1_ip_u/E[0]                                                                               |                                                                                                                                                                                                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state177                                                                                                                                                               | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fcmp_32ns_32ns_1_1_no_dsp_1_U61/svm_speech_30_fcmp_32ns_32ns_1_1_no_dsp_1_ip_u/ap_CS_fsm_reg[176]                                                                                                 |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/inputpart3_s_axi_U/int_in18                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/inputpart3_s_axi_U/int_in17                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state177                                                                                                                                                               | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/tmp_35_rtIsNaNF_fu_4199/fpext_32ns_64_1_no_dsp_1_U21/svm_speech_30_fpext_32ns_64_1_no_dsp_1_ip_u/ap_CS_fsm_reg[176]                                                                               |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state19                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state168                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/inputpart4_s_axi_U/rdata_data[31]_i_2__2_n_0                                                                                                                                                                                   | design_1_i/svm_speech_30_0/U0/inputpart4_s_axi_U/rdata_data[31]_i_1__2_n_0                                                                                                                                                                                                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/inputpart4_s_axi_U/int_in32                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state180                                                                                                                                                               | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U29/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/ap_CS_fsm_reg[179]                                                                                   |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/inputpart4_s_axi_U/int_in30                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/inputpart4_s_axi_U/int_in31                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state180                                                                                                                                                               | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/grp_rtIsNaNF_fu_4169/fpext_32ns_64_1_no_dsp_1_U21/svm_speech_30_fpext_32ns_64_1_no_dsp_1_ip_u/ap_CS_fsm_reg[179]                                                                                  |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/inputpart4_s_axi_U/int_in29                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/inputpart3_s_axi_U/int_in22                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/inputpart4_s_axi_U/int_in26                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/inputpart3_s_axi_U/int_in21                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/inputpart4_s_axi_U/int_in27                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/inputpart4_s_axi_U/int_in25                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/inputpart3_s_axi_U/int_in20                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/inputpart3_s_axi_U/rdata_data[31]_i_2__1_n_0                                                                                                                                                                                   | design_1_i/svm_speech_30_0/U0/inputpart3_s_axi_U/rdata_data[31]_i_1__1_n_0                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state180                                                                                                                                                               | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/grp_rtIsNaNF_fu_4179/fpext_32ns_64_1_no_dsp_1_U21/svm_speech_30_fpext_32ns_64_1_no_dsp_1_ip_u/ap_CS_fsm_reg[179]                                                                                  |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state183                                                                                                                                                               | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U30/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/ap_CS_fsm_reg[182]                                                                                   |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state183                                                                                                                                                               | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U27/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/ap_CS_fsm_reg[182]_30                                                                                |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state183                                                                                                                                                               | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/grp_rtIsNaNF_fu_4169/fpext_32ns_64_1_no_dsp_1_U21/svm_speech_30_fpext_32ns_64_1_no_dsp_1_ip_u/ap_CS_fsm_reg[182]                                                                                  |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/reg_46340                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/inputpart1_s_axi_U/int_in6                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state178                                                                                                                                                               | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/grp_rtIsNaNF_fu_4169/fpext_32ns_64_1_no_dsp_1_U21/svm_speech_30_fpext_32ns_64_1_no_dsp_1_ip_u/ap_CS_fsm_reg[177]                                                                                  |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state181                                                                                                                                                               | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U30/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/ap_CS_fsm_reg[180]                                                                                   |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state181                                                                                                                                                               | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/grp_rtIsNaNF_fu_4169/fpext_32ns_64_1_no_dsp_1_U21/svm_speech_30_fpext_32ns_64_1_no_dsp_1_ip_u/ap_CS_fsm_reg[180]                                                                                  |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state181                                                                                                                                                               | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/grp_rtIsNaNF_fu_4179/fpext_32ns_64_1_no_dsp_1_U21/svm_speech_30_fpext_32ns_64_1_no_dsp_1_ip_u/ap_CS_fsm_reg[180]                                                                                  |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state17                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state184                                                                                                                                                               | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fcmp_32ns_32ns_1_1_no_dsp_1_U57/svm_speech_30_fcmp_32ns_32ns_1_1_no_dsp_1_ip_u/ap_CS_fsm_reg[183]                                                                                                 |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state184                                                                                                                                                               | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/grp_rtIsNaNF_fu_4169/fpext_32ns_64_1_no_dsp_1_U21/svm_speech_30_fpext_32ns_64_1_no_dsp_1_ip_u/ap_CS_fsm_reg[183]                                                                                  |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state182                                                                                                                                                               | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U27/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/ap_CS_fsm_reg[181]                                                                                   |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state182                                                                                                                                                               | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U29/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/ap_CS_fsm_reg[181]                                                                                   |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state182                                                                                                                                                               | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/grp_rtIsNaNF_fu_4169/fpext_32ns_64_1_no_dsp_1_U21/svm_speech_30_fpext_32ns_64_1_no_dsp_1_ip_u/ap_CS_fsm_reg[181]                                                                                  |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state179                                                                                                                                                               | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fcmp_32ns_32ns_1_1_no_dsp_1_U58/svm_speech_30_fcmp_32ns_32ns_1_1_no_dsp_1_ip_u/ap_CS_fsm_reg[178]                                                                                                 |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state179                                                                                                                                                               | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/grp_rtIsNaNF_fu_4169/fpext_32ns_64_1_no_dsp_1_U21/svm_speech_30_fpext_32ns_64_1_no_dsp_1_ip_u/ap_CS_fsm_reg[178]                                                                                  |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state179                                                                                                                                                               | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/grp_rtIsNaNF_fu_4179/fpext_32ns_64_1_no_dsp_1_U21/svm_speech_30_fpext_32ns_64_1_no_dsp_1_ip_u/ap_CS_fsm_reg[178]                                                                                  |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/reg_46520                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/reg_45760                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/E[0]                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/reg_46840                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/reg_45840                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/reg_45910                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/reg_46250                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state184                                                                                                                                                               | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U30/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/ap_CS_fsm_reg[183]                                                                                   |               21 |             32 |         1.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/reg_46000                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                         |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/reg_46600                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/reg_46160                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               22 |             32 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/reg_46080                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/reg_46690                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/reg_46440                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/inputpart1_s_axi_U/int_in3                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/inputpart1_s_axi_U/int_in5                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/inputpart1_s_axi_U/int_in2                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/inputpart1_s_axi_U/int_in1                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/inputpart1_s_axi_U/int_in8                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/inputpart4_s_axi_U/int_in28                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/inputpart1_s_axi_U/int_in7                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/inputpart1_s_axi_U/int_in4                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/inputpart1_s_axi_U/rdata_data[31]_i_2_n_0                                                                                                                                                                                      | design_1_i/svm_speech_30_0/U0/inputpart1_s_axi_U/rdata_data[31]_i_1_n_0                                                                                                                                                                                                       |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/inputpart2_s_axi_U/int_in14                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/inputpart2_s_axi_U/int_in13                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/inputpart2_s_axi_U/int_in12                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/inputpart2_s_axi_U/int_in10                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/inputpart2_s_axi_U/int_in16                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/inputpart2_s_axi_U/int_in9                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/inputpart2_s_axi_U/int_in11                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/inputpart2_s_axi_U/int_in15                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/inputpart2_s_axi_U/rdata_data[31]_i_2__0_n_0                                                                                                                                                                                   | design_1_i/svm_speech_30_0/U0/inputpart2_s_axi_U/rdata_data[31]_i_1__0_n_0                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/inputpart3_s_axi_U/int_in23                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state176                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               19 |             33 |         1.74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state191                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               19 |             33 |         1.74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_79                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                8 |             33 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                                  |               11 |             33 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state193                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               22 |             33 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                    | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                     |                                                                                                                                                                                                                                                                               |               14 |             34 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                             |                                                                                                                                                                                                                                                                               |               13 |             34 |         2.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             34 |         4.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                     |                                                                                                                                                                                                                                                                               |               11 |             34 |         3.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                     |                                                                                                                                                                                                                                                                               |               12 |             34 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                             |                                                                                                                                                                                                                                                                               |               12 |             34 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                     |                                                                                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                             |                                                                                                                                                                                                                                                                               |               10 |             34 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_76                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                             |                7 |             34 |         4.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                             |                                                                                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                             |                                                                                                                                                                                                                                                                               |               10 |             34 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                8 |             35 |         4.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                   |                8 |             35 |         4.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                            |                6 |             35 |         5.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |             36 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                              |                                                                                                                                                                                                                                                                               |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                              |                                                                                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                      |                                                                                                                                                                                                                                                                               |               13 |             36 |         2.77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                      |                                                                                                                                                                                                                                                                               |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                              |                                                                                                                                                                                                                                                                               |               13 |             36 |         2.77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_4[0]                                                                                                                                       |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                      |                                                                                                                                                                                                                                                                               |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |               13 |             36 |         2.77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                                  |               11 |             36 |         3.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                      |                                                                                                                                                                                                                                                                               |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state177                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               14 |             38 |         2.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN                                                                                                                                                                                                         | design_1_i/xfft_0/U0/i_synth/axi_wrapper/has_bit_reverse.DV_int_reg[0]                                                                                                                                                                                                        |               25 |             39 |         1.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_52                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                             |                9 |             39 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                  |               12 |             40 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/grp_c_CompactClassificationECOC_pre_1_fu_1489_ap_ready                                                                                                                           | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/reset                                                                                                                                                                                             |               11 |             41 |         3.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |               13 |             43 |         3.31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                         |               13 |             44 |         3.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                  |                                                                                                                                                                                                                                                                               |                6 |             44 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                  |                                                                                                                                                                                                                                                                               |                6 |             44 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               11 |             45 |         4.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                8 |             46 |         5.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             47 |         2.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                      |                9 |             47 |         5.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                               |                9 |             47 |         5.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                         |                8 |             47 |         5.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                               |               12 |             48 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             48 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                               |               11 |             48 |         4.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                               |               12 |             48 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                                                  | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                            |                9 |             53 |         5.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                     | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_2                                                                                                                                                                            |                7 |             53 |         7.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                9 |             54 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |               11 |             54 |         4.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_19                                                                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                             |               20 |             59 |         2.95 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_48                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               17 |             59 |         3.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_11                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               11 |             61 |         5.55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/reg_45240                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               40 |             64 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/reg_45140                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               39 |             64 |         1.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |               15 |             64 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/E[0]                                                                                                                                                        | design_1_i/xfft_0/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                                                        |               11 |             64 |         5.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                       |                                                                                                                                                                                                                                                                               |               21 |             64 |         3.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/reg_45340                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_reg_full_1_reg[0]                                                                                            | design_1_i/xfft_0/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                                                        |               10 |             64 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                         |                                                                                                                                                                                                                                                                               |               22 |             64 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                   |                                                                                                                                                                                                                                                                               |               24 |             64 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                8 |             64 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                             |                                                                                                                                                                                                                                                                               |               20 |             64 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state169                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               33 |             64 |         1.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state8                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               19 |             64 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state5                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               45 |             64 |         1.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state6                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               46 |             64 |         1.39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state4                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               46 |             64 |         1.39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/reg_45640                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               25 |             64 |         2.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/reg_44970                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               36 |             64 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                |               18 |             64 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state3                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               39 |             64 |         1.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_enable                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                9 |             65 |         7.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/data_out_fifo_write                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                9 |             65 |         7.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               15 |             66 |         4.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state192                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               18 |             66 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                               |               14 |             67 |         4.79 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                               |               14 |             67 |         4.79 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               18 |             67 |         3.72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_76                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               15 |             68 |         4.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |               28 |             69 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_15                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               13 |             70 |         5.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state195                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               48 |             71 |         1.48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |               21 |             73 |         3.48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                           |               24 |             73 |         3.04 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |               29 |             78 |         2.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |               27 |             78 |         2.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_28                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               18 |             80 |         4.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_50                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               16 |             81 |         5.06 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_20                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               24 |             83 |         3.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               35 |             86 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_7                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               15 |             86 |         5.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_52                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               24 |             88 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_47                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               23 |             90 |         3.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_72                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               19 |             99 |         5.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_64                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               21 |             99 |         4.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_56                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               16 |            100 |         6.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_27                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               15 |            110 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                    |               25 |            115 |         4.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_49                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               16 |            116 |         7.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_46                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               17 |            117 |         6.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_63                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               35 |            121 |         3.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_24                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               29 |            128 |         4.41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_3                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               20 |            128 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_40                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               23 |            129 |         5.61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_57                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               20 |            131 |         6.55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_74                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               26 |            132 |         5.08 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state178                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               76 |            133 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_70                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               19 |            137 |         7.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_23                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               36 |            154 |         4.28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_5                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               38 |            156 |         4.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_75                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               22 |            158 |         7.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_61                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               21 |            160 |         7.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state190                                                                                                                                                               | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/grp_rtIsNaNF_fu_4169/fpext_32ns_64_1_no_dsp_1_U21/svm_speech_30_fpext_32ns_64_1_no_dsp_1_ip_u/SR[0]                                                                                               |               53 |            160 |         3.02 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state185                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               88 |            160 |         1.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_14                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               26 |            160 |         6.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_45                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               32 |            162 |         5.06 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_42                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               33 |            162 |         4.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state179                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               66 |            163 |         2.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state184                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               72 |            163 |         2.26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state181                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               68 |            163 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_19                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               44 |            164 |         3.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state180                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               79 |            165 |         2.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_26                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               24 |            166 |         6.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_77                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               31 |            170 |         5.48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_12                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               35 |            170 |         4.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_67                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               27 |            171 |         6.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_73                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               30 |            172 |         5.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_71                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               24 |            173 |         7.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_51                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               33 |            173 |         5.24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_62                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               23 |            174 |         7.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state183                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               75 |            175 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_44                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               37 |            177 |         4.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state182                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               84 |            178 |         2.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_53                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               32 |            178 |         5.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_55                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               28 |            184 |         6.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               55 |            185 |         3.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_68                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               30 |            187 |         6.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_41                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               33 |            190 |         5.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_2                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               35 |            193 |         5.51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_54                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               35 |            200 |         5.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_39                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               22 |            205 |         9.32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_37                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               22 |            207 |         9.41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_35                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               48 |            209 |         4.35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_36                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               39 |            209 |         5.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_16                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               49 |            214 |         4.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_66                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               32 |            217 |         6.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_59                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               41 |            218 |         5.32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_32                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               31 |            222 |         7.16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_state161                                                                                                                                                               |                                                                                                                                                                                                                                                                               |              118 |            224 |         1.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_58                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               40 |            227 |         5.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_65                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               40 |            228 |         5.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_33                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               55 |            229 |         4.16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_13                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               41 |            232 |         5.66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_25                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               44 |            232 |         5.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_18                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               37 |            242 |         6.54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_60                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               54 |            246 |         4.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_31                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               44 |            253 |         5.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_69                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               63 |            255 |         4.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_17                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               49 |            255 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_34                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               51 |            257 |         5.04 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_29                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               52 |            286 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_9                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               60 |            288 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_4                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               52 |            295 |         5.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_6                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               55 |            301 |         5.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/ap_CS_fsm_reg_n_0_[185]                                                                                                                                                          |                                                                                                                                                                                                                                                                               |              131 |            305 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_43                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               65 |            310 |         4.77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_10                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               65 |            311 |         4.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_21                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               63 |            313 |         4.97 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_30                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               59 |            343 |         5.81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                                                                                              | design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/reset                                                                                                                                                                                             |              195 |            365 |         1.87 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c_repN_38                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               65 |            367 |         5.65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |              329 |            935 |         2.84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/svm_speech_30_0/U0/ap_CS_fsm_state91                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |              281 |           1024 |         3.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |              649 |           1396 |         2.15 |
+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


