
Hyperlink_MB_W6100_Library.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002018  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  080021a8  080021a8  000121a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002268  08002268  00020064  2**0
                  CONTENTS
  4 .ARM          00000000  08002268  08002268  00020064  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002268  08002268  00020064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002268  08002268  00012268  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800226c  0800226c  0001226c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000064  20000000  08002270  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000080  20000064  080022d4  00020064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000e4  080022d4  000200e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005b7b  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000e7a  00000000  00000000  00025c0f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000208  00000000  00000000  00026a90  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000190  00000000  00000000  00026c98  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000192fe  00000000  00000000  00026e28  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00002f43  00000000  00000000  00040126  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00084178  00000000  00000000  00043069  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c71e1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000009f8  00000000  00000000  000c725c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000064 	.word	0x20000064
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08002190 	.word	0x08002190

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000068 	.word	0x20000068
 80001cc:	08002190 	.word	0x08002190

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000290:	b480      	push	{r7}
 8000292:	b083      	sub	sp, #12
 8000294:	af00      	add	r7, sp, #0
 8000296:	4603      	mov	r3, r0
 8000298:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800029a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800029e:	2b00      	cmp	r3, #0
 80002a0:	db0b      	blt.n	80002ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80002a2:	79fb      	ldrb	r3, [r7, #7]
 80002a4:	f003 021f 	and.w	r2, r3, #31
 80002a8:	4907      	ldr	r1, [pc, #28]	; (80002c8 <__NVIC_EnableIRQ+0x38>)
 80002aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002ae:	095b      	lsrs	r3, r3, #5
 80002b0:	2001      	movs	r0, #1
 80002b2:	fa00 f202 	lsl.w	r2, r0, r2
 80002b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80002ba:	bf00      	nop
 80002bc:	370c      	adds	r7, #12
 80002be:	46bd      	mov	sp, r7
 80002c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c4:	4770      	bx	lr
 80002c6:	bf00      	nop
 80002c8:	e000e100 	.word	0xe000e100

080002cc <CanInit>:
 */

#include "can.h"


void CanInit(void) {
 80002cc:	b580      	push	{r7, lr}
 80002ce:	af00      	add	r7, sp, #0

	// *** Pin configuration and remap assignment *** //
	RCC->APB1ENR |= RCC_APB1ENR_CAN1EN;		// Enable CAN 1 CLK
 80002d0:	4b1d      	ldr	r3, [pc, #116]	; (8000348 <CanInit+0x7c>)
 80002d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80002d4:	4a1c      	ldr	r2, [pc, #112]	; (8000348 <CanInit+0x7c>)
 80002d6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80002da:	6413      	str	r3, [r2, #64]	; 0x40

	GPIOB->MODER |= GPIO_MODER_MODE8_1 | GPIO_MODER_MODE9_1;	// PB8 and PB9 Alternative Function
 80002dc:	4b1b      	ldr	r3, [pc, #108]	; (800034c <CanInit+0x80>)
 80002de:	681b      	ldr	r3, [r3, #0]
 80002e0:	4a1a      	ldr	r2, [pc, #104]	; (800034c <CanInit+0x80>)
 80002e2:	f443 2320 	orr.w	r3, r3, #655360	; 0xa0000
 80002e6:	6013      	str	r3, [r2, #0]
	GPIOB->AFR[1] |= GPIO_AFRH_AFRH0_3 | GPIO_AFRH_AFRH0_0 | GPIO_AFRH_AFRH1_0 | GPIO_AFRH_AFRH1_3;		// Alternative function mapped to CAN1_Tx and CAN1_Rx
 80002e8:	4b18      	ldr	r3, [pc, #96]	; (800034c <CanInit+0x80>)
 80002ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80002ec:	4a17      	ldr	r2, [pc, #92]	; (800034c <CanInit+0x80>)
 80002ee:	f043 0399 	orr.w	r3, r3, #153	; 0x99
 80002f2:	6253      	str	r3, [r2, #36]	; 0x24

	CAN1->MCR |= CAN_MCR_INRQ;			// Initialisation mode on
 80002f4:	4b16      	ldr	r3, [pc, #88]	; (8000350 <CanInit+0x84>)
 80002f6:	681b      	ldr	r3, [r3, #0]
 80002f8:	4a15      	ldr	r2, [pc, #84]	; (8000350 <CanInit+0x84>)
 80002fa:	f043 0301 	orr.w	r3, r3, #1
 80002fe:	6013      	str	r3, [r2, #0]

	// *** CAN Test Mode *** //
//	CAN1->BTR |= CAN_BTR_LBKM;			// Loopback mode enabled (For Debug purposes)
	// ********************* //

	NVIC_EnableIRQ(CAN1_TX_IRQn);
 8000300:	2013      	movs	r0, #19
 8000302:	f7ff ffc5 	bl	8000290 <__NVIC_EnableIRQ>
	NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8000306:	2014      	movs	r0, #20
 8000308:	f7ff ffc2 	bl	8000290 <__NVIC_EnableIRQ>

	CAN1->IER |= CAN_IER_FMPIE0;		// Interrupt generated when state of FMP[1:0] bits are not 00b
 800030c:	4b10      	ldr	r3, [pc, #64]	; (8000350 <CanInit+0x84>)
 800030e:	695b      	ldr	r3, [r3, #20]
 8000310:	4a0f      	ldr	r2, [pc, #60]	; (8000350 <CanInit+0x84>)
 8000312:	f043 0302 	orr.w	r3, r3, #2
 8000316:	6153      	str	r3, [r2, #20]

	CAN1->BTR = 0x00080004;				// CAN Bitrate: 500k
 8000318:	4b0d      	ldr	r3, [pc, #52]	; (8000350 <CanInit+0x84>)
 800031a:	4a0e      	ldr	r2, [pc, #56]	; (8000354 <CanInit+0x88>)
 800031c:	61da      	str	r2, [r3, #28]


	CAN1->MCR &= ~CAN_MCR_INRQ;			// Initialisation mode off
 800031e:	4b0c      	ldr	r3, [pc, #48]	; (8000350 <CanInit+0x84>)
 8000320:	681b      	ldr	r3, [r3, #0]
 8000322:	4a0b      	ldr	r2, [pc, #44]	; (8000350 <CanInit+0x84>)
 8000324:	f023 0301 	bic.w	r3, r3, #1
 8000328:	6013      	str	r3, [r2, #0]
	while (CAN1->MSR & CAN_MCR_INRQ);
 800032a:	bf00      	nop
 800032c:	4b08      	ldr	r3, [pc, #32]	; (8000350 <CanInit+0x84>)
 800032e:	685b      	ldr	r3, [r3, #4]
 8000330:	f003 0301 	and.w	r3, r3, #1
 8000334:	2b00      	cmp	r3, #0
 8000336:	d1f9      	bne.n	800032c <CanInit+0x60>


	CAN1->MCR &= ~CAN_MCR_SLEEP;
 8000338:	4b05      	ldr	r3, [pc, #20]	; (8000350 <CanInit+0x84>)
 800033a:	681b      	ldr	r3, [r3, #0]
 800033c:	4a04      	ldr	r2, [pc, #16]	; (8000350 <CanInit+0x84>)
 800033e:	f023 0302 	bic.w	r3, r3, #2
 8000342:	6013      	str	r3, [r2, #0]


}
 8000344:	bf00      	nop
 8000346:	bd80      	pop	{r7, pc}
 8000348:	40023800 	.word	0x40023800
 800034c:	40020400 	.word	0x40020400
 8000350:	40006400 	.word	0x40006400
 8000354:	00080004 	.word	0x00080004

08000358 <Can_Tx_Msg>:


void Can_Tx_Msg(CAN_MESSAGE * msg) {
 8000358:	b480      	push	{r7}
 800035a:	b083      	sub	sp, #12
 800035c:	af00      	add	r7, sp, #0
 800035e:	6078      	str	r0, [r7, #4]

	CAN1->sTxMailBox[0].TIR = 0;		// Empty TIR register
 8000360:	4b3c      	ldr	r3, [pc, #240]	; (8000454 <Can_Tx_Msg+0xfc>)
 8000362:	2200      	movs	r2, #0
 8000364:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180

	if(msg->format == STANDARD_FORMAT)	{
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	691b      	ldr	r3, [r3, #16]
 800036c:	2b00      	cmp	r3, #0
 800036e:	d10a      	bne.n	8000386 <Can_Tx_Msg+0x2e>
		CAN1->sTxMailBox[0].TIR |= (u_int) (msg->id << 21) | CAN_ID_STD;
 8000370:	4b38      	ldr	r3, [pc, #224]	; (8000454 <Can_Tx_Msg+0xfc>)
 8000372:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	681b      	ldr	r3, [r3, #0]
 800037a:	055b      	lsls	r3, r3, #21
 800037c:	4935      	ldr	r1, [pc, #212]	; (8000454 <Can_Tx_Msg+0xfc>)
 800037e:	4313      	orrs	r3, r2
 8000380:	f8c1 3180 	str.w	r3, [r1, #384]	; 0x180
 8000384:	e009      	b.n	800039a <Can_Tx_Msg+0x42>
	} else {
		CAN1->sTxMailBox[0].TIR |= (u_int) (msg->id << 3) | CAN_ID_EXT;
 8000386:	4b33      	ldr	r3, [pc, #204]	; (8000454 <Can_Tx_Msg+0xfc>)
 8000388:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	681b      	ldr	r3, [r3, #0]
 8000390:	00db      	lsls	r3, r3, #3
 8000392:	4930      	ldr	r1, [pc, #192]	; (8000454 <Can_Tx_Msg+0xfc>)
 8000394:	4313      	orrs	r3, r2
 8000396:	f8c1 3180 	str.w	r3, [r1, #384]	; 0x180
	}

	if (msg->type == DATA_FRAME)  {                 // DATA FRAME
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	695b      	ldr	r3, [r3, #20]
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d106      	bne.n	80003b0 <Can_Tx_Msg+0x58>
	    CAN1->sTxMailBox[0].TIR |= CAN_RTR_DATA;
 80003a2:	4b2c      	ldr	r3, [pc, #176]	; (8000454 <Can_Tx_Msg+0xfc>)
 80003a4:	4a2b      	ldr	r2, [pc, #172]	; (8000454 <Can_Tx_Msg+0xfc>)
 80003a6:	f8d3 3180 	ldr.w	r3, [r3, #384]	; 0x180
 80003aa:	f8c2 3180 	str.w	r3, [r2, #384]	; 0x180
 80003ae:	e005      	b.n	80003bc <Can_Tx_Msg+0x64>
	} else {                                        // REMOTE FRAME
	    CAN1->sTxMailBox[0].TIR |= CAN_RTR_REMOTE;
 80003b0:	4b28      	ldr	r3, [pc, #160]	; (8000454 <Can_Tx_Msg+0xfc>)
 80003b2:	4a28      	ldr	r2, [pc, #160]	; (8000454 <Can_Tx_Msg+0xfc>)
 80003b4:	f8d3 3180 	ldr.w	r3, [r3, #384]	; 0x180
 80003b8:	f8c2 3180 	str.w	r3, [r2, #384]	; 0x180
	}

	CAN1->sTxMailBox[0].TDLR = (((u_int)msg->data[3] << 24) |
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	79db      	ldrb	r3, [r3, #7]
 80003c0:	061a      	lsls	r2, r3, #24
	                          ((u_int)msg->data[2] << 16) |
 80003c2:	687b      	ldr	r3, [r7, #4]
 80003c4:	799b      	ldrb	r3, [r3, #6]
 80003c6:	041b      	lsls	r3, r3, #16
	CAN1->sTxMailBox[0].TDLR = (((u_int)msg->data[3] << 24) |
 80003c8:	431a      	orrs	r2, r3
	                          ((u_int)msg->data[1] <<  8) |
 80003ca:	687b      	ldr	r3, [r7, #4]
 80003cc:	795b      	ldrb	r3, [r3, #5]
 80003ce:	021b      	lsls	r3, r3, #8
	                          ((u_int)msg->data[2] << 16) |
 80003d0:	4313      	orrs	r3, r2
	                          ((u_int)msg->data[0]));
 80003d2:	687a      	ldr	r2, [r7, #4]
 80003d4:	7912      	ldrb	r2, [r2, #4]
 80003d6:	4611      	mov	r1, r2
	CAN1->sTxMailBox[0].TDLR = (((u_int)msg->data[3] << 24) |
 80003d8:	4a1e      	ldr	r2, [pc, #120]	; (8000454 <Can_Tx_Msg+0xfc>)
	                          ((u_int)msg->data[1] <<  8) |
 80003da:	430b      	orrs	r3, r1
	CAN1->sTxMailBox[0].TDLR = (((u_int)msg->data[3] << 24) |
 80003dc:	f8c2 3188 	str.w	r3, [r2, #392]	; 0x188
	CAN1->sTxMailBox[0].TDHR = (((u_int)msg->data[7] << 24) |
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	7adb      	ldrb	r3, [r3, #11]
 80003e4:	061a      	lsls	r2, r3, #24
	                          ((u_int)msg->data[6] << 16) |
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	7a9b      	ldrb	r3, [r3, #10]
 80003ea:	041b      	lsls	r3, r3, #16
	CAN1->sTxMailBox[0].TDHR = (((u_int)msg->data[7] << 24) |
 80003ec:	431a      	orrs	r2, r3
	                          ((u_int)msg->data[5] <<  8) |
 80003ee:	687b      	ldr	r3, [r7, #4]
 80003f0:	7a5b      	ldrb	r3, [r3, #9]
 80003f2:	021b      	lsls	r3, r3, #8
	                          ((u_int)msg->data[6] << 16) |
 80003f4:	4313      	orrs	r3, r2
	                          ((u_int)msg->data[4]));
 80003f6:	687a      	ldr	r2, [r7, #4]
 80003f8:	7a12      	ldrb	r2, [r2, #8]
 80003fa:	4611      	mov	r1, r2
	CAN1->sTxMailBox[0].TDHR = (((u_int)msg->data[7] << 24) |
 80003fc:	4a15      	ldr	r2, [pc, #84]	; (8000454 <Can_Tx_Msg+0xfc>)
	                          ((u_int)msg->data[5] <<  8) |
 80003fe:	430b      	orrs	r3, r1
	CAN1->sTxMailBox[0].TDHR = (((u_int)msg->data[7] << 24) |
 8000400:	f8c2 318c 	str.w	r3, [r2, #396]	; 0x18c

	CAN1->sTxMailBox[0].TDTR &= ~CAN_TDT1R_DLC;
 8000404:	4b13      	ldr	r3, [pc, #76]	; (8000454 <Can_Tx_Msg+0xfc>)
 8000406:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
 800040a:	4a12      	ldr	r2, [pc, #72]	; (8000454 <Can_Tx_Msg+0xfc>)
 800040c:	f023 030f 	bic.w	r3, r3, #15
 8000410:	f8c2 3184 	str.w	r3, [r2, #388]	; 0x184
	CAN1->sTxMailBox[0].TDTR |=  (msg->len & CAN_TDT0R_DLC);
 8000414:	4b0f      	ldr	r3, [pc, #60]	; (8000454 <Can_Tx_Msg+0xfc>)
 8000416:	f8d3 2184 	ldr.w	r2, [r3, #388]	; 0x184
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	68db      	ldr	r3, [r3, #12]
 800041e:	f003 030f 	and.w	r3, r3, #15
 8000422:	490c      	ldr	r1, [pc, #48]	; (8000454 <Can_Tx_Msg+0xfc>)
 8000424:	4313      	orrs	r3, r2
 8000426:	f8c1 3184 	str.w	r3, [r1, #388]	; 0x184

	CAN1->IER |= CAN_IER_TMEIE;                      // enable  TME interrupt
 800042a:	4b0a      	ldr	r3, [pc, #40]	; (8000454 <Can_Tx_Msg+0xfc>)
 800042c:	695b      	ldr	r3, [r3, #20]
 800042e:	4a09      	ldr	r2, [pc, #36]	; (8000454 <Can_Tx_Msg+0xfc>)
 8000430:	f043 0301 	orr.w	r3, r3, #1
 8000434:	6153      	str	r3, [r2, #20]
	CAN1->sTxMailBox[0].TIR |=  CAN_TI0R_TXRQ;       // transmit message
 8000436:	4b07      	ldr	r3, [pc, #28]	; (8000454 <Can_Tx_Msg+0xfc>)
 8000438:	f8d3 3180 	ldr.w	r3, [r3, #384]	; 0x180
 800043c:	4a05      	ldr	r2, [pc, #20]	; (8000454 <Can_Tx_Msg+0xfc>)
 800043e:	f043 0301 	orr.w	r3, r3, #1
 8000442:	f8c2 3180 	str.w	r3, [r2, #384]	; 0x180

}
 8000446:	bf00      	nop
 8000448:	370c      	adds	r7, #12
 800044a:	46bd      	mov	sp, r7
 800044c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000450:	4770      	bx	lr
 8000452:	bf00      	nop
 8000454:	40006400 	.word	0x40006400

08000458 <Can_Rx_Msg>:


void Can_Rx_Msg(CAN_MESSAGE * msg) {
 8000458:	b480      	push	{r7}
 800045a:	b083      	sub	sp, #12
 800045c:	af00      	add	r7, sp, #0
 800045e:	6078      	str	r0, [r7, #4]

	if ((CAN1->sFIFOMailBox[0].RIR & CAN_ID_EXT) == 0) { // Standard ID
 8000460:	4b2e      	ldr	r3, [pc, #184]	; (800051c <Can_Rx_Msg+0xc4>)
 8000462:	f8d3 31b0 	ldr.w	r3, [r3, #432]	; 0x1b0
	    msg->format = STANDARD_FORMAT;
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	2200      	movs	r2, #0
 800046a:	611a      	str	r2, [r3, #16]
	    msg->id     = (uint32_t)0x000007FF & (CAN1->sFIFOMailBox[0].RIR >> 21);
 800046c:	4b2b      	ldr	r3, [pc, #172]	; (800051c <Can_Rx_Msg+0xc4>)
 800046e:	f8d3 31b0 	ldr.w	r3, [r3, #432]	; 0x1b0
 8000472:	0d5b      	lsrs	r3, r3, #21
 8000474:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	601a      	str	r2, [r3, #0]
	  }  else  {                                          // Extended ID
	    msg->format = EXTENDED_FORMAT;
	    msg->id     = (uint32_t)0x0003FFFF & (CAN1->sFIFOMailBox[0].RIR >> 3);
	  }
	                                                  // Read type information
	  if ((CAN1->sFIFOMailBox[0].RIR & CAN_RTR_REMOTE) == 0) {
 800047c:	4b27      	ldr	r3, [pc, #156]	; (800051c <Can_Rx_Msg+0xc4>)
 800047e:	f8d3 31b0 	ldr.w	r3, [r3, #432]	; 0x1b0
	    msg->type =   DATA_FRAME;                     // DATA   FRAME
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	2200      	movs	r2, #0
 8000486:	615a      	str	r2, [r3, #20]
	  }  else  {
	    msg->type = REMOTE_FRAME;                     // REMOTE FRAME
	  }

	  msg->len = (char)0x0000000F & CAN1->sFIFOMailBox[0].RDTR;
 8000488:	4b24      	ldr	r3, [pc, #144]	; (800051c <Can_Rx_Msg+0xc4>)
 800048a:	f8d3 31b4 	ldr.w	r3, [r3, #436]	; 0x1b4
 800048e:	f003 020f 	and.w	r2, r3, #15
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	60da      	str	r2, [r3, #12]
	                                                    // Read data
	  msg->data[0] = (u_int)0x000000FF & (CAN1->sFIFOMailBox[0].RDLR);
 8000496:	4b21      	ldr	r3, [pc, #132]	; (800051c <Can_Rx_Msg+0xc4>)
 8000498:	f8d3 31b8 	ldr.w	r3, [r3, #440]	; 0x1b8
 800049c:	b2da      	uxtb	r2, r3
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	711a      	strb	r2, [r3, #4]
	  msg->data[1] = (u_int)0x000000FF & (CAN1->sFIFOMailBox[0].RDLR >> 8);
 80004a2:	4b1e      	ldr	r3, [pc, #120]	; (800051c <Can_Rx_Msg+0xc4>)
 80004a4:	f8d3 31b8 	ldr.w	r3, [r3, #440]	; 0x1b8
 80004a8:	0a1b      	lsrs	r3, r3, #8
 80004aa:	b2da      	uxtb	r2, r3
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	715a      	strb	r2, [r3, #5]
	  msg->data[2] = (u_int)0x000000FF & (CAN1->sFIFOMailBox[0].RDLR >> 16);
 80004b0:	4b1a      	ldr	r3, [pc, #104]	; (800051c <Can_Rx_Msg+0xc4>)
 80004b2:	f8d3 31b8 	ldr.w	r3, [r3, #440]	; 0x1b8
 80004b6:	0c1b      	lsrs	r3, r3, #16
 80004b8:	b2da      	uxtb	r2, r3
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	719a      	strb	r2, [r3, #6]
	  msg->data[3] = (u_int)0x000000FF & (CAN1->sFIFOMailBox[0].RDLR >> 24);
 80004be:	4b17      	ldr	r3, [pc, #92]	; (800051c <Can_Rx_Msg+0xc4>)
 80004c0:	f8d3 31b8 	ldr.w	r3, [r3, #440]	; 0x1b8
 80004c4:	0e1b      	lsrs	r3, r3, #24
 80004c6:	b2da      	uxtb	r2, r3
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	71da      	strb	r2, [r3, #7]

	  msg->data[4] = (u_int)0x000000FF & (CAN1->sFIFOMailBox[0].RDHR);
 80004cc:	4b13      	ldr	r3, [pc, #76]	; (800051c <Can_Rx_Msg+0xc4>)
 80004ce:	f8d3 31bc 	ldr.w	r3, [r3, #444]	; 0x1bc
 80004d2:	b2da      	uxtb	r2, r3
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	721a      	strb	r2, [r3, #8]
	  msg->data[5] = (u_int)0x000000FF & (CAN1->sFIFOMailBox[0].RDHR >> 8);
 80004d8:	4b10      	ldr	r3, [pc, #64]	; (800051c <Can_Rx_Msg+0xc4>)
 80004da:	f8d3 31bc 	ldr.w	r3, [r3, #444]	; 0x1bc
 80004de:	0a1b      	lsrs	r3, r3, #8
 80004e0:	b2da      	uxtb	r2, r3
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	725a      	strb	r2, [r3, #9]
	  msg->data[6] = (u_int)0x000000FF & (CAN1->sFIFOMailBox[0].RDHR >> 16);
 80004e6:	4b0d      	ldr	r3, [pc, #52]	; (800051c <Can_Rx_Msg+0xc4>)
 80004e8:	f8d3 31bc 	ldr.w	r3, [r3, #444]	; 0x1bc
 80004ec:	0c1b      	lsrs	r3, r3, #16
 80004ee:	b2da      	uxtb	r2, r3
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	729a      	strb	r2, [r3, #10]
	  msg->data[7] = (u_int)0x000000FF & (CAN1->sFIFOMailBox[0].RDHR >> 24);
 80004f4:	4b09      	ldr	r3, [pc, #36]	; (800051c <Can_Rx_Msg+0xc4>)
 80004f6:	f8d3 31bc 	ldr.w	r3, [r3, #444]	; 0x1bc
 80004fa:	0e1b      	lsrs	r3, r3, #24
 80004fc:	b2da      	uxtb	r2, r3
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	72da      	strb	r2, [r3, #11]

	  CAN1->RF0R |= CAN_RF0R_RFOM0;                    // Release FIFO 0 output mailbox
 8000502:	4b06      	ldr	r3, [pc, #24]	; (800051c <Can_Rx_Msg+0xc4>)
 8000504:	68db      	ldr	r3, [r3, #12]
 8000506:	4a05      	ldr	r2, [pc, #20]	; (800051c <Can_Rx_Msg+0xc4>)
 8000508:	f043 0320 	orr.w	r3, r3, #32
 800050c:	60d3      	str	r3, [r2, #12]

}
 800050e:	bf00      	nop
 8000510:	370c      	adds	r7, #12
 8000512:	46bd      	mov	sp, r7
 8000514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000518:	4770      	bx	lr
 800051a:	bf00      	nop
 800051c:	40006400 	.word	0x40006400

08000520 <Can_Set_Filter>:


void Can_Set_Filter(uint id, char format) {
 8000520:	b480      	push	{r7}
 8000522:	b085      	sub	sp, #20
 8000524:	af00      	add	r7, sp, #0
 8000526:	6078      	str	r0, [r7, #4]
 8000528:	460b      	mov	r3, r1
 800052a:	70fb      	strb	r3, [r7, #3]

	static unsigned short CAN_filterIdx = 0;
	uint CAN_msgId = 0;
 800052c:	2300      	movs	r3, #0
 800052e:	60fb      	str	r3, [r7, #12]

	  if (CAN_filterIdx > 13) {                       // check if Filter Memory is full
 8000530:	4b3f      	ldr	r3, [pc, #252]	; (8000630 <Can_Set_Filter+0x110>)
 8000532:	881b      	ldrh	r3, [r3, #0]
 8000534:	2b0d      	cmp	r3, #13
 8000536:	d874      	bhi.n	8000622 <Can_Set_Filter+0x102>
	    return;
	  }
	                                                  // Setup identifier information
	  if (format == STANDARD_FORMAT)  {               // Standard ID
 8000538:	78fb      	ldrb	r3, [r7, #3]
 800053a:	2b00      	cmp	r3, #0
 800053c:	d105      	bne.n	800054a <Can_Set_Filter+0x2a>
	      CAN_msgId  |= (unsigned int)(id << 21) | CAN_ID_STD;
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	055b      	lsls	r3, r3, #21
 8000542:	68fa      	ldr	r2, [r7, #12]
 8000544:	4313      	orrs	r3, r2
 8000546:	60fb      	str	r3, [r7, #12]
 8000548:	e004      	b.n	8000554 <Can_Set_Filter+0x34>
	  }  else  {                                      // Extended ID
	      CAN_msgId  |= (unsigned int)(id <<  3) | CAN_ID_EXT;
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	00db      	lsls	r3, r3, #3
 800054e:	68fa      	ldr	r2, [r7, #12]
 8000550:	4313      	orrs	r3, r2
 8000552:	60fb      	str	r3, [r7, #12]
	  }

	  CAN1->FMR  |=  CAN_FMR_FINIT;                    // set Initialisation mode for filter banks
 8000554:	4b37      	ldr	r3, [pc, #220]	; (8000634 <Can_Set_Filter+0x114>)
 8000556:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800055a:	4a36      	ldr	r2, [pc, #216]	; (8000634 <Can_Set_Filter+0x114>)
 800055c:	f043 0301 	orr.w	r3, r3, #1
 8000560:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
	  CAN1->FA1R &=  ~(unsigned int)(1 << CAN_filterIdx); // deactivate filter
 8000564:	4b33      	ldr	r3, [pc, #204]	; (8000634 <Can_Set_Filter+0x114>)
 8000566:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800056a:	4b31      	ldr	r3, [pc, #196]	; (8000630 <Can_Set_Filter+0x110>)
 800056c:	881b      	ldrh	r3, [r3, #0]
 800056e:	4619      	mov	r1, r3
 8000570:	2301      	movs	r3, #1
 8000572:	408b      	lsls	r3, r1
 8000574:	43db      	mvns	r3, r3
 8000576:	492f      	ldr	r1, [pc, #188]	; (8000634 <Can_Set_Filter+0x114>)
 8000578:	4013      	ands	r3, r2
 800057a:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c

	                                                  // initialize filter
	  CAN1->FS1R |= (unsigned int)(1 << CAN_filterIdx);// set 32-bit scale configuration
 800057e:	4b2d      	ldr	r3, [pc, #180]	; (8000634 <Can_Set_Filter+0x114>)
 8000580:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8000584:	4a2a      	ldr	r2, [pc, #168]	; (8000630 <Can_Set_Filter+0x110>)
 8000586:	8812      	ldrh	r2, [r2, #0]
 8000588:	4611      	mov	r1, r2
 800058a:	2201      	movs	r2, #1
 800058c:	408a      	lsls	r2, r1
 800058e:	4611      	mov	r1, r2
 8000590:	4a28      	ldr	r2, [pc, #160]	; (8000634 <Can_Set_Filter+0x114>)
 8000592:	430b      	orrs	r3, r1
 8000594:	f8c2 320c 	str.w	r3, [r2, #524]	; 0x20c
	  CAN1->FM1R |= (unsigned int)(1 << CAN_filterIdx);// set 2 32-bit identifier list mode
 8000598:	4b26      	ldr	r3, [pc, #152]	; (8000634 <Can_Set_Filter+0x114>)
 800059a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800059e:	4a24      	ldr	r2, [pc, #144]	; (8000630 <Can_Set_Filter+0x110>)
 80005a0:	8812      	ldrh	r2, [r2, #0]
 80005a2:	4611      	mov	r1, r2
 80005a4:	2201      	movs	r2, #1
 80005a6:	408a      	lsls	r2, r1
 80005a8:	4611      	mov	r1, r2
 80005aa:	4a22      	ldr	r2, [pc, #136]	; (8000634 <Can_Set_Filter+0x114>)
 80005ac:	430b      	orrs	r3, r1
 80005ae:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204

	  CAN1->sFilterRegister[CAN_filterIdx].FR1 = CAN_msgId; //  32-bit identifier
 80005b2:	4920      	ldr	r1, [pc, #128]	; (8000634 <Can_Set_Filter+0x114>)
 80005b4:	4b1e      	ldr	r3, [pc, #120]	; (8000630 <Can_Set_Filter+0x110>)
 80005b6:	881b      	ldrh	r3, [r3, #0]
 80005b8:	3348      	adds	r3, #72	; 0x48
 80005ba:	68fa      	ldr	r2, [r7, #12]
 80005bc:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	  CAN1->sFilterRegister[CAN_filterIdx].FR2 = CAN_msgId; //  32-bit identifier
 80005c0:	4a1c      	ldr	r2, [pc, #112]	; (8000634 <Can_Set_Filter+0x114>)
 80005c2:	4b1b      	ldr	r3, [pc, #108]	; (8000630 <Can_Set_Filter+0x110>)
 80005c4:	881b      	ldrh	r3, [r3, #0]
 80005c6:	3348      	adds	r3, #72	; 0x48
 80005c8:	00db      	lsls	r3, r3, #3
 80005ca:	4413      	add	r3, r2
 80005cc:	68fa      	ldr	r2, [r7, #12]
 80005ce:	605a      	str	r2, [r3, #4]

	  CAN1->FFA1R &= ~(unsigned int)(1 << CAN_filterIdx);  // assign filter to FIFO 0
 80005d0:	4b18      	ldr	r3, [pc, #96]	; (8000634 <Can_Set_Filter+0x114>)
 80005d2:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80005d6:	4b16      	ldr	r3, [pc, #88]	; (8000630 <Can_Set_Filter+0x110>)
 80005d8:	881b      	ldrh	r3, [r3, #0]
 80005da:	4619      	mov	r1, r3
 80005dc:	2301      	movs	r3, #1
 80005de:	408b      	lsls	r3, r1
 80005e0:	43db      	mvns	r3, r3
 80005e2:	4914      	ldr	r1, [pc, #80]	; (8000634 <Can_Set_Filter+0x114>)
 80005e4:	4013      	ands	r3, r2
 80005e6:	f8c1 3214 	str.w	r3, [r1, #532]	; 0x214
	  CAN1->FA1R  |=  (unsigned int)(1 << CAN_filterIdx);  // activate filter
 80005ea:	4b12      	ldr	r3, [pc, #72]	; (8000634 <Can_Set_Filter+0x114>)
 80005ec:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 80005f0:	4a0f      	ldr	r2, [pc, #60]	; (8000630 <Can_Set_Filter+0x110>)
 80005f2:	8812      	ldrh	r2, [r2, #0]
 80005f4:	4611      	mov	r1, r2
 80005f6:	2201      	movs	r2, #1
 80005f8:	408a      	lsls	r2, r1
 80005fa:	4611      	mov	r1, r2
 80005fc:	4a0d      	ldr	r2, [pc, #52]	; (8000634 <Can_Set_Filter+0x114>)
 80005fe:	430b      	orrs	r3, r1
 8000600:	f8c2 321c 	str.w	r3, [r2, #540]	; 0x21c

	  CAN1->FMR &= ~CAN_FMR_FINIT;                     // reset Initialisation mode for filter banks
 8000604:	4b0b      	ldr	r3, [pc, #44]	; (8000634 <Can_Set_Filter+0x114>)
 8000606:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800060a:	4a0a      	ldr	r2, [pc, #40]	; (8000634 <Can_Set_Filter+0x114>)
 800060c:	f023 0301 	bic.w	r3, r3, #1
 8000610:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

	  CAN_filterIdx += 1;                             // increase filter index
 8000614:	4b06      	ldr	r3, [pc, #24]	; (8000630 <Can_Set_Filter+0x110>)
 8000616:	881b      	ldrh	r3, [r3, #0]
 8000618:	3301      	adds	r3, #1
 800061a:	b29a      	uxth	r2, r3
 800061c:	4b04      	ldr	r3, [pc, #16]	; (8000630 <Can_Set_Filter+0x110>)
 800061e:	801a      	strh	r2, [r3, #0]
 8000620:	e000      	b.n	8000624 <Can_Set_Filter+0x104>
	    return;
 8000622:	bf00      	nop

}
 8000624:	3714      	adds	r7, #20
 8000626:	46bd      	mov	sp, r7
 8000628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062c:	4770      	bx	lr
 800062e:	bf00      	nop
 8000630:	20000088 	.word	0x20000088
 8000634:	40006400 	.word	0x40006400

08000638 <registerCanMsgRxCallback>:


void registerCanMsgRxCallback(void (*callback)(CAN_MESSAGE msg)) {
 8000638:	b480      	push	{r7}
 800063a:	b083      	sub	sp, #12
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
	canMsgReceivedCallback = callback;
 8000640:	4a04      	ldr	r2, [pc, #16]	; (8000654 <registerCanMsgRxCallback+0x1c>)
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	6013      	str	r3, [r2, #0]
}
 8000646:	bf00      	nop
 8000648:	370c      	adds	r7, #12
 800064a:	46bd      	mov	sp, r7
 800064c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000650:	4770      	bx	lr
 8000652:	bf00      	nop
 8000654:	20000080 	.word	0x20000080

08000658 <CAN1_TX_IRQHandler>:
void registerCanMsgTxCallback(void (*callback)(void)) {
	canMsgTransmitCallback = callback;
}


__attribute__((interrupt)) void CAN1_TX_IRQHandler (void)  {
 8000658:	4668      	mov	r0, sp
 800065a:	f020 0107 	bic.w	r1, r0, #7
 800065e:	468d      	mov	sp, r1
 8000660:	b589      	push	{r0, r3, r7, lr}
 8000662:	af00      	add	r7, sp, #0
	if (CAN1->TSR & CAN_TSR_RQCP0) {                 // request completed mbx 0
 8000664:	4b0f      	ldr	r3, [pc, #60]	; (80006a4 <CAN1_TX_IRQHandler+0x4c>)
 8000666:	689b      	ldr	r3, [r3, #8]
 8000668:	f003 0301 	and.w	r3, r3, #1
 800066c:	2b00      	cmp	r3, #0
 800066e:	d00b      	beq.n	8000688 <CAN1_TX_IRQHandler+0x30>
	    CAN1->TSR |= CAN_TSR_RQCP0;                  // reset request complete mbx 0
 8000670:	4b0c      	ldr	r3, [pc, #48]	; (80006a4 <CAN1_TX_IRQHandler+0x4c>)
 8000672:	689b      	ldr	r3, [r3, #8]
 8000674:	4a0b      	ldr	r2, [pc, #44]	; (80006a4 <CAN1_TX_IRQHandler+0x4c>)
 8000676:	f043 0301 	orr.w	r3, r3, #1
 800067a:	6093      	str	r3, [r2, #8]
	    CAN1->IER &= ~CAN_IER_TMEIE;                 // disable  TME interrupt
 800067c:	4b09      	ldr	r3, [pc, #36]	; (80006a4 <CAN1_TX_IRQHandler+0x4c>)
 800067e:	695b      	ldr	r3, [r3, #20]
 8000680:	4a08      	ldr	r2, [pc, #32]	; (80006a4 <CAN1_TX_IRQHandler+0x4c>)
 8000682:	f023 0301 	bic.w	r3, r3, #1
 8000686:	6153      	str	r3, [r2, #20]
	}
	// Tx Interrupt Action
	if(canMsgTransmitCallback) canMsgTransmitCallback();
 8000688:	4b07      	ldr	r3, [pc, #28]	; (80006a8 <CAN1_TX_IRQHandler+0x50>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	2b00      	cmp	r3, #0
 800068e:	d002      	beq.n	8000696 <CAN1_TX_IRQHandler+0x3e>
 8000690:	4b05      	ldr	r3, [pc, #20]	; (80006a8 <CAN1_TX_IRQHandler+0x50>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	4798      	blx	r3
}
 8000696:	bf00      	nop
 8000698:	46bd      	mov	sp, r7
 800069a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
 800069e:	4685      	mov	sp, r0
 80006a0:	4770      	bx	lr
 80006a2:	bf00      	nop
 80006a4:	40006400 	.word	0x40006400
 80006a8:	20000084 	.word	0x20000084

080006ac <CAN1_RX0_IRQHandler>:



__attribute__((interrupt)) void CAN1_RX0_IRQHandler (void) {
 80006ac:	4668      	mov	r0, sp
 80006ae:	f020 0107 	bic.w	r1, r0, #7
 80006b2:	468d      	mov	sp, r1
 80006b4:	b591      	push	{r0, r4, r7, lr}
 80006b6:	b088      	sub	sp, #32
 80006b8:	af02      	add	r7, sp, #8

	CAN_MESSAGE can_rx_message;

	if (CAN1->RF0R & CAN_RF0R_FMP0) {			      // message pending?
 80006ba:	4b10      	ldr	r3, [pc, #64]	; (80006fc <CAN1_RX0_IRQHandler+0x50>)
 80006bc:	68db      	ldr	r3, [r3, #12]
 80006be:	f003 0303 	and.w	r3, r3, #3
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d013      	beq.n	80006ee <CAN1_RX0_IRQHandler+0x42>
		Can_Rx_Msg(&can_rx_message);                  // read the message
 80006c6:	463b      	mov	r3, r7
 80006c8:	4618      	mov	r0, r3
 80006ca:	f7ff fec5 	bl	8000458 <Can_Rx_Msg>
		// Rx Interrupt Action
		if (canMsgReceivedCallback) canMsgReceivedCallback(can_rx_message);
 80006ce:	4b0c      	ldr	r3, [pc, #48]	; (8000700 <CAN1_RX0_IRQHandler+0x54>)
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d00b      	beq.n	80006ee <CAN1_RX0_IRQHandler+0x42>
 80006d6:	4b0a      	ldr	r3, [pc, #40]	; (8000700 <CAN1_RX0_IRQHandler+0x54>)
 80006d8:	681c      	ldr	r4, [r3, #0]
 80006da:	466a      	mov	r2, sp
 80006dc:	f107 0310 	add.w	r3, r7, #16
 80006e0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80006e4:	e882 0003 	stmia.w	r2, {r0, r1}
 80006e8:	463b      	mov	r3, r7
 80006ea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80006ec:	47a0      	blx	r4
	}

}
 80006ee:	bf00      	nop
 80006f0:	3718      	adds	r7, #24
 80006f2:	46bd      	mov	sp, r7
 80006f4:	e8bd 4091 	ldmia.w	sp!, {r0, r4, r7, lr}
 80006f8:	4685      	mov	sp, r0
 80006fa:	4770      	bx	lr
 80006fc:	40006400 	.word	0x40006400
 8000700:	20000080 	.word	0x20000080

08000704 <__NVIC_EnableIRQ>:
{
 8000704:	b480      	push	{r7}
 8000706:	b083      	sub	sp, #12
 8000708:	af00      	add	r7, sp, #0
 800070a:	4603      	mov	r3, r0
 800070c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800070e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000712:	2b00      	cmp	r3, #0
 8000714:	db0b      	blt.n	800072e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000716:	79fb      	ldrb	r3, [r7, #7]
 8000718:	f003 021f 	and.w	r2, r3, #31
 800071c:	4907      	ldr	r1, [pc, #28]	; (800073c <__NVIC_EnableIRQ+0x38>)
 800071e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000722:	095b      	lsrs	r3, r3, #5
 8000724:	2001      	movs	r0, #1
 8000726:	fa00 f202 	lsl.w	r2, r0, r2
 800072a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800072e:	bf00      	nop
 8000730:	370c      	adds	r7, #12
 8000732:	46bd      	mov	sp, r7
 8000734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000738:	4770      	bx	lr
 800073a:	bf00      	nop
 800073c:	e000e100 	.word	0xe000e100

08000740 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000740:	b480      	push	{r7}
 8000742:	b083      	sub	sp, #12
 8000744:	af00      	add	r7, sp, #0
 8000746:	4603      	mov	r3, r0
 8000748:	6039      	str	r1, [r7, #0]
 800074a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800074c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000750:	2b00      	cmp	r3, #0
 8000752:	db0a      	blt.n	800076a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000754:	683b      	ldr	r3, [r7, #0]
 8000756:	b2da      	uxtb	r2, r3
 8000758:	490c      	ldr	r1, [pc, #48]	; (800078c <__NVIC_SetPriority+0x4c>)
 800075a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800075e:	0112      	lsls	r2, r2, #4
 8000760:	b2d2      	uxtb	r2, r2
 8000762:	440b      	add	r3, r1
 8000764:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000768:	e00a      	b.n	8000780 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800076a:	683b      	ldr	r3, [r7, #0]
 800076c:	b2da      	uxtb	r2, r3
 800076e:	4908      	ldr	r1, [pc, #32]	; (8000790 <__NVIC_SetPriority+0x50>)
 8000770:	79fb      	ldrb	r3, [r7, #7]
 8000772:	f003 030f 	and.w	r3, r3, #15
 8000776:	3b04      	subs	r3, #4
 8000778:	0112      	lsls	r2, r2, #4
 800077a:	b2d2      	uxtb	r2, r2
 800077c:	440b      	add	r3, r1
 800077e:	761a      	strb	r2, [r3, #24]
}
 8000780:	bf00      	nop
 8000782:	370c      	adds	r7, #12
 8000784:	46bd      	mov	sp, r7
 8000786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078a:	4770      	bx	lr
 800078c:	e000e100 	.word	0xe000e100
 8000790:	e000ed00 	.word	0xe000ed00

08000794 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b082      	sub	sp, #8
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	3b01      	subs	r3, #1
 80007a0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80007a4:	d301      	bcc.n	80007aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80007a6:	2301      	movs	r3, #1
 80007a8:	e00f      	b.n	80007ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007aa:	4a0a      	ldr	r2, [pc, #40]	; (80007d4 <SysTick_Config+0x40>)
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	3b01      	subs	r3, #1
 80007b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007b2:	210f      	movs	r1, #15
 80007b4:	f04f 30ff 	mov.w	r0, #4294967295
 80007b8:	f7ff ffc2 	bl	8000740 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007bc:	4b05      	ldr	r3, [pc, #20]	; (80007d4 <SysTick_Config+0x40>)
 80007be:	2200      	movs	r2, #0
 80007c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007c2:	4b04      	ldr	r3, [pc, #16]	; (80007d4 <SysTick_Config+0x40>)
 80007c4:	2207      	movs	r2, #7
 80007c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80007c8:	2300      	movs	r3, #0
}
 80007ca:	4618      	mov	r0, r3
 80007cc:	3708      	adds	r7, #8
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	e000e010 	.word	0xe000e010

080007d8 <SystemRegisterCFG>:
 */
#include "config.h"



void SystemRegisterCFG(void) {
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0

	// *** Configure System Clock (36MHz for each system BUS) ***
	RCC->PLLCFGR |= RCC_PLLCFGR_PLLSRC_HSE;		// HSE as an input to the PLL loop
 80007dc:	4b62      	ldr	r3, [pc, #392]	; (8000968 <SystemRegisterCFG+0x190>)
 80007de:	685b      	ldr	r3, [r3, #4]
 80007e0:	4a61      	ldr	r2, [pc, #388]	; (8000968 <SystemRegisterCFG+0x190>)
 80007e2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80007e6:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLP_1;		// PLLP DIV = /2
 80007e8:	4b5f      	ldr	r3, [pc, #380]	; (8000968 <SystemRegisterCFG+0x190>)
 80007ea:	685b      	ldr	r3, [r3, #4]
 80007ec:	4a5e      	ldr	r2, [pc, #376]	; (8000968 <SystemRegisterCFG+0x190>)
 80007ee:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80007f2:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLP_0;
 80007f4:	4b5c      	ldr	r3, [pc, #368]	; (8000968 <SystemRegisterCFG+0x190>)
 80007f6:	685b      	ldr	r3, [r3, #4]
 80007f8:	4a5b      	ldr	r2, [pc, #364]	; (8000968 <SystemRegisterCFG+0x190>)
 80007fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80007fe:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR |= (0b001001000 << 6);			// Multiplication factor PLLN = 72
 8000800:	4b59      	ldr	r3, [pc, #356]	; (8000968 <SystemRegisterCFG+0x190>)
 8000802:	685b      	ldr	r3, [r3, #4]
 8000804:	4a58      	ldr	r2, [pc, #352]	; (8000968 <SystemRegisterCFG+0x190>)
 8000806:	f443 5390 	orr.w	r3, r3, #4608	; 0x1200
 800080a:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR |= (0b000100);					// PLLM DIV = /4
 800080c:	4b56      	ldr	r3, [pc, #344]	; (8000968 <SystemRegisterCFG+0x190>)
 800080e:	685b      	ldr	r3, [r3, #4]
 8000810:	4a55      	ldr	r2, [pc, #340]	; (8000968 <SystemRegisterCFG+0x190>)
 8000812:	f043 0304 	orr.w	r3, r3, #4
 8000816:	6053      	str	r3, [r2, #4]
	RCC->CFGR |= RCC_CFGR_SW_PLL;				// System Clock MUX switched to PLL
 8000818:	4b53      	ldr	r3, [pc, #332]	; (8000968 <SystemRegisterCFG+0x190>)
 800081a:	689b      	ldr	r3, [r3, #8]
 800081c:	4a52      	ldr	r2, [pc, #328]	; (8000968 <SystemRegisterCFG+0x190>)
 800081e:	f043 0302 	orr.w	r3, r3, #2
 8000822:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= (RCC_CFGR_HPRE_DIV2 << RCC_CFGR_HPRE_Pos);		// AHB DIV = /2
 8000824:	4b50      	ldr	r3, [pc, #320]	; (8000968 <SystemRegisterCFG+0x190>)
 8000826:	689b      	ldr	r3, [r3, #8]
 8000828:	4a4f      	ldr	r2, [pc, #316]	; (8000968 <SystemRegisterCFG+0x190>)
 800082a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800082e:	6093      	str	r3, [r2, #8]
	RCC->CR |= RCC_CR_HSEON;	// HSE ON
 8000830:	4b4d      	ldr	r3, [pc, #308]	; (8000968 <SystemRegisterCFG+0x190>)
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	4a4c      	ldr	r2, [pc, #304]	; (8000968 <SystemRegisterCFG+0x190>)
 8000836:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800083a:	6013      	str	r3, [r2, #0]
	while (!(RCC->CR & RCC_CR_HSERDY)); // Wait for HSE ON
 800083c:	bf00      	nop
 800083e:	4b4a      	ldr	r3, [pc, #296]	; (8000968 <SystemRegisterCFG+0x190>)
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000846:	2b00      	cmp	r3, #0
 8000848:	d0f9      	beq.n	800083e <SystemRegisterCFG+0x66>
	RCC->CR |= RCC_CR_PLLON;	// PLL ON
 800084a:	4b47      	ldr	r3, [pc, #284]	; (8000968 <SystemRegisterCFG+0x190>)
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	4a46      	ldr	r2, [pc, #280]	; (8000968 <SystemRegisterCFG+0x190>)
 8000850:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000854:	6013      	str	r3, [r2, #0]
	while ((RCC->CR & RCC_CR_PLLRDY)); // Check if PLL not locked
 8000856:	bf00      	nop
 8000858:	4b43      	ldr	r3, [pc, #268]	; (8000968 <SystemRegisterCFG+0x190>)
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000860:	2b00      	cmp	r3, #0
 8000862:	d1f9      	bne.n	8000858 <SystemRegisterCFG+0x80>
	while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL);	// Check for a correct source set
 8000864:	bf00      	nop
 8000866:	4b40      	ldr	r3, [pc, #256]	; (8000968 <SystemRegisterCFG+0x190>)
 8000868:	689b      	ldr	r3, [r3, #8]
 800086a:	f003 030c 	and.w	r3, r3, #12
 800086e:	2b08      	cmp	r3, #8
 8000870:	d1f9      	bne.n	8000866 <SystemRegisterCFG+0x8e>
	RCC->CR &= ~RCC_CR_HSION;	// 16MHz HSI OFF
 8000872:	4b3d      	ldr	r3, [pc, #244]	; (8000968 <SystemRegisterCFG+0x190>)
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	4a3c      	ldr	r2, [pc, #240]	; (8000968 <SystemRegisterCFG+0x190>)
 8000878:	f023 0301 	bic.w	r3, r3, #1
 800087c:	6013      	str	r3, [r2, #0]


	// RCC Configuration
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN | RCC_AHB1ENR_GPIOBEN | RCC_AHB1ENR_GPIOCEN;	// GPIO Clock
 800087e:	4b3a      	ldr	r3, [pc, #232]	; (8000968 <SystemRegisterCFG+0x190>)
 8000880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000882:	4a39      	ldr	r2, [pc, #228]	; (8000968 <SystemRegisterCFG+0x190>)
 8000884:	f043 0307 	orr.w	r3, r3, #7
 8000888:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;		// SPI1 clock
 800088a:	4b37      	ldr	r3, [pc, #220]	; (8000968 <SystemRegisterCFG+0x190>)
 800088c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800088e:	4a36      	ldr	r2, [pc, #216]	; (8000968 <SystemRegisterCFG+0x190>)
 8000890:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000894:	6453      	str	r3, [r2, #68]	; 0x44

	// Standard GPIO Config (LEDs)
	GPIOC->MODER |= GPIO_MODER_MODE8_0 | GPIO_MODER_MODE9_0 | GPIO_MODER_MODE11_0 | GPIO_MODER_MODE12_0;	// STM LEDs output
 8000896:	4b35      	ldr	r3, [pc, #212]	; (800096c <SystemRegisterCFG+0x194>)
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	4a34      	ldr	r2, [pc, #208]	; (800096c <SystemRegisterCFG+0x194>)
 800089c:	f043 73a2 	orr.w	r3, r3, #21233664	; 0x1440000
 80008a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80008a4:	6013      	str	r3, [r2, #0]
	GPIOC->ODR |= GPIO_ODR_OD8 | GPIO_ODR_OD9 | GPIO_ODR_OD11 | GPIO_ODR_OD12;		// STM LEDs OFF
 80008a6:	4b31      	ldr	r3, [pc, #196]	; (800096c <SystemRegisterCFG+0x194>)
 80008a8:	695b      	ldr	r3, [r3, #20]
 80008aa:	4a30      	ldr	r2, [pc, #192]	; (800096c <SystemRegisterCFG+0x194>)
 80008ac:	f443 53d8 	orr.w	r3, r3, #6912	; 0x1b00
 80008b0:	6153      	str	r3, [r2, #20]

	// W6100 External Reset config
	GPIOC->MODER |= GPIO_MODER_MODE4_0;		// Output
 80008b2:	4b2e      	ldr	r3, [pc, #184]	; (800096c <SystemRegisterCFG+0x194>)
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	4a2d      	ldr	r2, [pc, #180]	; (800096c <SystemRegisterCFG+0x194>)
 80008b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80008bc:	6013      	str	r3, [r2, #0]
	GPIOC->ODR |= GPIO_ODR_OD4;				// Level high (reset disable)
 80008be:	4b2b      	ldr	r3, [pc, #172]	; (800096c <SystemRegisterCFG+0x194>)
 80008c0:	695b      	ldr	r3, [r3, #20]
 80008c2:	4a2a      	ldr	r2, [pc, #168]	; (800096c <SystemRegisterCFG+0x194>)
 80008c4:	f043 0310 	orr.w	r3, r3, #16
 80008c8:	6153      	str	r3, [r2, #20]

	// W6100 External Interrupt pin configuration
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;	// Enable clock for SYSCFG (Used for EXTI ISR)
 80008ca:	4b27      	ldr	r3, [pc, #156]	; (8000968 <SystemRegisterCFG+0x190>)
 80008cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008ce:	4a26      	ldr	r2, [pc, #152]	; (8000968 <SystemRegisterCFG+0x190>)
 80008d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008d4:	6453      	str	r3, [r2, #68]	; 0x44
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80008d6:	f3bf 8f4f 	dsb	sy
	__DSB();
	SYSCFG->EXTICR[1] |= SYSCFG_EXTICR2_EXTI5_PC;	// PC5 pin selected
 80008da:	4b25      	ldr	r3, [pc, #148]	; (8000970 <SystemRegisterCFG+0x198>)
 80008dc:	68db      	ldr	r3, [r3, #12]
 80008de:	4a24      	ldr	r2, [pc, #144]	; (8000970 <SystemRegisterCFG+0x198>)
 80008e0:	f043 0320 	orr.w	r3, r3, #32
 80008e4:	60d3      	str	r3, [r2, #12]
	EXTI->IMR |= EXTI_IMR_IM5;						// Interrupt masked for line Px5
 80008e6:	4b23      	ldr	r3, [pc, #140]	; (8000974 <SystemRegisterCFG+0x19c>)
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	4a22      	ldr	r2, [pc, #136]	; (8000974 <SystemRegisterCFG+0x19c>)
 80008ec:	f043 0320 	orr.w	r3, r3, #32
 80008f0:	6013      	str	r3, [r2, #0]
	EXTI->FTSR |= EXTI_FTSR_TR5;					// Falling edge for line Px5
 80008f2:	4b20      	ldr	r3, [pc, #128]	; (8000974 <SystemRegisterCFG+0x19c>)
 80008f4:	68db      	ldr	r3, [r3, #12]
 80008f6:	4a1f      	ldr	r2, [pc, #124]	; (8000974 <SystemRegisterCFG+0x19c>)
 80008f8:	f043 0320 	orr.w	r3, r3, #32
 80008fc:	60d3      	str	r3, [r2, #12]
	NVIC_EnableIRQ(EXTI9_5_IRQn);
 80008fe:	2017      	movs	r0, #23
 8000900:	f7ff ff00 	bl	8000704 <__NVIC_EnableIRQ>


	// SPI GPIO Config
	GPIOA->MODER |= GPIO_MODER_MODE4_0 | GPIO_MODER_MODE5_1 | GPIO_MODER_MODE6_1 | GPIO_MODER_MODE7_1;		// SPI1 AFIO Set (NSS Software)
 8000904:	4b1c      	ldr	r3, [pc, #112]	; (8000978 <SystemRegisterCFG+0x1a0>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	4a1b      	ldr	r2, [pc, #108]	; (8000978 <SystemRegisterCFG+0x1a0>)
 800090a:	f443 4329 	orr.w	r3, r3, #43264	; 0xa900
 800090e:	6013      	str	r3, [r2, #0]
	GPIOA->ODR |= GPIO_ODR_OD4;		// Slave select HIGH (disable)
 8000910:	4b19      	ldr	r3, [pc, #100]	; (8000978 <SystemRegisterCFG+0x1a0>)
 8000912:	695b      	ldr	r3, [r3, #20]
 8000914:	4a18      	ldr	r2, [pc, #96]	; (8000978 <SystemRegisterCFG+0x1a0>)
 8000916:	f043 0310 	orr.w	r3, r3, #16
 800091a:	6153      	str	r3, [r2, #20]
	GPIOA->AFR[0] |= GPIO_AFRL_AFRL5_0 | GPIO_AFRL_AFRL5_2 | GPIO_AFRL_AFRL6_0 |
 800091c:	4b16      	ldr	r3, [pc, #88]	; (8000978 <SystemRegisterCFG+0x1a0>)
 800091e:	6a1b      	ldr	r3, [r3, #32]
 8000920:	4a15      	ldr	r2, [pc, #84]	; (8000978 <SystemRegisterCFG+0x1a0>)
 8000922:	f043 43aa 	orr.w	r3, r3, #1426063360	; 0x55000000
 8000926:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
 800092a:	6213      	str	r3, [r2, #32]
					 GPIO_AFRL_AFRL6_2 | GPIO_AFRL_AFRL7_0 | GPIO_AFRL_AFRL7_2;			// SPI1 AFIO => SPI1

	// SPI Config
	SPI1->CR1 |= SPI_CR1_SPE | SPI_CR1_SSI | SPI_CR1_SSM | SPI_CR1_MSTR;
 800092c:	4b13      	ldr	r3, [pc, #76]	; (800097c <SystemRegisterCFG+0x1a4>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	4a12      	ldr	r2, [pc, #72]	; (800097c <SystemRegisterCFG+0x1a4>)
 8000932:	f443 7351 	orr.w	r3, r3, #836	; 0x344
 8000936:	6013      	str	r3, [r2, #0]

	// IO-Link Config
	GPIOB->MODER |= GPIO_MODER_MODER14_0;		// EN_L+ pin: output
 8000938:	4b11      	ldr	r3, [pc, #68]	; (8000980 <SystemRegisterCFG+0x1a8>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	4a10      	ldr	r2, [pc, #64]	; (8000980 <SystemRegisterCFG+0x1a8>)
 800093e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000942:	6013      	str	r3, [r2, #0]
	GPIOB->PUPDR |= GPIO_PUPDR_PUPD14_1;		// EN_L+ pin: pull down
 8000944:	4b0e      	ldr	r3, [pc, #56]	; (8000980 <SystemRegisterCFG+0x1a8>)
 8000946:	68db      	ldr	r3, [r3, #12]
 8000948:	4a0d      	ldr	r2, [pc, #52]	; (8000980 <SystemRegisterCFG+0x1a8>)
 800094a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800094e:	60d3      	str	r3, [r2, #12]

	SysTick_Config(32000000 / 1000);
 8000950:	f44f 40fa 	mov.w	r0, #32000	; 0x7d00
 8000954:	f7ff ff1e 	bl	8000794 <SysTick_Config>
	// Reset the SysTick counter value.
	SysTick->VAL = 0UL;
 8000958:	4b0a      	ldr	r3, [pc, #40]	; (8000984 <SystemRegisterCFG+0x1ac>)
 800095a:	2200      	movs	r2, #0
 800095c:	609a      	str	r2, [r3, #8]
	// Set SysTick source and IRQ.
	SysTick->CTRL = (SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_TICKINT_Msk);
 800095e:	4b09      	ldr	r3, [pc, #36]	; (8000984 <SystemRegisterCFG+0x1ac>)
 8000960:	2206      	movs	r2, #6
 8000962:	601a      	str	r2, [r3, #0]


}
 8000964:	bf00      	nop
 8000966:	bd80      	pop	{r7, pc}
 8000968:	40023800 	.word	0x40023800
 800096c:	40020800 	.word	0x40020800
 8000970:	40013800 	.word	0x40013800
 8000974:	40013c00 	.word	0x40013c00
 8000978:	40020000 	.word	0x40020000
 800097c:	40013000 	.word	0x40013000
 8000980:	40020400 	.word	0x40020400
 8000984:	e000e010 	.word	0xe000e010

08000988 <SysTick_Handler>:
	// Disable the SysTick timer
	SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk;
}


__attribute__((interrupt)) void SysTick_Handler(void){
 8000988:	4668      	mov	r0, sp
 800098a:	f020 0107 	bic.w	r1, r0, #7
 800098e:	468d      	mov	sp, r1
 8000990:	b481      	push	{r0, r7}
 8000992:	af00      	add	r7, sp, #0
	delay++;
 8000994:	4b05      	ldr	r3, [pc, #20]	; (80009ac <SysTick_Handler+0x24>)
 8000996:	881b      	ldrh	r3, [r3, #0]
 8000998:	b29b      	uxth	r3, r3
 800099a:	3301      	adds	r3, #1
 800099c:	b29a      	uxth	r2, r3
 800099e:	4b03      	ldr	r3, [pc, #12]	; (80009ac <SysTick_Handler+0x24>)
 80009a0:	801a      	strh	r2, [r3, #0]
}
 80009a2:	bf00      	nop
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bc81      	pop	{r0, r7}
 80009a8:	4685      	mov	sp, r0
 80009aa:	4770      	bx	lr
 80009ac:	200000a4 	.word	0x200000a4

080009b0 <canVariables>:

// CAN variables: array enum references
enum can_msg {can_on_msg, can_off_msg};

// Define CAN variable structures below
void canVariables(CAN_MESSAGE * cmg) {
 80009b0:	b480      	push	{r7}
 80009b2:	b083      	sub	sp, #12
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]

	strcpy(cmg[can_on_msg].data, "mb_0000");
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	3304      	adds	r3, #4
 80009bc:	4918      	ldr	r1, [pc, #96]	; (8000a20 <canVariables+0x70>)
 80009be:	461a      	mov	r2, r3
 80009c0:	460b      	mov	r3, r1
 80009c2:	cb03      	ldmia	r3!, {r0, r1}
 80009c4:	6010      	str	r0, [r2, #0]
 80009c6:	6051      	str	r1, [r2, #4]
	cmg[can_on_msg].format = STANDARD_FORMAT;
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	2200      	movs	r2, #0
 80009cc:	611a      	str	r2, [r3, #16]
	cmg[can_on_msg].type = DATA_FRAME;
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	2200      	movs	r2, #0
 80009d2:	615a      	str	r2, [r3, #20]
	cmg[can_on_msg].len = sizeof(cmg[can_on_msg]);
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	2218      	movs	r2, #24
 80009d8:	60da      	str	r2, [r3, #12]
	cmg[can_on_msg].id = 0x01;
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	2201      	movs	r2, #1
 80009de:	601a      	str	r2, [r3, #0]

	strcpy(cmg[can_off_msg].data, "mb_0001");
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	3318      	adds	r3, #24
 80009e4:	3304      	adds	r3, #4
 80009e6:	490f      	ldr	r1, [pc, #60]	; (8000a24 <canVariables+0x74>)
 80009e8:	461a      	mov	r2, r3
 80009ea:	460b      	mov	r3, r1
 80009ec:	cb03      	ldmia	r3!, {r0, r1}
 80009ee:	6010      	str	r0, [r2, #0]
 80009f0:	6051      	str	r1, [r2, #4]
	cmg[can_off_msg].format = STANDARD_FORMAT;
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	3318      	adds	r3, #24
 80009f6:	2200      	movs	r2, #0
 80009f8:	611a      	str	r2, [r3, #16]
	cmg[can_off_msg].type = DATA_FRAME;
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	3318      	adds	r3, #24
 80009fe:	2200      	movs	r2, #0
 8000a00:	615a      	str	r2, [r3, #20]
	cmg[can_off_msg].len = sizeof(cmg[can_off_msg]);
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	3318      	adds	r3, #24
 8000a06:	2218      	movs	r2, #24
 8000a08:	60da      	str	r2, [r3, #12]
	cmg[can_off_msg].id = 0x02;
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	3318      	adds	r3, #24
 8000a0e:	2202      	movs	r2, #2
 8000a10:	601a      	str	r2, [r3, #0]

}
 8000a12:	bf00      	nop
 8000a14:	370c      	adds	r7, #12
 8000a16:	46bd      	mov	sp, r7
 8000a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1c:	4770      	bx	lr
 8000a1e:	bf00      	nop
 8000a20:	080021a8 	.word	0x080021a8
 8000a24:	080021b0 	.word	0x080021b0

08000a28 <dataPacketReceived>:


void dataPacketReceived(char * RxBuf) {
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b082      	sub	sp, #8
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
	/* Reaction on Data Received */

	// Check Ethernet
		if (!strcmp(RxBuf, "systems_on\n")) {
 8000a30:	4924      	ldr	r1, [pc, #144]	; (8000ac4 <dataPacketReceived+0x9c>)
 8000a32:	6878      	ldr	r0, [r7, #4]
 8000a34:	f7ff fbcc 	bl	80001d0 <strcmp>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d110      	bne.n	8000a60 <dataPacketReceived+0x38>
			GPIOB->ODR |= GPIO_ODR_OD14;
 8000a3e:	4b22      	ldr	r3, [pc, #136]	; (8000ac8 <dataPacketReceived+0xa0>)
 8000a40:	695b      	ldr	r3, [r3, #20]
 8000a42:	4a21      	ldr	r2, [pc, #132]	; (8000ac8 <dataPacketReceived+0xa0>)
 8000a44:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a48:	6153      	str	r3, [r2, #20]
			// Send msg to the client
			W6100_TransmitData(1, socket_dest_adr[1], (uint8_t*)"Systems Enabled\n", sizeof("Systems Enabled\n"));
 8000a4a:	4b20      	ldr	r3, [pc, #128]	; (8000acc <dataPacketReceived+0xa4>)
 8000a4c:	6859      	ldr	r1, [r3, #4]
 8000a4e:	2311      	movs	r3, #17
 8000a50:	4a1f      	ldr	r2, [pc, #124]	; (8000ad0 <dataPacketReceived+0xa8>)
 8000a52:	2001      	movs	r0, #1
 8000a54:	f000 fd8d 	bl	8001572 <W6100_TransmitData>
			Can_Tx_Msg(&canMessages[can_on_msg]);
 8000a58:	481e      	ldr	r0, [pc, #120]	; (8000ad4 <dataPacketReceived+0xac>)
 8000a5a:	f7ff fc7d 	bl	8000358 <Can_Tx_Msg>
			// Send msg to the client
			W6100_TransmitData(1, socket_dest_adr[1], (uint8_t*)"Command unknown...\n", sizeof("Command unknown...\n"));
		}


}
 8000a5e:	e02d      	b.n	8000abc <dataPacketReceived+0x94>
		else if (!strcmp(RxBuf, "systems_off\n"))	{
 8000a60:	491d      	ldr	r1, [pc, #116]	; (8000ad8 <dataPacketReceived+0xb0>)
 8000a62:	6878      	ldr	r0, [r7, #4]
 8000a64:	f7ff fbb4 	bl	80001d0 <strcmp>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d110      	bne.n	8000a90 <dataPacketReceived+0x68>
			GPIOB->ODR &= ~GPIO_ODR_OD14;
 8000a6e:	4b16      	ldr	r3, [pc, #88]	; (8000ac8 <dataPacketReceived+0xa0>)
 8000a70:	695b      	ldr	r3, [r3, #20]
 8000a72:	4a15      	ldr	r2, [pc, #84]	; (8000ac8 <dataPacketReceived+0xa0>)
 8000a74:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000a78:	6153      	str	r3, [r2, #20]
			W6100_TransmitData(1, socket_dest_adr[1], (uint8_t*)"Systems Disabled\n", sizeof("Systems Disabled\n"));
 8000a7a:	4b14      	ldr	r3, [pc, #80]	; (8000acc <dataPacketReceived+0xa4>)
 8000a7c:	6859      	ldr	r1, [r3, #4]
 8000a7e:	2312      	movs	r3, #18
 8000a80:	4a16      	ldr	r2, [pc, #88]	; (8000adc <dataPacketReceived+0xb4>)
 8000a82:	2001      	movs	r0, #1
 8000a84:	f000 fd75 	bl	8001572 <W6100_TransmitData>
			Can_Tx_Msg(&canMessages[can_off_msg]);
 8000a88:	4815      	ldr	r0, [pc, #84]	; (8000ae0 <dataPacketReceived+0xb8>)
 8000a8a:	f7ff fc65 	bl	8000358 <Can_Tx_Msg>
}
 8000a8e:	e015      	b.n	8000abc <dataPacketReceived+0x94>
		else if (!strcmp(RxBuf, "systems_st\n"))	{
 8000a90:	4914      	ldr	r1, [pc, #80]	; (8000ae4 <dataPacketReceived+0xbc>)
 8000a92:	6878      	ldr	r0, [r7, #4]
 8000a94:	f7ff fb9c 	bl	80001d0 <strcmp>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d107      	bne.n	8000aae <dataPacketReceived+0x86>
			W6100_TransmitData(1, socket_dest_adr[1], (uint8_t*)"System active\n", sizeof("System active\n"));
 8000a9e:	4b0b      	ldr	r3, [pc, #44]	; (8000acc <dataPacketReceived+0xa4>)
 8000aa0:	6859      	ldr	r1, [r3, #4]
 8000aa2:	230f      	movs	r3, #15
 8000aa4:	4a10      	ldr	r2, [pc, #64]	; (8000ae8 <dataPacketReceived+0xc0>)
 8000aa6:	2001      	movs	r0, #1
 8000aa8:	f000 fd63 	bl	8001572 <W6100_TransmitData>
}
 8000aac:	e006      	b.n	8000abc <dataPacketReceived+0x94>
			W6100_TransmitData(1, socket_dest_adr[1], (uint8_t*)"Command unknown...\n", sizeof("Command unknown...\n"));
 8000aae:	4b07      	ldr	r3, [pc, #28]	; (8000acc <dataPacketReceived+0xa4>)
 8000ab0:	6859      	ldr	r1, [r3, #4]
 8000ab2:	2314      	movs	r3, #20
 8000ab4:	4a0d      	ldr	r2, [pc, #52]	; (8000aec <dataPacketReceived+0xc4>)
 8000ab6:	2001      	movs	r0, #1
 8000ab8:	f000 fd5b 	bl	8001572 <W6100_TransmitData>
}
 8000abc:	bf00      	nop
 8000abe:	3708      	adds	r7, #8
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	bd80      	pop	{r7, pc}
 8000ac4:	080021b8 	.word	0x080021b8
 8000ac8:	40020400 	.word	0x40020400
 8000acc:	200000d8 	.word	0x200000d8
 8000ad0:	080021c4 	.word	0x080021c4
 8000ad4:	200000a8 	.word	0x200000a8
 8000ad8:	080021d8 	.word	0x080021d8
 8000adc:	080021e8 	.word	0x080021e8
 8000ae0:	200000c0 	.word	0x200000c0
 8000ae4:	080021fc 	.word	0x080021fc
 8000ae8:	08002208 	.word	0x08002208
 8000aec:	08002218 	.word	0x08002218

08000af0 <canMessageReceived>:

void canMessageReceived(CAN_MESSAGE msg) {
 8000af0:	b084      	sub	sp, #16
 8000af2:	b490      	push	{r4, r7}
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	f107 0408 	add.w	r4, r7, #8
 8000afa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

}
 8000afe:	bf00      	nop
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bc90      	pop	{r4, r7}
 8000b04:	b004      	add	sp, #16
 8000b06:	4770      	bx	lr

08000b08 <serverOffResponse>:

void serverOffResponse(uint8_t sck_nbr) {
 8000b08:	b480      	push	{r7}
 8000b0a:	b083      	sub	sp, #12
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	4603      	mov	r3, r0
 8000b10:	71fb      	strb	r3, [r7, #7]
	GPIOC->ODR |= GPIO_ODR_OD8;
 8000b12:	4b09      	ldr	r3, [pc, #36]	; (8000b38 <serverOffResponse+0x30>)
 8000b14:	695b      	ldr	r3, [r3, #20]
 8000b16:	4a08      	ldr	r2, [pc, #32]	; (8000b38 <serverOffResponse+0x30>)
 8000b18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b1c:	6153      	str	r3, [r2, #20]
	GPIOC->ODR &= ~GPIO_ODR_OD9;
 8000b1e:	4b06      	ldr	r3, [pc, #24]	; (8000b38 <serverOffResponse+0x30>)
 8000b20:	695b      	ldr	r3, [r3, #20]
 8000b22:	4a05      	ldr	r2, [pc, #20]	; (8000b38 <serverOffResponse+0x30>)
 8000b24:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000b28:	6153      	str	r3, [r2, #20]
}
 8000b2a:	bf00      	nop
 8000b2c:	370c      	adds	r7, #12
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b34:	4770      	bx	lr
 8000b36:	bf00      	nop
 8000b38:	40020800 	.word	0x40020800

08000b3c <serverStartResponse>:

void serverStartResponse(uint8_t sck_nbr) {
 8000b3c:	b480      	push	{r7}
 8000b3e:	b083      	sub	sp, #12
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	4603      	mov	r3, r0
 8000b44:	71fb      	strb	r3, [r7, #7]
	GPIOC->ODR &= ~GPIO_ODR_OD8;
 8000b46:	4b09      	ldr	r3, [pc, #36]	; (8000b6c <serverStartResponse+0x30>)
 8000b48:	695b      	ldr	r3, [r3, #20]
 8000b4a:	4a08      	ldr	r2, [pc, #32]	; (8000b6c <serverStartResponse+0x30>)
 8000b4c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000b50:	6153      	str	r3, [r2, #20]
	GPIOC->ODR |= GPIO_ODR_OD9;
 8000b52:	4b06      	ldr	r3, [pc, #24]	; (8000b6c <serverStartResponse+0x30>)
 8000b54:	695b      	ldr	r3, [r3, #20]
 8000b56:	4a05      	ldr	r2, [pc, #20]	; (8000b6c <serverStartResponse+0x30>)
 8000b58:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000b5c:	6153      	str	r3, [r2, #20]
}
 8000b5e:	bf00      	nop
 8000b60:	370c      	adds	r7, #12
 8000b62:	46bd      	mov	sp, r7
 8000b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop
 8000b6c:	40020800 	.word	0x40020800

08000b70 <main>:
#include "can.h"
#include "control_sys.h"


int main(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b086      	sub	sp, #24
 8000b74:	af00      	add	r7, sp, #0

	SystemRegisterCFG();			// Setup basic peripheral registers
 8000b76:	f7ff fe2f 	bl	80007d8 <SystemRegisterCFG>
	canVariables(canMessages);		// Initialises CAN msg structures for the communication
 8000b7a:	4843      	ldr	r0, [pc, #268]	; (8000c88 <main+0x118>)
 8000b7c:	f7ff ff18 	bl	80009b0 <canVariables>

	registerSocketCloseCallback(serverOffResponse);		// Register callback function for server close
 8000b80:	4842      	ldr	r0, [pc, #264]	; (8000c8c <main+0x11c>)
 8000b82:	f000 fdf5 	bl	8001770 <registerSocketCloseCallback>
	registerSocketOpenCallback(serverStartResponse);	// Register callback function for server start (socket connected)
 8000b86:	4842      	ldr	r0, [pc, #264]	; (8000c90 <main+0x120>)
 8000b88:	f000 fde2 	bl	8001750 <registerSocketOpenCallback>
	registerDataReceivedCallback(dataPacketReceived);	// Register callback function when data packets received
 8000b8c:	4841      	ldr	r0, [pc, #260]	; (8000c94 <main+0x124>)
 8000b8e:	f000 fdcf 	bl	8001730 <registerDataReceivedCallback>
	registerCanMsgRxCallback(canMessageReceived);
 8000b92:	4841      	ldr	r0, [pc, #260]	; (8000c98 <main+0x128>)
 8000b94:	f7ff fd50 	bl	8000638 <registerCanMsgRxCallback>

	GPIOC->ODR &= ~GPIO_ODR_OD9;						// Server RED LED ON
 8000b98:	4b40      	ldr	r3, [pc, #256]	; (8000c9c <main+0x12c>)
 8000b9a:	695b      	ldr	r3, [r3, #20]
 8000b9c:	4a3f      	ldr	r2, [pc, #252]	; (8000c9c <main+0x12c>)
 8000b9e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000ba2:	6153      	str	r3, [r2, #20]

	W6100_INIT();										// Initialise W6100 with basic network information
 8000ba4:	f000 f9d3 	bl	8000f4e <W6100_INIT>

	/* Socket 0 Configuration */
	uint8_t txTotalSize = 0;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	75fb      	strb	r3, [r7, #23]
	uint8_t rxTotalSize = 0;
 8000bac:	2300      	movs	r3, #0
 8000bae:	75bb      	strb	r3, [r7, #22]

	for (uint8_t i=0; i<7; i++) {
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	757b      	strb	r3, [r7, #21]
 8000bb4:	e016      	b.n	8000be4 <main+0x74>
		SPI_W6100_WSOCK(Sn_TX_BSR, 0x04, i, REG);		// assign 4 Kbytes TX buffer per SOCKET
 8000bb6:	7d7a      	ldrb	r2, [r7, #21]
 8000bb8:	2301      	movs	r3, #1
 8000bba:	2104      	movs	r1, #4
 8000bbc:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000bc0:	f000 f986 	bl	8000ed0 <SPI_W6100_WSOCK>
		SPI_W6100_WSOCK(Sn_RX_BSR, 0x04, i, REG);		// assign 4 Kbytes RX buffer per SOCKET
 8000bc4:	7d7a      	ldrb	r2, [r7, #21]
 8000bc6:	2301      	movs	r3, #1
 8000bc8:	2104      	movs	r1, #4
 8000bca:	f44f 7008 	mov.w	r0, #544	; 0x220
 8000bce:	f000 f97f 	bl	8000ed0 <SPI_W6100_WSOCK>
		txTotalSize += 0x04;
 8000bd2:	7dfb      	ldrb	r3, [r7, #23]
 8000bd4:	3304      	adds	r3, #4
 8000bd6:	75fb      	strb	r3, [r7, #23]
		rxTotalSize += 0x04;
 8000bd8:	7dbb      	ldrb	r3, [r7, #22]
 8000bda:	3304      	adds	r3, #4
 8000bdc:	75bb      	strb	r3, [r7, #22]
	for (uint8_t i=0; i<7; i++) {
 8000bde:	7d7b      	ldrb	r3, [r7, #21]
 8000be0:	3301      	adds	r3, #1
 8000be2:	757b      	strb	r3, [r7, #21]
 8000be4:	7d7b      	ldrb	r3, [r7, #21]
 8000be6:	2b06      	cmp	r3, #6
 8000be8:	d9e5      	bls.n	8000bb6 <main+0x46>
	}

	socket_dest_adr[0] = W6100_OpenTCPSocket(0, 5000);		// Open TCP socket 0 on port 5000 and return its destination address
 8000bea:	f241 3188 	movw	r1, #5000	; 0x1388
 8000bee:	2000      	movs	r0, #0
 8000bf0:	f000 fb66 	bl	80012c0 <W6100_OpenTCPSocket>
 8000bf4:	4602      	mov	r2, r0
 8000bf6:	4b2a      	ldr	r3, [pc, #168]	; (8000ca0 <main+0x130>)
 8000bf8:	601a      	str	r2, [r3, #0]
	socket_dest_adr[1] = W6100_OpenTCPSocket(1, 5010);		// Open TCP socket 1 on port 5000 and return its destination address
 8000bfa:	f241 3192 	movw	r1, #5010	; 0x1392
 8000bfe:	2001      	movs	r0, #1
 8000c00:	f000 fb5e 	bl	80012c0 <W6100_OpenTCPSocket>
 8000c04:	4602      	mov	r2, r0
 8000c06:	4b26      	ldr	r3, [pc, #152]	; (8000ca0 <main+0x130>)
 8000c08:	605a      	str	r2, [r3, #4]


	CanInit();
 8000c0a:	f7ff fb5f 	bl	80002cc <CanInit>

	Can_Set_Filter(0x03, STANDARD_FORMAT);
 8000c0e:	2100      	movs	r1, #0
 8000c10:	2003      	movs	r0, #3
 8000c12:	f7ff fc85 	bl	8000520 <Can_Set_Filter>
	Can_Set_Filter(0x04, STANDARD_FORMAT);
 8000c16:	2100      	movs	r1, #0
 8000c18:	2004      	movs	r0, #4
 8000c1a:	f7ff fc81 	bl	8000520 <Can_Set_Filter>

	int idxx = 0;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	613b      	str	r3, [r7, #16]
	char buf[15] = "";
 8000c22:	2300      	movs	r3, #0
 8000c24:	603b      	str	r3, [r7, #0]
 8000c26:	1d3b      	adds	r3, r7, #4
 8000c28:	2200      	movs	r2, #0
 8000c2a:	601a      	str	r2, [r3, #0]
 8000c2c:	605a      	str	r2, [r3, #4]
 8000c2e:	f8c3 2007 	str.w	r2, [r3, #7]
	/* MAIN Loop */
	while (1) {

		if (!(GPIOA->IDR & GPIO_IDR_ID3)) {
 8000c32:	4b1c      	ldr	r3, [pc, #112]	; (8000ca4 <main+0x134>)
 8000c34:	691b      	ldr	r3, [r3, #16]
 8000c36:	f003 0308 	and.w	r3, r3, #8
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d11d      	bne.n	8000c7a <main+0x10a>
			GPIOC->ODR &= ~GPIO_ODR_OD11;
 8000c3e:	4b17      	ldr	r3, [pc, #92]	; (8000c9c <main+0x12c>)
 8000c40:	695b      	ldr	r3, [r3, #20]
 8000c42:	4a16      	ldr	r2, [pc, #88]	; (8000c9c <main+0x12c>)
 8000c44:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000c48:	6153      	str	r3, [r2, #20]
			idxx++;
 8000c4a:	693b      	ldr	r3, [r7, #16]
 8000c4c:	3301      	adds	r3, #1
 8000c4e:	613b      	str	r3, [r7, #16]
			sprintf(buf, "cnt: %i\n", idxx);
 8000c50:	463b      	mov	r3, r7
 8000c52:	693a      	ldr	r2, [r7, #16]
 8000c54:	4914      	ldr	r1, [pc, #80]	; (8000ca8 <main+0x138>)
 8000c56:	4618      	mov	r0, r3
 8000c58:	f000 fe9e 	bl	8001998 <siprintf>
			W6100_TransmitData(1, socket_dest_adr[1], (uint8_t*)buf, sizeof(buf));
 8000c5c:	4b10      	ldr	r3, [pc, #64]	; (8000ca0 <main+0x130>)
 8000c5e:	6859      	ldr	r1, [r3, #4]
 8000c60:	463a      	mov	r2, r7
 8000c62:	230f      	movs	r3, #15
 8000c64:	2001      	movs	r0, #1
 8000c66:	f000 fc84 	bl	8001572 <W6100_TransmitData>
			while(!(GPIOA->IDR & GPIO_IDR_ID3));
 8000c6a:	bf00      	nop
 8000c6c:	4b0d      	ldr	r3, [pc, #52]	; (8000ca4 <main+0x134>)
 8000c6e:	691b      	ldr	r3, [r3, #16]
 8000c70:	f003 0308 	and.w	r3, r3, #8
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d0f9      	beq.n	8000c6c <main+0xfc>
 8000c78:	e7db      	b.n	8000c32 <main+0xc2>

		} else {
			GPIOC->ODR |= GPIO_ODR_OD11;
 8000c7a:	4b08      	ldr	r3, [pc, #32]	; (8000c9c <main+0x12c>)
 8000c7c:	695b      	ldr	r3, [r3, #20]
 8000c7e:	4a07      	ldr	r2, [pc, #28]	; (8000c9c <main+0x12c>)
 8000c80:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000c84:	6153      	str	r3, [r2, #20]
		if (!(GPIOA->IDR & GPIO_IDR_ID3)) {
 8000c86:	e7d4      	b.n	8000c32 <main+0xc2>
 8000c88:	200000a8 	.word	0x200000a8
 8000c8c:	08000b09 	.word	0x08000b09
 8000c90:	08000b3d 	.word	0x08000b3d
 8000c94:	08000a29 	.word	0x08000a29
 8000c98:	08000af1 	.word	0x08000af1
 8000c9c:	40020800 	.word	0x40020800
 8000ca0:	200000d8 	.word	0x200000d8
 8000ca4:	40020000 	.word	0x40020000
 8000ca8:	0800222c 	.word	0x0800222c

08000cac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b086      	sub	sp, #24
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cb4:	4a14      	ldr	r2, [pc, #80]	; (8000d08 <_sbrk+0x5c>)
 8000cb6:	4b15      	ldr	r3, [pc, #84]	; (8000d0c <_sbrk+0x60>)
 8000cb8:	1ad3      	subs	r3, r2, r3
 8000cba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cbc:	697b      	ldr	r3, [r7, #20]
 8000cbe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cc0:	4b13      	ldr	r3, [pc, #76]	; (8000d10 <_sbrk+0x64>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d102      	bne.n	8000cce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cc8:	4b11      	ldr	r3, [pc, #68]	; (8000d10 <_sbrk+0x64>)
 8000cca:	4a12      	ldr	r2, [pc, #72]	; (8000d14 <_sbrk+0x68>)
 8000ccc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cce:	4b10      	ldr	r3, [pc, #64]	; (8000d10 <_sbrk+0x64>)
 8000cd0:	681a      	ldr	r2, [r3, #0]
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	4413      	add	r3, r2
 8000cd6:	693a      	ldr	r2, [r7, #16]
 8000cd8:	429a      	cmp	r2, r3
 8000cda:	d207      	bcs.n	8000cec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cdc:	f000 fe1e 	bl	800191c <__errno>
 8000ce0:	4602      	mov	r2, r0
 8000ce2:	230c      	movs	r3, #12
 8000ce4:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000ce6:	f04f 33ff 	mov.w	r3, #4294967295
 8000cea:	e009      	b.n	8000d00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cec:	4b08      	ldr	r3, [pc, #32]	; (8000d10 <_sbrk+0x64>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cf2:	4b07      	ldr	r3, [pc, #28]	; (8000d10 <_sbrk+0x64>)
 8000cf4:	681a      	ldr	r2, [r3, #0]
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	4413      	add	r3, r2
 8000cfa:	4a05      	ldr	r2, [pc, #20]	; (8000d10 <_sbrk+0x64>)
 8000cfc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cfe:	68fb      	ldr	r3, [r7, #12]
}
 8000d00:	4618      	mov	r0, r3
 8000d02:	3718      	adds	r7, #24
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	20020000 	.word	0x20020000
 8000d0c:	00000400 	.word	0x00000400
 8000d10:	2000008c 	.word	0x2000008c
 8000d14:	200000e8 	.word	0x200000e8

08000d18 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d1c:	4b08      	ldr	r3, [pc, #32]	; (8000d40 <SystemInit+0x28>)
 8000d1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d22:	4a07      	ldr	r2, [pc, #28]	; (8000d40 <SystemInit+0x28>)
 8000d24:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d28:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000d2c:	4b04      	ldr	r3, [pc, #16]	; (8000d40 <SystemInit+0x28>)
 8000d2e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000d32:	609a      	str	r2, [r3, #8]
#endif
}
 8000d34:	bf00      	nop
 8000d36:	46bd      	mov	sp, r7
 8000d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3c:	4770      	bx	lr
 8000d3e:	bf00      	nop
 8000d40:	e000ed00 	.word	0xe000ed00

08000d44 <SPI_Eth_SS>:
 */
#include "w6100.h"



void SPI_Eth_SS(uint8_t state) {
 8000d44:	b480      	push	{r7}
 8000d46:	b083      	sub	sp, #12
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	71fb      	strb	r3, [r7, #7]
	if (state) {
 8000d4e:	79fb      	ldrb	r3, [r7, #7]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d006      	beq.n	8000d62 <SPI_Eth_SS+0x1e>
		GPIOA->ODR &= ~GPIO_ODR_OD4;
 8000d54:	4b0a      	ldr	r3, [pc, #40]	; (8000d80 <SPI_Eth_SS+0x3c>)
 8000d56:	695b      	ldr	r3, [r3, #20]
 8000d58:	4a09      	ldr	r2, [pc, #36]	; (8000d80 <SPI_Eth_SS+0x3c>)
 8000d5a:	f023 0310 	bic.w	r3, r3, #16
 8000d5e:	6153      	str	r3, [r2, #20]
	}
	else if (!state) {
		GPIOA->ODR |= GPIO_ODR_OD4;
	}
}
 8000d60:	e008      	b.n	8000d74 <SPI_Eth_SS+0x30>
	else if (!state) {
 8000d62:	79fb      	ldrb	r3, [r7, #7]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d105      	bne.n	8000d74 <SPI_Eth_SS+0x30>
		GPIOA->ODR |= GPIO_ODR_OD4;
 8000d68:	4b05      	ldr	r3, [pc, #20]	; (8000d80 <SPI_Eth_SS+0x3c>)
 8000d6a:	695b      	ldr	r3, [r3, #20]
 8000d6c:	4a04      	ldr	r2, [pc, #16]	; (8000d80 <SPI_Eth_SS+0x3c>)
 8000d6e:	f043 0310 	orr.w	r3, r3, #16
 8000d72:	6153      	str	r3, [r2, #20]
}
 8000d74:	bf00      	nop
 8000d76:	370c      	adds	r7, #12
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7e:	4770      	bx	lr
 8000d80:	40020000 	.word	0x40020000

08000d84 <SPI_Eth_RT>:

uint8_t SPI_Eth_RT(uint8_t data) {
 8000d84:	b480      	push	{r7}
 8000d86:	b083      	sub	sp, #12
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	71fb      	strb	r3, [r7, #7]
	while(!(SPI1->SR & SPI_SR_TXE));	// Wait for Tx buffer empty
 8000d8e:	bf00      	nop
 8000d90:	4b0c      	ldr	r3, [pc, #48]	; (8000dc4 <SPI_Eth_RT+0x40>)
 8000d92:	689b      	ldr	r3, [r3, #8]
 8000d94:	f003 0302 	and.w	r3, r3, #2
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d0f9      	beq.n	8000d90 <SPI_Eth_RT+0xc>
	SPI1->DR = data;
 8000d9c:	4a09      	ldr	r2, [pc, #36]	; (8000dc4 <SPI_Eth_RT+0x40>)
 8000d9e:	79fb      	ldrb	r3, [r7, #7]
 8000da0:	60d3      	str	r3, [r2, #12]
	while(!(SPI1->SR & SPI_SR_RXNE));	// Wait for Rx buffer not empty
 8000da2:	bf00      	nop
 8000da4:	4b07      	ldr	r3, [pc, #28]	; (8000dc4 <SPI_Eth_RT+0x40>)
 8000da6:	689b      	ldr	r3, [r3, #8]
 8000da8:	f003 0301 	and.w	r3, r3, #1
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d0f9      	beq.n	8000da4 <SPI_Eth_RT+0x20>
	data = SPI1->DR;
 8000db0:	4b04      	ldr	r3, [pc, #16]	; (8000dc4 <SPI_Eth_RT+0x40>)
 8000db2:	68db      	ldr	r3, [r3, #12]
 8000db4:	71fb      	strb	r3, [r7, #7]
	return data;
 8000db6:	79fb      	ldrb	r3, [r7, #7]
}
 8000db8:	4618      	mov	r0, r3
 8000dba:	370c      	adds	r7, #12
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc2:	4770      	bx	lr
 8000dc4:	40013000 	.word	0x40013000

08000dc8 <SPI_W6100_RCR>:

uint8_t SPI_W6100_RCR(uint16_t adr) {
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b084      	sub	sp, #16
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	4603      	mov	r3, r0
 8000dd0:	80fb      	strh	r3, [r7, #6]
	/* See Page 76 - W6100 datasheet */
	uint8_t dat;
	SPI_Eth_SS(ON);			// NSS Slave Enable
 8000dd2:	2001      	movs	r0, #1
 8000dd4:	f7ff ffb6 	bl	8000d44 <SPI_Eth_SS>
	SPI_Eth_RT(adr>>8);		// Send upper address half
 8000dd8:	88fb      	ldrh	r3, [r7, #6]
 8000dda:	0a1b      	lsrs	r3, r3, #8
 8000ddc:	b29b      	uxth	r3, r3
 8000dde:	b2db      	uxtb	r3, r3
 8000de0:	4618      	mov	r0, r3
 8000de2:	f7ff ffcf 	bl	8000d84 <SPI_Eth_RT>
	SPI_Eth_RT(adr);		// Send lower address half
 8000de6:	88fb      	ldrh	r3, [r7, #6]
 8000de8:	b2db      	uxtb	r3, r3
 8000dea:	4618      	mov	r0, r3
 8000dec:	f7ff ffca 	bl	8000d84 <SPI_Eth_RT>
	SPI_Eth_RT(0x00);		// Send Control Byte	[CR, Read, Variable Length Data Mode]
 8000df0:	2000      	movs	r0, #0
 8000df2:	f7ff ffc7 	bl	8000d84 <SPI_Eth_RT>
	dat = SPI_Eth_RT(0x00);	// Send garbage data to read the Common Register
 8000df6:	2000      	movs	r0, #0
 8000df8:	f7ff ffc4 	bl	8000d84 <SPI_Eth_RT>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	73fb      	strb	r3, [r7, #15]
	SPI_Eth_SS(OFF);		// NSS Slave Disable
 8000e00:	2000      	movs	r0, #0
 8000e02:	f7ff ff9f 	bl	8000d44 <SPI_Eth_SS>
	return dat;
 8000e06:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e08:	4618      	mov	r0, r3
 8000e0a:	3710      	adds	r7, #16
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bd80      	pop	{r7, pc}

08000e10 <SPI_W6100_WCR>:

void SPI_W6100_WCR(uint16_t adr, uint8_t val) {
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b082      	sub	sp, #8
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	4603      	mov	r3, r0
 8000e18:	460a      	mov	r2, r1
 8000e1a:	80fb      	strh	r3, [r7, #6]
 8000e1c:	4613      	mov	r3, r2
 8000e1e:	717b      	strb	r3, [r7, #5]
	/* See Page 76 - W6100 datasheet */
	SPI_Eth_SS(ON);			// NSS Slave Enable
 8000e20:	2001      	movs	r0, #1
 8000e22:	f7ff ff8f 	bl	8000d44 <SPI_Eth_SS>
	SPI_Eth_RT(adr>>8);		// Send upper address half
 8000e26:	88fb      	ldrh	r3, [r7, #6]
 8000e28:	0a1b      	lsrs	r3, r3, #8
 8000e2a:	b29b      	uxth	r3, r3
 8000e2c:	b2db      	uxtb	r3, r3
 8000e2e:	4618      	mov	r0, r3
 8000e30:	f7ff ffa8 	bl	8000d84 <SPI_Eth_RT>
	SPI_Eth_RT(adr);		// Send lower address half
 8000e34:	88fb      	ldrh	r3, [r7, #6]
 8000e36:	b2db      	uxtb	r3, r3
 8000e38:	4618      	mov	r0, r3
 8000e3a:	f7ff ffa3 	bl	8000d84 <SPI_Eth_RT>
	SPI_Eth_RT(0x04);		// Send Control Byte	[CR, Write, Variable Length Data Mode]
 8000e3e:	2004      	movs	r0, #4
 8000e40:	f7ff ffa0 	bl	8000d84 <SPI_Eth_RT>
	SPI_Eth_RT(val);		// Send val to be written in the register
 8000e44:	797b      	ldrb	r3, [r7, #5]
 8000e46:	4618      	mov	r0, r3
 8000e48:	f7ff ff9c 	bl	8000d84 <SPI_Eth_RT>
	SPI_Eth_SS(OFF);
 8000e4c:	2000      	movs	r0, #0
 8000e4e:	f7ff ff79 	bl	8000d44 <SPI_Eth_SS>
}
 8000e52:	bf00      	nop
 8000e54:	3708      	adds	r7, #8
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}

08000e5a <SPI_W6100_RSOCK>:

uint8_t SPI_W6100_RSOCK(uint16_t adr, uint8_t socket_nbr, uint8_t block) {
 8000e5a:	b580      	push	{r7, lr}
 8000e5c:	b084      	sub	sp, #16
 8000e5e:	af00      	add	r7, sp, #0
 8000e60:	4603      	mov	r3, r0
 8000e62:	80fb      	strh	r3, [r7, #6]
 8000e64:	460b      	mov	r3, r1
 8000e66:	717b      	strb	r3, [r7, #5]
 8000e68:	4613      	mov	r3, r2
 8000e6a:	713b      	strb	r3, [r7, #4]
	uint8_t dat;
	uint8_t cb_temp = 0x00;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	73fb      	strb	r3, [r7, #15]
	cb_temp |= (socket_nbr << 5);
 8000e70:	797b      	ldrb	r3, [r7, #5]
 8000e72:	015b      	lsls	r3, r3, #5
 8000e74:	b25a      	sxtb	r2, r3
 8000e76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e7a:	4313      	orrs	r3, r2
 8000e7c:	b25b      	sxtb	r3, r3
 8000e7e:	73fb      	strb	r3, [r7, #15]
	cb_temp |= (block << 3);
 8000e80:	793b      	ldrb	r3, [r7, #4]
 8000e82:	00db      	lsls	r3, r3, #3
 8000e84:	b25a      	sxtb	r2, r3
 8000e86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e8a:	4313      	orrs	r3, r2
 8000e8c:	b25b      	sxtb	r3, r3
 8000e8e:	73fb      	strb	r3, [r7, #15]
	SPI_Eth_SS(ON);			// NSS Slave Enable
 8000e90:	2001      	movs	r0, #1
 8000e92:	f7ff ff57 	bl	8000d44 <SPI_Eth_SS>
	SPI_Eth_RT(adr>>8);		// Send upper address half
 8000e96:	88fb      	ldrh	r3, [r7, #6]
 8000e98:	0a1b      	lsrs	r3, r3, #8
 8000e9a:	b29b      	uxth	r3, r3
 8000e9c:	b2db      	uxtb	r3, r3
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f7ff ff70 	bl	8000d84 <SPI_Eth_RT>
	SPI_Eth_RT(adr);		// Send lower address half
 8000ea4:	88fb      	ldrh	r3, [r7, #6]
 8000ea6:	b2db      	uxtb	r3, r3
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f7ff ff6b 	bl	8000d84 <SPI_Eth_RT>
	SPI_Eth_RT(cb_temp);	// Send Control Byte
 8000eae:	7bfb      	ldrb	r3, [r7, #15]
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f7ff ff67 	bl	8000d84 <SPI_Eth_RT>
	dat = SPI_Eth_RT(0x00);		// Send garbage data to read the Common Register
 8000eb6:	2000      	movs	r0, #0
 8000eb8:	f7ff ff64 	bl	8000d84 <SPI_Eth_RT>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	73bb      	strb	r3, [r7, #14]
	SPI_Eth_SS(OFF);
 8000ec0:	2000      	movs	r0, #0
 8000ec2:	f7ff ff3f 	bl	8000d44 <SPI_Eth_SS>
	return dat;
 8000ec6:	7bbb      	ldrb	r3, [r7, #14]
}
 8000ec8:	4618      	mov	r0, r3
 8000eca:	3710      	adds	r7, #16
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}

08000ed0 <SPI_W6100_WSOCK>:

void SPI_W6100_WSOCK(uint16_t adr, uint8_t val, uint8_t socket_nbr, uint8_t block) {
 8000ed0:	b590      	push	{r4, r7, lr}
 8000ed2:	b085      	sub	sp, #20
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	4604      	mov	r4, r0
 8000ed8:	4608      	mov	r0, r1
 8000eda:	4611      	mov	r1, r2
 8000edc:	461a      	mov	r2, r3
 8000ede:	4623      	mov	r3, r4
 8000ee0:	80fb      	strh	r3, [r7, #6]
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	717b      	strb	r3, [r7, #5]
 8000ee6:	460b      	mov	r3, r1
 8000ee8:	713b      	strb	r3, [r7, #4]
 8000eea:	4613      	mov	r3, r2
 8000eec:	70fb      	strb	r3, [r7, #3]
	uint8_t cb_temp = 0x04;
 8000eee:	2304      	movs	r3, #4
 8000ef0:	73fb      	strb	r3, [r7, #15]
	cb_temp |= (socket_nbr << 5);
 8000ef2:	793b      	ldrb	r3, [r7, #4]
 8000ef4:	015b      	lsls	r3, r3, #5
 8000ef6:	b25a      	sxtb	r2, r3
 8000ef8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000efc:	4313      	orrs	r3, r2
 8000efe:	b25b      	sxtb	r3, r3
 8000f00:	73fb      	strb	r3, [r7, #15]
	cb_temp |= (block << 3);
 8000f02:	78fb      	ldrb	r3, [r7, #3]
 8000f04:	00db      	lsls	r3, r3, #3
 8000f06:	b25a      	sxtb	r2, r3
 8000f08:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f0c:	4313      	orrs	r3, r2
 8000f0e:	b25b      	sxtb	r3, r3
 8000f10:	73fb      	strb	r3, [r7, #15]
	SPI_Eth_SS(ON);			// NSS Slave Enable
 8000f12:	2001      	movs	r0, #1
 8000f14:	f7ff ff16 	bl	8000d44 <SPI_Eth_SS>
	SPI_Eth_RT(adr>>8);		// Send upper address half
 8000f18:	88fb      	ldrh	r3, [r7, #6]
 8000f1a:	0a1b      	lsrs	r3, r3, #8
 8000f1c:	b29b      	uxth	r3, r3
 8000f1e:	b2db      	uxtb	r3, r3
 8000f20:	4618      	mov	r0, r3
 8000f22:	f7ff ff2f 	bl	8000d84 <SPI_Eth_RT>
	SPI_Eth_RT(adr);		// Send lower address half
 8000f26:	88fb      	ldrh	r3, [r7, #6]
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f7ff ff2a 	bl	8000d84 <SPI_Eth_RT>
	SPI_Eth_RT(cb_temp);	// Send Control Byte
 8000f30:	7bfb      	ldrb	r3, [r7, #15]
 8000f32:	4618      	mov	r0, r3
 8000f34:	f7ff ff26 	bl	8000d84 <SPI_Eth_RT>
	SPI_Eth_RT(val);		// Send val to be written in the register
 8000f38:	797b      	ldrb	r3, [r7, #5]
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f7ff ff22 	bl	8000d84 <SPI_Eth_RT>
	SPI_Eth_SS(OFF);
 8000f40:	2000      	movs	r0, #0
 8000f42:	f7ff feff 	bl	8000d44 <SPI_Eth_SS>
}
 8000f46:	bf00      	nop
 8000f48:	3714      	adds	r7, #20
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd90      	pop	{r4, r7, pc}

08000f4e <W6100_INIT>:

void W6100_INIT(void) {
 8000f4e:	b580      	push	{r7, lr}
 8000f50:	af00      	add	r7, sp, #0
	/* *** W6100 Init *** */
	SPI_W6100_WCR(NETLCKR, 0x3a);	// NETLCKR		Network settings unlock
 8000f52:	213a      	movs	r1, #58	; 0x3a
 8000f54:	f244 10f5 	movw	r0, #16885	; 0x41f5
 8000f58:	f7ff ff5a 	bl	8000e10 <SPI_W6100_WCR>

	SPI_W6100_WCR(SHAR0, MAC0);	// SHAR[5:0]	Set hardware MAC address
 8000f5c:	2111      	movs	r1, #17
 8000f5e:	f244 1020 	movw	r0, #16672	; 0x4120
 8000f62:	f7ff ff55 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(SHAR1, MAC1);
 8000f66:	2122      	movs	r1, #34	; 0x22
 8000f68:	f244 1021 	movw	r0, #16673	; 0x4121
 8000f6c:	f7ff ff50 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(SHAR2, MAC2);
 8000f70:	2133      	movs	r1, #51	; 0x33
 8000f72:	f244 1022 	movw	r0, #16674	; 0x4122
 8000f76:	f7ff ff4b 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(SHAR3, MAC3);
 8000f7a:	21aa      	movs	r1, #170	; 0xaa
 8000f7c:	f244 1023 	movw	r0, #16675	; 0x4123
 8000f80:	f7ff ff46 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(SHAR4, MAC4);
 8000f84:	21bb      	movs	r1, #187	; 0xbb
 8000f86:	f244 1024 	movw	r0, #16676	; 0x4124
 8000f8a:	f7ff ff41 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(SHAR5, MAC5);
 8000f8e:	21cc      	movs	r1, #204	; 0xcc
 8000f90:	f244 1025 	movw	r0, #16677	; 0x4125
 8000f94:	f7ff ff3c 	bl	8000e10 <SPI_W6100_WCR>

	SPI_W6100_WCR(GAR0, GIP0);	// GAR[0:3]		Gateway IP address 192.168.0.1
 8000f98:	21c0      	movs	r1, #192	; 0xc0
 8000f9a:	f244 1030 	movw	r0, #16688	; 0x4130
 8000f9e:	f7ff ff37 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(GAR1, GIP1);
 8000fa2:	21a8      	movs	r1, #168	; 0xa8
 8000fa4:	f244 1031 	movw	r0, #16689	; 0x4131
 8000fa8:	f7ff ff32 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(GAR2, GIP2);
 8000fac:	2100      	movs	r1, #0
 8000fae:	f244 1032 	movw	r0, #16690	; 0x4132
 8000fb2:	f7ff ff2d 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(GAR3, GIP3);
 8000fb6:	2101      	movs	r1, #1
 8000fb8:	f244 1033 	movw	r0, #16691	; 0x4133
 8000fbc:	f7ff ff28 	bl	8000e10 <SPI_W6100_WCR>

	SPI_W6100_WCR(SUBR0, SBM0);	// SUBR[0:3]	Subnet mask address 255:255:255:0
 8000fc0:	21ff      	movs	r1, #255	; 0xff
 8000fc2:	f244 1034 	movw	r0, #16692	; 0x4134
 8000fc6:	f7ff ff23 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(SUBR1, SBM1);
 8000fca:	21ff      	movs	r1, #255	; 0xff
 8000fcc:	f244 1035 	movw	r0, #16693	; 0x4135
 8000fd0:	f7ff ff1e 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(SUBR2, SBM2);
 8000fd4:	21ff      	movs	r1, #255	; 0xff
 8000fd6:	f244 1036 	movw	r0, #16694	; 0x4136
 8000fda:	f7ff ff19 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(SUBR3, SBM3);
 8000fde:	2100      	movs	r1, #0
 8000fe0:	f244 1037 	movw	r0, #16695	; 0x4137
 8000fe4:	f7ff ff14 	bl	8000e10 <SPI_W6100_WCR>

	SPI_W6100_WCR(SIPR0, IPV0);	// SIPR[0:3]	IPv4 Source IP Address 192.168.0.27
 8000fe8:	21c0      	movs	r1, #192	; 0xc0
 8000fea:	f244 1038 	movw	r0, #16696	; 0x4138
 8000fee:	f7ff ff0f 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(SIPR1, IPV1);
 8000ff2:	21a8      	movs	r1, #168	; 0xa8
 8000ff4:	f244 1039 	movw	r0, #16697	; 0x4139
 8000ff8:	f7ff ff0a 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(SIPR2, IPV2);
 8000ffc:	2100      	movs	r1, #0
 8000ffe:	f244 103a 	movw	r0, #16698	; 0x413a
 8001002:	f7ff ff05 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(SIPR3, IPV3);
 8001006:	211b      	movs	r1, #27
 8001008:	f244 103b 	movw	r0, #16699	; 0x413b
 800100c:	f7ff ff00 	bl	8000e10 <SPI_W6100_WCR>

	SPI_W6100_WCR(LLAR0, 0xfe);	// Link Local Address, FE80::1322:33FF:FEAA:BBCC
 8001010:	21fe      	movs	r1, #254	; 0xfe
 8001012:	f244 1040 	movw	r0, #16704	; 0x4140
 8001016:	f7ff fefb 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(LLAR1, 0x80);
 800101a:	2180      	movs	r1, #128	; 0x80
 800101c:	f244 1041 	movw	r0, #16705	; 0x4141
 8001020:	f7ff fef6 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(LLAR2, 0x00);
 8001024:	2100      	movs	r1, #0
 8001026:	f244 1042 	movw	r0, #16706	; 0x4142
 800102a:	f7ff fef1 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(LLAR3, 0x01);
 800102e:	2101      	movs	r1, #1
 8001030:	f244 1043 	movw	r0, #16707	; 0x4143
 8001034:	f7ff feec 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(LLAR4, 0x00);
 8001038:	2100      	movs	r1, #0
 800103a:	f244 1044 	movw	r0, #16708	; 0x4144
 800103e:	f7ff fee7 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(LLAR5, 0x00);
 8001042:	2100      	movs	r1, #0
 8001044:	f244 1045 	movw	r0, #16709	; 0x4145
 8001048:	f7ff fee2 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(LLAR6, 0x00);
 800104c:	2100      	movs	r1, #0
 800104e:	f244 1046 	movw	r0, #16710	; 0x4146
 8001052:	f7ff fedd 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(LLAR7, 0x00);
 8001056:	2100      	movs	r1, #0
 8001058:	f244 1047 	movw	r0, #16711	; 0x4147
 800105c:	f7ff fed8 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(LLAR8, 0x13);
 8001060:	2113      	movs	r1, #19
 8001062:	f244 1048 	movw	r0, #16712	; 0x4148
 8001066:	f7ff fed3 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(LLAR9, 0x22);
 800106a:	2122      	movs	r1, #34	; 0x22
 800106c:	f244 1049 	movw	r0, #16713	; 0x4149
 8001070:	f7ff fece 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(LLAR10, 0x33);
 8001074:	2133      	movs	r1, #51	; 0x33
 8001076:	f244 104a 	movw	r0, #16714	; 0x414a
 800107a:	f7ff fec9 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(LLAR11, 0xff);
 800107e:	21ff      	movs	r1, #255	; 0xff
 8001080:	f244 104b 	movw	r0, #16715	; 0x414b
 8001084:	f7ff fec4 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(LLAR12, 0xfe);
 8001088:	21fe      	movs	r1, #254	; 0xfe
 800108a:	f244 104c 	movw	r0, #16716	; 0x414c
 800108e:	f7ff febf 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(LLAR13, 0xaa);
 8001092:	21aa      	movs	r1, #170	; 0xaa
 8001094:	f244 104d 	movw	r0, #16717	; 0x414d
 8001098:	f7ff feba 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(LLAR14, 0xbb);
 800109c:	21bb      	movs	r1, #187	; 0xbb
 800109e:	f244 104e 	movw	r0, #16718	; 0x414e
 80010a2:	f7ff feb5 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(LLAR15, 0xcc);
 80010a6:	21cc      	movs	r1, #204	; 0xcc
 80010a8:	f244 104f 	movw	r0, #16719	; 0x414f
 80010ac:	f7ff feb0 	bl	8000e10 <SPI_W6100_WCR>

	SPI_W6100_WCR(GUAR0, 0x20);	// Global Unicast Address, 2001:0DB8:E001::1222:33FF:FEAA:BBCC
 80010b0:	2120      	movs	r1, #32
 80010b2:	f244 1050 	movw	r0, #16720	; 0x4150
 80010b6:	f7ff feab 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(GUAR1, 0x01);
 80010ba:	2101      	movs	r1, #1
 80010bc:	f244 1051 	movw	r0, #16721	; 0x4151
 80010c0:	f7ff fea6 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(GUAR2, 0x0d);
 80010c4:	210d      	movs	r1, #13
 80010c6:	f244 1052 	movw	r0, #16722	; 0x4152
 80010ca:	f7ff fea1 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(GUAR3, 0xb8);
 80010ce:	21b8      	movs	r1, #184	; 0xb8
 80010d0:	f244 1053 	movw	r0, #16723	; 0x4153
 80010d4:	f7ff fe9c 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(GUAR4, 0xe0);
 80010d8:	21e0      	movs	r1, #224	; 0xe0
 80010da:	f244 1054 	movw	r0, #16724	; 0x4154
 80010de:	f7ff fe97 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(GUAR5, 0x01);
 80010e2:	2101      	movs	r1, #1
 80010e4:	f244 1055 	movw	r0, #16725	; 0x4155
 80010e8:	f7ff fe92 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(GUAR6, 0x00);
 80010ec:	2100      	movs	r1, #0
 80010ee:	f244 1056 	movw	r0, #16726	; 0x4156
 80010f2:	f7ff fe8d 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(GUAR7, 0x00);
 80010f6:	2100      	movs	r1, #0
 80010f8:	f244 1057 	movw	r0, #16727	; 0x4157
 80010fc:	f7ff fe88 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(GUAR8, 0x13);
 8001100:	2113      	movs	r1, #19
 8001102:	f244 1058 	movw	r0, #16728	; 0x4158
 8001106:	f7ff fe83 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(GUAR9, 0x22);
 800110a:	2122      	movs	r1, #34	; 0x22
 800110c:	f244 1059 	movw	r0, #16729	; 0x4159
 8001110:	f7ff fe7e 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(GUAR10, 0x33);
 8001114:	2133      	movs	r1, #51	; 0x33
 8001116:	f244 105a 	movw	r0, #16730	; 0x415a
 800111a:	f7ff fe79 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(GUAR11, 0xff);
 800111e:	21ff      	movs	r1, #255	; 0xff
 8001120:	f244 105b 	movw	r0, #16731	; 0x415b
 8001124:	f7ff fe74 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(GUAR12, 0xfe);
 8001128:	21fe      	movs	r1, #254	; 0xfe
 800112a:	f244 105c 	movw	r0, #16732	; 0x415c
 800112e:	f7ff fe6f 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(GUAR13, 0xaa);
 8001132:	21aa      	movs	r1, #170	; 0xaa
 8001134:	f244 105d 	movw	r0, #16733	; 0x415d
 8001138:	f7ff fe6a 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(GUAR14, 0xbb);
 800113c:	21bb      	movs	r1, #187	; 0xbb
 800113e:	f244 105e 	movw	r0, #16734	; 0x415e
 8001142:	f7ff fe65 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(GUAR15, 0xcc);
 8001146:	21cc      	movs	r1, #204	; 0xcc
 8001148:	f244 105f 	movw	r0, #16735	; 0x415f
 800114c:	f7ff fe60 	bl	8000e10 <SPI_W6100_WCR>

	SPI_W6100_WCR(SUB6R0, 0xff);	// IPv6 Subnet Prefix, FFFF:FFFF::
 8001150:	21ff      	movs	r1, #255	; 0xff
 8001152:	f244 1060 	movw	r0, #16736	; 0x4160
 8001156:	f7ff fe5b 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(SUB6R1, 0xff);
 800115a:	21ff      	movs	r1, #255	; 0xff
 800115c:	f244 1061 	movw	r0, #16737	; 0x4161
 8001160:	f7ff fe56 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(SUB6R2, 0xff);
 8001164:	21ff      	movs	r1, #255	; 0xff
 8001166:	f244 1062 	movw	r0, #16738	; 0x4162
 800116a:	f7ff fe51 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(SUB6R3, 0xff);
 800116e:	21ff      	movs	r1, #255	; 0xff
 8001170:	f244 1063 	movw	r0, #16739	; 0x4163
 8001174:	f7ff fe4c 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(SUB6R4, 0xff);
 8001178:	21ff      	movs	r1, #255	; 0xff
 800117a:	f244 1064 	movw	r0, #16740	; 0x4164
 800117e:	f7ff fe47 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(SUB6R5, 0xff);
 8001182:	21ff      	movs	r1, #255	; 0xff
 8001184:	f244 1065 	movw	r0, #16741	; 0x4165
 8001188:	f7ff fe42 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(SUB6R6, 0xff);
 800118c:	21ff      	movs	r1, #255	; 0xff
 800118e:	f244 1066 	movw	r0, #16742	; 0x4166
 8001192:	f7ff fe3d 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(SUB6R7, 0xff);
 8001196:	21ff      	movs	r1, #255	; 0xff
 8001198:	f244 1067 	movw	r0, #16743	; 0x4167
 800119c:	f7ff fe38 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(SUB6R8, 0x00);
 80011a0:	2100      	movs	r1, #0
 80011a2:	f244 1068 	movw	r0, #16744	; 0x4168
 80011a6:	f7ff fe33 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(SUB6R9, 0x00);
 80011aa:	2100      	movs	r1, #0
 80011ac:	f244 1069 	movw	r0, #16745	; 0x4169
 80011b0:	f7ff fe2e 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(SUB6R10, 0x00);
 80011b4:	2100      	movs	r1, #0
 80011b6:	f244 106a 	movw	r0, #16746	; 0x416a
 80011ba:	f7ff fe29 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(SUB6R11, 0x00);
 80011be:	2100      	movs	r1, #0
 80011c0:	f244 106b 	movw	r0, #16747	; 0x416b
 80011c4:	f7ff fe24 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(SUB6R12, 0x00);
 80011c8:	2100      	movs	r1, #0
 80011ca:	f244 106c 	movw	r0, #16748	; 0x416c
 80011ce:	f7ff fe1f 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(SUB6R13, 0x00);
 80011d2:	2100      	movs	r1, #0
 80011d4:	f244 106d 	movw	r0, #16749	; 0x416d
 80011d8:	f7ff fe1a 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(SUB6R14, 0x00);
 80011dc:	2100      	movs	r1, #0
 80011de:	f244 106e 	movw	r0, #16750	; 0x416e
 80011e2:	f7ff fe15 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(SUB6R15, 0x00);
 80011e6:	2100      	movs	r1, #0
 80011e8:	f244 106f 	movw	r0, #16751	; 0x416f
 80011ec:	f7ff fe10 	bl	8000e10 <SPI_W6100_WCR>

	SPI_W6100_WCR(GA6R0, 0xfe);	// IPv6 Gateway Address, FFFF:FFFF::
 80011f0:	21fe      	movs	r1, #254	; 0xfe
 80011f2:	f244 1070 	movw	r0, #16752	; 0x4170
 80011f6:	f7ff fe0b 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(GA6R1, 0x80);
 80011fa:	2180      	movs	r1, #128	; 0x80
 80011fc:	f244 1071 	movw	r0, #16753	; 0x4171
 8001200:	f7ff fe06 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(GA6R2, 0x00);
 8001204:	2100      	movs	r1, #0
 8001206:	f244 1072 	movw	r0, #16754	; 0x4172
 800120a:	f7ff fe01 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(GA6R3, 0x00);
 800120e:	2100      	movs	r1, #0
 8001210:	f244 1073 	movw	r0, #16755	; 0x4173
 8001214:	f7ff fdfc 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(GA6R4, 0x00);
 8001218:	2100      	movs	r1, #0
 800121a:	f244 1074 	movw	r0, #16756	; 0x4174
 800121e:	f7ff fdf7 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(GA6R5, 0x00);
 8001222:	2100      	movs	r1, #0
 8001224:	f244 1075 	movw	r0, #16757	; 0x4175
 8001228:	f7ff fdf2 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(GA6R6, 0x00);
 800122c:	2100      	movs	r1, #0
 800122e:	f244 1076 	movw	r0, #16758	; 0x4176
 8001232:	f7ff fded 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(GA6R7, 0x00);
 8001236:	2100      	movs	r1, #0
 8001238:	f244 1077 	movw	r0, #16759	; 0x4177
 800123c:	f7ff fde8 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(GA6R8, 0x13);
 8001240:	2113      	movs	r1, #19
 8001242:	f244 1078 	movw	r0, #16760	; 0x4178
 8001246:	f7ff fde3 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(GA6R9, 0x22);
 800124a:	2122      	movs	r1, #34	; 0x22
 800124c:	f244 1079 	movw	r0, #16761	; 0x4179
 8001250:	f7ff fdde 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(GA6R10, 0x33);
 8001254:	2133      	movs	r1, #51	; 0x33
 8001256:	f244 107a 	movw	r0, #16762	; 0x417a
 800125a:	f7ff fdd9 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(GA6R11, 0xff);
 800125e:	21ff      	movs	r1, #255	; 0xff
 8001260:	f244 107b 	movw	r0, #16763	; 0x417b
 8001264:	f7ff fdd4 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(GA6R12, 0xfe);
 8001268:	21fe      	movs	r1, #254	; 0xfe
 800126a:	f244 107c 	movw	r0, #16764	; 0x417c
 800126e:	f7ff fdcf 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(GA6R13, 0x44);
 8001272:	2144      	movs	r1, #68	; 0x44
 8001274:	f244 107d 	movw	r0, #16765	; 0x417d
 8001278:	f7ff fdca 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(GA6R14, 0x55);
 800127c:	2155      	movs	r1, #85	; 0x55
 800127e:	f244 107e 	movw	r0, #16766	; 0x417e
 8001282:	f7ff fdc5 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(GA6R15, 0x66);
 8001286:	2166      	movs	r1, #102	; 0x66
 8001288:	f244 107f 	movw	r0, #16767	; 0x417f
 800128c:	f7ff fdc0 	bl	8000e10 <SPI_W6100_WCR>

	SPI_W6100_WCR(NETLCKR, 0x00);	// NETLCKR		Network settings lock
 8001290:	2100      	movs	r1, #0
 8001292:	f244 10f5 	movw	r0, #16885	; 0x41f5
 8001296:	f7ff fdbb 	bl	8000e10 <SPI_W6100_WCR>

	// W6100 Packet Received Interrupt setup (for Socket 0)
	// *** Modify this code to fire interrupts for other sockets if in use ***
	SPI_W6100_WCR(SYCR1, 0x80);				// Interrupt enabled (by default after reset)
 800129a:	2180      	movs	r1, #128	; 0x80
 800129c:	f242 0005 	movw	r0, #8197	; 0x2005
 80012a0:	f7ff fdb6 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WCR(SIMR, 0x01);				// enable SIMR[S0_INT] – enable SOCKET 0 Interrupt
 80012a4:	2101      	movs	r1, #1
 80012a6:	f242 1014 	movw	r0, #8468	; 0x2114
 80012aa:	f7ff fdb1 	bl	8000e10 <SPI_W6100_WCR>
	SPI_W6100_WSOCK(Sn_IMR, 0x04, 0, REG);	// Enable RECV Interrupt Mask Bit for Socket 0
 80012ae:	2301      	movs	r3, #1
 80012b0:	2200      	movs	r2, #0
 80012b2:	2104      	movs	r1, #4
 80012b4:	2024      	movs	r0, #36	; 0x24
 80012b6:	f7ff fe0b 	bl	8000ed0 <SPI_W6100_WSOCK>
}
 80012ba:	bf00      	nop
 80012bc:	bd80      	pop	{r7, pc}
	...

080012c0 <W6100_OpenTCPSocket>:




uint32_t W6100_OpenTCPSocket (uint8_t sck_nbr, uint16_t port) {
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b084      	sub	sp, #16
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	4603      	mov	r3, r0
 80012c8:	460a      	mov	r2, r1
 80012ca:	71fb      	strb	r3, [r7, #7]
 80012cc:	4613      	mov	r3, r2
 80012ce:	80bb      	strh	r3, [r7, #4]
	uint32_t dest_adr;
	/* *** Open Socket as TCP4 *** */
	SPI_W6100_WSOCK(Sn_MR, 0x01, sck_nbr, REG);				// Set TCP4 mode
 80012d0:	79fa      	ldrb	r2, [r7, #7]
 80012d2:	2301      	movs	r3, #1
 80012d4:	2101      	movs	r1, #1
 80012d6:	2000      	movs	r0, #0
 80012d8:	f7ff fdfa 	bl	8000ed0 <SPI_W6100_WSOCK>
	SPI_W6100_WSOCK(Sn_PORTR0, (port >> 8), sck_nbr, REG);	// Set PORT number
 80012dc:	88bb      	ldrh	r3, [r7, #4]
 80012de:	0a1b      	lsrs	r3, r3, #8
 80012e0:	b29b      	uxth	r3, r3
 80012e2:	b2d9      	uxtb	r1, r3
 80012e4:	79fa      	ldrb	r2, [r7, #7]
 80012e6:	2301      	movs	r3, #1
 80012e8:	f44f 708a 	mov.w	r0, #276	; 0x114
 80012ec:	f7ff fdf0 	bl	8000ed0 <SPI_W6100_WSOCK>
	SPI_W6100_WSOCK(Sn_PORTR1, (port & 0xff), sck_nbr, REG);
 80012f0:	88bb      	ldrh	r3, [r7, #4]
 80012f2:	b2d9      	uxtb	r1, r3
 80012f4:	79fa      	ldrb	r2, [r7, #7]
 80012f6:	2301      	movs	r3, #1
 80012f8:	f240 1015 	movw	r0, #277	; 0x115
 80012fc:	f7ff fde8 	bl	8000ed0 <SPI_W6100_WSOCK>
	SPI_W6100_WSOCK(Sn_CR, 0x01, sck_nbr, REG);				// Set OPEN command
 8001300:	79fa      	ldrb	r2, [r7, #7]
 8001302:	2301      	movs	r3, #1
 8001304:	2101      	movs	r1, #1
 8001306:	2010      	movs	r0, #16
 8001308:	f7ff fde2 	bl	8000ed0 <SPI_W6100_WSOCK>
	while ((SPI_W6100_RSOCK(Sn_CR, sck_nbr, REG)) != 0x00);	// Wait until OPEN command is cleared
 800130c:	bf00      	nop
 800130e:	79fb      	ldrb	r3, [r7, #7]
 8001310:	2201      	movs	r2, #1
 8001312:	4619      	mov	r1, r3
 8001314:	2010      	movs	r0, #16
 8001316:	f7ff fda0 	bl	8000e5a <SPI_W6100_RSOCK>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d1f6      	bne.n	800130e <W6100_OpenTCPSocket+0x4e>


	SPI_W6100_WSOCK(Sn_CR, 0x02, sck_nbr, REG);				// Set LISTEN command
 8001320:	79fa      	ldrb	r2, [r7, #7]
 8001322:	2301      	movs	r3, #1
 8001324:	2102      	movs	r1, #2
 8001326:	2010      	movs	r0, #16
 8001328:	f7ff fdd2 	bl	8000ed0 <SPI_W6100_WSOCK>
	while ((SPI_W6100_RSOCK(Sn_CR, sck_nbr, REG)) != 0x00);	// Wait until LISTEN command is cleared
 800132c:	bf00      	nop
 800132e:	79fb      	ldrb	r3, [r7, #7]
 8001330:	2201      	movs	r2, #1
 8001332:	4619      	mov	r1, r3
 8001334:	2010      	movs	r0, #16
 8001336:	f7ff fd90 	bl	8000e5a <SPI_W6100_RSOCK>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d1f6      	bne.n	800132e <W6100_OpenTCPSocket+0x6e>

	// CONNECT NOW
	while ((SPI_W6100_RSOCK(Sn_SR, sck_nbr, REG)) != 0x17);	// Wait until SOCKET ESTABLISHED
 8001340:	bf00      	nop
 8001342:	79fb      	ldrb	r3, [r7, #7]
 8001344:	2201      	movs	r2, #1
 8001346:	4619      	mov	r1, r3
 8001348:	2030      	movs	r0, #48	; 0x30
 800134a:	f7ff fd86 	bl	8000e5a <SPI_W6100_RSOCK>
 800134e:	4603      	mov	r3, r0
 8001350:	2b17      	cmp	r3, #23
 8001352:	d1f6      	bne.n	8001342 <W6100_OpenTCPSocket+0x82>

	/* HARDWARE RESPONSE ON THE SOCKET OPEN */
	if(socketOpenCallback) socketOpenCallback(sck_nbr);
 8001354:	4b21      	ldr	r3, [pc, #132]	; (80013dc <W6100_OpenTCPSocket+0x11c>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d004      	beq.n	8001366 <W6100_OpenTCPSocket+0xa6>
 800135c:	4b1f      	ldr	r3, [pc, #124]	; (80013dc <W6100_OpenTCPSocket+0x11c>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	79fa      	ldrb	r2, [r7, #7]
 8001362:	4610      	mov	r0, r2
 8001364:	4798      	blx	r3
	/* END OF HARDWARE RESPONSE */							// Socket established

	SPI_W6100_WSOCK(Sn_IRCLR, 0x01, sck_nbr, REG);			// Interrupt clear
 8001366:	79fa      	ldrb	r2, [r7, #7]
 8001368:	2301      	movs	r3, #1
 800136a:	2101      	movs	r1, #1
 800136c:	2028      	movs	r0, #40	; 0x28
 800136e:	f7ff fdaf 	bl	8000ed0 <SPI_W6100_WSOCK>

	// Read destination address
	dest_adr = (SPI_W6100_RSOCK(Sn_DIPR0, sck_nbr, REG) << 24);
 8001372:	79fb      	ldrb	r3, [r7, #7]
 8001374:	2201      	movs	r2, #1
 8001376:	4619      	mov	r1, r3
 8001378:	f44f 7090 	mov.w	r0, #288	; 0x120
 800137c:	f7ff fd6d 	bl	8000e5a <SPI_W6100_RSOCK>
 8001380:	4603      	mov	r3, r0
 8001382:	061b      	lsls	r3, r3, #24
 8001384:	60fb      	str	r3, [r7, #12]
	dest_adr |= (SPI_W6100_RSOCK(Sn_DIPR1, sck_nbr, REG) << 16);
 8001386:	79fb      	ldrb	r3, [r7, #7]
 8001388:	2201      	movs	r2, #1
 800138a:	4619      	mov	r1, r3
 800138c:	f240 1021 	movw	r0, #289	; 0x121
 8001390:	f7ff fd63 	bl	8000e5a <SPI_W6100_RSOCK>
 8001394:	4603      	mov	r3, r0
 8001396:	041b      	lsls	r3, r3, #16
 8001398:	461a      	mov	r2, r3
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	4313      	orrs	r3, r2
 800139e:	60fb      	str	r3, [r7, #12]
	dest_adr |= (SPI_W6100_RSOCK(Sn_DIPR2, sck_nbr, REG) << 8);
 80013a0:	79fb      	ldrb	r3, [r7, #7]
 80013a2:	2201      	movs	r2, #1
 80013a4:	4619      	mov	r1, r3
 80013a6:	f44f 7091 	mov.w	r0, #290	; 0x122
 80013aa:	f7ff fd56 	bl	8000e5a <SPI_W6100_RSOCK>
 80013ae:	4603      	mov	r3, r0
 80013b0:	021b      	lsls	r3, r3, #8
 80013b2:	461a      	mov	r2, r3
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	4313      	orrs	r3, r2
 80013b8:	60fb      	str	r3, [r7, #12]
	dest_adr |= SPI_W6100_RSOCK(Sn_DIPR3, sck_nbr, REG);
 80013ba:	79fb      	ldrb	r3, [r7, #7]
 80013bc:	2201      	movs	r2, #1
 80013be:	4619      	mov	r1, r3
 80013c0:	f240 1023 	movw	r0, #291	; 0x123
 80013c4:	f7ff fd49 	bl	8000e5a <SPI_W6100_RSOCK>
 80013c8:	4603      	mov	r3, r0
 80013ca:	461a      	mov	r2, r3
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	4313      	orrs	r3, r2
 80013d0:	60fb      	str	r3, [r7, #12]

	return dest_adr;	// Return destination address
 80013d2:	68fb      	ldr	r3, [r7, #12]
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	3710      	adds	r7, #16
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	20000094 	.word	0x20000094

080013e0 <W6100_ReceiveData>:




uint8_t W6100_ReceiveData(uint8_t sck_nbr, uint32_t dest_adr, uint8_t * tab, uint8_t size) {
 80013e0:	b590      	push	{r4, r7, lr}
 80013e2:	b08b      	sub	sp, #44	; 0x2c
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	60b9      	str	r1, [r7, #8]
 80013e8:	607a      	str	r2, [r7, #4]
 80013ea:	461a      	mov	r2, r3
 80013ec:	4603      	mov	r3, r0
 80013ee:	73fb      	strb	r3, [r7, #15]
 80013f0:	4613      	mov	r3, r2
 80013f2:	73bb      	strb	r3, [r7, #14]
	uint8_t i;
	uint32_t get_size, gSn_RX_MAX, get_start_address, Sn_RX_RD_temp;

	if ((SPI_W6100_RSOCK(Sn_SR, sck_nbr, REG)) == 0x1c) {								// Check if socket close request pending
 80013f4:	7bfb      	ldrb	r3, [r7, #15]
 80013f6:	2201      	movs	r2, #1
 80013f8:	4619      	mov	r1, r3
 80013fa:	2030      	movs	r0, #48	; 0x30
 80013fc:	f7ff fd2d 	bl	8000e5a <SPI_W6100_RSOCK>
 8001400:	4603      	mov	r3, r0
 8001402:	2b1c      	cmp	r3, #28
 8001404:	d103      	bne.n	800140e <W6100_ReceiveData+0x2e>
		W6100_PassiveCloseSocket(sck_nbr);
 8001406:	7bfb      	ldrb	r3, [r7, #15]
 8001408:	4618      	mov	r0, r3
 800140a:	f000 f9c1 	bl	8001790 <W6100_PassiveCloseSocket>
	}

	if ((SPI_W6100_RSOCK(Sn_IR, sck_nbr, REG) & 0b00000100) == 0x04) {					// Check if data received
 800140e:	7bfb      	ldrb	r3, [r7, #15]
 8001410:	2201      	movs	r2, #1
 8001412:	4619      	mov	r1, r3
 8001414:	2020      	movs	r0, #32
 8001416:	f7ff fd20 	bl	8000e5a <SPI_W6100_RSOCK>
 800141a:	4603      	mov	r3, r0
 800141c:	f003 0304 	and.w	r3, r3, #4
 8001420:	2b04      	cmp	r3, #4
 8001422:	f040 80a1 	bne.w	8001568 <W6100_ReceiveData+0x188>


			// Read data from the buffer
			get_size = (SPI_W6100_RSOCK(Sn_RX_RSR0, sck_nbr, REG) << 8);
 8001426:	7bfb      	ldrb	r3, [r7, #15]
 8001428:	2201      	movs	r2, #1
 800142a:	4619      	mov	r1, r3
 800142c:	f44f 7009 	mov.w	r0, #548	; 0x224
 8001430:	f7ff fd13 	bl	8000e5a <SPI_W6100_RSOCK>
 8001434:	4603      	mov	r3, r0
 8001436:	021b      	lsls	r3, r3, #8
 8001438:	623b      	str	r3, [r7, #32]
			get_size |= SPI_W6100_RSOCK(Sn_RX_RSR1, sck_nbr, REG);
 800143a:	7bfb      	ldrb	r3, [r7, #15]
 800143c:	2201      	movs	r2, #1
 800143e:	4619      	mov	r1, r3
 8001440:	f240 2025 	movw	r0, #549	; 0x225
 8001444:	f7ff fd09 	bl	8000e5a <SPI_W6100_RSOCK>
 8001448:	4603      	mov	r3, r0
 800144a:	461a      	mov	r2, r3
 800144c:	6a3b      	ldr	r3, [r7, #32]
 800144e:	4313      	orrs	r3, r2
 8001450:	623b      	str	r3, [r7, #32]
			gSn_RX_MAX = (SPI_W6100_RSOCK(Sn_RX_BSR, sck_nbr, REG) * 1024);
 8001452:	7bfb      	ldrb	r3, [r7, #15]
 8001454:	2201      	movs	r2, #1
 8001456:	4619      	mov	r1, r3
 8001458:	f44f 7008 	mov.w	r0, #544	; 0x220
 800145c:	f7ff fcfd 	bl	8000e5a <SPI_W6100_RSOCK>
 8001460:	4603      	mov	r3, r0
 8001462:	029b      	lsls	r3, r3, #10
 8001464:	61fb      	str	r3, [r7, #28]
			get_start_address = (SPI_W6100_RSOCK(Sn_RX_RD0, sck_nbr, REG) << 8);
 8001466:	7bfb      	ldrb	r3, [r7, #15]
 8001468:	2201      	movs	r2, #1
 800146a:	4619      	mov	r1, r3
 800146c:	f44f 700a 	mov.w	r0, #552	; 0x228
 8001470:	f7ff fcf3 	bl	8000e5a <SPI_W6100_RSOCK>
 8001474:	4603      	mov	r3, r0
 8001476:	021b      	lsls	r3, r3, #8
 8001478:	617b      	str	r3, [r7, #20]
			get_start_address |= SPI_W6100_RSOCK(Sn_RX_RD1, sck_nbr, REG);
 800147a:	7bfb      	ldrb	r3, [r7, #15]
 800147c:	2201      	movs	r2, #1
 800147e:	4619      	mov	r1, r3
 8001480:	f240 2029 	movw	r0, #553	; 0x229
 8001484:	f7ff fce9 	bl	8000e5a <SPI_W6100_RSOCK>
 8001488:	4603      	mov	r3, r0
 800148a:	461a      	mov	r2, r3
 800148c:	697b      	ldr	r3, [r7, #20]
 800148e:	4313      	orrs	r3, r2
 8001490:	617b      	str	r3, [r7, #20]

			// Move data to the array
			memset(tab, '\0', size);
 8001492:	7bbb      	ldrb	r3, [r7, #14]
 8001494:	461a      	mov	r2, r3
 8001496:	2100      	movs	r1, #0
 8001498:	6878      	ldr	r0, [r7, #4]
 800149a:	f000 fa74 	bl	8001986 <memset>
			for (i=0; i<get_size; i++) {
 800149e:	2300      	movs	r3, #0
 80014a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80014a4:	e016      	b.n	80014d4 <W6100_ReceiveData+0xf4>
				tab[i] = SPI_W6100_RSOCK((get_start_address+i), sck_nbr, RX_BUF);
 80014a6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80014aa:	b29a      	uxth	r2, r3
 80014ac:	697b      	ldr	r3, [r7, #20]
 80014ae:	b29b      	uxth	r3, r3
 80014b0:	4413      	add	r3, r2
 80014b2:	b298      	uxth	r0, r3
 80014b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80014b8:	687a      	ldr	r2, [r7, #4]
 80014ba:	18d4      	adds	r4, r2, r3
 80014bc:	7bfb      	ldrb	r3, [r7, #15]
 80014be:	2203      	movs	r2, #3
 80014c0:	4619      	mov	r1, r3
 80014c2:	f7ff fcca 	bl	8000e5a <SPI_W6100_RSOCK>
 80014c6:	4603      	mov	r3, r0
 80014c8:	7023      	strb	r3, [r4, #0]
			for (i=0; i<get_size; i++) {
 80014ca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80014ce:	3301      	adds	r3, #1
 80014d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80014d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80014d8:	6a3a      	ldr	r2, [r7, #32]
 80014da:	429a      	cmp	r2, r3
 80014dc:	d8e3      	bhi.n	80014a6 <W6100_ReceiveData+0xc6>
			}

			memcpy(&get_start_address, &dest_adr, get_size);
 80014de:	f107 0108 	add.w	r1, r7, #8
 80014e2:	f107 0314 	add.w	r3, r7, #20
 80014e6:	6a3a      	ldr	r2, [r7, #32]
 80014e8:	4618      	mov	r0, r3
 80014ea:	f000 fa41 	bl	8001970 <memcpy>

			Sn_RX_RD_temp = (SPI_W6100_RSOCK(Sn_RX_RD0, sck_nbr, REG) << 8);
 80014ee:	7bfb      	ldrb	r3, [r7, #15]
 80014f0:	2201      	movs	r2, #1
 80014f2:	4619      	mov	r1, r3
 80014f4:	f44f 700a 	mov.w	r0, #552	; 0x228
 80014f8:	f7ff fcaf 	bl	8000e5a <SPI_W6100_RSOCK>
 80014fc:	4603      	mov	r3, r0
 80014fe:	021b      	lsls	r3, r3, #8
 8001500:	61bb      	str	r3, [r7, #24]
			Sn_RX_RD_temp |= SPI_W6100_RSOCK(Sn_RX_RD1, sck_nbr, REG);
 8001502:	7bfb      	ldrb	r3, [r7, #15]
 8001504:	2201      	movs	r2, #1
 8001506:	4619      	mov	r1, r3
 8001508:	f240 2029 	movw	r0, #553	; 0x229
 800150c:	f7ff fca5 	bl	8000e5a <SPI_W6100_RSOCK>
 8001510:	4603      	mov	r3, r0
 8001512:	461a      	mov	r2, r3
 8001514:	69bb      	ldr	r3, [r7, #24]
 8001516:	4313      	orrs	r3, r2
 8001518:	61bb      	str	r3, [r7, #24]
			Sn_RX_RD_temp += get_size;
 800151a:	69ba      	ldr	r2, [r7, #24]
 800151c:	6a3b      	ldr	r3, [r7, #32]
 800151e:	4413      	add	r3, r2
 8001520:	61bb      	str	r3, [r7, #24]
			SPI_W6100_WSOCK(Sn_RX_RD0, (Sn_RX_RD_temp>>8), sck_nbr, REG);
 8001522:	69bb      	ldr	r3, [r7, #24]
 8001524:	0a1b      	lsrs	r3, r3, #8
 8001526:	b2d9      	uxtb	r1, r3
 8001528:	7bfa      	ldrb	r2, [r7, #15]
 800152a:	2301      	movs	r3, #1
 800152c:	f44f 700a 	mov.w	r0, #552	; 0x228
 8001530:	f7ff fcce 	bl	8000ed0 <SPI_W6100_WSOCK>
			SPI_W6100_WSOCK(Sn_RX_RD1, (Sn_RX_RD_temp), sck_nbr, REG);
 8001534:	69bb      	ldr	r3, [r7, #24]
 8001536:	b2d9      	uxtb	r1, r3
 8001538:	7bfa      	ldrb	r2, [r7, #15]
 800153a:	2301      	movs	r3, #1
 800153c:	f240 2029 	movw	r0, #553	; 0x229
 8001540:	f7ff fcc6 	bl	8000ed0 <SPI_W6100_WSOCK>
			SPI_W6100_WSOCK(Sn_CR, 0x40, sck_nbr, REG);
 8001544:	7bfa      	ldrb	r2, [r7, #15]
 8001546:	2301      	movs	r3, #1
 8001548:	2140      	movs	r1, #64	; 0x40
 800154a:	2010      	movs	r0, #16
 800154c:	f7ff fcc0 	bl	8000ed0 <SPI_W6100_WSOCK>
			while((SPI_W6100_RSOCK(Sn_CR, sck_nbr, REG)) != 0x00);
 8001550:	bf00      	nop
 8001552:	7bfb      	ldrb	r3, [r7, #15]
 8001554:	2201      	movs	r2, #1
 8001556:	4619      	mov	r1, r3
 8001558:	2010      	movs	r0, #16
 800155a:	f7ff fc7e 	bl	8000e5a <SPI_W6100_RSOCK>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d1f6      	bne.n	8001552 <W6100_ReceiveData+0x172>

			return 1;	// Return 1 if data was received
 8001564:	2301      	movs	r3, #1
 8001566:	e000      	b.n	800156a <W6100_ReceiveData+0x18a>
	}
	else 	return 0;	// Return 0 of no data was received
 8001568:	2300      	movs	r3, #0
}
 800156a:	4618      	mov	r0, r3
 800156c:	372c      	adds	r7, #44	; 0x2c
 800156e:	46bd      	mov	sp, r7
 8001570:	bd90      	pop	{r4, r7, pc}

08001572 <W6100_TransmitData>:

void W6100_TransmitData(uint8_t sck_nbr, uint32_t dest_adr, uint8_t * tab, uint8_t size) {
 8001572:	b580      	push	{r7, lr}
 8001574:	b08a      	sub	sp, #40	; 0x28
 8001576:	af00      	add	r7, sp, #0
 8001578:	60b9      	str	r1, [r7, #8]
 800157a:	607a      	str	r2, [r7, #4]
 800157c:	461a      	mov	r2, r3
 800157e:	4603      	mov	r3, r0
 8001580:	73fb      	strb	r3, [r7, #15]
 8001582:	4613      	mov	r3, r2
 8001584:	73bb      	strb	r3, [r7, #14]
	uint8_t i;
	uint8_t send_size = size;
 8001586:	7bbb      	ldrb	r3, [r7, #14]
 8001588:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint32_t gSn_TX_MAX, get_start_address, Sn_TX_WR_temp, Sn_TX_FSR_temp;

	gSn_TX_MAX = (SPI_W6100_RSOCK(Sn_TX_BSR, sck_nbr, REG) * 1024);						// Socket TX buffer size
 800158c:	7bfb      	ldrb	r3, [r7, #15]
 800158e:	2201      	movs	r2, #1
 8001590:	4619      	mov	r1, r3
 8001592:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001596:	f7ff fc60 	bl	8000e5a <SPI_W6100_RSOCK>
 800159a:	4603      	mov	r3, r0
 800159c:	029b      	lsls	r3, r3, #10
 800159e:	61fb      	str	r3, [r7, #28]

	if(send_size > gSn_TX_MAX) send_size = gSn_TX_MAX;
 80015a0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80015a4:	69fa      	ldr	r2, [r7, #28]
 80015a6:	429a      	cmp	r2, r3
 80015a8:	d219      	bcs.n	80015de <W6100_TransmitData+0x6c>
 80015aa:	69fb      	ldr	r3, [r7, #28]
 80015ac:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26


	while(send_size > Sn_TX_FSR_temp) {													// wait until Socket Tx buffer is free
 80015b0:	e015      	b.n	80015de <W6100_TransmitData+0x6c>
		Sn_TX_FSR_temp = (SPI_W6100_RSOCK(Sn_TX_FSR0, sck_nbr, REG) << 8);
 80015b2:	7bfb      	ldrb	r3, [r7, #15]
 80015b4:	2201      	movs	r2, #1
 80015b6:	4619      	mov	r1, r3
 80015b8:	f44f 7001 	mov.w	r0, #516	; 0x204
 80015bc:	f7ff fc4d 	bl	8000e5a <SPI_W6100_RSOCK>
 80015c0:	4603      	mov	r3, r0
 80015c2:	021b      	lsls	r3, r3, #8
 80015c4:	623b      	str	r3, [r7, #32]
		Sn_TX_FSR_temp |= SPI_W6100_RSOCK(Sn_TX_FSR1, sck_nbr, REG);
 80015c6:	7bfb      	ldrb	r3, [r7, #15]
 80015c8:	2201      	movs	r2, #1
 80015ca:	4619      	mov	r1, r3
 80015cc:	f240 2005 	movw	r0, #517	; 0x205
 80015d0:	f7ff fc43 	bl	8000e5a <SPI_W6100_RSOCK>
 80015d4:	4603      	mov	r3, r0
 80015d6:	461a      	mov	r2, r3
 80015d8:	6a3b      	ldr	r3, [r7, #32]
 80015da:	4313      	orrs	r3, r2
 80015dc:	623b      	str	r3, [r7, #32]
	while(send_size > Sn_TX_FSR_temp) {													// wait until Socket Tx buffer is free
 80015de:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80015e2:	6a3a      	ldr	r2, [r7, #32]
 80015e4:	429a      	cmp	r2, r3
 80015e6:	d3e4      	bcc.n	80015b2 <W6100_TransmitData+0x40>
	}

	get_start_address = (SPI_W6100_RSOCK(Sn_TX_WR0, sck_nbr, REG) << 8);
 80015e8:	7bfb      	ldrb	r3, [r7, #15]
 80015ea:	2201      	movs	r2, #1
 80015ec:	4619      	mov	r1, r3
 80015ee:	f44f 7003 	mov.w	r0, #524	; 0x20c
 80015f2:	f7ff fc32 	bl	8000e5a <SPI_W6100_RSOCK>
 80015f6:	4603      	mov	r3, r0
 80015f8:	021b      	lsls	r3, r3, #8
 80015fa:	617b      	str	r3, [r7, #20]
	get_start_address |= SPI_W6100_RSOCK(Sn_TX_WR1, sck_nbr, REG);
 80015fc:	7bfb      	ldrb	r3, [r7, #15]
 80015fe:	2201      	movs	r2, #1
 8001600:	4619      	mov	r1, r3
 8001602:	f240 200d 	movw	r0, #525	; 0x20d
 8001606:	f7ff fc28 	bl	8000e5a <SPI_W6100_RSOCK>
 800160a:	4603      	mov	r3, r0
 800160c:	461a      	mov	r2, r3
 800160e:	697b      	ldr	r3, [r7, #20]
 8001610:	4313      	orrs	r3, r2
 8001612:	617b      	str	r3, [r7, #20]


	Sn_TX_WR_temp = (SPI_W6100_RSOCK(Sn_TX_WR0, sck_nbr, REG) << 8);
 8001614:	7bfb      	ldrb	r3, [r7, #15]
 8001616:	2201      	movs	r2, #1
 8001618:	4619      	mov	r1, r3
 800161a:	f44f 7003 	mov.w	r0, #524	; 0x20c
 800161e:	f7ff fc1c 	bl	8000e5a <SPI_W6100_RSOCK>
 8001622:	4603      	mov	r3, r0
 8001624:	021b      	lsls	r3, r3, #8
 8001626:	61bb      	str	r3, [r7, #24]
	Sn_TX_WR_temp |= SPI_W6100_RSOCK(Sn_TX_WR1, sck_nbr, REG);
 8001628:	7bfb      	ldrb	r3, [r7, #15]
 800162a:	2201      	movs	r2, #1
 800162c:	4619      	mov	r1, r3
 800162e:	f240 200d 	movw	r0, #525	; 0x20d
 8001632:	f7ff fc12 	bl	8000e5a <SPI_W6100_RSOCK>
 8001636:	4603      	mov	r3, r0
 8001638:	461a      	mov	r2, r3
 800163a:	69bb      	ldr	r3, [r7, #24]
 800163c:	4313      	orrs	r3, r2
 800163e:	61bb      	str	r3, [r7, #24]
	Sn_TX_WR_temp += size;
 8001640:	7bbb      	ldrb	r3, [r7, #14]
 8001642:	69ba      	ldr	r2, [r7, #24]
 8001644:	4413      	add	r3, r2
 8001646:	61bb      	str	r3, [r7, #24]
	SPI_W6100_WSOCK(Sn_TX_WR0, (Sn_TX_WR_temp>>8), sck_nbr, REG);
 8001648:	69bb      	ldr	r3, [r7, #24]
 800164a:	0a1b      	lsrs	r3, r3, #8
 800164c:	b2d9      	uxtb	r1, r3
 800164e:	7bfa      	ldrb	r2, [r7, #15]
 8001650:	2301      	movs	r3, #1
 8001652:	f44f 7003 	mov.w	r0, #524	; 0x20c
 8001656:	f7ff fc3b 	bl	8000ed0 <SPI_W6100_WSOCK>
	SPI_W6100_WSOCK(Sn_TX_WR1, (Sn_TX_WR_temp), sck_nbr, REG);
 800165a:	69bb      	ldr	r3, [r7, #24]
 800165c:	b2d9      	uxtb	r1, r3
 800165e:	7bfa      	ldrb	r2, [r7, #15]
 8001660:	2301      	movs	r3, #1
 8001662:	f240 200d 	movw	r0, #525	; 0x20d
 8001666:	f7ff fc33 	bl	8000ed0 <SPI_W6100_WSOCK>

	// Move data to the array
	for (i=0; i<size; i++) {
 800166a:	2300      	movs	r3, #0
 800166c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001670:	e014      	b.n	800169c <W6100_TransmitData+0x12a>
		SPI_W6100_WSOCK((get_start_address+i), tab[i], sck_nbr, TX_BUF);
 8001672:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001676:	b29a      	uxth	r2, r3
 8001678:	697b      	ldr	r3, [r7, #20]
 800167a:	b29b      	uxth	r3, r3
 800167c:	4413      	add	r3, r2
 800167e:	b298      	uxth	r0, r3
 8001680:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001684:	687a      	ldr	r2, [r7, #4]
 8001686:	4413      	add	r3, r2
 8001688:	7819      	ldrb	r1, [r3, #0]
 800168a:	7bfa      	ldrb	r2, [r7, #15]
 800168c:	2302      	movs	r3, #2
 800168e:	f7ff fc1f 	bl	8000ed0 <SPI_W6100_WSOCK>
	for (i=0; i<size; i++) {
 8001692:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001696:	3301      	adds	r3, #1
 8001698:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800169c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80016a0:	7bbb      	ldrb	r3, [r7, #14]
 80016a2:	429a      	cmp	r2, r3
 80016a4:	d3e5      	bcc.n	8001672 <W6100_TransmitData+0x100>
	}

	memcpy(&get_start_address, &dest_adr, send_size);
 80016a6:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80016aa:	f107 0108 	add.w	r1, r7, #8
 80016ae:	f107 0314 	add.w	r3, r7, #20
 80016b2:	4618      	mov	r0, r3
 80016b4:	f000 f95c 	bl	8001970 <memcpy>

	SPI_W6100_WSOCK(Sn_CR, 0x20, sck_nbr, REG);											// SEND command sent to TCP/TCP6 mode
 80016b8:	7bfa      	ldrb	r2, [r7, #15]
 80016ba:	2301      	movs	r3, #1
 80016bc:	2120      	movs	r1, #32
 80016be:	2010      	movs	r0, #16
 80016c0:	f7ff fc06 	bl	8000ed0 <SPI_W6100_WSOCK>
	while(SPI_W6100_RSOCK(Sn_CR, sck_nbr, REG) != 0x00);								// Wait for SEND command clear
 80016c4:	bf00      	nop
 80016c6:	7bfb      	ldrb	r3, [r7, #15]
 80016c8:	2201      	movs	r2, #1
 80016ca:	4619      	mov	r1, r3
 80016cc:	2010      	movs	r0, #16
 80016ce:	f7ff fbc4 	bl	8000e5a <SPI_W6100_RSOCK>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d1f6      	bne.n	80016c6 <W6100_TransmitData+0x154>

	while(((SPI_W6100_RSOCK(Sn_IR, sck_nbr, REG) & 0x10) == 0) && ((SPI_W6100_RSOCK(Sn_IR, sck_nbr, REG) & 0x08) == 0));
 80016d8:	bf00      	nop
 80016da:	7bfb      	ldrb	r3, [r7, #15]
 80016dc:	2201      	movs	r2, #1
 80016de:	4619      	mov	r1, r3
 80016e0:	2020      	movs	r0, #32
 80016e2:	f7ff fbba 	bl	8000e5a <SPI_W6100_RSOCK>
 80016e6:	4603      	mov	r3, r0
 80016e8:	f003 0310 	and.w	r3, r3, #16
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d10a      	bne.n	8001706 <W6100_TransmitData+0x194>
 80016f0:	7bfb      	ldrb	r3, [r7, #15]
 80016f2:	2201      	movs	r2, #1
 80016f4:	4619      	mov	r1, r3
 80016f6:	2020      	movs	r0, #32
 80016f8:	f7ff fbaf 	bl	8000e5a <SPI_W6100_RSOCK>
 80016fc:	4603      	mov	r3, r0
 80016fe:	f003 0308 	and.w	r3, r3, #8
 8001702:	2b00      	cmp	r3, #0
 8001704:	d0e9      	beq.n	80016da <W6100_TransmitData+0x168>

	if((SPI_W6100_RSOCK(Sn_IR, sck_nbr, REG) & 0x10) == 0x10) SPI_W6100_WSOCK(Sn_IRCLR, 0x10, sck_nbr, REG);	// Clear SENDOK interrupt
 8001706:	7bfb      	ldrb	r3, [r7, #15]
 8001708:	2201      	movs	r2, #1
 800170a:	4619      	mov	r1, r3
 800170c:	2020      	movs	r0, #32
 800170e:	f7ff fba4 	bl	8000e5a <SPI_W6100_RSOCK>
 8001712:	4603      	mov	r3, r0
 8001714:	f003 0310 	and.w	r3, r3, #16
 8001718:	2b10      	cmp	r3, #16
 800171a:	d105      	bne.n	8001728 <W6100_TransmitData+0x1b6>
 800171c:	7bfa      	ldrb	r2, [r7, #15]
 800171e:	2301      	movs	r3, #1
 8001720:	2110      	movs	r1, #16
 8001722:	2028      	movs	r0, #40	; 0x28
 8001724:	f7ff fbd4 	bl	8000ed0 <SPI_W6100_WSOCK>

}
 8001728:	bf00      	nop
 800172a:	3728      	adds	r7, #40	; 0x28
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}

08001730 <registerDataReceivedCallback>:

void registerDataReceivedCallback(void (*callback)(char * RxBuf)) {
 8001730:	b480      	push	{r7}
 8001732:	b083      	sub	sp, #12
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
	dataReceivedCallback = callback;
 8001738:	4a04      	ldr	r2, [pc, #16]	; (800174c <registerDataReceivedCallback+0x1c>)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	6013      	str	r3, [r2, #0]
}
 800173e:	bf00      	nop
 8001740:	370c      	adds	r7, #12
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr
 800174a:	bf00      	nop
 800174c:	20000098 	.word	0x20000098

08001750 <registerSocketOpenCallback>:


void registerSocketOpenCallback(void (*callback)(uint8_t sck_nbr)) {
 8001750:	b480      	push	{r7}
 8001752:	b083      	sub	sp, #12
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
	socketOpenCallback = callback;
 8001758:	4a04      	ldr	r2, [pc, #16]	; (800176c <registerSocketOpenCallback+0x1c>)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6013      	str	r3, [r2, #0]
}
 800175e:	bf00      	nop
 8001760:	370c      	adds	r7, #12
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr
 800176a:	bf00      	nop
 800176c:	20000094 	.word	0x20000094

08001770 <registerSocketCloseCallback>:

void registerSocketCloseCallback(void (*callback)(uint8_t sck_nbr)) {
 8001770:	b480      	push	{r7}
 8001772:	b083      	sub	sp, #12
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
	socketCloseCallback = callback;
 8001778:	4a04      	ldr	r2, [pc, #16]	; (800178c <registerSocketCloseCallback+0x1c>)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6013      	str	r3, [r2, #0]
}
 800177e:	bf00      	nop
 8001780:	370c      	adds	r7, #12
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr
 800178a:	bf00      	nop
 800178c:	20000090 	.word	0x20000090

08001790 <W6100_PassiveCloseSocket>:


void W6100_PassiveCloseSocket(uint8_t sck_nbr) {
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0
 8001796:	4603      	mov	r3, r0
 8001798:	71fb      	strb	r3, [r7, #7]
	SPI_W6100_WSOCK(Sn_CR, 0x08, sck_nbr, REG);						// Send FIN packet (DISCON command)
 800179a:	79fa      	ldrb	r2, [r7, #7]
 800179c:	2301      	movs	r3, #1
 800179e:	2108      	movs	r1, #8
 80017a0:	2010      	movs	r0, #16
 80017a2:	f7ff fb95 	bl	8000ed0 <SPI_W6100_WSOCK>
	while((SPI_W6100_RSOCK(Sn_CR, sck_nbr, REG)) != 0x00);			// Wait for DISCON command clear
 80017a6:	bf00      	nop
 80017a8:	79fb      	ldrb	r3, [r7, #7]
 80017aa:	2201      	movs	r2, #1
 80017ac:	4619      	mov	r1, r3
 80017ae:	2010      	movs	r0, #16
 80017b0:	f7ff fb53 	bl	8000e5a <SPI_W6100_RSOCK>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d1f6      	bne.n	80017a8 <W6100_PassiveCloseSocket+0x18>
	// Wait for ACK packet
	while((((SPI_W6100_RSOCK(Sn_IR, sck_nbr, REG)) & 0b10) == 0) && (((SPI_W6100_RSOCK(Sn_IR, sck_nbr, REG)) & 0b1000) == 0));
 80017ba:	bf00      	nop
 80017bc:	79fb      	ldrb	r3, [r7, #7]
 80017be:	2201      	movs	r2, #1
 80017c0:	4619      	mov	r1, r3
 80017c2:	2020      	movs	r0, #32
 80017c4:	f7ff fb49 	bl	8000e5a <SPI_W6100_RSOCK>
 80017c8:	4603      	mov	r3, r0
 80017ca:	f003 0302 	and.w	r3, r3, #2
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d10a      	bne.n	80017e8 <W6100_PassiveCloseSocket+0x58>
 80017d2:	79fb      	ldrb	r3, [r7, #7]
 80017d4:	2201      	movs	r2, #1
 80017d6:	4619      	mov	r1, r3
 80017d8:	2020      	movs	r0, #32
 80017da:	f7ff fb3e 	bl	8000e5a <SPI_W6100_RSOCK>
 80017de:	4603      	mov	r3, r0
 80017e0:	f003 0308 	and.w	r3, r3, #8
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d0e9      	beq.n	80017bc <W6100_PassiveCloseSocket+0x2c>

	if ((((SPI_W6100_RSOCK(Sn_IR, sck_nbr, REG)) & 0b10) == 0b10)) {
 80017e8:	79fb      	ldrb	r3, [r7, #7]
 80017ea:	2201      	movs	r2, #1
 80017ec:	4619      	mov	r1, r3
 80017ee:	2020      	movs	r0, #32
 80017f0:	f7ff fb33 	bl	8000e5a <SPI_W6100_RSOCK>
 80017f4:	4603      	mov	r3, r0
 80017f6:	f003 0302 	and.w	r3, r3, #2
 80017fa:	2b02      	cmp	r3, #2
 80017fc:	d10f      	bne.n	800181e <W6100_PassiveCloseSocket+0x8e>
		SPI_W6100_WSOCK(Sn_IRCLR, 0x02, sck_nbr, REG);				// Clear DISCON interrupt
 80017fe:	79fa      	ldrb	r2, [r7, #7]
 8001800:	2301      	movs	r3, #1
 8001802:	2102      	movs	r1, #2
 8001804:	2028      	movs	r0, #40	; 0x28
 8001806:	f7ff fb63 	bl	8000ed0 <SPI_W6100_WSOCK>
		while((SPI_W6100_RSOCK(Sn_SR, sck_nbr, REG)) != 0x00);		// Wait until socket is CLOSED
 800180a:	bf00      	nop
 800180c:	79fb      	ldrb	r3, [r7, #7]
 800180e:	2201      	movs	r2, #1
 8001810:	4619      	mov	r1, r3
 8001812:	2030      	movs	r0, #48	; 0x30
 8001814:	f7ff fb21 	bl	8000e5a <SPI_W6100_RSOCK>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d1f6      	bne.n	800180c <W6100_PassiveCloseSocket+0x7c>
	}
	/* HARDWARE RESPONSE ON THE SOCKET CLOSE */
	if(socketCloseCallback) socketCloseCallback(sck_nbr);			// Response for a socket close
 800181e:	4b06      	ldr	r3, [pc, #24]	; (8001838 <W6100_PassiveCloseSocket+0xa8>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d004      	beq.n	8001830 <W6100_PassiveCloseSocket+0xa0>
 8001826:	4b04      	ldr	r3, [pc, #16]	; (8001838 <W6100_PassiveCloseSocket+0xa8>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	79fa      	ldrb	r2, [r7, #7]
 800182c:	4610      	mov	r0, r2
 800182e:	4798      	blx	r3
	/* END OF HARDWARE RESPONSE */
}
 8001830:	bf00      	nop
 8001832:	3708      	adds	r7, #8
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}
 8001838:	20000090 	.word	0x20000090

0800183c <EXTI9_5_IRQHandler>:


// W6100 external interrupt handler (line PC5)
// Fired when data is received by W6100 ETH
__attribute__((interrupt)) void EXTI9_5_IRQHandler(void) {
 800183c:	4668      	mov	r0, sp
 800183e:	f020 0107 	bic.w	r1, r0, #7
 8001842:	468d      	mov	sp, r1
 8001844:	b581      	push	{r0, r7, lr}
 8001846:	b08b      	sub	sp, #44	; 0x2c
 8001848:	af00      	add	r7, sp, #0

	char rx_buf[40];

	if(EXTI->PR & EXTI_PR_PR5) {
 800184a:	4b1c      	ldr	r3, [pc, #112]	; (80018bc <EXTI9_5_IRQHandler+0x80>)
 800184c:	695b      	ldr	r3, [r3, #20]
 800184e:	f003 0320 	and.w	r3, r3, #32
 8001852:	2b00      	cmp	r3, #0
 8001854:	d02a      	beq.n	80018ac <EXTI9_5_IRQHandler+0x70>
		EXTI->PR = EXTI_PR_PR5;		// Clear ISR flag
 8001856:	4b19      	ldr	r3, [pc, #100]	; (80018bc <EXTI9_5_IRQHandler+0x80>)
 8001858:	2220      	movs	r2, #32
 800185a:	615a      	str	r2, [r3, #20]
		/* W6100: Generic Interrupt fired */
		// Check if W6100 RECEIVE ISR for Socket 0 was fired
		if(SPI_W6100_RCR(SIR) && 0x01){
 800185c:	f242 1001 	movw	r0, #8449	; 0x2101
 8001860:	f7ff fab2 	bl	8000dc8 <SPI_W6100_RCR>
 8001864:	4603      	mov	r3, r0
 8001866:	2b00      	cmp	r3, #0
 8001868:	d020      	beq.n	80018ac <EXTI9_5_IRQHandler+0x70>
			/* Check if SOCKET 0 data was received */
			if(SPI_W6100_RSOCK(Sn_IR, 0, REG) && 0x04) {
 800186a:	2201      	movs	r2, #1
 800186c:	2100      	movs	r1, #0
 800186e:	2020      	movs	r0, #32
 8001870:	f7ff faf3 	bl	8000e5a <SPI_W6100_RSOCK>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d018      	beq.n	80018ac <EXTI9_5_IRQHandler+0x70>
				if (W6100_ReceiveData(0, socket_dest_adr[0], (uint8_t*)rx_buf, sizeof(rx_buf))) {		// Check if data arrived
 800187a:	4b11      	ldr	r3, [pc, #68]	; (80018c0 <EXTI9_5_IRQHandler+0x84>)
 800187c:	6819      	ldr	r1, [r3, #0]
 800187e:	463a      	mov	r2, r7
 8001880:	2328      	movs	r3, #40	; 0x28
 8001882:	2000      	movs	r0, #0
 8001884:	f7ff fdac 	bl	80013e0 <W6100_ReceiveData>
 8001888:	4603      	mov	r3, r0
 800188a:	2b00      	cmp	r3, #0
 800188c:	d008      	beq.n	80018a0 <EXTI9_5_IRQHandler+0x64>
					/* HARDWARE RESPONSE ON DATA RECEIVED FROM SOCKET[0] */
					if(dataReceivedCallback) dataReceivedCallback(rx_buf);	// Callback function
 800188e:	4b0d      	ldr	r3, [pc, #52]	; (80018c4 <EXTI9_5_IRQHandler+0x88>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d004      	beq.n	80018a0 <EXTI9_5_IRQHandler+0x64>
 8001896:	4b0b      	ldr	r3, [pc, #44]	; (80018c4 <EXTI9_5_IRQHandler+0x88>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	463a      	mov	r2, r7
 800189c:	4610      	mov	r0, r2
 800189e:	4798      	blx	r3
					/* END OF HARDWARE RESPONSE */
				}
				SPI_W6100_WSOCK(Sn_IRCLR, 0x04, 0, REG);					// Clear data interrupt (must be after callback!)
 80018a0:	2301      	movs	r3, #1
 80018a2:	2200      	movs	r2, #0
 80018a4:	2104      	movs	r1, #4
 80018a6:	2028      	movs	r0, #40	; 0x28
 80018a8:	f7ff fb12 	bl	8000ed0 <SPI_W6100_WSOCK>
			}

		}
	}
}
 80018ac:	bf00      	nop
 80018ae:	372c      	adds	r7, #44	; 0x2c
 80018b0:	46bd      	mov	sp, r7
 80018b2:	e8bd 4081 	ldmia.w	sp!, {r0, r7, lr}
 80018b6:	4685      	mov	sp, r0
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	40013c00 	.word	0x40013c00
 80018c0:	200000d8 	.word	0x200000d8
 80018c4:	20000098 	.word	0x20000098

080018c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80018c8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001900 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80018cc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80018ce:	e003      	b.n	80018d8 <LoopCopyDataInit>

080018d0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80018d0:	4b0c      	ldr	r3, [pc, #48]	; (8001904 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80018d2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80018d4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80018d6:	3104      	adds	r1, #4

080018d8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80018d8:	480b      	ldr	r0, [pc, #44]	; (8001908 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80018da:	4b0c      	ldr	r3, [pc, #48]	; (800190c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80018dc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80018de:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80018e0:	d3f6      	bcc.n	80018d0 <CopyDataInit>
  ldr  r2, =_sbss
 80018e2:	4a0b      	ldr	r2, [pc, #44]	; (8001910 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80018e4:	e002      	b.n	80018ec <LoopFillZerobss>

080018e6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80018e6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80018e8:	f842 3b04 	str.w	r3, [r2], #4

080018ec <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80018ec:	4b09      	ldr	r3, [pc, #36]	; (8001914 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80018ee:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80018f0:	d3f9      	bcc.n	80018e6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80018f2:	f7ff fa11 	bl	8000d18 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80018f6:	f000 f817 	bl	8001928 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80018fa:	f7ff f939 	bl	8000b70 <main>
  bx  lr    
 80018fe:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001900:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001904:	08002270 	.word	0x08002270
  ldr  r0, =_sdata
 8001908:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800190c:	20000064 	.word	0x20000064
  ldr  r2, =_sbss
 8001910:	20000064 	.word	0x20000064
  ldr  r3, = _ebss
 8001914:	200000e4 	.word	0x200000e4

08001918 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001918:	e7fe      	b.n	8001918 <ADC_IRQHandler>
	...

0800191c <__errno>:
 800191c:	4b01      	ldr	r3, [pc, #4]	; (8001924 <__errno+0x8>)
 800191e:	6818      	ldr	r0, [r3, #0]
 8001920:	4770      	bx	lr
 8001922:	bf00      	nop
 8001924:	20000000 	.word	0x20000000

08001928 <__libc_init_array>:
 8001928:	b570      	push	{r4, r5, r6, lr}
 800192a:	4e0d      	ldr	r6, [pc, #52]	; (8001960 <__libc_init_array+0x38>)
 800192c:	4c0d      	ldr	r4, [pc, #52]	; (8001964 <__libc_init_array+0x3c>)
 800192e:	1ba4      	subs	r4, r4, r6
 8001930:	10a4      	asrs	r4, r4, #2
 8001932:	2500      	movs	r5, #0
 8001934:	42a5      	cmp	r5, r4
 8001936:	d109      	bne.n	800194c <__libc_init_array+0x24>
 8001938:	4e0b      	ldr	r6, [pc, #44]	; (8001968 <__libc_init_array+0x40>)
 800193a:	4c0c      	ldr	r4, [pc, #48]	; (800196c <__libc_init_array+0x44>)
 800193c:	f000 fc28 	bl	8002190 <_init>
 8001940:	1ba4      	subs	r4, r4, r6
 8001942:	10a4      	asrs	r4, r4, #2
 8001944:	2500      	movs	r5, #0
 8001946:	42a5      	cmp	r5, r4
 8001948:	d105      	bne.n	8001956 <__libc_init_array+0x2e>
 800194a:	bd70      	pop	{r4, r5, r6, pc}
 800194c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001950:	4798      	blx	r3
 8001952:	3501      	adds	r5, #1
 8001954:	e7ee      	b.n	8001934 <__libc_init_array+0xc>
 8001956:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800195a:	4798      	blx	r3
 800195c:	3501      	adds	r5, #1
 800195e:	e7f2      	b.n	8001946 <__libc_init_array+0x1e>
 8001960:	08002268 	.word	0x08002268
 8001964:	08002268 	.word	0x08002268
 8001968:	08002268 	.word	0x08002268
 800196c:	0800226c 	.word	0x0800226c

08001970 <memcpy>:
 8001970:	b510      	push	{r4, lr}
 8001972:	1e43      	subs	r3, r0, #1
 8001974:	440a      	add	r2, r1
 8001976:	4291      	cmp	r1, r2
 8001978:	d100      	bne.n	800197c <memcpy+0xc>
 800197a:	bd10      	pop	{r4, pc}
 800197c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001980:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001984:	e7f7      	b.n	8001976 <memcpy+0x6>

08001986 <memset>:
 8001986:	4402      	add	r2, r0
 8001988:	4603      	mov	r3, r0
 800198a:	4293      	cmp	r3, r2
 800198c:	d100      	bne.n	8001990 <memset+0xa>
 800198e:	4770      	bx	lr
 8001990:	f803 1b01 	strb.w	r1, [r3], #1
 8001994:	e7f9      	b.n	800198a <memset+0x4>
	...

08001998 <siprintf>:
 8001998:	b40e      	push	{r1, r2, r3}
 800199a:	b500      	push	{lr}
 800199c:	b09c      	sub	sp, #112	; 0x70
 800199e:	ab1d      	add	r3, sp, #116	; 0x74
 80019a0:	9002      	str	r0, [sp, #8]
 80019a2:	9006      	str	r0, [sp, #24]
 80019a4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80019a8:	4809      	ldr	r0, [pc, #36]	; (80019d0 <siprintf+0x38>)
 80019aa:	9107      	str	r1, [sp, #28]
 80019ac:	9104      	str	r1, [sp, #16]
 80019ae:	4909      	ldr	r1, [pc, #36]	; (80019d4 <siprintf+0x3c>)
 80019b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80019b4:	9105      	str	r1, [sp, #20]
 80019b6:	6800      	ldr	r0, [r0, #0]
 80019b8:	9301      	str	r3, [sp, #4]
 80019ba:	a902      	add	r1, sp, #8
 80019bc:	f000 f866 	bl	8001a8c <_svfiprintf_r>
 80019c0:	9b02      	ldr	r3, [sp, #8]
 80019c2:	2200      	movs	r2, #0
 80019c4:	701a      	strb	r2, [r3, #0]
 80019c6:	b01c      	add	sp, #112	; 0x70
 80019c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80019cc:	b003      	add	sp, #12
 80019ce:	4770      	bx	lr
 80019d0:	20000000 	.word	0x20000000
 80019d4:	ffff0208 	.word	0xffff0208

080019d8 <__ssputs_r>:
 80019d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80019dc:	688e      	ldr	r6, [r1, #8]
 80019de:	429e      	cmp	r6, r3
 80019e0:	4682      	mov	sl, r0
 80019e2:	460c      	mov	r4, r1
 80019e4:	4690      	mov	r8, r2
 80019e6:	4699      	mov	r9, r3
 80019e8:	d837      	bhi.n	8001a5a <__ssputs_r+0x82>
 80019ea:	898a      	ldrh	r2, [r1, #12]
 80019ec:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80019f0:	d031      	beq.n	8001a56 <__ssputs_r+0x7e>
 80019f2:	6825      	ldr	r5, [r4, #0]
 80019f4:	6909      	ldr	r1, [r1, #16]
 80019f6:	1a6f      	subs	r7, r5, r1
 80019f8:	6965      	ldr	r5, [r4, #20]
 80019fa:	2302      	movs	r3, #2
 80019fc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001a00:	fb95 f5f3 	sdiv	r5, r5, r3
 8001a04:	f109 0301 	add.w	r3, r9, #1
 8001a08:	443b      	add	r3, r7
 8001a0a:	429d      	cmp	r5, r3
 8001a0c:	bf38      	it	cc
 8001a0e:	461d      	movcc	r5, r3
 8001a10:	0553      	lsls	r3, r2, #21
 8001a12:	d530      	bpl.n	8001a76 <__ssputs_r+0x9e>
 8001a14:	4629      	mov	r1, r5
 8001a16:	f000 fb21 	bl	800205c <_malloc_r>
 8001a1a:	4606      	mov	r6, r0
 8001a1c:	b950      	cbnz	r0, 8001a34 <__ssputs_r+0x5c>
 8001a1e:	230c      	movs	r3, #12
 8001a20:	f8ca 3000 	str.w	r3, [sl]
 8001a24:	89a3      	ldrh	r3, [r4, #12]
 8001a26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001a2a:	81a3      	strh	r3, [r4, #12]
 8001a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8001a30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001a34:	463a      	mov	r2, r7
 8001a36:	6921      	ldr	r1, [r4, #16]
 8001a38:	f7ff ff9a 	bl	8001970 <memcpy>
 8001a3c:	89a3      	ldrh	r3, [r4, #12]
 8001a3e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8001a42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a46:	81a3      	strh	r3, [r4, #12]
 8001a48:	6126      	str	r6, [r4, #16]
 8001a4a:	6165      	str	r5, [r4, #20]
 8001a4c:	443e      	add	r6, r7
 8001a4e:	1bed      	subs	r5, r5, r7
 8001a50:	6026      	str	r6, [r4, #0]
 8001a52:	60a5      	str	r5, [r4, #8]
 8001a54:	464e      	mov	r6, r9
 8001a56:	454e      	cmp	r6, r9
 8001a58:	d900      	bls.n	8001a5c <__ssputs_r+0x84>
 8001a5a:	464e      	mov	r6, r9
 8001a5c:	4632      	mov	r2, r6
 8001a5e:	4641      	mov	r1, r8
 8001a60:	6820      	ldr	r0, [r4, #0]
 8001a62:	f000 fa93 	bl	8001f8c <memmove>
 8001a66:	68a3      	ldr	r3, [r4, #8]
 8001a68:	1b9b      	subs	r3, r3, r6
 8001a6a:	60a3      	str	r3, [r4, #8]
 8001a6c:	6823      	ldr	r3, [r4, #0]
 8001a6e:	441e      	add	r6, r3
 8001a70:	6026      	str	r6, [r4, #0]
 8001a72:	2000      	movs	r0, #0
 8001a74:	e7dc      	b.n	8001a30 <__ssputs_r+0x58>
 8001a76:	462a      	mov	r2, r5
 8001a78:	f000 fb4a 	bl	8002110 <_realloc_r>
 8001a7c:	4606      	mov	r6, r0
 8001a7e:	2800      	cmp	r0, #0
 8001a80:	d1e2      	bne.n	8001a48 <__ssputs_r+0x70>
 8001a82:	6921      	ldr	r1, [r4, #16]
 8001a84:	4650      	mov	r0, sl
 8001a86:	f000 fa9b 	bl	8001fc0 <_free_r>
 8001a8a:	e7c8      	b.n	8001a1e <__ssputs_r+0x46>

08001a8c <_svfiprintf_r>:
 8001a8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001a90:	461d      	mov	r5, r3
 8001a92:	898b      	ldrh	r3, [r1, #12]
 8001a94:	061f      	lsls	r7, r3, #24
 8001a96:	b09d      	sub	sp, #116	; 0x74
 8001a98:	4680      	mov	r8, r0
 8001a9a:	460c      	mov	r4, r1
 8001a9c:	4616      	mov	r6, r2
 8001a9e:	d50f      	bpl.n	8001ac0 <_svfiprintf_r+0x34>
 8001aa0:	690b      	ldr	r3, [r1, #16]
 8001aa2:	b96b      	cbnz	r3, 8001ac0 <_svfiprintf_r+0x34>
 8001aa4:	2140      	movs	r1, #64	; 0x40
 8001aa6:	f000 fad9 	bl	800205c <_malloc_r>
 8001aaa:	6020      	str	r0, [r4, #0]
 8001aac:	6120      	str	r0, [r4, #16]
 8001aae:	b928      	cbnz	r0, 8001abc <_svfiprintf_r+0x30>
 8001ab0:	230c      	movs	r3, #12
 8001ab2:	f8c8 3000 	str.w	r3, [r8]
 8001ab6:	f04f 30ff 	mov.w	r0, #4294967295
 8001aba:	e0c8      	b.n	8001c4e <_svfiprintf_r+0x1c2>
 8001abc:	2340      	movs	r3, #64	; 0x40
 8001abe:	6163      	str	r3, [r4, #20]
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	9309      	str	r3, [sp, #36]	; 0x24
 8001ac4:	2320      	movs	r3, #32
 8001ac6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001aca:	2330      	movs	r3, #48	; 0x30
 8001acc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001ad0:	9503      	str	r5, [sp, #12]
 8001ad2:	f04f 0b01 	mov.w	fp, #1
 8001ad6:	4637      	mov	r7, r6
 8001ad8:	463d      	mov	r5, r7
 8001ada:	f815 3b01 	ldrb.w	r3, [r5], #1
 8001ade:	b10b      	cbz	r3, 8001ae4 <_svfiprintf_r+0x58>
 8001ae0:	2b25      	cmp	r3, #37	; 0x25
 8001ae2:	d13e      	bne.n	8001b62 <_svfiprintf_r+0xd6>
 8001ae4:	ebb7 0a06 	subs.w	sl, r7, r6
 8001ae8:	d00b      	beq.n	8001b02 <_svfiprintf_r+0x76>
 8001aea:	4653      	mov	r3, sl
 8001aec:	4632      	mov	r2, r6
 8001aee:	4621      	mov	r1, r4
 8001af0:	4640      	mov	r0, r8
 8001af2:	f7ff ff71 	bl	80019d8 <__ssputs_r>
 8001af6:	3001      	adds	r0, #1
 8001af8:	f000 80a4 	beq.w	8001c44 <_svfiprintf_r+0x1b8>
 8001afc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001afe:	4453      	add	r3, sl
 8001b00:	9309      	str	r3, [sp, #36]	; 0x24
 8001b02:	783b      	ldrb	r3, [r7, #0]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	f000 809d 	beq.w	8001c44 <_svfiprintf_r+0x1b8>
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	f04f 32ff 	mov.w	r2, #4294967295
 8001b10:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001b14:	9304      	str	r3, [sp, #16]
 8001b16:	9307      	str	r3, [sp, #28]
 8001b18:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001b1c:	931a      	str	r3, [sp, #104]	; 0x68
 8001b1e:	462f      	mov	r7, r5
 8001b20:	2205      	movs	r2, #5
 8001b22:	f817 1b01 	ldrb.w	r1, [r7], #1
 8001b26:	4850      	ldr	r0, [pc, #320]	; (8001c68 <_svfiprintf_r+0x1dc>)
 8001b28:	f7fe fb62 	bl	80001f0 <memchr>
 8001b2c:	9b04      	ldr	r3, [sp, #16]
 8001b2e:	b9d0      	cbnz	r0, 8001b66 <_svfiprintf_r+0xda>
 8001b30:	06d9      	lsls	r1, r3, #27
 8001b32:	bf44      	itt	mi
 8001b34:	2220      	movmi	r2, #32
 8001b36:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001b3a:	071a      	lsls	r2, r3, #28
 8001b3c:	bf44      	itt	mi
 8001b3e:	222b      	movmi	r2, #43	; 0x2b
 8001b40:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001b44:	782a      	ldrb	r2, [r5, #0]
 8001b46:	2a2a      	cmp	r2, #42	; 0x2a
 8001b48:	d015      	beq.n	8001b76 <_svfiprintf_r+0xea>
 8001b4a:	9a07      	ldr	r2, [sp, #28]
 8001b4c:	462f      	mov	r7, r5
 8001b4e:	2000      	movs	r0, #0
 8001b50:	250a      	movs	r5, #10
 8001b52:	4639      	mov	r1, r7
 8001b54:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001b58:	3b30      	subs	r3, #48	; 0x30
 8001b5a:	2b09      	cmp	r3, #9
 8001b5c:	d94d      	bls.n	8001bfa <_svfiprintf_r+0x16e>
 8001b5e:	b1b8      	cbz	r0, 8001b90 <_svfiprintf_r+0x104>
 8001b60:	e00f      	b.n	8001b82 <_svfiprintf_r+0xf6>
 8001b62:	462f      	mov	r7, r5
 8001b64:	e7b8      	b.n	8001ad8 <_svfiprintf_r+0x4c>
 8001b66:	4a40      	ldr	r2, [pc, #256]	; (8001c68 <_svfiprintf_r+0x1dc>)
 8001b68:	1a80      	subs	r0, r0, r2
 8001b6a:	fa0b f000 	lsl.w	r0, fp, r0
 8001b6e:	4318      	orrs	r0, r3
 8001b70:	9004      	str	r0, [sp, #16]
 8001b72:	463d      	mov	r5, r7
 8001b74:	e7d3      	b.n	8001b1e <_svfiprintf_r+0x92>
 8001b76:	9a03      	ldr	r2, [sp, #12]
 8001b78:	1d11      	adds	r1, r2, #4
 8001b7a:	6812      	ldr	r2, [r2, #0]
 8001b7c:	9103      	str	r1, [sp, #12]
 8001b7e:	2a00      	cmp	r2, #0
 8001b80:	db01      	blt.n	8001b86 <_svfiprintf_r+0xfa>
 8001b82:	9207      	str	r2, [sp, #28]
 8001b84:	e004      	b.n	8001b90 <_svfiprintf_r+0x104>
 8001b86:	4252      	negs	r2, r2
 8001b88:	f043 0302 	orr.w	r3, r3, #2
 8001b8c:	9207      	str	r2, [sp, #28]
 8001b8e:	9304      	str	r3, [sp, #16]
 8001b90:	783b      	ldrb	r3, [r7, #0]
 8001b92:	2b2e      	cmp	r3, #46	; 0x2e
 8001b94:	d10c      	bne.n	8001bb0 <_svfiprintf_r+0x124>
 8001b96:	787b      	ldrb	r3, [r7, #1]
 8001b98:	2b2a      	cmp	r3, #42	; 0x2a
 8001b9a:	d133      	bne.n	8001c04 <_svfiprintf_r+0x178>
 8001b9c:	9b03      	ldr	r3, [sp, #12]
 8001b9e:	1d1a      	adds	r2, r3, #4
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	9203      	str	r2, [sp, #12]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	bfb8      	it	lt
 8001ba8:	f04f 33ff 	movlt.w	r3, #4294967295
 8001bac:	3702      	adds	r7, #2
 8001bae:	9305      	str	r3, [sp, #20]
 8001bb0:	4d2e      	ldr	r5, [pc, #184]	; (8001c6c <_svfiprintf_r+0x1e0>)
 8001bb2:	7839      	ldrb	r1, [r7, #0]
 8001bb4:	2203      	movs	r2, #3
 8001bb6:	4628      	mov	r0, r5
 8001bb8:	f7fe fb1a 	bl	80001f0 <memchr>
 8001bbc:	b138      	cbz	r0, 8001bce <_svfiprintf_r+0x142>
 8001bbe:	2340      	movs	r3, #64	; 0x40
 8001bc0:	1b40      	subs	r0, r0, r5
 8001bc2:	fa03 f000 	lsl.w	r0, r3, r0
 8001bc6:	9b04      	ldr	r3, [sp, #16]
 8001bc8:	4303      	orrs	r3, r0
 8001bca:	3701      	adds	r7, #1
 8001bcc:	9304      	str	r3, [sp, #16]
 8001bce:	7839      	ldrb	r1, [r7, #0]
 8001bd0:	4827      	ldr	r0, [pc, #156]	; (8001c70 <_svfiprintf_r+0x1e4>)
 8001bd2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001bd6:	2206      	movs	r2, #6
 8001bd8:	1c7e      	adds	r6, r7, #1
 8001bda:	f7fe fb09 	bl	80001f0 <memchr>
 8001bde:	2800      	cmp	r0, #0
 8001be0:	d038      	beq.n	8001c54 <_svfiprintf_r+0x1c8>
 8001be2:	4b24      	ldr	r3, [pc, #144]	; (8001c74 <_svfiprintf_r+0x1e8>)
 8001be4:	bb13      	cbnz	r3, 8001c2c <_svfiprintf_r+0x1a0>
 8001be6:	9b03      	ldr	r3, [sp, #12]
 8001be8:	3307      	adds	r3, #7
 8001bea:	f023 0307 	bic.w	r3, r3, #7
 8001bee:	3308      	adds	r3, #8
 8001bf0:	9303      	str	r3, [sp, #12]
 8001bf2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001bf4:	444b      	add	r3, r9
 8001bf6:	9309      	str	r3, [sp, #36]	; 0x24
 8001bf8:	e76d      	b.n	8001ad6 <_svfiprintf_r+0x4a>
 8001bfa:	fb05 3202 	mla	r2, r5, r2, r3
 8001bfe:	2001      	movs	r0, #1
 8001c00:	460f      	mov	r7, r1
 8001c02:	e7a6      	b.n	8001b52 <_svfiprintf_r+0xc6>
 8001c04:	2300      	movs	r3, #0
 8001c06:	3701      	adds	r7, #1
 8001c08:	9305      	str	r3, [sp, #20]
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	250a      	movs	r5, #10
 8001c0e:	4638      	mov	r0, r7
 8001c10:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001c14:	3a30      	subs	r2, #48	; 0x30
 8001c16:	2a09      	cmp	r2, #9
 8001c18:	d903      	bls.n	8001c22 <_svfiprintf_r+0x196>
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d0c8      	beq.n	8001bb0 <_svfiprintf_r+0x124>
 8001c1e:	9105      	str	r1, [sp, #20]
 8001c20:	e7c6      	b.n	8001bb0 <_svfiprintf_r+0x124>
 8001c22:	fb05 2101 	mla	r1, r5, r1, r2
 8001c26:	2301      	movs	r3, #1
 8001c28:	4607      	mov	r7, r0
 8001c2a:	e7f0      	b.n	8001c0e <_svfiprintf_r+0x182>
 8001c2c:	ab03      	add	r3, sp, #12
 8001c2e:	9300      	str	r3, [sp, #0]
 8001c30:	4622      	mov	r2, r4
 8001c32:	4b11      	ldr	r3, [pc, #68]	; (8001c78 <_svfiprintf_r+0x1ec>)
 8001c34:	a904      	add	r1, sp, #16
 8001c36:	4640      	mov	r0, r8
 8001c38:	f3af 8000 	nop.w
 8001c3c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8001c40:	4681      	mov	r9, r0
 8001c42:	d1d6      	bne.n	8001bf2 <_svfiprintf_r+0x166>
 8001c44:	89a3      	ldrh	r3, [r4, #12]
 8001c46:	065b      	lsls	r3, r3, #25
 8001c48:	f53f af35 	bmi.w	8001ab6 <_svfiprintf_r+0x2a>
 8001c4c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001c4e:	b01d      	add	sp, #116	; 0x74
 8001c50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001c54:	ab03      	add	r3, sp, #12
 8001c56:	9300      	str	r3, [sp, #0]
 8001c58:	4622      	mov	r2, r4
 8001c5a:	4b07      	ldr	r3, [pc, #28]	; (8001c78 <_svfiprintf_r+0x1ec>)
 8001c5c:	a904      	add	r1, sp, #16
 8001c5e:	4640      	mov	r0, r8
 8001c60:	f000 f882 	bl	8001d68 <_printf_i>
 8001c64:	e7ea      	b.n	8001c3c <_svfiprintf_r+0x1b0>
 8001c66:	bf00      	nop
 8001c68:	08002235 	.word	0x08002235
 8001c6c:	0800223b 	.word	0x0800223b
 8001c70:	0800223f 	.word	0x0800223f
 8001c74:	00000000 	.word	0x00000000
 8001c78:	080019d9 	.word	0x080019d9

08001c7c <_printf_common>:
 8001c7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001c80:	4691      	mov	r9, r2
 8001c82:	461f      	mov	r7, r3
 8001c84:	688a      	ldr	r2, [r1, #8]
 8001c86:	690b      	ldr	r3, [r1, #16]
 8001c88:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	bfb8      	it	lt
 8001c90:	4613      	movlt	r3, r2
 8001c92:	f8c9 3000 	str.w	r3, [r9]
 8001c96:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001c9a:	4606      	mov	r6, r0
 8001c9c:	460c      	mov	r4, r1
 8001c9e:	b112      	cbz	r2, 8001ca6 <_printf_common+0x2a>
 8001ca0:	3301      	adds	r3, #1
 8001ca2:	f8c9 3000 	str.w	r3, [r9]
 8001ca6:	6823      	ldr	r3, [r4, #0]
 8001ca8:	0699      	lsls	r1, r3, #26
 8001caa:	bf42      	ittt	mi
 8001cac:	f8d9 3000 	ldrmi.w	r3, [r9]
 8001cb0:	3302      	addmi	r3, #2
 8001cb2:	f8c9 3000 	strmi.w	r3, [r9]
 8001cb6:	6825      	ldr	r5, [r4, #0]
 8001cb8:	f015 0506 	ands.w	r5, r5, #6
 8001cbc:	d107      	bne.n	8001cce <_printf_common+0x52>
 8001cbe:	f104 0a19 	add.w	sl, r4, #25
 8001cc2:	68e3      	ldr	r3, [r4, #12]
 8001cc4:	f8d9 2000 	ldr.w	r2, [r9]
 8001cc8:	1a9b      	subs	r3, r3, r2
 8001cca:	42ab      	cmp	r3, r5
 8001ccc:	dc28      	bgt.n	8001d20 <_printf_common+0xa4>
 8001cce:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8001cd2:	6822      	ldr	r2, [r4, #0]
 8001cd4:	3300      	adds	r3, #0
 8001cd6:	bf18      	it	ne
 8001cd8:	2301      	movne	r3, #1
 8001cda:	0692      	lsls	r2, r2, #26
 8001cdc:	d42d      	bmi.n	8001d3a <_printf_common+0xbe>
 8001cde:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001ce2:	4639      	mov	r1, r7
 8001ce4:	4630      	mov	r0, r6
 8001ce6:	47c0      	blx	r8
 8001ce8:	3001      	adds	r0, #1
 8001cea:	d020      	beq.n	8001d2e <_printf_common+0xb2>
 8001cec:	6823      	ldr	r3, [r4, #0]
 8001cee:	68e5      	ldr	r5, [r4, #12]
 8001cf0:	f8d9 2000 	ldr.w	r2, [r9]
 8001cf4:	f003 0306 	and.w	r3, r3, #6
 8001cf8:	2b04      	cmp	r3, #4
 8001cfa:	bf08      	it	eq
 8001cfc:	1aad      	subeq	r5, r5, r2
 8001cfe:	68a3      	ldr	r3, [r4, #8]
 8001d00:	6922      	ldr	r2, [r4, #16]
 8001d02:	bf0c      	ite	eq
 8001d04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001d08:	2500      	movne	r5, #0
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	bfc4      	itt	gt
 8001d0e:	1a9b      	subgt	r3, r3, r2
 8001d10:	18ed      	addgt	r5, r5, r3
 8001d12:	f04f 0900 	mov.w	r9, #0
 8001d16:	341a      	adds	r4, #26
 8001d18:	454d      	cmp	r5, r9
 8001d1a:	d11a      	bne.n	8001d52 <_printf_common+0xd6>
 8001d1c:	2000      	movs	r0, #0
 8001d1e:	e008      	b.n	8001d32 <_printf_common+0xb6>
 8001d20:	2301      	movs	r3, #1
 8001d22:	4652      	mov	r2, sl
 8001d24:	4639      	mov	r1, r7
 8001d26:	4630      	mov	r0, r6
 8001d28:	47c0      	blx	r8
 8001d2a:	3001      	adds	r0, #1
 8001d2c:	d103      	bne.n	8001d36 <_printf_common+0xba>
 8001d2e:	f04f 30ff 	mov.w	r0, #4294967295
 8001d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001d36:	3501      	adds	r5, #1
 8001d38:	e7c3      	b.n	8001cc2 <_printf_common+0x46>
 8001d3a:	18e1      	adds	r1, r4, r3
 8001d3c:	1c5a      	adds	r2, r3, #1
 8001d3e:	2030      	movs	r0, #48	; 0x30
 8001d40:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001d44:	4422      	add	r2, r4
 8001d46:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001d4a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001d4e:	3302      	adds	r3, #2
 8001d50:	e7c5      	b.n	8001cde <_printf_common+0x62>
 8001d52:	2301      	movs	r3, #1
 8001d54:	4622      	mov	r2, r4
 8001d56:	4639      	mov	r1, r7
 8001d58:	4630      	mov	r0, r6
 8001d5a:	47c0      	blx	r8
 8001d5c:	3001      	adds	r0, #1
 8001d5e:	d0e6      	beq.n	8001d2e <_printf_common+0xb2>
 8001d60:	f109 0901 	add.w	r9, r9, #1
 8001d64:	e7d8      	b.n	8001d18 <_printf_common+0x9c>
	...

08001d68 <_printf_i>:
 8001d68:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001d6c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8001d70:	460c      	mov	r4, r1
 8001d72:	7e09      	ldrb	r1, [r1, #24]
 8001d74:	b085      	sub	sp, #20
 8001d76:	296e      	cmp	r1, #110	; 0x6e
 8001d78:	4617      	mov	r7, r2
 8001d7a:	4606      	mov	r6, r0
 8001d7c:	4698      	mov	r8, r3
 8001d7e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8001d80:	f000 80b3 	beq.w	8001eea <_printf_i+0x182>
 8001d84:	d822      	bhi.n	8001dcc <_printf_i+0x64>
 8001d86:	2963      	cmp	r1, #99	; 0x63
 8001d88:	d036      	beq.n	8001df8 <_printf_i+0x90>
 8001d8a:	d80a      	bhi.n	8001da2 <_printf_i+0x3a>
 8001d8c:	2900      	cmp	r1, #0
 8001d8e:	f000 80b9 	beq.w	8001f04 <_printf_i+0x19c>
 8001d92:	2958      	cmp	r1, #88	; 0x58
 8001d94:	f000 8083 	beq.w	8001e9e <_printf_i+0x136>
 8001d98:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001d9c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8001da0:	e032      	b.n	8001e08 <_printf_i+0xa0>
 8001da2:	2964      	cmp	r1, #100	; 0x64
 8001da4:	d001      	beq.n	8001daa <_printf_i+0x42>
 8001da6:	2969      	cmp	r1, #105	; 0x69
 8001da8:	d1f6      	bne.n	8001d98 <_printf_i+0x30>
 8001daa:	6820      	ldr	r0, [r4, #0]
 8001dac:	6813      	ldr	r3, [r2, #0]
 8001dae:	0605      	lsls	r5, r0, #24
 8001db0:	f103 0104 	add.w	r1, r3, #4
 8001db4:	d52a      	bpl.n	8001e0c <_printf_i+0xa4>
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	6011      	str	r1, [r2, #0]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	da03      	bge.n	8001dc6 <_printf_i+0x5e>
 8001dbe:	222d      	movs	r2, #45	; 0x2d
 8001dc0:	425b      	negs	r3, r3
 8001dc2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8001dc6:	486f      	ldr	r0, [pc, #444]	; (8001f84 <_printf_i+0x21c>)
 8001dc8:	220a      	movs	r2, #10
 8001dca:	e039      	b.n	8001e40 <_printf_i+0xd8>
 8001dcc:	2973      	cmp	r1, #115	; 0x73
 8001dce:	f000 809d 	beq.w	8001f0c <_printf_i+0x1a4>
 8001dd2:	d808      	bhi.n	8001de6 <_printf_i+0x7e>
 8001dd4:	296f      	cmp	r1, #111	; 0x6f
 8001dd6:	d020      	beq.n	8001e1a <_printf_i+0xb2>
 8001dd8:	2970      	cmp	r1, #112	; 0x70
 8001dda:	d1dd      	bne.n	8001d98 <_printf_i+0x30>
 8001ddc:	6823      	ldr	r3, [r4, #0]
 8001dde:	f043 0320 	orr.w	r3, r3, #32
 8001de2:	6023      	str	r3, [r4, #0]
 8001de4:	e003      	b.n	8001dee <_printf_i+0x86>
 8001de6:	2975      	cmp	r1, #117	; 0x75
 8001de8:	d017      	beq.n	8001e1a <_printf_i+0xb2>
 8001dea:	2978      	cmp	r1, #120	; 0x78
 8001dec:	d1d4      	bne.n	8001d98 <_printf_i+0x30>
 8001dee:	2378      	movs	r3, #120	; 0x78
 8001df0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8001df4:	4864      	ldr	r0, [pc, #400]	; (8001f88 <_printf_i+0x220>)
 8001df6:	e055      	b.n	8001ea4 <_printf_i+0x13c>
 8001df8:	6813      	ldr	r3, [r2, #0]
 8001dfa:	1d19      	adds	r1, r3, #4
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	6011      	str	r1, [r2, #0]
 8001e00:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001e04:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001e08:	2301      	movs	r3, #1
 8001e0a:	e08c      	b.n	8001f26 <_printf_i+0x1be>
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	6011      	str	r1, [r2, #0]
 8001e10:	f010 0f40 	tst.w	r0, #64	; 0x40
 8001e14:	bf18      	it	ne
 8001e16:	b21b      	sxthne	r3, r3
 8001e18:	e7cf      	b.n	8001dba <_printf_i+0x52>
 8001e1a:	6813      	ldr	r3, [r2, #0]
 8001e1c:	6825      	ldr	r5, [r4, #0]
 8001e1e:	1d18      	adds	r0, r3, #4
 8001e20:	6010      	str	r0, [r2, #0]
 8001e22:	0628      	lsls	r0, r5, #24
 8001e24:	d501      	bpl.n	8001e2a <_printf_i+0xc2>
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	e002      	b.n	8001e30 <_printf_i+0xc8>
 8001e2a:	0668      	lsls	r0, r5, #25
 8001e2c:	d5fb      	bpl.n	8001e26 <_printf_i+0xbe>
 8001e2e:	881b      	ldrh	r3, [r3, #0]
 8001e30:	4854      	ldr	r0, [pc, #336]	; (8001f84 <_printf_i+0x21c>)
 8001e32:	296f      	cmp	r1, #111	; 0x6f
 8001e34:	bf14      	ite	ne
 8001e36:	220a      	movne	r2, #10
 8001e38:	2208      	moveq	r2, #8
 8001e3a:	2100      	movs	r1, #0
 8001e3c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8001e40:	6865      	ldr	r5, [r4, #4]
 8001e42:	60a5      	str	r5, [r4, #8]
 8001e44:	2d00      	cmp	r5, #0
 8001e46:	f2c0 8095 	blt.w	8001f74 <_printf_i+0x20c>
 8001e4a:	6821      	ldr	r1, [r4, #0]
 8001e4c:	f021 0104 	bic.w	r1, r1, #4
 8001e50:	6021      	str	r1, [r4, #0]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d13d      	bne.n	8001ed2 <_printf_i+0x16a>
 8001e56:	2d00      	cmp	r5, #0
 8001e58:	f040 808e 	bne.w	8001f78 <_printf_i+0x210>
 8001e5c:	4665      	mov	r5, ip
 8001e5e:	2a08      	cmp	r2, #8
 8001e60:	d10b      	bne.n	8001e7a <_printf_i+0x112>
 8001e62:	6823      	ldr	r3, [r4, #0]
 8001e64:	07db      	lsls	r3, r3, #31
 8001e66:	d508      	bpl.n	8001e7a <_printf_i+0x112>
 8001e68:	6923      	ldr	r3, [r4, #16]
 8001e6a:	6862      	ldr	r2, [r4, #4]
 8001e6c:	429a      	cmp	r2, r3
 8001e6e:	bfde      	ittt	le
 8001e70:	2330      	movle	r3, #48	; 0x30
 8001e72:	f805 3c01 	strble.w	r3, [r5, #-1]
 8001e76:	f105 35ff 	addle.w	r5, r5, #4294967295
 8001e7a:	ebac 0305 	sub.w	r3, ip, r5
 8001e7e:	6123      	str	r3, [r4, #16]
 8001e80:	f8cd 8000 	str.w	r8, [sp]
 8001e84:	463b      	mov	r3, r7
 8001e86:	aa03      	add	r2, sp, #12
 8001e88:	4621      	mov	r1, r4
 8001e8a:	4630      	mov	r0, r6
 8001e8c:	f7ff fef6 	bl	8001c7c <_printf_common>
 8001e90:	3001      	adds	r0, #1
 8001e92:	d14d      	bne.n	8001f30 <_printf_i+0x1c8>
 8001e94:	f04f 30ff 	mov.w	r0, #4294967295
 8001e98:	b005      	add	sp, #20
 8001e9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001e9e:	4839      	ldr	r0, [pc, #228]	; (8001f84 <_printf_i+0x21c>)
 8001ea0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8001ea4:	6813      	ldr	r3, [r2, #0]
 8001ea6:	6821      	ldr	r1, [r4, #0]
 8001ea8:	1d1d      	adds	r5, r3, #4
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	6015      	str	r5, [r2, #0]
 8001eae:	060a      	lsls	r2, r1, #24
 8001eb0:	d50b      	bpl.n	8001eca <_printf_i+0x162>
 8001eb2:	07ca      	lsls	r2, r1, #31
 8001eb4:	bf44      	itt	mi
 8001eb6:	f041 0120 	orrmi.w	r1, r1, #32
 8001eba:	6021      	strmi	r1, [r4, #0]
 8001ebc:	b91b      	cbnz	r3, 8001ec6 <_printf_i+0x15e>
 8001ebe:	6822      	ldr	r2, [r4, #0]
 8001ec0:	f022 0220 	bic.w	r2, r2, #32
 8001ec4:	6022      	str	r2, [r4, #0]
 8001ec6:	2210      	movs	r2, #16
 8001ec8:	e7b7      	b.n	8001e3a <_printf_i+0xd2>
 8001eca:	064d      	lsls	r5, r1, #25
 8001ecc:	bf48      	it	mi
 8001ece:	b29b      	uxthmi	r3, r3
 8001ed0:	e7ef      	b.n	8001eb2 <_printf_i+0x14a>
 8001ed2:	4665      	mov	r5, ip
 8001ed4:	fbb3 f1f2 	udiv	r1, r3, r2
 8001ed8:	fb02 3311 	mls	r3, r2, r1, r3
 8001edc:	5cc3      	ldrb	r3, [r0, r3]
 8001ede:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8001ee2:	460b      	mov	r3, r1
 8001ee4:	2900      	cmp	r1, #0
 8001ee6:	d1f5      	bne.n	8001ed4 <_printf_i+0x16c>
 8001ee8:	e7b9      	b.n	8001e5e <_printf_i+0xf6>
 8001eea:	6813      	ldr	r3, [r2, #0]
 8001eec:	6825      	ldr	r5, [r4, #0]
 8001eee:	6961      	ldr	r1, [r4, #20]
 8001ef0:	1d18      	adds	r0, r3, #4
 8001ef2:	6010      	str	r0, [r2, #0]
 8001ef4:	0628      	lsls	r0, r5, #24
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	d501      	bpl.n	8001efe <_printf_i+0x196>
 8001efa:	6019      	str	r1, [r3, #0]
 8001efc:	e002      	b.n	8001f04 <_printf_i+0x19c>
 8001efe:	066a      	lsls	r2, r5, #25
 8001f00:	d5fb      	bpl.n	8001efa <_printf_i+0x192>
 8001f02:	8019      	strh	r1, [r3, #0]
 8001f04:	2300      	movs	r3, #0
 8001f06:	6123      	str	r3, [r4, #16]
 8001f08:	4665      	mov	r5, ip
 8001f0a:	e7b9      	b.n	8001e80 <_printf_i+0x118>
 8001f0c:	6813      	ldr	r3, [r2, #0]
 8001f0e:	1d19      	adds	r1, r3, #4
 8001f10:	6011      	str	r1, [r2, #0]
 8001f12:	681d      	ldr	r5, [r3, #0]
 8001f14:	6862      	ldr	r2, [r4, #4]
 8001f16:	2100      	movs	r1, #0
 8001f18:	4628      	mov	r0, r5
 8001f1a:	f7fe f969 	bl	80001f0 <memchr>
 8001f1e:	b108      	cbz	r0, 8001f24 <_printf_i+0x1bc>
 8001f20:	1b40      	subs	r0, r0, r5
 8001f22:	6060      	str	r0, [r4, #4]
 8001f24:	6863      	ldr	r3, [r4, #4]
 8001f26:	6123      	str	r3, [r4, #16]
 8001f28:	2300      	movs	r3, #0
 8001f2a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001f2e:	e7a7      	b.n	8001e80 <_printf_i+0x118>
 8001f30:	6923      	ldr	r3, [r4, #16]
 8001f32:	462a      	mov	r2, r5
 8001f34:	4639      	mov	r1, r7
 8001f36:	4630      	mov	r0, r6
 8001f38:	47c0      	blx	r8
 8001f3a:	3001      	adds	r0, #1
 8001f3c:	d0aa      	beq.n	8001e94 <_printf_i+0x12c>
 8001f3e:	6823      	ldr	r3, [r4, #0]
 8001f40:	079b      	lsls	r3, r3, #30
 8001f42:	d413      	bmi.n	8001f6c <_printf_i+0x204>
 8001f44:	68e0      	ldr	r0, [r4, #12]
 8001f46:	9b03      	ldr	r3, [sp, #12]
 8001f48:	4298      	cmp	r0, r3
 8001f4a:	bfb8      	it	lt
 8001f4c:	4618      	movlt	r0, r3
 8001f4e:	e7a3      	b.n	8001e98 <_printf_i+0x130>
 8001f50:	2301      	movs	r3, #1
 8001f52:	464a      	mov	r2, r9
 8001f54:	4639      	mov	r1, r7
 8001f56:	4630      	mov	r0, r6
 8001f58:	47c0      	blx	r8
 8001f5a:	3001      	adds	r0, #1
 8001f5c:	d09a      	beq.n	8001e94 <_printf_i+0x12c>
 8001f5e:	3501      	adds	r5, #1
 8001f60:	68e3      	ldr	r3, [r4, #12]
 8001f62:	9a03      	ldr	r2, [sp, #12]
 8001f64:	1a9b      	subs	r3, r3, r2
 8001f66:	42ab      	cmp	r3, r5
 8001f68:	dcf2      	bgt.n	8001f50 <_printf_i+0x1e8>
 8001f6a:	e7eb      	b.n	8001f44 <_printf_i+0x1dc>
 8001f6c:	2500      	movs	r5, #0
 8001f6e:	f104 0919 	add.w	r9, r4, #25
 8001f72:	e7f5      	b.n	8001f60 <_printf_i+0x1f8>
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d1ac      	bne.n	8001ed2 <_printf_i+0x16a>
 8001f78:	7803      	ldrb	r3, [r0, #0]
 8001f7a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001f7e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001f82:	e76c      	b.n	8001e5e <_printf_i+0xf6>
 8001f84:	08002246 	.word	0x08002246
 8001f88:	08002257 	.word	0x08002257

08001f8c <memmove>:
 8001f8c:	4288      	cmp	r0, r1
 8001f8e:	b510      	push	{r4, lr}
 8001f90:	eb01 0302 	add.w	r3, r1, r2
 8001f94:	d807      	bhi.n	8001fa6 <memmove+0x1a>
 8001f96:	1e42      	subs	r2, r0, #1
 8001f98:	4299      	cmp	r1, r3
 8001f9a:	d00a      	beq.n	8001fb2 <memmove+0x26>
 8001f9c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001fa0:	f802 4f01 	strb.w	r4, [r2, #1]!
 8001fa4:	e7f8      	b.n	8001f98 <memmove+0xc>
 8001fa6:	4283      	cmp	r3, r0
 8001fa8:	d9f5      	bls.n	8001f96 <memmove+0xa>
 8001faa:	1881      	adds	r1, r0, r2
 8001fac:	1ad2      	subs	r2, r2, r3
 8001fae:	42d3      	cmn	r3, r2
 8001fb0:	d100      	bne.n	8001fb4 <memmove+0x28>
 8001fb2:	bd10      	pop	{r4, pc}
 8001fb4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8001fb8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8001fbc:	e7f7      	b.n	8001fae <memmove+0x22>
	...

08001fc0 <_free_r>:
 8001fc0:	b538      	push	{r3, r4, r5, lr}
 8001fc2:	4605      	mov	r5, r0
 8001fc4:	2900      	cmp	r1, #0
 8001fc6:	d045      	beq.n	8002054 <_free_r+0x94>
 8001fc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001fcc:	1f0c      	subs	r4, r1, #4
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	bfb8      	it	lt
 8001fd2:	18e4      	addlt	r4, r4, r3
 8001fd4:	f000 f8d2 	bl	800217c <__malloc_lock>
 8001fd8:	4a1f      	ldr	r2, [pc, #124]	; (8002058 <_free_r+0x98>)
 8001fda:	6813      	ldr	r3, [r2, #0]
 8001fdc:	4610      	mov	r0, r2
 8001fde:	b933      	cbnz	r3, 8001fee <_free_r+0x2e>
 8001fe0:	6063      	str	r3, [r4, #4]
 8001fe2:	6014      	str	r4, [r2, #0]
 8001fe4:	4628      	mov	r0, r5
 8001fe6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001fea:	f000 b8c8 	b.w	800217e <__malloc_unlock>
 8001fee:	42a3      	cmp	r3, r4
 8001ff0:	d90c      	bls.n	800200c <_free_r+0x4c>
 8001ff2:	6821      	ldr	r1, [r4, #0]
 8001ff4:	1862      	adds	r2, r4, r1
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	bf04      	itt	eq
 8001ffa:	681a      	ldreq	r2, [r3, #0]
 8001ffc:	685b      	ldreq	r3, [r3, #4]
 8001ffe:	6063      	str	r3, [r4, #4]
 8002000:	bf04      	itt	eq
 8002002:	1852      	addeq	r2, r2, r1
 8002004:	6022      	streq	r2, [r4, #0]
 8002006:	6004      	str	r4, [r0, #0]
 8002008:	e7ec      	b.n	8001fe4 <_free_r+0x24>
 800200a:	4613      	mov	r3, r2
 800200c:	685a      	ldr	r2, [r3, #4]
 800200e:	b10a      	cbz	r2, 8002014 <_free_r+0x54>
 8002010:	42a2      	cmp	r2, r4
 8002012:	d9fa      	bls.n	800200a <_free_r+0x4a>
 8002014:	6819      	ldr	r1, [r3, #0]
 8002016:	1858      	adds	r0, r3, r1
 8002018:	42a0      	cmp	r0, r4
 800201a:	d10b      	bne.n	8002034 <_free_r+0x74>
 800201c:	6820      	ldr	r0, [r4, #0]
 800201e:	4401      	add	r1, r0
 8002020:	1858      	adds	r0, r3, r1
 8002022:	4282      	cmp	r2, r0
 8002024:	6019      	str	r1, [r3, #0]
 8002026:	d1dd      	bne.n	8001fe4 <_free_r+0x24>
 8002028:	6810      	ldr	r0, [r2, #0]
 800202a:	6852      	ldr	r2, [r2, #4]
 800202c:	605a      	str	r2, [r3, #4]
 800202e:	4401      	add	r1, r0
 8002030:	6019      	str	r1, [r3, #0]
 8002032:	e7d7      	b.n	8001fe4 <_free_r+0x24>
 8002034:	d902      	bls.n	800203c <_free_r+0x7c>
 8002036:	230c      	movs	r3, #12
 8002038:	602b      	str	r3, [r5, #0]
 800203a:	e7d3      	b.n	8001fe4 <_free_r+0x24>
 800203c:	6820      	ldr	r0, [r4, #0]
 800203e:	1821      	adds	r1, r4, r0
 8002040:	428a      	cmp	r2, r1
 8002042:	bf04      	itt	eq
 8002044:	6811      	ldreq	r1, [r2, #0]
 8002046:	6852      	ldreq	r2, [r2, #4]
 8002048:	6062      	str	r2, [r4, #4]
 800204a:	bf04      	itt	eq
 800204c:	1809      	addeq	r1, r1, r0
 800204e:	6021      	streq	r1, [r4, #0]
 8002050:	605c      	str	r4, [r3, #4]
 8002052:	e7c7      	b.n	8001fe4 <_free_r+0x24>
 8002054:	bd38      	pop	{r3, r4, r5, pc}
 8002056:	bf00      	nop
 8002058:	2000009c 	.word	0x2000009c

0800205c <_malloc_r>:
 800205c:	b570      	push	{r4, r5, r6, lr}
 800205e:	1ccd      	adds	r5, r1, #3
 8002060:	f025 0503 	bic.w	r5, r5, #3
 8002064:	3508      	adds	r5, #8
 8002066:	2d0c      	cmp	r5, #12
 8002068:	bf38      	it	cc
 800206a:	250c      	movcc	r5, #12
 800206c:	2d00      	cmp	r5, #0
 800206e:	4606      	mov	r6, r0
 8002070:	db01      	blt.n	8002076 <_malloc_r+0x1a>
 8002072:	42a9      	cmp	r1, r5
 8002074:	d903      	bls.n	800207e <_malloc_r+0x22>
 8002076:	230c      	movs	r3, #12
 8002078:	6033      	str	r3, [r6, #0]
 800207a:	2000      	movs	r0, #0
 800207c:	bd70      	pop	{r4, r5, r6, pc}
 800207e:	f000 f87d 	bl	800217c <__malloc_lock>
 8002082:	4a21      	ldr	r2, [pc, #132]	; (8002108 <_malloc_r+0xac>)
 8002084:	6814      	ldr	r4, [r2, #0]
 8002086:	4621      	mov	r1, r4
 8002088:	b991      	cbnz	r1, 80020b0 <_malloc_r+0x54>
 800208a:	4c20      	ldr	r4, [pc, #128]	; (800210c <_malloc_r+0xb0>)
 800208c:	6823      	ldr	r3, [r4, #0]
 800208e:	b91b      	cbnz	r3, 8002098 <_malloc_r+0x3c>
 8002090:	4630      	mov	r0, r6
 8002092:	f000 f863 	bl	800215c <_sbrk_r>
 8002096:	6020      	str	r0, [r4, #0]
 8002098:	4629      	mov	r1, r5
 800209a:	4630      	mov	r0, r6
 800209c:	f000 f85e 	bl	800215c <_sbrk_r>
 80020a0:	1c43      	adds	r3, r0, #1
 80020a2:	d124      	bne.n	80020ee <_malloc_r+0x92>
 80020a4:	230c      	movs	r3, #12
 80020a6:	6033      	str	r3, [r6, #0]
 80020a8:	4630      	mov	r0, r6
 80020aa:	f000 f868 	bl	800217e <__malloc_unlock>
 80020ae:	e7e4      	b.n	800207a <_malloc_r+0x1e>
 80020b0:	680b      	ldr	r3, [r1, #0]
 80020b2:	1b5b      	subs	r3, r3, r5
 80020b4:	d418      	bmi.n	80020e8 <_malloc_r+0x8c>
 80020b6:	2b0b      	cmp	r3, #11
 80020b8:	d90f      	bls.n	80020da <_malloc_r+0x7e>
 80020ba:	600b      	str	r3, [r1, #0]
 80020bc:	50cd      	str	r5, [r1, r3]
 80020be:	18cc      	adds	r4, r1, r3
 80020c0:	4630      	mov	r0, r6
 80020c2:	f000 f85c 	bl	800217e <__malloc_unlock>
 80020c6:	f104 000b 	add.w	r0, r4, #11
 80020ca:	1d23      	adds	r3, r4, #4
 80020cc:	f020 0007 	bic.w	r0, r0, #7
 80020d0:	1ac3      	subs	r3, r0, r3
 80020d2:	d0d3      	beq.n	800207c <_malloc_r+0x20>
 80020d4:	425a      	negs	r2, r3
 80020d6:	50e2      	str	r2, [r4, r3]
 80020d8:	e7d0      	b.n	800207c <_malloc_r+0x20>
 80020da:	428c      	cmp	r4, r1
 80020dc:	684b      	ldr	r3, [r1, #4]
 80020de:	bf16      	itet	ne
 80020e0:	6063      	strne	r3, [r4, #4]
 80020e2:	6013      	streq	r3, [r2, #0]
 80020e4:	460c      	movne	r4, r1
 80020e6:	e7eb      	b.n	80020c0 <_malloc_r+0x64>
 80020e8:	460c      	mov	r4, r1
 80020ea:	6849      	ldr	r1, [r1, #4]
 80020ec:	e7cc      	b.n	8002088 <_malloc_r+0x2c>
 80020ee:	1cc4      	adds	r4, r0, #3
 80020f0:	f024 0403 	bic.w	r4, r4, #3
 80020f4:	42a0      	cmp	r0, r4
 80020f6:	d005      	beq.n	8002104 <_malloc_r+0xa8>
 80020f8:	1a21      	subs	r1, r4, r0
 80020fa:	4630      	mov	r0, r6
 80020fc:	f000 f82e 	bl	800215c <_sbrk_r>
 8002100:	3001      	adds	r0, #1
 8002102:	d0cf      	beq.n	80020a4 <_malloc_r+0x48>
 8002104:	6025      	str	r5, [r4, #0]
 8002106:	e7db      	b.n	80020c0 <_malloc_r+0x64>
 8002108:	2000009c 	.word	0x2000009c
 800210c:	200000a0 	.word	0x200000a0

08002110 <_realloc_r>:
 8002110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002112:	4607      	mov	r7, r0
 8002114:	4614      	mov	r4, r2
 8002116:	460e      	mov	r6, r1
 8002118:	b921      	cbnz	r1, 8002124 <_realloc_r+0x14>
 800211a:	4611      	mov	r1, r2
 800211c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002120:	f7ff bf9c 	b.w	800205c <_malloc_r>
 8002124:	b922      	cbnz	r2, 8002130 <_realloc_r+0x20>
 8002126:	f7ff ff4b 	bl	8001fc0 <_free_r>
 800212a:	4625      	mov	r5, r4
 800212c:	4628      	mov	r0, r5
 800212e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002130:	f000 f826 	bl	8002180 <_malloc_usable_size_r>
 8002134:	42a0      	cmp	r0, r4
 8002136:	d20f      	bcs.n	8002158 <_realloc_r+0x48>
 8002138:	4621      	mov	r1, r4
 800213a:	4638      	mov	r0, r7
 800213c:	f7ff ff8e 	bl	800205c <_malloc_r>
 8002140:	4605      	mov	r5, r0
 8002142:	2800      	cmp	r0, #0
 8002144:	d0f2      	beq.n	800212c <_realloc_r+0x1c>
 8002146:	4631      	mov	r1, r6
 8002148:	4622      	mov	r2, r4
 800214a:	f7ff fc11 	bl	8001970 <memcpy>
 800214e:	4631      	mov	r1, r6
 8002150:	4638      	mov	r0, r7
 8002152:	f7ff ff35 	bl	8001fc0 <_free_r>
 8002156:	e7e9      	b.n	800212c <_realloc_r+0x1c>
 8002158:	4635      	mov	r5, r6
 800215a:	e7e7      	b.n	800212c <_realloc_r+0x1c>

0800215c <_sbrk_r>:
 800215c:	b538      	push	{r3, r4, r5, lr}
 800215e:	4c06      	ldr	r4, [pc, #24]	; (8002178 <_sbrk_r+0x1c>)
 8002160:	2300      	movs	r3, #0
 8002162:	4605      	mov	r5, r0
 8002164:	4608      	mov	r0, r1
 8002166:	6023      	str	r3, [r4, #0]
 8002168:	f7fe fda0 	bl	8000cac <_sbrk>
 800216c:	1c43      	adds	r3, r0, #1
 800216e:	d102      	bne.n	8002176 <_sbrk_r+0x1a>
 8002170:	6823      	ldr	r3, [r4, #0]
 8002172:	b103      	cbz	r3, 8002176 <_sbrk_r+0x1a>
 8002174:	602b      	str	r3, [r5, #0]
 8002176:	bd38      	pop	{r3, r4, r5, pc}
 8002178:	200000e0 	.word	0x200000e0

0800217c <__malloc_lock>:
 800217c:	4770      	bx	lr

0800217e <__malloc_unlock>:
 800217e:	4770      	bx	lr

08002180 <_malloc_usable_size_r>:
 8002180:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002184:	1f18      	subs	r0, r3, #4
 8002186:	2b00      	cmp	r3, #0
 8002188:	bfbc      	itt	lt
 800218a:	580b      	ldrlt	r3, [r1, r0]
 800218c:	18c0      	addlt	r0, r0, r3
 800218e:	4770      	bx	lr

08002190 <_init>:
 8002190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002192:	bf00      	nop
 8002194:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002196:	bc08      	pop	{r3}
 8002198:	469e      	mov	lr, r3
 800219a:	4770      	bx	lr

0800219c <_fini>:
 800219c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800219e:	bf00      	nop
 80021a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80021a2:	bc08      	pop	{r3}
 80021a4:	469e      	mov	lr, r3
 80021a6:	4770      	bx	lr
