
AS7341_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000558c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000014c  0800571c  0800571c  0001571c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005868  08005868  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08005868  08005868  00015868  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005870  08005870  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005870  08005870  00015870  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005874  08005874  00015874  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08005878  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000250  20000068  080058e0  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002b8  080058e0  000202b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f876  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002867  00000000  00000000  0002f951  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e70  00000000  00000000  000321b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b06  00000000  00000000  00033028  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002802d  00000000  00000000  00033b2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000133a1  00000000  00000000  0005bb5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000edf69  00000000  00000000  0006eefc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004168  00000000  00000000  0015ce68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008d  00000000  00000000  00160fd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005704 	.word	0x08005704

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08005704 	.word	0x08005704

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <DEV_Delay_ms>:

/**
 * delay x ms
**/
void DEV_Delay_ms(UDOUBLE xms)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b082      	sub	sp, #8
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
	HAL_Delay(xms);
 8000574:	6878      	ldr	r0, [r7, #4]
 8000576:	f000 ff83 	bl	8001480 <HAL_Delay>
}
 800057a:	bf00      	nop
 800057c:	3708      	adds	r7, #8
 800057e:	46bd      	mov	sp, r7
 8000580:	bd80      	pop	{r7, pc}

08000582 <GPIO_Config>:


void GPIO_Config(void)
{
 8000582:	b480      	push	{r7}
 8000584:	af00      	add	r7, sp, #0
    //DEV_GPIO_Mode(INT_PIN, 0);
}
 8000586:	bf00      	nop
 8000588:	46bd      	mov	sp, r7
 800058a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058e:	4770      	bx	lr

08000590 <DEV_I2C_Init>:
function:	I2C Function initialization and transfer
parameter:
Info:
******************************************************************************/
void DEV_I2C_Init(uint8_t Add)
{
 8000590:	b480      	push	{r7}
 8000592:	b083      	sub	sp, #12
 8000594:	af00      	add	r7, sp, #0
 8000596:	4603      	mov	r3, r0
 8000598:	71fb      	strb	r3, [r7, #7]
#if DEV_I2C 
	DEV_I2C_Device = 1;
 800059a:	4b06      	ldr	r3, [pc, #24]	; (80005b4 <DEV_I2C_Init+0x24>)
 800059c:	2201      	movs	r2, #1
 800059e:	701a      	strb	r2, [r3, #0]
	I2C_ADDR =  Add;
 80005a0:	4a05      	ldr	r2, [pc, #20]	; (80005b8 <DEV_I2C_Init+0x28>)
 80005a2:	79fb      	ldrb	r3, [r7, #7]
 80005a4:	7013      	strb	r3, [r2, #0]
#endif
}
 80005a6:	bf00      	nop
 80005a8:	370c      	adds	r7, #12
 80005aa:	46bd      	mov	sp, r7
 80005ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop
 80005b4:	20000084 	.word	0x20000084
 80005b8:	20000085 	.word	0x20000085

080005bc <I2C_Write_Byte>:

void I2C_Write_Byte(uint8_t Cmd, uint8_t value)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b088      	sub	sp, #32
 80005c0:	af04      	add	r7, sp, #16
 80005c2:	4603      	mov	r3, r0
 80005c4:	460a      	mov	r2, r1
 80005c6:	71fb      	strb	r3, [r7, #7]
 80005c8:	4613      	mov	r3, r2
 80005ca:	71bb      	strb	r3, [r7, #6]
#if DEV_I2C 
	UBYTE Buf[1] = {0};
 80005cc:	2300      	movs	r3, #0
 80005ce:	733b      	strb	r3, [r7, #12]
	Buf[0] = value;
 80005d0:	79bb      	ldrb	r3, [r7, #6]
 80005d2:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Mem_Write(&hi2c1, I2C_ADDR, Cmd, I2C_MEMADD_SIZE_8BIT, Buf, 1, 0x20);
 80005d4:	4b09      	ldr	r3, [pc, #36]	; (80005fc <I2C_Write_Byte+0x40>)
 80005d6:	781b      	ldrb	r3, [r3, #0]
 80005d8:	b299      	uxth	r1, r3
 80005da:	79fb      	ldrb	r3, [r7, #7]
 80005dc:	b29a      	uxth	r2, r3
 80005de:	2320      	movs	r3, #32
 80005e0:	9302      	str	r3, [sp, #8]
 80005e2:	2301      	movs	r3, #1
 80005e4:	9301      	str	r3, [sp, #4]
 80005e6:	f107 030c 	add.w	r3, r7, #12
 80005ea:	9300      	str	r3, [sp, #0]
 80005ec:	2301      	movs	r3, #1
 80005ee:	4804      	ldr	r0, [pc, #16]	; (8000600 <I2C_Write_Byte+0x44>)
 80005f0:	f001 fac6 	bl	8001b80 <HAL_I2C_Mem_Write>
#endif
}
 80005f4:	bf00      	nop
 80005f6:	3710      	adds	r7, #16
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bd80      	pop	{r7, pc}
 80005fc:	20000085 	.word	0x20000085
 8000600:	20000088 	.word	0x20000088

08000604 <I2C_Read_Byte>:

int I2C_Read_Byte(uint8_t Cmd)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b088      	sub	sp, #32
 8000608:	af04      	add	r7, sp, #16
 800060a:	4603      	mov	r3, r0
 800060c:	71fb      	strb	r3, [r7, #7]
#if DEV_I2C 
	UBYTE Buf[1]={0};
 800060e:	2300      	movs	r3, #0
 8000610:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Mem_Read(&hi2c1, I2C_ADDR+1, Cmd, I2C_MEMADD_SIZE_8BIT, Buf, 1, 0x20);
 8000612:	4b0b      	ldr	r3, [pc, #44]	; (8000640 <I2C_Read_Byte+0x3c>)
 8000614:	781b      	ldrb	r3, [r3, #0]
 8000616:	b29b      	uxth	r3, r3
 8000618:	3301      	adds	r3, #1
 800061a:	b299      	uxth	r1, r3
 800061c:	79fb      	ldrb	r3, [r7, #7]
 800061e:	b29a      	uxth	r2, r3
 8000620:	2320      	movs	r3, #32
 8000622:	9302      	str	r3, [sp, #8]
 8000624:	2301      	movs	r3, #1
 8000626:	9301      	str	r3, [sp, #4]
 8000628:	f107 030c 	add.w	r3, r7, #12
 800062c:	9300      	str	r3, [sp, #0]
 800062e:	2301      	movs	r3, #1
 8000630:	4804      	ldr	r0, [pc, #16]	; (8000644 <I2C_Read_Byte+0x40>)
 8000632:	f001 fbb9 	bl	8001da8 <HAL_I2C_Mem_Read>
	return Buf[0];
 8000636:	7b3b      	ldrb	r3, [r7, #12]
#endif
}
 8000638:	4618      	mov	r0, r3
 800063a:	3710      	adds	r7, #16
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}
 8000640:	20000085 	.word	0x20000085
 8000644:	20000088 	.word	0x20000088

08000648 <DEV_ModuleInit>:
function:	Module Initialize, the library and initialize the pins, SPI protocol
parameter:
Info:
******************************************************************************/
UBYTE DEV_ModuleInit(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	af00      	add	r7, sp, #0
		GPIO_Config();
 800064c:	f7ff ff99 	bl	8000582 <GPIO_Config>
    DEV_I2C_Init(0x39<<1);
 8000650:	2072      	movs	r0, #114	; 0x72
 8000652:	f7ff ff9d 	bl	8000590 <DEV_I2C_Init>
    return 0;
 8000656:	2300      	movs	r3, #0
}
 8000658:	4618      	mov	r0, r3
 800065a:	bd80      	pop	{r7, pc}

0800065c <AS7341_Read_Byte>:
parameter:  
            Addr: Register address
Info:
******************************************************************************/
static UBYTE AS7341_Read_Byte(UBYTE Addr)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
 8000662:	4603      	mov	r3, r0
 8000664:	71fb      	strb	r3, [r7, #7]
    return I2C_Read_Byte(Addr);
 8000666:	79fb      	ldrb	r3, [r7, #7]
 8000668:	4618      	mov	r0, r3
 800066a:	f7ff ffcb 	bl	8000604 <I2C_Read_Byte>
 800066e:	4603      	mov	r3, r0
 8000670:	b2db      	uxtb	r3, r3
}
 8000672:	4618      	mov	r0, r3
 8000674:	3708      	adds	r7, #8
 8000676:	46bd      	mov	sp, r7
 8000678:	bd80      	pop	{r7, pc}

0800067a <AS7341_Write_Byte>:
            Addr: Register address
           Value: Write to the value of the register
Info:
******************************************************************************/
static void AS7341_Write_Byte(UBYTE Addr, UBYTE Value)
{
 800067a:	b580      	push	{r7, lr}
 800067c:	b082      	sub	sp, #8
 800067e:	af00      	add	r7, sp, #0
 8000680:	4603      	mov	r3, r0
 8000682:	460a      	mov	r2, r1
 8000684:	71fb      	strb	r3, [r7, #7]
 8000686:	4613      	mov	r3, r2
 8000688:	71bb      	strb	r3, [r7, #6]
    I2C_Write_Byte(Addr, Value);
 800068a:	79ba      	ldrb	r2, [r7, #6]
 800068c:	79fb      	ldrb	r3, [r7, #7]
 800068e:	4611      	mov	r1, r2
 8000690:	4618      	mov	r0, r3
 8000692:	f7ff ff93 	bl	80005bc <I2C_Write_Byte>
}
 8000696:	bf00      	nop
 8000698:	3708      	adds	r7, #8
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
	...

080006a0 <AS7341_Init>:
function:	AS7341 Initialization
parameter:
Info:
******************************************************************************/
UBYTE AS7341_Init(eMode_t mode)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b082      	sub	sp, #8
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	4603      	mov	r3, r0
 80006a8:	71fb      	strb	r3, [r7, #7]
	DEV_I2C_Init(AS7341_ADDRESS<<1);//8-bit address
 80006aa:	2072      	movs	r0, #114	; 0x72
 80006ac:	f7ff ff70 	bl	8000590 <DEV_I2C_Init>
    //printf("ID = 0x%x\r\n",AS7341_Read_Byte(AS7341_ID));//get AS7341 id	
	AS7341_Enable(true);
 80006b0:	2001      	movs	r0, #1
 80006b2:	f000 f80b 	bl	80006cc <AS7341_Enable>
	measureMode=mode;
 80006b6:	4a04      	ldr	r2, [pc, #16]	; (80006c8 <AS7341_Init+0x28>)
 80006b8:	79fb      	ldrb	r3, [r7, #7]
 80006ba:	7013      	strb	r3, [r2, #0]
	return 0;
 80006bc:	2300      	movs	r3, #0
}
 80006be:	4618      	mov	r0, r3
 80006c0:	3708      	adds	r7, #8
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	bf00      	nop
 80006c8:	20000086 	.word	0x20000086

080006cc <AS7341_Enable>:
/******************************************************************************
function： enable PON
info：	power on
******************************************************************************/
void AS7341_Enable(int flag)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b084      	sub	sp, #16
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
	UBYTE data;
	data=AS7341_Read_Byte(AS7341_ENABLE);
 80006d4:	2080      	movs	r0, #128	; 0x80
 80006d6:	f7ff ffc1 	bl	800065c <AS7341_Read_Byte>
 80006da:	4603      	mov	r3, r0
 80006dc:	73fb      	strb	r3, [r7, #15]
    if(flag == true){
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	2b01      	cmp	r3, #1
 80006e2:	d104      	bne.n	80006ee <AS7341_Enable+0x22>
    data = data | (1<<0);
 80006e4:	7bfb      	ldrb	r3, [r7, #15]
 80006e6:	f043 0301 	orr.w	r3, r3, #1
 80006ea:	73fb      	strb	r3, [r7, #15]
 80006ec:	e003      	b.n	80006f6 <AS7341_Enable+0x2a>
    } else {
    data = data & (~1);
 80006ee:	7bfb      	ldrb	r3, [r7, #15]
 80006f0:	f023 0301 	bic.w	r3, r3, #1
 80006f4:	73fb      	strb	r3, [r7, #15]
    }
	AS7341_Write_Byte(AS7341_ENABLE,data);
 80006f6:	7bfb      	ldrb	r3, [r7, #15]
 80006f8:	4619      	mov	r1, r3
 80006fa:	2080      	movs	r0, #128	; 0x80
 80006fc:	f7ff ffbd 	bl	800067a <AS7341_Write_Byte>
	printf("Initialization is complete !\r\n");
 8000700:	4805      	ldr	r0, [pc, #20]	; (8000718 <AS7341_Enable+0x4c>)
 8000702:	f004 f997 	bl	8004a34 <puts>
    AS7341_Write_Byte(0x00, 0x30);
 8000706:	2130      	movs	r1, #48	; 0x30
 8000708:	2000      	movs	r0, #0
 800070a:	f7ff ffb6 	bl	800067a <AS7341_Write_Byte>
}
 800070e:	bf00      	nop
 8000710:	3710      	adds	r7, #16
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	0800571c 	.word	0x0800571c

0800071c <AS7341_EnableSpectralMeasure>:
/******************************************************************************
function： enable Spectral measure
info：	
******************************************************************************/
void AS7341_EnableSpectralMeasure(int flag)//Enable spectral measurement
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b084      	sub	sp, #16
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
    UBYTE data;
    data=AS7341_Read_Byte(AS7341_ENABLE);
 8000724:	2080      	movs	r0, #128	; 0x80
 8000726:	f7ff ff99 	bl	800065c <AS7341_Read_Byte>
 800072a:	4603      	mov	r3, r0
 800072c:	73fb      	strb	r3, [r7, #15]
    if(flag == true){
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	2b01      	cmp	r3, #1
 8000732:	d104      	bne.n	800073e <AS7341_EnableSpectralMeasure+0x22>
      data = data | (1<<1);
 8000734:	7bfb      	ldrb	r3, [r7, #15]
 8000736:	f043 0302 	orr.w	r3, r3, #2
 800073a:	73fb      	strb	r3, [r7, #15]
 800073c:	e003      	b.n	8000746 <AS7341_EnableSpectralMeasure+0x2a>
    } else {
      data = data & (~(1<<1));
 800073e:	7bfb      	ldrb	r3, [r7, #15]
 8000740:	f023 0302 	bic.w	r3, r3, #2
 8000744:	73fb      	strb	r3, [r7, #15]
    }
    AS7341_Write_Byte(AS7341_ENABLE,data);
 8000746:	7bfb      	ldrb	r3, [r7, #15]
 8000748:	4619      	mov	r1, r3
 800074a:	2080      	movs	r0, #128	; 0x80
 800074c:	f7ff ff95 	bl	800067a <AS7341_Write_Byte>
}
 8000750:	bf00      	nop
 8000752:	3710      	adds	r7, #16
 8000754:	46bd      	mov	sp, r7
 8000756:	bd80      	pop	{r7, pc}

08000758 <AS7341_EnableSMUX>:
function： enable SMUX
info：	
******************************************************************************/
void AS7341_EnableSMUX(int flag)//Enable multiplexer
/*The other available channels can be accessed by amultiplexer (SMUX) connecting them to one of the internal ADCs.*/
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b084      	sub	sp, #16
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
  UBYTE data;
    data=AS7341_Read_Byte(AS7341_ENABLE);
 8000760:	2080      	movs	r0, #128	; 0x80
 8000762:	f7ff ff7b 	bl	800065c <AS7341_Read_Byte>
 8000766:	4603      	mov	r3, r0
 8000768:	73fb      	strb	r3, [r7, #15]
  if(flag == true){
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	2b01      	cmp	r3, #1
 800076e:	d104      	bne.n	800077a <AS7341_EnableSMUX+0x22>
    data = data | (1<<4);
 8000770:	7bfb      	ldrb	r3, [r7, #15]
 8000772:	f043 0310 	orr.w	r3, r3, #16
 8000776:	73fb      	strb	r3, [r7, #15]
 8000778:	e003      	b.n	8000782 <AS7341_EnableSMUX+0x2a>
  } else {
    data = data & (~(1<<4));
 800077a:	7bfb      	ldrb	r3, [r7, #15]
 800077c:	f023 0310 	bic.w	r3, r3, #16
 8000780:	73fb      	strb	r3, [r7, #15]
  }
    AS7341_Write_Byte(AS7341_ENABLE,data);
 8000782:	7bfb      	ldrb	r3, [r7, #15]
 8000784:	4619      	mov	r1, r3
 8000786:	2080      	movs	r0, #128	; 0x80
 8000788:	f7ff ff77 	bl	800067a <AS7341_Write_Byte>
}
 800078c:	bf00      	nop
 800078e:	3710      	adds	r7, #16
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}

08000794 <AS7341_Config>:
/******************************************************************************
function:	choose model for spectral measurement
info：	
******************************************************************************/
void AS7341_Config(eMode_t mode)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b084      	sub	sp, #16
 8000798:	af00      	add	r7, sp, #0
 800079a:	4603      	mov	r3, r0
 800079c:	71fb      	strb	r3, [r7, #7]
  UBYTE data;
  AS7341_SetBank(1);
 800079e:	2001      	movs	r0, #1
 80007a0:	f000 f9f6 	bl	8000b90 <AS7341_SetBank>
  data=AS7341_Read_Byte(AS7341_CONFIG);
 80007a4:	2070      	movs	r0, #112	; 0x70
 80007a6:	f7ff ff59 	bl	800065c <AS7341_Read_Byte>
 80007aa:	4603      	mov	r3, r0
 80007ac:	73fb      	strb	r3, [r7, #15]
  switch(mode){
 80007ae:	79fb      	ldrb	r3, [r7, #7]
 80007b0:	2b03      	cmp	r3, #3
 80007b2:	d015      	beq.n	80007e0 <AS7341_Config+0x4c>
 80007b4:	2b03      	cmp	r3, #3
 80007b6:	dc18      	bgt.n	80007ea <AS7341_Config+0x56>
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d002      	beq.n	80007c2 <AS7341_Config+0x2e>
 80007bc:	2b01      	cmp	r3, #1
 80007be:	d005      	beq.n	80007cc <AS7341_Config+0x38>
	break;
    case eSynd : {
      data = (data & (~3)) | eSynd;
    };
	break;
    default : break;
 80007c0:	e013      	b.n	80007ea <AS7341_Config+0x56>
      data = (data & (~3)) | eSpm;
 80007c2:	7bfb      	ldrb	r3, [r7, #15]
 80007c4:	f023 0303 	bic.w	r3, r3, #3
 80007c8:	73fb      	strb	r3, [r7, #15]
	break;
 80007ca:	e00f      	b.n	80007ec <AS7341_Config+0x58>
      data = (data & (~3)) | eSyns;
 80007cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007d0:	f023 0303 	bic.w	r3, r3, #3
 80007d4:	b25b      	sxtb	r3, r3
 80007d6:	f043 0301 	orr.w	r3, r3, #1
 80007da:	b25b      	sxtb	r3, r3
 80007dc:	73fb      	strb	r3, [r7, #15]
	break;
 80007de:	e005      	b.n	80007ec <AS7341_Config+0x58>
      data = (data & (~3)) | eSynd;
 80007e0:	7bfb      	ldrb	r3, [r7, #15]
 80007e2:	f043 0303 	orr.w	r3, r3, #3
 80007e6:	73fb      	strb	r3, [r7, #15]
	break;
 80007e8:	e000      	b.n	80007ec <AS7341_Config+0x58>
    default : break;
 80007ea:	bf00      	nop
  }
  AS7341_Write_Byte(AS7341_CONFIG,data);
 80007ec:	7bfb      	ldrb	r3, [r7, #15]
 80007ee:	4619      	mov	r1, r3
 80007f0:	2070      	movs	r0, #112	; 0x70
 80007f2:	f7ff ff42 	bl	800067a <AS7341_Write_Byte>
  AS7341_SetBank(0);
 80007f6:	2000      	movs	r0, #0
 80007f8:	f000 f9ca 	bl	8000b90 <AS7341_SetBank>
}
 80007fc:	bf00      	nop
 80007fe:	3710      	adds	r7, #16
 8000800:	46bd      	mov	sp, r7
 8000802:	bd80      	pop	{r7, pc}

08000804 <F1F4_Clear_NIR>:
/******************************************************************************
function:	Configure SMUX for sensors F1-4, Clear and NIR
info：	
******************************************************************************/
void F1F4_Clear_NIR() 
{
 8000804:	b580      	push	{r7, lr}
 8000806:	af00      	add	r7, sp, #0
  AS7341_Write_Byte(0x00, 0x30); 
 8000808:	2130      	movs	r1, #48	; 0x30
 800080a:	2000      	movs	r0, #0
 800080c:	f7ff ff35 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x01, 0x01); 
 8000810:	2101      	movs	r1, #1
 8000812:	2001      	movs	r0, #1
 8000814:	f7ff ff31 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x02, 0x00); 
 8000818:	2100      	movs	r1, #0
 800081a:	2002      	movs	r0, #2
 800081c:	f7ff ff2d 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x03, 0x00); 
 8000820:	2100      	movs	r1, #0
 8000822:	2003      	movs	r0, #3
 8000824:	f7ff ff29 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x04, 0x00); 
 8000828:	2100      	movs	r1, #0
 800082a:	2004      	movs	r0, #4
 800082c:	f7ff ff25 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x05, 0x42); 
 8000830:	2142      	movs	r1, #66	; 0x42
 8000832:	2005      	movs	r0, #5
 8000834:	f7ff ff21 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x06, 0x00); 
 8000838:	2100      	movs	r1, #0
 800083a:	2006      	movs	r0, #6
 800083c:	f7ff ff1d 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x07, 0x00); 
 8000840:	2100      	movs	r1, #0
 8000842:	2007      	movs	r0, #7
 8000844:	f7ff ff19 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x08, 0x50); 
 8000848:	2150      	movs	r1, #80	; 0x50
 800084a:	2008      	movs	r0, #8
 800084c:	f7ff ff15 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x09, 0x00); 
 8000850:	2100      	movs	r1, #0
 8000852:	2009      	movs	r0, #9
 8000854:	f7ff ff11 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x0A, 0x00); 
 8000858:	2100      	movs	r1, #0
 800085a:	200a      	movs	r0, #10
 800085c:	f7ff ff0d 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x0B, 0x00); 
 8000860:	2100      	movs	r1, #0
 8000862:	200b      	movs	r0, #11
 8000864:	f7ff ff09 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x0C, 0x20); 
 8000868:	2120      	movs	r1, #32
 800086a:	200c      	movs	r0, #12
 800086c:	f7ff ff05 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x0D, 0x04); 
 8000870:	2104      	movs	r1, #4
 8000872:	200d      	movs	r0, #13
 8000874:	f7ff ff01 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x0E, 0x00); 
 8000878:	2100      	movs	r1, #0
 800087a:	200e      	movs	r0, #14
 800087c:	f7ff fefd 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x0F, 0x30); 
 8000880:	2130      	movs	r1, #48	; 0x30
 8000882:	200f      	movs	r0, #15
 8000884:	f7ff fef9 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x10, 0x01); 
 8000888:	2101      	movs	r1, #1
 800088a:	2010      	movs	r0, #16
 800088c:	f7ff fef5 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x11, 0x50); 
 8000890:	2150      	movs	r1, #80	; 0x50
 8000892:	2011      	movs	r0, #17
 8000894:	f7ff fef1 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x12, 0x00); 
 8000898:	2100      	movs	r1, #0
 800089a:	2012      	movs	r0, #18
 800089c:	f7ff feed 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x13, 0x06); 
 80008a0:	2106      	movs	r1, #6
 80008a2:	2013      	movs	r0, #19
 80008a4:	f7ff fee9 	bl	800067a <AS7341_Write_Byte>
}
 80008a8:	bf00      	nop
 80008aa:	bd80      	pop	{r7, pc}

080008ac <F5F8_Clear_NIR>:
/******************************************************************************
function:	Configure SMUX for sensors F5-8, Clear and NIR
info：	
******************************************************************************/
void F5F8_Clear_NIR() 
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0
  AS7341_Write_Byte(0x00, 0x00); 
 80008b0:	2100      	movs	r1, #0
 80008b2:	2000      	movs	r0, #0
 80008b4:	f7ff fee1 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x01, 0x00); 
 80008b8:	2100      	movs	r1, #0
 80008ba:	2001      	movs	r0, #1
 80008bc:	f7ff fedd 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x02, 0x00); 
 80008c0:	2100      	movs	r1, #0
 80008c2:	2002      	movs	r0, #2
 80008c4:	f7ff fed9 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x03, 0x40); 
 80008c8:	2140      	movs	r1, #64	; 0x40
 80008ca:	2003      	movs	r0, #3
 80008cc:	f7ff fed5 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x04, 0x02); 
 80008d0:	2102      	movs	r1, #2
 80008d2:	2004      	movs	r0, #4
 80008d4:	f7ff fed1 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x05, 0x00); 
 80008d8:	2100      	movs	r1, #0
 80008da:	2005      	movs	r0, #5
 80008dc:	f7ff fecd 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x06, 0x10); 
 80008e0:	2110      	movs	r1, #16
 80008e2:	2006      	movs	r0, #6
 80008e4:	f7ff fec9 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x07, 0x03); 
 80008e8:	2103      	movs	r1, #3
 80008ea:	2007      	movs	r0, #7
 80008ec:	f7ff fec5 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x08, 0x50); 
 80008f0:	2150      	movs	r1, #80	; 0x50
 80008f2:	2008      	movs	r0, #8
 80008f4:	f7ff fec1 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x09, 0x10); 
 80008f8:	2110      	movs	r1, #16
 80008fa:	2009      	movs	r0, #9
 80008fc:	f7ff febd 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x0A, 0x03); 
 8000900:	2103      	movs	r1, #3
 8000902:	200a      	movs	r0, #10
 8000904:	f7ff feb9 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x0B, 0x00); 
 8000908:	2100      	movs	r1, #0
 800090a:	200b      	movs	r0, #11
 800090c:	f7ff feb5 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x0C, 0x00); 
 8000910:	2100      	movs	r1, #0
 8000912:	200c      	movs	r0, #12
 8000914:	f7ff feb1 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x0D, 0x00); 
 8000918:	2100      	movs	r1, #0
 800091a:	200d      	movs	r0, #13
 800091c:	f7ff fead 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x0E, 0x24); 
 8000920:	2124      	movs	r1, #36	; 0x24
 8000922:	200e      	movs	r0, #14
 8000924:	f7ff fea9 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x0F, 0x00); 
 8000928:	2100      	movs	r1, #0
 800092a:	200f      	movs	r0, #15
 800092c:	f7ff fea5 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x10, 0x00); 
 8000930:	2100      	movs	r1, #0
 8000932:	2010      	movs	r0, #16
 8000934:	f7ff fea1 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x11, 0x50); 
 8000938:	2150      	movs	r1, #80	; 0x50
 800093a:	2011      	movs	r0, #17
 800093c:	f7ff fe9d 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x12, 0x00); 
 8000940:	2100      	movs	r1, #0
 8000942:	2012      	movs	r0, #18
 8000944:	f7ff fe99 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x13, 0x06); 
 8000948:	2106      	movs	r1, #6
 800094a:	2013      	movs	r0, #19
 800094c:	f7ff fe95 	bl	800067a <AS7341_Write_Byte>
}
 8000950:	bf00      	nop
 8000952:	bd80      	pop	{r7, pc}

08000954 <AS7341_startMeasure>:
/******************************************************************************
function:	Start the measurement
info：		This function only handles SPM and SYNS modes.
******************************************************************************/
void AS7341_startMeasure(eChChoose_t mode)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b084      	sub	sp, #16
 8000958:	af00      	add	r7, sp, #0
 800095a:	4603      	mov	r3, r0
 800095c:	71fb      	strb	r3, [r7, #7]
	  UBYTE data=0;
 800095e:	2300      	movs	r3, #0
 8000960:	73fb      	strb	r3, [r7, #15]
	  data = AS7341_Read_Byte(AS7341_CFG_0);  
 8000962:	20a9      	movs	r0, #169	; 0xa9
 8000964:	f7ff fe7a 	bl	800065c <AS7341_Read_Byte>
 8000968:	4603      	mov	r3, r0
 800096a:	73fb      	strb	r3, [r7, #15]
	  data = data & (~(1<<4));
 800096c:	7bfb      	ldrb	r3, [r7, #15]
 800096e:	f023 0310 	bic.w	r3, r3, #16
 8000972:	73fb      	strb	r3, [r7, #15]

	  AS7341_Write_Byte(AS7341_CFG_0,data);
 8000974:	7bfb      	ldrb	r3, [r7, #15]
 8000976:	4619      	mov	r1, r3
 8000978:	20a9      	movs	r0, #169	; 0xa9
 800097a:	f7ff fe7e 	bl	800067a <AS7341_Write_Byte>
	  
	  AS7341_EnableSpectralMeasure(false);
 800097e:	2000      	movs	r0, #0
 8000980:	f7ff fecc 	bl	800071c <AS7341_EnableSpectralMeasure>
	  AS7341_Write_Byte(0xAF,0x10);//SMUX Command config
 8000984:	2110      	movs	r1, #16
 8000986:	20af      	movs	r0, #175	; 0xaf
 8000988:	f7ff fe77 	bl	800067a <AS7341_Write_Byte>
	  
	  if(mode  == eF1F4ClearNIR)
 800098c:	79fb      	ldrb	r3, [r7, #7]
 800098e:	2b00      	cmp	r3, #0
 8000990:	d102      	bne.n	8000998 <AS7341_startMeasure+0x44>
      F1F4_Clear_NIR();
 8000992:	f7ff ff37 	bl	8000804 <F1F4_Clear_NIR>
 8000996:	e004      	b.n	80009a2 <AS7341_startMeasure+0x4e>
	  else if(mode  == eF5F8ClearNIR)
 8000998:	79fb      	ldrb	r3, [r7, #7]
 800099a:	2b01      	cmp	r3, #1
 800099c:	d101      	bne.n	80009a2 <AS7341_startMeasure+0x4e>
	  F5F8_Clear_NIR();
 800099e:	f7ff ff85 	bl	80008ac <F5F8_Clear_NIR>
	  AS7341_EnableSMUX(true);
 80009a2:	2001      	movs	r0, #1
 80009a4:	f7ff fed8 	bl	8000758 <AS7341_EnableSMUX>
	  if(measureMode == eSyns){
 80009a8:	4b12      	ldr	r3, [pc, #72]	; (80009f4 <AS7341_startMeasure+0xa0>)
 80009aa:	781b      	ldrb	r3, [r3, #0]
 80009ac:	2b01      	cmp	r3, #1
 80009ae:	d106      	bne.n	80009be <AS7341_startMeasure+0x6a>
	  AS7341_SetGpioMode(INPUT);
 80009b0:	2000      	movs	r0, #0
 80009b2:	f000 f892 	bl	8000ada <AS7341_SetGpioMode>
      AS7341_Config(eSyns);
 80009b6:	2001      	movs	r0, #1
 80009b8:	f7ff feec 	bl	8000794 <AS7341_Config>
 80009bc:	e006      	b.n	80009cc <AS7341_startMeasure+0x78>
      }
	  else if(measureMode == eSpm){
 80009be:	4b0d      	ldr	r3, [pc, #52]	; (80009f4 <AS7341_startMeasure+0xa0>)
 80009c0:	781b      	ldrb	r3, [r3, #0]
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d102      	bne.n	80009cc <AS7341_startMeasure+0x78>
      AS7341_Config(eSpm);
 80009c6:	2000      	movs	r0, #0
 80009c8:	f7ff fee4 	bl	8000794 <AS7341_Config>
	  }
	  AS7341_EnableSpectralMeasure(true);
 80009cc:	2001      	movs	r0, #1
 80009ce:	f7ff fea5 	bl	800071c <AS7341_EnableSpectralMeasure>
      if(measureMode == eSpm){
 80009d2:	4b08      	ldr	r3, [pc, #32]	; (80009f4 <AS7341_startMeasure+0xa0>)
 80009d4:	781b      	ldrb	r3, [r3, #0]
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d108      	bne.n	80009ec <AS7341_startMeasure+0x98>
        while(!AS7341_MeasureComplete()){
 80009da:	e002      	b.n	80009e2 <AS7341_startMeasure+0x8e>
        DEV_Delay_ms(1);
 80009dc:	2001      	movs	r0, #1
 80009de:	f7ff fdc5 	bl	800056c <DEV_Delay_ms>
        while(!AS7341_MeasureComplete()){
 80009e2:	f000 f809 	bl	80009f8 <AS7341_MeasureComplete>
 80009e6:	4603      	mov	r3, r0
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d0f7      	beq.n	80009dc <AS7341_startMeasure+0x88>
        }
      }
}
 80009ec:	bf00      	nop
 80009ee:	3710      	adds	r7, #16
 80009f0:	46bd      	mov	sp, r7
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	20000086 	.word	0x20000086

080009f8 <AS7341_MeasureComplete>:
/******************************************************************************
function:  Determine whether the measurement is complete
info：		
******************************************************************************/

int AS7341_MeasureComplete(){
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b082      	sub	sp, #8
 80009fc:	af00      	add	r7, sp, #0
	UBYTE status;
	status = AS7341_Read_Byte(AS7341_STATUS_2); 
 80009fe:	20a3      	movs	r0, #163	; 0xa3
 8000a00:	f7ff fe2c 	bl	800065c <AS7341_Read_Byte>
 8000a04:	4603      	mov	r3, r0
 8000a06:	71fb      	strb	r3, [r7, #7]
	if((status & (1<<6))){
 8000a08:	79fb      	ldrb	r3, [r7, #7]
 8000a0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d001      	beq.n	8000a16 <AS7341_MeasureComplete+0x1e>
		return true;
 8000a12:	2301      	movs	r3, #1
 8000a14:	e000      	b.n	8000a18 <AS7341_MeasureComplete+0x20>
	}
	else{
		return false;
 8000a16:	2300      	movs	r3, #0
	}
}
 8000a18:	4618      	mov	r0, r3
 8000a1a:	3708      	adds	r7, #8
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}

08000a20 <AS7341_GetChannelData>:
/******************************************************************************
function:  Gets data for all channels
info：		
******************************************************************************/
UWORD AS7341_GetChannelData(UBYTE channel)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b084      	sub	sp, #16
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	4603      	mov	r3, r0
 8000a28:	71fb      	strb	r3, [r7, #7]
  UWORD data[2];
  UWORD channelData = 0x0000;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	81fb      	strh	r3, [r7, #14]
  data[0] = AS7341_Read_Byte(AS7341_CH0_DATA_L + channel*2); 
 8000a2e:	79fb      	ldrb	r3, [r7, #7]
 8000a30:	005b      	lsls	r3, r3, #1
 8000a32:	b2db      	uxtb	r3, r3
 8000a34:	3b6b      	subs	r3, #107	; 0x6b
 8000a36:	b2db      	uxtb	r3, r3
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f7ff fe0f 	bl	800065c <AS7341_Read_Byte>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	b29b      	uxth	r3, r3
 8000a42:	813b      	strh	r3, [r7, #8]
  data[1] = AS7341_Read_Byte(AS7341_CH0_DATA_H + channel*2); 
 8000a44:	79fb      	ldrb	r3, [r7, #7]
 8000a46:	334b      	adds	r3, #75	; 0x4b
 8000a48:	b2db      	uxtb	r3, r3
 8000a4a:	005b      	lsls	r3, r3, #1
 8000a4c:	b2db      	uxtb	r3, r3
 8000a4e:	4618      	mov	r0, r3
 8000a50:	f7ff fe04 	bl	800065c <AS7341_Read_Byte>
 8000a54:	4603      	mov	r3, r0
 8000a56:	b29b      	uxth	r3, r3
 8000a58:	817b      	strh	r3, [r7, #10]
  channelData = data[1];
 8000a5a:	897b      	ldrh	r3, [r7, #10]
 8000a5c:	81fb      	strh	r3, [r7, #14]
  channelData = (channelData<<8) | data[0];
 8000a5e:	89fb      	ldrh	r3, [r7, #14]
 8000a60:	021b      	lsls	r3, r3, #8
 8000a62:	b21a      	sxth	r2, r3
 8000a64:	893b      	ldrh	r3, [r7, #8]
 8000a66:	b21b      	sxth	r3, r3
 8000a68:	4313      	orrs	r3, r2
 8000a6a:	b21b      	sxth	r3, r3
 8000a6c:	81fb      	strh	r3, [r7, #14]
  DEV_Delay_ms(50);
 8000a6e:	2032      	movs	r0, #50	; 0x32
 8000a70:	f7ff fd7c 	bl	800056c <DEV_Delay_ms>
  return channelData;
 8000a74:	89fb      	ldrh	r3, [r7, #14]
}
 8000a76:	4618      	mov	r0, r3
 8000a78:	3710      	adds	r7, #16
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}

08000a7e <AS7341_ReadSpectralDataOne>:
function:  Use SMUX to read data from the low channel
info：		
******************************************************************************/

sModeOneData_t AS7341_ReadSpectralDataOne()
{
 8000a7e:	b590      	push	{r4, r7, lr}
 8000a80:	b087      	sub	sp, #28
 8000a82:	af00      	add	r7, sp, #0
 8000a84:	6078      	str	r0, [r7, #4]
  sModeOneData_t data;
  data.channel1 = AS7341_GetChannelData(0);
 8000a86:	2000      	movs	r0, #0
 8000a88:	f7ff ffca 	bl	8000a20 <AS7341_GetChannelData>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	81bb      	strh	r3, [r7, #12]
  data.channel2 = AS7341_GetChannelData(1);
 8000a90:	2001      	movs	r0, #1
 8000a92:	f7ff ffc5 	bl	8000a20 <AS7341_GetChannelData>
 8000a96:	4603      	mov	r3, r0
 8000a98:	81fb      	strh	r3, [r7, #14]
  data.channel3 = AS7341_GetChannelData(2);
 8000a9a:	2002      	movs	r0, #2
 8000a9c:	f7ff ffc0 	bl	8000a20 <AS7341_GetChannelData>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	823b      	strh	r3, [r7, #16]
  data.channel4 = AS7341_GetChannelData(3);
 8000aa4:	2003      	movs	r0, #3
 8000aa6:	f7ff ffbb 	bl	8000a20 <AS7341_GetChannelData>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	827b      	strh	r3, [r7, #18]
  data.CLEAR = AS7341_GetChannelData(4);
 8000aae:	2004      	movs	r0, #4
 8000ab0:	f7ff ffb6 	bl	8000a20 <AS7341_GetChannelData>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	82bb      	strh	r3, [r7, #20]
  data.NIR = AS7341_GetChannelData(5);
 8000ab8:	2005      	movs	r0, #5
 8000aba:	f7ff ffb1 	bl	8000a20 <AS7341_GetChannelData>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	82fb      	strh	r3, [r7, #22]
  return data;
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	461c      	mov	r4, r3
 8000ac6:	f107 030c 	add.w	r3, r7, #12
 8000aca:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000acc:	6020      	str	r0, [r4, #0]
 8000ace:	6061      	str	r1, [r4, #4]
 8000ad0:	60a2      	str	r2, [r4, #8]
}
 8000ad2:	6878      	ldr	r0, [r7, #4]
 8000ad4:	371c      	adds	r7, #28
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd90      	pop	{r4, r7, pc}

08000ada <AS7341_SetGpioMode>:
/******************************************************************************
function:	Set GPIO to input or output mode
info：
******************************************************************************/
void AS7341_SetGpioMode(UBYTE mode)
{
 8000ada:	b580      	push	{r7, lr}
 8000adc:	b084      	sub	sp, #16
 8000ade:	af00      	add	r7, sp, #0
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	71fb      	strb	r3, [r7, #7]
  UBYTE data;

  data = AS7341_Read_Byte(AS7341_GPIO_2);  
 8000ae4:	20be      	movs	r0, #190	; 0xbe
 8000ae6:	f7ff fdb9 	bl	800065c <AS7341_Read_Byte>
 8000aea:	4603      	mov	r3, r0
 8000aec:	73fb      	strb	r3, [r7, #15]
  if(mode == INPUT){
 8000aee:	79fb      	ldrb	r3, [r7, #7]
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d103      	bne.n	8000afc <AS7341_SetGpioMode+0x22>
     data = data | (1<<2);
 8000af4:	7bfb      	ldrb	r3, [r7, #15]
 8000af6:	f043 0304 	orr.w	r3, r3, #4
 8000afa:	73fb      	strb	r3, [r7, #15]
  }
  
  if(mode == OUTPUT){
 8000afc:	79fb      	ldrb	r3, [r7, #7]
 8000afe:	2b01      	cmp	r3, #1
 8000b00:	d103      	bne.n	8000b0a <AS7341_SetGpioMode+0x30>
     data = data & (~(1<<2));
 8000b02:	7bfb      	ldrb	r3, [r7, #15]
 8000b04:	f023 0304 	bic.w	r3, r3, #4
 8000b08:	73fb      	strb	r3, [r7, #15]
  }
  AS7341_Write_Byte(AS7341_GPIO_2,data);
 8000b0a:	7bfb      	ldrb	r3, [r7, #15]
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	20be      	movs	r0, #190	; 0xbe
 8000b10:	f7ff fdb3 	bl	800067a <AS7341_Write_Byte>
}
 8000b14:	bf00      	nop
 8000b16:	3710      	adds	r7, #16
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}

08000b1c <AS7341_ATIME_config>:
/******************************************************************************
function:	Configure the ATIME register
info：
******************************************************************************/
void AS7341_ATIME_config(UBYTE value)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b082      	sub	sp, #8
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	4603      	mov	r3, r0
 8000b24:	71fb      	strb	r3, [r7, #7]
  AS7341_Write_Byte(AS7341_ATIME,value);
 8000b26:	79fb      	ldrb	r3, [r7, #7]
 8000b28:	4619      	mov	r1, r3
 8000b2a:	2081      	movs	r0, #129	; 0x81
 8000b2c:	f7ff fda5 	bl	800067a <AS7341_Write_Byte>
}
 8000b30:	bf00      	nop
 8000b32:	3708      	adds	r7, #8
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bd80      	pop	{r7, pc}

08000b38 <AS7341_ASTEP_config>:
/******************************************************************************
function:	Configure the ASTEP register
info：
******************************************************************************/
void AS7341_ASTEP_config(UWORD value)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b084      	sub	sp, #16
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	4603      	mov	r3, r0
 8000b40:	80fb      	strh	r3, [r7, #6]
  UBYTE highValue,lowValue;
  lowValue = value & 0x00ff;
 8000b42:	88fb      	ldrh	r3, [r7, #6]
 8000b44:	73fb      	strb	r3, [r7, #15]
  highValue = value >> 8 ;
 8000b46:	88fb      	ldrh	r3, [r7, #6]
 8000b48:	0a1b      	lsrs	r3, r3, #8
 8000b4a:	b29b      	uxth	r3, r3
 8000b4c:	73bb      	strb	r3, [r7, #14]
  AS7341_Write_Byte(AS7341_ASTEP_L,lowValue);
 8000b4e:	7bfb      	ldrb	r3, [r7, #15]
 8000b50:	4619      	mov	r1, r3
 8000b52:	20ca      	movs	r0, #202	; 0xca
 8000b54:	f7ff fd91 	bl	800067a <AS7341_Write_Byte>
  AS7341_Write_Byte(AS7341_ASTEP_H,highValue);
 8000b58:	7bbb      	ldrb	r3, [r7, #14]
 8000b5a:	4619      	mov	r1, r3
 8000b5c:	20cb      	movs	r0, #203	; 0xcb
 8000b5e:	f7ff fd8c 	bl	800067a <AS7341_Write_Byte>
}
 8000b62:	bf00      	nop
 8000b64:	3710      	adds	r7, #16
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}

08000b6a <AS7341_AGAIN_config>:
function:	Configure the AGAIN register
value:    0    1    2    3    4    5      6     7     8     9      10
gain:   X0.5 | X1 | X2 | X4 | X8 | X16 | X32 | X64 | X128 | X256 | X512
******************************************************************************/
void AS7341_AGAIN_config(UBYTE value)
{
 8000b6a:	b580      	push	{r7, lr}
 8000b6c:	b082      	sub	sp, #8
 8000b6e:	af00      	add	r7, sp, #0
 8000b70:	4603      	mov	r3, r0
 8000b72:	71fb      	strb	r3, [r7, #7]
  if(value > 10) value = 10;
 8000b74:	79fb      	ldrb	r3, [r7, #7]
 8000b76:	2b0a      	cmp	r3, #10
 8000b78:	d901      	bls.n	8000b7e <AS7341_AGAIN_config+0x14>
 8000b7a:	230a      	movs	r3, #10
 8000b7c:	71fb      	strb	r3, [r7, #7]
  AS7341_Write_Byte(AS7341_CFG_1,value);
 8000b7e:	79fb      	ldrb	r3, [r7, #7]
 8000b80:	4619      	mov	r1, r3
 8000b82:	20aa      	movs	r0, #170	; 0xaa
 8000b84:	f7ff fd79 	bl	800067a <AS7341_Write_Byte>
}
 8000b88:	bf00      	nop
 8000b8a:	3708      	adds	r7, #8
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}

08000b90 <AS7341_SetBank>:
function:	set REG_BANK
info：	0: Register access to register 0x80 and above
		1: Register access to register 0x60 to 0x74
******************************************************************************/
void AS7341_SetBank(UBYTE addr)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b084      	sub	sp, #16
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	4603      	mov	r3, r0
 8000b98:	71fb      	strb	r3, [r7, #7]
  UBYTE data=0;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	73fb      	strb	r3, [r7, #15]
  data = AS7341_Read_Byte(AS7341_CFG_0);
 8000b9e:	20a9      	movs	r0, #169	; 0xa9
 8000ba0:	f7ff fd5c 	bl	800065c <AS7341_Read_Byte>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	73fb      	strb	r3, [r7, #15]
  if(addr == 1){
 8000ba8:	79fb      	ldrb	r3, [r7, #7]
 8000baa:	2b01      	cmp	r3, #1
 8000bac:	d103      	bne.n	8000bb6 <AS7341_SetBank+0x26>
  
    data = data | (1<<4);
 8000bae:	7bfb      	ldrb	r3, [r7, #15]
 8000bb0:	f043 0310 	orr.w	r3, r3, #16
 8000bb4:	73fb      	strb	r3, [r7, #15]
  }
  
  if(addr == 0){
 8000bb6:	79fb      	ldrb	r3, [r7, #7]
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d103      	bne.n	8000bc4 <AS7341_SetBank+0x34>
  
    data = data & (~(1<<4));
 8000bbc:	7bfb      	ldrb	r3, [r7, #15]
 8000bbe:	f023 0310 	bic.w	r3, r3, #16
 8000bc2:	73fb      	strb	r3, [r7, #15]
  }
  AS7341_Write_Byte(AS7341_CFG_0,data);
 8000bc4:	7bfb      	ldrb	r3, [r7, #15]
 8000bc6:	4619      	mov	r1, r3
 8000bc8:	20a9      	movs	r0, #169	; 0xa9
 8000bca:	f7ff fd56 	bl	800067a <AS7341_Write_Byte>
}
 8000bce:	bf00      	nop
 8000bd0:	3710      	adds	r7, #16
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}

08000bd6 <AS7341_ClearInterrupt>:
function:	clear interrupt
info：		This register is self-clearing, meaning that writing a "1" to any bit in the
	register clears that status bit. 
******************************************************************************/
void AS7341_ClearInterrupt()
{
 8000bd6:	b580      	push	{r7, lr}
 8000bd8:	af00      	add	r7, sp, #0
	
  AS7341_Write_Byte(AS7341_STATUS_1,0xff);
 8000bda:	21ff      	movs	r1, #255	; 0xff
 8000bdc:	2093      	movs	r0, #147	; 0x93
 8000bde:	f7ff fd4c 	bl	800067a <AS7341_Write_Byte>

}
 8000be2:	bf00      	nop
 8000be4:	bd80      	pop	{r7, pc}

08000be6 <AS7341_EnableSpectralInterrupt>:
/******************************************************************************
function:	enable spectral interrupt
info：
******************************************************************************/
void AS7341_EnableSpectralInterrupt(int flag)
{
 8000be6:	b580      	push	{r7, lr}
 8000be8:	b084      	sub	sp, #16
 8000bea:	af00      	add	r7, sp, #0
 8000bec:	6078      	str	r0, [r7, #4]
  UBYTE data;
  data = AS7341_Read_Byte(AS7341_INTENAB);
 8000bee:	20f9      	movs	r0, #249	; 0xf9
 8000bf0:	f7ff fd34 	bl	800065c <AS7341_Read_Byte>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	73fb      	strb	r3, [r7, #15]
  if(flag == true)
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	2b01      	cmp	r3, #1
 8000bfc:	d109      	bne.n	8000c12 <AS7341_EnableSpectralInterrupt+0x2c>
  {
    data = data | (1<<3);
 8000bfe:	7bfb      	ldrb	r3, [r7, #15]
 8000c00:	f043 0308 	orr.w	r3, r3, #8
 8000c04:	73fb      	strb	r3, [r7, #15]
    AS7341_Write_Byte(AS7341_INTENAB,data);
 8000c06:	7bfb      	ldrb	r3, [r7, #15]
 8000c08:	4619      	mov	r1, r3
 8000c0a:	20f9      	movs	r0, #249	; 0xf9
 8000c0c:	f7ff fd35 	bl	800067a <AS7341_Write_Byte>
  else{
    data = data & (~(1<<3));
    AS7341_Write_Byte(AS7341_INTENAB,data);
  }
  
}
 8000c10:	e008      	b.n	8000c24 <AS7341_EnableSpectralInterrupt+0x3e>
    data = data & (~(1<<3));
 8000c12:	7bfb      	ldrb	r3, [r7, #15]
 8000c14:	f023 0308 	bic.w	r3, r3, #8
 8000c18:	73fb      	strb	r3, [r7, #15]
    AS7341_Write_Byte(AS7341_INTENAB,data);
 8000c1a:	7bfb      	ldrb	r3, [r7, #15]
 8000c1c:	4619      	mov	r1, r3
 8000c1e:	20f9      	movs	r0, #249	; 0xf9
 8000c20:	f7ff fd2b 	bl	800067a <AS7341_Write_Byte>
}
 8000c24:	bf00      	nop
 8000c26:	3710      	adds	r7, #16
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}

08000c2c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b08a      	sub	sp, #40	; 0x28
 8000c30:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c32:	f107 0314 	add.w	r3, r7, #20
 8000c36:	2200      	movs	r2, #0
 8000c38:	601a      	str	r2, [r3, #0]
 8000c3a:	605a      	str	r2, [r3, #4]
 8000c3c:	609a      	str	r2, [r3, #8]
 8000c3e:	60da      	str	r2, [r3, #12]
 8000c40:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c42:	4b3c      	ldr	r3, [pc, #240]	; (8000d34 <MX_GPIO_Init+0x108>)
 8000c44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c46:	4a3b      	ldr	r2, [pc, #236]	; (8000d34 <MX_GPIO_Init+0x108>)
 8000c48:	f043 0304 	orr.w	r3, r3, #4
 8000c4c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c4e:	4b39      	ldr	r3, [pc, #228]	; (8000d34 <MX_GPIO_Init+0x108>)
 8000c50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c52:	f003 0304 	and.w	r3, r3, #4
 8000c56:	613b      	str	r3, [r7, #16]
 8000c58:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c5a:	4b36      	ldr	r3, [pc, #216]	; (8000d34 <MX_GPIO_Init+0x108>)
 8000c5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c5e:	4a35      	ldr	r2, [pc, #212]	; (8000d34 <MX_GPIO_Init+0x108>)
 8000c60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c64:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c66:	4b33      	ldr	r3, [pc, #204]	; (8000d34 <MX_GPIO_Init+0x108>)
 8000c68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c6e:	60fb      	str	r3, [r7, #12]
 8000c70:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c72:	4b30      	ldr	r3, [pc, #192]	; (8000d34 <MX_GPIO_Init+0x108>)
 8000c74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c76:	4a2f      	ldr	r2, [pc, #188]	; (8000d34 <MX_GPIO_Init+0x108>)
 8000c78:	f043 0301 	orr.w	r3, r3, #1
 8000c7c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c7e:	4b2d      	ldr	r3, [pc, #180]	; (8000d34 <MX_GPIO_Init+0x108>)
 8000c80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c82:	f003 0301 	and.w	r3, r3, #1
 8000c86:	60bb      	str	r3, [r7, #8]
 8000c88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c8a:	4b2a      	ldr	r3, [pc, #168]	; (8000d34 <MX_GPIO_Init+0x108>)
 8000c8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c8e:	4a29      	ldr	r2, [pc, #164]	; (8000d34 <MX_GPIO_Init+0x108>)
 8000c90:	f043 0302 	orr.w	r3, r3, #2
 8000c94:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c96:	4b27      	ldr	r3, [pc, #156]	; (8000d34 <MX_GPIO_Init+0x108>)
 8000c98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c9a:	f003 0302 	and.w	r3, r3, #2
 8000c9e:	607b      	str	r3, [r7, #4]
 8000ca0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	2120      	movs	r1, #32
 8000ca6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000caa:	f000 feb5 	bl	8001a18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Control_GPIO_Port, Control_Pin, GPIO_PIN_RESET);
 8000cae:	2200      	movs	r2, #0
 8000cb0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000cb4:	4820      	ldr	r0, [pc, #128]	; (8000d38 <MX_GPIO_Init+0x10c>)
 8000cb6:	f000 feaf 	bl	8001a18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000cba:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000cbe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000cc0:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000cc4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000cca:	f107 0314 	add.w	r3, r7, #20
 8000cce:	4619      	mov	r1, r3
 8000cd0:	4819      	ldr	r0, [pc, #100]	; (8000d38 <MX_GPIO_Init+0x10c>)
 8000cd2:	f000 fcdf 	bl	8001694 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000cd6:	2320      	movs	r3, #32
 8000cd8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cda:	2301      	movs	r3, #1
 8000cdc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000ce6:	f107 0314 	add.w	r3, r7, #20
 8000cea:	4619      	mov	r1, r3
 8000cec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cf0:	f000 fcd0 	bl	8001694 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Control_Pin;
 8000cf4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000cf8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cfe:	2301      	movs	r3, #1
 8000d00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d02:	2300      	movs	r3, #0
 8000d04:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Control_GPIO_Port, &GPIO_InitStruct);
 8000d06:	f107 0314 	add.w	r3, r7, #20
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	480a      	ldr	r0, [pc, #40]	; (8000d38 <MX_GPIO_Init+0x10c>)
 8000d0e:	f000 fcc1 	bl	8001694 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = INT_Pin;
 8000d12:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000d16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(INT_GPIO_Port, &GPIO_InitStruct);
 8000d20:	f107 0314 	add.w	r3, r7, #20
 8000d24:	4619      	mov	r1, r3
 8000d26:	4804      	ldr	r0, [pc, #16]	; (8000d38 <MX_GPIO_Init+0x10c>)
 8000d28:	f000 fcb4 	bl	8001694 <HAL_GPIO_Init>

}
 8000d2c:	bf00      	nop
 8000d2e:	3728      	adds	r7, #40	; 0x28
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	40021000 	.word	0x40021000
 8000d38:	48000800 	.word	0x48000800

08000d3c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000d40:	4b1b      	ldr	r3, [pc, #108]	; (8000db0 <MX_I2C1_Init+0x74>)
 8000d42:	4a1c      	ldr	r2, [pc, #112]	; (8000db4 <MX_I2C1_Init+0x78>)
 8000d44:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 8000d46:	4b1a      	ldr	r3, [pc, #104]	; (8000db0 <MX_I2C1_Init+0x74>)
 8000d48:	4a1b      	ldr	r2, [pc, #108]	; (8000db8 <MX_I2C1_Init+0x7c>)
 8000d4a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000d4c:	4b18      	ldr	r3, [pc, #96]	; (8000db0 <MX_I2C1_Init+0x74>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d52:	4b17      	ldr	r3, [pc, #92]	; (8000db0 <MX_I2C1_Init+0x74>)
 8000d54:	2201      	movs	r2, #1
 8000d56:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d58:	4b15      	ldr	r3, [pc, #84]	; (8000db0 <MX_I2C1_Init+0x74>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000d5e:	4b14      	ldr	r3, [pc, #80]	; (8000db0 <MX_I2C1_Init+0x74>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000d64:	4b12      	ldr	r3, [pc, #72]	; (8000db0 <MX_I2C1_Init+0x74>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d6a:	4b11      	ldr	r3, [pc, #68]	; (8000db0 <MX_I2C1_Init+0x74>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d70:	4b0f      	ldr	r3, [pc, #60]	; (8000db0 <MX_I2C1_Init+0x74>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d76:	480e      	ldr	r0, [pc, #56]	; (8000db0 <MX_I2C1_Init+0x74>)
 8000d78:	f000 fe66 	bl	8001a48 <HAL_I2C_Init>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d001      	beq.n	8000d86 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000d82:	f000 f8f2 	bl	8000f6a <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000d86:	2100      	movs	r1, #0
 8000d88:	4809      	ldr	r0, [pc, #36]	; (8000db0 <MX_I2C1_Init+0x74>)
 8000d8a:	f001 fbdf 	bl	800254c <HAL_I2CEx_ConfigAnalogFilter>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d001      	beq.n	8000d98 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000d94:	f000 f8e9 	bl	8000f6a <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000d98:	2100      	movs	r1, #0
 8000d9a:	4805      	ldr	r0, [pc, #20]	; (8000db0 <MX_I2C1_Init+0x74>)
 8000d9c:	f001 fc21 	bl	80025e2 <HAL_I2CEx_ConfigDigitalFilter>
 8000da0:	4603      	mov	r3, r0
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d001      	beq.n	8000daa <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000da6:	f000 f8e0 	bl	8000f6a <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000daa:	bf00      	nop
 8000dac:	bd80      	pop	{r7, pc}
 8000dae:	bf00      	nop
 8000db0:	20000088 	.word	0x20000088
 8000db4:	40005400 	.word	0x40005400
 8000db8:	10909cec 	.word	0x10909cec

08000dbc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b0ac      	sub	sp, #176	; 0xb0
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000dc8:	2200      	movs	r2, #0
 8000dca:	601a      	str	r2, [r3, #0]
 8000dcc:	605a      	str	r2, [r3, #4]
 8000dce:	609a      	str	r2, [r3, #8]
 8000dd0:	60da      	str	r2, [r3, #12]
 8000dd2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000dd4:	f107 0314 	add.w	r3, r7, #20
 8000dd8:	2288      	movs	r2, #136	; 0x88
 8000dda:	2100      	movs	r1, #0
 8000ddc:	4618      	mov	r0, r3
 8000dde:	f003 ff09 	bl	8004bf4 <memset>
  if(i2cHandle->Instance==I2C1)
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	4a22      	ldr	r2, [pc, #136]	; (8000e70 <HAL_I2C_MspInit+0xb4>)
 8000de8:	4293      	cmp	r3, r2
 8000dea:	d13c      	bne.n	8000e66 <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000dec:	2340      	movs	r3, #64	; 0x40
 8000dee:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 8000df0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000df4:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000df6:	f107 0314 	add.w	r3, r7, #20
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	f002 faa2 	bl	8003344 <HAL_RCCEx_PeriphCLKConfig>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d001      	beq.n	8000e0a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000e06:	f000 f8b0 	bl	8000f6a <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e0a:	4b1a      	ldr	r3, [pc, #104]	; (8000e74 <HAL_I2C_MspInit+0xb8>)
 8000e0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e0e:	4a19      	ldr	r2, [pc, #100]	; (8000e74 <HAL_I2C_MspInit+0xb8>)
 8000e10:	f043 0302 	orr.w	r3, r3, #2
 8000e14:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e16:	4b17      	ldr	r3, [pc, #92]	; (8000e74 <HAL_I2C_MspInit+0xb8>)
 8000e18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e1a:	f003 0302 	and.w	r3, r3, #2
 8000e1e:	613b      	str	r3, [r7, #16]
 8000e20:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8000e22:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000e26:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e2a:	2312      	movs	r3, #18
 8000e2c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e30:	2300      	movs	r3, #0
 8000e32:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e36:	2303      	movs	r3, #3
 8000e38:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000e3c:	2304      	movs	r3, #4
 8000e3e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e42:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000e46:	4619      	mov	r1, r3
 8000e48:	480b      	ldr	r0, [pc, #44]	; (8000e78 <HAL_I2C_MspInit+0xbc>)
 8000e4a:	f000 fc23 	bl	8001694 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000e4e:	4b09      	ldr	r3, [pc, #36]	; (8000e74 <HAL_I2C_MspInit+0xb8>)
 8000e50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e52:	4a08      	ldr	r2, [pc, #32]	; (8000e74 <HAL_I2C_MspInit+0xb8>)
 8000e54:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000e58:	6593      	str	r3, [r2, #88]	; 0x58
 8000e5a:	4b06      	ldr	r3, [pc, #24]	; (8000e74 <HAL_I2C_MspInit+0xb8>)
 8000e5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e5e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e62:	60fb      	str	r3, [r7, #12]
 8000e64:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000e66:	bf00      	nop
 8000e68:	37b0      	adds	r7, #176	; 0xb0
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	40005400 	.word	0x40005400
 8000e74:	40021000 	.word	0x40021000
 8000e78:	48000400 	.word	0x48000400

08000e7c <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b082      	sub	sp, #8
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000e84:	1d39      	adds	r1, r7, #4
 8000e86:	f04f 33ff 	mov.w	r3, #4294967295
 8000e8a:	2201      	movs	r2, #1
 8000e8c:	4803      	ldr	r0, [pc, #12]	; (8000e9c <__io_putchar+0x20>)
 8000e8e:	f002 ff63 	bl	8003d58 <HAL_UART_Transmit>
  return ch;
 8000e92:	687b      	ldr	r3, [r7, #4]
}
 8000e94:	4618      	mov	r0, r3
 8000e96:	3708      	adds	r7, #8
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	200000e0 	.word	0x200000e0

08000ea0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ea4:	f000 fa70 	bl	8001388 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ea8:	f000 f80e 	bl	8000ec8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000eac:	f7ff febe 	bl	8000c2c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000eb0:	f000 f9b4 	bl	800121c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000eb4:	f7ff ff42 	bl	8000d3c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  printf("AS7341 Spectral Sensor Code...\r\n");
 8000eb8:	4802      	ldr	r0, [pc, #8]	; (8000ec4 <main+0x24>)
 8000eba:	f003 fdbb 	bl	8004a34 <puts>

//	Syns_test();

//	INT_test();

	pinINT_test();
 8000ebe:	f000 f859 	bl	8000f74 <pinINT_test>
 8000ec2:	e7fc      	b.n	8000ebe <main+0x1e>
 8000ec4:	08005784 	.word	0x08005784

08000ec8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b096      	sub	sp, #88	; 0x58
 8000ecc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ece:	f107 0314 	add.w	r3, r7, #20
 8000ed2:	2244      	movs	r2, #68	; 0x44
 8000ed4:	2100      	movs	r1, #0
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f003 fe8c 	bl	8004bf4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000edc:	463b      	mov	r3, r7
 8000ede:	2200      	movs	r2, #0
 8000ee0:	601a      	str	r2, [r3, #0]
 8000ee2:	605a      	str	r2, [r3, #4]
 8000ee4:	609a      	str	r2, [r3, #8]
 8000ee6:	60da      	str	r2, [r3, #12]
 8000ee8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000eea:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000eee:	f001 fbd3 	bl	8002698 <HAL_PWREx_ControlVoltageScaling>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d001      	beq.n	8000efc <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000ef8:	f000 f837 	bl	8000f6a <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000efc:	2302      	movs	r3, #2
 8000efe:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f00:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f04:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f06:	2310      	movs	r3, #16
 8000f08:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f0a:	2302      	movs	r3, #2
 8000f0c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f0e:	2302      	movs	r3, #2
 8000f10:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000f12:	2301      	movs	r3, #1
 8000f14:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000f16:	230a      	movs	r3, #10
 8000f18:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000f1a:	2307      	movs	r3, #7
 8000f1c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000f1e:	2302      	movs	r3, #2
 8000f20:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000f22:	2302      	movs	r3, #2
 8000f24:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f26:	f107 0314 	add.w	r3, r7, #20
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f001 fc0a 	bl	8002744 <HAL_RCC_OscConfig>
 8000f30:	4603      	mov	r3, r0
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d001      	beq.n	8000f3a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000f36:	f000 f818 	bl	8000f6a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f3a:	230f      	movs	r3, #15
 8000f3c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f3e:	2303      	movs	r3, #3
 8000f40:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f42:	2300      	movs	r3, #0
 8000f44:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f46:	2300      	movs	r3, #0
 8000f48:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000f4e:	463b      	mov	r3, r7
 8000f50:	2104      	movs	r1, #4
 8000f52:	4618      	mov	r0, r3
 8000f54:	f001 ffd2 	bl	8002efc <HAL_RCC_ClockConfig>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d001      	beq.n	8000f62 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000f5e:	f000 f804 	bl	8000f6a <Error_Handler>
  }
}
 8000f62:	bf00      	nop
 8000f64:	3758      	adds	r7, #88	; 0x58
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}

08000f6a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f6a:	b480      	push	{r7}
 8000f6c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f6e:	b672      	cpsid	i
}
 8000f70:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f72:	e7fe      	b.n	8000f72 <Error_Handler+0x8>

08000f74 <pinINT_test>:
#include <time.h>
#include "Waveshare_AS7341.h"


void pinINT_test(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b084      	sub	sp, #16
 8000f78:	af00      	add	r7, sp, #0
  DEV_ModuleInit();
 8000f7a:	f7ff fb65 	bl	8000648 <DEV_ModuleInit>
  AS7341_Init(eSpm);
 8000f7e:	2000      	movs	r0, #0
 8000f80:	f7ff fb8e 	bl	80006a0 <AS7341_Init>
	AS7341_EnableSpectralInterrupt(true);
 8000f84:	2001      	movs	r0, #1
 8000f86:	f7ff fe2e 	bl	8000be6 <AS7341_EnableSpectralInterrupt>
	AS7341_ATIME_config(20);//set Integration Time 1s
 8000f8a:	2014      	movs	r0, #20
 8000f8c:	f7ff fdc6 	bl	8000b1c <AS7341_ATIME_config>
	AS7341_ASTEP_config(17999);
 8000f90:	f244 604f 	movw	r0, #17999	; 0x464f
 8000f94:	f7ff fdd0 	bl	8000b38 <AS7341_ASTEP_config>
	AS7341_AGAIN_config(1);//set gain X1
 8000f98:	2001      	movs	r0, #1
 8000f9a:	f7ff fde6 	bl	8000b6a <AS7341_AGAIN_config>

	while(1){
	sModeOneData_t data1;
	AS7341_ClearInterrupt();//Interrupt must be cleared
 8000f9e:	f7ff fe1a 	bl	8000bd6 <AS7341_ClearInterrupt>
	
	if(DEV_Digital_Read(INT_PIN) == 1)
 8000fa2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000fa6:	4816      	ldr	r0, [pc, #88]	; (8001000 <pinINT_test+0x8c>)
 8000fa8:	f000 fd1e 	bl	80019e8 <HAL_GPIO_ReadPin>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b01      	cmp	r3, #1
 8000fb0:	d103      	bne.n	8000fba <pinINT_test+0x46>
		printf("pinINT is high\r\n"); 
 8000fb2:	4814      	ldr	r0, [pc, #80]	; (8001004 <pinINT_test+0x90>)
 8000fb4:	f003 fd3e 	bl	8004a34 <puts>
 8000fb8:	e002      	b.n	8000fc0 <pinINT_test+0x4c>
    else
		printf("pinINT is low\r\n"); 	
 8000fba:	4813      	ldr	r0, [pc, #76]	; (8001008 <pinINT_test+0x94>)
 8000fbc:	f003 fd3a 	bl	8004a34 <puts>

	AS7341_startMeasure(eF1F4ClearNIR);  
 8000fc0:	2000      	movs	r0, #0
 8000fc2:	f7ff fcc7 	bl	8000954 <AS7341_startMeasure>
    data1 = AS7341_ReadSpectralDataOne();
 8000fc6:	1d3b      	adds	r3, r7, #4
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f7ff fd58 	bl	8000a7e <AS7341_ReadSpectralDataOne>
	printf("Clear:%d\r\n",data1.CLEAR);		
 8000fce:	89bb      	ldrh	r3, [r7, #12]
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	480e      	ldr	r0, [pc, #56]	; (800100c <pinINT_test+0x98>)
 8000fd4:	f003 fcc8 	bl	8004968 <iprintf>
	
	if(DEV_Digital_Read(INT_PIN) == 1)
 8000fd8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000fdc:	4808      	ldr	r0, [pc, #32]	; (8001000 <pinINT_test+0x8c>)
 8000fde:	f000 fd03 	bl	80019e8 <HAL_GPIO_ReadPin>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b01      	cmp	r3, #1
 8000fe6:	d103      	bne.n	8000ff0 <pinINT_test+0x7c>
		printf("pinINT is high\r\n"); 
 8000fe8:	4806      	ldr	r0, [pc, #24]	; (8001004 <pinINT_test+0x90>)
 8000fea:	f003 fd23 	bl	8004a34 <puts>
 8000fee:	e002      	b.n	8000ff6 <pinINT_test+0x82>
    else
		printf("pinINT is low\r\n"); 
 8000ff0:	4805      	ldr	r0, [pc, #20]	; (8001008 <pinINT_test+0x94>)
 8000ff2:	f003 fd1f 	bl	8004a34 <puts>
	printf("-----------------------\r\n");
 8000ff6:	4806      	ldr	r0, [pc, #24]	; (8001010 <pinINT_test+0x9c>)
 8000ff8:	f003 fd1c 	bl	8004a34 <puts>
	while(1){
 8000ffc:	e7cf      	b.n	8000f9e <pinINT_test+0x2a>
 8000ffe:	bf00      	nop
 8001000:	48000800 	.word	0x48000800
 8001004:	080057a4 	.word	0x080057a4
 8001008:	080057b4 	.word	0x080057b4
 800100c:	080057c4 	.word	0x080057c4
 8001010:	080057d0 	.word	0x080057d0

08001014 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001014:	b480      	push	{r7}
 8001016:	b083      	sub	sp, #12
 8001018:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800101a:	4b0f      	ldr	r3, [pc, #60]	; (8001058 <HAL_MspInit+0x44>)
 800101c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800101e:	4a0e      	ldr	r2, [pc, #56]	; (8001058 <HAL_MspInit+0x44>)
 8001020:	f043 0301 	orr.w	r3, r3, #1
 8001024:	6613      	str	r3, [r2, #96]	; 0x60
 8001026:	4b0c      	ldr	r3, [pc, #48]	; (8001058 <HAL_MspInit+0x44>)
 8001028:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800102a:	f003 0301 	and.w	r3, r3, #1
 800102e:	607b      	str	r3, [r7, #4]
 8001030:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001032:	4b09      	ldr	r3, [pc, #36]	; (8001058 <HAL_MspInit+0x44>)
 8001034:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001036:	4a08      	ldr	r2, [pc, #32]	; (8001058 <HAL_MspInit+0x44>)
 8001038:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800103c:	6593      	str	r3, [r2, #88]	; 0x58
 800103e:	4b06      	ldr	r3, [pc, #24]	; (8001058 <HAL_MspInit+0x44>)
 8001040:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001042:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001046:	603b      	str	r3, [r7, #0]
 8001048:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800104a:	bf00      	nop
 800104c:	370c      	adds	r7, #12
 800104e:	46bd      	mov	sp, r7
 8001050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001054:	4770      	bx	lr
 8001056:	bf00      	nop
 8001058:	40021000 	.word	0x40021000

0800105c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001060:	e7fe      	b.n	8001060 <NMI_Handler+0x4>

08001062 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001062:	b480      	push	{r7}
 8001064:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001066:	e7fe      	b.n	8001066 <HardFault_Handler+0x4>

08001068 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001068:	b480      	push	{r7}
 800106a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800106c:	e7fe      	b.n	800106c <MemManage_Handler+0x4>

0800106e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800106e:	b480      	push	{r7}
 8001070:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001072:	e7fe      	b.n	8001072 <BusFault_Handler+0x4>

08001074 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001074:	b480      	push	{r7}
 8001076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001078:	e7fe      	b.n	8001078 <UsageFault_Handler+0x4>

0800107a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800107a:	b480      	push	{r7}
 800107c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800107e:	bf00      	nop
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr

08001088 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001088:	b480      	push	{r7}
 800108a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800108c:	bf00      	nop
 800108e:	46bd      	mov	sp, r7
 8001090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001094:	4770      	bx	lr

08001096 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001096:	b480      	push	{r7}
 8001098:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800109a:	bf00      	nop
 800109c:	46bd      	mov	sp, r7
 800109e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a2:	4770      	bx	lr

080010a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010a8:	f000 f9ca 	bl	8001440 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010ac:	bf00      	nop
 80010ae:	bd80      	pop	{r7, pc}

080010b0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b086      	sub	sp, #24
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	60f8      	str	r0, [r7, #12]
 80010b8:	60b9      	str	r1, [r7, #8]
 80010ba:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010bc:	2300      	movs	r3, #0
 80010be:	617b      	str	r3, [r7, #20]
 80010c0:	e00a      	b.n	80010d8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80010c2:	f3af 8000 	nop.w
 80010c6:	4601      	mov	r1, r0
 80010c8:	68bb      	ldr	r3, [r7, #8]
 80010ca:	1c5a      	adds	r2, r3, #1
 80010cc:	60ba      	str	r2, [r7, #8]
 80010ce:	b2ca      	uxtb	r2, r1
 80010d0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010d2:	697b      	ldr	r3, [r7, #20]
 80010d4:	3301      	adds	r3, #1
 80010d6:	617b      	str	r3, [r7, #20]
 80010d8:	697a      	ldr	r2, [r7, #20]
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	429a      	cmp	r2, r3
 80010de:	dbf0      	blt.n	80010c2 <_read+0x12>
  }

  return len;
 80010e0:	687b      	ldr	r3, [r7, #4]
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	3718      	adds	r7, #24
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b086      	sub	sp, #24
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	60f8      	str	r0, [r7, #12]
 80010f2:	60b9      	str	r1, [r7, #8]
 80010f4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010f6:	2300      	movs	r3, #0
 80010f8:	617b      	str	r3, [r7, #20]
 80010fa:	e009      	b.n	8001110 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80010fc:	68bb      	ldr	r3, [r7, #8]
 80010fe:	1c5a      	adds	r2, r3, #1
 8001100:	60ba      	str	r2, [r7, #8]
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	4618      	mov	r0, r3
 8001106:	f7ff feb9 	bl	8000e7c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800110a:	697b      	ldr	r3, [r7, #20]
 800110c:	3301      	adds	r3, #1
 800110e:	617b      	str	r3, [r7, #20]
 8001110:	697a      	ldr	r2, [r7, #20]
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	429a      	cmp	r2, r3
 8001116:	dbf1      	blt.n	80010fc <_write+0x12>
  }
  return len;
 8001118:	687b      	ldr	r3, [r7, #4]
}
 800111a:	4618      	mov	r0, r3
 800111c:	3718      	adds	r7, #24
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}

08001122 <_close>:

int _close(int file)
{
 8001122:	b480      	push	{r7}
 8001124:	b083      	sub	sp, #12
 8001126:	af00      	add	r7, sp, #0
 8001128:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800112a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800112e:	4618      	mov	r0, r3
 8001130:	370c      	adds	r7, #12
 8001132:	46bd      	mov	sp, r7
 8001134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001138:	4770      	bx	lr

0800113a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800113a:	b480      	push	{r7}
 800113c:	b083      	sub	sp, #12
 800113e:	af00      	add	r7, sp, #0
 8001140:	6078      	str	r0, [r7, #4]
 8001142:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800114a:	605a      	str	r2, [r3, #4]
  return 0;
 800114c:	2300      	movs	r3, #0
}
 800114e:	4618      	mov	r0, r3
 8001150:	370c      	adds	r7, #12
 8001152:	46bd      	mov	sp, r7
 8001154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001158:	4770      	bx	lr

0800115a <_isatty>:

int _isatty(int file)
{
 800115a:	b480      	push	{r7}
 800115c:	b083      	sub	sp, #12
 800115e:	af00      	add	r7, sp, #0
 8001160:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001162:	2301      	movs	r3, #1
}
 8001164:	4618      	mov	r0, r3
 8001166:	370c      	adds	r7, #12
 8001168:	46bd      	mov	sp, r7
 800116a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116e:	4770      	bx	lr

08001170 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001170:	b480      	push	{r7}
 8001172:	b085      	sub	sp, #20
 8001174:	af00      	add	r7, sp, #0
 8001176:	60f8      	str	r0, [r7, #12]
 8001178:	60b9      	str	r1, [r7, #8]
 800117a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800117c:	2300      	movs	r3, #0
}
 800117e:	4618      	mov	r0, r3
 8001180:	3714      	adds	r7, #20
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr
	...

0800118c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b086      	sub	sp, #24
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001194:	4a14      	ldr	r2, [pc, #80]	; (80011e8 <_sbrk+0x5c>)
 8001196:	4b15      	ldr	r3, [pc, #84]	; (80011ec <_sbrk+0x60>)
 8001198:	1ad3      	subs	r3, r2, r3
 800119a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011a0:	4b13      	ldr	r3, [pc, #76]	; (80011f0 <_sbrk+0x64>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d102      	bne.n	80011ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011a8:	4b11      	ldr	r3, [pc, #68]	; (80011f0 <_sbrk+0x64>)
 80011aa:	4a12      	ldr	r2, [pc, #72]	; (80011f4 <_sbrk+0x68>)
 80011ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011ae:	4b10      	ldr	r3, [pc, #64]	; (80011f0 <_sbrk+0x64>)
 80011b0:	681a      	ldr	r2, [r3, #0]
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	4413      	add	r3, r2
 80011b6:	693a      	ldr	r2, [r7, #16]
 80011b8:	429a      	cmp	r2, r3
 80011ba:	d207      	bcs.n	80011cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011bc:	f003 fd68 	bl	8004c90 <__errno>
 80011c0:	4603      	mov	r3, r0
 80011c2:	220c      	movs	r2, #12
 80011c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011c6:	f04f 33ff 	mov.w	r3, #4294967295
 80011ca:	e009      	b.n	80011e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011cc:	4b08      	ldr	r3, [pc, #32]	; (80011f0 <_sbrk+0x64>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011d2:	4b07      	ldr	r3, [pc, #28]	; (80011f0 <_sbrk+0x64>)
 80011d4:	681a      	ldr	r2, [r3, #0]
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	4413      	add	r3, r2
 80011da:	4a05      	ldr	r2, [pc, #20]	; (80011f0 <_sbrk+0x64>)
 80011dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011de:	68fb      	ldr	r3, [r7, #12]
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	3718      	adds	r7, #24
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	20018000 	.word	0x20018000
 80011ec:	00000400 	.word	0x00000400
 80011f0:	200000dc 	.word	0x200000dc
 80011f4:	200002b8 	.word	0x200002b8

080011f8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80011fc:	4b06      	ldr	r3, [pc, #24]	; (8001218 <SystemInit+0x20>)
 80011fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001202:	4a05      	ldr	r2, [pc, #20]	; (8001218 <SystemInit+0x20>)
 8001204:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001208:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 800120c:	bf00      	nop
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr
 8001216:	bf00      	nop
 8001218:	e000ed00 	.word	0xe000ed00

0800121c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001220:	4b14      	ldr	r3, [pc, #80]	; (8001274 <MX_USART2_UART_Init+0x58>)
 8001222:	4a15      	ldr	r2, [pc, #84]	; (8001278 <MX_USART2_UART_Init+0x5c>)
 8001224:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001226:	4b13      	ldr	r3, [pc, #76]	; (8001274 <MX_USART2_UART_Init+0x58>)
 8001228:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800122c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800122e:	4b11      	ldr	r3, [pc, #68]	; (8001274 <MX_USART2_UART_Init+0x58>)
 8001230:	2200      	movs	r2, #0
 8001232:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001234:	4b0f      	ldr	r3, [pc, #60]	; (8001274 <MX_USART2_UART_Init+0x58>)
 8001236:	2200      	movs	r2, #0
 8001238:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800123a:	4b0e      	ldr	r3, [pc, #56]	; (8001274 <MX_USART2_UART_Init+0x58>)
 800123c:	2200      	movs	r2, #0
 800123e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001240:	4b0c      	ldr	r3, [pc, #48]	; (8001274 <MX_USART2_UART_Init+0x58>)
 8001242:	220c      	movs	r2, #12
 8001244:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001246:	4b0b      	ldr	r3, [pc, #44]	; (8001274 <MX_USART2_UART_Init+0x58>)
 8001248:	2200      	movs	r2, #0
 800124a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800124c:	4b09      	ldr	r3, [pc, #36]	; (8001274 <MX_USART2_UART_Init+0x58>)
 800124e:	2200      	movs	r2, #0
 8001250:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001252:	4b08      	ldr	r3, [pc, #32]	; (8001274 <MX_USART2_UART_Init+0x58>)
 8001254:	2200      	movs	r2, #0
 8001256:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001258:	4b06      	ldr	r3, [pc, #24]	; (8001274 <MX_USART2_UART_Init+0x58>)
 800125a:	2200      	movs	r2, #0
 800125c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800125e:	4805      	ldr	r0, [pc, #20]	; (8001274 <MX_USART2_UART_Init+0x58>)
 8001260:	f002 fd2c 	bl	8003cbc <HAL_UART_Init>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800126a:	f7ff fe7e 	bl	8000f6a <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800126e:	bf00      	nop
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	200000e0 	.word	0x200000e0
 8001278:	40004400 	.word	0x40004400

0800127c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b0ac      	sub	sp, #176	; 0xb0
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001284:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001288:	2200      	movs	r2, #0
 800128a:	601a      	str	r2, [r3, #0]
 800128c:	605a      	str	r2, [r3, #4]
 800128e:	609a      	str	r2, [r3, #8]
 8001290:	60da      	str	r2, [r3, #12]
 8001292:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001294:	f107 0314 	add.w	r3, r7, #20
 8001298:	2288      	movs	r2, #136	; 0x88
 800129a:	2100      	movs	r1, #0
 800129c:	4618      	mov	r0, r3
 800129e:	f003 fca9 	bl	8004bf4 <memset>
  if(uartHandle->Instance==USART2)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4a21      	ldr	r2, [pc, #132]	; (800132c <HAL_UART_MspInit+0xb0>)
 80012a8:	4293      	cmp	r3, r2
 80012aa:	d13b      	bne.n	8001324 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80012ac:	2302      	movs	r3, #2
 80012ae:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 80012b0:	2304      	movs	r3, #4
 80012b2:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012b4:	f107 0314 	add.w	r3, r7, #20
 80012b8:	4618      	mov	r0, r3
 80012ba:	f002 f843 	bl	8003344 <HAL_RCCEx_PeriphCLKConfig>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d001      	beq.n	80012c8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80012c4:	f7ff fe51 	bl	8000f6a <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80012c8:	4b19      	ldr	r3, [pc, #100]	; (8001330 <HAL_UART_MspInit+0xb4>)
 80012ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012cc:	4a18      	ldr	r2, [pc, #96]	; (8001330 <HAL_UART_MspInit+0xb4>)
 80012ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012d2:	6593      	str	r3, [r2, #88]	; 0x58
 80012d4:	4b16      	ldr	r3, [pc, #88]	; (8001330 <HAL_UART_MspInit+0xb4>)
 80012d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012dc:	613b      	str	r3, [r7, #16]
 80012de:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012e0:	4b13      	ldr	r3, [pc, #76]	; (8001330 <HAL_UART_MspInit+0xb4>)
 80012e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012e4:	4a12      	ldr	r2, [pc, #72]	; (8001330 <HAL_UART_MspInit+0xb4>)
 80012e6:	f043 0301 	orr.w	r3, r3, #1
 80012ea:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012ec:	4b10      	ldr	r3, [pc, #64]	; (8001330 <HAL_UART_MspInit+0xb4>)
 80012ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012f0:	f003 0301 	and.w	r3, r3, #1
 80012f4:	60fb      	str	r3, [r7, #12]
 80012f6:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80012f8:	230c      	movs	r3, #12
 80012fa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012fe:	2302      	movs	r3, #2
 8001300:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001304:	2300      	movs	r3, #0
 8001306:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800130a:	2303      	movs	r3, #3
 800130c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001310:	2307      	movs	r3, #7
 8001312:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001316:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800131a:	4619      	mov	r1, r3
 800131c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001320:	f000 f9b8 	bl	8001694 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001324:	bf00      	nop
 8001326:	37b0      	adds	r7, #176	; 0xb0
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	40004400 	.word	0x40004400
 8001330:	40021000 	.word	0x40021000

08001334 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001334:	f8df d034 	ldr.w	sp, [pc, #52]	; 800136c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001338:	f7ff ff5e 	bl	80011f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800133c:	480c      	ldr	r0, [pc, #48]	; (8001370 <LoopForever+0x6>)
  ldr r1, =_edata
 800133e:	490d      	ldr	r1, [pc, #52]	; (8001374 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001340:	4a0d      	ldr	r2, [pc, #52]	; (8001378 <LoopForever+0xe>)
  movs r3, #0
 8001342:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001344:	e002      	b.n	800134c <LoopCopyDataInit>

08001346 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001346:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001348:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800134a:	3304      	adds	r3, #4

0800134c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800134c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800134e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001350:	d3f9      	bcc.n	8001346 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001352:	4a0a      	ldr	r2, [pc, #40]	; (800137c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001354:	4c0a      	ldr	r4, [pc, #40]	; (8001380 <LoopForever+0x16>)
  movs r3, #0
 8001356:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001358:	e001      	b.n	800135e <LoopFillZerobss>

0800135a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800135a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800135c:	3204      	adds	r2, #4

0800135e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800135e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001360:	d3fb      	bcc.n	800135a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001362:	f003 fc9b 	bl	8004c9c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001366:	f7ff fd9b 	bl	8000ea0 <main>

0800136a <LoopForever>:

LoopForever:
    b LoopForever
 800136a:	e7fe      	b.n	800136a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800136c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001370:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001374:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001378:	08005878 	.word	0x08005878
  ldr r2, =_sbss
 800137c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001380:	200002b8 	.word	0x200002b8

08001384 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001384:	e7fe      	b.n	8001384 <ADC1_2_IRQHandler>
	...

08001388 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b082      	sub	sp, #8
 800138c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800138e:	2300      	movs	r3, #0
 8001390:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001392:	4b0c      	ldr	r3, [pc, #48]	; (80013c4 <HAL_Init+0x3c>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4a0b      	ldr	r2, [pc, #44]	; (80013c4 <HAL_Init+0x3c>)
 8001398:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800139c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800139e:	2003      	movs	r0, #3
 80013a0:	f000 f944 	bl	800162c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80013a4:	2000      	movs	r0, #0
 80013a6:	f000 f80f 	bl	80013c8 <HAL_InitTick>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d002      	beq.n	80013b6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80013b0:	2301      	movs	r3, #1
 80013b2:	71fb      	strb	r3, [r7, #7]
 80013b4:	e001      	b.n	80013ba <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80013b6:	f7ff fe2d 	bl	8001014 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80013ba:	79fb      	ldrb	r3, [r7, #7]
}
 80013bc:	4618      	mov	r0, r3
 80013be:	3708      	adds	r7, #8
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	40022000 	.word	0x40022000

080013c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b084      	sub	sp, #16
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80013d0:	2300      	movs	r3, #0
 80013d2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80013d4:	4b17      	ldr	r3, [pc, #92]	; (8001434 <HAL_InitTick+0x6c>)
 80013d6:	781b      	ldrb	r3, [r3, #0]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d023      	beq.n	8001424 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80013dc:	4b16      	ldr	r3, [pc, #88]	; (8001438 <HAL_InitTick+0x70>)
 80013de:	681a      	ldr	r2, [r3, #0]
 80013e0:	4b14      	ldr	r3, [pc, #80]	; (8001434 <HAL_InitTick+0x6c>)
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	4619      	mov	r1, r3
 80013e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80013ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80013f2:	4618      	mov	r0, r3
 80013f4:	f000 f941 	bl	800167a <HAL_SYSTICK_Config>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d10f      	bne.n	800141e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	2b0f      	cmp	r3, #15
 8001402:	d809      	bhi.n	8001418 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001404:	2200      	movs	r2, #0
 8001406:	6879      	ldr	r1, [r7, #4]
 8001408:	f04f 30ff 	mov.w	r0, #4294967295
 800140c:	f000 f919 	bl	8001642 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001410:	4a0a      	ldr	r2, [pc, #40]	; (800143c <HAL_InitTick+0x74>)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6013      	str	r3, [r2, #0]
 8001416:	e007      	b.n	8001428 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001418:	2301      	movs	r3, #1
 800141a:	73fb      	strb	r3, [r7, #15]
 800141c:	e004      	b.n	8001428 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800141e:	2301      	movs	r3, #1
 8001420:	73fb      	strb	r3, [r7, #15]
 8001422:	e001      	b.n	8001428 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001424:	2301      	movs	r3, #1
 8001426:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001428:	7bfb      	ldrb	r3, [r7, #15]
}
 800142a:	4618      	mov	r0, r3
 800142c:	3710      	adds	r7, #16
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	20000008 	.word	0x20000008
 8001438:	20000000 	.word	0x20000000
 800143c:	20000004 	.word	0x20000004

08001440 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001444:	4b06      	ldr	r3, [pc, #24]	; (8001460 <HAL_IncTick+0x20>)
 8001446:	781b      	ldrb	r3, [r3, #0]
 8001448:	461a      	mov	r2, r3
 800144a:	4b06      	ldr	r3, [pc, #24]	; (8001464 <HAL_IncTick+0x24>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4413      	add	r3, r2
 8001450:	4a04      	ldr	r2, [pc, #16]	; (8001464 <HAL_IncTick+0x24>)
 8001452:	6013      	str	r3, [r2, #0]
}
 8001454:	bf00      	nop
 8001456:	46bd      	mov	sp, r7
 8001458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145c:	4770      	bx	lr
 800145e:	bf00      	nop
 8001460:	20000008 	.word	0x20000008
 8001464:	20000168 	.word	0x20000168

08001468 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0
  return uwTick;
 800146c:	4b03      	ldr	r3, [pc, #12]	; (800147c <HAL_GetTick+0x14>)
 800146e:	681b      	ldr	r3, [r3, #0]
}
 8001470:	4618      	mov	r0, r3
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop
 800147c:	20000168 	.word	0x20000168

08001480 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b084      	sub	sp, #16
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001488:	f7ff ffee 	bl	8001468 <HAL_GetTick>
 800148c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001498:	d005      	beq.n	80014a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800149a:	4b0a      	ldr	r3, [pc, #40]	; (80014c4 <HAL_Delay+0x44>)
 800149c:	781b      	ldrb	r3, [r3, #0]
 800149e:	461a      	mov	r2, r3
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	4413      	add	r3, r2
 80014a4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80014a6:	bf00      	nop
 80014a8:	f7ff ffde 	bl	8001468 <HAL_GetTick>
 80014ac:	4602      	mov	r2, r0
 80014ae:	68bb      	ldr	r3, [r7, #8]
 80014b0:	1ad3      	subs	r3, r2, r3
 80014b2:	68fa      	ldr	r2, [r7, #12]
 80014b4:	429a      	cmp	r2, r3
 80014b6:	d8f7      	bhi.n	80014a8 <HAL_Delay+0x28>
  {
  }
}
 80014b8:	bf00      	nop
 80014ba:	bf00      	nop
 80014bc:	3710      	adds	r7, #16
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	20000008 	.word	0x20000008

080014c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b085      	sub	sp, #20
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	f003 0307 	and.w	r3, r3, #7
 80014d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014d8:	4b0c      	ldr	r3, [pc, #48]	; (800150c <__NVIC_SetPriorityGrouping+0x44>)
 80014da:	68db      	ldr	r3, [r3, #12]
 80014dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014de:	68ba      	ldr	r2, [r7, #8]
 80014e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80014e4:	4013      	ands	r3, r2
 80014e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014ec:	68bb      	ldr	r3, [r7, #8]
 80014ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80014f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014fa:	4a04      	ldr	r2, [pc, #16]	; (800150c <__NVIC_SetPriorityGrouping+0x44>)
 80014fc:	68bb      	ldr	r3, [r7, #8]
 80014fe:	60d3      	str	r3, [r2, #12]
}
 8001500:	bf00      	nop
 8001502:	3714      	adds	r7, #20
 8001504:	46bd      	mov	sp, r7
 8001506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150a:	4770      	bx	lr
 800150c:	e000ed00 	.word	0xe000ed00

08001510 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001514:	4b04      	ldr	r3, [pc, #16]	; (8001528 <__NVIC_GetPriorityGrouping+0x18>)
 8001516:	68db      	ldr	r3, [r3, #12]
 8001518:	0a1b      	lsrs	r3, r3, #8
 800151a:	f003 0307 	and.w	r3, r3, #7
}
 800151e:	4618      	mov	r0, r3
 8001520:	46bd      	mov	sp, r7
 8001522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001526:	4770      	bx	lr
 8001528:	e000ed00 	.word	0xe000ed00

0800152c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800152c:	b480      	push	{r7}
 800152e:	b083      	sub	sp, #12
 8001530:	af00      	add	r7, sp, #0
 8001532:	4603      	mov	r3, r0
 8001534:	6039      	str	r1, [r7, #0]
 8001536:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001538:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800153c:	2b00      	cmp	r3, #0
 800153e:	db0a      	blt.n	8001556 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	b2da      	uxtb	r2, r3
 8001544:	490c      	ldr	r1, [pc, #48]	; (8001578 <__NVIC_SetPriority+0x4c>)
 8001546:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800154a:	0112      	lsls	r2, r2, #4
 800154c:	b2d2      	uxtb	r2, r2
 800154e:	440b      	add	r3, r1
 8001550:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001554:	e00a      	b.n	800156c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	b2da      	uxtb	r2, r3
 800155a:	4908      	ldr	r1, [pc, #32]	; (800157c <__NVIC_SetPriority+0x50>)
 800155c:	79fb      	ldrb	r3, [r7, #7]
 800155e:	f003 030f 	and.w	r3, r3, #15
 8001562:	3b04      	subs	r3, #4
 8001564:	0112      	lsls	r2, r2, #4
 8001566:	b2d2      	uxtb	r2, r2
 8001568:	440b      	add	r3, r1
 800156a:	761a      	strb	r2, [r3, #24]
}
 800156c:	bf00      	nop
 800156e:	370c      	adds	r7, #12
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr
 8001578:	e000e100 	.word	0xe000e100
 800157c:	e000ed00 	.word	0xe000ed00

08001580 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001580:	b480      	push	{r7}
 8001582:	b089      	sub	sp, #36	; 0x24
 8001584:	af00      	add	r7, sp, #0
 8001586:	60f8      	str	r0, [r7, #12]
 8001588:	60b9      	str	r1, [r7, #8]
 800158a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	f003 0307 	and.w	r3, r3, #7
 8001592:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001594:	69fb      	ldr	r3, [r7, #28]
 8001596:	f1c3 0307 	rsb	r3, r3, #7
 800159a:	2b04      	cmp	r3, #4
 800159c:	bf28      	it	cs
 800159e:	2304      	movcs	r3, #4
 80015a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015a2:	69fb      	ldr	r3, [r7, #28]
 80015a4:	3304      	adds	r3, #4
 80015a6:	2b06      	cmp	r3, #6
 80015a8:	d902      	bls.n	80015b0 <NVIC_EncodePriority+0x30>
 80015aa:	69fb      	ldr	r3, [r7, #28]
 80015ac:	3b03      	subs	r3, #3
 80015ae:	e000      	b.n	80015b2 <NVIC_EncodePriority+0x32>
 80015b0:	2300      	movs	r3, #0
 80015b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015b4:	f04f 32ff 	mov.w	r2, #4294967295
 80015b8:	69bb      	ldr	r3, [r7, #24]
 80015ba:	fa02 f303 	lsl.w	r3, r2, r3
 80015be:	43da      	mvns	r2, r3
 80015c0:	68bb      	ldr	r3, [r7, #8]
 80015c2:	401a      	ands	r2, r3
 80015c4:	697b      	ldr	r3, [r7, #20]
 80015c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015c8:	f04f 31ff 	mov.w	r1, #4294967295
 80015cc:	697b      	ldr	r3, [r7, #20]
 80015ce:	fa01 f303 	lsl.w	r3, r1, r3
 80015d2:	43d9      	mvns	r1, r3
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015d8:	4313      	orrs	r3, r2
         );
}
 80015da:	4618      	mov	r0, r3
 80015dc:	3724      	adds	r7, #36	; 0x24
 80015de:	46bd      	mov	sp, r7
 80015e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e4:	4770      	bx	lr
	...

080015e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b082      	sub	sp, #8
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	3b01      	subs	r3, #1
 80015f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80015f8:	d301      	bcc.n	80015fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015fa:	2301      	movs	r3, #1
 80015fc:	e00f      	b.n	800161e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015fe:	4a0a      	ldr	r2, [pc, #40]	; (8001628 <SysTick_Config+0x40>)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	3b01      	subs	r3, #1
 8001604:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001606:	210f      	movs	r1, #15
 8001608:	f04f 30ff 	mov.w	r0, #4294967295
 800160c:	f7ff ff8e 	bl	800152c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001610:	4b05      	ldr	r3, [pc, #20]	; (8001628 <SysTick_Config+0x40>)
 8001612:	2200      	movs	r2, #0
 8001614:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001616:	4b04      	ldr	r3, [pc, #16]	; (8001628 <SysTick_Config+0x40>)
 8001618:	2207      	movs	r2, #7
 800161a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800161c:	2300      	movs	r3, #0
}
 800161e:	4618      	mov	r0, r3
 8001620:	3708      	adds	r7, #8
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	e000e010 	.word	0xe000e010

0800162c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b082      	sub	sp, #8
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001634:	6878      	ldr	r0, [r7, #4]
 8001636:	f7ff ff47 	bl	80014c8 <__NVIC_SetPriorityGrouping>
}
 800163a:	bf00      	nop
 800163c:	3708      	adds	r7, #8
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}

08001642 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001642:	b580      	push	{r7, lr}
 8001644:	b086      	sub	sp, #24
 8001646:	af00      	add	r7, sp, #0
 8001648:	4603      	mov	r3, r0
 800164a:	60b9      	str	r1, [r7, #8]
 800164c:	607a      	str	r2, [r7, #4]
 800164e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001650:	2300      	movs	r3, #0
 8001652:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001654:	f7ff ff5c 	bl	8001510 <__NVIC_GetPriorityGrouping>
 8001658:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800165a:	687a      	ldr	r2, [r7, #4]
 800165c:	68b9      	ldr	r1, [r7, #8]
 800165e:	6978      	ldr	r0, [r7, #20]
 8001660:	f7ff ff8e 	bl	8001580 <NVIC_EncodePriority>
 8001664:	4602      	mov	r2, r0
 8001666:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800166a:	4611      	mov	r1, r2
 800166c:	4618      	mov	r0, r3
 800166e:	f7ff ff5d 	bl	800152c <__NVIC_SetPriority>
}
 8001672:	bf00      	nop
 8001674:	3718      	adds	r7, #24
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}

0800167a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800167a:	b580      	push	{r7, lr}
 800167c:	b082      	sub	sp, #8
 800167e:	af00      	add	r7, sp, #0
 8001680:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001682:	6878      	ldr	r0, [r7, #4]
 8001684:	f7ff ffb0 	bl	80015e8 <SysTick_Config>
 8001688:	4603      	mov	r3, r0
}
 800168a:	4618      	mov	r0, r3
 800168c:	3708      	adds	r7, #8
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
	...

08001694 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001694:	b480      	push	{r7}
 8001696:	b087      	sub	sp, #28
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
 800169c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800169e:	2300      	movs	r3, #0
 80016a0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016a2:	e17f      	b.n	80019a4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	681a      	ldr	r2, [r3, #0]
 80016a8:	2101      	movs	r1, #1
 80016aa:	697b      	ldr	r3, [r7, #20]
 80016ac:	fa01 f303 	lsl.w	r3, r1, r3
 80016b0:	4013      	ands	r3, r2
 80016b2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	f000 8171 	beq.w	800199e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	f003 0303 	and.w	r3, r3, #3
 80016c4:	2b01      	cmp	r3, #1
 80016c6:	d005      	beq.n	80016d4 <HAL_GPIO_Init+0x40>
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	f003 0303 	and.w	r3, r3, #3
 80016d0:	2b02      	cmp	r3, #2
 80016d2:	d130      	bne.n	8001736 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	689b      	ldr	r3, [r3, #8]
 80016d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80016da:	697b      	ldr	r3, [r7, #20]
 80016dc:	005b      	lsls	r3, r3, #1
 80016de:	2203      	movs	r2, #3
 80016e0:	fa02 f303 	lsl.w	r3, r2, r3
 80016e4:	43db      	mvns	r3, r3
 80016e6:	693a      	ldr	r2, [r7, #16]
 80016e8:	4013      	ands	r3, r2
 80016ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	68da      	ldr	r2, [r3, #12]
 80016f0:	697b      	ldr	r3, [r7, #20]
 80016f2:	005b      	lsls	r3, r3, #1
 80016f4:	fa02 f303 	lsl.w	r3, r2, r3
 80016f8:	693a      	ldr	r2, [r7, #16]
 80016fa:	4313      	orrs	r3, r2
 80016fc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	693a      	ldr	r2, [r7, #16]
 8001702:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800170a:	2201      	movs	r2, #1
 800170c:	697b      	ldr	r3, [r7, #20]
 800170e:	fa02 f303 	lsl.w	r3, r2, r3
 8001712:	43db      	mvns	r3, r3
 8001714:	693a      	ldr	r2, [r7, #16]
 8001716:	4013      	ands	r3, r2
 8001718:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	091b      	lsrs	r3, r3, #4
 8001720:	f003 0201 	and.w	r2, r3, #1
 8001724:	697b      	ldr	r3, [r7, #20]
 8001726:	fa02 f303 	lsl.w	r3, r2, r3
 800172a:	693a      	ldr	r2, [r7, #16]
 800172c:	4313      	orrs	r3, r2
 800172e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	693a      	ldr	r2, [r7, #16]
 8001734:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	f003 0303 	and.w	r3, r3, #3
 800173e:	2b03      	cmp	r3, #3
 8001740:	d118      	bne.n	8001774 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001746:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001748:	2201      	movs	r2, #1
 800174a:	697b      	ldr	r3, [r7, #20]
 800174c:	fa02 f303 	lsl.w	r3, r2, r3
 8001750:	43db      	mvns	r3, r3
 8001752:	693a      	ldr	r2, [r7, #16]
 8001754:	4013      	ands	r3, r2
 8001756:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	08db      	lsrs	r3, r3, #3
 800175e:	f003 0201 	and.w	r2, r3, #1
 8001762:	697b      	ldr	r3, [r7, #20]
 8001764:	fa02 f303 	lsl.w	r3, r2, r3
 8001768:	693a      	ldr	r2, [r7, #16]
 800176a:	4313      	orrs	r3, r2
 800176c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	693a      	ldr	r2, [r7, #16]
 8001772:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	f003 0303 	and.w	r3, r3, #3
 800177c:	2b03      	cmp	r3, #3
 800177e:	d017      	beq.n	80017b0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	68db      	ldr	r3, [r3, #12]
 8001784:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001786:	697b      	ldr	r3, [r7, #20]
 8001788:	005b      	lsls	r3, r3, #1
 800178a:	2203      	movs	r2, #3
 800178c:	fa02 f303 	lsl.w	r3, r2, r3
 8001790:	43db      	mvns	r3, r3
 8001792:	693a      	ldr	r2, [r7, #16]
 8001794:	4013      	ands	r3, r2
 8001796:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	689a      	ldr	r2, [r3, #8]
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	005b      	lsls	r3, r3, #1
 80017a0:	fa02 f303 	lsl.w	r3, r2, r3
 80017a4:	693a      	ldr	r2, [r7, #16]
 80017a6:	4313      	orrs	r3, r2
 80017a8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	693a      	ldr	r2, [r7, #16]
 80017ae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	f003 0303 	and.w	r3, r3, #3
 80017b8:	2b02      	cmp	r3, #2
 80017ba:	d123      	bne.n	8001804 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	08da      	lsrs	r2, r3, #3
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	3208      	adds	r2, #8
 80017c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017c8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	f003 0307 	and.w	r3, r3, #7
 80017d0:	009b      	lsls	r3, r3, #2
 80017d2:	220f      	movs	r2, #15
 80017d4:	fa02 f303 	lsl.w	r3, r2, r3
 80017d8:	43db      	mvns	r3, r3
 80017da:	693a      	ldr	r2, [r7, #16]
 80017dc:	4013      	ands	r3, r2
 80017de:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	691a      	ldr	r2, [r3, #16]
 80017e4:	697b      	ldr	r3, [r7, #20]
 80017e6:	f003 0307 	and.w	r3, r3, #7
 80017ea:	009b      	lsls	r3, r3, #2
 80017ec:	fa02 f303 	lsl.w	r3, r2, r3
 80017f0:	693a      	ldr	r2, [r7, #16]
 80017f2:	4313      	orrs	r3, r2
 80017f4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80017f6:	697b      	ldr	r3, [r7, #20]
 80017f8:	08da      	lsrs	r2, r3, #3
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	3208      	adds	r2, #8
 80017fe:	6939      	ldr	r1, [r7, #16]
 8001800:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800180a:	697b      	ldr	r3, [r7, #20]
 800180c:	005b      	lsls	r3, r3, #1
 800180e:	2203      	movs	r2, #3
 8001810:	fa02 f303 	lsl.w	r3, r2, r3
 8001814:	43db      	mvns	r3, r3
 8001816:	693a      	ldr	r2, [r7, #16]
 8001818:	4013      	ands	r3, r2
 800181a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	f003 0203 	and.w	r2, r3, #3
 8001824:	697b      	ldr	r3, [r7, #20]
 8001826:	005b      	lsls	r3, r3, #1
 8001828:	fa02 f303 	lsl.w	r3, r2, r3
 800182c:	693a      	ldr	r2, [r7, #16]
 800182e:	4313      	orrs	r3, r2
 8001830:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	693a      	ldr	r2, [r7, #16]
 8001836:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	685b      	ldr	r3, [r3, #4]
 800183c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001840:	2b00      	cmp	r3, #0
 8001842:	f000 80ac 	beq.w	800199e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001846:	4b5f      	ldr	r3, [pc, #380]	; (80019c4 <HAL_GPIO_Init+0x330>)
 8001848:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800184a:	4a5e      	ldr	r2, [pc, #376]	; (80019c4 <HAL_GPIO_Init+0x330>)
 800184c:	f043 0301 	orr.w	r3, r3, #1
 8001850:	6613      	str	r3, [r2, #96]	; 0x60
 8001852:	4b5c      	ldr	r3, [pc, #368]	; (80019c4 <HAL_GPIO_Init+0x330>)
 8001854:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001856:	f003 0301 	and.w	r3, r3, #1
 800185a:	60bb      	str	r3, [r7, #8]
 800185c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800185e:	4a5a      	ldr	r2, [pc, #360]	; (80019c8 <HAL_GPIO_Init+0x334>)
 8001860:	697b      	ldr	r3, [r7, #20]
 8001862:	089b      	lsrs	r3, r3, #2
 8001864:	3302      	adds	r3, #2
 8001866:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800186a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800186c:	697b      	ldr	r3, [r7, #20]
 800186e:	f003 0303 	and.w	r3, r3, #3
 8001872:	009b      	lsls	r3, r3, #2
 8001874:	220f      	movs	r2, #15
 8001876:	fa02 f303 	lsl.w	r3, r2, r3
 800187a:	43db      	mvns	r3, r3
 800187c:	693a      	ldr	r2, [r7, #16]
 800187e:	4013      	ands	r3, r2
 8001880:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001888:	d025      	beq.n	80018d6 <HAL_GPIO_Init+0x242>
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	4a4f      	ldr	r2, [pc, #316]	; (80019cc <HAL_GPIO_Init+0x338>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d01f      	beq.n	80018d2 <HAL_GPIO_Init+0x23e>
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	4a4e      	ldr	r2, [pc, #312]	; (80019d0 <HAL_GPIO_Init+0x33c>)
 8001896:	4293      	cmp	r3, r2
 8001898:	d019      	beq.n	80018ce <HAL_GPIO_Init+0x23a>
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	4a4d      	ldr	r2, [pc, #308]	; (80019d4 <HAL_GPIO_Init+0x340>)
 800189e:	4293      	cmp	r3, r2
 80018a0:	d013      	beq.n	80018ca <HAL_GPIO_Init+0x236>
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	4a4c      	ldr	r2, [pc, #304]	; (80019d8 <HAL_GPIO_Init+0x344>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d00d      	beq.n	80018c6 <HAL_GPIO_Init+0x232>
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	4a4b      	ldr	r2, [pc, #300]	; (80019dc <HAL_GPIO_Init+0x348>)
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d007      	beq.n	80018c2 <HAL_GPIO_Init+0x22e>
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	4a4a      	ldr	r2, [pc, #296]	; (80019e0 <HAL_GPIO_Init+0x34c>)
 80018b6:	4293      	cmp	r3, r2
 80018b8:	d101      	bne.n	80018be <HAL_GPIO_Init+0x22a>
 80018ba:	2306      	movs	r3, #6
 80018bc:	e00c      	b.n	80018d8 <HAL_GPIO_Init+0x244>
 80018be:	2307      	movs	r3, #7
 80018c0:	e00a      	b.n	80018d8 <HAL_GPIO_Init+0x244>
 80018c2:	2305      	movs	r3, #5
 80018c4:	e008      	b.n	80018d8 <HAL_GPIO_Init+0x244>
 80018c6:	2304      	movs	r3, #4
 80018c8:	e006      	b.n	80018d8 <HAL_GPIO_Init+0x244>
 80018ca:	2303      	movs	r3, #3
 80018cc:	e004      	b.n	80018d8 <HAL_GPIO_Init+0x244>
 80018ce:	2302      	movs	r3, #2
 80018d0:	e002      	b.n	80018d8 <HAL_GPIO_Init+0x244>
 80018d2:	2301      	movs	r3, #1
 80018d4:	e000      	b.n	80018d8 <HAL_GPIO_Init+0x244>
 80018d6:	2300      	movs	r3, #0
 80018d8:	697a      	ldr	r2, [r7, #20]
 80018da:	f002 0203 	and.w	r2, r2, #3
 80018de:	0092      	lsls	r2, r2, #2
 80018e0:	4093      	lsls	r3, r2
 80018e2:	693a      	ldr	r2, [r7, #16]
 80018e4:	4313      	orrs	r3, r2
 80018e6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80018e8:	4937      	ldr	r1, [pc, #220]	; (80019c8 <HAL_GPIO_Init+0x334>)
 80018ea:	697b      	ldr	r3, [r7, #20]
 80018ec:	089b      	lsrs	r3, r3, #2
 80018ee:	3302      	adds	r3, #2
 80018f0:	693a      	ldr	r2, [r7, #16]
 80018f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80018f6:	4b3b      	ldr	r3, [pc, #236]	; (80019e4 <HAL_GPIO_Init+0x350>)
 80018f8:	689b      	ldr	r3, [r3, #8]
 80018fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	43db      	mvns	r3, r3
 8001900:	693a      	ldr	r2, [r7, #16]
 8001902:	4013      	ands	r3, r2
 8001904:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800190e:	2b00      	cmp	r3, #0
 8001910:	d003      	beq.n	800191a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001912:	693a      	ldr	r2, [r7, #16]
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	4313      	orrs	r3, r2
 8001918:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800191a:	4a32      	ldr	r2, [pc, #200]	; (80019e4 <HAL_GPIO_Init+0x350>)
 800191c:	693b      	ldr	r3, [r7, #16]
 800191e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001920:	4b30      	ldr	r3, [pc, #192]	; (80019e4 <HAL_GPIO_Init+0x350>)
 8001922:	68db      	ldr	r3, [r3, #12]
 8001924:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	43db      	mvns	r3, r3
 800192a:	693a      	ldr	r2, [r7, #16]
 800192c:	4013      	ands	r3, r2
 800192e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001938:	2b00      	cmp	r3, #0
 800193a:	d003      	beq.n	8001944 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800193c:	693a      	ldr	r2, [r7, #16]
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	4313      	orrs	r3, r2
 8001942:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001944:	4a27      	ldr	r2, [pc, #156]	; (80019e4 <HAL_GPIO_Init+0x350>)
 8001946:	693b      	ldr	r3, [r7, #16]
 8001948:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800194a:	4b26      	ldr	r3, [pc, #152]	; (80019e4 <HAL_GPIO_Init+0x350>)
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	43db      	mvns	r3, r3
 8001954:	693a      	ldr	r2, [r7, #16]
 8001956:	4013      	ands	r3, r2
 8001958:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001962:	2b00      	cmp	r3, #0
 8001964:	d003      	beq.n	800196e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001966:	693a      	ldr	r2, [r7, #16]
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	4313      	orrs	r3, r2
 800196c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800196e:	4a1d      	ldr	r2, [pc, #116]	; (80019e4 <HAL_GPIO_Init+0x350>)
 8001970:	693b      	ldr	r3, [r7, #16]
 8001972:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001974:	4b1b      	ldr	r3, [pc, #108]	; (80019e4 <HAL_GPIO_Init+0x350>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	43db      	mvns	r3, r3
 800197e:	693a      	ldr	r2, [r7, #16]
 8001980:	4013      	ands	r3, r2
 8001982:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	685b      	ldr	r3, [r3, #4]
 8001988:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800198c:	2b00      	cmp	r3, #0
 800198e:	d003      	beq.n	8001998 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001990:	693a      	ldr	r2, [r7, #16]
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	4313      	orrs	r3, r2
 8001996:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001998:	4a12      	ldr	r2, [pc, #72]	; (80019e4 <HAL_GPIO_Init+0x350>)
 800199a:	693b      	ldr	r3, [r7, #16]
 800199c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800199e:	697b      	ldr	r3, [r7, #20]
 80019a0:	3301      	adds	r3, #1
 80019a2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	681a      	ldr	r2, [r3, #0]
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	fa22 f303 	lsr.w	r3, r2, r3
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	f47f ae78 	bne.w	80016a4 <HAL_GPIO_Init+0x10>
  }
}
 80019b4:	bf00      	nop
 80019b6:	bf00      	nop
 80019b8:	371c      	adds	r7, #28
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr
 80019c2:	bf00      	nop
 80019c4:	40021000 	.word	0x40021000
 80019c8:	40010000 	.word	0x40010000
 80019cc:	48000400 	.word	0x48000400
 80019d0:	48000800 	.word	0x48000800
 80019d4:	48000c00 	.word	0x48000c00
 80019d8:	48001000 	.word	0x48001000
 80019dc:	48001400 	.word	0x48001400
 80019e0:	48001800 	.word	0x48001800
 80019e4:	40010400 	.word	0x40010400

080019e8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b085      	sub	sp, #20
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
 80019f0:	460b      	mov	r3, r1
 80019f2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	691a      	ldr	r2, [r3, #16]
 80019f8:	887b      	ldrh	r3, [r7, #2]
 80019fa:	4013      	ands	r3, r2
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d002      	beq.n	8001a06 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001a00:	2301      	movs	r3, #1
 8001a02:	73fb      	strb	r3, [r7, #15]
 8001a04:	e001      	b.n	8001a0a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001a06:	2300      	movs	r3, #0
 8001a08:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001a0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	3714      	adds	r7, #20
 8001a10:	46bd      	mov	sp, r7
 8001a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a16:	4770      	bx	lr

08001a18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b083      	sub	sp, #12
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
 8001a20:	460b      	mov	r3, r1
 8001a22:	807b      	strh	r3, [r7, #2]
 8001a24:	4613      	mov	r3, r2
 8001a26:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a28:	787b      	ldrb	r3, [r7, #1]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d003      	beq.n	8001a36 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001a2e:	887a      	ldrh	r2, [r7, #2]
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001a34:	e002      	b.n	8001a3c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001a36:	887a      	ldrh	r2, [r7, #2]
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001a3c:	bf00      	nop
 8001a3e:	370c      	adds	r7, #12
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr

08001a48 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b082      	sub	sp, #8
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d101      	bne.n	8001a5a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001a56:	2301      	movs	r3, #1
 8001a58:	e08d      	b.n	8001b76 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001a60:	b2db      	uxtb	r3, r3
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d106      	bne.n	8001a74 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	2200      	movs	r2, #0
 8001a6a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001a6e:	6878      	ldr	r0, [r7, #4]
 8001a70:	f7ff f9a4 	bl	8000dbc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2224      	movs	r2, #36	; 0x24
 8001a78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	681a      	ldr	r2, [r3, #0]
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f022 0201 	bic.w	r2, r2, #1
 8001a8a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	685a      	ldr	r2, [r3, #4]
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001a98:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	689a      	ldr	r2, [r3, #8]
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001aa8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	68db      	ldr	r3, [r3, #12]
 8001aae:	2b01      	cmp	r3, #1
 8001ab0:	d107      	bne.n	8001ac2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	689a      	ldr	r2, [r3, #8]
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001abe:	609a      	str	r2, [r3, #8]
 8001ac0:	e006      	b.n	8001ad0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	689a      	ldr	r2, [r3, #8]
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001ace:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	68db      	ldr	r3, [r3, #12]
 8001ad4:	2b02      	cmp	r3, #2
 8001ad6:	d108      	bne.n	8001aea <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	685a      	ldr	r2, [r3, #4]
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001ae6:	605a      	str	r2, [r3, #4]
 8001ae8:	e007      	b.n	8001afa <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	685a      	ldr	r2, [r3, #4]
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001af8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	687a      	ldr	r2, [r7, #4]
 8001b02:	6812      	ldr	r2, [r2, #0]
 8001b04:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001b08:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001b0c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	68da      	ldr	r2, [r3, #12]
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001b1c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	691a      	ldr	r2, [r3, #16]
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	695b      	ldr	r3, [r3, #20]
 8001b26:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	699b      	ldr	r3, [r3, #24]
 8001b2e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	430a      	orrs	r2, r1
 8001b36:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	69d9      	ldr	r1, [r3, #28]
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6a1a      	ldr	r2, [r3, #32]
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	430a      	orrs	r2, r1
 8001b46:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	681a      	ldr	r2, [r3, #0]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f042 0201 	orr.w	r2, r2, #1
 8001b56:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	2220      	movs	r2, #32
 8001b62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	2200      	movs	r2, #0
 8001b6a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2200      	movs	r2, #0
 8001b70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001b74:	2300      	movs	r3, #0
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	3708      	adds	r7, #8
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
	...

08001b80 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b088      	sub	sp, #32
 8001b84:	af02      	add	r7, sp, #8
 8001b86:	60f8      	str	r0, [r7, #12]
 8001b88:	4608      	mov	r0, r1
 8001b8a:	4611      	mov	r1, r2
 8001b8c:	461a      	mov	r2, r3
 8001b8e:	4603      	mov	r3, r0
 8001b90:	817b      	strh	r3, [r7, #10]
 8001b92:	460b      	mov	r3, r1
 8001b94:	813b      	strh	r3, [r7, #8]
 8001b96:	4613      	mov	r3, r2
 8001b98:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ba0:	b2db      	uxtb	r3, r3
 8001ba2:	2b20      	cmp	r3, #32
 8001ba4:	f040 80f9 	bne.w	8001d9a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001ba8:	6a3b      	ldr	r3, [r7, #32]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d002      	beq.n	8001bb4 <HAL_I2C_Mem_Write+0x34>
 8001bae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d105      	bne.n	8001bc0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001bba:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	e0ed      	b.n	8001d9c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001bc6:	2b01      	cmp	r3, #1
 8001bc8:	d101      	bne.n	8001bce <HAL_I2C_Mem_Write+0x4e>
 8001bca:	2302      	movs	r3, #2
 8001bcc:	e0e6      	b.n	8001d9c <HAL_I2C_Mem_Write+0x21c>
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001bd6:	f7ff fc47 	bl	8001468 <HAL_GetTick>
 8001bda:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	9300      	str	r3, [sp, #0]
 8001be0:	2319      	movs	r3, #25
 8001be2:	2201      	movs	r2, #1
 8001be4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001be8:	68f8      	ldr	r0, [r7, #12]
 8001bea:	f000 fac3 	bl	8002174 <I2C_WaitOnFlagUntilTimeout>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d001      	beq.n	8001bf8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	e0d1      	b.n	8001d9c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	2221      	movs	r2, #33	; 0x21
 8001bfc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	2240      	movs	r2, #64	; 0x40
 8001c04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	6a3a      	ldr	r2, [r7, #32]
 8001c12:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001c18:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001c20:	88f8      	ldrh	r0, [r7, #6]
 8001c22:	893a      	ldrh	r2, [r7, #8]
 8001c24:	8979      	ldrh	r1, [r7, #10]
 8001c26:	697b      	ldr	r3, [r7, #20]
 8001c28:	9301      	str	r3, [sp, #4]
 8001c2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c2c:	9300      	str	r3, [sp, #0]
 8001c2e:	4603      	mov	r3, r0
 8001c30:	68f8      	ldr	r0, [r7, #12]
 8001c32:	f000 f9d3 	bl	8001fdc <I2C_RequestMemoryWrite>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d005      	beq.n	8001c48 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	2200      	movs	r2, #0
 8001c40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8001c44:	2301      	movs	r3, #1
 8001c46:	e0a9      	b.n	8001d9c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c4c:	b29b      	uxth	r3, r3
 8001c4e:	2bff      	cmp	r3, #255	; 0xff
 8001c50:	d90e      	bls.n	8001c70 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	22ff      	movs	r2, #255	; 0xff
 8001c56:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c5c:	b2da      	uxtb	r2, r3
 8001c5e:	8979      	ldrh	r1, [r7, #10]
 8001c60:	2300      	movs	r3, #0
 8001c62:	9300      	str	r3, [sp, #0]
 8001c64:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001c68:	68f8      	ldr	r0, [r7, #12]
 8001c6a:	f000 fc3d 	bl	80024e8 <I2C_TransferConfig>
 8001c6e:	e00f      	b.n	8001c90 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c74:	b29a      	uxth	r2, r3
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c7e:	b2da      	uxtb	r2, r3
 8001c80:	8979      	ldrh	r1, [r7, #10]
 8001c82:	2300      	movs	r3, #0
 8001c84:	9300      	str	r3, [sp, #0]
 8001c86:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c8a:	68f8      	ldr	r0, [r7, #12]
 8001c8c:	f000 fc2c 	bl	80024e8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c90:	697a      	ldr	r2, [r7, #20]
 8001c92:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001c94:	68f8      	ldr	r0, [r7, #12]
 8001c96:	f000 fabc 	bl	8002212 <I2C_WaitOnTXISFlagUntilTimeout>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d001      	beq.n	8001ca4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	e07b      	b.n	8001d9c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ca8:	781a      	ldrb	r2, [r3, #0]
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cb4:	1c5a      	adds	r2, r3, #1
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001cbe:	b29b      	uxth	r3, r3
 8001cc0:	3b01      	subs	r3, #1
 8001cc2:	b29a      	uxth	r2, r3
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ccc:	3b01      	subs	r3, #1
 8001cce:	b29a      	uxth	r2, r3
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001cd8:	b29b      	uxth	r3, r3
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d034      	beq.n	8001d48 <HAL_I2C_Mem_Write+0x1c8>
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d130      	bne.n	8001d48 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001ce6:	697b      	ldr	r3, [r7, #20]
 8001ce8:	9300      	str	r3, [sp, #0]
 8001cea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cec:	2200      	movs	r2, #0
 8001cee:	2180      	movs	r1, #128	; 0x80
 8001cf0:	68f8      	ldr	r0, [r7, #12]
 8001cf2:	f000 fa3f 	bl	8002174 <I2C_WaitOnFlagUntilTimeout>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d001      	beq.n	8001d00 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	e04d      	b.n	8001d9c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d04:	b29b      	uxth	r3, r3
 8001d06:	2bff      	cmp	r3, #255	; 0xff
 8001d08:	d90e      	bls.n	8001d28 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	22ff      	movs	r2, #255	; 0xff
 8001d0e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d14:	b2da      	uxtb	r2, r3
 8001d16:	8979      	ldrh	r1, [r7, #10]
 8001d18:	2300      	movs	r3, #0
 8001d1a:	9300      	str	r3, [sp, #0]
 8001d1c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001d20:	68f8      	ldr	r0, [r7, #12]
 8001d22:	f000 fbe1 	bl	80024e8 <I2C_TransferConfig>
 8001d26:	e00f      	b.n	8001d48 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d2c:	b29a      	uxth	r2, r3
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d36:	b2da      	uxtb	r2, r3
 8001d38:	8979      	ldrh	r1, [r7, #10]
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	9300      	str	r3, [sp, #0]
 8001d3e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d42:	68f8      	ldr	r0, [r7, #12]
 8001d44:	f000 fbd0 	bl	80024e8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d4c:	b29b      	uxth	r3, r3
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d19e      	bne.n	8001c90 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001d52:	697a      	ldr	r2, [r7, #20]
 8001d54:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001d56:	68f8      	ldr	r0, [r7, #12]
 8001d58:	f000 faa2 	bl	80022a0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d001      	beq.n	8001d66 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8001d62:	2301      	movs	r3, #1
 8001d64:	e01a      	b.n	8001d9c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	2220      	movs	r2, #32
 8001d6c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	6859      	ldr	r1, [r3, #4]
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	681a      	ldr	r2, [r3, #0]
 8001d78:	4b0a      	ldr	r3, [pc, #40]	; (8001da4 <HAL_I2C_Mem_Write+0x224>)
 8001d7a:	400b      	ands	r3, r1
 8001d7c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	2220      	movs	r2, #32
 8001d82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	2200      	movs	r2, #0
 8001d8a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	2200      	movs	r2, #0
 8001d92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001d96:	2300      	movs	r3, #0
 8001d98:	e000      	b.n	8001d9c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8001d9a:	2302      	movs	r3, #2
  }
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	3718      	adds	r7, #24
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}
 8001da4:	fe00e800 	.word	0xfe00e800

08001da8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b088      	sub	sp, #32
 8001dac:	af02      	add	r7, sp, #8
 8001dae:	60f8      	str	r0, [r7, #12]
 8001db0:	4608      	mov	r0, r1
 8001db2:	4611      	mov	r1, r2
 8001db4:	461a      	mov	r2, r3
 8001db6:	4603      	mov	r3, r0
 8001db8:	817b      	strh	r3, [r7, #10]
 8001dba:	460b      	mov	r3, r1
 8001dbc:	813b      	strh	r3, [r7, #8]
 8001dbe:	4613      	mov	r3, r2
 8001dc0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001dc8:	b2db      	uxtb	r3, r3
 8001dca:	2b20      	cmp	r3, #32
 8001dcc:	f040 80fd 	bne.w	8001fca <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8001dd0:	6a3b      	ldr	r3, [r7, #32]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d002      	beq.n	8001ddc <HAL_I2C_Mem_Read+0x34>
 8001dd6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d105      	bne.n	8001de8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001de2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001de4:	2301      	movs	r3, #1
 8001de6:	e0f1      	b.n	8001fcc <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001dee:	2b01      	cmp	r3, #1
 8001df0:	d101      	bne.n	8001df6 <HAL_I2C_Mem_Read+0x4e>
 8001df2:	2302      	movs	r3, #2
 8001df4:	e0ea      	b.n	8001fcc <HAL_I2C_Mem_Read+0x224>
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	2201      	movs	r2, #1
 8001dfa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001dfe:	f7ff fb33 	bl	8001468 <HAL_GetTick>
 8001e02:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	9300      	str	r3, [sp, #0]
 8001e08:	2319      	movs	r3, #25
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001e10:	68f8      	ldr	r0, [r7, #12]
 8001e12:	f000 f9af 	bl	8002174 <I2C_WaitOnFlagUntilTimeout>
 8001e16:	4603      	mov	r3, r0
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d001      	beq.n	8001e20 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	e0d5      	b.n	8001fcc <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	2222      	movs	r2, #34	; 0x22
 8001e24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	2240      	movs	r2, #64	; 0x40
 8001e2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	2200      	movs	r2, #0
 8001e34:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	6a3a      	ldr	r2, [r7, #32]
 8001e3a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001e40:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	2200      	movs	r2, #0
 8001e46:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001e48:	88f8      	ldrh	r0, [r7, #6]
 8001e4a:	893a      	ldrh	r2, [r7, #8]
 8001e4c:	8979      	ldrh	r1, [r7, #10]
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	9301      	str	r3, [sp, #4]
 8001e52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e54:	9300      	str	r3, [sp, #0]
 8001e56:	4603      	mov	r3, r0
 8001e58:	68f8      	ldr	r0, [r7, #12]
 8001e5a:	f000 f913 	bl	8002084 <I2C_RequestMemoryRead>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d005      	beq.n	8001e70 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	2200      	movs	r2, #0
 8001e68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	e0ad      	b.n	8001fcc <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e74:	b29b      	uxth	r3, r3
 8001e76:	2bff      	cmp	r3, #255	; 0xff
 8001e78:	d90e      	bls.n	8001e98 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	22ff      	movs	r2, #255	; 0xff
 8001e7e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e84:	b2da      	uxtb	r2, r3
 8001e86:	8979      	ldrh	r1, [r7, #10]
 8001e88:	4b52      	ldr	r3, [pc, #328]	; (8001fd4 <HAL_I2C_Mem_Read+0x22c>)
 8001e8a:	9300      	str	r3, [sp, #0]
 8001e8c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001e90:	68f8      	ldr	r0, [r7, #12]
 8001e92:	f000 fb29 	bl	80024e8 <I2C_TransferConfig>
 8001e96:	e00f      	b.n	8001eb8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e9c:	b29a      	uxth	r2, r3
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ea6:	b2da      	uxtb	r2, r3
 8001ea8:	8979      	ldrh	r1, [r7, #10]
 8001eaa:	4b4a      	ldr	r3, [pc, #296]	; (8001fd4 <HAL_I2C_Mem_Read+0x22c>)
 8001eac:	9300      	str	r3, [sp, #0]
 8001eae:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001eb2:	68f8      	ldr	r0, [r7, #12]
 8001eb4:	f000 fb18 	bl	80024e8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	9300      	str	r3, [sp, #0]
 8001ebc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	2104      	movs	r1, #4
 8001ec2:	68f8      	ldr	r0, [r7, #12]
 8001ec4:	f000 f956 	bl	8002174 <I2C_WaitOnFlagUntilTimeout>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d001      	beq.n	8001ed2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	e07c      	b.n	8001fcc <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001edc:	b2d2      	uxtb	r2, r2
 8001ede:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ee4:	1c5a      	adds	r2, r3, #1
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001eee:	3b01      	subs	r3, #1
 8001ef0:	b29a      	uxth	r2, r3
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001efa:	b29b      	uxth	r3, r3
 8001efc:	3b01      	subs	r3, #1
 8001efe:	b29a      	uxth	r2, r3
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f08:	b29b      	uxth	r3, r3
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d034      	beq.n	8001f78 <HAL_I2C_Mem_Read+0x1d0>
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d130      	bne.n	8001f78 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001f16:	697b      	ldr	r3, [r7, #20]
 8001f18:	9300      	str	r3, [sp, #0]
 8001f1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	2180      	movs	r1, #128	; 0x80
 8001f20:	68f8      	ldr	r0, [r7, #12]
 8001f22:	f000 f927 	bl	8002174 <I2C_WaitOnFlagUntilTimeout>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d001      	beq.n	8001f30 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	e04d      	b.n	8001fcc <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f34:	b29b      	uxth	r3, r3
 8001f36:	2bff      	cmp	r3, #255	; 0xff
 8001f38:	d90e      	bls.n	8001f58 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	22ff      	movs	r2, #255	; 0xff
 8001f3e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f44:	b2da      	uxtb	r2, r3
 8001f46:	8979      	ldrh	r1, [r7, #10]
 8001f48:	2300      	movs	r3, #0
 8001f4a:	9300      	str	r3, [sp, #0]
 8001f4c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001f50:	68f8      	ldr	r0, [r7, #12]
 8001f52:	f000 fac9 	bl	80024e8 <I2C_TransferConfig>
 8001f56:	e00f      	b.n	8001f78 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f5c:	b29a      	uxth	r2, r3
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f66:	b2da      	uxtb	r2, r3
 8001f68:	8979      	ldrh	r1, [r7, #10]
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	9300      	str	r3, [sp, #0]
 8001f6e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001f72:	68f8      	ldr	r0, [r7, #12]
 8001f74:	f000 fab8 	bl	80024e8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f7c:	b29b      	uxth	r3, r3
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d19a      	bne.n	8001eb8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f82:	697a      	ldr	r2, [r7, #20]
 8001f84:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001f86:	68f8      	ldr	r0, [r7, #12]
 8001f88:	f000 f98a 	bl	80022a0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d001      	beq.n	8001f96 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8001f92:	2301      	movs	r3, #1
 8001f94:	e01a      	b.n	8001fcc <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	2220      	movs	r2, #32
 8001f9c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	6859      	ldr	r1, [r3, #4]
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	681a      	ldr	r2, [r3, #0]
 8001fa8:	4b0b      	ldr	r3, [pc, #44]	; (8001fd8 <HAL_I2C_Mem_Read+0x230>)
 8001faa:	400b      	ands	r3, r1
 8001fac:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	2220      	movs	r2, #32
 8001fb2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	2200      	movs	r2, #0
 8001fba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	e000      	b.n	8001fcc <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8001fca:	2302      	movs	r3, #2
  }
}
 8001fcc:	4618      	mov	r0, r3
 8001fce:	3718      	adds	r7, #24
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd80      	pop	{r7, pc}
 8001fd4:	80002400 	.word	0x80002400
 8001fd8:	fe00e800 	.word	0xfe00e800

08001fdc <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b086      	sub	sp, #24
 8001fe0:	af02      	add	r7, sp, #8
 8001fe2:	60f8      	str	r0, [r7, #12]
 8001fe4:	4608      	mov	r0, r1
 8001fe6:	4611      	mov	r1, r2
 8001fe8:	461a      	mov	r2, r3
 8001fea:	4603      	mov	r3, r0
 8001fec:	817b      	strh	r3, [r7, #10]
 8001fee:	460b      	mov	r3, r1
 8001ff0:	813b      	strh	r3, [r7, #8]
 8001ff2:	4613      	mov	r3, r2
 8001ff4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001ff6:	88fb      	ldrh	r3, [r7, #6]
 8001ff8:	b2da      	uxtb	r2, r3
 8001ffa:	8979      	ldrh	r1, [r7, #10]
 8001ffc:	4b20      	ldr	r3, [pc, #128]	; (8002080 <I2C_RequestMemoryWrite+0xa4>)
 8001ffe:	9300      	str	r3, [sp, #0]
 8002000:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002004:	68f8      	ldr	r0, [r7, #12]
 8002006:	f000 fa6f 	bl	80024e8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800200a:	69fa      	ldr	r2, [r7, #28]
 800200c:	69b9      	ldr	r1, [r7, #24]
 800200e:	68f8      	ldr	r0, [r7, #12]
 8002010:	f000 f8ff 	bl	8002212 <I2C_WaitOnTXISFlagUntilTimeout>
 8002014:	4603      	mov	r3, r0
 8002016:	2b00      	cmp	r3, #0
 8002018:	d001      	beq.n	800201e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800201a:	2301      	movs	r3, #1
 800201c:	e02c      	b.n	8002078 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800201e:	88fb      	ldrh	r3, [r7, #6]
 8002020:	2b01      	cmp	r3, #1
 8002022:	d105      	bne.n	8002030 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002024:	893b      	ldrh	r3, [r7, #8]
 8002026:	b2da      	uxtb	r2, r3
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	629a      	str	r2, [r3, #40]	; 0x28
 800202e:	e015      	b.n	800205c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002030:	893b      	ldrh	r3, [r7, #8]
 8002032:	0a1b      	lsrs	r3, r3, #8
 8002034:	b29b      	uxth	r3, r3
 8002036:	b2da      	uxtb	r2, r3
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800203e:	69fa      	ldr	r2, [r7, #28]
 8002040:	69b9      	ldr	r1, [r7, #24]
 8002042:	68f8      	ldr	r0, [r7, #12]
 8002044:	f000 f8e5 	bl	8002212 <I2C_WaitOnTXISFlagUntilTimeout>
 8002048:	4603      	mov	r3, r0
 800204a:	2b00      	cmp	r3, #0
 800204c:	d001      	beq.n	8002052 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800204e:	2301      	movs	r3, #1
 8002050:	e012      	b.n	8002078 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002052:	893b      	ldrh	r3, [r7, #8]
 8002054:	b2da      	uxtb	r2, r3
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800205c:	69fb      	ldr	r3, [r7, #28]
 800205e:	9300      	str	r3, [sp, #0]
 8002060:	69bb      	ldr	r3, [r7, #24]
 8002062:	2200      	movs	r2, #0
 8002064:	2180      	movs	r1, #128	; 0x80
 8002066:	68f8      	ldr	r0, [r7, #12]
 8002068:	f000 f884 	bl	8002174 <I2C_WaitOnFlagUntilTimeout>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d001      	beq.n	8002076 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e000      	b.n	8002078 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002076:	2300      	movs	r3, #0
}
 8002078:	4618      	mov	r0, r3
 800207a:	3710      	adds	r7, #16
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}
 8002080:	80002000 	.word	0x80002000

08002084 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b086      	sub	sp, #24
 8002088:	af02      	add	r7, sp, #8
 800208a:	60f8      	str	r0, [r7, #12]
 800208c:	4608      	mov	r0, r1
 800208e:	4611      	mov	r1, r2
 8002090:	461a      	mov	r2, r3
 8002092:	4603      	mov	r3, r0
 8002094:	817b      	strh	r3, [r7, #10]
 8002096:	460b      	mov	r3, r1
 8002098:	813b      	strh	r3, [r7, #8]
 800209a:	4613      	mov	r3, r2
 800209c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800209e:	88fb      	ldrh	r3, [r7, #6]
 80020a0:	b2da      	uxtb	r2, r3
 80020a2:	8979      	ldrh	r1, [r7, #10]
 80020a4:	4b20      	ldr	r3, [pc, #128]	; (8002128 <I2C_RequestMemoryRead+0xa4>)
 80020a6:	9300      	str	r3, [sp, #0]
 80020a8:	2300      	movs	r3, #0
 80020aa:	68f8      	ldr	r0, [r7, #12]
 80020ac:	f000 fa1c 	bl	80024e8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80020b0:	69fa      	ldr	r2, [r7, #28]
 80020b2:	69b9      	ldr	r1, [r7, #24]
 80020b4:	68f8      	ldr	r0, [r7, #12]
 80020b6:	f000 f8ac 	bl	8002212 <I2C_WaitOnTXISFlagUntilTimeout>
 80020ba:	4603      	mov	r3, r0
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d001      	beq.n	80020c4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80020c0:	2301      	movs	r3, #1
 80020c2:	e02c      	b.n	800211e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80020c4:	88fb      	ldrh	r3, [r7, #6]
 80020c6:	2b01      	cmp	r3, #1
 80020c8:	d105      	bne.n	80020d6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80020ca:	893b      	ldrh	r3, [r7, #8]
 80020cc:	b2da      	uxtb	r2, r3
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	629a      	str	r2, [r3, #40]	; 0x28
 80020d4:	e015      	b.n	8002102 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80020d6:	893b      	ldrh	r3, [r7, #8]
 80020d8:	0a1b      	lsrs	r3, r3, #8
 80020da:	b29b      	uxth	r3, r3
 80020dc:	b2da      	uxtb	r2, r3
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80020e4:	69fa      	ldr	r2, [r7, #28]
 80020e6:	69b9      	ldr	r1, [r7, #24]
 80020e8:	68f8      	ldr	r0, [r7, #12]
 80020ea:	f000 f892 	bl	8002212 <I2C_WaitOnTXISFlagUntilTimeout>
 80020ee:	4603      	mov	r3, r0
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d001      	beq.n	80020f8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80020f4:	2301      	movs	r3, #1
 80020f6:	e012      	b.n	800211e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80020f8:	893b      	ldrh	r3, [r7, #8]
 80020fa:	b2da      	uxtb	r2, r3
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002102:	69fb      	ldr	r3, [r7, #28]
 8002104:	9300      	str	r3, [sp, #0]
 8002106:	69bb      	ldr	r3, [r7, #24]
 8002108:	2200      	movs	r2, #0
 800210a:	2140      	movs	r1, #64	; 0x40
 800210c:	68f8      	ldr	r0, [r7, #12]
 800210e:	f000 f831 	bl	8002174 <I2C_WaitOnFlagUntilTimeout>
 8002112:	4603      	mov	r3, r0
 8002114:	2b00      	cmp	r3, #0
 8002116:	d001      	beq.n	800211c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002118:	2301      	movs	r3, #1
 800211a:	e000      	b.n	800211e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800211c:	2300      	movs	r3, #0
}
 800211e:	4618      	mov	r0, r3
 8002120:	3710      	adds	r7, #16
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	80002000 	.word	0x80002000

0800212c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800212c:	b480      	push	{r7}
 800212e:	b083      	sub	sp, #12
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	699b      	ldr	r3, [r3, #24]
 800213a:	f003 0302 	and.w	r3, r3, #2
 800213e:	2b02      	cmp	r3, #2
 8002140:	d103      	bne.n	800214a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	2200      	movs	r2, #0
 8002148:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	699b      	ldr	r3, [r3, #24]
 8002150:	f003 0301 	and.w	r3, r3, #1
 8002154:	2b01      	cmp	r3, #1
 8002156:	d007      	beq.n	8002168 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	699a      	ldr	r2, [r3, #24]
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f042 0201 	orr.w	r2, r2, #1
 8002166:	619a      	str	r2, [r3, #24]
  }
}
 8002168:	bf00      	nop
 800216a:	370c      	adds	r7, #12
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr

08002174 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b084      	sub	sp, #16
 8002178:	af00      	add	r7, sp, #0
 800217a:	60f8      	str	r0, [r7, #12]
 800217c:	60b9      	str	r1, [r7, #8]
 800217e:	603b      	str	r3, [r7, #0]
 8002180:	4613      	mov	r3, r2
 8002182:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002184:	e031      	b.n	80021ea <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	f1b3 3fff 	cmp.w	r3, #4294967295
 800218c:	d02d      	beq.n	80021ea <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800218e:	f7ff f96b 	bl	8001468 <HAL_GetTick>
 8002192:	4602      	mov	r2, r0
 8002194:	69bb      	ldr	r3, [r7, #24]
 8002196:	1ad3      	subs	r3, r2, r3
 8002198:	683a      	ldr	r2, [r7, #0]
 800219a:	429a      	cmp	r2, r3
 800219c:	d302      	bcc.n	80021a4 <I2C_WaitOnFlagUntilTimeout+0x30>
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d122      	bne.n	80021ea <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	699a      	ldr	r2, [r3, #24]
 80021aa:	68bb      	ldr	r3, [r7, #8]
 80021ac:	4013      	ands	r3, r2
 80021ae:	68ba      	ldr	r2, [r7, #8]
 80021b0:	429a      	cmp	r2, r3
 80021b2:	bf0c      	ite	eq
 80021b4:	2301      	moveq	r3, #1
 80021b6:	2300      	movne	r3, #0
 80021b8:	b2db      	uxtb	r3, r3
 80021ba:	461a      	mov	r2, r3
 80021bc:	79fb      	ldrb	r3, [r7, #7]
 80021be:	429a      	cmp	r2, r3
 80021c0:	d113      	bne.n	80021ea <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021c6:	f043 0220 	orr.w	r2, r3, #32
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	2220      	movs	r2, #32
 80021d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	2200      	movs	r2, #0
 80021da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	2200      	movs	r2, #0
 80021e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 80021e6:	2301      	movs	r3, #1
 80021e8:	e00f      	b.n	800220a <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	699a      	ldr	r2, [r3, #24]
 80021f0:	68bb      	ldr	r3, [r7, #8]
 80021f2:	4013      	ands	r3, r2
 80021f4:	68ba      	ldr	r2, [r7, #8]
 80021f6:	429a      	cmp	r2, r3
 80021f8:	bf0c      	ite	eq
 80021fa:	2301      	moveq	r3, #1
 80021fc:	2300      	movne	r3, #0
 80021fe:	b2db      	uxtb	r3, r3
 8002200:	461a      	mov	r2, r3
 8002202:	79fb      	ldrb	r3, [r7, #7]
 8002204:	429a      	cmp	r2, r3
 8002206:	d0be      	beq.n	8002186 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002208:	2300      	movs	r3, #0
}
 800220a:	4618      	mov	r0, r3
 800220c:	3710      	adds	r7, #16
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}

08002212 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002212:	b580      	push	{r7, lr}
 8002214:	b084      	sub	sp, #16
 8002216:	af00      	add	r7, sp, #0
 8002218:	60f8      	str	r0, [r7, #12]
 800221a:	60b9      	str	r1, [r7, #8]
 800221c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800221e:	e033      	b.n	8002288 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002220:	687a      	ldr	r2, [r7, #4]
 8002222:	68b9      	ldr	r1, [r7, #8]
 8002224:	68f8      	ldr	r0, [r7, #12]
 8002226:	f000 f87f 	bl	8002328 <I2C_IsErrorOccurred>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d001      	beq.n	8002234 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002230:	2301      	movs	r3, #1
 8002232:	e031      	b.n	8002298 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002234:	68bb      	ldr	r3, [r7, #8]
 8002236:	f1b3 3fff 	cmp.w	r3, #4294967295
 800223a:	d025      	beq.n	8002288 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800223c:	f7ff f914 	bl	8001468 <HAL_GetTick>
 8002240:	4602      	mov	r2, r0
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	68ba      	ldr	r2, [r7, #8]
 8002248:	429a      	cmp	r2, r3
 800224a:	d302      	bcc.n	8002252 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800224c:	68bb      	ldr	r3, [r7, #8]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d11a      	bne.n	8002288 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	699b      	ldr	r3, [r3, #24]
 8002258:	f003 0302 	and.w	r3, r3, #2
 800225c:	2b02      	cmp	r3, #2
 800225e:	d013      	beq.n	8002288 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002264:	f043 0220 	orr.w	r2, r3, #32
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	2220      	movs	r2, #32
 8002270:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	2200      	movs	r2, #0
 8002278:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	2200      	movs	r2, #0
 8002280:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002284:	2301      	movs	r3, #1
 8002286:	e007      	b.n	8002298 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	699b      	ldr	r3, [r3, #24]
 800228e:	f003 0302 	and.w	r3, r3, #2
 8002292:	2b02      	cmp	r3, #2
 8002294:	d1c4      	bne.n	8002220 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002296:	2300      	movs	r3, #0
}
 8002298:	4618      	mov	r0, r3
 800229a:	3710      	adds	r7, #16
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}

080022a0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b084      	sub	sp, #16
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	60f8      	str	r0, [r7, #12]
 80022a8:	60b9      	str	r1, [r7, #8]
 80022aa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80022ac:	e02f      	b.n	800230e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80022ae:	687a      	ldr	r2, [r7, #4]
 80022b0:	68b9      	ldr	r1, [r7, #8]
 80022b2:	68f8      	ldr	r0, [r7, #12]
 80022b4:	f000 f838 	bl	8002328 <I2C_IsErrorOccurred>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d001      	beq.n	80022c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80022be:	2301      	movs	r3, #1
 80022c0:	e02d      	b.n	800231e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022c2:	f7ff f8d1 	bl	8001468 <HAL_GetTick>
 80022c6:	4602      	mov	r2, r0
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	1ad3      	subs	r3, r2, r3
 80022cc:	68ba      	ldr	r2, [r7, #8]
 80022ce:	429a      	cmp	r2, r3
 80022d0:	d302      	bcc.n	80022d8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80022d2:	68bb      	ldr	r3, [r7, #8]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d11a      	bne.n	800230e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	699b      	ldr	r3, [r3, #24]
 80022de:	f003 0320 	and.w	r3, r3, #32
 80022e2:	2b20      	cmp	r3, #32
 80022e4:	d013      	beq.n	800230e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ea:	f043 0220 	orr.w	r2, r3, #32
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	2220      	movs	r2, #32
 80022f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	2200      	movs	r2, #0
 80022fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	2200      	movs	r2, #0
 8002306:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800230a:	2301      	movs	r3, #1
 800230c:	e007      	b.n	800231e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	699b      	ldr	r3, [r3, #24]
 8002314:	f003 0320 	and.w	r3, r3, #32
 8002318:	2b20      	cmp	r3, #32
 800231a:	d1c8      	bne.n	80022ae <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800231c:	2300      	movs	r3, #0
}
 800231e:	4618      	mov	r0, r3
 8002320:	3710      	adds	r7, #16
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}
	...

08002328 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b08a      	sub	sp, #40	; 0x28
 800232c:	af00      	add	r7, sp, #0
 800232e:	60f8      	str	r0, [r7, #12]
 8002330:	60b9      	str	r1, [r7, #8]
 8002332:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002334:	2300      	movs	r3, #0
 8002336:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	699b      	ldr	r3, [r3, #24]
 8002340:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002342:	2300      	movs	r3, #0
 8002344:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800234a:	69bb      	ldr	r3, [r7, #24]
 800234c:	f003 0310 	and.w	r3, r3, #16
 8002350:	2b00      	cmp	r3, #0
 8002352:	d068      	beq.n	8002426 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	2210      	movs	r2, #16
 800235a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800235c:	e049      	b.n	80023f2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800235e:	68bb      	ldr	r3, [r7, #8]
 8002360:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002364:	d045      	beq.n	80023f2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002366:	f7ff f87f 	bl	8001468 <HAL_GetTick>
 800236a:	4602      	mov	r2, r0
 800236c:	69fb      	ldr	r3, [r7, #28]
 800236e:	1ad3      	subs	r3, r2, r3
 8002370:	68ba      	ldr	r2, [r7, #8]
 8002372:	429a      	cmp	r2, r3
 8002374:	d302      	bcc.n	800237c <I2C_IsErrorOccurred+0x54>
 8002376:	68bb      	ldr	r3, [r7, #8]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d13a      	bne.n	80023f2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002386:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800238e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	699b      	ldr	r3, [r3, #24]
 8002396:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800239a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800239e:	d121      	bne.n	80023e4 <I2C_IsErrorOccurred+0xbc>
 80023a0:	697b      	ldr	r3, [r7, #20]
 80023a2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80023a6:	d01d      	beq.n	80023e4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80023a8:	7cfb      	ldrb	r3, [r7, #19]
 80023aa:	2b20      	cmp	r3, #32
 80023ac:	d01a      	beq.n	80023e4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	685a      	ldr	r2, [r3, #4]
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80023bc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80023be:	f7ff f853 	bl	8001468 <HAL_GetTick>
 80023c2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80023c4:	e00e      	b.n	80023e4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80023c6:	f7ff f84f 	bl	8001468 <HAL_GetTick>
 80023ca:	4602      	mov	r2, r0
 80023cc:	69fb      	ldr	r3, [r7, #28]
 80023ce:	1ad3      	subs	r3, r2, r3
 80023d0:	2b19      	cmp	r3, #25
 80023d2:	d907      	bls.n	80023e4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80023d4:	6a3b      	ldr	r3, [r7, #32]
 80023d6:	f043 0320 	orr.w	r3, r3, #32
 80023da:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80023dc:	2301      	movs	r3, #1
 80023de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 80023e2:	e006      	b.n	80023f2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	699b      	ldr	r3, [r3, #24]
 80023ea:	f003 0320 	and.w	r3, r3, #32
 80023ee:	2b20      	cmp	r3, #32
 80023f0:	d1e9      	bne.n	80023c6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	699b      	ldr	r3, [r3, #24]
 80023f8:	f003 0320 	and.w	r3, r3, #32
 80023fc:	2b20      	cmp	r3, #32
 80023fe:	d003      	beq.n	8002408 <I2C_IsErrorOccurred+0xe0>
 8002400:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002404:	2b00      	cmp	r3, #0
 8002406:	d0aa      	beq.n	800235e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002408:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800240c:	2b00      	cmp	r3, #0
 800240e:	d103      	bne.n	8002418 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	2220      	movs	r2, #32
 8002416:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002418:	6a3b      	ldr	r3, [r7, #32]
 800241a:	f043 0304 	orr.w	r3, r3, #4
 800241e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002420:	2301      	movs	r3, #1
 8002422:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	699b      	ldr	r3, [r3, #24]
 800242c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800242e:	69bb      	ldr	r3, [r7, #24]
 8002430:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002434:	2b00      	cmp	r3, #0
 8002436:	d00b      	beq.n	8002450 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002438:	6a3b      	ldr	r3, [r7, #32]
 800243a:	f043 0301 	orr.w	r3, r3, #1
 800243e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002448:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800244a:	2301      	movs	r3, #1
 800244c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002450:	69bb      	ldr	r3, [r7, #24]
 8002452:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002456:	2b00      	cmp	r3, #0
 8002458:	d00b      	beq.n	8002472 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800245a:	6a3b      	ldr	r3, [r7, #32]
 800245c:	f043 0308 	orr.w	r3, r3, #8
 8002460:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800246a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800246c:	2301      	movs	r3, #1
 800246e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002472:	69bb      	ldr	r3, [r7, #24]
 8002474:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002478:	2b00      	cmp	r3, #0
 800247a:	d00b      	beq.n	8002494 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800247c:	6a3b      	ldr	r3, [r7, #32]
 800247e:	f043 0302 	orr.w	r3, r3, #2
 8002482:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f44f 7200 	mov.w	r2, #512	; 0x200
 800248c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800248e:	2301      	movs	r3, #1
 8002490:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002494:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002498:	2b00      	cmp	r3, #0
 800249a:	d01c      	beq.n	80024d6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800249c:	68f8      	ldr	r0, [r7, #12]
 800249e:	f7ff fe45 	bl	800212c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	6859      	ldr	r1, [r3, #4]
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	681a      	ldr	r2, [r3, #0]
 80024ac:	4b0d      	ldr	r3, [pc, #52]	; (80024e4 <I2C_IsErrorOccurred+0x1bc>)
 80024ae:	400b      	ands	r3, r1
 80024b0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80024b6:	6a3b      	ldr	r3, [r7, #32]
 80024b8:	431a      	orrs	r2, r3
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	2220      	movs	r2, #32
 80024c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	2200      	movs	r2, #0
 80024ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	2200      	movs	r2, #0
 80024d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80024d6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80024da:	4618      	mov	r0, r3
 80024dc:	3728      	adds	r7, #40	; 0x28
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	bf00      	nop
 80024e4:	fe00e800 	.word	0xfe00e800

080024e8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b087      	sub	sp, #28
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	60f8      	str	r0, [r7, #12]
 80024f0:	607b      	str	r3, [r7, #4]
 80024f2:	460b      	mov	r3, r1
 80024f4:	817b      	strh	r3, [r7, #10]
 80024f6:	4613      	mov	r3, r2
 80024f8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80024fa:	897b      	ldrh	r3, [r7, #10]
 80024fc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002500:	7a7b      	ldrb	r3, [r7, #9]
 8002502:	041b      	lsls	r3, r3, #16
 8002504:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002508:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800250e:	6a3b      	ldr	r3, [r7, #32]
 8002510:	4313      	orrs	r3, r2
 8002512:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002516:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	685a      	ldr	r2, [r3, #4]
 800251e:	6a3b      	ldr	r3, [r7, #32]
 8002520:	0d5b      	lsrs	r3, r3, #21
 8002522:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002526:	4b08      	ldr	r3, [pc, #32]	; (8002548 <I2C_TransferConfig+0x60>)
 8002528:	430b      	orrs	r3, r1
 800252a:	43db      	mvns	r3, r3
 800252c:	ea02 0103 	and.w	r1, r2, r3
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	697a      	ldr	r2, [r7, #20]
 8002536:	430a      	orrs	r2, r1
 8002538:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800253a:	bf00      	nop
 800253c:	371c      	adds	r7, #28
 800253e:	46bd      	mov	sp, r7
 8002540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002544:	4770      	bx	lr
 8002546:	bf00      	nop
 8002548:	03ff63ff 	.word	0x03ff63ff

0800254c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800254c:	b480      	push	{r7}
 800254e:	b083      	sub	sp, #12
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
 8002554:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800255c:	b2db      	uxtb	r3, r3
 800255e:	2b20      	cmp	r3, #32
 8002560:	d138      	bne.n	80025d4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002568:	2b01      	cmp	r3, #1
 800256a:	d101      	bne.n	8002570 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800256c:	2302      	movs	r3, #2
 800256e:	e032      	b.n	80025d6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2201      	movs	r2, #1
 8002574:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2224      	movs	r2, #36	; 0x24
 800257c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	681a      	ldr	r2, [r3, #0]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f022 0201 	bic.w	r2, r2, #1
 800258e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	681a      	ldr	r2, [r3, #0]
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800259e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	6819      	ldr	r1, [r3, #0]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	683a      	ldr	r2, [r7, #0]
 80025ac:	430a      	orrs	r2, r1
 80025ae:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	681a      	ldr	r2, [r3, #0]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f042 0201 	orr.w	r2, r2, #1
 80025be:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2220      	movs	r2, #32
 80025c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2200      	movs	r2, #0
 80025cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80025d0:	2300      	movs	r3, #0
 80025d2:	e000      	b.n	80025d6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80025d4:	2302      	movs	r3, #2
  }
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	370c      	adds	r7, #12
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr

080025e2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80025e2:	b480      	push	{r7}
 80025e4:	b085      	sub	sp, #20
 80025e6:	af00      	add	r7, sp, #0
 80025e8:	6078      	str	r0, [r7, #4]
 80025ea:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80025f2:	b2db      	uxtb	r3, r3
 80025f4:	2b20      	cmp	r3, #32
 80025f6:	d139      	bne.n	800266c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80025fe:	2b01      	cmp	r3, #1
 8002600:	d101      	bne.n	8002606 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002602:	2302      	movs	r3, #2
 8002604:	e033      	b.n	800266e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2201      	movs	r2, #1
 800260a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2224      	movs	r2, #36	; 0x24
 8002612:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f022 0201 	bic.w	r2, r2, #1
 8002624:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002634:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	021b      	lsls	r3, r3, #8
 800263a:	68fa      	ldr	r2, [r7, #12]
 800263c:	4313      	orrs	r3, r2
 800263e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	68fa      	ldr	r2, [r7, #12]
 8002646:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	681a      	ldr	r2, [r3, #0]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f042 0201 	orr.w	r2, r2, #1
 8002656:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2220      	movs	r2, #32
 800265c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2200      	movs	r2, #0
 8002664:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002668:	2300      	movs	r3, #0
 800266a:	e000      	b.n	800266e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800266c:	2302      	movs	r3, #2
  }
}
 800266e:	4618      	mov	r0, r3
 8002670:	3714      	adds	r7, #20
 8002672:	46bd      	mov	sp, r7
 8002674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002678:	4770      	bx	lr
	...

0800267c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800267c:	b480      	push	{r7}
 800267e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002680:	4b04      	ldr	r3, [pc, #16]	; (8002694 <HAL_PWREx_GetVoltageRange+0x18>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002688:	4618      	mov	r0, r3
 800268a:	46bd      	mov	sp, r7
 800268c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002690:	4770      	bx	lr
 8002692:	bf00      	nop
 8002694:	40007000 	.word	0x40007000

08002698 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002698:	b480      	push	{r7}
 800269a:	b085      	sub	sp, #20
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80026a6:	d130      	bne.n	800270a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80026a8:	4b23      	ldr	r3, [pc, #140]	; (8002738 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80026b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80026b4:	d038      	beq.n	8002728 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80026b6:	4b20      	ldr	r3, [pc, #128]	; (8002738 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80026be:	4a1e      	ldr	r2, [pc, #120]	; (8002738 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026c0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80026c4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80026c6:	4b1d      	ldr	r3, [pc, #116]	; (800273c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	2232      	movs	r2, #50	; 0x32
 80026cc:	fb02 f303 	mul.w	r3, r2, r3
 80026d0:	4a1b      	ldr	r2, [pc, #108]	; (8002740 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80026d2:	fba2 2303 	umull	r2, r3, r2, r3
 80026d6:	0c9b      	lsrs	r3, r3, #18
 80026d8:	3301      	adds	r3, #1
 80026da:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80026dc:	e002      	b.n	80026e4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	3b01      	subs	r3, #1
 80026e2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80026e4:	4b14      	ldr	r3, [pc, #80]	; (8002738 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026e6:	695b      	ldr	r3, [r3, #20]
 80026e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80026f0:	d102      	bne.n	80026f8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d1f2      	bne.n	80026de <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80026f8:	4b0f      	ldr	r3, [pc, #60]	; (8002738 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026fa:	695b      	ldr	r3, [r3, #20]
 80026fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002700:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002704:	d110      	bne.n	8002728 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002706:	2303      	movs	r3, #3
 8002708:	e00f      	b.n	800272a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800270a:	4b0b      	ldr	r3, [pc, #44]	; (8002738 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002712:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002716:	d007      	beq.n	8002728 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002718:	4b07      	ldr	r3, [pc, #28]	; (8002738 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002720:	4a05      	ldr	r2, [pc, #20]	; (8002738 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002722:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002726:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002728:	2300      	movs	r3, #0
}
 800272a:	4618      	mov	r0, r3
 800272c:	3714      	adds	r7, #20
 800272e:	46bd      	mov	sp, r7
 8002730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002734:	4770      	bx	lr
 8002736:	bf00      	nop
 8002738:	40007000 	.word	0x40007000
 800273c:	20000000 	.word	0x20000000
 8002740:	431bde83 	.word	0x431bde83

08002744 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b088      	sub	sp, #32
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d101      	bne.n	8002756 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002752:	2301      	movs	r3, #1
 8002754:	e3ca      	b.n	8002eec <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002756:	4b97      	ldr	r3, [pc, #604]	; (80029b4 <HAL_RCC_OscConfig+0x270>)
 8002758:	689b      	ldr	r3, [r3, #8]
 800275a:	f003 030c 	and.w	r3, r3, #12
 800275e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002760:	4b94      	ldr	r3, [pc, #592]	; (80029b4 <HAL_RCC_OscConfig+0x270>)
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	f003 0303 	and.w	r3, r3, #3
 8002768:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f003 0310 	and.w	r3, r3, #16
 8002772:	2b00      	cmp	r3, #0
 8002774:	f000 80e4 	beq.w	8002940 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002778:	69bb      	ldr	r3, [r7, #24]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d007      	beq.n	800278e <HAL_RCC_OscConfig+0x4a>
 800277e:	69bb      	ldr	r3, [r7, #24]
 8002780:	2b0c      	cmp	r3, #12
 8002782:	f040 808b 	bne.w	800289c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002786:	697b      	ldr	r3, [r7, #20]
 8002788:	2b01      	cmp	r3, #1
 800278a:	f040 8087 	bne.w	800289c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800278e:	4b89      	ldr	r3, [pc, #548]	; (80029b4 <HAL_RCC_OscConfig+0x270>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f003 0302 	and.w	r3, r3, #2
 8002796:	2b00      	cmp	r3, #0
 8002798:	d005      	beq.n	80027a6 <HAL_RCC_OscConfig+0x62>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	699b      	ldr	r3, [r3, #24]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d101      	bne.n	80027a6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80027a2:	2301      	movs	r3, #1
 80027a4:	e3a2      	b.n	8002eec <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6a1a      	ldr	r2, [r3, #32]
 80027aa:	4b82      	ldr	r3, [pc, #520]	; (80029b4 <HAL_RCC_OscConfig+0x270>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f003 0308 	and.w	r3, r3, #8
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d004      	beq.n	80027c0 <HAL_RCC_OscConfig+0x7c>
 80027b6:	4b7f      	ldr	r3, [pc, #508]	; (80029b4 <HAL_RCC_OscConfig+0x270>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80027be:	e005      	b.n	80027cc <HAL_RCC_OscConfig+0x88>
 80027c0:	4b7c      	ldr	r3, [pc, #496]	; (80029b4 <HAL_RCC_OscConfig+0x270>)
 80027c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80027c6:	091b      	lsrs	r3, r3, #4
 80027c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80027cc:	4293      	cmp	r3, r2
 80027ce:	d223      	bcs.n	8002818 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6a1b      	ldr	r3, [r3, #32]
 80027d4:	4618      	mov	r0, r3
 80027d6:	f000 fd55 	bl	8003284 <RCC_SetFlashLatencyFromMSIRange>
 80027da:	4603      	mov	r3, r0
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d001      	beq.n	80027e4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80027e0:	2301      	movs	r3, #1
 80027e2:	e383      	b.n	8002eec <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80027e4:	4b73      	ldr	r3, [pc, #460]	; (80029b4 <HAL_RCC_OscConfig+0x270>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4a72      	ldr	r2, [pc, #456]	; (80029b4 <HAL_RCC_OscConfig+0x270>)
 80027ea:	f043 0308 	orr.w	r3, r3, #8
 80027ee:	6013      	str	r3, [r2, #0]
 80027f0:	4b70      	ldr	r3, [pc, #448]	; (80029b4 <HAL_RCC_OscConfig+0x270>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6a1b      	ldr	r3, [r3, #32]
 80027fc:	496d      	ldr	r1, [pc, #436]	; (80029b4 <HAL_RCC_OscConfig+0x270>)
 80027fe:	4313      	orrs	r3, r2
 8002800:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002802:	4b6c      	ldr	r3, [pc, #432]	; (80029b4 <HAL_RCC_OscConfig+0x270>)
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	69db      	ldr	r3, [r3, #28]
 800280e:	021b      	lsls	r3, r3, #8
 8002810:	4968      	ldr	r1, [pc, #416]	; (80029b4 <HAL_RCC_OscConfig+0x270>)
 8002812:	4313      	orrs	r3, r2
 8002814:	604b      	str	r3, [r1, #4]
 8002816:	e025      	b.n	8002864 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002818:	4b66      	ldr	r3, [pc, #408]	; (80029b4 <HAL_RCC_OscConfig+0x270>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a65      	ldr	r2, [pc, #404]	; (80029b4 <HAL_RCC_OscConfig+0x270>)
 800281e:	f043 0308 	orr.w	r3, r3, #8
 8002822:	6013      	str	r3, [r2, #0]
 8002824:	4b63      	ldr	r3, [pc, #396]	; (80029b4 <HAL_RCC_OscConfig+0x270>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6a1b      	ldr	r3, [r3, #32]
 8002830:	4960      	ldr	r1, [pc, #384]	; (80029b4 <HAL_RCC_OscConfig+0x270>)
 8002832:	4313      	orrs	r3, r2
 8002834:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002836:	4b5f      	ldr	r3, [pc, #380]	; (80029b4 <HAL_RCC_OscConfig+0x270>)
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	69db      	ldr	r3, [r3, #28]
 8002842:	021b      	lsls	r3, r3, #8
 8002844:	495b      	ldr	r1, [pc, #364]	; (80029b4 <HAL_RCC_OscConfig+0x270>)
 8002846:	4313      	orrs	r3, r2
 8002848:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800284a:	69bb      	ldr	r3, [r7, #24]
 800284c:	2b00      	cmp	r3, #0
 800284e:	d109      	bne.n	8002864 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6a1b      	ldr	r3, [r3, #32]
 8002854:	4618      	mov	r0, r3
 8002856:	f000 fd15 	bl	8003284 <RCC_SetFlashLatencyFromMSIRange>
 800285a:	4603      	mov	r3, r0
 800285c:	2b00      	cmp	r3, #0
 800285e:	d001      	beq.n	8002864 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002860:	2301      	movs	r3, #1
 8002862:	e343      	b.n	8002eec <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002864:	f000 fc4a 	bl	80030fc <HAL_RCC_GetSysClockFreq>
 8002868:	4602      	mov	r2, r0
 800286a:	4b52      	ldr	r3, [pc, #328]	; (80029b4 <HAL_RCC_OscConfig+0x270>)
 800286c:	689b      	ldr	r3, [r3, #8]
 800286e:	091b      	lsrs	r3, r3, #4
 8002870:	f003 030f 	and.w	r3, r3, #15
 8002874:	4950      	ldr	r1, [pc, #320]	; (80029b8 <HAL_RCC_OscConfig+0x274>)
 8002876:	5ccb      	ldrb	r3, [r1, r3]
 8002878:	f003 031f 	and.w	r3, r3, #31
 800287c:	fa22 f303 	lsr.w	r3, r2, r3
 8002880:	4a4e      	ldr	r2, [pc, #312]	; (80029bc <HAL_RCC_OscConfig+0x278>)
 8002882:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002884:	4b4e      	ldr	r3, [pc, #312]	; (80029c0 <HAL_RCC_OscConfig+0x27c>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4618      	mov	r0, r3
 800288a:	f7fe fd9d 	bl	80013c8 <HAL_InitTick>
 800288e:	4603      	mov	r3, r0
 8002890:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002892:	7bfb      	ldrb	r3, [r7, #15]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d052      	beq.n	800293e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002898:	7bfb      	ldrb	r3, [r7, #15]
 800289a:	e327      	b.n	8002eec <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	699b      	ldr	r3, [r3, #24]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d032      	beq.n	800290a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80028a4:	4b43      	ldr	r3, [pc, #268]	; (80029b4 <HAL_RCC_OscConfig+0x270>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a42      	ldr	r2, [pc, #264]	; (80029b4 <HAL_RCC_OscConfig+0x270>)
 80028aa:	f043 0301 	orr.w	r3, r3, #1
 80028ae:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80028b0:	f7fe fdda 	bl	8001468 <HAL_GetTick>
 80028b4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80028b6:	e008      	b.n	80028ca <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80028b8:	f7fe fdd6 	bl	8001468 <HAL_GetTick>
 80028bc:	4602      	mov	r2, r0
 80028be:	693b      	ldr	r3, [r7, #16]
 80028c0:	1ad3      	subs	r3, r2, r3
 80028c2:	2b02      	cmp	r3, #2
 80028c4:	d901      	bls.n	80028ca <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80028c6:	2303      	movs	r3, #3
 80028c8:	e310      	b.n	8002eec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80028ca:	4b3a      	ldr	r3, [pc, #232]	; (80029b4 <HAL_RCC_OscConfig+0x270>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f003 0302 	and.w	r3, r3, #2
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d0f0      	beq.n	80028b8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028d6:	4b37      	ldr	r3, [pc, #220]	; (80029b4 <HAL_RCC_OscConfig+0x270>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4a36      	ldr	r2, [pc, #216]	; (80029b4 <HAL_RCC_OscConfig+0x270>)
 80028dc:	f043 0308 	orr.w	r3, r3, #8
 80028e0:	6013      	str	r3, [r2, #0]
 80028e2:	4b34      	ldr	r3, [pc, #208]	; (80029b4 <HAL_RCC_OscConfig+0x270>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6a1b      	ldr	r3, [r3, #32]
 80028ee:	4931      	ldr	r1, [pc, #196]	; (80029b4 <HAL_RCC_OscConfig+0x270>)
 80028f0:	4313      	orrs	r3, r2
 80028f2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80028f4:	4b2f      	ldr	r3, [pc, #188]	; (80029b4 <HAL_RCC_OscConfig+0x270>)
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	69db      	ldr	r3, [r3, #28]
 8002900:	021b      	lsls	r3, r3, #8
 8002902:	492c      	ldr	r1, [pc, #176]	; (80029b4 <HAL_RCC_OscConfig+0x270>)
 8002904:	4313      	orrs	r3, r2
 8002906:	604b      	str	r3, [r1, #4]
 8002908:	e01a      	b.n	8002940 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800290a:	4b2a      	ldr	r3, [pc, #168]	; (80029b4 <HAL_RCC_OscConfig+0x270>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4a29      	ldr	r2, [pc, #164]	; (80029b4 <HAL_RCC_OscConfig+0x270>)
 8002910:	f023 0301 	bic.w	r3, r3, #1
 8002914:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002916:	f7fe fda7 	bl	8001468 <HAL_GetTick>
 800291a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800291c:	e008      	b.n	8002930 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800291e:	f7fe fda3 	bl	8001468 <HAL_GetTick>
 8002922:	4602      	mov	r2, r0
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	1ad3      	subs	r3, r2, r3
 8002928:	2b02      	cmp	r3, #2
 800292a:	d901      	bls.n	8002930 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800292c:	2303      	movs	r3, #3
 800292e:	e2dd      	b.n	8002eec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002930:	4b20      	ldr	r3, [pc, #128]	; (80029b4 <HAL_RCC_OscConfig+0x270>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f003 0302 	and.w	r3, r3, #2
 8002938:	2b00      	cmp	r3, #0
 800293a:	d1f0      	bne.n	800291e <HAL_RCC_OscConfig+0x1da>
 800293c:	e000      	b.n	8002940 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800293e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f003 0301 	and.w	r3, r3, #1
 8002948:	2b00      	cmp	r3, #0
 800294a:	d074      	beq.n	8002a36 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800294c:	69bb      	ldr	r3, [r7, #24]
 800294e:	2b08      	cmp	r3, #8
 8002950:	d005      	beq.n	800295e <HAL_RCC_OscConfig+0x21a>
 8002952:	69bb      	ldr	r3, [r7, #24]
 8002954:	2b0c      	cmp	r3, #12
 8002956:	d10e      	bne.n	8002976 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002958:	697b      	ldr	r3, [r7, #20]
 800295a:	2b03      	cmp	r3, #3
 800295c:	d10b      	bne.n	8002976 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800295e:	4b15      	ldr	r3, [pc, #84]	; (80029b4 <HAL_RCC_OscConfig+0x270>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002966:	2b00      	cmp	r3, #0
 8002968:	d064      	beq.n	8002a34 <HAL_RCC_OscConfig+0x2f0>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d160      	bne.n	8002a34 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002972:	2301      	movs	r3, #1
 8002974:	e2ba      	b.n	8002eec <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800297e:	d106      	bne.n	800298e <HAL_RCC_OscConfig+0x24a>
 8002980:	4b0c      	ldr	r3, [pc, #48]	; (80029b4 <HAL_RCC_OscConfig+0x270>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4a0b      	ldr	r2, [pc, #44]	; (80029b4 <HAL_RCC_OscConfig+0x270>)
 8002986:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800298a:	6013      	str	r3, [r2, #0]
 800298c:	e026      	b.n	80029dc <HAL_RCC_OscConfig+0x298>
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002996:	d115      	bne.n	80029c4 <HAL_RCC_OscConfig+0x280>
 8002998:	4b06      	ldr	r3, [pc, #24]	; (80029b4 <HAL_RCC_OscConfig+0x270>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4a05      	ldr	r2, [pc, #20]	; (80029b4 <HAL_RCC_OscConfig+0x270>)
 800299e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80029a2:	6013      	str	r3, [r2, #0]
 80029a4:	4b03      	ldr	r3, [pc, #12]	; (80029b4 <HAL_RCC_OscConfig+0x270>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4a02      	ldr	r2, [pc, #8]	; (80029b4 <HAL_RCC_OscConfig+0x270>)
 80029aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029ae:	6013      	str	r3, [r2, #0]
 80029b0:	e014      	b.n	80029dc <HAL_RCC_OscConfig+0x298>
 80029b2:	bf00      	nop
 80029b4:	40021000 	.word	0x40021000
 80029b8:	080057ec 	.word	0x080057ec
 80029bc:	20000000 	.word	0x20000000
 80029c0:	20000004 	.word	0x20000004
 80029c4:	4ba0      	ldr	r3, [pc, #640]	; (8002c48 <HAL_RCC_OscConfig+0x504>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	4a9f      	ldr	r2, [pc, #636]	; (8002c48 <HAL_RCC_OscConfig+0x504>)
 80029ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029ce:	6013      	str	r3, [r2, #0]
 80029d0:	4b9d      	ldr	r3, [pc, #628]	; (8002c48 <HAL_RCC_OscConfig+0x504>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a9c      	ldr	r2, [pc, #624]	; (8002c48 <HAL_RCC_OscConfig+0x504>)
 80029d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80029da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d013      	beq.n	8002a0c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029e4:	f7fe fd40 	bl	8001468 <HAL_GetTick>
 80029e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029ea:	e008      	b.n	80029fe <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029ec:	f7fe fd3c 	bl	8001468 <HAL_GetTick>
 80029f0:	4602      	mov	r2, r0
 80029f2:	693b      	ldr	r3, [r7, #16]
 80029f4:	1ad3      	subs	r3, r2, r3
 80029f6:	2b64      	cmp	r3, #100	; 0x64
 80029f8:	d901      	bls.n	80029fe <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80029fa:	2303      	movs	r3, #3
 80029fc:	e276      	b.n	8002eec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029fe:	4b92      	ldr	r3, [pc, #584]	; (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d0f0      	beq.n	80029ec <HAL_RCC_OscConfig+0x2a8>
 8002a0a:	e014      	b.n	8002a36 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a0c:	f7fe fd2c 	bl	8001468 <HAL_GetTick>
 8002a10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a12:	e008      	b.n	8002a26 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a14:	f7fe fd28 	bl	8001468 <HAL_GetTick>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	1ad3      	subs	r3, r2, r3
 8002a1e:	2b64      	cmp	r3, #100	; 0x64
 8002a20:	d901      	bls.n	8002a26 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002a22:	2303      	movs	r3, #3
 8002a24:	e262      	b.n	8002eec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a26:	4b88      	ldr	r3, [pc, #544]	; (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d1f0      	bne.n	8002a14 <HAL_RCC_OscConfig+0x2d0>
 8002a32:	e000      	b.n	8002a36 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f003 0302 	and.w	r3, r3, #2
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d060      	beq.n	8002b04 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002a42:	69bb      	ldr	r3, [r7, #24]
 8002a44:	2b04      	cmp	r3, #4
 8002a46:	d005      	beq.n	8002a54 <HAL_RCC_OscConfig+0x310>
 8002a48:	69bb      	ldr	r3, [r7, #24]
 8002a4a:	2b0c      	cmp	r3, #12
 8002a4c:	d119      	bne.n	8002a82 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002a4e:	697b      	ldr	r3, [r7, #20]
 8002a50:	2b02      	cmp	r3, #2
 8002a52:	d116      	bne.n	8002a82 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a54:	4b7c      	ldr	r3, [pc, #496]	; (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d005      	beq.n	8002a6c <HAL_RCC_OscConfig+0x328>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	68db      	ldr	r3, [r3, #12]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d101      	bne.n	8002a6c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002a68:	2301      	movs	r3, #1
 8002a6a:	e23f      	b.n	8002eec <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a6c:	4b76      	ldr	r3, [pc, #472]	; (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	691b      	ldr	r3, [r3, #16]
 8002a78:	061b      	lsls	r3, r3, #24
 8002a7a:	4973      	ldr	r1, [pc, #460]	; (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002a7c:	4313      	orrs	r3, r2
 8002a7e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a80:	e040      	b.n	8002b04 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	68db      	ldr	r3, [r3, #12]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d023      	beq.n	8002ad2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a8a:	4b6f      	ldr	r3, [pc, #444]	; (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4a6e      	ldr	r2, [pc, #440]	; (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002a90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a96:	f7fe fce7 	bl	8001468 <HAL_GetTick>
 8002a9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a9c:	e008      	b.n	8002ab0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a9e:	f7fe fce3 	bl	8001468 <HAL_GetTick>
 8002aa2:	4602      	mov	r2, r0
 8002aa4:	693b      	ldr	r3, [r7, #16]
 8002aa6:	1ad3      	subs	r3, r2, r3
 8002aa8:	2b02      	cmp	r3, #2
 8002aaa:	d901      	bls.n	8002ab0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002aac:	2303      	movs	r3, #3
 8002aae:	e21d      	b.n	8002eec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ab0:	4b65      	ldr	r3, [pc, #404]	; (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d0f0      	beq.n	8002a9e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002abc:	4b62      	ldr	r3, [pc, #392]	; (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	691b      	ldr	r3, [r3, #16]
 8002ac8:	061b      	lsls	r3, r3, #24
 8002aca:	495f      	ldr	r1, [pc, #380]	; (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002acc:	4313      	orrs	r3, r2
 8002ace:	604b      	str	r3, [r1, #4]
 8002ad0:	e018      	b.n	8002b04 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ad2:	4b5d      	ldr	r3, [pc, #372]	; (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4a5c      	ldr	r2, [pc, #368]	; (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002ad8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002adc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ade:	f7fe fcc3 	bl	8001468 <HAL_GetTick>
 8002ae2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ae4:	e008      	b.n	8002af8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ae6:	f7fe fcbf 	bl	8001468 <HAL_GetTick>
 8002aea:	4602      	mov	r2, r0
 8002aec:	693b      	ldr	r3, [r7, #16]
 8002aee:	1ad3      	subs	r3, r2, r3
 8002af0:	2b02      	cmp	r3, #2
 8002af2:	d901      	bls.n	8002af8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002af4:	2303      	movs	r3, #3
 8002af6:	e1f9      	b.n	8002eec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002af8:	4b53      	ldr	r3, [pc, #332]	; (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d1f0      	bne.n	8002ae6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f003 0308 	and.w	r3, r3, #8
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d03c      	beq.n	8002b8a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	695b      	ldr	r3, [r3, #20]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d01c      	beq.n	8002b52 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b18:	4b4b      	ldr	r3, [pc, #300]	; (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002b1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b1e:	4a4a      	ldr	r2, [pc, #296]	; (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002b20:	f043 0301 	orr.w	r3, r3, #1
 8002b24:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b28:	f7fe fc9e 	bl	8001468 <HAL_GetTick>
 8002b2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b2e:	e008      	b.n	8002b42 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b30:	f7fe fc9a 	bl	8001468 <HAL_GetTick>
 8002b34:	4602      	mov	r2, r0
 8002b36:	693b      	ldr	r3, [r7, #16]
 8002b38:	1ad3      	subs	r3, r2, r3
 8002b3a:	2b02      	cmp	r3, #2
 8002b3c:	d901      	bls.n	8002b42 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002b3e:	2303      	movs	r3, #3
 8002b40:	e1d4      	b.n	8002eec <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b42:	4b41      	ldr	r3, [pc, #260]	; (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002b44:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b48:	f003 0302 	and.w	r3, r3, #2
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d0ef      	beq.n	8002b30 <HAL_RCC_OscConfig+0x3ec>
 8002b50:	e01b      	b.n	8002b8a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b52:	4b3d      	ldr	r3, [pc, #244]	; (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002b54:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b58:	4a3b      	ldr	r2, [pc, #236]	; (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002b5a:	f023 0301 	bic.w	r3, r3, #1
 8002b5e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b62:	f7fe fc81 	bl	8001468 <HAL_GetTick>
 8002b66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b68:	e008      	b.n	8002b7c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b6a:	f7fe fc7d 	bl	8001468 <HAL_GetTick>
 8002b6e:	4602      	mov	r2, r0
 8002b70:	693b      	ldr	r3, [r7, #16]
 8002b72:	1ad3      	subs	r3, r2, r3
 8002b74:	2b02      	cmp	r3, #2
 8002b76:	d901      	bls.n	8002b7c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002b78:	2303      	movs	r3, #3
 8002b7a:	e1b7      	b.n	8002eec <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b7c:	4b32      	ldr	r3, [pc, #200]	; (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002b7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b82:	f003 0302 	and.w	r3, r3, #2
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d1ef      	bne.n	8002b6a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f003 0304 	and.w	r3, r3, #4
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	f000 80a6 	beq.w	8002ce4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002b9c:	4b2a      	ldr	r3, [pc, #168]	; (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002b9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ba0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d10d      	bne.n	8002bc4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ba8:	4b27      	ldr	r3, [pc, #156]	; (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002baa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bac:	4a26      	ldr	r2, [pc, #152]	; (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002bae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bb2:	6593      	str	r3, [r2, #88]	; 0x58
 8002bb4:	4b24      	ldr	r3, [pc, #144]	; (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002bb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bbc:	60bb      	str	r3, [r7, #8]
 8002bbe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002bc4:	4b21      	ldr	r3, [pc, #132]	; (8002c4c <HAL_RCC_OscConfig+0x508>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d118      	bne.n	8002c02 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002bd0:	4b1e      	ldr	r3, [pc, #120]	; (8002c4c <HAL_RCC_OscConfig+0x508>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a1d      	ldr	r2, [pc, #116]	; (8002c4c <HAL_RCC_OscConfig+0x508>)
 8002bd6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bda:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bdc:	f7fe fc44 	bl	8001468 <HAL_GetTick>
 8002be0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002be2:	e008      	b.n	8002bf6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002be4:	f7fe fc40 	bl	8001468 <HAL_GetTick>
 8002be8:	4602      	mov	r2, r0
 8002bea:	693b      	ldr	r3, [r7, #16]
 8002bec:	1ad3      	subs	r3, r2, r3
 8002bee:	2b02      	cmp	r3, #2
 8002bf0:	d901      	bls.n	8002bf6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002bf2:	2303      	movs	r3, #3
 8002bf4:	e17a      	b.n	8002eec <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002bf6:	4b15      	ldr	r3, [pc, #84]	; (8002c4c <HAL_RCC_OscConfig+0x508>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d0f0      	beq.n	8002be4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	689b      	ldr	r3, [r3, #8]
 8002c06:	2b01      	cmp	r3, #1
 8002c08:	d108      	bne.n	8002c1c <HAL_RCC_OscConfig+0x4d8>
 8002c0a:	4b0f      	ldr	r3, [pc, #60]	; (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002c0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c10:	4a0d      	ldr	r2, [pc, #52]	; (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002c12:	f043 0301 	orr.w	r3, r3, #1
 8002c16:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002c1a:	e029      	b.n	8002c70 <HAL_RCC_OscConfig+0x52c>
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	689b      	ldr	r3, [r3, #8]
 8002c20:	2b05      	cmp	r3, #5
 8002c22:	d115      	bne.n	8002c50 <HAL_RCC_OscConfig+0x50c>
 8002c24:	4b08      	ldr	r3, [pc, #32]	; (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002c26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c2a:	4a07      	ldr	r2, [pc, #28]	; (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002c2c:	f043 0304 	orr.w	r3, r3, #4
 8002c30:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002c34:	4b04      	ldr	r3, [pc, #16]	; (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002c36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c3a:	4a03      	ldr	r2, [pc, #12]	; (8002c48 <HAL_RCC_OscConfig+0x504>)
 8002c3c:	f043 0301 	orr.w	r3, r3, #1
 8002c40:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002c44:	e014      	b.n	8002c70 <HAL_RCC_OscConfig+0x52c>
 8002c46:	bf00      	nop
 8002c48:	40021000 	.word	0x40021000
 8002c4c:	40007000 	.word	0x40007000
 8002c50:	4b9c      	ldr	r3, [pc, #624]	; (8002ec4 <HAL_RCC_OscConfig+0x780>)
 8002c52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c56:	4a9b      	ldr	r2, [pc, #620]	; (8002ec4 <HAL_RCC_OscConfig+0x780>)
 8002c58:	f023 0301 	bic.w	r3, r3, #1
 8002c5c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002c60:	4b98      	ldr	r3, [pc, #608]	; (8002ec4 <HAL_RCC_OscConfig+0x780>)
 8002c62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c66:	4a97      	ldr	r2, [pc, #604]	; (8002ec4 <HAL_RCC_OscConfig+0x780>)
 8002c68:	f023 0304 	bic.w	r3, r3, #4
 8002c6c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	689b      	ldr	r3, [r3, #8]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d016      	beq.n	8002ca6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c78:	f7fe fbf6 	bl	8001468 <HAL_GetTick>
 8002c7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c7e:	e00a      	b.n	8002c96 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c80:	f7fe fbf2 	bl	8001468 <HAL_GetTick>
 8002c84:	4602      	mov	r2, r0
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	1ad3      	subs	r3, r2, r3
 8002c8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d901      	bls.n	8002c96 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002c92:	2303      	movs	r3, #3
 8002c94:	e12a      	b.n	8002eec <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c96:	4b8b      	ldr	r3, [pc, #556]	; (8002ec4 <HAL_RCC_OscConfig+0x780>)
 8002c98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c9c:	f003 0302 	and.w	r3, r3, #2
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d0ed      	beq.n	8002c80 <HAL_RCC_OscConfig+0x53c>
 8002ca4:	e015      	b.n	8002cd2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ca6:	f7fe fbdf 	bl	8001468 <HAL_GetTick>
 8002caa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002cac:	e00a      	b.n	8002cc4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cae:	f7fe fbdb 	bl	8001468 <HAL_GetTick>
 8002cb2:	4602      	mov	r2, r0
 8002cb4:	693b      	ldr	r3, [r7, #16]
 8002cb6:	1ad3      	subs	r3, r2, r3
 8002cb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d901      	bls.n	8002cc4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002cc0:	2303      	movs	r3, #3
 8002cc2:	e113      	b.n	8002eec <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002cc4:	4b7f      	ldr	r3, [pc, #508]	; (8002ec4 <HAL_RCC_OscConfig+0x780>)
 8002cc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cca:	f003 0302 	and.w	r3, r3, #2
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d1ed      	bne.n	8002cae <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002cd2:	7ffb      	ldrb	r3, [r7, #31]
 8002cd4:	2b01      	cmp	r3, #1
 8002cd6:	d105      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cd8:	4b7a      	ldr	r3, [pc, #488]	; (8002ec4 <HAL_RCC_OscConfig+0x780>)
 8002cda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cdc:	4a79      	ldr	r2, [pc, #484]	; (8002ec4 <HAL_RCC_OscConfig+0x780>)
 8002cde:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ce2:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	f000 80fe 	beq.w	8002eea <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cf2:	2b02      	cmp	r3, #2
 8002cf4:	f040 80d0 	bne.w	8002e98 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002cf8:	4b72      	ldr	r3, [pc, #456]	; (8002ec4 <HAL_RCC_OscConfig+0x780>)
 8002cfa:	68db      	ldr	r3, [r3, #12]
 8002cfc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cfe:	697b      	ldr	r3, [r7, #20]
 8002d00:	f003 0203 	and.w	r2, r3, #3
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	d130      	bne.n	8002d6e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002d0c:	697b      	ldr	r3, [r7, #20]
 8002d0e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d16:	3b01      	subs	r3, #1
 8002d18:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d1a:	429a      	cmp	r2, r3
 8002d1c:	d127      	bne.n	8002d6e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d28:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	d11f      	bne.n	8002d6e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002d2e:	697b      	ldr	r3, [r7, #20]
 8002d30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d34:	687a      	ldr	r2, [r7, #4]
 8002d36:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002d38:	2a07      	cmp	r2, #7
 8002d3a:	bf14      	ite	ne
 8002d3c:	2201      	movne	r2, #1
 8002d3e:	2200      	moveq	r2, #0
 8002d40:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d113      	bne.n	8002d6e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d46:	697b      	ldr	r3, [r7, #20]
 8002d48:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d50:	085b      	lsrs	r3, r3, #1
 8002d52:	3b01      	subs	r3, #1
 8002d54:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002d56:	429a      	cmp	r2, r3
 8002d58:	d109      	bne.n	8002d6e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002d5a:	697b      	ldr	r3, [r7, #20]
 8002d5c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d64:	085b      	lsrs	r3, r3, #1
 8002d66:	3b01      	subs	r3, #1
 8002d68:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d6a:	429a      	cmp	r2, r3
 8002d6c:	d06e      	beq.n	8002e4c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002d6e:	69bb      	ldr	r3, [r7, #24]
 8002d70:	2b0c      	cmp	r3, #12
 8002d72:	d069      	beq.n	8002e48 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002d74:	4b53      	ldr	r3, [pc, #332]	; (8002ec4 <HAL_RCC_OscConfig+0x780>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d105      	bne.n	8002d8c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002d80:	4b50      	ldr	r3, [pc, #320]	; (8002ec4 <HAL_RCC_OscConfig+0x780>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d001      	beq.n	8002d90 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	e0ad      	b.n	8002eec <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002d90:	4b4c      	ldr	r3, [pc, #304]	; (8002ec4 <HAL_RCC_OscConfig+0x780>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a4b      	ldr	r2, [pc, #300]	; (8002ec4 <HAL_RCC_OscConfig+0x780>)
 8002d96:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002d9a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002d9c:	f7fe fb64 	bl	8001468 <HAL_GetTick>
 8002da0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002da2:	e008      	b.n	8002db6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002da4:	f7fe fb60 	bl	8001468 <HAL_GetTick>
 8002da8:	4602      	mov	r2, r0
 8002daa:	693b      	ldr	r3, [r7, #16]
 8002dac:	1ad3      	subs	r3, r2, r3
 8002dae:	2b02      	cmp	r3, #2
 8002db0:	d901      	bls.n	8002db6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002db2:	2303      	movs	r3, #3
 8002db4:	e09a      	b.n	8002eec <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002db6:	4b43      	ldr	r3, [pc, #268]	; (8002ec4 <HAL_RCC_OscConfig+0x780>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d1f0      	bne.n	8002da4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002dc2:	4b40      	ldr	r3, [pc, #256]	; (8002ec4 <HAL_RCC_OscConfig+0x780>)
 8002dc4:	68da      	ldr	r2, [r3, #12]
 8002dc6:	4b40      	ldr	r3, [pc, #256]	; (8002ec8 <HAL_RCC_OscConfig+0x784>)
 8002dc8:	4013      	ands	r3, r2
 8002dca:	687a      	ldr	r2, [r7, #4]
 8002dcc:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002dce:	687a      	ldr	r2, [r7, #4]
 8002dd0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002dd2:	3a01      	subs	r2, #1
 8002dd4:	0112      	lsls	r2, r2, #4
 8002dd6:	4311      	orrs	r1, r2
 8002dd8:	687a      	ldr	r2, [r7, #4]
 8002dda:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002ddc:	0212      	lsls	r2, r2, #8
 8002dde:	4311      	orrs	r1, r2
 8002de0:	687a      	ldr	r2, [r7, #4]
 8002de2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002de4:	0852      	lsrs	r2, r2, #1
 8002de6:	3a01      	subs	r2, #1
 8002de8:	0552      	lsls	r2, r2, #21
 8002dea:	4311      	orrs	r1, r2
 8002dec:	687a      	ldr	r2, [r7, #4]
 8002dee:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002df0:	0852      	lsrs	r2, r2, #1
 8002df2:	3a01      	subs	r2, #1
 8002df4:	0652      	lsls	r2, r2, #25
 8002df6:	4311      	orrs	r1, r2
 8002df8:	687a      	ldr	r2, [r7, #4]
 8002dfa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002dfc:	0912      	lsrs	r2, r2, #4
 8002dfe:	0452      	lsls	r2, r2, #17
 8002e00:	430a      	orrs	r2, r1
 8002e02:	4930      	ldr	r1, [pc, #192]	; (8002ec4 <HAL_RCC_OscConfig+0x780>)
 8002e04:	4313      	orrs	r3, r2
 8002e06:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002e08:	4b2e      	ldr	r3, [pc, #184]	; (8002ec4 <HAL_RCC_OscConfig+0x780>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	4a2d      	ldr	r2, [pc, #180]	; (8002ec4 <HAL_RCC_OscConfig+0x780>)
 8002e0e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e12:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e14:	4b2b      	ldr	r3, [pc, #172]	; (8002ec4 <HAL_RCC_OscConfig+0x780>)
 8002e16:	68db      	ldr	r3, [r3, #12]
 8002e18:	4a2a      	ldr	r2, [pc, #168]	; (8002ec4 <HAL_RCC_OscConfig+0x780>)
 8002e1a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e1e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002e20:	f7fe fb22 	bl	8001468 <HAL_GetTick>
 8002e24:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e26:	e008      	b.n	8002e3a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e28:	f7fe fb1e 	bl	8001468 <HAL_GetTick>
 8002e2c:	4602      	mov	r2, r0
 8002e2e:	693b      	ldr	r3, [r7, #16]
 8002e30:	1ad3      	subs	r3, r2, r3
 8002e32:	2b02      	cmp	r3, #2
 8002e34:	d901      	bls.n	8002e3a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002e36:	2303      	movs	r3, #3
 8002e38:	e058      	b.n	8002eec <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e3a:	4b22      	ldr	r3, [pc, #136]	; (8002ec4 <HAL_RCC_OscConfig+0x780>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d0f0      	beq.n	8002e28 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e46:	e050      	b.n	8002eea <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002e48:	2301      	movs	r3, #1
 8002e4a:	e04f      	b.n	8002eec <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e4c:	4b1d      	ldr	r3, [pc, #116]	; (8002ec4 <HAL_RCC_OscConfig+0x780>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d148      	bne.n	8002eea <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002e58:	4b1a      	ldr	r3, [pc, #104]	; (8002ec4 <HAL_RCC_OscConfig+0x780>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a19      	ldr	r2, [pc, #100]	; (8002ec4 <HAL_RCC_OscConfig+0x780>)
 8002e5e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e62:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e64:	4b17      	ldr	r3, [pc, #92]	; (8002ec4 <HAL_RCC_OscConfig+0x780>)
 8002e66:	68db      	ldr	r3, [r3, #12]
 8002e68:	4a16      	ldr	r2, [pc, #88]	; (8002ec4 <HAL_RCC_OscConfig+0x780>)
 8002e6a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e6e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002e70:	f7fe fafa 	bl	8001468 <HAL_GetTick>
 8002e74:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e76:	e008      	b.n	8002e8a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e78:	f7fe faf6 	bl	8001468 <HAL_GetTick>
 8002e7c:	4602      	mov	r2, r0
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	1ad3      	subs	r3, r2, r3
 8002e82:	2b02      	cmp	r3, #2
 8002e84:	d901      	bls.n	8002e8a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002e86:	2303      	movs	r3, #3
 8002e88:	e030      	b.n	8002eec <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e8a:	4b0e      	ldr	r3, [pc, #56]	; (8002ec4 <HAL_RCC_OscConfig+0x780>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d0f0      	beq.n	8002e78 <HAL_RCC_OscConfig+0x734>
 8002e96:	e028      	b.n	8002eea <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e98:	69bb      	ldr	r3, [r7, #24]
 8002e9a:	2b0c      	cmp	r3, #12
 8002e9c:	d023      	beq.n	8002ee6 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e9e:	4b09      	ldr	r3, [pc, #36]	; (8002ec4 <HAL_RCC_OscConfig+0x780>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4a08      	ldr	r2, [pc, #32]	; (8002ec4 <HAL_RCC_OscConfig+0x780>)
 8002ea4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002ea8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eaa:	f7fe fadd 	bl	8001468 <HAL_GetTick>
 8002eae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002eb0:	e00c      	b.n	8002ecc <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002eb2:	f7fe fad9 	bl	8001468 <HAL_GetTick>
 8002eb6:	4602      	mov	r2, r0
 8002eb8:	693b      	ldr	r3, [r7, #16]
 8002eba:	1ad3      	subs	r3, r2, r3
 8002ebc:	2b02      	cmp	r3, #2
 8002ebe:	d905      	bls.n	8002ecc <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002ec0:	2303      	movs	r3, #3
 8002ec2:	e013      	b.n	8002eec <HAL_RCC_OscConfig+0x7a8>
 8002ec4:	40021000 	.word	0x40021000
 8002ec8:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ecc:	4b09      	ldr	r3, [pc, #36]	; (8002ef4 <HAL_RCC_OscConfig+0x7b0>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d1ec      	bne.n	8002eb2 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002ed8:	4b06      	ldr	r3, [pc, #24]	; (8002ef4 <HAL_RCC_OscConfig+0x7b0>)
 8002eda:	68da      	ldr	r2, [r3, #12]
 8002edc:	4905      	ldr	r1, [pc, #20]	; (8002ef4 <HAL_RCC_OscConfig+0x7b0>)
 8002ede:	4b06      	ldr	r3, [pc, #24]	; (8002ef8 <HAL_RCC_OscConfig+0x7b4>)
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	60cb      	str	r3, [r1, #12]
 8002ee4:	e001      	b.n	8002eea <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e000      	b.n	8002eec <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002eea:	2300      	movs	r3, #0
}
 8002eec:	4618      	mov	r0, r3
 8002eee:	3720      	adds	r7, #32
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bd80      	pop	{r7, pc}
 8002ef4:	40021000 	.word	0x40021000
 8002ef8:	feeefffc 	.word	0xfeeefffc

08002efc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b084      	sub	sp, #16
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
 8002f04:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d101      	bne.n	8002f10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	e0e7      	b.n	80030e0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f10:	4b75      	ldr	r3, [pc, #468]	; (80030e8 <HAL_RCC_ClockConfig+0x1ec>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f003 0307 	and.w	r3, r3, #7
 8002f18:	683a      	ldr	r2, [r7, #0]
 8002f1a:	429a      	cmp	r2, r3
 8002f1c:	d910      	bls.n	8002f40 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f1e:	4b72      	ldr	r3, [pc, #456]	; (80030e8 <HAL_RCC_ClockConfig+0x1ec>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f023 0207 	bic.w	r2, r3, #7
 8002f26:	4970      	ldr	r1, [pc, #448]	; (80030e8 <HAL_RCC_ClockConfig+0x1ec>)
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f2e:	4b6e      	ldr	r3, [pc, #440]	; (80030e8 <HAL_RCC_ClockConfig+0x1ec>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f003 0307 	and.w	r3, r3, #7
 8002f36:	683a      	ldr	r2, [r7, #0]
 8002f38:	429a      	cmp	r2, r3
 8002f3a:	d001      	beq.n	8002f40 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	e0cf      	b.n	80030e0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f003 0302 	and.w	r3, r3, #2
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d010      	beq.n	8002f6e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	689a      	ldr	r2, [r3, #8]
 8002f50:	4b66      	ldr	r3, [pc, #408]	; (80030ec <HAL_RCC_ClockConfig+0x1f0>)
 8002f52:	689b      	ldr	r3, [r3, #8]
 8002f54:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002f58:	429a      	cmp	r2, r3
 8002f5a:	d908      	bls.n	8002f6e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f5c:	4b63      	ldr	r3, [pc, #396]	; (80030ec <HAL_RCC_ClockConfig+0x1f0>)
 8002f5e:	689b      	ldr	r3, [r3, #8]
 8002f60:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	689b      	ldr	r3, [r3, #8]
 8002f68:	4960      	ldr	r1, [pc, #384]	; (80030ec <HAL_RCC_ClockConfig+0x1f0>)
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f003 0301 	and.w	r3, r3, #1
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d04c      	beq.n	8003014 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	2b03      	cmp	r3, #3
 8002f80:	d107      	bne.n	8002f92 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f82:	4b5a      	ldr	r3, [pc, #360]	; (80030ec <HAL_RCC_ClockConfig+0x1f0>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d121      	bne.n	8002fd2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	e0a6      	b.n	80030e0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	2b02      	cmp	r3, #2
 8002f98:	d107      	bne.n	8002faa <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f9a:	4b54      	ldr	r3, [pc, #336]	; (80030ec <HAL_RCC_ClockConfig+0x1f0>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d115      	bne.n	8002fd2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e09a      	b.n	80030e0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d107      	bne.n	8002fc2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002fb2:	4b4e      	ldr	r3, [pc, #312]	; (80030ec <HAL_RCC_ClockConfig+0x1f0>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f003 0302 	and.w	r3, r3, #2
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d109      	bne.n	8002fd2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e08e      	b.n	80030e0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fc2:	4b4a      	ldr	r3, [pc, #296]	; (80030ec <HAL_RCC_ClockConfig+0x1f0>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d101      	bne.n	8002fd2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	e086      	b.n	80030e0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002fd2:	4b46      	ldr	r3, [pc, #280]	; (80030ec <HAL_RCC_ClockConfig+0x1f0>)
 8002fd4:	689b      	ldr	r3, [r3, #8]
 8002fd6:	f023 0203 	bic.w	r2, r3, #3
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	4943      	ldr	r1, [pc, #268]	; (80030ec <HAL_RCC_ClockConfig+0x1f0>)
 8002fe0:	4313      	orrs	r3, r2
 8002fe2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fe4:	f7fe fa40 	bl	8001468 <HAL_GetTick>
 8002fe8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fea:	e00a      	b.n	8003002 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fec:	f7fe fa3c 	bl	8001468 <HAL_GetTick>
 8002ff0:	4602      	mov	r2, r0
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	1ad3      	subs	r3, r2, r3
 8002ff6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d901      	bls.n	8003002 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002ffe:	2303      	movs	r3, #3
 8003000:	e06e      	b.n	80030e0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003002:	4b3a      	ldr	r3, [pc, #232]	; (80030ec <HAL_RCC_ClockConfig+0x1f0>)
 8003004:	689b      	ldr	r3, [r3, #8]
 8003006:	f003 020c 	and.w	r2, r3, #12
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	009b      	lsls	r3, r3, #2
 8003010:	429a      	cmp	r2, r3
 8003012:	d1eb      	bne.n	8002fec <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f003 0302 	and.w	r3, r3, #2
 800301c:	2b00      	cmp	r3, #0
 800301e:	d010      	beq.n	8003042 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	689a      	ldr	r2, [r3, #8]
 8003024:	4b31      	ldr	r3, [pc, #196]	; (80030ec <HAL_RCC_ClockConfig+0x1f0>)
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800302c:	429a      	cmp	r2, r3
 800302e:	d208      	bcs.n	8003042 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003030:	4b2e      	ldr	r3, [pc, #184]	; (80030ec <HAL_RCC_ClockConfig+0x1f0>)
 8003032:	689b      	ldr	r3, [r3, #8]
 8003034:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	689b      	ldr	r3, [r3, #8]
 800303c:	492b      	ldr	r1, [pc, #172]	; (80030ec <HAL_RCC_ClockConfig+0x1f0>)
 800303e:	4313      	orrs	r3, r2
 8003040:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003042:	4b29      	ldr	r3, [pc, #164]	; (80030e8 <HAL_RCC_ClockConfig+0x1ec>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f003 0307 	and.w	r3, r3, #7
 800304a:	683a      	ldr	r2, [r7, #0]
 800304c:	429a      	cmp	r2, r3
 800304e:	d210      	bcs.n	8003072 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003050:	4b25      	ldr	r3, [pc, #148]	; (80030e8 <HAL_RCC_ClockConfig+0x1ec>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f023 0207 	bic.w	r2, r3, #7
 8003058:	4923      	ldr	r1, [pc, #140]	; (80030e8 <HAL_RCC_ClockConfig+0x1ec>)
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	4313      	orrs	r3, r2
 800305e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003060:	4b21      	ldr	r3, [pc, #132]	; (80030e8 <HAL_RCC_ClockConfig+0x1ec>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f003 0307 	and.w	r3, r3, #7
 8003068:	683a      	ldr	r2, [r7, #0]
 800306a:	429a      	cmp	r2, r3
 800306c:	d001      	beq.n	8003072 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800306e:	2301      	movs	r3, #1
 8003070:	e036      	b.n	80030e0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f003 0304 	and.w	r3, r3, #4
 800307a:	2b00      	cmp	r3, #0
 800307c:	d008      	beq.n	8003090 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800307e:	4b1b      	ldr	r3, [pc, #108]	; (80030ec <HAL_RCC_ClockConfig+0x1f0>)
 8003080:	689b      	ldr	r3, [r3, #8]
 8003082:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	68db      	ldr	r3, [r3, #12]
 800308a:	4918      	ldr	r1, [pc, #96]	; (80030ec <HAL_RCC_ClockConfig+0x1f0>)
 800308c:	4313      	orrs	r3, r2
 800308e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f003 0308 	and.w	r3, r3, #8
 8003098:	2b00      	cmp	r3, #0
 800309a:	d009      	beq.n	80030b0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800309c:	4b13      	ldr	r3, [pc, #76]	; (80030ec <HAL_RCC_ClockConfig+0x1f0>)
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	691b      	ldr	r3, [r3, #16]
 80030a8:	00db      	lsls	r3, r3, #3
 80030aa:	4910      	ldr	r1, [pc, #64]	; (80030ec <HAL_RCC_ClockConfig+0x1f0>)
 80030ac:	4313      	orrs	r3, r2
 80030ae:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80030b0:	f000 f824 	bl	80030fc <HAL_RCC_GetSysClockFreq>
 80030b4:	4602      	mov	r2, r0
 80030b6:	4b0d      	ldr	r3, [pc, #52]	; (80030ec <HAL_RCC_ClockConfig+0x1f0>)
 80030b8:	689b      	ldr	r3, [r3, #8]
 80030ba:	091b      	lsrs	r3, r3, #4
 80030bc:	f003 030f 	and.w	r3, r3, #15
 80030c0:	490b      	ldr	r1, [pc, #44]	; (80030f0 <HAL_RCC_ClockConfig+0x1f4>)
 80030c2:	5ccb      	ldrb	r3, [r1, r3]
 80030c4:	f003 031f 	and.w	r3, r3, #31
 80030c8:	fa22 f303 	lsr.w	r3, r2, r3
 80030cc:	4a09      	ldr	r2, [pc, #36]	; (80030f4 <HAL_RCC_ClockConfig+0x1f8>)
 80030ce:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80030d0:	4b09      	ldr	r3, [pc, #36]	; (80030f8 <HAL_RCC_ClockConfig+0x1fc>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4618      	mov	r0, r3
 80030d6:	f7fe f977 	bl	80013c8 <HAL_InitTick>
 80030da:	4603      	mov	r3, r0
 80030dc:	72fb      	strb	r3, [r7, #11]

  return status;
 80030de:	7afb      	ldrb	r3, [r7, #11]
}
 80030e0:	4618      	mov	r0, r3
 80030e2:	3710      	adds	r7, #16
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bd80      	pop	{r7, pc}
 80030e8:	40022000 	.word	0x40022000
 80030ec:	40021000 	.word	0x40021000
 80030f0:	080057ec 	.word	0x080057ec
 80030f4:	20000000 	.word	0x20000000
 80030f8:	20000004 	.word	0x20000004

080030fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030fc:	b480      	push	{r7}
 80030fe:	b089      	sub	sp, #36	; 0x24
 8003100:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003102:	2300      	movs	r3, #0
 8003104:	61fb      	str	r3, [r7, #28]
 8003106:	2300      	movs	r3, #0
 8003108:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800310a:	4b3e      	ldr	r3, [pc, #248]	; (8003204 <HAL_RCC_GetSysClockFreq+0x108>)
 800310c:	689b      	ldr	r3, [r3, #8]
 800310e:	f003 030c 	and.w	r3, r3, #12
 8003112:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003114:	4b3b      	ldr	r3, [pc, #236]	; (8003204 <HAL_RCC_GetSysClockFreq+0x108>)
 8003116:	68db      	ldr	r3, [r3, #12]
 8003118:	f003 0303 	and.w	r3, r3, #3
 800311c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800311e:	693b      	ldr	r3, [r7, #16]
 8003120:	2b00      	cmp	r3, #0
 8003122:	d005      	beq.n	8003130 <HAL_RCC_GetSysClockFreq+0x34>
 8003124:	693b      	ldr	r3, [r7, #16]
 8003126:	2b0c      	cmp	r3, #12
 8003128:	d121      	bne.n	800316e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	2b01      	cmp	r3, #1
 800312e:	d11e      	bne.n	800316e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003130:	4b34      	ldr	r3, [pc, #208]	; (8003204 <HAL_RCC_GetSysClockFreq+0x108>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f003 0308 	and.w	r3, r3, #8
 8003138:	2b00      	cmp	r3, #0
 800313a:	d107      	bne.n	800314c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800313c:	4b31      	ldr	r3, [pc, #196]	; (8003204 <HAL_RCC_GetSysClockFreq+0x108>)
 800313e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003142:	0a1b      	lsrs	r3, r3, #8
 8003144:	f003 030f 	and.w	r3, r3, #15
 8003148:	61fb      	str	r3, [r7, #28]
 800314a:	e005      	b.n	8003158 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800314c:	4b2d      	ldr	r3, [pc, #180]	; (8003204 <HAL_RCC_GetSysClockFreq+0x108>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	091b      	lsrs	r3, r3, #4
 8003152:	f003 030f 	and.w	r3, r3, #15
 8003156:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003158:	4a2b      	ldr	r2, [pc, #172]	; (8003208 <HAL_RCC_GetSysClockFreq+0x10c>)
 800315a:	69fb      	ldr	r3, [r7, #28]
 800315c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003160:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003162:	693b      	ldr	r3, [r7, #16]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d10d      	bne.n	8003184 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003168:	69fb      	ldr	r3, [r7, #28]
 800316a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800316c:	e00a      	b.n	8003184 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800316e:	693b      	ldr	r3, [r7, #16]
 8003170:	2b04      	cmp	r3, #4
 8003172:	d102      	bne.n	800317a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003174:	4b25      	ldr	r3, [pc, #148]	; (800320c <HAL_RCC_GetSysClockFreq+0x110>)
 8003176:	61bb      	str	r3, [r7, #24]
 8003178:	e004      	b.n	8003184 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800317a:	693b      	ldr	r3, [r7, #16]
 800317c:	2b08      	cmp	r3, #8
 800317e:	d101      	bne.n	8003184 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003180:	4b23      	ldr	r3, [pc, #140]	; (8003210 <HAL_RCC_GetSysClockFreq+0x114>)
 8003182:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003184:	693b      	ldr	r3, [r7, #16]
 8003186:	2b0c      	cmp	r3, #12
 8003188:	d134      	bne.n	80031f4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800318a:	4b1e      	ldr	r3, [pc, #120]	; (8003204 <HAL_RCC_GetSysClockFreq+0x108>)
 800318c:	68db      	ldr	r3, [r3, #12]
 800318e:	f003 0303 	and.w	r3, r3, #3
 8003192:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003194:	68bb      	ldr	r3, [r7, #8]
 8003196:	2b02      	cmp	r3, #2
 8003198:	d003      	beq.n	80031a2 <HAL_RCC_GetSysClockFreq+0xa6>
 800319a:	68bb      	ldr	r3, [r7, #8]
 800319c:	2b03      	cmp	r3, #3
 800319e:	d003      	beq.n	80031a8 <HAL_RCC_GetSysClockFreq+0xac>
 80031a0:	e005      	b.n	80031ae <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80031a2:	4b1a      	ldr	r3, [pc, #104]	; (800320c <HAL_RCC_GetSysClockFreq+0x110>)
 80031a4:	617b      	str	r3, [r7, #20]
      break;
 80031a6:	e005      	b.n	80031b4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80031a8:	4b19      	ldr	r3, [pc, #100]	; (8003210 <HAL_RCC_GetSysClockFreq+0x114>)
 80031aa:	617b      	str	r3, [r7, #20]
      break;
 80031ac:	e002      	b.n	80031b4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80031ae:	69fb      	ldr	r3, [r7, #28]
 80031b0:	617b      	str	r3, [r7, #20]
      break;
 80031b2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80031b4:	4b13      	ldr	r3, [pc, #76]	; (8003204 <HAL_RCC_GetSysClockFreq+0x108>)
 80031b6:	68db      	ldr	r3, [r3, #12]
 80031b8:	091b      	lsrs	r3, r3, #4
 80031ba:	f003 0307 	and.w	r3, r3, #7
 80031be:	3301      	adds	r3, #1
 80031c0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80031c2:	4b10      	ldr	r3, [pc, #64]	; (8003204 <HAL_RCC_GetSysClockFreq+0x108>)
 80031c4:	68db      	ldr	r3, [r3, #12]
 80031c6:	0a1b      	lsrs	r3, r3, #8
 80031c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80031cc:	697a      	ldr	r2, [r7, #20]
 80031ce:	fb03 f202 	mul.w	r2, r3, r2
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80031d8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80031da:	4b0a      	ldr	r3, [pc, #40]	; (8003204 <HAL_RCC_GetSysClockFreq+0x108>)
 80031dc:	68db      	ldr	r3, [r3, #12]
 80031de:	0e5b      	lsrs	r3, r3, #25
 80031e0:	f003 0303 	and.w	r3, r3, #3
 80031e4:	3301      	adds	r3, #1
 80031e6:	005b      	lsls	r3, r3, #1
 80031e8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80031ea:	697a      	ldr	r2, [r7, #20]
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80031f2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80031f4:	69bb      	ldr	r3, [r7, #24]
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	3724      	adds	r7, #36	; 0x24
 80031fa:	46bd      	mov	sp, r7
 80031fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003200:	4770      	bx	lr
 8003202:	bf00      	nop
 8003204:	40021000 	.word	0x40021000
 8003208:	08005804 	.word	0x08005804
 800320c:	00f42400 	.word	0x00f42400
 8003210:	007a1200 	.word	0x007a1200

08003214 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003214:	b480      	push	{r7}
 8003216:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003218:	4b03      	ldr	r3, [pc, #12]	; (8003228 <HAL_RCC_GetHCLKFreq+0x14>)
 800321a:	681b      	ldr	r3, [r3, #0]
}
 800321c:	4618      	mov	r0, r3
 800321e:	46bd      	mov	sp, r7
 8003220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003224:	4770      	bx	lr
 8003226:	bf00      	nop
 8003228:	20000000 	.word	0x20000000

0800322c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003230:	f7ff fff0 	bl	8003214 <HAL_RCC_GetHCLKFreq>
 8003234:	4602      	mov	r2, r0
 8003236:	4b06      	ldr	r3, [pc, #24]	; (8003250 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003238:	689b      	ldr	r3, [r3, #8]
 800323a:	0a1b      	lsrs	r3, r3, #8
 800323c:	f003 0307 	and.w	r3, r3, #7
 8003240:	4904      	ldr	r1, [pc, #16]	; (8003254 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003242:	5ccb      	ldrb	r3, [r1, r3]
 8003244:	f003 031f 	and.w	r3, r3, #31
 8003248:	fa22 f303 	lsr.w	r3, r2, r3
}
 800324c:	4618      	mov	r0, r3
 800324e:	bd80      	pop	{r7, pc}
 8003250:	40021000 	.word	0x40021000
 8003254:	080057fc 	.word	0x080057fc

08003258 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800325c:	f7ff ffda 	bl	8003214 <HAL_RCC_GetHCLKFreq>
 8003260:	4602      	mov	r2, r0
 8003262:	4b06      	ldr	r3, [pc, #24]	; (800327c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003264:	689b      	ldr	r3, [r3, #8]
 8003266:	0adb      	lsrs	r3, r3, #11
 8003268:	f003 0307 	and.w	r3, r3, #7
 800326c:	4904      	ldr	r1, [pc, #16]	; (8003280 <HAL_RCC_GetPCLK2Freq+0x28>)
 800326e:	5ccb      	ldrb	r3, [r1, r3]
 8003270:	f003 031f 	and.w	r3, r3, #31
 8003274:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003278:	4618      	mov	r0, r3
 800327a:	bd80      	pop	{r7, pc}
 800327c:	40021000 	.word	0x40021000
 8003280:	080057fc 	.word	0x080057fc

08003284 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b086      	sub	sp, #24
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800328c:	2300      	movs	r3, #0
 800328e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003290:	4b2a      	ldr	r3, [pc, #168]	; (800333c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003292:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003294:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003298:	2b00      	cmp	r3, #0
 800329a:	d003      	beq.n	80032a4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800329c:	f7ff f9ee 	bl	800267c <HAL_PWREx_GetVoltageRange>
 80032a0:	6178      	str	r0, [r7, #20]
 80032a2:	e014      	b.n	80032ce <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80032a4:	4b25      	ldr	r3, [pc, #148]	; (800333c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80032a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032a8:	4a24      	ldr	r2, [pc, #144]	; (800333c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80032aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032ae:	6593      	str	r3, [r2, #88]	; 0x58
 80032b0:	4b22      	ldr	r3, [pc, #136]	; (800333c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80032b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032b8:	60fb      	str	r3, [r7, #12]
 80032ba:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80032bc:	f7ff f9de 	bl	800267c <HAL_PWREx_GetVoltageRange>
 80032c0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80032c2:	4b1e      	ldr	r3, [pc, #120]	; (800333c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80032c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032c6:	4a1d      	ldr	r2, [pc, #116]	; (800333c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80032c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80032cc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80032ce:	697b      	ldr	r3, [r7, #20]
 80032d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80032d4:	d10b      	bne.n	80032ee <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2b80      	cmp	r3, #128	; 0x80
 80032da:	d919      	bls.n	8003310 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2ba0      	cmp	r3, #160	; 0xa0
 80032e0:	d902      	bls.n	80032e8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80032e2:	2302      	movs	r3, #2
 80032e4:	613b      	str	r3, [r7, #16]
 80032e6:	e013      	b.n	8003310 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80032e8:	2301      	movs	r3, #1
 80032ea:	613b      	str	r3, [r7, #16]
 80032ec:	e010      	b.n	8003310 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2b80      	cmp	r3, #128	; 0x80
 80032f2:	d902      	bls.n	80032fa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80032f4:	2303      	movs	r3, #3
 80032f6:	613b      	str	r3, [r7, #16]
 80032f8:	e00a      	b.n	8003310 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2b80      	cmp	r3, #128	; 0x80
 80032fe:	d102      	bne.n	8003306 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003300:	2302      	movs	r3, #2
 8003302:	613b      	str	r3, [r7, #16]
 8003304:	e004      	b.n	8003310 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2b70      	cmp	r3, #112	; 0x70
 800330a:	d101      	bne.n	8003310 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800330c:	2301      	movs	r3, #1
 800330e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003310:	4b0b      	ldr	r3, [pc, #44]	; (8003340 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f023 0207 	bic.w	r2, r3, #7
 8003318:	4909      	ldr	r1, [pc, #36]	; (8003340 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800331a:	693b      	ldr	r3, [r7, #16]
 800331c:	4313      	orrs	r3, r2
 800331e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003320:	4b07      	ldr	r3, [pc, #28]	; (8003340 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f003 0307 	and.w	r3, r3, #7
 8003328:	693a      	ldr	r2, [r7, #16]
 800332a:	429a      	cmp	r2, r3
 800332c:	d001      	beq.n	8003332 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800332e:	2301      	movs	r3, #1
 8003330:	e000      	b.n	8003334 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003332:	2300      	movs	r3, #0
}
 8003334:	4618      	mov	r0, r3
 8003336:	3718      	adds	r7, #24
 8003338:	46bd      	mov	sp, r7
 800333a:	bd80      	pop	{r7, pc}
 800333c:	40021000 	.word	0x40021000
 8003340:	40022000 	.word	0x40022000

08003344 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b086      	sub	sp, #24
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800334c:	2300      	movs	r3, #0
 800334e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003350:	2300      	movs	r3, #0
 8003352:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800335c:	2b00      	cmp	r3, #0
 800335e:	d041      	beq.n	80033e4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003364:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003368:	d02a      	beq.n	80033c0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800336a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800336e:	d824      	bhi.n	80033ba <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003370:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003374:	d008      	beq.n	8003388 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003376:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800337a:	d81e      	bhi.n	80033ba <HAL_RCCEx_PeriphCLKConfig+0x76>
 800337c:	2b00      	cmp	r3, #0
 800337e:	d00a      	beq.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003380:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003384:	d010      	beq.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003386:	e018      	b.n	80033ba <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003388:	4b86      	ldr	r3, [pc, #536]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800338a:	68db      	ldr	r3, [r3, #12]
 800338c:	4a85      	ldr	r2, [pc, #532]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800338e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003392:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003394:	e015      	b.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	3304      	adds	r3, #4
 800339a:	2100      	movs	r1, #0
 800339c:	4618      	mov	r0, r3
 800339e:	f000 fabb 	bl	8003918 <RCCEx_PLLSAI1_Config>
 80033a2:	4603      	mov	r3, r0
 80033a4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80033a6:	e00c      	b.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	3320      	adds	r3, #32
 80033ac:	2100      	movs	r1, #0
 80033ae:	4618      	mov	r0, r3
 80033b0:	f000 fba6 	bl	8003b00 <RCCEx_PLLSAI2_Config>
 80033b4:	4603      	mov	r3, r0
 80033b6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80033b8:	e003      	b.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80033ba:	2301      	movs	r3, #1
 80033bc:	74fb      	strb	r3, [r7, #19]
      break;
 80033be:	e000      	b.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80033c0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80033c2:	7cfb      	ldrb	r3, [r7, #19]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d10b      	bne.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80033c8:	4b76      	ldr	r3, [pc, #472]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033ce:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80033d6:	4973      	ldr	r1, [pc, #460]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033d8:	4313      	orrs	r3, r2
 80033da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80033de:	e001      	b.n	80033e4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033e0:	7cfb      	ldrb	r3, [r7, #19]
 80033e2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d041      	beq.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80033f4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80033f8:	d02a      	beq.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80033fa:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80033fe:	d824      	bhi.n	800344a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003400:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003404:	d008      	beq.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003406:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800340a:	d81e      	bhi.n	800344a <HAL_RCCEx_PeriphCLKConfig+0x106>
 800340c:	2b00      	cmp	r3, #0
 800340e:	d00a      	beq.n	8003426 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003410:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003414:	d010      	beq.n	8003438 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003416:	e018      	b.n	800344a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003418:	4b62      	ldr	r3, [pc, #392]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800341a:	68db      	ldr	r3, [r3, #12]
 800341c:	4a61      	ldr	r2, [pc, #388]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800341e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003422:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003424:	e015      	b.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	3304      	adds	r3, #4
 800342a:	2100      	movs	r1, #0
 800342c:	4618      	mov	r0, r3
 800342e:	f000 fa73 	bl	8003918 <RCCEx_PLLSAI1_Config>
 8003432:	4603      	mov	r3, r0
 8003434:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003436:	e00c      	b.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	3320      	adds	r3, #32
 800343c:	2100      	movs	r1, #0
 800343e:	4618      	mov	r0, r3
 8003440:	f000 fb5e 	bl	8003b00 <RCCEx_PLLSAI2_Config>
 8003444:	4603      	mov	r3, r0
 8003446:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003448:	e003      	b.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800344a:	2301      	movs	r3, #1
 800344c:	74fb      	strb	r3, [r7, #19]
      break;
 800344e:	e000      	b.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003450:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003452:	7cfb      	ldrb	r3, [r7, #19]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d10b      	bne.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003458:	4b52      	ldr	r3, [pc, #328]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800345a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800345e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003466:	494f      	ldr	r1, [pc, #316]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003468:	4313      	orrs	r3, r2
 800346a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800346e:	e001      	b.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003470:	7cfb      	ldrb	r3, [r7, #19]
 8003472:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800347c:	2b00      	cmp	r3, #0
 800347e:	f000 80a0 	beq.w	80035c2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003482:	2300      	movs	r3, #0
 8003484:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003486:	4b47      	ldr	r3, [pc, #284]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003488:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800348a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800348e:	2b00      	cmp	r3, #0
 8003490:	d101      	bne.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003492:	2301      	movs	r3, #1
 8003494:	e000      	b.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003496:	2300      	movs	r3, #0
 8003498:	2b00      	cmp	r3, #0
 800349a:	d00d      	beq.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800349c:	4b41      	ldr	r3, [pc, #260]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800349e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034a0:	4a40      	ldr	r2, [pc, #256]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034a6:	6593      	str	r3, [r2, #88]	; 0x58
 80034a8:	4b3e      	ldr	r3, [pc, #248]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034b0:	60bb      	str	r3, [r7, #8]
 80034b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034b4:	2301      	movs	r3, #1
 80034b6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80034b8:	4b3b      	ldr	r3, [pc, #236]	; (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a3a      	ldr	r2, [pc, #232]	; (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80034be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034c2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80034c4:	f7fd ffd0 	bl	8001468 <HAL_GetTick>
 80034c8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80034ca:	e009      	b.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034cc:	f7fd ffcc 	bl	8001468 <HAL_GetTick>
 80034d0:	4602      	mov	r2, r0
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	1ad3      	subs	r3, r2, r3
 80034d6:	2b02      	cmp	r3, #2
 80034d8:	d902      	bls.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80034da:	2303      	movs	r3, #3
 80034dc:	74fb      	strb	r3, [r7, #19]
        break;
 80034de:	e005      	b.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80034e0:	4b31      	ldr	r3, [pc, #196]	; (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d0ef      	beq.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80034ec:	7cfb      	ldrb	r3, [r7, #19]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d15c      	bne.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80034f2:	4b2c      	ldr	r3, [pc, #176]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034f8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034fc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80034fe:	697b      	ldr	r3, [r7, #20]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d01f      	beq.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800350a:	697a      	ldr	r2, [r7, #20]
 800350c:	429a      	cmp	r2, r3
 800350e:	d019      	beq.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003510:	4b24      	ldr	r3, [pc, #144]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003512:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003516:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800351a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800351c:	4b21      	ldr	r3, [pc, #132]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800351e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003522:	4a20      	ldr	r2, [pc, #128]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003524:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003528:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800352c:	4b1d      	ldr	r3, [pc, #116]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800352e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003532:	4a1c      	ldr	r2, [pc, #112]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003534:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003538:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800353c:	4a19      	ldr	r2, [pc, #100]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800353e:	697b      	ldr	r3, [r7, #20]
 8003540:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003544:	697b      	ldr	r3, [r7, #20]
 8003546:	f003 0301 	and.w	r3, r3, #1
 800354a:	2b00      	cmp	r3, #0
 800354c:	d016      	beq.n	800357c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800354e:	f7fd ff8b 	bl	8001468 <HAL_GetTick>
 8003552:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003554:	e00b      	b.n	800356e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003556:	f7fd ff87 	bl	8001468 <HAL_GetTick>
 800355a:	4602      	mov	r2, r0
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	1ad3      	subs	r3, r2, r3
 8003560:	f241 3288 	movw	r2, #5000	; 0x1388
 8003564:	4293      	cmp	r3, r2
 8003566:	d902      	bls.n	800356e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003568:	2303      	movs	r3, #3
 800356a:	74fb      	strb	r3, [r7, #19]
            break;
 800356c:	e006      	b.n	800357c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800356e:	4b0d      	ldr	r3, [pc, #52]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003570:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003574:	f003 0302 	and.w	r3, r3, #2
 8003578:	2b00      	cmp	r3, #0
 800357a:	d0ec      	beq.n	8003556 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800357c:	7cfb      	ldrb	r3, [r7, #19]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d10c      	bne.n	800359c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003582:	4b08      	ldr	r3, [pc, #32]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003584:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003588:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003592:	4904      	ldr	r1, [pc, #16]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003594:	4313      	orrs	r3, r2
 8003596:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800359a:	e009      	b.n	80035b0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800359c:	7cfb      	ldrb	r3, [r7, #19]
 800359e:	74bb      	strb	r3, [r7, #18]
 80035a0:	e006      	b.n	80035b0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80035a2:	bf00      	nop
 80035a4:	40021000 	.word	0x40021000
 80035a8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035ac:	7cfb      	ldrb	r3, [r7, #19]
 80035ae:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80035b0:	7c7b      	ldrb	r3, [r7, #17]
 80035b2:	2b01      	cmp	r3, #1
 80035b4:	d105      	bne.n	80035c2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035b6:	4b9e      	ldr	r3, [pc, #632]	; (8003830 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035ba:	4a9d      	ldr	r2, [pc, #628]	; (8003830 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80035c0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 0301 	and.w	r3, r3, #1
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d00a      	beq.n	80035e4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80035ce:	4b98      	ldr	r3, [pc, #608]	; (8003830 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035d4:	f023 0203 	bic.w	r2, r3, #3
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035dc:	4994      	ldr	r1, [pc, #592]	; (8003830 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035de:	4313      	orrs	r3, r2
 80035e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f003 0302 	and.w	r3, r3, #2
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d00a      	beq.n	8003606 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80035f0:	4b8f      	ldr	r3, [pc, #572]	; (8003830 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035f6:	f023 020c 	bic.w	r2, r3, #12
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035fe:	498c      	ldr	r1, [pc, #560]	; (8003830 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003600:	4313      	orrs	r3, r2
 8003602:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f003 0304 	and.w	r3, r3, #4
 800360e:	2b00      	cmp	r3, #0
 8003610:	d00a      	beq.n	8003628 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003612:	4b87      	ldr	r3, [pc, #540]	; (8003830 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003614:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003618:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003620:	4983      	ldr	r1, [pc, #524]	; (8003830 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003622:	4313      	orrs	r3, r2
 8003624:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f003 0308 	and.w	r3, r3, #8
 8003630:	2b00      	cmp	r3, #0
 8003632:	d00a      	beq.n	800364a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003634:	4b7e      	ldr	r3, [pc, #504]	; (8003830 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003636:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800363a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003642:	497b      	ldr	r1, [pc, #492]	; (8003830 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003644:	4313      	orrs	r3, r2
 8003646:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f003 0310 	and.w	r3, r3, #16
 8003652:	2b00      	cmp	r3, #0
 8003654:	d00a      	beq.n	800366c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003656:	4b76      	ldr	r3, [pc, #472]	; (8003830 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003658:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800365c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003664:	4972      	ldr	r1, [pc, #456]	; (8003830 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003666:	4313      	orrs	r3, r2
 8003668:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f003 0320 	and.w	r3, r3, #32
 8003674:	2b00      	cmp	r3, #0
 8003676:	d00a      	beq.n	800368e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003678:	4b6d      	ldr	r3, [pc, #436]	; (8003830 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800367a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800367e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003686:	496a      	ldr	r1, [pc, #424]	; (8003830 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003688:	4313      	orrs	r3, r2
 800368a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003696:	2b00      	cmp	r3, #0
 8003698:	d00a      	beq.n	80036b0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800369a:	4b65      	ldr	r3, [pc, #404]	; (8003830 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800369c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036a0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036a8:	4961      	ldr	r1, [pc, #388]	; (8003830 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036aa:	4313      	orrs	r3, r2
 80036ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d00a      	beq.n	80036d2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80036bc:	4b5c      	ldr	r3, [pc, #368]	; (8003830 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036c2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036ca:	4959      	ldr	r1, [pc, #356]	; (8003830 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036cc:	4313      	orrs	r3, r2
 80036ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d00a      	beq.n	80036f4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80036de:	4b54      	ldr	r3, [pc, #336]	; (8003830 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036e4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036ec:	4950      	ldr	r1, [pc, #320]	; (8003830 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036ee:	4313      	orrs	r3, r2
 80036f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d00a      	beq.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003700:	4b4b      	ldr	r3, [pc, #300]	; (8003830 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003702:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003706:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800370e:	4948      	ldr	r1, [pc, #288]	; (8003830 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003710:	4313      	orrs	r3, r2
 8003712:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800371e:	2b00      	cmp	r3, #0
 8003720:	d00a      	beq.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003722:	4b43      	ldr	r3, [pc, #268]	; (8003830 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003724:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003728:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003730:	493f      	ldr	r1, [pc, #252]	; (8003830 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003732:	4313      	orrs	r3, r2
 8003734:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003740:	2b00      	cmp	r3, #0
 8003742:	d028      	beq.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003744:	4b3a      	ldr	r3, [pc, #232]	; (8003830 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003746:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800374a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003752:	4937      	ldr	r1, [pc, #220]	; (8003830 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003754:	4313      	orrs	r3, r2
 8003756:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800375e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003762:	d106      	bne.n	8003772 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003764:	4b32      	ldr	r3, [pc, #200]	; (8003830 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	4a31      	ldr	r2, [pc, #196]	; (8003830 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800376a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800376e:	60d3      	str	r3, [r2, #12]
 8003770:	e011      	b.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003776:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800377a:	d10c      	bne.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	3304      	adds	r3, #4
 8003780:	2101      	movs	r1, #1
 8003782:	4618      	mov	r0, r3
 8003784:	f000 f8c8 	bl	8003918 <RCCEx_PLLSAI1_Config>
 8003788:	4603      	mov	r3, r0
 800378a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800378c:	7cfb      	ldrb	r3, [r7, #19]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d001      	beq.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003792:	7cfb      	ldrb	r3, [r7, #19]
 8003794:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d028      	beq.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80037a2:	4b23      	ldr	r3, [pc, #140]	; (8003830 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037a8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037b0:	491f      	ldr	r1, [pc, #124]	; (8003830 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037b2:	4313      	orrs	r3, r2
 80037b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037bc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80037c0:	d106      	bne.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80037c2:	4b1b      	ldr	r3, [pc, #108]	; (8003830 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037c4:	68db      	ldr	r3, [r3, #12]
 80037c6:	4a1a      	ldr	r2, [pc, #104]	; (8003830 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037c8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80037cc:	60d3      	str	r3, [r2, #12]
 80037ce:	e011      	b.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037d4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80037d8:	d10c      	bne.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	3304      	adds	r3, #4
 80037de:	2101      	movs	r1, #1
 80037e0:	4618      	mov	r0, r3
 80037e2:	f000 f899 	bl	8003918 <RCCEx_PLLSAI1_Config>
 80037e6:	4603      	mov	r3, r0
 80037e8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80037ea:	7cfb      	ldrb	r3, [r7, #19]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d001      	beq.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80037f0:	7cfb      	ldrb	r3, [r7, #19]
 80037f2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d02b      	beq.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003800:	4b0b      	ldr	r3, [pc, #44]	; (8003830 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003802:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003806:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800380e:	4908      	ldr	r1, [pc, #32]	; (8003830 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003810:	4313      	orrs	r3, r2
 8003812:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800381a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800381e:	d109      	bne.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003820:	4b03      	ldr	r3, [pc, #12]	; (8003830 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003822:	68db      	ldr	r3, [r3, #12]
 8003824:	4a02      	ldr	r2, [pc, #8]	; (8003830 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003826:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800382a:	60d3      	str	r3, [r2, #12]
 800382c:	e014      	b.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800382e:	bf00      	nop
 8003830:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003838:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800383c:	d10c      	bne.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	3304      	adds	r3, #4
 8003842:	2101      	movs	r1, #1
 8003844:	4618      	mov	r0, r3
 8003846:	f000 f867 	bl	8003918 <RCCEx_PLLSAI1_Config>
 800384a:	4603      	mov	r3, r0
 800384c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800384e:	7cfb      	ldrb	r3, [r7, #19]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d001      	beq.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003854:	7cfb      	ldrb	r3, [r7, #19]
 8003856:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003860:	2b00      	cmp	r3, #0
 8003862:	d02f      	beq.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003864:	4b2b      	ldr	r3, [pc, #172]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003866:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800386a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003872:	4928      	ldr	r1, [pc, #160]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003874:	4313      	orrs	r3, r2
 8003876:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800387e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003882:	d10d      	bne.n	80038a0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	3304      	adds	r3, #4
 8003888:	2102      	movs	r1, #2
 800388a:	4618      	mov	r0, r3
 800388c:	f000 f844 	bl	8003918 <RCCEx_PLLSAI1_Config>
 8003890:	4603      	mov	r3, r0
 8003892:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003894:	7cfb      	ldrb	r3, [r7, #19]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d014      	beq.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800389a:	7cfb      	ldrb	r3, [r7, #19]
 800389c:	74bb      	strb	r3, [r7, #18]
 800389e:	e011      	b.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80038a4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80038a8:	d10c      	bne.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	3320      	adds	r3, #32
 80038ae:	2102      	movs	r1, #2
 80038b0:	4618      	mov	r0, r3
 80038b2:	f000 f925 	bl	8003b00 <RCCEx_PLLSAI2_Config>
 80038b6:	4603      	mov	r3, r0
 80038b8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80038ba:	7cfb      	ldrb	r3, [r7, #19]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d001      	beq.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80038c0:	7cfb      	ldrb	r3, [r7, #19]
 80038c2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d00a      	beq.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80038d0:	4b10      	ldr	r3, [pc, #64]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80038d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038d6:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80038de:	490d      	ldr	r1, [pc, #52]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80038e0:	4313      	orrs	r3, r2
 80038e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d00b      	beq.n	800390a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80038f2:	4b08      	ldr	r3, [pc, #32]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80038f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038f8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003902:	4904      	ldr	r1, [pc, #16]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003904:	4313      	orrs	r3, r2
 8003906:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800390a:	7cbb      	ldrb	r3, [r7, #18]
}
 800390c:	4618      	mov	r0, r3
 800390e:	3718      	adds	r7, #24
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}
 8003914:	40021000 	.word	0x40021000

08003918 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b084      	sub	sp, #16
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
 8003920:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003922:	2300      	movs	r3, #0
 8003924:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003926:	4b75      	ldr	r3, [pc, #468]	; (8003afc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003928:	68db      	ldr	r3, [r3, #12]
 800392a:	f003 0303 	and.w	r3, r3, #3
 800392e:	2b00      	cmp	r3, #0
 8003930:	d018      	beq.n	8003964 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003932:	4b72      	ldr	r3, [pc, #456]	; (8003afc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003934:	68db      	ldr	r3, [r3, #12]
 8003936:	f003 0203 	and.w	r2, r3, #3
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	429a      	cmp	r2, r3
 8003940:	d10d      	bne.n	800395e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
       ||
 8003946:	2b00      	cmp	r3, #0
 8003948:	d009      	beq.n	800395e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800394a:	4b6c      	ldr	r3, [pc, #432]	; (8003afc <RCCEx_PLLSAI1_Config+0x1e4>)
 800394c:	68db      	ldr	r3, [r3, #12]
 800394e:	091b      	lsrs	r3, r3, #4
 8003950:	f003 0307 	and.w	r3, r3, #7
 8003954:	1c5a      	adds	r2, r3, #1
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	685b      	ldr	r3, [r3, #4]
       ||
 800395a:	429a      	cmp	r2, r3
 800395c:	d047      	beq.n	80039ee <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800395e:	2301      	movs	r3, #1
 8003960:	73fb      	strb	r3, [r7, #15]
 8003962:	e044      	b.n	80039ee <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	2b03      	cmp	r3, #3
 800396a:	d018      	beq.n	800399e <RCCEx_PLLSAI1_Config+0x86>
 800396c:	2b03      	cmp	r3, #3
 800396e:	d825      	bhi.n	80039bc <RCCEx_PLLSAI1_Config+0xa4>
 8003970:	2b01      	cmp	r3, #1
 8003972:	d002      	beq.n	800397a <RCCEx_PLLSAI1_Config+0x62>
 8003974:	2b02      	cmp	r3, #2
 8003976:	d009      	beq.n	800398c <RCCEx_PLLSAI1_Config+0x74>
 8003978:	e020      	b.n	80039bc <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800397a:	4b60      	ldr	r3, [pc, #384]	; (8003afc <RCCEx_PLLSAI1_Config+0x1e4>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f003 0302 	and.w	r3, r3, #2
 8003982:	2b00      	cmp	r3, #0
 8003984:	d11d      	bne.n	80039c2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003986:	2301      	movs	r3, #1
 8003988:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800398a:	e01a      	b.n	80039c2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800398c:	4b5b      	ldr	r3, [pc, #364]	; (8003afc <RCCEx_PLLSAI1_Config+0x1e4>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003994:	2b00      	cmp	r3, #0
 8003996:	d116      	bne.n	80039c6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003998:	2301      	movs	r3, #1
 800399a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800399c:	e013      	b.n	80039c6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800399e:	4b57      	ldr	r3, [pc, #348]	; (8003afc <RCCEx_PLLSAI1_Config+0x1e4>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d10f      	bne.n	80039ca <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80039aa:	4b54      	ldr	r3, [pc, #336]	; (8003afc <RCCEx_PLLSAI1_Config+0x1e4>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d109      	bne.n	80039ca <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80039b6:	2301      	movs	r3, #1
 80039b8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80039ba:	e006      	b.n	80039ca <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80039bc:	2301      	movs	r3, #1
 80039be:	73fb      	strb	r3, [r7, #15]
      break;
 80039c0:	e004      	b.n	80039cc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80039c2:	bf00      	nop
 80039c4:	e002      	b.n	80039cc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80039c6:	bf00      	nop
 80039c8:	e000      	b.n	80039cc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80039ca:	bf00      	nop
    }

    if(status == HAL_OK)
 80039cc:	7bfb      	ldrb	r3, [r7, #15]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d10d      	bne.n	80039ee <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80039d2:	4b4a      	ldr	r3, [pc, #296]	; (8003afc <RCCEx_PLLSAI1_Config+0x1e4>)
 80039d4:	68db      	ldr	r3, [r3, #12]
 80039d6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6819      	ldr	r1, [r3, #0]
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	3b01      	subs	r3, #1
 80039e4:	011b      	lsls	r3, r3, #4
 80039e6:	430b      	orrs	r3, r1
 80039e8:	4944      	ldr	r1, [pc, #272]	; (8003afc <RCCEx_PLLSAI1_Config+0x1e4>)
 80039ea:	4313      	orrs	r3, r2
 80039ec:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80039ee:	7bfb      	ldrb	r3, [r7, #15]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d17d      	bne.n	8003af0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80039f4:	4b41      	ldr	r3, [pc, #260]	; (8003afc <RCCEx_PLLSAI1_Config+0x1e4>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4a40      	ldr	r2, [pc, #256]	; (8003afc <RCCEx_PLLSAI1_Config+0x1e4>)
 80039fa:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80039fe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a00:	f7fd fd32 	bl	8001468 <HAL_GetTick>
 8003a04:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003a06:	e009      	b.n	8003a1c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003a08:	f7fd fd2e 	bl	8001468 <HAL_GetTick>
 8003a0c:	4602      	mov	r2, r0
 8003a0e:	68bb      	ldr	r3, [r7, #8]
 8003a10:	1ad3      	subs	r3, r2, r3
 8003a12:	2b02      	cmp	r3, #2
 8003a14:	d902      	bls.n	8003a1c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003a16:	2303      	movs	r3, #3
 8003a18:	73fb      	strb	r3, [r7, #15]
        break;
 8003a1a:	e005      	b.n	8003a28 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003a1c:	4b37      	ldr	r3, [pc, #220]	; (8003afc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d1ef      	bne.n	8003a08 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003a28:	7bfb      	ldrb	r3, [r7, #15]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d160      	bne.n	8003af0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d111      	bne.n	8003a58 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003a34:	4b31      	ldr	r3, [pc, #196]	; (8003afc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a36:	691b      	ldr	r3, [r3, #16]
 8003a38:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003a3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a40:	687a      	ldr	r2, [r7, #4]
 8003a42:	6892      	ldr	r2, [r2, #8]
 8003a44:	0211      	lsls	r1, r2, #8
 8003a46:	687a      	ldr	r2, [r7, #4]
 8003a48:	68d2      	ldr	r2, [r2, #12]
 8003a4a:	0912      	lsrs	r2, r2, #4
 8003a4c:	0452      	lsls	r2, r2, #17
 8003a4e:	430a      	orrs	r2, r1
 8003a50:	492a      	ldr	r1, [pc, #168]	; (8003afc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a52:	4313      	orrs	r3, r2
 8003a54:	610b      	str	r3, [r1, #16]
 8003a56:	e027      	b.n	8003aa8 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	2b01      	cmp	r3, #1
 8003a5c:	d112      	bne.n	8003a84 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003a5e:	4b27      	ldr	r3, [pc, #156]	; (8003afc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a60:	691b      	ldr	r3, [r3, #16]
 8003a62:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003a66:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003a6a:	687a      	ldr	r2, [r7, #4]
 8003a6c:	6892      	ldr	r2, [r2, #8]
 8003a6e:	0211      	lsls	r1, r2, #8
 8003a70:	687a      	ldr	r2, [r7, #4]
 8003a72:	6912      	ldr	r2, [r2, #16]
 8003a74:	0852      	lsrs	r2, r2, #1
 8003a76:	3a01      	subs	r2, #1
 8003a78:	0552      	lsls	r2, r2, #21
 8003a7a:	430a      	orrs	r2, r1
 8003a7c:	491f      	ldr	r1, [pc, #124]	; (8003afc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	610b      	str	r3, [r1, #16]
 8003a82:	e011      	b.n	8003aa8 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003a84:	4b1d      	ldr	r3, [pc, #116]	; (8003afc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a86:	691b      	ldr	r3, [r3, #16]
 8003a88:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003a8c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003a90:	687a      	ldr	r2, [r7, #4]
 8003a92:	6892      	ldr	r2, [r2, #8]
 8003a94:	0211      	lsls	r1, r2, #8
 8003a96:	687a      	ldr	r2, [r7, #4]
 8003a98:	6952      	ldr	r2, [r2, #20]
 8003a9a:	0852      	lsrs	r2, r2, #1
 8003a9c:	3a01      	subs	r2, #1
 8003a9e:	0652      	lsls	r2, r2, #25
 8003aa0:	430a      	orrs	r2, r1
 8003aa2:	4916      	ldr	r1, [pc, #88]	; (8003afc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003aa8:	4b14      	ldr	r3, [pc, #80]	; (8003afc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4a13      	ldr	r2, [pc, #76]	; (8003afc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003aae:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003ab2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ab4:	f7fd fcd8 	bl	8001468 <HAL_GetTick>
 8003ab8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003aba:	e009      	b.n	8003ad0 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003abc:	f7fd fcd4 	bl	8001468 <HAL_GetTick>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	68bb      	ldr	r3, [r7, #8]
 8003ac4:	1ad3      	subs	r3, r2, r3
 8003ac6:	2b02      	cmp	r3, #2
 8003ac8:	d902      	bls.n	8003ad0 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003aca:	2303      	movs	r3, #3
 8003acc:	73fb      	strb	r3, [r7, #15]
          break;
 8003ace:	e005      	b.n	8003adc <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003ad0:	4b0a      	ldr	r3, [pc, #40]	; (8003afc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d0ef      	beq.n	8003abc <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003adc:	7bfb      	ldrb	r3, [r7, #15]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d106      	bne.n	8003af0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003ae2:	4b06      	ldr	r3, [pc, #24]	; (8003afc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ae4:	691a      	ldr	r2, [r3, #16]
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	699b      	ldr	r3, [r3, #24]
 8003aea:	4904      	ldr	r1, [pc, #16]	; (8003afc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003aec:	4313      	orrs	r3, r2
 8003aee:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003af0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003af2:	4618      	mov	r0, r3
 8003af4:	3710      	adds	r7, #16
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bd80      	pop	{r7, pc}
 8003afa:	bf00      	nop
 8003afc:	40021000 	.word	0x40021000

08003b00 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b084      	sub	sp, #16
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
 8003b08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003b0e:	4b6a      	ldr	r3, [pc, #424]	; (8003cb8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b10:	68db      	ldr	r3, [r3, #12]
 8003b12:	f003 0303 	and.w	r3, r3, #3
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d018      	beq.n	8003b4c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003b1a:	4b67      	ldr	r3, [pc, #412]	; (8003cb8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b1c:	68db      	ldr	r3, [r3, #12]
 8003b1e:	f003 0203 	and.w	r2, r3, #3
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	429a      	cmp	r2, r3
 8003b28:	d10d      	bne.n	8003b46 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
       ||
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d009      	beq.n	8003b46 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003b32:	4b61      	ldr	r3, [pc, #388]	; (8003cb8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b34:	68db      	ldr	r3, [r3, #12]
 8003b36:	091b      	lsrs	r3, r3, #4
 8003b38:	f003 0307 	and.w	r3, r3, #7
 8003b3c:	1c5a      	adds	r2, r3, #1
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	685b      	ldr	r3, [r3, #4]
       ||
 8003b42:	429a      	cmp	r2, r3
 8003b44:	d047      	beq.n	8003bd6 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	73fb      	strb	r3, [r7, #15]
 8003b4a:	e044      	b.n	8003bd6 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	2b03      	cmp	r3, #3
 8003b52:	d018      	beq.n	8003b86 <RCCEx_PLLSAI2_Config+0x86>
 8003b54:	2b03      	cmp	r3, #3
 8003b56:	d825      	bhi.n	8003ba4 <RCCEx_PLLSAI2_Config+0xa4>
 8003b58:	2b01      	cmp	r3, #1
 8003b5a:	d002      	beq.n	8003b62 <RCCEx_PLLSAI2_Config+0x62>
 8003b5c:	2b02      	cmp	r3, #2
 8003b5e:	d009      	beq.n	8003b74 <RCCEx_PLLSAI2_Config+0x74>
 8003b60:	e020      	b.n	8003ba4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003b62:	4b55      	ldr	r3, [pc, #340]	; (8003cb8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f003 0302 	and.w	r3, r3, #2
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d11d      	bne.n	8003baa <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b72:	e01a      	b.n	8003baa <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003b74:	4b50      	ldr	r3, [pc, #320]	; (8003cb8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d116      	bne.n	8003bae <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003b80:	2301      	movs	r3, #1
 8003b82:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b84:	e013      	b.n	8003bae <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003b86:	4b4c      	ldr	r3, [pc, #304]	; (8003cb8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d10f      	bne.n	8003bb2 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003b92:	4b49      	ldr	r3, [pc, #292]	; (8003cb8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d109      	bne.n	8003bb2 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003ba2:	e006      	b.n	8003bb2 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	73fb      	strb	r3, [r7, #15]
      break;
 8003ba8:	e004      	b.n	8003bb4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003baa:	bf00      	nop
 8003bac:	e002      	b.n	8003bb4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003bae:	bf00      	nop
 8003bb0:	e000      	b.n	8003bb4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003bb2:	bf00      	nop
    }

    if(status == HAL_OK)
 8003bb4:	7bfb      	ldrb	r3, [r7, #15]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d10d      	bne.n	8003bd6 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003bba:	4b3f      	ldr	r3, [pc, #252]	; (8003cb8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bbc:	68db      	ldr	r3, [r3, #12]
 8003bbe:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6819      	ldr	r1, [r3, #0]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	3b01      	subs	r3, #1
 8003bcc:	011b      	lsls	r3, r3, #4
 8003bce:	430b      	orrs	r3, r1
 8003bd0:	4939      	ldr	r1, [pc, #228]	; (8003cb8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003bd6:	7bfb      	ldrb	r3, [r7, #15]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d167      	bne.n	8003cac <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003bdc:	4b36      	ldr	r3, [pc, #216]	; (8003cb8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a35      	ldr	r2, [pc, #212]	; (8003cb8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003be2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003be6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003be8:	f7fd fc3e 	bl	8001468 <HAL_GetTick>
 8003bec:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003bee:	e009      	b.n	8003c04 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003bf0:	f7fd fc3a 	bl	8001468 <HAL_GetTick>
 8003bf4:	4602      	mov	r2, r0
 8003bf6:	68bb      	ldr	r3, [r7, #8]
 8003bf8:	1ad3      	subs	r3, r2, r3
 8003bfa:	2b02      	cmp	r3, #2
 8003bfc:	d902      	bls.n	8003c04 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003bfe:	2303      	movs	r3, #3
 8003c00:	73fb      	strb	r3, [r7, #15]
        break;
 8003c02:	e005      	b.n	8003c10 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003c04:	4b2c      	ldr	r3, [pc, #176]	; (8003cb8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d1ef      	bne.n	8003bf0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003c10:	7bfb      	ldrb	r3, [r7, #15]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d14a      	bne.n	8003cac <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d111      	bne.n	8003c40 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003c1c:	4b26      	ldr	r3, [pc, #152]	; (8003cb8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c1e:	695b      	ldr	r3, [r3, #20]
 8003c20:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003c24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c28:	687a      	ldr	r2, [r7, #4]
 8003c2a:	6892      	ldr	r2, [r2, #8]
 8003c2c:	0211      	lsls	r1, r2, #8
 8003c2e:	687a      	ldr	r2, [r7, #4]
 8003c30:	68d2      	ldr	r2, [r2, #12]
 8003c32:	0912      	lsrs	r2, r2, #4
 8003c34:	0452      	lsls	r2, r2, #17
 8003c36:	430a      	orrs	r2, r1
 8003c38:	491f      	ldr	r1, [pc, #124]	; (8003cb8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	614b      	str	r3, [r1, #20]
 8003c3e:	e011      	b.n	8003c64 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003c40:	4b1d      	ldr	r3, [pc, #116]	; (8003cb8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c42:	695b      	ldr	r3, [r3, #20]
 8003c44:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003c48:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003c4c:	687a      	ldr	r2, [r7, #4]
 8003c4e:	6892      	ldr	r2, [r2, #8]
 8003c50:	0211      	lsls	r1, r2, #8
 8003c52:	687a      	ldr	r2, [r7, #4]
 8003c54:	6912      	ldr	r2, [r2, #16]
 8003c56:	0852      	lsrs	r2, r2, #1
 8003c58:	3a01      	subs	r2, #1
 8003c5a:	0652      	lsls	r2, r2, #25
 8003c5c:	430a      	orrs	r2, r1
 8003c5e:	4916      	ldr	r1, [pc, #88]	; (8003cb8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c60:	4313      	orrs	r3, r2
 8003c62:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003c64:	4b14      	ldr	r3, [pc, #80]	; (8003cb8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4a13      	ldr	r2, [pc, #76]	; (8003cb8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c6e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c70:	f7fd fbfa 	bl	8001468 <HAL_GetTick>
 8003c74:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003c76:	e009      	b.n	8003c8c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003c78:	f7fd fbf6 	bl	8001468 <HAL_GetTick>
 8003c7c:	4602      	mov	r2, r0
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	1ad3      	subs	r3, r2, r3
 8003c82:	2b02      	cmp	r3, #2
 8003c84:	d902      	bls.n	8003c8c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003c86:	2303      	movs	r3, #3
 8003c88:	73fb      	strb	r3, [r7, #15]
          break;
 8003c8a:	e005      	b.n	8003c98 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003c8c:	4b0a      	ldr	r3, [pc, #40]	; (8003cb8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d0ef      	beq.n	8003c78 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003c98:	7bfb      	ldrb	r3, [r7, #15]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d106      	bne.n	8003cac <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003c9e:	4b06      	ldr	r3, [pc, #24]	; (8003cb8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ca0:	695a      	ldr	r2, [r3, #20]
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	695b      	ldr	r3, [r3, #20]
 8003ca6:	4904      	ldr	r1, [pc, #16]	; (8003cb8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003cac:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cae:	4618      	mov	r0, r3
 8003cb0:	3710      	adds	r7, #16
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd80      	pop	{r7, pc}
 8003cb6:	bf00      	nop
 8003cb8:	40021000 	.word	0x40021000

08003cbc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b082      	sub	sp, #8
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d101      	bne.n	8003cce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	e040      	b.n	8003d50 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d106      	bne.n	8003ce4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2200      	movs	r2, #0
 8003cda:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003cde:	6878      	ldr	r0, [r7, #4]
 8003ce0:	f7fd facc 	bl	800127c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2224      	movs	r2, #36	; 0x24
 8003ce8:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	681a      	ldr	r2, [r3, #0]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f022 0201 	bic.w	r2, r2, #1
 8003cf8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d002      	beq.n	8003d08 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003d02:	6878      	ldr	r0, [r7, #4]
 8003d04:	f000 fb6a 	bl	80043dc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003d08:	6878      	ldr	r0, [r7, #4]
 8003d0a:	f000 f8af 	bl	8003e6c <UART_SetConfig>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	2b01      	cmp	r3, #1
 8003d12:	d101      	bne.n	8003d18 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003d14:	2301      	movs	r3, #1
 8003d16:	e01b      	b.n	8003d50 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	685a      	ldr	r2, [r3, #4]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003d26:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	689a      	ldr	r2, [r3, #8]
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003d36:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	681a      	ldr	r2, [r3, #0]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f042 0201 	orr.w	r2, r2, #1
 8003d46:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003d48:	6878      	ldr	r0, [r7, #4]
 8003d4a:	f000 fbe9 	bl	8004520 <UART_CheckIdleState>
 8003d4e:	4603      	mov	r3, r0
}
 8003d50:	4618      	mov	r0, r3
 8003d52:	3708      	adds	r7, #8
 8003d54:	46bd      	mov	sp, r7
 8003d56:	bd80      	pop	{r7, pc}

08003d58 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b08a      	sub	sp, #40	; 0x28
 8003d5c:	af02      	add	r7, sp, #8
 8003d5e:	60f8      	str	r0, [r7, #12]
 8003d60:	60b9      	str	r1, [r7, #8]
 8003d62:	603b      	str	r3, [r7, #0]
 8003d64:	4613      	mov	r3, r2
 8003d66:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003d6c:	2b20      	cmp	r3, #32
 8003d6e:	d178      	bne.n	8003e62 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d70:	68bb      	ldr	r3, [r7, #8]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d002      	beq.n	8003d7c <HAL_UART_Transmit+0x24>
 8003d76:	88fb      	ldrh	r3, [r7, #6]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d101      	bne.n	8003d80 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	e071      	b.n	8003e64 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2200      	movs	r2, #0
 8003d84:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	2221      	movs	r2, #33	; 0x21
 8003d8c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003d8e:	f7fd fb6b 	bl	8001468 <HAL_GetTick>
 8003d92:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	88fa      	ldrh	r2, [r7, #6]
 8003d98:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	88fa      	ldrh	r2, [r7, #6]
 8003da0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	689b      	ldr	r3, [r3, #8]
 8003da8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003dac:	d108      	bne.n	8003dc0 <HAL_UART_Transmit+0x68>
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	691b      	ldr	r3, [r3, #16]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d104      	bne.n	8003dc0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003db6:	2300      	movs	r3, #0
 8003db8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003dba:	68bb      	ldr	r3, [r7, #8]
 8003dbc:	61bb      	str	r3, [r7, #24]
 8003dbe:	e003      	b.n	8003dc8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003dc8:	e030      	b.n	8003e2c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	9300      	str	r3, [sp, #0]
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	2180      	movs	r1, #128	; 0x80
 8003dd4:	68f8      	ldr	r0, [r7, #12]
 8003dd6:	f000 fc4b 	bl	8004670 <UART_WaitOnFlagUntilTimeout>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d004      	beq.n	8003dea <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	2220      	movs	r2, #32
 8003de4:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8003de6:	2303      	movs	r3, #3
 8003de8:	e03c      	b.n	8003e64 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8003dea:	69fb      	ldr	r3, [r7, #28]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d10b      	bne.n	8003e08 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003df0:	69bb      	ldr	r3, [r7, #24]
 8003df2:	881a      	ldrh	r2, [r3, #0]
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003dfc:	b292      	uxth	r2, r2
 8003dfe:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003e00:	69bb      	ldr	r3, [r7, #24]
 8003e02:	3302      	adds	r3, #2
 8003e04:	61bb      	str	r3, [r7, #24]
 8003e06:	e008      	b.n	8003e1a <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003e08:	69fb      	ldr	r3, [r7, #28]
 8003e0a:	781a      	ldrb	r2, [r3, #0]
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	b292      	uxth	r2, r2
 8003e12:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003e14:	69fb      	ldr	r3, [r7, #28]
 8003e16:	3301      	adds	r3, #1
 8003e18:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003e20:	b29b      	uxth	r3, r3
 8003e22:	3b01      	subs	r3, #1
 8003e24:	b29a      	uxth	r2, r3
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003e32:	b29b      	uxth	r3, r3
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d1c8      	bne.n	8003dca <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	9300      	str	r3, [sp, #0]
 8003e3c:	697b      	ldr	r3, [r7, #20]
 8003e3e:	2200      	movs	r2, #0
 8003e40:	2140      	movs	r1, #64	; 0x40
 8003e42:	68f8      	ldr	r0, [r7, #12]
 8003e44:	f000 fc14 	bl	8004670 <UART_WaitOnFlagUntilTimeout>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d004      	beq.n	8003e58 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	2220      	movs	r2, #32
 8003e52:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8003e54:	2303      	movs	r3, #3
 8003e56:	e005      	b.n	8003e64 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2220      	movs	r2, #32
 8003e5c:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8003e5e:	2300      	movs	r3, #0
 8003e60:	e000      	b.n	8003e64 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8003e62:	2302      	movs	r3, #2
  }
}
 8003e64:	4618      	mov	r0, r3
 8003e66:	3720      	adds	r7, #32
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	bd80      	pop	{r7, pc}

08003e6c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e70:	b08a      	sub	sp, #40	; 0x28
 8003e72:	af00      	add	r7, sp, #0
 8003e74:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003e76:	2300      	movs	r3, #0
 8003e78:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	689a      	ldr	r2, [r3, #8]
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	691b      	ldr	r3, [r3, #16]
 8003e84:	431a      	orrs	r2, r3
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	695b      	ldr	r3, [r3, #20]
 8003e8a:	431a      	orrs	r2, r3
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	69db      	ldr	r3, [r3, #28]
 8003e90:	4313      	orrs	r3, r2
 8003e92:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	4ba4      	ldr	r3, [pc, #656]	; (800412c <UART_SetConfig+0x2c0>)
 8003e9c:	4013      	ands	r3, r2
 8003e9e:	68fa      	ldr	r2, [r7, #12]
 8003ea0:	6812      	ldr	r2, [r2, #0]
 8003ea2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003ea4:	430b      	orrs	r3, r1
 8003ea6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	68da      	ldr	r2, [r3, #12]
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	430a      	orrs	r2, r1
 8003ebc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	699b      	ldr	r3, [r3, #24]
 8003ec2:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a99      	ldr	r2, [pc, #612]	; (8004130 <UART_SetConfig+0x2c4>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d004      	beq.n	8003ed8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	6a1b      	ldr	r3, [r3, #32]
 8003ed2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	689b      	ldr	r3, [r3, #8]
 8003ede:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ee8:	430a      	orrs	r2, r1
 8003eea:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4a90      	ldr	r2, [pc, #576]	; (8004134 <UART_SetConfig+0x2c8>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d126      	bne.n	8003f44 <UART_SetConfig+0xd8>
 8003ef6:	4b90      	ldr	r3, [pc, #576]	; (8004138 <UART_SetConfig+0x2cc>)
 8003ef8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003efc:	f003 0303 	and.w	r3, r3, #3
 8003f00:	2b03      	cmp	r3, #3
 8003f02:	d81b      	bhi.n	8003f3c <UART_SetConfig+0xd0>
 8003f04:	a201      	add	r2, pc, #4	; (adr r2, 8003f0c <UART_SetConfig+0xa0>)
 8003f06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f0a:	bf00      	nop
 8003f0c:	08003f1d 	.word	0x08003f1d
 8003f10:	08003f2d 	.word	0x08003f2d
 8003f14:	08003f25 	.word	0x08003f25
 8003f18:	08003f35 	.word	0x08003f35
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003f22:	e116      	b.n	8004152 <UART_SetConfig+0x2e6>
 8003f24:	2302      	movs	r3, #2
 8003f26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003f2a:	e112      	b.n	8004152 <UART_SetConfig+0x2e6>
 8003f2c:	2304      	movs	r3, #4
 8003f2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003f32:	e10e      	b.n	8004152 <UART_SetConfig+0x2e6>
 8003f34:	2308      	movs	r3, #8
 8003f36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003f3a:	e10a      	b.n	8004152 <UART_SetConfig+0x2e6>
 8003f3c:	2310      	movs	r3, #16
 8003f3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003f42:	e106      	b.n	8004152 <UART_SetConfig+0x2e6>
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4a7c      	ldr	r2, [pc, #496]	; (800413c <UART_SetConfig+0x2d0>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d138      	bne.n	8003fc0 <UART_SetConfig+0x154>
 8003f4e:	4b7a      	ldr	r3, [pc, #488]	; (8004138 <UART_SetConfig+0x2cc>)
 8003f50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f54:	f003 030c 	and.w	r3, r3, #12
 8003f58:	2b0c      	cmp	r3, #12
 8003f5a:	d82d      	bhi.n	8003fb8 <UART_SetConfig+0x14c>
 8003f5c:	a201      	add	r2, pc, #4	; (adr r2, 8003f64 <UART_SetConfig+0xf8>)
 8003f5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f62:	bf00      	nop
 8003f64:	08003f99 	.word	0x08003f99
 8003f68:	08003fb9 	.word	0x08003fb9
 8003f6c:	08003fb9 	.word	0x08003fb9
 8003f70:	08003fb9 	.word	0x08003fb9
 8003f74:	08003fa9 	.word	0x08003fa9
 8003f78:	08003fb9 	.word	0x08003fb9
 8003f7c:	08003fb9 	.word	0x08003fb9
 8003f80:	08003fb9 	.word	0x08003fb9
 8003f84:	08003fa1 	.word	0x08003fa1
 8003f88:	08003fb9 	.word	0x08003fb9
 8003f8c:	08003fb9 	.word	0x08003fb9
 8003f90:	08003fb9 	.word	0x08003fb9
 8003f94:	08003fb1 	.word	0x08003fb1
 8003f98:	2300      	movs	r3, #0
 8003f9a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003f9e:	e0d8      	b.n	8004152 <UART_SetConfig+0x2e6>
 8003fa0:	2302      	movs	r3, #2
 8003fa2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003fa6:	e0d4      	b.n	8004152 <UART_SetConfig+0x2e6>
 8003fa8:	2304      	movs	r3, #4
 8003faa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003fae:	e0d0      	b.n	8004152 <UART_SetConfig+0x2e6>
 8003fb0:	2308      	movs	r3, #8
 8003fb2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003fb6:	e0cc      	b.n	8004152 <UART_SetConfig+0x2e6>
 8003fb8:	2310      	movs	r3, #16
 8003fba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003fbe:	e0c8      	b.n	8004152 <UART_SetConfig+0x2e6>
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4a5e      	ldr	r2, [pc, #376]	; (8004140 <UART_SetConfig+0x2d4>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d125      	bne.n	8004016 <UART_SetConfig+0x1aa>
 8003fca:	4b5b      	ldr	r3, [pc, #364]	; (8004138 <UART_SetConfig+0x2cc>)
 8003fcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fd0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003fd4:	2b30      	cmp	r3, #48	; 0x30
 8003fd6:	d016      	beq.n	8004006 <UART_SetConfig+0x19a>
 8003fd8:	2b30      	cmp	r3, #48	; 0x30
 8003fda:	d818      	bhi.n	800400e <UART_SetConfig+0x1a2>
 8003fdc:	2b20      	cmp	r3, #32
 8003fde:	d00a      	beq.n	8003ff6 <UART_SetConfig+0x18a>
 8003fe0:	2b20      	cmp	r3, #32
 8003fe2:	d814      	bhi.n	800400e <UART_SetConfig+0x1a2>
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d002      	beq.n	8003fee <UART_SetConfig+0x182>
 8003fe8:	2b10      	cmp	r3, #16
 8003fea:	d008      	beq.n	8003ffe <UART_SetConfig+0x192>
 8003fec:	e00f      	b.n	800400e <UART_SetConfig+0x1a2>
 8003fee:	2300      	movs	r3, #0
 8003ff0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ff4:	e0ad      	b.n	8004152 <UART_SetConfig+0x2e6>
 8003ff6:	2302      	movs	r3, #2
 8003ff8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ffc:	e0a9      	b.n	8004152 <UART_SetConfig+0x2e6>
 8003ffe:	2304      	movs	r3, #4
 8004000:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004004:	e0a5      	b.n	8004152 <UART_SetConfig+0x2e6>
 8004006:	2308      	movs	r3, #8
 8004008:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800400c:	e0a1      	b.n	8004152 <UART_SetConfig+0x2e6>
 800400e:	2310      	movs	r3, #16
 8004010:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004014:	e09d      	b.n	8004152 <UART_SetConfig+0x2e6>
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4a4a      	ldr	r2, [pc, #296]	; (8004144 <UART_SetConfig+0x2d8>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d125      	bne.n	800406c <UART_SetConfig+0x200>
 8004020:	4b45      	ldr	r3, [pc, #276]	; (8004138 <UART_SetConfig+0x2cc>)
 8004022:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004026:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800402a:	2bc0      	cmp	r3, #192	; 0xc0
 800402c:	d016      	beq.n	800405c <UART_SetConfig+0x1f0>
 800402e:	2bc0      	cmp	r3, #192	; 0xc0
 8004030:	d818      	bhi.n	8004064 <UART_SetConfig+0x1f8>
 8004032:	2b80      	cmp	r3, #128	; 0x80
 8004034:	d00a      	beq.n	800404c <UART_SetConfig+0x1e0>
 8004036:	2b80      	cmp	r3, #128	; 0x80
 8004038:	d814      	bhi.n	8004064 <UART_SetConfig+0x1f8>
 800403a:	2b00      	cmp	r3, #0
 800403c:	d002      	beq.n	8004044 <UART_SetConfig+0x1d8>
 800403e:	2b40      	cmp	r3, #64	; 0x40
 8004040:	d008      	beq.n	8004054 <UART_SetConfig+0x1e8>
 8004042:	e00f      	b.n	8004064 <UART_SetConfig+0x1f8>
 8004044:	2300      	movs	r3, #0
 8004046:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800404a:	e082      	b.n	8004152 <UART_SetConfig+0x2e6>
 800404c:	2302      	movs	r3, #2
 800404e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004052:	e07e      	b.n	8004152 <UART_SetConfig+0x2e6>
 8004054:	2304      	movs	r3, #4
 8004056:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800405a:	e07a      	b.n	8004152 <UART_SetConfig+0x2e6>
 800405c:	2308      	movs	r3, #8
 800405e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004062:	e076      	b.n	8004152 <UART_SetConfig+0x2e6>
 8004064:	2310      	movs	r3, #16
 8004066:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800406a:	e072      	b.n	8004152 <UART_SetConfig+0x2e6>
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4a35      	ldr	r2, [pc, #212]	; (8004148 <UART_SetConfig+0x2dc>)
 8004072:	4293      	cmp	r3, r2
 8004074:	d12a      	bne.n	80040cc <UART_SetConfig+0x260>
 8004076:	4b30      	ldr	r3, [pc, #192]	; (8004138 <UART_SetConfig+0x2cc>)
 8004078:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800407c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004080:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004084:	d01a      	beq.n	80040bc <UART_SetConfig+0x250>
 8004086:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800408a:	d81b      	bhi.n	80040c4 <UART_SetConfig+0x258>
 800408c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004090:	d00c      	beq.n	80040ac <UART_SetConfig+0x240>
 8004092:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004096:	d815      	bhi.n	80040c4 <UART_SetConfig+0x258>
 8004098:	2b00      	cmp	r3, #0
 800409a:	d003      	beq.n	80040a4 <UART_SetConfig+0x238>
 800409c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80040a0:	d008      	beq.n	80040b4 <UART_SetConfig+0x248>
 80040a2:	e00f      	b.n	80040c4 <UART_SetConfig+0x258>
 80040a4:	2300      	movs	r3, #0
 80040a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040aa:	e052      	b.n	8004152 <UART_SetConfig+0x2e6>
 80040ac:	2302      	movs	r3, #2
 80040ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040b2:	e04e      	b.n	8004152 <UART_SetConfig+0x2e6>
 80040b4:	2304      	movs	r3, #4
 80040b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040ba:	e04a      	b.n	8004152 <UART_SetConfig+0x2e6>
 80040bc:	2308      	movs	r3, #8
 80040be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040c2:	e046      	b.n	8004152 <UART_SetConfig+0x2e6>
 80040c4:	2310      	movs	r3, #16
 80040c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040ca:	e042      	b.n	8004152 <UART_SetConfig+0x2e6>
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a17      	ldr	r2, [pc, #92]	; (8004130 <UART_SetConfig+0x2c4>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d13a      	bne.n	800414c <UART_SetConfig+0x2e0>
 80040d6:	4b18      	ldr	r3, [pc, #96]	; (8004138 <UART_SetConfig+0x2cc>)
 80040d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040dc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80040e0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80040e4:	d01a      	beq.n	800411c <UART_SetConfig+0x2b0>
 80040e6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80040ea:	d81b      	bhi.n	8004124 <UART_SetConfig+0x2b8>
 80040ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040f0:	d00c      	beq.n	800410c <UART_SetConfig+0x2a0>
 80040f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040f6:	d815      	bhi.n	8004124 <UART_SetConfig+0x2b8>
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d003      	beq.n	8004104 <UART_SetConfig+0x298>
 80040fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004100:	d008      	beq.n	8004114 <UART_SetConfig+0x2a8>
 8004102:	e00f      	b.n	8004124 <UART_SetConfig+0x2b8>
 8004104:	2300      	movs	r3, #0
 8004106:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800410a:	e022      	b.n	8004152 <UART_SetConfig+0x2e6>
 800410c:	2302      	movs	r3, #2
 800410e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004112:	e01e      	b.n	8004152 <UART_SetConfig+0x2e6>
 8004114:	2304      	movs	r3, #4
 8004116:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800411a:	e01a      	b.n	8004152 <UART_SetConfig+0x2e6>
 800411c:	2308      	movs	r3, #8
 800411e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004122:	e016      	b.n	8004152 <UART_SetConfig+0x2e6>
 8004124:	2310      	movs	r3, #16
 8004126:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800412a:	e012      	b.n	8004152 <UART_SetConfig+0x2e6>
 800412c:	efff69f3 	.word	0xefff69f3
 8004130:	40008000 	.word	0x40008000
 8004134:	40013800 	.word	0x40013800
 8004138:	40021000 	.word	0x40021000
 800413c:	40004400 	.word	0x40004400
 8004140:	40004800 	.word	0x40004800
 8004144:	40004c00 	.word	0x40004c00
 8004148:	40005000 	.word	0x40005000
 800414c:	2310      	movs	r3, #16
 800414e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4a9f      	ldr	r2, [pc, #636]	; (80043d4 <UART_SetConfig+0x568>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d17a      	bne.n	8004252 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800415c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004160:	2b08      	cmp	r3, #8
 8004162:	d824      	bhi.n	80041ae <UART_SetConfig+0x342>
 8004164:	a201      	add	r2, pc, #4	; (adr r2, 800416c <UART_SetConfig+0x300>)
 8004166:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800416a:	bf00      	nop
 800416c:	08004191 	.word	0x08004191
 8004170:	080041af 	.word	0x080041af
 8004174:	08004199 	.word	0x08004199
 8004178:	080041af 	.word	0x080041af
 800417c:	0800419f 	.word	0x0800419f
 8004180:	080041af 	.word	0x080041af
 8004184:	080041af 	.word	0x080041af
 8004188:	080041af 	.word	0x080041af
 800418c:	080041a7 	.word	0x080041a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004190:	f7ff f84c 	bl	800322c <HAL_RCC_GetPCLK1Freq>
 8004194:	61f8      	str	r0, [r7, #28]
        break;
 8004196:	e010      	b.n	80041ba <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004198:	4b8f      	ldr	r3, [pc, #572]	; (80043d8 <UART_SetConfig+0x56c>)
 800419a:	61fb      	str	r3, [r7, #28]
        break;
 800419c:	e00d      	b.n	80041ba <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800419e:	f7fe ffad 	bl	80030fc <HAL_RCC_GetSysClockFreq>
 80041a2:	61f8      	str	r0, [r7, #28]
        break;
 80041a4:	e009      	b.n	80041ba <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80041a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80041aa:	61fb      	str	r3, [r7, #28]
        break;
 80041ac:	e005      	b.n	80041ba <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80041ae:	2300      	movs	r3, #0
 80041b0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80041b2:	2301      	movs	r3, #1
 80041b4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80041b8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80041ba:	69fb      	ldr	r3, [r7, #28]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	f000 80fb 	beq.w	80043b8 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	685a      	ldr	r2, [r3, #4]
 80041c6:	4613      	mov	r3, r2
 80041c8:	005b      	lsls	r3, r3, #1
 80041ca:	4413      	add	r3, r2
 80041cc:	69fa      	ldr	r2, [r7, #28]
 80041ce:	429a      	cmp	r2, r3
 80041d0:	d305      	bcc.n	80041de <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80041d8:	69fa      	ldr	r2, [r7, #28]
 80041da:	429a      	cmp	r2, r3
 80041dc:	d903      	bls.n	80041e6 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80041e4:	e0e8      	b.n	80043b8 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80041e6:	69fb      	ldr	r3, [r7, #28]
 80041e8:	2200      	movs	r2, #0
 80041ea:	461c      	mov	r4, r3
 80041ec:	4615      	mov	r5, r2
 80041ee:	f04f 0200 	mov.w	r2, #0
 80041f2:	f04f 0300 	mov.w	r3, #0
 80041f6:	022b      	lsls	r3, r5, #8
 80041f8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80041fc:	0222      	lsls	r2, r4, #8
 80041fe:	68f9      	ldr	r1, [r7, #12]
 8004200:	6849      	ldr	r1, [r1, #4]
 8004202:	0849      	lsrs	r1, r1, #1
 8004204:	2000      	movs	r0, #0
 8004206:	4688      	mov	r8, r1
 8004208:	4681      	mov	r9, r0
 800420a:	eb12 0a08 	adds.w	sl, r2, r8
 800420e:	eb43 0b09 	adc.w	fp, r3, r9
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	685b      	ldr	r3, [r3, #4]
 8004216:	2200      	movs	r2, #0
 8004218:	603b      	str	r3, [r7, #0]
 800421a:	607a      	str	r2, [r7, #4]
 800421c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004220:	4650      	mov	r0, sl
 8004222:	4659      	mov	r1, fp
 8004224:	f7fc f824 	bl	8000270 <__aeabi_uldivmod>
 8004228:	4602      	mov	r2, r0
 800422a:	460b      	mov	r3, r1
 800422c:	4613      	mov	r3, r2
 800422e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004230:	69bb      	ldr	r3, [r7, #24]
 8004232:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004236:	d308      	bcc.n	800424a <UART_SetConfig+0x3de>
 8004238:	69bb      	ldr	r3, [r7, #24]
 800423a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800423e:	d204      	bcs.n	800424a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	69ba      	ldr	r2, [r7, #24]
 8004246:	60da      	str	r2, [r3, #12]
 8004248:	e0b6      	b.n	80043b8 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800424a:	2301      	movs	r3, #1
 800424c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004250:	e0b2      	b.n	80043b8 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	69db      	ldr	r3, [r3, #28]
 8004256:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800425a:	d15e      	bne.n	800431a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800425c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004260:	2b08      	cmp	r3, #8
 8004262:	d828      	bhi.n	80042b6 <UART_SetConfig+0x44a>
 8004264:	a201      	add	r2, pc, #4	; (adr r2, 800426c <UART_SetConfig+0x400>)
 8004266:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800426a:	bf00      	nop
 800426c:	08004291 	.word	0x08004291
 8004270:	08004299 	.word	0x08004299
 8004274:	080042a1 	.word	0x080042a1
 8004278:	080042b7 	.word	0x080042b7
 800427c:	080042a7 	.word	0x080042a7
 8004280:	080042b7 	.word	0x080042b7
 8004284:	080042b7 	.word	0x080042b7
 8004288:	080042b7 	.word	0x080042b7
 800428c:	080042af 	.word	0x080042af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004290:	f7fe ffcc 	bl	800322c <HAL_RCC_GetPCLK1Freq>
 8004294:	61f8      	str	r0, [r7, #28]
        break;
 8004296:	e014      	b.n	80042c2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004298:	f7fe ffde 	bl	8003258 <HAL_RCC_GetPCLK2Freq>
 800429c:	61f8      	str	r0, [r7, #28]
        break;
 800429e:	e010      	b.n	80042c2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80042a0:	4b4d      	ldr	r3, [pc, #308]	; (80043d8 <UART_SetConfig+0x56c>)
 80042a2:	61fb      	str	r3, [r7, #28]
        break;
 80042a4:	e00d      	b.n	80042c2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80042a6:	f7fe ff29 	bl	80030fc <HAL_RCC_GetSysClockFreq>
 80042aa:	61f8      	str	r0, [r7, #28]
        break;
 80042ac:	e009      	b.n	80042c2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80042ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80042b2:	61fb      	str	r3, [r7, #28]
        break;
 80042b4:	e005      	b.n	80042c2 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80042b6:	2300      	movs	r3, #0
 80042b8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80042ba:	2301      	movs	r3, #1
 80042bc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80042c0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80042c2:	69fb      	ldr	r3, [r7, #28]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d077      	beq.n	80043b8 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80042c8:	69fb      	ldr	r3, [r7, #28]
 80042ca:	005a      	lsls	r2, r3, #1
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	685b      	ldr	r3, [r3, #4]
 80042d0:	085b      	lsrs	r3, r3, #1
 80042d2:	441a      	add	r2, r3
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	685b      	ldr	r3, [r3, #4]
 80042d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80042dc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80042de:	69bb      	ldr	r3, [r7, #24]
 80042e0:	2b0f      	cmp	r3, #15
 80042e2:	d916      	bls.n	8004312 <UART_SetConfig+0x4a6>
 80042e4:	69bb      	ldr	r3, [r7, #24]
 80042e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042ea:	d212      	bcs.n	8004312 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80042ec:	69bb      	ldr	r3, [r7, #24]
 80042ee:	b29b      	uxth	r3, r3
 80042f0:	f023 030f 	bic.w	r3, r3, #15
 80042f4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80042f6:	69bb      	ldr	r3, [r7, #24]
 80042f8:	085b      	lsrs	r3, r3, #1
 80042fa:	b29b      	uxth	r3, r3
 80042fc:	f003 0307 	and.w	r3, r3, #7
 8004300:	b29a      	uxth	r2, r3
 8004302:	8afb      	ldrh	r3, [r7, #22]
 8004304:	4313      	orrs	r3, r2
 8004306:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	8afa      	ldrh	r2, [r7, #22]
 800430e:	60da      	str	r2, [r3, #12]
 8004310:	e052      	b.n	80043b8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004312:	2301      	movs	r3, #1
 8004314:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004318:	e04e      	b.n	80043b8 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800431a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800431e:	2b08      	cmp	r3, #8
 8004320:	d827      	bhi.n	8004372 <UART_SetConfig+0x506>
 8004322:	a201      	add	r2, pc, #4	; (adr r2, 8004328 <UART_SetConfig+0x4bc>)
 8004324:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004328:	0800434d 	.word	0x0800434d
 800432c:	08004355 	.word	0x08004355
 8004330:	0800435d 	.word	0x0800435d
 8004334:	08004373 	.word	0x08004373
 8004338:	08004363 	.word	0x08004363
 800433c:	08004373 	.word	0x08004373
 8004340:	08004373 	.word	0x08004373
 8004344:	08004373 	.word	0x08004373
 8004348:	0800436b 	.word	0x0800436b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800434c:	f7fe ff6e 	bl	800322c <HAL_RCC_GetPCLK1Freq>
 8004350:	61f8      	str	r0, [r7, #28]
        break;
 8004352:	e014      	b.n	800437e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004354:	f7fe ff80 	bl	8003258 <HAL_RCC_GetPCLK2Freq>
 8004358:	61f8      	str	r0, [r7, #28]
        break;
 800435a:	e010      	b.n	800437e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800435c:	4b1e      	ldr	r3, [pc, #120]	; (80043d8 <UART_SetConfig+0x56c>)
 800435e:	61fb      	str	r3, [r7, #28]
        break;
 8004360:	e00d      	b.n	800437e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004362:	f7fe fecb 	bl	80030fc <HAL_RCC_GetSysClockFreq>
 8004366:	61f8      	str	r0, [r7, #28]
        break;
 8004368:	e009      	b.n	800437e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800436a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800436e:	61fb      	str	r3, [r7, #28]
        break;
 8004370:	e005      	b.n	800437e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004372:	2300      	movs	r3, #0
 8004374:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800437c:	bf00      	nop
    }

    if (pclk != 0U)
 800437e:	69fb      	ldr	r3, [r7, #28]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d019      	beq.n	80043b8 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	685b      	ldr	r3, [r3, #4]
 8004388:	085a      	lsrs	r2, r3, #1
 800438a:	69fb      	ldr	r3, [r7, #28]
 800438c:	441a      	add	r2, r3
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	685b      	ldr	r3, [r3, #4]
 8004392:	fbb2 f3f3 	udiv	r3, r2, r3
 8004396:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004398:	69bb      	ldr	r3, [r7, #24]
 800439a:	2b0f      	cmp	r3, #15
 800439c:	d909      	bls.n	80043b2 <UART_SetConfig+0x546>
 800439e:	69bb      	ldr	r3, [r7, #24]
 80043a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043a4:	d205      	bcs.n	80043b2 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80043a6:	69bb      	ldr	r3, [r7, #24]
 80043a8:	b29a      	uxth	r2, r3
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	60da      	str	r2, [r3, #12]
 80043b0:	e002      	b.n	80043b8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	2200      	movs	r2, #0
 80043bc:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	2200      	movs	r2, #0
 80043c2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80043c4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80043c8:	4618      	mov	r0, r3
 80043ca:	3728      	adds	r7, #40	; 0x28
 80043cc:	46bd      	mov	sp, r7
 80043ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80043d2:	bf00      	nop
 80043d4:	40008000 	.word	0x40008000
 80043d8:	00f42400 	.word	0x00f42400

080043dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80043dc:	b480      	push	{r7}
 80043de:	b083      	sub	sp, #12
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043e8:	f003 0308 	and.w	r3, r3, #8
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d00a      	beq.n	8004406 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	430a      	orrs	r2, r1
 8004404:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800440a:	f003 0301 	and.w	r3, r3, #1
 800440e:	2b00      	cmp	r3, #0
 8004410:	d00a      	beq.n	8004428 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	430a      	orrs	r2, r1
 8004426:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800442c:	f003 0302 	and.w	r3, r3, #2
 8004430:	2b00      	cmp	r3, #0
 8004432:	d00a      	beq.n	800444a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	685b      	ldr	r3, [r3, #4]
 800443a:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	430a      	orrs	r2, r1
 8004448:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800444e:	f003 0304 	and.w	r3, r3, #4
 8004452:	2b00      	cmp	r3, #0
 8004454:	d00a      	beq.n	800446c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	430a      	orrs	r2, r1
 800446a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004470:	f003 0310 	and.w	r3, r3, #16
 8004474:	2b00      	cmp	r3, #0
 8004476:	d00a      	beq.n	800448e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	689b      	ldr	r3, [r3, #8]
 800447e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	430a      	orrs	r2, r1
 800448c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004492:	f003 0320 	and.w	r3, r3, #32
 8004496:	2b00      	cmp	r3, #0
 8004498:	d00a      	beq.n	80044b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	689b      	ldr	r3, [r3, #8]
 80044a0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	430a      	orrs	r2, r1
 80044ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d01a      	beq.n	80044f2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	685b      	ldr	r3, [r3, #4]
 80044c2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	430a      	orrs	r2, r1
 80044d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044d6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80044da:	d10a      	bne.n	80044f2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	430a      	orrs	r2, r1
 80044f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d00a      	beq.n	8004514 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	430a      	orrs	r2, r1
 8004512:	605a      	str	r2, [r3, #4]
  }
}
 8004514:	bf00      	nop
 8004516:	370c      	adds	r7, #12
 8004518:	46bd      	mov	sp, r7
 800451a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451e:	4770      	bx	lr

08004520 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b098      	sub	sp, #96	; 0x60
 8004524:	af02      	add	r7, sp, #8
 8004526:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2200      	movs	r2, #0
 800452c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004530:	f7fc ff9a 	bl	8001468 <HAL_GetTick>
 8004534:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f003 0308 	and.w	r3, r3, #8
 8004540:	2b08      	cmp	r3, #8
 8004542:	d12e      	bne.n	80045a2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004544:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004548:	9300      	str	r3, [sp, #0]
 800454a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800454c:	2200      	movs	r2, #0
 800454e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f000 f88c 	bl	8004670 <UART_WaitOnFlagUntilTimeout>
 8004558:	4603      	mov	r3, r0
 800455a:	2b00      	cmp	r3, #0
 800455c:	d021      	beq.n	80045a2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004564:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004566:	e853 3f00 	ldrex	r3, [r3]
 800456a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800456c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800456e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004572:	653b      	str	r3, [r7, #80]	; 0x50
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	461a      	mov	r2, r3
 800457a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800457c:	647b      	str	r3, [r7, #68]	; 0x44
 800457e:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004580:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004582:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004584:	e841 2300 	strex	r3, r2, [r1]
 8004588:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800458a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800458c:	2b00      	cmp	r3, #0
 800458e:	d1e6      	bne.n	800455e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2220      	movs	r2, #32
 8004594:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2200      	movs	r2, #0
 800459a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800459e:	2303      	movs	r3, #3
 80045a0:	e062      	b.n	8004668 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f003 0304 	and.w	r3, r3, #4
 80045ac:	2b04      	cmp	r3, #4
 80045ae:	d149      	bne.n	8004644 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80045b0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80045b4:	9300      	str	r3, [sp, #0]
 80045b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80045b8:	2200      	movs	r2, #0
 80045ba:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	f000 f856 	bl	8004670 <UART_WaitOnFlagUntilTimeout>
 80045c4:	4603      	mov	r3, r0
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d03c      	beq.n	8004644 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045d2:	e853 3f00 	ldrex	r3, [r3]
 80045d6:	623b      	str	r3, [r7, #32]
   return(result);
 80045d8:	6a3b      	ldr	r3, [r7, #32]
 80045da:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80045de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	461a      	mov	r2, r3
 80045e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80045e8:	633b      	str	r3, [r7, #48]	; 0x30
 80045ea:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045ec:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80045ee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80045f0:	e841 2300 	strex	r3, r2, [r1]
 80045f4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80045f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d1e6      	bne.n	80045ca <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	3308      	adds	r3, #8
 8004602:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004604:	693b      	ldr	r3, [r7, #16]
 8004606:	e853 3f00 	ldrex	r3, [r3]
 800460a:	60fb      	str	r3, [r7, #12]
   return(result);
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	f023 0301 	bic.w	r3, r3, #1
 8004612:	64bb      	str	r3, [r7, #72]	; 0x48
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	3308      	adds	r3, #8
 800461a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800461c:	61fa      	str	r2, [r7, #28]
 800461e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004620:	69b9      	ldr	r1, [r7, #24]
 8004622:	69fa      	ldr	r2, [r7, #28]
 8004624:	e841 2300 	strex	r3, r2, [r1]
 8004628:	617b      	str	r3, [r7, #20]
   return(result);
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d1e5      	bne.n	80045fc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2220      	movs	r2, #32
 8004634:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2200      	movs	r2, #0
 800463c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004640:	2303      	movs	r3, #3
 8004642:	e011      	b.n	8004668 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2220      	movs	r2, #32
 8004648:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2220      	movs	r2, #32
 800464e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2200      	movs	r2, #0
 8004656:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2200      	movs	r2, #0
 800465c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2200      	movs	r2, #0
 8004662:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8004666:	2300      	movs	r3, #0
}
 8004668:	4618      	mov	r0, r3
 800466a:	3758      	adds	r7, #88	; 0x58
 800466c:	46bd      	mov	sp, r7
 800466e:	bd80      	pop	{r7, pc}

08004670 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b084      	sub	sp, #16
 8004674:	af00      	add	r7, sp, #0
 8004676:	60f8      	str	r0, [r7, #12]
 8004678:	60b9      	str	r1, [r7, #8]
 800467a:	603b      	str	r3, [r7, #0]
 800467c:	4613      	mov	r3, r2
 800467e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004680:	e049      	b.n	8004716 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004682:	69bb      	ldr	r3, [r7, #24]
 8004684:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004688:	d045      	beq.n	8004716 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800468a:	f7fc feed 	bl	8001468 <HAL_GetTick>
 800468e:	4602      	mov	r2, r0
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	1ad3      	subs	r3, r2, r3
 8004694:	69ba      	ldr	r2, [r7, #24]
 8004696:	429a      	cmp	r2, r3
 8004698:	d302      	bcc.n	80046a0 <UART_WaitOnFlagUntilTimeout+0x30>
 800469a:	69bb      	ldr	r3, [r7, #24]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d101      	bne.n	80046a4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80046a0:	2303      	movs	r3, #3
 80046a2:	e048      	b.n	8004736 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f003 0304 	and.w	r3, r3, #4
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d031      	beq.n	8004716 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	69db      	ldr	r3, [r3, #28]
 80046b8:	f003 0308 	and.w	r3, r3, #8
 80046bc:	2b08      	cmp	r3, #8
 80046be:	d110      	bne.n	80046e2 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	2208      	movs	r2, #8
 80046c6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80046c8:	68f8      	ldr	r0, [r7, #12]
 80046ca:	f000 f838 	bl	800473e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	2208      	movs	r2, #8
 80046d2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	2200      	movs	r2, #0
 80046da:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	e029      	b.n	8004736 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	69db      	ldr	r3, [r3, #28]
 80046e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80046ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80046f0:	d111      	bne.n	8004716 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80046fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80046fc:	68f8      	ldr	r0, [r7, #12]
 80046fe:	f000 f81e 	bl	800473e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	2220      	movs	r2, #32
 8004706:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	2200      	movs	r2, #0
 800470e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8004712:	2303      	movs	r3, #3
 8004714:	e00f      	b.n	8004736 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	69da      	ldr	r2, [r3, #28]
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	4013      	ands	r3, r2
 8004720:	68ba      	ldr	r2, [r7, #8]
 8004722:	429a      	cmp	r2, r3
 8004724:	bf0c      	ite	eq
 8004726:	2301      	moveq	r3, #1
 8004728:	2300      	movne	r3, #0
 800472a:	b2db      	uxtb	r3, r3
 800472c:	461a      	mov	r2, r3
 800472e:	79fb      	ldrb	r3, [r7, #7]
 8004730:	429a      	cmp	r2, r3
 8004732:	d0a6      	beq.n	8004682 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004734:	2300      	movs	r3, #0
}
 8004736:	4618      	mov	r0, r3
 8004738:	3710      	adds	r7, #16
 800473a:	46bd      	mov	sp, r7
 800473c:	bd80      	pop	{r7, pc}

0800473e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800473e:	b480      	push	{r7}
 8004740:	b095      	sub	sp, #84	; 0x54
 8004742:	af00      	add	r7, sp, #0
 8004744:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800474c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800474e:	e853 3f00 	ldrex	r3, [r3]
 8004752:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004754:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004756:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800475a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	461a      	mov	r2, r3
 8004762:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004764:	643b      	str	r3, [r7, #64]	; 0x40
 8004766:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004768:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800476a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800476c:	e841 2300 	strex	r3, r2, [r1]
 8004770:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004772:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004774:	2b00      	cmp	r3, #0
 8004776:	d1e6      	bne.n	8004746 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	3308      	adds	r3, #8
 800477e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004780:	6a3b      	ldr	r3, [r7, #32]
 8004782:	e853 3f00 	ldrex	r3, [r3]
 8004786:	61fb      	str	r3, [r7, #28]
   return(result);
 8004788:	69fb      	ldr	r3, [r7, #28]
 800478a:	f023 0301 	bic.w	r3, r3, #1
 800478e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	3308      	adds	r3, #8
 8004796:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004798:	62fa      	str	r2, [r7, #44]	; 0x2c
 800479a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800479c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800479e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80047a0:	e841 2300 	strex	r3, r2, [r1]
 80047a4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80047a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d1e5      	bne.n	8004778 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80047b0:	2b01      	cmp	r3, #1
 80047b2:	d118      	bne.n	80047e6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	e853 3f00 	ldrex	r3, [r3]
 80047c0:	60bb      	str	r3, [r7, #8]
   return(result);
 80047c2:	68bb      	ldr	r3, [r7, #8]
 80047c4:	f023 0310 	bic.w	r3, r3, #16
 80047c8:	647b      	str	r3, [r7, #68]	; 0x44
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	461a      	mov	r2, r3
 80047d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80047d2:	61bb      	str	r3, [r7, #24]
 80047d4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047d6:	6979      	ldr	r1, [r7, #20]
 80047d8:	69ba      	ldr	r2, [r7, #24]
 80047da:	e841 2300 	strex	r3, r2, [r1]
 80047de:	613b      	str	r3, [r7, #16]
   return(result);
 80047e0:	693b      	ldr	r3, [r7, #16]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d1e6      	bne.n	80047b4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2220      	movs	r2, #32
 80047ea:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2200      	movs	r2, #0
 80047f2:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2200      	movs	r2, #0
 80047f8:	669a      	str	r2, [r3, #104]	; 0x68
}
 80047fa:	bf00      	nop
 80047fc:	3754      	adds	r7, #84	; 0x54
 80047fe:	46bd      	mov	sp, r7
 8004800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004804:	4770      	bx	lr
	...

08004808 <std>:
 8004808:	2300      	movs	r3, #0
 800480a:	b510      	push	{r4, lr}
 800480c:	4604      	mov	r4, r0
 800480e:	e9c0 3300 	strd	r3, r3, [r0]
 8004812:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004816:	6083      	str	r3, [r0, #8]
 8004818:	8181      	strh	r1, [r0, #12]
 800481a:	6643      	str	r3, [r0, #100]	; 0x64
 800481c:	81c2      	strh	r2, [r0, #14]
 800481e:	6183      	str	r3, [r0, #24]
 8004820:	4619      	mov	r1, r3
 8004822:	2208      	movs	r2, #8
 8004824:	305c      	adds	r0, #92	; 0x5c
 8004826:	f000 f9e5 	bl	8004bf4 <memset>
 800482a:	4b05      	ldr	r3, [pc, #20]	; (8004840 <std+0x38>)
 800482c:	6263      	str	r3, [r4, #36]	; 0x24
 800482e:	4b05      	ldr	r3, [pc, #20]	; (8004844 <std+0x3c>)
 8004830:	62a3      	str	r3, [r4, #40]	; 0x28
 8004832:	4b05      	ldr	r3, [pc, #20]	; (8004848 <std+0x40>)
 8004834:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004836:	4b05      	ldr	r3, [pc, #20]	; (800484c <std+0x44>)
 8004838:	6224      	str	r4, [r4, #32]
 800483a:	6323      	str	r3, [r4, #48]	; 0x30
 800483c:	bd10      	pop	{r4, pc}
 800483e:	bf00      	nop
 8004840:	08004a45 	.word	0x08004a45
 8004844:	08004a67 	.word	0x08004a67
 8004848:	08004a9f 	.word	0x08004a9f
 800484c:	08004ac3 	.word	0x08004ac3

08004850 <stdio_exit_handler>:
 8004850:	4a02      	ldr	r2, [pc, #8]	; (800485c <stdio_exit_handler+0xc>)
 8004852:	4903      	ldr	r1, [pc, #12]	; (8004860 <stdio_exit_handler+0x10>)
 8004854:	4803      	ldr	r0, [pc, #12]	; (8004864 <stdio_exit_handler+0x14>)
 8004856:	f000 b869 	b.w	800492c <_fwalk_sglue>
 800485a:	bf00      	nop
 800485c:	2000000c 	.word	0x2000000c
 8004860:	0800558d 	.word	0x0800558d
 8004864:	20000018 	.word	0x20000018

08004868 <cleanup_stdio>:
 8004868:	6841      	ldr	r1, [r0, #4]
 800486a:	4b0c      	ldr	r3, [pc, #48]	; (800489c <cleanup_stdio+0x34>)
 800486c:	4299      	cmp	r1, r3
 800486e:	b510      	push	{r4, lr}
 8004870:	4604      	mov	r4, r0
 8004872:	d001      	beq.n	8004878 <cleanup_stdio+0x10>
 8004874:	f000 fe8a 	bl	800558c <_fflush_r>
 8004878:	68a1      	ldr	r1, [r4, #8]
 800487a:	4b09      	ldr	r3, [pc, #36]	; (80048a0 <cleanup_stdio+0x38>)
 800487c:	4299      	cmp	r1, r3
 800487e:	d002      	beq.n	8004886 <cleanup_stdio+0x1e>
 8004880:	4620      	mov	r0, r4
 8004882:	f000 fe83 	bl	800558c <_fflush_r>
 8004886:	68e1      	ldr	r1, [r4, #12]
 8004888:	4b06      	ldr	r3, [pc, #24]	; (80048a4 <cleanup_stdio+0x3c>)
 800488a:	4299      	cmp	r1, r3
 800488c:	d004      	beq.n	8004898 <cleanup_stdio+0x30>
 800488e:	4620      	mov	r0, r4
 8004890:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004894:	f000 be7a 	b.w	800558c <_fflush_r>
 8004898:	bd10      	pop	{r4, pc}
 800489a:	bf00      	nop
 800489c:	2000016c 	.word	0x2000016c
 80048a0:	200001d4 	.word	0x200001d4
 80048a4:	2000023c 	.word	0x2000023c

080048a8 <global_stdio_init.part.0>:
 80048a8:	b510      	push	{r4, lr}
 80048aa:	4b0b      	ldr	r3, [pc, #44]	; (80048d8 <global_stdio_init.part.0+0x30>)
 80048ac:	4c0b      	ldr	r4, [pc, #44]	; (80048dc <global_stdio_init.part.0+0x34>)
 80048ae:	4a0c      	ldr	r2, [pc, #48]	; (80048e0 <global_stdio_init.part.0+0x38>)
 80048b0:	601a      	str	r2, [r3, #0]
 80048b2:	4620      	mov	r0, r4
 80048b4:	2200      	movs	r2, #0
 80048b6:	2104      	movs	r1, #4
 80048b8:	f7ff ffa6 	bl	8004808 <std>
 80048bc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80048c0:	2201      	movs	r2, #1
 80048c2:	2109      	movs	r1, #9
 80048c4:	f7ff ffa0 	bl	8004808 <std>
 80048c8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80048cc:	2202      	movs	r2, #2
 80048ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80048d2:	2112      	movs	r1, #18
 80048d4:	f7ff bf98 	b.w	8004808 <std>
 80048d8:	200002a4 	.word	0x200002a4
 80048dc:	2000016c 	.word	0x2000016c
 80048e0:	08004851 	.word	0x08004851

080048e4 <__sfp_lock_acquire>:
 80048e4:	4801      	ldr	r0, [pc, #4]	; (80048ec <__sfp_lock_acquire+0x8>)
 80048e6:	f000 b9fd 	b.w	8004ce4 <__retarget_lock_acquire_recursive>
 80048ea:	bf00      	nop
 80048ec:	200002ad 	.word	0x200002ad

080048f0 <__sfp_lock_release>:
 80048f0:	4801      	ldr	r0, [pc, #4]	; (80048f8 <__sfp_lock_release+0x8>)
 80048f2:	f000 b9f8 	b.w	8004ce6 <__retarget_lock_release_recursive>
 80048f6:	bf00      	nop
 80048f8:	200002ad 	.word	0x200002ad

080048fc <__sinit>:
 80048fc:	b510      	push	{r4, lr}
 80048fe:	4604      	mov	r4, r0
 8004900:	f7ff fff0 	bl	80048e4 <__sfp_lock_acquire>
 8004904:	6a23      	ldr	r3, [r4, #32]
 8004906:	b11b      	cbz	r3, 8004910 <__sinit+0x14>
 8004908:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800490c:	f7ff bff0 	b.w	80048f0 <__sfp_lock_release>
 8004910:	4b04      	ldr	r3, [pc, #16]	; (8004924 <__sinit+0x28>)
 8004912:	6223      	str	r3, [r4, #32]
 8004914:	4b04      	ldr	r3, [pc, #16]	; (8004928 <__sinit+0x2c>)
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d1f5      	bne.n	8004908 <__sinit+0xc>
 800491c:	f7ff ffc4 	bl	80048a8 <global_stdio_init.part.0>
 8004920:	e7f2      	b.n	8004908 <__sinit+0xc>
 8004922:	bf00      	nop
 8004924:	08004869 	.word	0x08004869
 8004928:	200002a4 	.word	0x200002a4

0800492c <_fwalk_sglue>:
 800492c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004930:	4607      	mov	r7, r0
 8004932:	4688      	mov	r8, r1
 8004934:	4614      	mov	r4, r2
 8004936:	2600      	movs	r6, #0
 8004938:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800493c:	f1b9 0901 	subs.w	r9, r9, #1
 8004940:	d505      	bpl.n	800494e <_fwalk_sglue+0x22>
 8004942:	6824      	ldr	r4, [r4, #0]
 8004944:	2c00      	cmp	r4, #0
 8004946:	d1f7      	bne.n	8004938 <_fwalk_sglue+0xc>
 8004948:	4630      	mov	r0, r6
 800494a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800494e:	89ab      	ldrh	r3, [r5, #12]
 8004950:	2b01      	cmp	r3, #1
 8004952:	d907      	bls.n	8004964 <_fwalk_sglue+0x38>
 8004954:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004958:	3301      	adds	r3, #1
 800495a:	d003      	beq.n	8004964 <_fwalk_sglue+0x38>
 800495c:	4629      	mov	r1, r5
 800495e:	4638      	mov	r0, r7
 8004960:	47c0      	blx	r8
 8004962:	4306      	orrs	r6, r0
 8004964:	3568      	adds	r5, #104	; 0x68
 8004966:	e7e9      	b.n	800493c <_fwalk_sglue+0x10>

08004968 <iprintf>:
 8004968:	b40f      	push	{r0, r1, r2, r3}
 800496a:	b507      	push	{r0, r1, r2, lr}
 800496c:	4906      	ldr	r1, [pc, #24]	; (8004988 <iprintf+0x20>)
 800496e:	ab04      	add	r3, sp, #16
 8004970:	6808      	ldr	r0, [r1, #0]
 8004972:	f853 2b04 	ldr.w	r2, [r3], #4
 8004976:	6881      	ldr	r1, [r0, #8]
 8004978:	9301      	str	r3, [sp, #4]
 800497a:	f000 fad7 	bl	8004f2c <_vfiprintf_r>
 800497e:	b003      	add	sp, #12
 8004980:	f85d eb04 	ldr.w	lr, [sp], #4
 8004984:	b004      	add	sp, #16
 8004986:	4770      	bx	lr
 8004988:	20000064 	.word	0x20000064

0800498c <_puts_r>:
 800498c:	6a03      	ldr	r3, [r0, #32]
 800498e:	b570      	push	{r4, r5, r6, lr}
 8004990:	6884      	ldr	r4, [r0, #8]
 8004992:	4605      	mov	r5, r0
 8004994:	460e      	mov	r6, r1
 8004996:	b90b      	cbnz	r3, 800499c <_puts_r+0x10>
 8004998:	f7ff ffb0 	bl	80048fc <__sinit>
 800499c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800499e:	07db      	lsls	r3, r3, #31
 80049a0:	d405      	bmi.n	80049ae <_puts_r+0x22>
 80049a2:	89a3      	ldrh	r3, [r4, #12]
 80049a4:	0598      	lsls	r0, r3, #22
 80049a6:	d402      	bmi.n	80049ae <_puts_r+0x22>
 80049a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80049aa:	f000 f99b 	bl	8004ce4 <__retarget_lock_acquire_recursive>
 80049ae:	89a3      	ldrh	r3, [r4, #12]
 80049b0:	0719      	lsls	r1, r3, #28
 80049b2:	d513      	bpl.n	80049dc <_puts_r+0x50>
 80049b4:	6923      	ldr	r3, [r4, #16]
 80049b6:	b18b      	cbz	r3, 80049dc <_puts_r+0x50>
 80049b8:	3e01      	subs	r6, #1
 80049ba:	68a3      	ldr	r3, [r4, #8]
 80049bc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80049c0:	3b01      	subs	r3, #1
 80049c2:	60a3      	str	r3, [r4, #8]
 80049c4:	b9e9      	cbnz	r1, 8004a02 <_puts_r+0x76>
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	da2e      	bge.n	8004a28 <_puts_r+0x9c>
 80049ca:	4622      	mov	r2, r4
 80049cc:	210a      	movs	r1, #10
 80049ce:	4628      	mov	r0, r5
 80049d0:	f000 f87b 	bl	8004aca <__swbuf_r>
 80049d4:	3001      	adds	r0, #1
 80049d6:	d007      	beq.n	80049e8 <_puts_r+0x5c>
 80049d8:	250a      	movs	r5, #10
 80049da:	e007      	b.n	80049ec <_puts_r+0x60>
 80049dc:	4621      	mov	r1, r4
 80049de:	4628      	mov	r0, r5
 80049e0:	f000 f8b0 	bl	8004b44 <__swsetup_r>
 80049e4:	2800      	cmp	r0, #0
 80049e6:	d0e7      	beq.n	80049b8 <_puts_r+0x2c>
 80049e8:	f04f 35ff 	mov.w	r5, #4294967295
 80049ec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80049ee:	07da      	lsls	r2, r3, #31
 80049f0:	d405      	bmi.n	80049fe <_puts_r+0x72>
 80049f2:	89a3      	ldrh	r3, [r4, #12]
 80049f4:	059b      	lsls	r3, r3, #22
 80049f6:	d402      	bmi.n	80049fe <_puts_r+0x72>
 80049f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80049fa:	f000 f974 	bl	8004ce6 <__retarget_lock_release_recursive>
 80049fe:	4628      	mov	r0, r5
 8004a00:	bd70      	pop	{r4, r5, r6, pc}
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	da04      	bge.n	8004a10 <_puts_r+0x84>
 8004a06:	69a2      	ldr	r2, [r4, #24]
 8004a08:	429a      	cmp	r2, r3
 8004a0a:	dc06      	bgt.n	8004a1a <_puts_r+0x8e>
 8004a0c:	290a      	cmp	r1, #10
 8004a0e:	d004      	beq.n	8004a1a <_puts_r+0x8e>
 8004a10:	6823      	ldr	r3, [r4, #0]
 8004a12:	1c5a      	adds	r2, r3, #1
 8004a14:	6022      	str	r2, [r4, #0]
 8004a16:	7019      	strb	r1, [r3, #0]
 8004a18:	e7cf      	b.n	80049ba <_puts_r+0x2e>
 8004a1a:	4622      	mov	r2, r4
 8004a1c:	4628      	mov	r0, r5
 8004a1e:	f000 f854 	bl	8004aca <__swbuf_r>
 8004a22:	3001      	adds	r0, #1
 8004a24:	d1c9      	bne.n	80049ba <_puts_r+0x2e>
 8004a26:	e7df      	b.n	80049e8 <_puts_r+0x5c>
 8004a28:	6823      	ldr	r3, [r4, #0]
 8004a2a:	250a      	movs	r5, #10
 8004a2c:	1c5a      	adds	r2, r3, #1
 8004a2e:	6022      	str	r2, [r4, #0]
 8004a30:	701d      	strb	r5, [r3, #0]
 8004a32:	e7db      	b.n	80049ec <_puts_r+0x60>

08004a34 <puts>:
 8004a34:	4b02      	ldr	r3, [pc, #8]	; (8004a40 <puts+0xc>)
 8004a36:	4601      	mov	r1, r0
 8004a38:	6818      	ldr	r0, [r3, #0]
 8004a3a:	f7ff bfa7 	b.w	800498c <_puts_r>
 8004a3e:	bf00      	nop
 8004a40:	20000064 	.word	0x20000064

08004a44 <__sread>:
 8004a44:	b510      	push	{r4, lr}
 8004a46:	460c      	mov	r4, r1
 8004a48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a4c:	f000 f8fc 	bl	8004c48 <_read_r>
 8004a50:	2800      	cmp	r0, #0
 8004a52:	bfab      	itete	ge
 8004a54:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004a56:	89a3      	ldrhlt	r3, [r4, #12]
 8004a58:	181b      	addge	r3, r3, r0
 8004a5a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004a5e:	bfac      	ite	ge
 8004a60:	6563      	strge	r3, [r4, #84]	; 0x54
 8004a62:	81a3      	strhlt	r3, [r4, #12]
 8004a64:	bd10      	pop	{r4, pc}

08004a66 <__swrite>:
 8004a66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a6a:	461f      	mov	r7, r3
 8004a6c:	898b      	ldrh	r3, [r1, #12]
 8004a6e:	05db      	lsls	r3, r3, #23
 8004a70:	4605      	mov	r5, r0
 8004a72:	460c      	mov	r4, r1
 8004a74:	4616      	mov	r6, r2
 8004a76:	d505      	bpl.n	8004a84 <__swrite+0x1e>
 8004a78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a7c:	2302      	movs	r3, #2
 8004a7e:	2200      	movs	r2, #0
 8004a80:	f000 f8d0 	bl	8004c24 <_lseek_r>
 8004a84:	89a3      	ldrh	r3, [r4, #12]
 8004a86:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004a8a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004a8e:	81a3      	strh	r3, [r4, #12]
 8004a90:	4632      	mov	r2, r6
 8004a92:	463b      	mov	r3, r7
 8004a94:	4628      	mov	r0, r5
 8004a96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004a9a:	f000 b8e7 	b.w	8004c6c <_write_r>

08004a9e <__sseek>:
 8004a9e:	b510      	push	{r4, lr}
 8004aa0:	460c      	mov	r4, r1
 8004aa2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004aa6:	f000 f8bd 	bl	8004c24 <_lseek_r>
 8004aaa:	1c43      	adds	r3, r0, #1
 8004aac:	89a3      	ldrh	r3, [r4, #12]
 8004aae:	bf15      	itete	ne
 8004ab0:	6560      	strne	r0, [r4, #84]	; 0x54
 8004ab2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004ab6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004aba:	81a3      	strheq	r3, [r4, #12]
 8004abc:	bf18      	it	ne
 8004abe:	81a3      	strhne	r3, [r4, #12]
 8004ac0:	bd10      	pop	{r4, pc}

08004ac2 <__sclose>:
 8004ac2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ac6:	f000 b89d 	b.w	8004c04 <_close_r>

08004aca <__swbuf_r>:
 8004aca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004acc:	460e      	mov	r6, r1
 8004ace:	4614      	mov	r4, r2
 8004ad0:	4605      	mov	r5, r0
 8004ad2:	b118      	cbz	r0, 8004adc <__swbuf_r+0x12>
 8004ad4:	6a03      	ldr	r3, [r0, #32]
 8004ad6:	b90b      	cbnz	r3, 8004adc <__swbuf_r+0x12>
 8004ad8:	f7ff ff10 	bl	80048fc <__sinit>
 8004adc:	69a3      	ldr	r3, [r4, #24]
 8004ade:	60a3      	str	r3, [r4, #8]
 8004ae0:	89a3      	ldrh	r3, [r4, #12]
 8004ae2:	071a      	lsls	r2, r3, #28
 8004ae4:	d525      	bpl.n	8004b32 <__swbuf_r+0x68>
 8004ae6:	6923      	ldr	r3, [r4, #16]
 8004ae8:	b31b      	cbz	r3, 8004b32 <__swbuf_r+0x68>
 8004aea:	6823      	ldr	r3, [r4, #0]
 8004aec:	6922      	ldr	r2, [r4, #16]
 8004aee:	1a98      	subs	r0, r3, r2
 8004af0:	6963      	ldr	r3, [r4, #20]
 8004af2:	b2f6      	uxtb	r6, r6
 8004af4:	4283      	cmp	r3, r0
 8004af6:	4637      	mov	r7, r6
 8004af8:	dc04      	bgt.n	8004b04 <__swbuf_r+0x3a>
 8004afa:	4621      	mov	r1, r4
 8004afc:	4628      	mov	r0, r5
 8004afe:	f000 fd45 	bl	800558c <_fflush_r>
 8004b02:	b9e0      	cbnz	r0, 8004b3e <__swbuf_r+0x74>
 8004b04:	68a3      	ldr	r3, [r4, #8]
 8004b06:	3b01      	subs	r3, #1
 8004b08:	60a3      	str	r3, [r4, #8]
 8004b0a:	6823      	ldr	r3, [r4, #0]
 8004b0c:	1c5a      	adds	r2, r3, #1
 8004b0e:	6022      	str	r2, [r4, #0]
 8004b10:	701e      	strb	r6, [r3, #0]
 8004b12:	6962      	ldr	r2, [r4, #20]
 8004b14:	1c43      	adds	r3, r0, #1
 8004b16:	429a      	cmp	r2, r3
 8004b18:	d004      	beq.n	8004b24 <__swbuf_r+0x5a>
 8004b1a:	89a3      	ldrh	r3, [r4, #12]
 8004b1c:	07db      	lsls	r3, r3, #31
 8004b1e:	d506      	bpl.n	8004b2e <__swbuf_r+0x64>
 8004b20:	2e0a      	cmp	r6, #10
 8004b22:	d104      	bne.n	8004b2e <__swbuf_r+0x64>
 8004b24:	4621      	mov	r1, r4
 8004b26:	4628      	mov	r0, r5
 8004b28:	f000 fd30 	bl	800558c <_fflush_r>
 8004b2c:	b938      	cbnz	r0, 8004b3e <__swbuf_r+0x74>
 8004b2e:	4638      	mov	r0, r7
 8004b30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004b32:	4621      	mov	r1, r4
 8004b34:	4628      	mov	r0, r5
 8004b36:	f000 f805 	bl	8004b44 <__swsetup_r>
 8004b3a:	2800      	cmp	r0, #0
 8004b3c:	d0d5      	beq.n	8004aea <__swbuf_r+0x20>
 8004b3e:	f04f 37ff 	mov.w	r7, #4294967295
 8004b42:	e7f4      	b.n	8004b2e <__swbuf_r+0x64>

08004b44 <__swsetup_r>:
 8004b44:	b538      	push	{r3, r4, r5, lr}
 8004b46:	4b2a      	ldr	r3, [pc, #168]	; (8004bf0 <__swsetup_r+0xac>)
 8004b48:	4605      	mov	r5, r0
 8004b4a:	6818      	ldr	r0, [r3, #0]
 8004b4c:	460c      	mov	r4, r1
 8004b4e:	b118      	cbz	r0, 8004b58 <__swsetup_r+0x14>
 8004b50:	6a03      	ldr	r3, [r0, #32]
 8004b52:	b90b      	cbnz	r3, 8004b58 <__swsetup_r+0x14>
 8004b54:	f7ff fed2 	bl	80048fc <__sinit>
 8004b58:	89a3      	ldrh	r3, [r4, #12]
 8004b5a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004b5e:	0718      	lsls	r0, r3, #28
 8004b60:	d422      	bmi.n	8004ba8 <__swsetup_r+0x64>
 8004b62:	06d9      	lsls	r1, r3, #27
 8004b64:	d407      	bmi.n	8004b76 <__swsetup_r+0x32>
 8004b66:	2309      	movs	r3, #9
 8004b68:	602b      	str	r3, [r5, #0]
 8004b6a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004b6e:	81a3      	strh	r3, [r4, #12]
 8004b70:	f04f 30ff 	mov.w	r0, #4294967295
 8004b74:	e034      	b.n	8004be0 <__swsetup_r+0x9c>
 8004b76:	0758      	lsls	r0, r3, #29
 8004b78:	d512      	bpl.n	8004ba0 <__swsetup_r+0x5c>
 8004b7a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004b7c:	b141      	cbz	r1, 8004b90 <__swsetup_r+0x4c>
 8004b7e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004b82:	4299      	cmp	r1, r3
 8004b84:	d002      	beq.n	8004b8c <__swsetup_r+0x48>
 8004b86:	4628      	mov	r0, r5
 8004b88:	f000 f8ae 	bl	8004ce8 <_free_r>
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	6363      	str	r3, [r4, #52]	; 0x34
 8004b90:	89a3      	ldrh	r3, [r4, #12]
 8004b92:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004b96:	81a3      	strh	r3, [r4, #12]
 8004b98:	2300      	movs	r3, #0
 8004b9a:	6063      	str	r3, [r4, #4]
 8004b9c:	6923      	ldr	r3, [r4, #16]
 8004b9e:	6023      	str	r3, [r4, #0]
 8004ba0:	89a3      	ldrh	r3, [r4, #12]
 8004ba2:	f043 0308 	orr.w	r3, r3, #8
 8004ba6:	81a3      	strh	r3, [r4, #12]
 8004ba8:	6923      	ldr	r3, [r4, #16]
 8004baa:	b94b      	cbnz	r3, 8004bc0 <__swsetup_r+0x7c>
 8004bac:	89a3      	ldrh	r3, [r4, #12]
 8004bae:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004bb2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004bb6:	d003      	beq.n	8004bc0 <__swsetup_r+0x7c>
 8004bb8:	4621      	mov	r1, r4
 8004bba:	4628      	mov	r0, r5
 8004bbc:	f000 fd34 	bl	8005628 <__smakebuf_r>
 8004bc0:	89a0      	ldrh	r0, [r4, #12]
 8004bc2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004bc6:	f010 0301 	ands.w	r3, r0, #1
 8004bca:	d00a      	beq.n	8004be2 <__swsetup_r+0x9e>
 8004bcc:	2300      	movs	r3, #0
 8004bce:	60a3      	str	r3, [r4, #8]
 8004bd0:	6963      	ldr	r3, [r4, #20]
 8004bd2:	425b      	negs	r3, r3
 8004bd4:	61a3      	str	r3, [r4, #24]
 8004bd6:	6923      	ldr	r3, [r4, #16]
 8004bd8:	b943      	cbnz	r3, 8004bec <__swsetup_r+0xa8>
 8004bda:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004bde:	d1c4      	bne.n	8004b6a <__swsetup_r+0x26>
 8004be0:	bd38      	pop	{r3, r4, r5, pc}
 8004be2:	0781      	lsls	r1, r0, #30
 8004be4:	bf58      	it	pl
 8004be6:	6963      	ldrpl	r3, [r4, #20]
 8004be8:	60a3      	str	r3, [r4, #8]
 8004bea:	e7f4      	b.n	8004bd6 <__swsetup_r+0x92>
 8004bec:	2000      	movs	r0, #0
 8004bee:	e7f7      	b.n	8004be0 <__swsetup_r+0x9c>
 8004bf0:	20000064 	.word	0x20000064

08004bf4 <memset>:
 8004bf4:	4402      	add	r2, r0
 8004bf6:	4603      	mov	r3, r0
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d100      	bne.n	8004bfe <memset+0xa>
 8004bfc:	4770      	bx	lr
 8004bfe:	f803 1b01 	strb.w	r1, [r3], #1
 8004c02:	e7f9      	b.n	8004bf8 <memset+0x4>

08004c04 <_close_r>:
 8004c04:	b538      	push	{r3, r4, r5, lr}
 8004c06:	4d06      	ldr	r5, [pc, #24]	; (8004c20 <_close_r+0x1c>)
 8004c08:	2300      	movs	r3, #0
 8004c0a:	4604      	mov	r4, r0
 8004c0c:	4608      	mov	r0, r1
 8004c0e:	602b      	str	r3, [r5, #0]
 8004c10:	f7fc fa87 	bl	8001122 <_close>
 8004c14:	1c43      	adds	r3, r0, #1
 8004c16:	d102      	bne.n	8004c1e <_close_r+0x1a>
 8004c18:	682b      	ldr	r3, [r5, #0]
 8004c1a:	b103      	cbz	r3, 8004c1e <_close_r+0x1a>
 8004c1c:	6023      	str	r3, [r4, #0]
 8004c1e:	bd38      	pop	{r3, r4, r5, pc}
 8004c20:	200002a8 	.word	0x200002a8

08004c24 <_lseek_r>:
 8004c24:	b538      	push	{r3, r4, r5, lr}
 8004c26:	4d07      	ldr	r5, [pc, #28]	; (8004c44 <_lseek_r+0x20>)
 8004c28:	4604      	mov	r4, r0
 8004c2a:	4608      	mov	r0, r1
 8004c2c:	4611      	mov	r1, r2
 8004c2e:	2200      	movs	r2, #0
 8004c30:	602a      	str	r2, [r5, #0]
 8004c32:	461a      	mov	r2, r3
 8004c34:	f7fc fa9c 	bl	8001170 <_lseek>
 8004c38:	1c43      	adds	r3, r0, #1
 8004c3a:	d102      	bne.n	8004c42 <_lseek_r+0x1e>
 8004c3c:	682b      	ldr	r3, [r5, #0]
 8004c3e:	b103      	cbz	r3, 8004c42 <_lseek_r+0x1e>
 8004c40:	6023      	str	r3, [r4, #0]
 8004c42:	bd38      	pop	{r3, r4, r5, pc}
 8004c44:	200002a8 	.word	0x200002a8

08004c48 <_read_r>:
 8004c48:	b538      	push	{r3, r4, r5, lr}
 8004c4a:	4d07      	ldr	r5, [pc, #28]	; (8004c68 <_read_r+0x20>)
 8004c4c:	4604      	mov	r4, r0
 8004c4e:	4608      	mov	r0, r1
 8004c50:	4611      	mov	r1, r2
 8004c52:	2200      	movs	r2, #0
 8004c54:	602a      	str	r2, [r5, #0]
 8004c56:	461a      	mov	r2, r3
 8004c58:	f7fc fa2a 	bl	80010b0 <_read>
 8004c5c:	1c43      	adds	r3, r0, #1
 8004c5e:	d102      	bne.n	8004c66 <_read_r+0x1e>
 8004c60:	682b      	ldr	r3, [r5, #0]
 8004c62:	b103      	cbz	r3, 8004c66 <_read_r+0x1e>
 8004c64:	6023      	str	r3, [r4, #0]
 8004c66:	bd38      	pop	{r3, r4, r5, pc}
 8004c68:	200002a8 	.word	0x200002a8

08004c6c <_write_r>:
 8004c6c:	b538      	push	{r3, r4, r5, lr}
 8004c6e:	4d07      	ldr	r5, [pc, #28]	; (8004c8c <_write_r+0x20>)
 8004c70:	4604      	mov	r4, r0
 8004c72:	4608      	mov	r0, r1
 8004c74:	4611      	mov	r1, r2
 8004c76:	2200      	movs	r2, #0
 8004c78:	602a      	str	r2, [r5, #0]
 8004c7a:	461a      	mov	r2, r3
 8004c7c:	f7fc fa35 	bl	80010ea <_write>
 8004c80:	1c43      	adds	r3, r0, #1
 8004c82:	d102      	bne.n	8004c8a <_write_r+0x1e>
 8004c84:	682b      	ldr	r3, [r5, #0]
 8004c86:	b103      	cbz	r3, 8004c8a <_write_r+0x1e>
 8004c88:	6023      	str	r3, [r4, #0]
 8004c8a:	bd38      	pop	{r3, r4, r5, pc}
 8004c8c:	200002a8 	.word	0x200002a8

08004c90 <__errno>:
 8004c90:	4b01      	ldr	r3, [pc, #4]	; (8004c98 <__errno+0x8>)
 8004c92:	6818      	ldr	r0, [r3, #0]
 8004c94:	4770      	bx	lr
 8004c96:	bf00      	nop
 8004c98:	20000064 	.word	0x20000064

08004c9c <__libc_init_array>:
 8004c9c:	b570      	push	{r4, r5, r6, lr}
 8004c9e:	4d0d      	ldr	r5, [pc, #52]	; (8004cd4 <__libc_init_array+0x38>)
 8004ca0:	4c0d      	ldr	r4, [pc, #52]	; (8004cd8 <__libc_init_array+0x3c>)
 8004ca2:	1b64      	subs	r4, r4, r5
 8004ca4:	10a4      	asrs	r4, r4, #2
 8004ca6:	2600      	movs	r6, #0
 8004ca8:	42a6      	cmp	r6, r4
 8004caa:	d109      	bne.n	8004cc0 <__libc_init_array+0x24>
 8004cac:	4d0b      	ldr	r5, [pc, #44]	; (8004cdc <__libc_init_array+0x40>)
 8004cae:	4c0c      	ldr	r4, [pc, #48]	; (8004ce0 <__libc_init_array+0x44>)
 8004cb0:	f000 fd28 	bl	8005704 <_init>
 8004cb4:	1b64      	subs	r4, r4, r5
 8004cb6:	10a4      	asrs	r4, r4, #2
 8004cb8:	2600      	movs	r6, #0
 8004cba:	42a6      	cmp	r6, r4
 8004cbc:	d105      	bne.n	8004cca <__libc_init_array+0x2e>
 8004cbe:	bd70      	pop	{r4, r5, r6, pc}
 8004cc0:	f855 3b04 	ldr.w	r3, [r5], #4
 8004cc4:	4798      	blx	r3
 8004cc6:	3601      	adds	r6, #1
 8004cc8:	e7ee      	b.n	8004ca8 <__libc_init_array+0xc>
 8004cca:	f855 3b04 	ldr.w	r3, [r5], #4
 8004cce:	4798      	blx	r3
 8004cd0:	3601      	adds	r6, #1
 8004cd2:	e7f2      	b.n	8004cba <__libc_init_array+0x1e>
 8004cd4:	08005870 	.word	0x08005870
 8004cd8:	08005870 	.word	0x08005870
 8004cdc:	08005870 	.word	0x08005870
 8004ce0:	08005874 	.word	0x08005874

08004ce4 <__retarget_lock_acquire_recursive>:
 8004ce4:	4770      	bx	lr

08004ce6 <__retarget_lock_release_recursive>:
 8004ce6:	4770      	bx	lr

08004ce8 <_free_r>:
 8004ce8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004cea:	2900      	cmp	r1, #0
 8004cec:	d044      	beq.n	8004d78 <_free_r+0x90>
 8004cee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004cf2:	9001      	str	r0, [sp, #4]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	f1a1 0404 	sub.w	r4, r1, #4
 8004cfa:	bfb8      	it	lt
 8004cfc:	18e4      	addlt	r4, r4, r3
 8004cfe:	f000 f8df 	bl	8004ec0 <__malloc_lock>
 8004d02:	4a1e      	ldr	r2, [pc, #120]	; (8004d7c <_free_r+0x94>)
 8004d04:	9801      	ldr	r0, [sp, #4]
 8004d06:	6813      	ldr	r3, [r2, #0]
 8004d08:	b933      	cbnz	r3, 8004d18 <_free_r+0x30>
 8004d0a:	6063      	str	r3, [r4, #4]
 8004d0c:	6014      	str	r4, [r2, #0]
 8004d0e:	b003      	add	sp, #12
 8004d10:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004d14:	f000 b8da 	b.w	8004ecc <__malloc_unlock>
 8004d18:	42a3      	cmp	r3, r4
 8004d1a:	d908      	bls.n	8004d2e <_free_r+0x46>
 8004d1c:	6825      	ldr	r5, [r4, #0]
 8004d1e:	1961      	adds	r1, r4, r5
 8004d20:	428b      	cmp	r3, r1
 8004d22:	bf01      	itttt	eq
 8004d24:	6819      	ldreq	r1, [r3, #0]
 8004d26:	685b      	ldreq	r3, [r3, #4]
 8004d28:	1949      	addeq	r1, r1, r5
 8004d2a:	6021      	streq	r1, [r4, #0]
 8004d2c:	e7ed      	b.n	8004d0a <_free_r+0x22>
 8004d2e:	461a      	mov	r2, r3
 8004d30:	685b      	ldr	r3, [r3, #4]
 8004d32:	b10b      	cbz	r3, 8004d38 <_free_r+0x50>
 8004d34:	42a3      	cmp	r3, r4
 8004d36:	d9fa      	bls.n	8004d2e <_free_r+0x46>
 8004d38:	6811      	ldr	r1, [r2, #0]
 8004d3a:	1855      	adds	r5, r2, r1
 8004d3c:	42a5      	cmp	r5, r4
 8004d3e:	d10b      	bne.n	8004d58 <_free_r+0x70>
 8004d40:	6824      	ldr	r4, [r4, #0]
 8004d42:	4421      	add	r1, r4
 8004d44:	1854      	adds	r4, r2, r1
 8004d46:	42a3      	cmp	r3, r4
 8004d48:	6011      	str	r1, [r2, #0]
 8004d4a:	d1e0      	bne.n	8004d0e <_free_r+0x26>
 8004d4c:	681c      	ldr	r4, [r3, #0]
 8004d4e:	685b      	ldr	r3, [r3, #4]
 8004d50:	6053      	str	r3, [r2, #4]
 8004d52:	440c      	add	r4, r1
 8004d54:	6014      	str	r4, [r2, #0]
 8004d56:	e7da      	b.n	8004d0e <_free_r+0x26>
 8004d58:	d902      	bls.n	8004d60 <_free_r+0x78>
 8004d5a:	230c      	movs	r3, #12
 8004d5c:	6003      	str	r3, [r0, #0]
 8004d5e:	e7d6      	b.n	8004d0e <_free_r+0x26>
 8004d60:	6825      	ldr	r5, [r4, #0]
 8004d62:	1961      	adds	r1, r4, r5
 8004d64:	428b      	cmp	r3, r1
 8004d66:	bf04      	itt	eq
 8004d68:	6819      	ldreq	r1, [r3, #0]
 8004d6a:	685b      	ldreq	r3, [r3, #4]
 8004d6c:	6063      	str	r3, [r4, #4]
 8004d6e:	bf04      	itt	eq
 8004d70:	1949      	addeq	r1, r1, r5
 8004d72:	6021      	streq	r1, [r4, #0]
 8004d74:	6054      	str	r4, [r2, #4]
 8004d76:	e7ca      	b.n	8004d0e <_free_r+0x26>
 8004d78:	b003      	add	sp, #12
 8004d7a:	bd30      	pop	{r4, r5, pc}
 8004d7c:	200002b0 	.word	0x200002b0

08004d80 <sbrk_aligned>:
 8004d80:	b570      	push	{r4, r5, r6, lr}
 8004d82:	4e0e      	ldr	r6, [pc, #56]	; (8004dbc <sbrk_aligned+0x3c>)
 8004d84:	460c      	mov	r4, r1
 8004d86:	6831      	ldr	r1, [r6, #0]
 8004d88:	4605      	mov	r5, r0
 8004d8a:	b911      	cbnz	r1, 8004d92 <sbrk_aligned+0x12>
 8004d8c:	f000 fcaa 	bl	80056e4 <_sbrk_r>
 8004d90:	6030      	str	r0, [r6, #0]
 8004d92:	4621      	mov	r1, r4
 8004d94:	4628      	mov	r0, r5
 8004d96:	f000 fca5 	bl	80056e4 <_sbrk_r>
 8004d9a:	1c43      	adds	r3, r0, #1
 8004d9c:	d00a      	beq.n	8004db4 <sbrk_aligned+0x34>
 8004d9e:	1cc4      	adds	r4, r0, #3
 8004da0:	f024 0403 	bic.w	r4, r4, #3
 8004da4:	42a0      	cmp	r0, r4
 8004da6:	d007      	beq.n	8004db8 <sbrk_aligned+0x38>
 8004da8:	1a21      	subs	r1, r4, r0
 8004daa:	4628      	mov	r0, r5
 8004dac:	f000 fc9a 	bl	80056e4 <_sbrk_r>
 8004db0:	3001      	adds	r0, #1
 8004db2:	d101      	bne.n	8004db8 <sbrk_aligned+0x38>
 8004db4:	f04f 34ff 	mov.w	r4, #4294967295
 8004db8:	4620      	mov	r0, r4
 8004dba:	bd70      	pop	{r4, r5, r6, pc}
 8004dbc:	200002b4 	.word	0x200002b4

08004dc0 <_malloc_r>:
 8004dc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004dc4:	1ccd      	adds	r5, r1, #3
 8004dc6:	f025 0503 	bic.w	r5, r5, #3
 8004dca:	3508      	adds	r5, #8
 8004dcc:	2d0c      	cmp	r5, #12
 8004dce:	bf38      	it	cc
 8004dd0:	250c      	movcc	r5, #12
 8004dd2:	2d00      	cmp	r5, #0
 8004dd4:	4607      	mov	r7, r0
 8004dd6:	db01      	blt.n	8004ddc <_malloc_r+0x1c>
 8004dd8:	42a9      	cmp	r1, r5
 8004dda:	d905      	bls.n	8004de8 <_malloc_r+0x28>
 8004ddc:	230c      	movs	r3, #12
 8004dde:	603b      	str	r3, [r7, #0]
 8004de0:	2600      	movs	r6, #0
 8004de2:	4630      	mov	r0, r6
 8004de4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004de8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004ebc <_malloc_r+0xfc>
 8004dec:	f000 f868 	bl	8004ec0 <__malloc_lock>
 8004df0:	f8d8 3000 	ldr.w	r3, [r8]
 8004df4:	461c      	mov	r4, r3
 8004df6:	bb5c      	cbnz	r4, 8004e50 <_malloc_r+0x90>
 8004df8:	4629      	mov	r1, r5
 8004dfa:	4638      	mov	r0, r7
 8004dfc:	f7ff ffc0 	bl	8004d80 <sbrk_aligned>
 8004e00:	1c43      	adds	r3, r0, #1
 8004e02:	4604      	mov	r4, r0
 8004e04:	d155      	bne.n	8004eb2 <_malloc_r+0xf2>
 8004e06:	f8d8 4000 	ldr.w	r4, [r8]
 8004e0a:	4626      	mov	r6, r4
 8004e0c:	2e00      	cmp	r6, #0
 8004e0e:	d145      	bne.n	8004e9c <_malloc_r+0xdc>
 8004e10:	2c00      	cmp	r4, #0
 8004e12:	d048      	beq.n	8004ea6 <_malloc_r+0xe6>
 8004e14:	6823      	ldr	r3, [r4, #0]
 8004e16:	4631      	mov	r1, r6
 8004e18:	4638      	mov	r0, r7
 8004e1a:	eb04 0903 	add.w	r9, r4, r3
 8004e1e:	f000 fc61 	bl	80056e4 <_sbrk_r>
 8004e22:	4581      	cmp	r9, r0
 8004e24:	d13f      	bne.n	8004ea6 <_malloc_r+0xe6>
 8004e26:	6821      	ldr	r1, [r4, #0]
 8004e28:	1a6d      	subs	r5, r5, r1
 8004e2a:	4629      	mov	r1, r5
 8004e2c:	4638      	mov	r0, r7
 8004e2e:	f7ff ffa7 	bl	8004d80 <sbrk_aligned>
 8004e32:	3001      	adds	r0, #1
 8004e34:	d037      	beq.n	8004ea6 <_malloc_r+0xe6>
 8004e36:	6823      	ldr	r3, [r4, #0]
 8004e38:	442b      	add	r3, r5
 8004e3a:	6023      	str	r3, [r4, #0]
 8004e3c:	f8d8 3000 	ldr.w	r3, [r8]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d038      	beq.n	8004eb6 <_malloc_r+0xf6>
 8004e44:	685a      	ldr	r2, [r3, #4]
 8004e46:	42a2      	cmp	r2, r4
 8004e48:	d12b      	bne.n	8004ea2 <_malloc_r+0xe2>
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	605a      	str	r2, [r3, #4]
 8004e4e:	e00f      	b.n	8004e70 <_malloc_r+0xb0>
 8004e50:	6822      	ldr	r2, [r4, #0]
 8004e52:	1b52      	subs	r2, r2, r5
 8004e54:	d41f      	bmi.n	8004e96 <_malloc_r+0xd6>
 8004e56:	2a0b      	cmp	r2, #11
 8004e58:	d917      	bls.n	8004e8a <_malloc_r+0xca>
 8004e5a:	1961      	adds	r1, r4, r5
 8004e5c:	42a3      	cmp	r3, r4
 8004e5e:	6025      	str	r5, [r4, #0]
 8004e60:	bf18      	it	ne
 8004e62:	6059      	strne	r1, [r3, #4]
 8004e64:	6863      	ldr	r3, [r4, #4]
 8004e66:	bf08      	it	eq
 8004e68:	f8c8 1000 	streq.w	r1, [r8]
 8004e6c:	5162      	str	r2, [r4, r5]
 8004e6e:	604b      	str	r3, [r1, #4]
 8004e70:	4638      	mov	r0, r7
 8004e72:	f104 060b 	add.w	r6, r4, #11
 8004e76:	f000 f829 	bl	8004ecc <__malloc_unlock>
 8004e7a:	f026 0607 	bic.w	r6, r6, #7
 8004e7e:	1d23      	adds	r3, r4, #4
 8004e80:	1af2      	subs	r2, r6, r3
 8004e82:	d0ae      	beq.n	8004de2 <_malloc_r+0x22>
 8004e84:	1b9b      	subs	r3, r3, r6
 8004e86:	50a3      	str	r3, [r4, r2]
 8004e88:	e7ab      	b.n	8004de2 <_malloc_r+0x22>
 8004e8a:	42a3      	cmp	r3, r4
 8004e8c:	6862      	ldr	r2, [r4, #4]
 8004e8e:	d1dd      	bne.n	8004e4c <_malloc_r+0x8c>
 8004e90:	f8c8 2000 	str.w	r2, [r8]
 8004e94:	e7ec      	b.n	8004e70 <_malloc_r+0xb0>
 8004e96:	4623      	mov	r3, r4
 8004e98:	6864      	ldr	r4, [r4, #4]
 8004e9a:	e7ac      	b.n	8004df6 <_malloc_r+0x36>
 8004e9c:	4634      	mov	r4, r6
 8004e9e:	6876      	ldr	r6, [r6, #4]
 8004ea0:	e7b4      	b.n	8004e0c <_malloc_r+0x4c>
 8004ea2:	4613      	mov	r3, r2
 8004ea4:	e7cc      	b.n	8004e40 <_malloc_r+0x80>
 8004ea6:	230c      	movs	r3, #12
 8004ea8:	603b      	str	r3, [r7, #0]
 8004eaa:	4638      	mov	r0, r7
 8004eac:	f000 f80e 	bl	8004ecc <__malloc_unlock>
 8004eb0:	e797      	b.n	8004de2 <_malloc_r+0x22>
 8004eb2:	6025      	str	r5, [r4, #0]
 8004eb4:	e7dc      	b.n	8004e70 <_malloc_r+0xb0>
 8004eb6:	605b      	str	r3, [r3, #4]
 8004eb8:	deff      	udf	#255	; 0xff
 8004eba:	bf00      	nop
 8004ebc:	200002b0 	.word	0x200002b0

08004ec0 <__malloc_lock>:
 8004ec0:	4801      	ldr	r0, [pc, #4]	; (8004ec8 <__malloc_lock+0x8>)
 8004ec2:	f7ff bf0f 	b.w	8004ce4 <__retarget_lock_acquire_recursive>
 8004ec6:	bf00      	nop
 8004ec8:	200002ac 	.word	0x200002ac

08004ecc <__malloc_unlock>:
 8004ecc:	4801      	ldr	r0, [pc, #4]	; (8004ed4 <__malloc_unlock+0x8>)
 8004ece:	f7ff bf0a 	b.w	8004ce6 <__retarget_lock_release_recursive>
 8004ed2:	bf00      	nop
 8004ed4:	200002ac 	.word	0x200002ac

08004ed8 <__sfputc_r>:
 8004ed8:	6893      	ldr	r3, [r2, #8]
 8004eda:	3b01      	subs	r3, #1
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	b410      	push	{r4}
 8004ee0:	6093      	str	r3, [r2, #8]
 8004ee2:	da08      	bge.n	8004ef6 <__sfputc_r+0x1e>
 8004ee4:	6994      	ldr	r4, [r2, #24]
 8004ee6:	42a3      	cmp	r3, r4
 8004ee8:	db01      	blt.n	8004eee <__sfputc_r+0x16>
 8004eea:	290a      	cmp	r1, #10
 8004eec:	d103      	bne.n	8004ef6 <__sfputc_r+0x1e>
 8004eee:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004ef2:	f7ff bdea 	b.w	8004aca <__swbuf_r>
 8004ef6:	6813      	ldr	r3, [r2, #0]
 8004ef8:	1c58      	adds	r0, r3, #1
 8004efa:	6010      	str	r0, [r2, #0]
 8004efc:	7019      	strb	r1, [r3, #0]
 8004efe:	4608      	mov	r0, r1
 8004f00:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004f04:	4770      	bx	lr

08004f06 <__sfputs_r>:
 8004f06:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f08:	4606      	mov	r6, r0
 8004f0a:	460f      	mov	r7, r1
 8004f0c:	4614      	mov	r4, r2
 8004f0e:	18d5      	adds	r5, r2, r3
 8004f10:	42ac      	cmp	r4, r5
 8004f12:	d101      	bne.n	8004f18 <__sfputs_r+0x12>
 8004f14:	2000      	movs	r0, #0
 8004f16:	e007      	b.n	8004f28 <__sfputs_r+0x22>
 8004f18:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004f1c:	463a      	mov	r2, r7
 8004f1e:	4630      	mov	r0, r6
 8004f20:	f7ff ffda 	bl	8004ed8 <__sfputc_r>
 8004f24:	1c43      	adds	r3, r0, #1
 8004f26:	d1f3      	bne.n	8004f10 <__sfputs_r+0xa>
 8004f28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004f2c <_vfiprintf_r>:
 8004f2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f30:	460d      	mov	r5, r1
 8004f32:	b09d      	sub	sp, #116	; 0x74
 8004f34:	4614      	mov	r4, r2
 8004f36:	4698      	mov	r8, r3
 8004f38:	4606      	mov	r6, r0
 8004f3a:	b118      	cbz	r0, 8004f44 <_vfiprintf_r+0x18>
 8004f3c:	6a03      	ldr	r3, [r0, #32]
 8004f3e:	b90b      	cbnz	r3, 8004f44 <_vfiprintf_r+0x18>
 8004f40:	f7ff fcdc 	bl	80048fc <__sinit>
 8004f44:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004f46:	07d9      	lsls	r1, r3, #31
 8004f48:	d405      	bmi.n	8004f56 <_vfiprintf_r+0x2a>
 8004f4a:	89ab      	ldrh	r3, [r5, #12]
 8004f4c:	059a      	lsls	r2, r3, #22
 8004f4e:	d402      	bmi.n	8004f56 <_vfiprintf_r+0x2a>
 8004f50:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004f52:	f7ff fec7 	bl	8004ce4 <__retarget_lock_acquire_recursive>
 8004f56:	89ab      	ldrh	r3, [r5, #12]
 8004f58:	071b      	lsls	r3, r3, #28
 8004f5a:	d501      	bpl.n	8004f60 <_vfiprintf_r+0x34>
 8004f5c:	692b      	ldr	r3, [r5, #16]
 8004f5e:	b99b      	cbnz	r3, 8004f88 <_vfiprintf_r+0x5c>
 8004f60:	4629      	mov	r1, r5
 8004f62:	4630      	mov	r0, r6
 8004f64:	f7ff fdee 	bl	8004b44 <__swsetup_r>
 8004f68:	b170      	cbz	r0, 8004f88 <_vfiprintf_r+0x5c>
 8004f6a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004f6c:	07dc      	lsls	r4, r3, #31
 8004f6e:	d504      	bpl.n	8004f7a <_vfiprintf_r+0x4e>
 8004f70:	f04f 30ff 	mov.w	r0, #4294967295
 8004f74:	b01d      	add	sp, #116	; 0x74
 8004f76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f7a:	89ab      	ldrh	r3, [r5, #12]
 8004f7c:	0598      	lsls	r0, r3, #22
 8004f7e:	d4f7      	bmi.n	8004f70 <_vfiprintf_r+0x44>
 8004f80:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004f82:	f7ff feb0 	bl	8004ce6 <__retarget_lock_release_recursive>
 8004f86:	e7f3      	b.n	8004f70 <_vfiprintf_r+0x44>
 8004f88:	2300      	movs	r3, #0
 8004f8a:	9309      	str	r3, [sp, #36]	; 0x24
 8004f8c:	2320      	movs	r3, #32
 8004f8e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004f92:	f8cd 800c 	str.w	r8, [sp, #12]
 8004f96:	2330      	movs	r3, #48	; 0x30
 8004f98:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800514c <_vfiprintf_r+0x220>
 8004f9c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004fa0:	f04f 0901 	mov.w	r9, #1
 8004fa4:	4623      	mov	r3, r4
 8004fa6:	469a      	mov	sl, r3
 8004fa8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004fac:	b10a      	cbz	r2, 8004fb2 <_vfiprintf_r+0x86>
 8004fae:	2a25      	cmp	r2, #37	; 0x25
 8004fb0:	d1f9      	bne.n	8004fa6 <_vfiprintf_r+0x7a>
 8004fb2:	ebba 0b04 	subs.w	fp, sl, r4
 8004fb6:	d00b      	beq.n	8004fd0 <_vfiprintf_r+0xa4>
 8004fb8:	465b      	mov	r3, fp
 8004fba:	4622      	mov	r2, r4
 8004fbc:	4629      	mov	r1, r5
 8004fbe:	4630      	mov	r0, r6
 8004fc0:	f7ff ffa1 	bl	8004f06 <__sfputs_r>
 8004fc4:	3001      	adds	r0, #1
 8004fc6:	f000 80a9 	beq.w	800511c <_vfiprintf_r+0x1f0>
 8004fca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004fcc:	445a      	add	r2, fp
 8004fce:	9209      	str	r2, [sp, #36]	; 0x24
 8004fd0:	f89a 3000 	ldrb.w	r3, [sl]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	f000 80a1 	beq.w	800511c <_vfiprintf_r+0x1f0>
 8004fda:	2300      	movs	r3, #0
 8004fdc:	f04f 32ff 	mov.w	r2, #4294967295
 8004fe0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004fe4:	f10a 0a01 	add.w	sl, sl, #1
 8004fe8:	9304      	str	r3, [sp, #16]
 8004fea:	9307      	str	r3, [sp, #28]
 8004fec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004ff0:	931a      	str	r3, [sp, #104]	; 0x68
 8004ff2:	4654      	mov	r4, sl
 8004ff4:	2205      	movs	r2, #5
 8004ff6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ffa:	4854      	ldr	r0, [pc, #336]	; (800514c <_vfiprintf_r+0x220>)
 8004ffc:	f7fb f8e8 	bl	80001d0 <memchr>
 8005000:	9a04      	ldr	r2, [sp, #16]
 8005002:	b9d8      	cbnz	r0, 800503c <_vfiprintf_r+0x110>
 8005004:	06d1      	lsls	r1, r2, #27
 8005006:	bf44      	itt	mi
 8005008:	2320      	movmi	r3, #32
 800500a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800500e:	0713      	lsls	r3, r2, #28
 8005010:	bf44      	itt	mi
 8005012:	232b      	movmi	r3, #43	; 0x2b
 8005014:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005018:	f89a 3000 	ldrb.w	r3, [sl]
 800501c:	2b2a      	cmp	r3, #42	; 0x2a
 800501e:	d015      	beq.n	800504c <_vfiprintf_r+0x120>
 8005020:	9a07      	ldr	r2, [sp, #28]
 8005022:	4654      	mov	r4, sl
 8005024:	2000      	movs	r0, #0
 8005026:	f04f 0c0a 	mov.w	ip, #10
 800502a:	4621      	mov	r1, r4
 800502c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005030:	3b30      	subs	r3, #48	; 0x30
 8005032:	2b09      	cmp	r3, #9
 8005034:	d94d      	bls.n	80050d2 <_vfiprintf_r+0x1a6>
 8005036:	b1b0      	cbz	r0, 8005066 <_vfiprintf_r+0x13a>
 8005038:	9207      	str	r2, [sp, #28]
 800503a:	e014      	b.n	8005066 <_vfiprintf_r+0x13a>
 800503c:	eba0 0308 	sub.w	r3, r0, r8
 8005040:	fa09 f303 	lsl.w	r3, r9, r3
 8005044:	4313      	orrs	r3, r2
 8005046:	9304      	str	r3, [sp, #16]
 8005048:	46a2      	mov	sl, r4
 800504a:	e7d2      	b.n	8004ff2 <_vfiprintf_r+0xc6>
 800504c:	9b03      	ldr	r3, [sp, #12]
 800504e:	1d19      	adds	r1, r3, #4
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	9103      	str	r1, [sp, #12]
 8005054:	2b00      	cmp	r3, #0
 8005056:	bfbb      	ittet	lt
 8005058:	425b      	neglt	r3, r3
 800505a:	f042 0202 	orrlt.w	r2, r2, #2
 800505e:	9307      	strge	r3, [sp, #28]
 8005060:	9307      	strlt	r3, [sp, #28]
 8005062:	bfb8      	it	lt
 8005064:	9204      	strlt	r2, [sp, #16]
 8005066:	7823      	ldrb	r3, [r4, #0]
 8005068:	2b2e      	cmp	r3, #46	; 0x2e
 800506a:	d10c      	bne.n	8005086 <_vfiprintf_r+0x15a>
 800506c:	7863      	ldrb	r3, [r4, #1]
 800506e:	2b2a      	cmp	r3, #42	; 0x2a
 8005070:	d134      	bne.n	80050dc <_vfiprintf_r+0x1b0>
 8005072:	9b03      	ldr	r3, [sp, #12]
 8005074:	1d1a      	adds	r2, r3, #4
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	9203      	str	r2, [sp, #12]
 800507a:	2b00      	cmp	r3, #0
 800507c:	bfb8      	it	lt
 800507e:	f04f 33ff 	movlt.w	r3, #4294967295
 8005082:	3402      	adds	r4, #2
 8005084:	9305      	str	r3, [sp, #20]
 8005086:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800515c <_vfiprintf_r+0x230>
 800508a:	7821      	ldrb	r1, [r4, #0]
 800508c:	2203      	movs	r2, #3
 800508e:	4650      	mov	r0, sl
 8005090:	f7fb f89e 	bl	80001d0 <memchr>
 8005094:	b138      	cbz	r0, 80050a6 <_vfiprintf_r+0x17a>
 8005096:	9b04      	ldr	r3, [sp, #16]
 8005098:	eba0 000a 	sub.w	r0, r0, sl
 800509c:	2240      	movs	r2, #64	; 0x40
 800509e:	4082      	lsls	r2, r0
 80050a0:	4313      	orrs	r3, r2
 80050a2:	3401      	adds	r4, #1
 80050a4:	9304      	str	r3, [sp, #16]
 80050a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80050aa:	4829      	ldr	r0, [pc, #164]	; (8005150 <_vfiprintf_r+0x224>)
 80050ac:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80050b0:	2206      	movs	r2, #6
 80050b2:	f7fb f88d 	bl	80001d0 <memchr>
 80050b6:	2800      	cmp	r0, #0
 80050b8:	d03f      	beq.n	800513a <_vfiprintf_r+0x20e>
 80050ba:	4b26      	ldr	r3, [pc, #152]	; (8005154 <_vfiprintf_r+0x228>)
 80050bc:	bb1b      	cbnz	r3, 8005106 <_vfiprintf_r+0x1da>
 80050be:	9b03      	ldr	r3, [sp, #12]
 80050c0:	3307      	adds	r3, #7
 80050c2:	f023 0307 	bic.w	r3, r3, #7
 80050c6:	3308      	adds	r3, #8
 80050c8:	9303      	str	r3, [sp, #12]
 80050ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050cc:	443b      	add	r3, r7
 80050ce:	9309      	str	r3, [sp, #36]	; 0x24
 80050d0:	e768      	b.n	8004fa4 <_vfiprintf_r+0x78>
 80050d2:	fb0c 3202 	mla	r2, ip, r2, r3
 80050d6:	460c      	mov	r4, r1
 80050d8:	2001      	movs	r0, #1
 80050da:	e7a6      	b.n	800502a <_vfiprintf_r+0xfe>
 80050dc:	2300      	movs	r3, #0
 80050de:	3401      	adds	r4, #1
 80050e0:	9305      	str	r3, [sp, #20]
 80050e2:	4619      	mov	r1, r3
 80050e4:	f04f 0c0a 	mov.w	ip, #10
 80050e8:	4620      	mov	r0, r4
 80050ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 80050ee:	3a30      	subs	r2, #48	; 0x30
 80050f0:	2a09      	cmp	r2, #9
 80050f2:	d903      	bls.n	80050fc <_vfiprintf_r+0x1d0>
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d0c6      	beq.n	8005086 <_vfiprintf_r+0x15a>
 80050f8:	9105      	str	r1, [sp, #20]
 80050fa:	e7c4      	b.n	8005086 <_vfiprintf_r+0x15a>
 80050fc:	fb0c 2101 	mla	r1, ip, r1, r2
 8005100:	4604      	mov	r4, r0
 8005102:	2301      	movs	r3, #1
 8005104:	e7f0      	b.n	80050e8 <_vfiprintf_r+0x1bc>
 8005106:	ab03      	add	r3, sp, #12
 8005108:	9300      	str	r3, [sp, #0]
 800510a:	462a      	mov	r2, r5
 800510c:	4b12      	ldr	r3, [pc, #72]	; (8005158 <_vfiprintf_r+0x22c>)
 800510e:	a904      	add	r1, sp, #16
 8005110:	4630      	mov	r0, r6
 8005112:	f3af 8000 	nop.w
 8005116:	4607      	mov	r7, r0
 8005118:	1c78      	adds	r0, r7, #1
 800511a:	d1d6      	bne.n	80050ca <_vfiprintf_r+0x19e>
 800511c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800511e:	07d9      	lsls	r1, r3, #31
 8005120:	d405      	bmi.n	800512e <_vfiprintf_r+0x202>
 8005122:	89ab      	ldrh	r3, [r5, #12]
 8005124:	059a      	lsls	r2, r3, #22
 8005126:	d402      	bmi.n	800512e <_vfiprintf_r+0x202>
 8005128:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800512a:	f7ff fddc 	bl	8004ce6 <__retarget_lock_release_recursive>
 800512e:	89ab      	ldrh	r3, [r5, #12]
 8005130:	065b      	lsls	r3, r3, #25
 8005132:	f53f af1d 	bmi.w	8004f70 <_vfiprintf_r+0x44>
 8005136:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005138:	e71c      	b.n	8004f74 <_vfiprintf_r+0x48>
 800513a:	ab03      	add	r3, sp, #12
 800513c:	9300      	str	r3, [sp, #0]
 800513e:	462a      	mov	r2, r5
 8005140:	4b05      	ldr	r3, [pc, #20]	; (8005158 <_vfiprintf_r+0x22c>)
 8005142:	a904      	add	r1, sp, #16
 8005144:	4630      	mov	r0, r6
 8005146:	f000 f879 	bl	800523c <_printf_i>
 800514a:	e7e4      	b.n	8005116 <_vfiprintf_r+0x1ea>
 800514c:	08005834 	.word	0x08005834
 8005150:	0800583e 	.word	0x0800583e
 8005154:	00000000 	.word	0x00000000
 8005158:	08004f07 	.word	0x08004f07
 800515c:	0800583a 	.word	0x0800583a

08005160 <_printf_common>:
 8005160:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005164:	4616      	mov	r6, r2
 8005166:	4699      	mov	r9, r3
 8005168:	688a      	ldr	r2, [r1, #8]
 800516a:	690b      	ldr	r3, [r1, #16]
 800516c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005170:	4293      	cmp	r3, r2
 8005172:	bfb8      	it	lt
 8005174:	4613      	movlt	r3, r2
 8005176:	6033      	str	r3, [r6, #0]
 8005178:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800517c:	4607      	mov	r7, r0
 800517e:	460c      	mov	r4, r1
 8005180:	b10a      	cbz	r2, 8005186 <_printf_common+0x26>
 8005182:	3301      	adds	r3, #1
 8005184:	6033      	str	r3, [r6, #0]
 8005186:	6823      	ldr	r3, [r4, #0]
 8005188:	0699      	lsls	r1, r3, #26
 800518a:	bf42      	ittt	mi
 800518c:	6833      	ldrmi	r3, [r6, #0]
 800518e:	3302      	addmi	r3, #2
 8005190:	6033      	strmi	r3, [r6, #0]
 8005192:	6825      	ldr	r5, [r4, #0]
 8005194:	f015 0506 	ands.w	r5, r5, #6
 8005198:	d106      	bne.n	80051a8 <_printf_common+0x48>
 800519a:	f104 0a19 	add.w	sl, r4, #25
 800519e:	68e3      	ldr	r3, [r4, #12]
 80051a0:	6832      	ldr	r2, [r6, #0]
 80051a2:	1a9b      	subs	r3, r3, r2
 80051a4:	42ab      	cmp	r3, r5
 80051a6:	dc26      	bgt.n	80051f6 <_printf_common+0x96>
 80051a8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80051ac:	1e13      	subs	r3, r2, #0
 80051ae:	6822      	ldr	r2, [r4, #0]
 80051b0:	bf18      	it	ne
 80051b2:	2301      	movne	r3, #1
 80051b4:	0692      	lsls	r2, r2, #26
 80051b6:	d42b      	bmi.n	8005210 <_printf_common+0xb0>
 80051b8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80051bc:	4649      	mov	r1, r9
 80051be:	4638      	mov	r0, r7
 80051c0:	47c0      	blx	r8
 80051c2:	3001      	adds	r0, #1
 80051c4:	d01e      	beq.n	8005204 <_printf_common+0xa4>
 80051c6:	6823      	ldr	r3, [r4, #0]
 80051c8:	6922      	ldr	r2, [r4, #16]
 80051ca:	f003 0306 	and.w	r3, r3, #6
 80051ce:	2b04      	cmp	r3, #4
 80051d0:	bf02      	ittt	eq
 80051d2:	68e5      	ldreq	r5, [r4, #12]
 80051d4:	6833      	ldreq	r3, [r6, #0]
 80051d6:	1aed      	subeq	r5, r5, r3
 80051d8:	68a3      	ldr	r3, [r4, #8]
 80051da:	bf0c      	ite	eq
 80051dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80051e0:	2500      	movne	r5, #0
 80051e2:	4293      	cmp	r3, r2
 80051e4:	bfc4      	itt	gt
 80051e6:	1a9b      	subgt	r3, r3, r2
 80051e8:	18ed      	addgt	r5, r5, r3
 80051ea:	2600      	movs	r6, #0
 80051ec:	341a      	adds	r4, #26
 80051ee:	42b5      	cmp	r5, r6
 80051f0:	d11a      	bne.n	8005228 <_printf_common+0xc8>
 80051f2:	2000      	movs	r0, #0
 80051f4:	e008      	b.n	8005208 <_printf_common+0xa8>
 80051f6:	2301      	movs	r3, #1
 80051f8:	4652      	mov	r2, sl
 80051fa:	4649      	mov	r1, r9
 80051fc:	4638      	mov	r0, r7
 80051fe:	47c0      	blx	r8
 8005200:	3001      	adds	r0, #1
 8005202:	d103      	bne.n	800520c <_printf_common+0xac>
 8005204:	f04f 30ff 	mov.w	r0, #4294967295
 8005208:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800520c:	3501      	adds	r5, #1
 800520e:	e7c6      	b.n	800519e <_printf_common+0x3e>
 8005210:	18e1      	adds	r1, r4, r3
 8005212:	1c5a      	adds	r2, r3, #1
 8005214:	2030      	movs	r0, #48	; 0x30
 8005216:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800521a:	4422      	add	r2, r4
 800521c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005220:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005224:	3302      	adds	r3, #2
 8005226:	e7c7      	b.n	80051b8 <_printf_common+0x58>
 8005228:	2301      	movs	r3, #1
 800522a:	4622      	mov	r2, r4
 800522c:	4649      	mov	r1, r9
 800522e:	4638      	mov	r0, r7
 8005230:	47c0      	blx	r8
 8005232:	3001      	adds	r0, #1
 8005234:	d0e6      	beq.n	8005204 <_printf_common+0xa4>
 8005236:	3601      	adds	r6, #1
 8005238:	e7d9      	b.n	80051ee <_printf_common+0x8e>
	...

0800523c <_printf_i>:
 800523c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005240:	7e0f      	ldrb	r7, [r1, #24]
 8005242:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005244:	2f78      	cmp	r7, #120	; 0x78
 8005246:	4691      	mov	r9, r2
 8005248:	4680      	mov	r8, r0
 800524a:	460c      	mov	r4, r1
 800524c:	469a      	mov	sl, r3
 800524e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005252:	d807      	bhi.n	8005264 <_printf_i+0x28>
 8005254:	2f62      	cmp	r7, #98	; 0x62
 8005256:	d80a      	bhi.n	800526e <_printf_i+0x32>
 8005258:	2f00      	cmp	r7, #0
 800525a:	f000 80d4 	beq.w	8005406 <_printf_i+0x1ca>
 800525e:	2f58      	cmp	r7, #88	; 0x58
 8005260:	f000 80c0 	beq.w	80053e4 <_printf_i+0x1a8>
 8005264:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005268:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800526c:	e03a      	b.n	80052e4 <_printf_i+0xa8>
 800526e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005272:	2b15      	cmp	r3, #21
 8005274:	d8f6      	bhi.n	8005264 <_printf_i+0x28>
 8005276:	a101      	add	r1, pc, #4	; (adr r1, 800527c <_printf_i+0x40>)
 8005278:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800527c:	080052d5 	.word	0x080052d5
 8005280:	080052e9 	.word	0x080052e9
 8005284:	08005265 	.word	0x08005265
 8005288:	08005265 	.word	0x08005265
 800528c:	08005265 	.word	0x08005265
 8005290:	08005265 	.word	0x08005265
 8005294:	080052e9 	.word	0x080052e9
 8005298:	08005265 	.word	0x08005265
 800529c:	08005265 	.word	0x08005265
 80052a0:	08005265 	.word	0x08005265
 80052a4:	08005265 	.word	0x08005265
 80052a8:	080053ed 	.word	0x080053ed
 80052ac:	08005315 	.word	0x08005315
 80052b0:	080053a7 	.word	0x080053a7
 80052b4:	08005265 	.word	0x08005265
 80052b8:	08005265 	.word	0x08005265
 80052bc:	0800540f 	.word	0x0800540f
 80052c0:	08005265 	.word	0x08005265
 80052c4:	08005315 	.word	0x08005315
 80052c8:	08005265 	.word	0x08005265
 80052cc:	08005265 	.word	0x08005265
 80052d0:	080053af 	.word	0x080053af
 80052d4:	682b      	ldr	r3, [r5, #0]
 80052d6:	1d1a      	adds	r2, r3, #4
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	602a      	str	r2, [r5, #0]
 80052dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80052e0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80052e4:	2301      	movs	r3, #1
 80052e6:	e09f      	b.n	8005428 <_printf_i+0x1ec>
 80052e8:	6820      	ldr	r0, [r4, #0]
 80052ea:	682b      	ldr	r3, [r5, #0]
 80052ec:	0607      	lsls	r7, r0, #24
 80052ee:	f103 0104 	add.w	r1, r3, #4
 80052f2:	6029      	str	r1, [r5, #0]
 80052f4:	d501      	bpl.n	80052fa <_printf_i+0xbe>
 80052f6:	681e      	ldr	r6, [r3, #0]
 80052f8:	e003      	b.n	8005302 <_printf_i+0xc6>
 80052fa:	0646      	lsls	r6, r0, #25
 80052fc:	d5fb      	bpl.n	80052f6 <_printf_i+0xba>
 80052fe:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005302:	2e00      	cmp	r6, #0
 8005304:	da03      	bge.n	800530e <_printf_i+0xd2>
 8005306:	232d      	movs	r3, #45	; 0x2d
 8005308:	4276      	negs	r6, r6
 800530a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800530e:	485a      	ldr	r0, [pc, #360]	; (8005478 <_printf_i+0x23c>)
 8005310:	230a      	movs	r3, #10
 8005312:	e012      	b.n	800533a <_printf_i+0xfe>
 8005314:	682b      	ldr	r3, [r5, #0]
 8005316:	6820      	ldr	r0, [r4, #0]
 8005318:	1d19      	adds	r1, r3, #4
 800531a:	6029      	str	r1, [r5, #0]
 800531c:	0605      	lsls	r5, r0, #24
 800531e:	d501      	bpl.n	8005324 <_printf_i+0xe8>
 8005320:	681e      	ldr	r6, [r3, #0]
 8005322:	e002      	b.n	800532a <_printf_i+0xee>
 8005324:	0641      	lsls	r1, r0, #25
 8005326:	d5fb      	bpl.n	8005320 <_printf_i+0xe4>
 8005328:	881e      	ldrh	r6, [r3, #0]
 800532a:	4853      	ldr	r0, [pc, #332]	; (8005478 <_printf_i+0x23c>)
 800532c:	2f6f      	cmp	r7, #111	; 0x6f
 800532e:	bf0c      	ite	eq
 8005330:	2308      	moveq	r3, #8
 8005332:	230a      	movne	r3, #10
 8005334:	2100      	movs	r1, #0
 8005336:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800533a:	6865      	ldr	r5, [r4, #4]
 800533c:	60a5      	str	r5, [r4, #8]
 800533e:	2d00      	cmp	r5, #0
 8005340:	bfa2      	ittt	ge
 8005342:	6821      	ldrge	r1, [r4, #0]
 8005344:	f021 0104 	bicge.w	r1, r1, #4
 8005348:	6021      	strge	r1, [r4, #0]
 800534a:	b90e      	cbnz	r6, 8005350 <_printf_i+0x114>
 800534c:	2d00      	cmp	r5, #0
 800534e:	d04b      	beq.n	80053e8 <_printf_i+0x1ac>
 8005350:	4615      	mov	r5, r2
 8005352:	fbb6 f1f3 	udiv	r1, r6, r3
 8005356:	fb03 6711 	mls	r7, r3, r1, r6
 800535a:	5dc7      	ldrb	r7, [r0, r7]
 800535c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005360:	4637      	mov	r7, r6
 8005362:	42bb      	cmp	r3, r7
 8005364:	460e      	mov	r6, r1
 8005366:	d9f4      	bls.n	8005352 <_printf_i+0x116>
 8005368:	2b08      	cmp	r3, #8
 800536a:	d10b      	bne.n	8005384 <_printf_i+0x148>
 800536c:	6823      	ldr	r3, [r4, #0]
 800536e:	07de      	lsls	r6, r3, #31
 8005370:	d508      	bpl.n	8005384 <_printf_i+0x148>
 8005372:	6923      	ldr	r3, [r4, #16]
 8005374:	6861      	ldr	r1, [r4, #4]
 8005376:	4299      	cmp	r1, r3
 8005378:	bfde      	ittt	le
 800537a:	2330      	movle	r3, #48	; 0x30
 800537c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005380:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005384:	1b52      	subs	r2, r2, r5
 8005386:	6122      	str	r2, [r4, #16]
 8005388:	f8cd a000 	str.w	sl, [sp]
 800538c:	464b      	mov	r3, r9
 800538e:	aa03      	add	r2, sp, #12
 8005390:	4621      	mov	r1, r4
 8005392:	4640      	mov	r0, r8
 8005394:	f7ff fee4 	bl	8005160 <_printf_common>
 8005398:	3001      	adds	r0, #1
 800539a:	d14a      	bne.n	8005432 <_printf_i+0x1f6>
 800539c:	f04f 30ff 	mov.w	r0, #4294967295
 80053a0:	b004      	add	sp, #16
 80053a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053a6:	6823      	ldr	r3, [r4, #0]
 80053a8:	f043 0320 	orr.w	r3, r3, #32
 80053ac:	6023      	str	r3, [r4, #0]
 80053ae:	4833      	ldr	r0, [pc, #204]	; (800547c <_printf_i+0x240>)
 80053b0:	2778      	movs	r7, #120	; 0x78
 80053b2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80053b6:	6823      	ldr	r3, [r4, #0]
 80053b8:	6829      	ldr	r1, [r5, #0]
 80053ba:	061f      	lsls	r7, r3, #24
 80053bc:	f851 6b04 	ldr.w	r6, [r1], #4
 80053c0:	d402      	bmi.n	80053c8 <_printf_i+0x18c>
 80053c2:	065f      	lsls	r7, r3, #25
 80053c4:	bf48      	it	mi
 80053c6:	b2b6      	uxthmi	r6, r6
 80053c8:	07df      	lsls	r7, r3, #31
 80053ca:	bf48      	it	mi
 80053cc:	f043 0320 	orrmi.w	r3, r3, #32
 80053d0:	6029      	str	r1, [r5, #0]
 80053d2:	bf48      	it	mi
 80053d4:	6023      	strmi	r3, [r4, #0]
 80053d6:	b91e      	cbnz	r6, 80053e0 <_printf_i+0x1a4>
 80053d8:	6823      	ldr	r3, [r4, #0]
 80053da:	f023 0320 	bic.w	r3, r3, #32
 80053de:	6023      	str	r3, [r4, #0]
 80053e0:	2310      	movs	r3, #16
 80053e2:	e7a7      	b.n	8005334 <_printf_i+0xf8>
 80053e4:	4824      	ldr	r0, [pc, #144]	; (8005478 <_printf_i+0x23c>)
 80053e6:	e7e4      	b.n	80053b2 <_printf_i+0x176>
 80053e8:	4615      	mov	r5, r2
 80053ea:	e7bd      	b.n	8005368 <_printf_i+0x12c>
 80053ec:	682b      	ldr	r3, [r5, #0]
 80053ee:	6826      	ldr	r6, [r4, #0]
 80053f0:	6961      	ldr	r1, [r4, #20]
 80053f2:	1d18      	adds	r0, r3, #4
 80053f4:	6028      	str	r0, [r5, #0]
 80053f6:	0635      	lsls	r5, r6, #24
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	d501      	bpl.n	8005400 <_printf_i+0x1c4>
 80053fc:	6019      	str	r1, [r3, #0]
 80053fe:	e002      	b.n	8005406 <_printf_i+0x1ca>
 8005400:	0670      	lsls	r0, r6, #25
 8005402:	d5fb      	bpl.n	80053fc <_printf_i+0x1c0>
 8005404:	8019      	strh	r1, [r3, #0]
 8005406:	2300      	movs	r3, #0
 8005408:	6123      	str	r3, [r4, #16]
 800540a:	4615      	mov	r5, r2
 800540c:	e7bc      	b.n	8005388 <_printf_i+0x14c>
 800540e:	682b      	ldr	r3, [r5, #0]
 8005410:	1d1a      	adds	r2, r3, #4
 8005412:	602a      	str	r2, [r5, #0]
 8005414:	681d      	ldr	r5, [r3, #0]
 8005416:	6862      	ldr	r2, [r4, #4]
 8005418:	2100      	movs	r1, #0
 800541a:	4628      	mov	r0, r5
 800541c:	f7fa fed8 	bl	80001d0 <memchr>
 8005420:	b108      	cbz	r0, 8005426 <_printf_i+0x1ea>
 8005422:	1b40      	subs	r0, r0, r5
 8005424:	6060      	str	r0, [r4, #4]
 8005426:	6863      	ldr	r3, [r4, #4]
 8005428:	6123      	str	r3, [r4, #16]
 800542a:	2300      	movs	r3, #0
 800542c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005430:	e7aa      	b.n	8005388 <_printf_i+0x14c>
 8005432:	6923      	ldr	r3, [r4, #16]
 8005434:	462a      	mov	r2, r5
 8005436:	4649      	mov	r1, r9
 8005438:	4640      	mov	r0, r8
 800543a:	47d0      	blx	sl
 800543c:	3001      	adds	r0, #1
 800543e:	d0ad      	beq.n	800539c <_printf_i+0x160>
 8005440:	6823      	ldr	r3, [r4, #0]
 8005442:	079b      	lsls	r3, r3, #30
 8005444:	d413      	bmi.n	800546e <_printf_i+0x232>
 8005446:	68e0      	ldr	r0, [r4, #12]
 8005448:	9b03      	ldr	r3, [sp, #12]
 800544a:	4298      	cmp	r0, r3
 800544c:	bfb8      	it	lt
 800544e:	4618      	movlt	r0, r3
 8005450:	e7a6      	b.n	80053a0 <_printf_i+0x164>
 8005452:	2301      	movs	r3, #1
 8005454:	4632      	mov	r2, r6
 8005456:	4649      	mov	r1, r9
 8005458:	4640      	mov	r0, r8
 800545a:	47d0      	blx	sl
 800545c:	3001      	adds	r0, #1
 800545e:	d09d      	beq.n	800539c <_printf_i+0x160>
 8005460:	3501      	adds	r5, #1
 8005462:	68e3      	ldr	r3, [r4, #12]
 8005464:	9903      	ldr	r1, [sp, #12]
 8005466:	1a5b      	subs	r3, r3, r1
 8005468:	42ab      	cmp	r3, r5
 800546a:	dcf2      	bgt.n	8005452 <_printf_i+0x216>
 800546c:	e7eb      	b.n	8005446 <_printf_i+0x20a>
 800546e:	2500      	movs	r5, #0
 8005470:	f104 0619 	add.w	r6, r4, #25
 8005474:	e7f5      	b.n	8005462 <_printf_i+0x226>
 8005476:	bf00      	nop
 8005478:	08005845 	.word	0x08005845
 800547c:	08005856 	.word	0x08005856

08005480 <__sflush_r>:
 8005480:	898a      	ldrh	r2, [r1, #12]
 8005482:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005486:	4605      	mov	r5, r0
 8005488:	0710      	lsls	r0, r2, #28
 800548a:	460c      	mov	r4, r1
 800548c:	d458      	bmi.n	8005540 <__sflush_r+0xc0>
 800548e:	684b      	ldr	r3, [r1, #4]
 8005490:	2b00      	cmp	r3, #0
 8005492:	dc05      	bgt.n	80054a0 <__sflush_r+0x20>
 8005494:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005496:	2b00      	cmp	r3, #0
 8005498:	dc02      	bgt.n	80054a0 <__sflush_r+0x20>
 800549a:	2000      	movs	r0, #0
 800549c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80054a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80054a2:	2e00      	cmp	r6, #0
 80054a4:	d0f9      	beq.n	800549a <__sflush_r+0x1a>
 80054a6:	2300      	movs	r3, #0
 80054a8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80054ac:	682f      	ldr	r7, [r5, #0]
 80054ae:	6a21      	ldr	r1, [r4, #32]
 80054b0:	602b      	str	r3, [r5, #0]
 80054b2:	d032      	beq.n	800551a <__sflush_r+0x9a>
 80054b4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80054b6:	89a3      	ldrh	r3, [r4, #12]
 80054b8:	075a      	lsls	r2, r3, #29
 80054ba:	d505      	bpl.n	80054c8 <__sflush_r+0x48>
 80054bc:	6863      	ldr	r3, [r4, #4]
 80054be:	1ac0      	subs	r0, r0, r3
 80054c0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80054c2:	b10b      	cbz	r3, 80054c8 <__sflush_r+0x48>
 80054c4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80054c6:	1ac0      	subs	r0, r0, r3
 80054c8:	2300      	movs	r3, #0
 80054ca:	4602      	mov	r2, r0
 80054cc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80054ce:	6a21      	ldr	r1, [r4, #32]
 80054d0:	4628      	mov	r0, r5
 80054d2:	47b0      	blx	r6
 80054d4:	1c43      	adds	r3, r0, #1
 80054d6:	89a3      	ldrh	r3, [r4, #12]
 80054d8:	d106      	bne.n	80054e8 <__sflush_r+0x68>
 80054da:	6829      	ldr	r1, [r5, #0]
 80054dc:	291d      	cmp	r1, #29
 80054de:	d82b      	bhi.n	8005538 <__sflush_r+0xb8>
 80054e0:	4a29      	ldr	r2, [pc, #164]	; (8005588 <__sflush_r+0x108>)
 80054e2:	410a      	asrs	r2, r1
 80054e4:	07d6      	lsls	r6, r2, #31
 80054e6:	d427      	bmi.n	8005538 <__sflush_r+0xb8>
 80054e8:	2200      	movs	r2, #0
 80054ea:	6062      	str	r2, [r4, #4]
 80054ec:	04d9      	lsls	r1, r3, #19
 80054ee:	6922      	ldr	r2, [r4, #16]
 80054f0:	6022      	str	r2, [r4, #0]
 80054f2:	d504      	bpl.n	80054fe <__sflush_r+0x7e>
 80054f4:	1c42      	adds	r2, r0, #1
 80054f6:	d101      	bne.n	80054fc <__sflush_r+0x7c>
 80054f8:	682b      	ldr	r3, [r5, #0]
 80054fa:	b903      	cbnz	r3, 80054fe <__sflush_r+0x7e>
 80054fc:	6560      	str	r0, [r4, #84]	; 0x54
 80054fe:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005500:	602f      	str	r7, [r5, #0]
 8005502:	2900      	cmp	r1, #0
 8005504:	d0c9      	beq.n	800549a <__sflush_r+0x1a>
 8005506:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800550a:	4299      	cmp	r1, r3
 800550c:	d002      	beq.n	8005514 <__sflush_r+0x94>
 800550e:	4628      	mov	r0, r5
 8005510:	f7ff fbea 	bl	8004ce8 <_free_r>
 8005514:	2000      	movs	r0, #0
 8005516:	6360      	str	r0, [r4, #52]	; 0x34
 8005518:	e7c0      	b.n	800549c <__sflush_r+0x1c>
 800551a:	2301      	movs	r3, #1
 800551c:	4628      	mov	r0, r5
 800551e:	47b0      	blx	r6
 8005520:	1c41      	adds	r1, r0, #1
 8005522:	d1c8      	bne.n	80054b6 <__sflush_r+0x36>
 8005524:	682b      	ldr	r3, [r5, #0]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d0c5      	beq.n	80054b6 <__sflush_r+0x36>
 800552a:	2b1d      	cmp	r3, #29
 800552c:	d001      	beq.n	8005532 <__sflush_r+0xb2>
 800552e:	2b16      	cmp	r3, #22
 8005530:	d101      	bne.n	8005536 <__sflush_r+0xb6>
 8005532:	602f      	str	r7, [r5, #0]
 8005534:	e7b1      	b.n	800549a <__sflush_r+0x1a>
 8005536:	89a3      	ldrh	r3, [r4, #12]
 8005538:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800553c:	81a3      	strh	r3, [r4, #12]
 800553e:	e7ad      	b.n	800549c <__sflush_r+0x1c>
 8005540:	690f      	ldr	r7, [r1, #16]
 8005542:	2f00      	cmp	r7, #0
 8005544:	d0a9      	beq.n	800549a <__sflush_r+0x1a>
 8005546:	0793      	lsls	r3, r2, #30
 8005548:	680e      	ldr	r6, [r1, #0]
 800554a:	bf08      	it	eq
 800554c:	694b      	ldreq	r3, [r1, #20]
 800554e:	600f      	str	r7, [r1, #0]
 8005550:	bf18      	it	ne
 8005552:	2300      	movne	r3, #0
 8005554:	eba6 0807 	sub.w	r8, r6, r7
 8005558:	608b      	str	r3, [r1, #8]
 800555a:	f1b8 0f00 	cmp.w	r8, #0
 800555e:	dd9c      	ble.n	800549a <__sflush_r+0x1a>
 8005560:	6a21      	ldr	r1, [r4, #32]
 8005562:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005564:	4643      	mov	r3, r8
 8005566:	463a      	mov	r2, r7
 8005568:	4628      	mov	r0, r5
 800556a:	47b0      	blx	r6
 800556c:	2800      	cmp	r0, #0
 800556e:	dc06      	bgt.n	800557e <__sflush_r+0xfe>
 8005570:	89a3      	ldrh	r3, [r4, #12]
 8005572:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005576:	81a3      	strh	r3, [r4, #12]
 8005578:	f04f 30ff 	mov.w	r0, #4294967295
 800557c:	e78e      	b.n	800549c <__sflush_r+0x1c>
 800557e:	4407      	add	r7, r0
 8005580:	eba8 0800 	sub.w	r8, r8, r0
 8005584:	e7e9      	b.n	800555a <__sflush_r+0xda>
 8005586:	bf00      	nop
 8005588:	dfbffffe 	.word	0xdfbffffe

0800558c <_fflush_r>:
 800558c:	b538      	push	{r3, r4, r5, lr}
 800558e:	690b      	ldr	r3, [r1, #16]
 8005590:	4605      	mov	r5, r0
 8005592:	460c      	mov	r4, r1
 8005594:	b913      	cbnz	r3, 800559c <_fflush_r+0x10>
 8005596:	2500      	movs	r5, #0
 8005598:	4628      	mov	r0, r5
 800559a:	bd38      	pop	{r3, r4, r5, pc}
 800559c:	b118      	cbz	r0, 80055a6 <_fflush_r+0x1a>
 800559e:	6a03      	ldr	r3, [r0, #32]
 80055a0:	b90b      	cbnz	r3, 80055a6 <_fflush_r+0x1a>
 80055a2:	f7ff f9ab 	bl	80048fc <__sinit>
 80055a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d0f3      	beq.n	8005596 <_fflush_r+0xa>
 80055ae:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80055b0:	07d0      	lsls	r0, r2, #31
 80055b2:	d404      	bmi.n	80055be <_fflush_r+0x32>
 80055b4:	0599      	lsls	r1, r3, #22
 80055b6:	d402      	bmi.n	80055be <_fflush_r+0x32>
 80055b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80055ba:	f7ff fb93 	bl	8004ce4 <__retarget_lock_acquire_recursive>
 80055be:	4628      	mov	r0, r5
 80055c0:	4621      	mov	r1, r4
 80055c2:	f7ff ff5d 	bl	8005480 <__sflush_r>
 80055c6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80055c8:	07da      	lsls	r2, r3, #31
 80055ca:	4605      	mov	r5, r0
 80055cc:	d4e4      	bmi.n	8005598 <_fflush_r+0xc>
 80055ce:	89a3      	ldrh	r3, [r4, #12]
 80055d0:	059b      	lsls	r3, r3, #22
 80055d2:	d4e1      	bmi.n	8005598 <_fflush_r+0xc>
 80055d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80055d6:	f7ff fb86 	bl	8004ce6 <__retarget_lock_release_recursive>
 80055da:	e7dd      	b.n	8005598 <_fflush_r+0xc>

080055dc <__swhatbuf_r>:
 80055dc:	b570      	push	{r4, r5, r6, lr}
 80055de:	460c      	mov	r4, r1
 80055e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055e4:	2900      	cmp	r1, #0
 80055e6:	b096      	sub	sp, #88	; 0x58
 80055e8:	4615      	mov	r5, r2
 80055ea:	461e      	mov	r6, r3
 80055ec:	da0d      	bge.n	800560a <__swhatbuf_r+0x2e>
 80055ee:	89a3      	ldrh	r3, [r4, #12]
 80055f0:	f013 0f80 	tst.w	r3, #128	; 0x80
 80055f4:	f04f 0100 	mov.w	r1, #0
 80055f8:	bf0c      	ite	eq
 80055fa:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80055fe:	2340      	movne	r3, #64	; 0x40
 8005600:	2000      	movs	r0, #0
 8005602:	6031      	str	r1, [r6, #0]
 8005604:	602b      	str	r3, [r5, #0]
 8005606:	b016      	add	sp, #88	; 0x58
 8005608:	bd70      	pop	{r4, r5, r6, pc}
 800560a:	466a      	mov	r2, sp
 800560c:	f000 f848 	bl	80056a0 <_fstat_r>
 8005610:	2800      	cmp	r0, #0
 8005612:	dbec      	blt.n	80055ee <__swhatbuf_r+0x12>
 8005614:	9901      	ldr	r1, [sp, #4]
 8005616:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800561a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800561e:	4259      	negs	r1, r3
 8005620:	4159      	adcs	r1, r3
 8005622:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005626:	e7eb      	b.n	8005600 <__swhatbuf_r+0x24>

08005628 <__smakebuf_r>:
 8005628:	898b      	ldrh	r3, [r1, #12]
 800562a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800562c:	079d      	lsls	r5, r3, #30
 800562e:	4606      	mov	r6, r0
 8005630:	460c      	mov	r4, r1
 8005632:	d507      	bpl.n	8005644 <__smakebuf_r+0x1c>
 8005634:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005638:	6023      	str	r3, [r4, #0]
 800563a:	6123      	str	r3, [r4, #16]
 800563c:	2301      	movs	r3, #1
 800563e:	6163      	str	r3, [r4, #20]
 8005640:	b002      	add	sp, #8
 8005642:	bd70      	pop	{r4, r5, r6, pc}
 8005644:	ab01      	add	r3, sp, #4
 8005646:	466a      	mov	r2, sp
 8005648:	f7ff ffc8 	bl	80055dc <__swhatbuf_r>
 800564c:	9900      	ldr	r1, [sp, #0]
 800564e:	4605      	mov	r5, r0
 8005650:	4630      	mov	r0, r6
 8005652:	f7ff fbb5 	bl	8004dc0 <_malloc_r>
 8005656:	b948      	cbnz	r0, 800566c <__smakebuf_r+0x44>
 8005658:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800565c:	059a      	lsls	r2, r3, #22
 800565e:	d4ef      	bmi.n	8005640 <__smakebuf_r+0x18>
 8005660:	f023 0303 	bic.w	r3, r3, #3
 8005664:	f043 0302 	orr.w	r3, r3, #2
 8005668:	81a3      	strh	r3, [r4, #12]
 800566a:	e7e3      	b.n	8005634 <__smakebuf_r+0xc>
 800566c:	89a3      	ldrh	r3, [r4, #12]
 800566e:	6020      	str	r0, [r4, #0]
 8005670:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005674:	81a3      	strh	r3, [r4, #12]
 8005676:	9b00      	ldr	r3, [sp, #0]
 8005678:	6163      	str	r3, [r4, #20]
 800567a:	9b01      	ldr	r3, [sp, #4]
 800567c:	6120      	str	r0, [r4, #16]
 800567e:	b15b      	cbz	r3, 8005698 <__smakebuf_r+0x70>
 8005680:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005684:	4630      	mov	r0, r6
 8005686:	f000 f81d 	bl	80056c4 <_isatty_r>
 800568a:	b128      	cbz	r0, 8005698 <__smakebuf_r+0x70>
 800568c:	89a3      	ldrh	r3, [r4, #12]
 800568e:	f023 0303 	bic.w	r3, r3, #3
 8005692:	f043 0301 	orr.w	r3, r3, #1
 8005696:	81a3      	strh	r3, [r4, #12]
 8005698:	89a3      	ldrh	r3, [r4, #12]
 800569a:	431d      	orrs	r5, r3
 800569c:	81a5      	strh	r5, [r4, #12]
 800569e:	e7cf      	b.n	8005640 <__smakebuf_r+0x18>

080056a0 <_fstat_r>:
 80056a0:	b538      	push	{r3, r4, r5, lr}
 80056a2:	4d07      	ldr	r5, [pc, #28]	; (80056c0 <_fstat_r+0x20>)
 80056a4:	2300      	movs	r3, #0
 80056a6:	4604      	mov	r4, r0
 80056a8:	4608      	mov	r0, r1
 80056aa:	4611      	mov	r1, r2
 80056ac:	602b      	str	r3, [r5, #0]
 80056ae:	f7fb fd44 	bl	800113a <_fstat>
 80056b2:	1c43      	adds	r3, r0, #1
 80056b4:	d102      	bne.n	80056bc <_fstat_r+0x1c>
 80056b6:	682b      	ldr	r3, [r5, #0]
 80056b8:	b103      	cbz	r3, 80056bc <_fstat_r+0x1c>
 80056ba:	6023      	str	r3, [r4, #0]
 80056bc:	bd38      	pop	{r3, r4, r5, pc}
 80056be:	bf00      	nop
 80056c0:	200002a8 	.word	0x200002a8

080056c4 <_isatty_r>:
 80056c4:	b538      	push	{r3, r4, r5, lr}
 80056c6:	4d06      	ldr	r5, [pc, #24]	; (80056e0 <_isatty_r+0x1c>)
 80056c8:	2300      	movs	r3, #0
 80056ca:	4604      	mov	r4, r0
 80056cc:	4608      	mov	r0, r1
 80056ce:	602b      	str	r3, [r5, #0]
 80056d0:	f7fb fd43 	bl	800115a <_isatty>
 80056d4:	1c43      	adds	r3, r0, #1
 80056d6:	d102      	bne.n	80056de <_isatty_r+0x1a>
 80056d8:	682b      	ldr	r3, [r5, #0]
 80056da:	b103      	cbz	r3, 80056de <_isatty_r+0x1a>
 80056dc:	6023      	str	r3, [r4, #0]
 80056de:	bd38      	pop	{r3, r4, r5, pc}
 80056e0:	200002a8 	.word	0x200002a8

080056e4 <_sbrk_r>:
 80056e4:	b538      	push	{r3, r4, r5, lr}
 80056e6:	4d06      	ldr	r5, [pc, #24]	; (8005700 <_sbrk_r+0x1c>)
 80056e8:	2300      	movs	r3, #0
 80056ea:	4604      	mov	r4, r0
 80056ec:	4608      	mov	r0, r1
 80056ee:	602b      	str	r3, [r5, #0]
 80056f0:	f7fb fd4c 	bl	800118c <_sbrk>
 80056f4:	1c43      	adds	r3, r0, #1
 80056f6:	d102      	bne.n	80056fe <_sbrk_r+0x1a>
 80056f8:	682b      	ldr	r3, [r5, #0]
 80056fa:	b103      	cbz	r3, 80056fe <_sbrk_r+0x1a>
 80056fc:	6023      	str	r3, [r4, #0]
 80056fe:	bd38      	pop	{r3, r4, r5, pc}
 8005700:	200002a8 	.word	0x200002a8

08005704 <_init>:
 8005704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005706:	bf00      	nop
 8005708:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800570a:	bc08      	pop	{r3}
 800570c:	469e      	mov	lr, r3
 800570e:	4770      	bx	lr

08005710 <_fini>:
 8005710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005712:	bf00      	nop
 8005714:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005716:	bc08      	pop	{r3}
 8005718:	469e      	mov	lr, r3
 800571a:	4770      	bx	lr
