/*
 *  Copyright(c) 2019-2021 Qualcomm Innovation Center, Inc. All Rights Reserved.
 *
 *  This program is free software; you can redistribute it and/or modify
 *  it under the terms of the GNU General Public License as published by
 *  the Free Software Foundation; either version 2 of the License, or
 *  (at your option) any later version.
 *
 *  This program is distributed in the hope that it will be useful,
 *  but WITHOUT ANY WARRANTY; without even the implied warranty of
 *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *  GNU General Public License for more details.
 *
 *  You should have received a copy of the GNU General Public License
 *  along with this program; if not, see <http://www.gnu.org/licenses/>.
 */

/*
 * For registers that have individual fields, explain them here
 *   DEF_REG_FIELD(tag,
 *                 bit start offset,
 *                 width
 */

/* USR fields */
DEF_REG_FIELD(USR_OVF,            0, 1)
DEF_REG_FIELD(USR_FPINVF,         1, 1)
DEF_REG_FIELD(USR_FPDBZF,         2, 1)
DEF_REG_FIELD(USR_FPOVFF,         3, 1)
DEF_REG_FIELD(USR_FPUNFF,         4, 1)
DEF_REG_FIELD(USR_FPINPF,         5, 1)

DEF_REG_FIELD(USR_LPCFG,          8, 2)

DEF_REG_FIELD(USR_FPRND,         22, 2)

DEF_REG_FIELD(USR_FPINVE,        25, 1)
DEF_REG_FIELD(USR_FPDBZE,        26, 1)
DEF_REG_FIELD(USR_FPOVFE,        27, 1)
DEF_REG_FIELD(USR_FPUNFE,        28, 1)
DEF_REG_FIELD(USR_FPINPE,        29, 1)

DEF_REG_FIELD(IPENDAD_IAD, 16, 16)
DEF_REG_FIELD(IPENDAD_IPEND, 0, 16)

DEF_REG_FIELD(SCHEDCFG_EN, 8, 1)
DEF_REG_FIELD(SCHEDCFG_INTNO, 0, 4)
DEF_REG_FIELD(BESTWAIT_PRIO, 0, 10)


/* PTE (aka TLB entry) fields */
DEF_REG_FIELD(PTE_PPD, 0, 24)
DEF_REG_FIELD(PTE_C, 24, 4)
DEF_REG_FIELD(PTE_U, 28, 1)
DEF_REG_FIELD(PTE_R, 29, 1)
DEF_REG_FIELD(PTE_W, 30, 1)
DEF_REG_FIELD(PTE_X, 31, 1)
DEF_REG_FIELD(PTE_VPN, 32, 20)
DEF_REG_FIELD(PTE_ASID, 52, 7)
DEF_REG_FIELD(PTE_ATR0, 59, 1)
DEF_REG_FIELD(PTE_ATR1, 60, 1)
DEF_REG_FIELD(PTE_PA35, 61, 1)
DEF_REG_FIELD(PTE_G, 62, 1)
DEF_REG_FIELD(PTE_V, 63, 1)

/* SYSCFG fields */
DEF_REG_FIELD(SYSCFG_MMUEN, 0, 1)
DEF_REG_FIELD(SYSCFG_ICEN, 1, 1)
DEF_REG_FIELD(SYSCFG_DCEN, 2, 1)
DEF_REG_FIELD(SYSCFG_ISDBTRUSTED, 3, 1)
DEF_REG_FIELD(SYSCFG_GIE, 4, 1)
DEF_REG_FIELD(SYSCFG_ISDBREADY, 5, 1)
DEF_REG_FIELD(SYSCFG_PCYCLEEN, 6, 1)
DEF_REG_FIELD(SYSCFG_V2X, 7, 1)
DEF_REG_FIELD(SYSCFG_IGNOREDABORT, 8, 1)
DEF_REG_FIELD(SYSCFG_PM, 9, 1)
DEF_REG_FIELD(SYSCFG_TLBLOCK, 11, 1)
DEF_REG_FIELD(SYSCFG_K0LOCK, 12, 1)
DEF_REG_FIELD(SYSCFG_BQ, 13, 1)
DEF_REG_FIELD(SYSCFG_PRIO, 14, 1)
DEF_REG_FIELD(SYSCFG_DMT, 15, 1)
DEF_REG_FIELD(SYSCFG_L2CFG, 16, 3)
DEF_REG_FIELD(SYSCFG_ITCM, 19, 1)
DEF_REG_FIELD(SYSCFG_L2NWA, 21, 1)
DEF_REG_FIELD(SYSCFG_L2NRA, 22, 1)
DEF_REG_FIELD(SYSCFG_L2WB, 23, 1)
DEF_REG_FIELD(SYSCFG_L2P, 24, 1)
DEF_REG_FIELD(SYSCFG_SLVCTL0, 25, 2)
DEF_REG_FIELD(SYSCFG_SLVCTL1, 27, 2)
DEF_REG_FIELD(SYSCFG_L2PARTSIZE, 29, 2)
DEF_REG_FIELD(SYSCFG_L2GCA, 31, 1)

/* SSR fields */
DEF_REG_FIELD(SSR_CAUSE, 0, 8)
DEF_REG_FIELD(SSR_ASID, 8, 7)
DEF_REG_FIELD(SSR_UM, 16, 1)
DEF_REG_FIELD(SSR_EX, 17, 1)
DEF_REG_FIELD(SSR_IE, 18, 1)
DEF_REG_FIELD(SSR_GM, 19, 1)
DEF_REG_FIELD(SSR_V0, 20, 1)
DEF_REG_FIELD(SSR_V1, 21, 1)
DEF_REG_FIELD(SSR_BVS, 22, 1)
DEF_REG_FIELD(SSR_CE, 23, 1)
DEF_REG_FIELD(SSR_PE, 24, 1)
DEF_REG_FIELD(SSR_BP, 25, 1)
DEF_REG_FIELD(SSR_XE2, 26, 1)
DEF_REG_FIELD(SSR_XA, 27, 3)
DEF_REG_FIELD(SSR_SS, 30, 1)
DEF_REG_FIELD(SSR_XE, 31, 1)

/* misc registers */
DEF_REG_FIELD(IMASK_MASK, 0, 16)

DEF_REG_FIELD(STID_PRIO, 16, 8)
DEF_REG_FIELD(STID_STID, 0, 8)

/* MODECTL fields */
DEF_REG_FIELD(MODECTL_E, 0, 8)
DEF_REG_FIELD(MODECTL_W, 16, 8)

DEF_REG_FIELD(CCR_L1ICP, 0, 2)
DEF_REG_FIELD(CCR_L1DCP, 3, 2)
DEF_REG_FIELD(CCR_L2CP, 6, 2)

DEF_REG_FIELD(CCR_HFI, 16, 1)
DEF_REG_FIELD(CCR_HFD, 17, 1)
DEF_REG_FIELD(CCR_HFIL2, 18, 1)
DEF_REG_FIELD(CCR_HFDL2, 19, 1)
DEF_REG_FIELD(CCR_SFD, 20, 1)

DEF_REG_FIELD(CCR_GIE, 24, 1)
DEF_REG_FIELD(CCR_GTE, 25, 1)
DEF_REG_FIELD(CCR_GEE, 26, 1)
DEF_REG_FIELD(CCR_GRE, 27, 1)
DEF_REG_FIELD(CCR_VV1, 29, 1)
DEF_REG_FIELD(CCR_VV2, 30, 1)
DEF_REG_FIELD(CCR_VV3, 31, 1)
