INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.srcs/sim_1/imports/2024_grad_cell/tb2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
