
*** Running vivado
    with args -log axi_stream_bd_axis_i2s_wrapper_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_stream_bd_axis_i2s_wrapper_0_0.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source axi_stream_bd_axis_i2s_wrapper_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top axi_stream_bd_axis_i2s_wrapper_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22296
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1246.602 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port dds_reset_i is neither a static name nor a globally static expression [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/axis_i2s_wrapper.vhd:357]
INFO: [Synth 8-6157] synthesizing module 'axi_stream_bd_axis_i2s_wrapper_0_0' [o:/ENGS128/lab3/lab3.gen/sources_1/bd/axi_stream_bd/ip/axi_stream_bd_axis_i2s_wrapper_0_0/synth/axi_stream_bd_axis_i2s_wrapper_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axis_i2s_wrapper' [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/axis_i2s_wrapper.vhd:109]
INFO: [Synth 8-3491] module 'i2s_clock_gen' declared at 'O:/ENGS128/lab3/lab3.srcs/sources_1/imports/i2s_clock_gen.vhd:34' bound to instance 'clock_generation' of component 'i2s_clock_gen' [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/axis_i2s_wrapper.vhd:325]
INFO: [Synth 8-638] synthesizing module 'i2s_clock_gen' [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/i2s_clock_gen.vhd:53]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'O:/ENGS128/lab3/lab3.srcs/sources_1/imports/clk_wiz_0.v:70' bound to instance 'clk_wiz_inst' of component 'clk_wiz_0' [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/i2s_clock_gen.vhd:82]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/clk_wiz_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55204]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55204]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:63510]
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:63510]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (4#1) [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (5#1) [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/clk_wiz_0.v:70]
INFO: [Synth 8-3491] module 'clock_divider' declared at 'O:/ENGS128/lab3/lab3.srcs/sources_1/imports/clock_divider.vhd:18' bound to instance 'clk_divider_inst' of component 'clock_divider' [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/i2s_clock_gen.vhd:93]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/clock_divider.vhd:26]
INFO: [Synth 8-113] binding component instance 'slow_clock_bufg' to cell 'BUFG' [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/clock_divider.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (6#1) [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/clock_divider.vhd:26]
INFO: [Synth 8-3491] module 'clock_divider_falling_edge' declared at 'O:/ENGS128/lab3/lab3.srcs/sources_1/imports/clock_divider_falling_edge.vhd:50' bound to instance 'clk_divider_falling_edge_inst' of component 'clock_divider_falling_edge' [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/i2s_clock_gen.vhd:100]
INFO: [Synth 8-638] synthesizing module 'clock_divider_falling_edge' [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/clock_divider_falling_edge.vhd:58]
INFO: [Synth 8-113] binding component instance 'slow_clock_bufg' to cell 'BUFG' [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/clock_divider_falling_edge.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'clock_divider_falling_edge' (7#1) [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/clock_divider_falling_edge.vhd:58]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'mclk_forward_oddr' to cell 'ODDR' [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/i2s_clock_gen.vhd:107]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'bclk_forward_oddr' to cell 'ODDR' [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/i2s_clock_gen.vhd:122]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'adc_lrclk_forward_oddr' to cell 'ODDR' [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/i2s_clock_gen.vhd:137]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'dac_lrclk_forward_oddr' to cell 'ODDR' [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/i2s_clock_gen.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'i2s_clock_gen' (8#1) [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/i2s_clock_gen.vhd:53]
INFO: [Synth 8-3491] module 'i2s_receiver' declared at 'O:/ENGS128/lab3/lab3.srcs/sources_1/imports/i2s_receiver.vhd:15' bound to instance 'receiver' of component 'i2s_receiver' [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/axis_i2s_wrapper.vhd:342]
INFO: [Synth 8-638] synthesizing module 'i2s_receiver' [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/i2s_receiver.vhd:30]
INFO: [Synth 8-3491] module 'sipo_shift_register' declared at 'O:/ENGS128/lab3/lab3.srcs/sources_1/imports/sipo_shift_register.vhd:13' bound to instance 'sipo_shift_reg_inst' of component 'sipo_shift_register' [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/i2s_receiver.vhd:77]
INFO: [Synth 8-638] synthesizing module 'sipo_shift_register' [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/sipo_shift_register.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'sipo_shift_register' (9#1) [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/sipo_shift_register.vhd:24]
INFO: [Synth 8-3491] module 'counter' declared at 'O:/ENGS128/lab3/lab3.srcs/sources_1/imports/counter.vhd:14' bound to instance 'bit_counter' of component 'counter' [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/i2s_receiver.vhd:87]
INFO: [Synth 8-638] synthesizing module 'counter' [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/counter.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'counter' (10#1) [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/counter.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'i2s_receiver' (11#1) [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/i2s_receiver.vhd:30]
INFO: [Synth 8-3491] module 'axi_dds' declared at 'O:/ENGS128/lab3/lab3.srcs/sources_1/imports/axi_dds.vhd:15' bound to instance 'axis_dds' of component 'axi_dds' [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/axis_i2s_wrapper.vhd:353]
INFO: [Synth 8-638] synthesizing module 'axi_dds' [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/axi_dds.vhd:72]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'engs128_axi_dds_S00_AXI' declared at 'O:/ENGS128/lab3/lab3.srcs/sources_1/imports/engs128_axi_dds_S00_AXI.vhd:17' bound to instance 'engs128_axi_dds_S00_AXI_inst' of component 'engs128_axi_dds_S00_AXI' [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/axi_dds.vhd:140]
INFO: [Synth 8-638] synthesizing module 'engs128_axi_dds_S00_AXI' [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/engs128_axi_dds_S00_AXI.vhd:95]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/engs128_axi_dds_S00_AXI.vhd:236]
WARNING: [Synth 8-6014] Unused sequential element reg_index_reg was removed.  [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/engs128_axi_dds_S00_AXI.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'engs128_axi_dds_S00_AXI' (12#1) [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/engs128_axi_dds_S00_AXI.vhd:95]
INFO: [Synth 8-3491] module 'dds_controller' declared at 'O:/ENGS128/lab3/lab3.srcs/sources_1/imports/dds_controller.vhd:18' bound to instance 'left_audio_dds' of component 'dds_controller' [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/axi_dds.vhd:175]
INFO: [Synth 8-638] synthesizing module 'dds_controller' [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/dds_controller.vhd:30]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'o:/ENGS128/lab3/lab3.gen/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:59' bound to instance 'blk_mem_left' of component 'blk_mem_gen_0' [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/dds_controller.vhd:53]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [o:/ENGS128/lab3/lab3.gen/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:68]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: blk_mem_gen_0.mif - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 24 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 24 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 24 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 24 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 3 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     6.979199 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_5' declared at 'o:/ENGS128/lab3/lab3.gen/sources_1/ip/blk_mem_gen_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_5' [o:/ENGS128/lab3/lab3.gen/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (21#1) [o:/ENGS128/lab3/lab3.gen/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'dds_controller' (22#1) [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/dds_controller.vhd:30]
INFO: [Synth 8-3491] module 'dds_controller' declared at 'O:/ENGS128/lab3/lab3.srcs/sources_1/imports/dds_controller.vhd:18' bound to instance 'right_audio_dds' of component 'dds_controller' [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/axi_dds.vhd:185]
INFO: [Synth 8-256] done synthesizing module 'axi_dds' (23#1) [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/axi_dds.vhd:72]
INFO: [Synth 8-3491] module 'i2s_transmitter' declared at 'O:/ENGS128/lab3/lab3.srcs/sources_1/imports/i2s_transmitter.vhd:15' bound to instance 'transmitter' of component 'i2s_transmitter' [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/axis_i2s_wrapper.vhd:395]
INFO: [Synth 8-638] synthesizing module 'i2s_transmitter' [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/i2s_transmitter.vhd:30]
INFO: [Synth 8-3491] module 'shift_register' declared at 'O:/ENGS128/lab3/lab3.srcs/sources_1/imports/shift_register.vhd:13' bound to instance 'shift_reg_inst' of component 'shift_register' [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/i2s_transmitter.vhd:76]
INFO: [Synth 8-638] synthesizing module 'shift_register' [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/shift_register.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (24#1) [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/shift_register.vhd:24]
INFO: [Synth 8-3491] module 'counter' declared at 'O:/ENGS128/lab3/lab3.srcs/sources_1/imports/counter.vhd:14' bound to instance 'bit_counter' of component 'counter' [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/i2s_transmitter.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'i2s_transmitter' (25#1) [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/i2s_transmitter.vhd:30]
WARNING: [Synth 8-5640] Port 's_ready' is missing in component declaration [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/axis_i2s_wrapper.vhd:273]
INFO: [Synth 8-3491] module 'axis_transmitter' declared at 'O:/ENGS128/lab3/lab3.srcs/sources_1/imports/axis_transmitter.vhd:22' bound to instance 'axi_transmitter' of component 'axis_transmitter' [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/axis_i2s_wrapper.vhd:406]
INFO: [Synth 8-638] synthesizing module 'axis_transmitter' [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/axis_transmitter.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'axis_transmitter' (26#1) [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/axis_transmitter.vhd:46]
WARNING: [Synth 8-5640] Port 'lr_valid_o' is missing in component declaration [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/axis_i2s_wrapper.vhd:297]
INFO: [Synth 8-3491] module 'axis_receiver' declared at 'O:/ENGS128/lab3/lab3.srcs/sources_1/imports/axis_receiver.vhd:22' bound to instance 'axi_receiver' of component 'axis_receiver' [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/axis_i2s_wrapper.vhd:424]
INFO: [Synth 8-638] synthesizing module 'axis_receiver' [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/axis_receiver.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'axis_receiver' (27#1) [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/axis_receiver.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'axis_i2s_wrapper' (28#1) [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/axis_i2s_wrapper.vhd:109]
INFO: [Synth 8-6155] done synthesizing module 'axi_stream_bd_axis_i2s_wrapper_0_0' (29#1) [o:/ENGS128/lab3/lab3.gen/sources_1/bd/axi_stream_bd/ip/axi_stream_bd_axis_i2s_wrapper_0_0/synth/axi_stream_bd_axis_i2s_wrapper_0_0.v:58]
WARNING: [Synth 8-7129] Port s00_axis_tdata[7] in module axis_receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[6] in module axis_receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[5] in module axis_receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[4] in module axis_receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[3] in module axis_receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[2] in module axis_receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[1] in module axis_receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[0] in module axis_receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tlast in module axis_receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[3] in module axis_receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[2] in module axis_receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[1] in module axis_receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[0] in module axis_receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port mclk_i in module i2s_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[23] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[22] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[21] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[20] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[19] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[18] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[17] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[16] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[15] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[14] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[13] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[12] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[11] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[11] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[8] in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[7] in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[6] in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[5] in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[4] in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[3] in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[2] in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[1] in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[0] in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENB in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEB in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[0] in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[11] in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[10] in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[9] in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[8] in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[7] in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[6] in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[5] in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[4] in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[3] in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[2] in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[1] in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[0] in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[8] in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[7] in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[6] in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[5] in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[4] in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[3] in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[2] in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[1] in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[0] in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rstram_b in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rstreg_b in module blk_mem_gen_prim_wrapper_init__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[8] in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[7] in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[6] in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1468.441 ; gain = 221.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1468.441 ; gain = 221.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1468.441 ; gain = 221.840
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1468.441 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [o:/ENGS128/lab3/lab3.gen/sources_1/bd/axi_stream_bd/ip/axi_stream_bd_axis_i2s_wrapper_0_0/axi_stream_bd_axis_i2s_wrapper_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [o:/ENGS128/lab3/lab3.gen/sources_1/bd/axi_stream_bd/ip/axi_stream_bd_axis_i2s_wrapper_0_0/axi_stream_bd_axis_i2s_wrapper_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [O:/ENGS128/lab3/lab3.runs/axi_stream_bd_axis_i2s_wrapper_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [O:/ENGS128/lab3/lab3.runs/axi_stream_bd_axis_i2s_wrapper_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1468.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1468.441 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1468.441 ; gain = 221.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1468.441 ; gain = 221.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  O:/ENGS128/lab3/lab3.runs/axi_stream_bd_axis_i2s_wrapper_0_0_synth_1/dont_touch.xdc, line 14).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_dds/left_audio_dds/blk_mem_left. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axis_dds/right_audio_dds/blk_mem_left. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1468.441 ; gain = 221.840
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'i2s_receiver'
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'i2s_transmitter'
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'axis_transmitter'
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'axis_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              lidlestate |                              000 |                              000
                  lshift |                              001 |                              001
                   lpush |                              010 |                              010
              ridlestate |                              011 |                              011
                  rshift |                              100 |                              100
                   rpush |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'i2s_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              lidlestate |                              000 |                              000
           lloadregister |                              001 |                              001
              lshiftdata |                              010 |                              010
              ridlestate |                              011 |                              011
           rloadregister |                              100 |                              100
              rshiftdata |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'i2s_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
               ltransmit |                              001 |                              001
               rtransmit |                              010 |                              010
                readyout |                              011 |                              100
                    hold |                              100 |                              011
                  iSTATE |                              101 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'axis_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                   ready |                              001 |                              001
                lreceive |                              010 |                              010
                rreceive |                              011 |                              011
                validout |                              100 |                              100
                    hold |                              101 |                              101
                  iSTATE |                              110 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'axis_receiver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 1468.441 ; gain = 221.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 14    
	               24 Bit    Registers := 10    
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 5     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 20    
	   2 Input    5 Bit        Muxes := 3     
	   6 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 10    
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 15    
	   6 Input    1 Bit        Muxes := 11    
	   3 Input    1 Bit        Muxes := 4     
	   7 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'axis_dds/engs128_axi_dds_S00_AXI_inst/right_dds_phase_incr_o_reg' and it is trimmed from '32' to '12' bits. [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/engs128_axi_dds_S00_AXI.vhd:377]
WARNING: [Synth 8-3936] Found unconnected internal register 'axis_dds/engs128_axi_dds_S00_AXI_inst/left_dds_phase_incr_o_reg' and it is trimmed from '32' to '12' bits. [O:/ENGS128/lab3/lab3.srcs/sources_1/imports/engs128_axi_dds_S00_AXI.vhd:376]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 1468.441 ; gain = 221.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 1468.441 ; gain = 221.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 1468.441 ; gain = 221.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 1468.441 ; gain = 221.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 1468.441 ; gain = 221.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 1468.441 ; gain = 221.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 1468.441 ; gain = 221.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 1468.441 ; gain = 221.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 1468.441 ; gain = 221.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 1468.441 ; gain = 221.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     4|
|2     |CARRY4     |     6|
|3     |LUT1       |     6|
|4     |LUT2       |    29|
|5     |LUT3       |    66|
|6     |LUT4       |    73|
|7     |LUT5       |    40|
|8     |LUT6       |    39|
|9     |MMCME2_ADV |     1|
|10    |ODDR       |     4|
|11    |RAMB36E1   |     6|
|14    |FDRE       |   607|
|15    |FDSE       |     3|
|16    |IBUF       |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 1468.441 ; gain = 221.840
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 230 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:53 . Memory (MB): peak = 1468.441 ; gain = 221.840
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 1468.441 ; gain = 221.840
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1468.441 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1468.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 76629af6
INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:01 . Memory (MB): peak = 1468.441 ; gain = 221.840
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Coretcl 2-1174] Renamed 40 cell refs.
INFO: [Common 17-1381] The checkpoint 'O:/ENGS128/lab3/lab3.runs/axi_stream_bd_axis_i2s_wrapper_0_0_synth_1/axi_stream_bd_axis_i2s_wrapper_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_stream_bd_axis_i2s_wrapper_0_0_utilization_synth.rpt -pb axi_stream_bd_axis_i2s_wrapper_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 15 12:01:41 2025...
