\doxysection{Topics}
Here is a list of all topics with brief descriptions\+:\begin{DoxyCompactList}
\item \contentsline{section}{CMSIS Core Instruction Interface}{\pageref{group___c_m_s_i_s___core___instruction_interface}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{CMSIS Core Register Access Functions}{\pageref{group___c_m_s_i_s___core___reg_acc_functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{CMSIS SIMD Intrinsics}{\pageref{group___c_m_s_i_s___s_i_m_d__intrinsics}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{CMSIS Global Defines}{\pageref{group___c_m_s_i_s__glob__defs}}{}
\item \contentsline{section}{Defines and Type Definitions}{\pageref{group___c_m_s_i_s__core__register}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Status and Control Registers}{\pageref{group___c_m_s_i_s___c_o_r_e}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Nested Vectored Interrupt Controller (NVIC)}{\pageref{group___c_m_s_i_s___n_v_i_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{System Control Block (SCB)}{\pageref{group___c_m_s_i_s___s_c_b}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{System Controls not in SCB (SCn\+SCB)}{\pageref{group___c_m_s_i_s___s_cn_s_c_b}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{System Tick Timer (Sys\+Tick)}{\pageref{group___c_m_s_i_s___sys_tick}}{}
\item \contentsline{section}{Instrumentation Trace Macrocell (ITM)}{\pageref{group___c_m_s_i_s___i_t_m}}{}
\item \contentsline{section}{Data Watchpoint and Trace (DWT)}{\pageref{group___c_m_s_i_s___d_w_t}}{}
\item \contentsline{section}{Trace Port Interface (TPI)}{\pageref{group___c_m_s_i_s___t_p_i}}{}
\item \contentsline{section}{Floating Point Unit (FPU)}{\pageref{group___c_m_s_i_s___f_p_u}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group___c_m_s_i_s___core_debug}}{}
\item \contentsline{section}{Debug Control Block}{\pageref{group___c_m_s_i_s___d_c_b}}{}
\item \contentsline{section}{Debug Identification Block}{\pageref{group___c_m_s_i_s___d_i_b}}{}
\item \contentsline{section}{Core register bit field macros}{\pageref{group___c_m_s_i_s__core__bitfield}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group___c_m_s_i_s__core__base}}{}
\item \contentsline{section}{Backwards Compatibility Aliases}{\pageref{group___c_m_s_i_s__register__aliases}}{}
\item \contentsline{section}{Functions and Instructions Reference}{\pageref{group___c_m_s_i_s___core___function_interface}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group___c_m_s_i_s___core___cache_functions}}{}
\item \contentsline{section}{CMSIS Core Register Access Functions}{\pageref{group___c_m_s_i_s___core___reg_acc_functions}}{}
\item \contentsline{section}{CMSIS SIMD Intrinsics}{\pageref{group___c_m_s_i_s___s_i_m_d__intrinsics}}{}
\item \contentsline{section}{NVIC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{FPU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{MVE Functions}{\pageref{group___c_m_s_i_s___core___mve_functions}}{}
\item \contentsline{section}{SAU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{PAC Key functions}{\pageref{group___c_m_s_i_s___core___pac_key_functions}}{}
\item \contentsline{section}{NVIC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{FPU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{MVE Functions}{\pageref{group___c_m_s_i_s___core___mve_functions}}{}
\item \contentsline{section}{SAU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{Debug Control Functions}{\pageref{group___c_m_s_i_s___core___d_c_b_functions}}{}
\item \contentsline{section}{Memory System Control Registers (IMPLEMENTATION DEFINED)}{\pageref{group___mem_sys_ctl___type}}{}
\item \contentsline{section}{Power Mode Control Registers}{\pageref{group___pwr_mod_ctl___type}}{}
\item \contentsline{section}{External Wakeup Interrupt Controller Registers}{\pageref{group___e_w_i_c___type}}{}
\item \contentsline{section}{Error Banking Registers (IMPLEMENTATION DEFINED)}{\pageref{group___err_bnk___type}}{}
\item \contentsline{section}{Processor Configuration Information Registers (IMPLEMENTATION DEFINED)}{\pageref{group___prc_cfg_inf___type}}{}
\item \contentsline{section}{Software Test Library Observation Registers}{\pageref{group___s_t_l___type}}{}
\item \contentsline{section}{Trace Port Interface (TPI)}{\pageref{group___c_m_s_i_s___t_p_i}}{}
\item \contentsline{section}{Floating Point Unit (FPU)}{\pageref{group___c_m_s_i_s___f_p_u}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group___c_m_s_i_s___core_debug}}{}
\item \contentsline{section}{Debug Control Block}{\pageref{group___c_m_s_i_s___d_c_b}}{}
\item \contentsline{section}{Debug Identification Block}{\pageref{group___c_m_s_i_s___d_i_b}}{}
\item \contentsline{section}{Core register bit field macros}{\pageref{group___c_m_s_i_s__core__bitfield}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group___c_m_s_i_s__core__base}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Implementation Control Block register (ICB)}{\pageref{group___c_m_s_i_s___i_c_b}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{System Tick Timer (Sys\+Tick)}{\pageref{group___c_m_s_i_s___sys_tick}}{}
\item \contentsline{section}{Instrumentation Trace Macrocell (ITM)}{\pageref{group___c_m_s_i_s___i_t_m}}{}
\item \contentsline{section}{Data Watchpoint and Trace (DWT)}{\pageref{group___c_m_s_i_s___d_w_t}}{}
\item \contentsline{section}{Trace Port Interface (TPI)}{\pageref{group___c_m_s_i_s___t_p_i}}{}
\item \contentsline{section}{Floating Point Unit (FPU)}{\pageref{group___c_m_s_i_s___f_p_u}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group___c_m_s_i_s___core_debug}}{}
\item \contentsline{section}{Debug Control Block}{\pageref{group___c_m_s_i_s___d_c_b}}{}
\item \contentsline{section}{Debug Identification Block}{\pageref{group___c_m_s_i_s___d_i_b}}{}
\item \contentsline{section}{Core register bit field macros}{\pageref{group___c_m_s_i_s__core__bitfield}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group___c_m_s_i_s__core__base}}{}
\item \contentsline{section}{Backwards Compatibility Aliases}{\pageref{group___c_m_s_i_s__register__aliases}}{}
\item \contentsline{section}{Functions and Instructions Reference}{\pageref{group___c_m_s_i_s___core___function_interface}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group___c_m_s_i_s___core___cache_functions}}{}
\item \contentsline{section}{CMSIS Core Register Access Functions}{\pageref{group___c_m_s_i_s___core___reg_acc_functions}}{}
\item \contentsline{section}{CMSIS SIMD Intrinsics}{\pageref{group___c_m_s_i_s___s_i_m_d__intrinsics}}{}
\item \contentsline{section}{NVIC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{FPU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{MVE Functions}{\pageref{group___c_m_s_i_s___core___mve_functions}}{}
\item \contentsline{section}{SAU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{PAC Key functions}{\pageref{group___c_m_s_i_s___core___pac_key_functions}}{}
\item \contentsline{section}{NVIC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{FPU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{MVE Functions}{\pageref{group___c_m_s_i_s___core___mve_functions}}{}
\item \contentsline{section}{SAU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{Debug Control Functions}{\pageref{group___c_m_s_i_s___core___d_c_b_functions}}{}
\item \contentsline{section}{Memory System Control Registers (IMPLEMENTATION DEFINED)}{\pageref{group___mem_sys_ctl___type}}{}
\item \contentsline{section}{Power Mode Control Registers}{\pageref{group___pwr_mod_ctl___type}}{}
\item \contentsline{section}{External Wakeup Interrupt Controller Registers}{\pageref{group___e_w_i_c___type}}{}
\item \contentsline{section}{Error Banking Registers (IMPLEMENTATION DEFINED)}{\pageref{group___err_bnk___type}}{}
\item \contentsline{section}{Processor Configuration Information Registers (IMPLEMENTATION DEFINED)}{\pageref{group___prc_cfg_inf___type}}{}
\item \contentsline{section}{Software Test Library Observation Registers}{\pageref{group___s_t_l___type}}{}
\item \contentsline{section}{Trace Port Interface (TPI)}{\pageref{group___c_m_s_i_s___t_p_i}}{}
\item \contentsline{section}{Floating Point Unit (FPU)}{\pageref{group___c_m_s_i_s___f_p_u}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group___c_m_s_i_s___core_debug}}{}
\item \contentsline{section}{Debug Control Block}{\pageref{group___c_m_s_i_s___d_c_b}}{}
\item \contentsline{section}{Debug Identification Block}{\pageref{group___c_m_s_i_s___d_i_b}}{}
\item \contentsline{section}{Core register bit field macros}{\pageref{group___c_m_s_i_s__core__bitfield}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group___c_m_s_i_s__core__base}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Public}{\pageref{group___public}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Activation Functions}{\pageref{group___acti}}{}
\item \contentsline{section}{Elementwise Functions}{\pageref{group__group_elementwise}}{}
\item \contentsline{section}{Concatenation Functions}{\pageref{group___concatenation}}{}
\item \contentsline{section}{Convolution Functions}{\pageref{group___n_n_conv}}{}
\item \contentsline{section}{Fully-\/connected Layer Functions}{\pageref{group___f_c}}{}
\item \contentsline{section}{Pooling Functions}{\pageref{group___pooling}}{}
\item \contentsline{section}{Reshape Functions}{\pageref{group___reshape}}{}
\item \contentsline{section}{Softmax Functions}{\pageref{group___softmax}}{}
\item \contentsline{section}{SVDF Functions}{\pageref{group___s_v_d_f}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Private}{\pageref{group__group_support}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Convolution}{\pageref{group__support_convolution}}{}
\item \contentsline{section}{Fully Connected}{\pageref{group__support_f_c}}{}
\item \contentsline{section}{Softmax}{\pageref{group__support_softmax}}{}
\item \contentsline{section}{Data Conversion}{\pageref{group__support_conversion}}{}
\end{DoxyCompactList}
\item \contentsline{section}{lite/c/c\+\_\+api\+\_\+types.h}{\pageref{group__c__api__types}}{}
\item \contentsline{section}{lite/c/common.h}{\pageref{group__common}}{}
\item \contentsline{section}{Examples}{\pageref{group__group_examples}}{}
\item \contentsline{section}{Basic Math Functions}{\pageref{group__group_math}}{}
\item \contentsline{section}{Bayesian estimators}{\pageref{group__group_bayes}}{}
\item \contentsline{section}{Complex Math Functions}{\pageref{group__group_cmplx_math}}{}
\item \contentsline{section}{Controller Functions}{\pageref{group__group_controller}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Sine Cosine}{\pageref{group___sin_cos}}{}
\item \contentsline{section}{PID Motor Control}{\pageref{group___p_i_d}}{}
\item \contentsline{section}{Vector Park Transform}{\pageref{group__park}}{}
\item \contentsline{section}{Vector Inverse Park transform}{\pageref{group__inv__park}}{}
\item \contentsline{section}{Vector Clarke Transform}{\pageref{group__clarke}}{}
\item \contentsline{section}{Vector Inverse Clarke Transform}{\pageref{group__inv__clarke}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Distance functions}{\pageref{group__group_distance}}{}
\item \contentsline{section}{Fast Math Functions}{\pageref{group__group_fast_math}}{}
\item \contentsline{section}{Square Root}{\pageref{group___s_q_r_t}}{}
\item \contentsline{section}{Filtering Functions}{\pageref{group__group_filters}}{}
\item \contentsline{section}{Interpolation Functions}{\pageref{group__group_interpolation}}{}
\item \contentsline{section}{Matrix Functions}{\pageref{group__group_matrix}}{}
\item \contentsline{section}{Quaternion Math Functions}{\pageref{group__group_quaternion_math}}{}
\item \contentsline{section}{Statistics Functions}{\pageref{group__group_stats}}{}
\item \contentsline{section}{SVM Functions}{\pageref{group__group_s_v_m}}{}
\item \contentsline{section}{Transform Functions}{\pageref{group__group_transforms}}{}
\item \contentsline{section}{Distance Functions}{\pageref{group___d_i_s_t_a_n_c_e_f}}{}
\item \contentsline{section}{Neural Network Functions}{\pageref{group__group_n_n}}{}
\item \contentsline{section}{Basic math functions}{\pageref{group___basic_math}}{}
\item \contentsline{section}{Neural Network Data Conversion Functions}{\pageref{group__nndata__convert}}{}
\item \contentsline{section}{Basic Math Functions for Neural Network Computation}{\pageref{group___n_n_basic_math}}{}
\item \contentsline{section}{Flatbuffers\+\_\+cpp\+\_\+api}{\pageref{group__flatbuffers__cpp__api}}{}
\item \contentsline{section}{Structs}{\pageref{group__ei__structs}}{}
\item \contentsline{section}{Functions}{\pageref{group__ei__functions}}{}
\item \contentsline{section}{Return codes}{\pageref{group__ei__returntypes}}{}
\item \contentsline{section}{User-\/defined functions}{\pageref{group__ei__user__functions}}{}
\end{DoxyCompactList}
