#ifndef __Z80_DOT_H__
#define __Z80_DOT_H__

#include <Arduino.h>

const int CLK_FAST_ENABLE       = 8;        // GPIO D 3
const int CLK_STROBE            = 7;        // GPIO D 2
const int MMU_EW                = 15;       // GPIO C 0
const int SHIFT_REGISTER_DATA   = 11;       // GPIO C 6
const int SHIFT_REGISTER_LATCH  = 12;       // GPIO C 7
const int SHIFT_REGISTER_CLK    = 13;       // GPIO C 5
const int WAIT_RESET            = 6;        // GPIO D 4
const int Z80_A0                = 16;       // GPIO B 0
const int Z80_A1                = 17;       // GPIO B 1
const int Z80_A2                = 18;       // GPIO B 3
const int Z80_A3                = 19;       // GPIO B 2
const int Z80_A4                = 20;       // GPIO D 5
const int Z80_A5                = 21;       // GPIO D 6
const int Z80_A6                = 22;       // GPIO C 1
const int Z80_A7                = 23;       // GPIO C 2
const int Z80_A8                = 24;       // GPIO E 26
const int Z80_A9                = 25;       // GPIO A 5
const int Z80_A10               = 26;       // GPIO A 14
const int Z80_A11               = 27;       // GPIO A 15
const int Z80_A12               = 28;       // GPIO A 16
const int Z80_A13               = 29;       // GPIO B 18
const int Z80_A14               = 30;       // GPIO B 19
const int Z80_A15               = 31;       // GPIO B 10
const int Z80_BUSACK            = 9;        // GPIO C 3
const int Z80_BUSRQ             = 14;       // GPIO D 1
const int Z80_D0                = 32;       // GPIO B 11
const int Z80_D1                = 33;       // GPIO E 24
const int Z80_D2                = 34;       // GPIO E 25
const int Z80_D3                = 35;       // GPIO C 8
const int Z80_D4                = 36;       // GPIO C 9
const int Z80_D5                = 37;       // GPIO C 10
const int Z80_D6                = 38;       // GPIO C 11
const int Z80_D7                = 39;       // GPIO A 17
const int Z80_M1                = 4;        // GPIO A 13
const int Z80_RD                = 2;        // GPIO D 0
const int Z80_WR                = 3;        // GPIO A 12
const int Z80_IORQ              = 0;        // GPIO B 16
const int Z80_MREQ              = 1;        // GPIO B 17
const int Z80_HALT              = 10;       // GPIO C 4
const int Z80_WAIT              = 5;        // GPIO D 7

// GPIO{A,B,C,D,E}_{PDOR,PSOR,PDOR,PCOR,PDDR,PDIR}

void shift_register_update(void);
void z80_bus_master(void);
void z80_bus_slave(void);
void z80_setup(void);
void mmu_setup(void);
void sram_setup(void);
void load_program_to_sram(const uint8_t *program, uint16_t address, uint16_t length, uint16_t start_address);
void load_file_to_sram(char *filename, uint16_t address, uint16_t start_address);
void z80_do_reset(void);
void z80_set_reset(bool active);
void z80_clock_pulse_drive_data(uint8_t data);
void z80_clock_pulse_while_writing(void);
void z80_clock_pulse(void);
void z80_set_busrq(bool request_dma);
uint16_t z80_bus_address(void);
uint8_t z80_bus_address_low8(void);
uint8_t z80_bus_data(void);
void z80_set_release_wait(bool release);
void z80_setup_drive_data(uint8_t data);
void z80_shutdown_drive_data(void);
void z80_set_mmu(int bank, uint8_t page);

void z80_show_pin_states(void);
void z80_bus_report_state(void);
void handle_z80_bus(void);

extern uint16_t user_led;
extern bool z80_reset;
extern bool z80_irq;
extern bool z80_nmi;
extern bool ram_ce;
extern bool z80_bus_trace;
extern uint8_t mmu[4];
extern uint8_t ram_pages; // count of 16KB SRAM pages

#ifdef KINETISK
inline bool z80_wr_asserted(void)      { return !*portInputRegister(Z80_WR);     } 
inline bool z80_busack_asserted(void)  { return !*portInputRegister(Z80_BUSACK); } 
inline bool z80_rd_asserted(void)      { return !*portInputRegister(Z80_RD);     } 
inline bool z80_iorq_asserted(void)    { return !*portInputRegister(Z80_IORQ);   } 
inline bool z80_wait_asserted(void)    { return !*portInputRegister(Z80_WAIT);   } 
inline bool z80_m1_asserted(void)      { return !*portInputRegister(Z80_M1);     } 
inline bool z80_mreq_asserted(void)    { return !*portInputRegister(Z80_MREQ);   } 
inline void z80_set_busrq(bool request_dma)    { *portOutputRegister(Z80_BUSRQ)  = !request_dma; }
inline void z80_set_release_wait(bool release) { *portOutputRegister(WAIT_RESET) = !release; }
#else
inline bool z80_wr_asserted(void)      { return !digitalRead(Z80_WR);     } 
inline bool z80_busack_asserted(void)  { return !digitalRead(Z80_BUSACK); } 
inline bool z80_rd_asserted(void)      { return !digitalRead(Z80_RD);     } 
inline bool z80_iorq_asserted(void)    { return !digitalRead(Z80_IORQ);   } 
inline bool z80_wait_asserted(void)    { return !digitalRead(Z80_WAIT);   } 
inline bool z80_m1_asserted(void)      { return !digitalRead(Z80_M1);     } 
inline bool z80_mreq_asserted(void)    { return !digitalRead(Z80_MREQ);   } 
inline void z80_set_busrq(bool request_dma)    { digitalWrite(Z80_BUSRQ,  !request_dma); } 
inline void z80_set_release_wait(bool release) { digitalWrite(WAIT_RESET, !release); } 
#endif

// clock.cpp:
void z80_clk_init(void);
void z80_clk_switch_stop(void);
void z80_clk_switch_fast(void);
float z80_clk_switch_slow(float frequency);
void z80_set_clk(bool level);
bool z80_clk_running(void);
typedef enum { CLK_FAST, CLK_SLOW, CLK_STOP } clk_mode_t;
extern clk_mode_t clk_mode;
extern float clk_slow_freq;

#endif
