****************************************
Report : qor
Design : picorv32
Version: W-2024.09-SP2
Date   : Wed Jul 30 15:08:48 2025
****************************************


Scenario           'FUNC_Fast'
Timing Path Group  'clk'
----------------------------------------
Levels of Logic:                     34
Critical Path Length:              0.50
Critical Path Slack:               0.42
Critical Path Clk Period:          1.20
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'FUNC_Slow'
Timing Path Group  'clk'
----------------------------------------
Levels of Logic:                     35
Critical Path Length:              0.90
Critical Path Slack:              -0.00
Critical Path Clk Period:          1.20
Total Negative Slack:             -0.00
No. of Violating Paths:               1
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'FUNC_Typical'
Timing Path Group  'clk'
----------------------------------------
Levels of Logic:                     34
Critical Path Length:              0.64
Critical Path Slack:               0.26
Critical Path Clk Period:          1.20
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              0
Hierarchical Port Count:              0
Leaf Cell Count:                   6090
Buf/Inv Cell Count:                 730
Buf Cell Count:                     407
Inv Cell Count:                     323
Combinational Cell Count:          4413
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:             1677
   Integrated Clock-Gating Cell Count:                     54
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       1623
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:             1555.69
Noncombinational Area:          1926.16
Buf/Inv Area:                    190.43
Total Buffer Area:               131.07
Total Inverter Area:              59.36
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                   47658.08
Net YLength:                   36856.62
----------------------------------------
Cell Area (netlist):                           3481.85
Cell Area (netlist and physical only):         7854.49
Net Length:                    84514.69


Design Rules
----------------------------------------
Total Number of Nets:              6794
Nets with Violations:                 0
Max Trans Violations:                 0
Max Cap Violations:                   0
----------------------------------------

1
