// Seed: 1594669929
module module_0 (
    input logic id_0,
    output id_1
);
  always @(posedge 1 or posedge 1) begin
    id_1 <= 1;
  end
endmodule
