#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Jun  6 13:51:09 2024
# Process ID: 7832
# Current directory: C:/Users/macie/Desktop/SDUP/fft_parallel/fft_parallel.runs/fft_parallel_fft_parallel_ip_0_0_synth_1
# Command line: vivado.exe -log fft_parallel_fft_parallel_ip_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fft_parallel_fft_parallel_ip_0_0.tcl
# Log file: C:/Users/macie/Desktop/SDUP/fft_parallel/fft_parallel.runs/fft_parallel_fft_parallel_ip_0_0_synth_1/fft_parallel_fft_parallel_ip_0_0.vds
# Journal file: C:/Users/macie/Desktop/SDUP/fft_parallel/fft_parallel.runs/fft_parallel_fft_parallel_ip_0_0_synth_1\vivado.jou
# Running On: Maciek, OS: Windows, CPU Frequency: 2400 MHz, CPU Physical cores: 4, Host memory: 17024 MB
#-----------------------------------------------------------
source fft_parallel_fft_parallel_ip_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1285.543 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/macie/Desktop/SDUP/ip_repo/fft_parallel_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top fft_parallel_fft_parallel_ip_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19748
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1711.551 ; gain = 319.336
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fft_parallel_fft_parallel_ip_0_0' [c:/Users/macie/Desktop/SDUP/fft_parallel/fft_parallel.gen/sources_1/bd/fft_parallel/ip/fft_parallel_fft_parallel_ip_0_0/synth/fft_parallel_fft_parallel_ip_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'fft_parallel_ip_v1_0' [c:/Users/macie/Desktop/SDUP/fft_parallel/fft_parallel.gen/sources_1/bd/fft_parallel/ipshared/39b6/hdl/fft_parallel_ip_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'fft_parallel_ip_v1_0_S00_AXI' [c:/Users/macie/Desktop/SDUP/fft_parallel/fft_parallel.gen/sources_1/bd/fft_parallel/ipshared/39b6/hdl/fft_parallel_ip_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'fft' [c:/Users/macie/Desktop/SDUP/fft_parallel/fft_parallel.gen/sources_1/bd/fft_parallel/ipshared/39b6/hdl/fft_parallel_ip_v1_0.v:79]
INFO: [Synth 8-6157] synthesizing module 'butterfly' [c:/Users/macie/Desktop/SDUP/fft_parallel/fft_parallel.gen/sources_1/bd/fft_parallel/ipshared/39b6/hdl/fft_parallel_ip_v1_0.v:255]
INFO: [Synth 8-6157] synthesizing module 'cplxmul' [c:/Users/macie/Desktop/SDUP/fft_parallel/fft_parallel.gen/sources_1/bd/fft_parallel/ipshared/39b6/hdl/fft_parallel_ip_v1_0.v:334]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/macie/Desktop/SDUP/fft_parallel/fft_parallel.gen/sources_1/bd/fft_parallel/ipshared/39b6/hdl/fft_parallel_ip_v1_0.v:376]
INFO: [Synth 8-6155] done synthesizing module 'cplxmul' (0#1) [c:/Users/macie/Desktop/SDUP/fft_parallel/fft_parallel.gen/sources_1/bd/fft_parallel/ipshared/39b6/hdl/fft_parallel_ip_v1_0.v:334]
WARNING: [Synth 8-6090] variable 'bottomR_out' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/Users/macie/Desktop/SDUP/fft_parallel/fft_parallel.gen/sources_1/bd/fft_parallel/ipshared/39b6/hdl/fft_parallel_ip_v1_0.v:321]
WARNING: [Synth 8-6090] variable 'bottomI_out' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/Users/macie/Desktop/SDUP/fft_parallel/fft_parallel.gen/sources_1/bd/fft_parallel/ipshared/39b6/hdl/fft_parallel_ip_v1_0.v:322]
INFO: [Synth 8-6155] done synthesizing module 'butterfly' (0#1) [c:/Users/macie/Desktop/SDUP/fft_parallel/fft_parallel.gen/sources_1/bd/fft_parallel/ipshared/39b6/hdl/fft_parallel_ip_v1_0.v:255]
INFO: [Synth 8-6157] synthesizing module 'reverse' [c:/Users/macie/Desktop/SDUP/fft_parallel/fft_parallel.gen/sources_1/bd/fft_parallel/ipshared/39b6/hdl/fft_parallel_ip_v1_0.v:401]
INFO: [Synth 8-6155] done synthesizing module 'reverse' (0#1) [c:/Users/macie/Desktop/SDUP/fft_parallel/fft_parallel.gen/sources_1/bd/fft_parallel/ipshared/39b6/hdl/fft_parallel_ip_v1_0.v:401]
WARNING: [Synth 8-6090] variable 'idx' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/Users/macie/Desktop/SDUP/fft_parallel/fft_parallel.gen/sources_1/bd/fft_parallel/ipshared/39b6/hdl/fft_parallel_ip_v1_0.v:176]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/macie/Desktop/SDUP/fft_parallel/fft_parallel.gen/sources_1/bd/fft_parallel/ipshared/39b6/hdl/fft_parallel_ip_v1_0.v:154]
INFO: [Synth 8-6155] done synthesizing module 'fft' (0#1) [c:/Users/macie/Desktop/SDUP/fft_parallel/fft_parallel.gen/sources_1/bd/fft_parallel/ipshared/39b6/hdl/fft_parallel_ip_v1_0.v:79]
INFO: [Synth 8-6155] done synthesizing module 'fft_parallel_ip_v1_0_S00_AXI' (0#1) [c:/Users/macie/Desktop/SDUP/fft_parallel/fft_parallel.gen/sources_1/bd/fft_parallel/ipshared/39b6/hdl/fft_parallel_ip_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fft_parallel_ip_v1_0' (0#1) [c:/Users/macie/Desktop/SDUP/fft_parallel/fft_parallel.gen/sources_1/bd/fft_parallel/ipshared/39b6/hdl/fft_parallel_ip_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fft_parallel_fft_parallel_ip_0_0' (0#1) [c:/Users/macie/Desktop/SDUP/fft_parallel/fft_parallel.gen/sources_1/bd/fft_parallel/ip/fft_parallel_fft_parallel_ip_0_0/synth/fft_parallel_fft_parallel_ip_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element inputIdx_reg was removed.  [c:/Users/macie/Desktop/SDUP/fft_parallel/fft_parallel.gen/sources_1/bd/fft_parallel/ipshared/39b6/hdl/fft_parallel_ip_v1_0.v:194]
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'dataI_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "dataI_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'dataQ_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "dataQ_reg" dissolved into registers
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module fft_parallel_ip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module fft_parallel_ip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module fft_parallel_ip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module fft_parallel_ip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module fft_parallel_ip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module fft_parallel_ip_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1814.945 ; gain = 422.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1814.945 ; gain = 422.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1814.945 ; gain = 422.730
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 1814.945 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1869.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 1887.324 ; gain = 18.227
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1887.324 ; gain = 495.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1887.324 ; gain = 495.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1887.324 ; gain = 495.109
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cplxmul'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                REAL_MUL |                              010 |                               01
                IMAG_MUL |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'cplxmul'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1887.324 ; gain = 495.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   24 Bit       Adders := 16    
	   2 Input   24 Bit       Adders := 20    
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 5     
	   3 Input    3 Bit       Adders := 6     
+---Registers : 
	               48 Bit    Registers := 24    
	               32 Bit    Registers := 8     
	               24 Bit    Registers := 84    
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input  192 Bit        Muxes := 6     
	   4 Input  192 Bit        Muxes := 2     
	   2 Input  168 Bit        Muxes := 2     
	   4 Input  168 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 7     
	  11 Input   32 Bit        Muxes := 7     
	   2 Input   24 Bit        Muxes := 34    
	   8 Input   24 Bit        Muxes := 8     
	   2 Input    8 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 52    
	   4 Input    1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mul/cMinusDtimesA_reg' and it is trimmed from '48' to '17' bits. [c:/Users/macie/Desktop/SDUP/fft_parallel/fft_parallel.gen/sources_1/bd/fft_parallel/ipshared/39b6/hdl/fft_parallel_ip_v1_0.v:363]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul/cMinusDtimesA_reg' and it is trimmed from '48' to '17' bits. [c:/Users/macie/Desktop/SDUP/fft_parallel/fft_parallel.gen/sources_1/bd/fft_parallel/ipshared/39b6/hdl/fft_parallel_ip_v1_0.v:363]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul/aMinusBtimesD_reg' and it is trimmed from '48' to '17' bits. [c:/Users/macie/Desktop/SDUP/fft_parallel/fft_parallel.gen/sources_1/bd/fft_parallel/ipshared/39b6/hdl/fft_parallel_ip_v1_0.v:361]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul/aMinusBtimesD_reg' and it is trimmed from '48' to '17' bits. [c:/Users/macie/Desktop/SDUP/fft_parallel/fft_parallel.gen/sources_1/bd/fft_parallel/ipshared/39b6/hdl/fft_parallel_ip_v1_0.v:361]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul/cPlusDtimesB_reg' and it is trimmed from '48' to '17' bits. [c:/Users/macie/Desktop/SDUP/fft_parallel/fft_parallel.gen/sources_1/bd/fft_parallel/ipshared/39b6/hdl/fft_parallel_ip_v1_0.v:364]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul/cPlusDtimesB_reg' and it is trimmed from '48' to '17' bits. [c:/Users/macie/Desktop/SDUP/fft_parallel/fft_parallel.gen/sources_1/bd/fft_parallel/ipshared/39b6/hdl/fft_parallel_ip_v1_0.v:364]
DSP Report: Generating DSP mul/aMinusBtimesD0, operation Mode is: A2*B.
DSP Report: register mul2I_reg is absorbed into DSP mul/aMinusBtimesD0.
DSP Report: operator mul/aMinusBtimesD0 is absorbed into DSP mul/aMinusBtimesD0.
DSP Report: operator mul/aMinusBtimesD0 is absorbed into DSP mul/aMinusBtimesD0.
DSP Report: Generating DSP mul/aMinusBtimesD_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul2I_reg is absorbed into DSP mul/aMinusBtimesD_reg.
DSP Report: register mul/aMinusBtimesD_reg is absorbed into DSP mul/aMinusBtimesD_reg.
DSP Report: operator mul/aMinusBtimesD0 is absorbed into DSP mul/aMinusBtimesD_reg.
DSP Report: operator mul/aMinusBtimesD0 is absorbed into DSP mul/aMinusBtimesD_reg.
DSP Report: Generating DSP mul/cMinusDtimesA0, operation Mode is: A2*B.
DSP Report: register mul1R_reg is absorbed into DSP mul/cMinusDtimesA0.
DSP Report: operator mul/cMinusDtimesA0 is absorbed into DSP mul/cMinusDtimesA0.
DSP Report: operator mul/cMinusDtimesA0 is absorbed into DSP mul/cMinusDtimesA0.
DSP Report: Generating DSP mul/cMinusDtimesA_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul1R_reg is absorbed into DSP mul/cMinusDtimesA_reg.
DSP Report: register mul/cMinusDtimesA_reg is absorbed into DSP mul/cMinusDtimesA_reg.
DSP Report: operator mul/cMinusDtimesA0 is absorbed into DSP mul/cMinusDtimesA_reg.
DSP Report: operator mul/cMinusDtimesA0 is absorbed into DSP mul/cMinusDtimesA_reg.
DSP Report: Generating DSP mul/cPlusDtimesB0, operation Mode is: A2*B.
DSP Report: register mul1I_reg is absorbed into DSP mul/cPlusDtimesB0.
DSP Report: operator mul/cPlusDtimesB0 is absorbed into DSP mul/cPlusDtimesB0.
DSP Report: operator mul/cPlusDtimesB0 is absorbed into DSP mul/cPlusDtimesB0.
DSP Report: Generating DSP mul/cPlusDtimesB_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul1I_reg is absorbed into DSP mul/cPlusDtimesB_reg.
DSP Report: register mul/cPlusDtimesB_reg is absorbed into DSP mul/cPlusDtimesB_reg.
DSP Report: operator mul/cPlusDtimesB0 is absorbed into DSP mul/cPlusDtimesB_reg.
DSP Report: operator mul/cPlusDtimesB0 is absorbed into DSP mul/cPlusDtimesB_reg.
DSP Report: Generating DSP mul/aMinusBtimesD0, operation Mode is: A2*B.
DSP Report: register mul2I_reg is absorbed into DSP mul/aMinusBtimesD0.
DSP Report: operator mul/aMinusBtimesD0 is absorbed into DSP mul/aMinusBtimesD0.
DSP Report: operator mul/aMinusBtimesD0 is absorbed into DSP mul/aMinusBtimesD0.
DSP Report: Generating DSP mul/aMinusBtimesD_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul2I_reg is absorbed into DSP mul/aMinusBtimesD_reg.
DSP Report: register mul/aMinusBtimesD_reg is absorbed into DSP mul/aMinusBtimesD_reg.
DSP Report: operator mul/aMinusBtimesD0 is absorbed into DSP mul/aMinusBtimesD_reg.
DSP Report: operator mul/aMinusBtimesD0 is absorbed into DSP mul/aMinusBtimesD_reg.
DSP Report: Generating DSP mul/cMinusDtimesA0, operation Mode is: A2*B.
DSP Report: register mul1R_reg is absorbed into DSP mul/cMinusDtimesA0.
DSP Report: operator mul/cMinusDtimesA0 is absorbed into DSP mul/cMinusDtimesA0.
DSP Report: operator mul/cMinusDtimesA0 is absorbed into DSP mul/cMinusDtimesA0.
DSP Report: Generating DSP mul/cMinusDtimesA_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul1R_reg is absorbed into DSP mul/cMinusDtimesA_reg.
DSP Report: register mul/cMinusDtimesA_reg is absorbed into DSP mul/cMinusDtimesA_reg.
DSP Report: operator mul/cMinusDtimesA0 is absorbed into DSP mul/cMinusDtimesA_reg.
DSP Report: operator mul/cMinusDtimesA0 is absorbed into DSP mul/cMinusDtimesA_reg.
DSP Report: Generating DSP mul/cPlusDtimesB0, operation Mode is: A2*B.
DSP Report: register mul1I_reg is absorbed into DSP mul/cPlusDtimesB0.
DSP Report: operator mul/cPlusDtimesB0 is absorbed into DSP mul/cPlusDtimesB0.
DSP Report: operator mul/cPlusDtimesB0 is absorbed into DSP mul/cPlusDtimesB0.
DSP Report: Generating DSP mul/cPlusDtimesB_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul1I_reg is absorbed into DSP mul/cPlusDtimesB_reg.
DSP Report: register mul/cPlusDtimesB_reg is absorbed into DSP mul/cPlusDtimesB_reg.
DSP Report: operator mul/cPlusDtimesB0 is absorbed into DSP mul/cPlusDtimesB_reg.
DSP Report: operator mul/cPlusDtimesB0 is absorbed into DSP mul/cPlusDtimesB_reg.
DSP Report: Generating DSP mul/aMinusBtimesD0, operation Mode is: A2*B.
DSP Report: register mul2I_reg is absorbed into DSP mul/aMinusBtimesD0.
DSP Report: operator mul/aMinusBtimesD0 is absorbed into DSP mul/aMinusBtimesD0.
DSP Report: operator mul/aMinusBtimesD0 is absorbed into DSP mul/aMinusBtimesD0.
DSP Report: Generating DSP mul/aMinusBtimesD_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul2I_reg is absorbed into DSP mul/aMinusBtimesD_reg.
DSP Report: register mul/aMinusBtimesD_reg is absorbed into DSP mul/aMinusBtimesD_reg.
DSP Report: operator mul/aMinusBtimesD0 is absorbed into DSP mul/aMinusBtimesD_reg.
DSP Report: operator mul/aMinusBtimesD0 is absorbed into DSP mul/aMinusBtimesD_reg.
DSP Report: Generating DSP mul/cMinusDtimesA0, operation Mode is: A2*B.
DSP Report: register mul1R_reg is absorbed into DSP mul/cMinusDtimesA0.
DSP Report: operator mul/cMinusDtimesA0 is absorbed into DSP mul/cMinusDtimesA0.
DSP Report: operator mul/cMinusDtimesA0 is absorbed into DSP mul/cMinusDtimesA0.
DSP Report: Generating DSP mul/cMinusDtimesA_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul1R_reg is absorbed into DSP mul/cMinusDtimesA_reg.
DSP Report: register mul/cMinusDtimesA_reg is absorbed into DSP mul/cMinusDtimesA_reg.
DSP Report: operator mul/cMinusDtimesA0 is absorbed into DSP mul/cMinusDtimesA_reg.
DSP Report: operator mul/cMinusDtimesA0 is absorbed into DSP mul/cMinusDtimesA_reg.
DSP Report: Generating DSP mul/cPlusDtimesB0, operation Mode is: A2*B.
DSP Report: register mul1I_reg is absorbed into DSP mul/cPlusDtimesB0.
DSP Report: operator mul/cPlusDtimesB0 is absorbed into DSP mul/cPlusDtimesB0.
DSP Report: operator mul/cPlusDtimesB0 is absorbed into DSP mul/cPlusDtimesB0.
DSP Report: Generating DSP mul/cPlusDtimesB_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul1I_reg is absorbed into DSP mul/cPlusDtimesB_reg.
DSP Report: register mul/cPlusDtimesB_reg is absorbed into DSP mul/cPlusDtimesB_reg.
DSP Report: operator mul/cPlusDtimesB0 is absorbed into DSP mul/cPlusDtimesB_reg.
DSP Report: operator mul/cPlusDtimesB0 is absorbed into DSP mul/cPlusDtimesB_reg.
DSP Report: Generating DSP mul/aMinusBtimesD0, operation Mode is: A2*B.
DSP Report: register mul2I_reg is absorbed into DSP mul/aMinusBtimesD0.
DSP Report: operator mul/aMinusBtimesD0 is absorbed into DSP mul/aMinusBtimesD0.
DSP Report: operator mul/aMinusBtimesD0 is absorbed into DSP mul/aMinusBtimesD0.
DSP Report: Generating DSP mul/aMinusBtimesD_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul2I_reg is absorbed into DSP mul/aMinusBtimesD_reg.
DSP Report: register mul/aMinusBtimesD_reg is absorbed into DSP mul/aMinusBtimesD_reg.
DSP Report: operator mul/aMinusBtimesD0 is absorbed into DSP mul/aMinusBtimesD_reg.
DSP Report: operator mul/aMinusBtimesD0 is absorbed into DSP mul/aMinusBtimesD_reg.
DSP Report: Generating DSP mul/cMinusDtimesA0, operation Mode is: A2*B.
DSP Report: register mul1R_reg is absorbed into DSP mul/cMinusDtimesA0.
DSP Report: operator mul/cMinusDtimesA0 is absorbed into DSP mul/cMinusDtimesA0.
DSP Report: operator mul/cMinusDtimesA0 is absorbed into DSP mul/cMinusDtimesA0.
DSP Report: Generating DSP mul/cMinusDtimesA_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul1R_reg is absorbed into DSP mul/cMinusDtimesA_reg.
DSP Report: register mul/cMinusDtimesA_reg is absorbed into DSP mul/cMinusDtimesA_reg.
DSP Report: operator mul/cMinusDtimesA0 is absorbed into DSP mul/cMinusDtimesA_reg.
DSP Report: operator mul/cMinusDtimesA0 is absorbed into DSP mul/cMinusDtimesA_reg.
DSP Report: Generating DSP mul/cPlusDtimesB0, operation Mode is: A2*B.
DSP Report: register mul1I_reg is absorbed into DSP mul/cPlusDtimesB0.
DSP Report: operator mul/cPlusDtimesB0 is absorbed into DSP mul/cPlusDtimesB0.
DSP Report: operator mul/cPlusDtimesB0 is absorbed into DSP mul/cPlusDtimesB0.
DSP Report: Generating DSP mul/cPlusDtimesB_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul1I_reg is absorbed into DSP mul/cPlusDtimesB_reg.
DSP Report: register mul/cPlusDtimesB_reg is absorbed into DSP mul/cPlusDtimesB_reg.
DSP Report: operator mul/cPlusDtimesB0 is absorbed into DSP mul/cPlusDtimesB_reg.
DSP Report: operator mul/cPlusDtimesB0 is absorbed into DSP mul/cPlusDtimesB_reg.
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module fft_parallel_fft_parallel_ip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module fft_parallel_fft_parallel_ip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module fft_parallel_fft_parallel_ip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module fft_parallel_fft_parallel_ip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module fft_parallel_fft_parallel_ip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module fft_parallel_fft_parallel_ip_0_0 is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (mul/aMinusBtimesD_reg[9]) is unused and will be removed from module butterfly.
WARNING: [Synth 8-3332] Sequential element (mul/aMinusBtimesD_reg[8]) is unused and will be removed from module butterfly.
WARNING: [Synth 8-3332] Sequential element (mul/aMinusBtimesD_reg[7]) is unused and will be removed from module butterfly.
WARNING: [Synth 8-3332] Sequential element (mul/aMinusBtimesD_reg[6]) is unused and will be removed from module butterfly.
WARNING: [Synth 8-3332] Sequential element (mul/aMinusBtimesD_reg[5]) is unused and will be removed from module butterfly.
WARNING: [Synth 8-3332] Sequential element (mul/aMinusBtimesD_reg[4]) is unused and will be removed from module butterfly.
WARNING: [Synth 8-3332] Sequential element (mul/aMinusBtimesD_reg[3]) is unused and will be removed from module butterfly.
WARNING: [Synth 8-3332] Sequential element (mul/aMinusBtimesD_reg[2]) is unused and will be removed from module butterfly.
WARNING: [Synth 8-3332] Sequential element (mul/aMinusBtimesD_reg[1]) is unused and will be removed from module butterfly.
WARNING: [Synth 8-3332] Sequential element (mul/aMinusBtimesD_reg[0]) is unused and will be removed from module butterfly.
WARNING: [Synth 8-3332] Sequential element (mul/cMinusDtimesA_reg[9]) is unused and will be removed from module butterfly.
WARNING: [Synth 8-3332] Sequential element (mul/cMinusDtimesA_reg[8]) is unused and will be removed from module butterfly.
WARNING: [Synth 8-3332] Sequential element (mul/cMinusDtimesA_reg[7]) is unused and will be removed from module butterfly.
WARNING: [Synth 8-3332] Sequential element (mul/cMinusDtimesA_reg[6]) is unused and will be removed from module butterfly.
WARNING: [Synth 8-3332] Sequential element (mul/cMinusDtimesA_reg[5]) is unused and will be removed from module butterfly.
WARNING: [Synth 8-3332] Sequential element (mul/cMinusDtimesA_reg[4]) is unused and will be removed from module butterfly.
WARNING: [Synth 8-3332] Sequential element (mul/cMinusDtimesA_reg[3]) is unused and will be removed from module butterfly.
WARNING: [Synth 8-3332] Sequential element (mul/cMinusDtimesA_reg[2]) is unused and will be removed from module butterfly.
WARNING: [Synth 8-3332] Sequential element (mul/cMinusDtimesA_reg[1]) is unused and will be removed from module butterfly.
WARNING: [Synth 8-3332] Sequential element (mul/cMinusDtimesA_reg[0]) is unused and will be removed from module butterfly.
WARNING: [Synth 8-3332] Sequential element (mul/cPlusDtimesB_reg[9]) is unused and will be removed from module butterfly.
WARNING: [Synth 8-3332] Sequential element (mul/cPlusDtimesB_reg[8]) is unused and will be removed from module butterfly.
WARNING: [Synth 8-3332] Sequential element (mul/cPlusDtimesB_reg[7]) is unused and will be removed from module butterfly.
WARNING: [Synth 8-3332] Sequential element (mul/cPlusDtimesB_reg[6]) is unused and will be removed from module butterfly.
WARNING: [Synth 8-3332] Sequential element (mul/cPlusDtimesB_reg[5]) is unused and will be removed from module butterfly.
WARNING: [Synth 8-3332] Sequential element (mul/cPlusDtimesB_reg[4]) is unused and will be removed from module butterfly.
WARNING: [Synth 8-3332] Sequential element (mul/cPlusDtimesB_reg[3]) is unused and will be removed from module butterfly.
WARNING: [Synth 8-3332] Sequential element (mul/cPlusDtimesB_reg[2]) is unused and will be removed from module butterfly.
WARNING: [Synth 8-3332] Sequential element (mul/cPlusDtimesB_reg[1]) is unused and will be removed from module butterfly.
WARNING: [Synth 8-3332] Sequential element (mul/cPlusDtimesB_reg[0]) is unused and will be removed from module butterfly.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1924.121 ; gain = 531.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|butterfly   | A2*B            | 24     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|butterfly   | (PCIN>>17)+A2*B | 17     | 7      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|butterfly   | A2*B            | 24     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|butterfly   | (PCIN>>17)+A2*B | 17     | 7      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|butterfly   | A2*B            | 24     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|butterfly   | (PCIN>>17)+A2*B | 17     | 7      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|butterfly   | A2*B            | 24     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|butterfly   | (PCIN>>17)+A2*B | 17     | 7      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|butterfly   | A2*B            | 24     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|butterfly   | (PCIN>>17)+A2*B | 17     | 7      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|butterfly   | A2*B            | 24     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|butterfly   | (PCIN>>17)+A2*B | 17     | 7      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|butterfly   | A2*B            | 24     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|butterfly   | (PCIN>>17)+A2*B | 17     | 7      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|butterfly   | A2*B            | 24     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|butterfly   | (PCIN>>17)+A2*B | 17     | 7      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|butterfly   | A2*B            | 24     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|butterfly   | (PCIN>>17)+A2*B | 17     | 7      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|butterfly   | A2*B            | 24     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|butterfly   | (PCIN>>17)+A2*B | 17     | 7      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|butterfly   | A2*B            | 24     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|butterfly   | (PCIN>>17)+A2*B | 17     | 7      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|butterfly   | A2*B            | 24     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|butterfly   | (PCIN>>17)+A2*B | 17     | 7      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 2418.480 ; gain = 1026.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 2418.480 ; gain = 1026.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 2454.090 ; gain = 1061.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:18 ; elapsed = 00:01:23 . Memory (MB): peak = 2469.891 ; gain = 1077.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:18 ; elapsed = 00:01:23 . Memory (MB): peak = 2469.891 ; gain = 1077.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:01:24 . Memory (MB): peak = 2469.891 ; gain = 1077.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:19 ; elapsed = 00:01:24 . Memory (MB): peak = 2469.891 ; gain = 1077.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:20 ; elapsed = 00:01:25 . Memory (MB): peak = 2469.891 ; gain = 1077.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:20 ; elapsed = 00:01:25 . Memory (MB): peak = 2469.891 ; gain = 1077.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|butterfly   | A'*B              | 30     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|butterfly   | (PCIN>>17+A'*B)'  | 30     | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|butterfly   | A''*B             | 30     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|butterfly   | (PCIN>>17+A''*B)' | 30     | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|butterfly   | A''*B             | 30     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|butterfly   | (PCIN>>17+A''*B)' | 30     | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|butterfly   | A''*B             | 30     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|butterfly   | (PCIN>>17+A''*B)' | 30     | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|butterfly   | A''*B             | 30     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|butterfly   | (PCIN>>17+A''*B)' | 30     | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|butterfly   | A''*B             | 30     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|butterfly   | (PCIN>>17+A''*B)' | 30     | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|butterfly   | A'*B              | 30     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|butterfly   | (PCIN>>17+A'*B)'  | 30     | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|butterfly   | A''*B             | 30     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|butterfly   | (PCIN>>17+A''*B)' | 30     | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|butterfly   | A''*B             | 30     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|butterfly   | (PCIN>>17+A''*B)' | 30     | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|butterfly   | A'*B              | 30     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|butterfly   | (PCIN>>17+A'*B)'  | 30     | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|butterfly   | A''*B             | 30     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|butterfly   | (PCIN>>17+A''*B)' | 30     | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|butterfly   | A''*B             | 30     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|butterfly   | (PCIN>>17+A''*B)' | 30     | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   132|
|2     |DSP_ALU         |    24|
|3     |DSP_A_B_DATA    |    24|
|5     |DSP_C_DATA      |    24|
|6     |DSP_MULTIPLIER  |    24|
|7     |DSP_M_DATA      |    24|
|8     |DSP_OUTPUT      |    24|
|10    |DSP_PREADD      |    24|
|11    |DSP_PREADD_DATA |    24|
|12    |LUT1            |    36|
|13    |LUT2            |   974|
|14    |LUT3            |   193|
|15    |LUT4            |   151|
|16    |LUT5            |   421|
|17    |LUT6            |  1308|
|18    |MUXF7           |    48|
|19    |FDRE            |  2071|
|20    |FDSE            |     2|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:20 ; elapsed = 00:01:25 . Memory (MB): peak = 2469.891 ; gain = 1077.676
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 43 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:04 ; elapsed = 00:01:20 . Memory (MB): peak = 2469.891 ; gain = 1005.297
Synthesis Optimization Complete : Time (s): cpu = 00:01:20 ; elapsed = 00:01:25 . Memory (MB): peak = 2469.891 ; gain = 1077.676
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.149 . Memory (MB): peak = 2483.914 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 204 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2509.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 24 instances

Synth Design complete, checksum: bfa7b005
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:40 . Memory (MB): peak = 2509.383 ; gain = 1223.840
INFO: [Common 17-1381] The checkpoint 'C:/Users/macie/Desktop/SDUP/fft_parallel/fft_parallel.runs/fft_parallel_fft_parallel_ip_0_0_synth_1/fft_parallel_fft_parallel_ip_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fft_parallel_fft_parallel_ip_0_0, cache-ID = f9a101f3812cb5d8
INFO: [Coretcl 2-1174] Renamed 11 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/macie/Desktop/SDUP/fft_parallel/fft_parallel.runs/fft_parallel_fft_parallel_ip_0_0_synth_1/fft_parallel_fft_parallel_ip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fft_parallel_fft_parallel_ip_0_0_utilization_synth.rpt -pb fft_parallel_fft_parallel_ip_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun  6 13:53:07 2024...
