/*
 * Copyright (C) 2016 Fundación Inria Chile
 *
 * This file is subject to the terms and conditions of the GNU Lesser
 * General Public License v2.1. See the file LICENSE in the top level
 * directory for more details.
 */

/**
 * @ingroup     drivers_sx1276
 * @{
 * @file
 * @brief       Netdev2 adoption for the sx1276 driver
 *
 * @author      José Ignacio Alamos <jose.alamos@inria.cl>
 * @}
 */

#include "net/netdev2.h"
#include "sx1276_netdev.h"
#include "sx1276.h"
#include <stddef.h>
#include <string.h>

static int _send(netdev2_t *netdev, const struct iovec *vector, int count);
static int _recv(netdev2_t *netdev, char *buf, int len, void *info);
static int _init(netdev2_t *netdev);
static void _isr(netdev2_t *netdev);
static int _get(netdev2_t *netdev, netopt_t opt, void *val, size_t max_len);
static int _set(netdev2_t *netdev, netopt_t opt, void *val, size_t len);

static int _init(netdev2_t *netdev)
{
    sx1276_t *sx1276 = (sx1276_t*) netdev;

    sx1276->irq = 0;
    sx1276_settings_t settings;
    settings.channel = RF_FREQUENCY;
    settings.modem = SX1276_MODEM_LORA;
    settings.state = SX1276_RF_IDLE;

    sx1276->settings = settings;

    /* Launch initialization of driver and device */
    puts("init_radio: initializing driver...");
    sx1276_init(sx1276);

    sx1276_lora_settings_t lora_settings;

    lora_settings.bandwidth = SX1276_BW_125_KHZ;
    lora_settings.coderate = SX1276_CR_4_5;
    lora_settings.datarate = SX1276_SF12;
    lora_settings.crc_on = true;
    lora_settings.freq_hop_on = false;
    lora_settings.hop_period = 0;
    lora_settings.implicit_header = false;
    lora_settings.iq_inverted = false;
    lora_settings.low_datarate_optimize = false;
    lora_settings.payload_len = 0;
    lora_settings.power = 14;
    lora_settings.preamble_len = LORA_PREAMBLE_LENGTH;
    lora_settings.rx_continuous = true;
    lora_settings.tx_timeout = 1000 * 1000 * 30; // 30 sec
    lora_settings.rx_timeout = LORA_SYMBOL_TIMEOUT;

    sx1276_configure_lora(sx1276, &lora_settings);

    sx1276_set_channel(sx1276, 868500000);

    /* Put chip into sleep */
    sx1276_set_sleep(sx1276);

    puts("init_radio: sx1276 initialization done");

    return 0;
}

static void _isr(netdev2_t *netdev)
{
    sx1276_t *dev = (sx1276_t *) netdev;

    uint8_t irq = dev->irq;
    dev->irq = 0;

    if(irq & SX1276_IRQ_DIO0)
    {
        sx1276_on_dio0(dev);
    }
    if(irq & SX1276_IRQ_DIO1)
    {
        sx1276_on_dio1(dev);
    }
    if(irq & SX1276_IRQ_DIO2)
    {
        sx1276_on_dio2(dev);
    }
    if(irq & SX1276_IRQ_DIO3)
    {
        sx1276_on_dio3(dev);
    }
    if(irq & SX1276_IRQ_DIO4)
    {
        sx1276_on_dio4(dev);
    }
    if(irq & SX1276_IRQ_DIO5)
    {
        sx1276_on_dio5(dev);
    }
}

static uint8_t get_tx_len(const struct iovec *vector, unsigned count)
{
    uint8_t len = 0;

    for(int i=0;i<count;i++)
    {
        len += vector[i].iov_len;
    }

    return len;
}

static int _send(netdev2_t *netdev, const struct iovec *vector, int count)
{
    sx1276_t *dev = (sx1276_t*) netdev;
    uint8_t size;
    switch (dev->settings.modem) {
        case SX1276_MODEM_FSK:
            size = get_tx_len(vector, count);
            sx1276_write_fifo(dev, &size, 1);
            for(int i=0;i<count;i++)
            {
                sx1276_write_fifo(dev, vector[i].iov_base, vector[i].iov_len);
            }
            break;

        case SX1276_MODEM_LORA:
        {

            if (dev->settings.lora.iq_inverted) {
                sx1276_reg_write(dev,
                                 SX1276_REG_LR_INVERTIQ,
                                 ((sx1276_reg_read(dev, SX1276_REG_LR_INVERTIQ)
                                   & SX1276_RF_LORA_INVERTIQ_TX_MASK & SX1276_RF_LORA_INVERTIQ_RX_MASK)
                                  | SX1276_RF_LORA_INVERTIQ_RX_OFF | SX1276_RF_LORA_INVERTIQ_TX_ON));
                sx1276_reg_write(dev, SX1276_REG_LR_INVERTIQ2, SX1276_RF_LORA_INVERTIQ2_ON);
            }
            else {
                sx1276_reg_write(dev,
                                 SX1276_REG_LR_INVERTIQ,
                                 ((sx1276_reg_read(dev, SX1276_REG_LR_INVERTIQ)
                                   & SX1276_RF_LORA_INVERTIQ_TX_MASK & SX1276_RF_LORA_INVERTIQ_RX_MASK)
                                  | SX1276_RF_LORA_INVERTIQ_RX_OFF | SX1276_RF_LORA_INVERTIQ_TX_OFF));
                sx1276_reg_write(dev, SX1276_REG_LR_INVERTIQ2, SX1276_RF_LORA_INVERTIQ2_OFF);
            }

            /* Initializes the payload size */
            sx1276_reg_write(dev, SX1276_REG_LR_PAYLOADLENGTH, size);

            /* Full buffer used for Tx */
            sx1276_reg_write(dev, SX1276_REG_LR_FIFOTXBASEADDR, 0x00);
            sx1276_reg_write(dev, SX1276_REG_LR_FIFOADDRPTR, 0x00);

            /* FIFO operations can not take place in Sleep mode
             * So wake up the chip */
            if ((sx1276_reg_read(dev, SX1276_REG_OPMODE) & ~SX1276_RF_OPMODE_MASK)
                == SX1276_RF_OPMODE_SLEEP) {
                sx1276_set_standby(dev);
                xtimer_usleep(SX1276_RADIO_WAKEUP_TIME); /* wait for chip wake up */
            }

            /* Write payload buffer */
            for(int i=0;i<count;i++)
            {
                sx1276_write_fifo(dev, vector[i].iov_base, vector[i].iov_len);
            }
            break;
        }
    }

    /* Enable TXDONE interrupt */
    sx1276_reg_write(dev, SX1276_REG_LR_IRQFLAGSMASK,
                     SX1276_RF_LORA_IRQFLAGS_RXTIMEOUT |
                     SX1276_RF_LORA_IRQFLAGS_RXDONE |
                     SX1276_RF_LORA_IRQFLAGS_PAYLOADCRCERROR |
                     SX1276_RF_LORA_IRQFLAGS_VALIDHEADER |
                     /* SX1276_RF_LORA_IRQFLAGS_TXDONE | */
                     SX1276_RF_LORA_IRQFLAGS_CADDONE |
                     SX1276_RF_LORA_IRQFLAGS_FHSSCHANGEDCHANNEL |
                     SX1276_RF_LORA_IRQFLAGS_CADDETECTED);

    /* Set TXDONE interrupt to the DIO0 line */
    sx1276_reg_write(dev,
                     SX1276_REG_DIOMAPPING1,
                     (sx1276_reg_read(dev, SX1276_REG_DIOMAPPING1)
                      & SX1276_RF_LORA_DIOMAPPING1_DIO0_MASK)
                     | SX1276_RF_LORA_DIOMAPPING1_DIO0_01);


    /* Start TX timeout timer */
    xtimer_set(&dev->_internal.tx_timeout_timer, dev->settings.lora.tx_timeout);

    /* Put chip into transfer mode */
    sx1276_set_status(dev, SX1276_RF_TX_RUNNING);
    sx1276_set_op_mode(dev, SX1276_RF_OPMODE_TRANSMITTER);

    return 0;
}

static int _recv(netdev2_t *netdev, char *buf, int len, void *info)
{
    /* Clear IRQ */
    volatile uint8_t irq_flags = 0;

    sx1276_t *dev = (sx1276_t*) netdev;
    sx1276_reg_write(dev,  SX1276_REG_LR_IRQFLAGS, SX1276_RF_LORA_IRQFLAGS_RXDONE);

    irq_flags = sx1276_reg_read(dev,  SX1276_REG_LR_IRQFLAGS);
    if ((irq_flags & SX1276_RF_LORA_IRQFLAGS_PAYLOADCRCERROR_MASK) == SX1276_RF_LORA_IRQFLAGS_PAYLOADCRCERROR) {
        sx1276_reg_write(dev,  SX1276_REG_LR_IRQFLAGS, SX1276_RF_LORA_IRQFLAGS_PAYLOADCRCERROR); /* Clear IRQ */

        if (!dev->settings.lora.rx_continuous) {
            sx1276_set_status(dev,  SX1276_RF_IDLE);
        }

        xtimer_remove(&dev->_internal.rx_timeout_timer);

        //TODO: Error code
        return -1;
    }

    //TODO: Return info
#if 0
    int8_t snr = 0;
    packet->snr_value = sx1276_reg_read(dev,  SX1276_REG_LR_PKTSNRVALUE);
    if (packet->snr_value & 0x80) { /* The SNR is negative */
        /* Invert and divide by 4 */
        snr = ((~packet->snr_value + 1) & 0xFF) >> 2;
        snr = -snr;
    }
    else {
        /* Divide by 4 */
        snr = (packet->snr_value & 0xFF) >> 2;
    }

    int16_t rssi = sx1276_reg_read(dev, SX1276_REG_LR_PKTRSSIVALUE);
    if (snr < 0) {
        if (dev->settings.channel > SX1276_RF_MID_BAND_THRESH) {
            packet->rssi_value = RSSI_OFFSET_HF + rssi + (rssi >> 4) + snr;
        }
        else {
            packet->rssi_value = RSSI_OFFSET_LF + rssi + (rssi >> 4) + snr;
        }
    }
    else {
        if (dev->settings.channel > SX1276_RF_MID_BAND_THRESH) {
            packet->rssi_value = RSSI_OFFSET_HF + rssi + (rssi >> 4);
        }
        else {
            packet->rssi_value = RSSI_OFFSET_LF + rssi + (rssi >> 4);
        }
    }
#endif
    /* TODO: Check if uint8_t or uint16_t */
    uint16_t size = sx1276_reg_read(dev, SX1276_REG_LR_RXNBBYTES);
    if (buf == NULL)
        return size;

    if (!dev->settings.lora.rx_continuous) {
        sx1276_set_status(dev,  SX1276_RF_IDLE);
    }

    xtimer_remove(&dev->_internal.rx_timeout_timer);

    /* TODO: Add drop packet and limit max len */

    /* Read the last packet from FIFO */
    uint8_t last_rx_addr = sx1276_reg_read(dev, SX1276_REG_LR_FIFORXCURRENTADDR);
    sx1276_reg_write(dev, SX1276_REG_LR_FIFOADDRPTR, last_rx_addr);
    sx1276_read_fifo(dev, (uint8_t *) buf, size);

    return size;
}

static int _get(netdev2_t *netdev, netopt_t opt, void *val, size_t max_len)
{
    //TODO
    return 0;
}
static int _set(netdev2_t *netdev, netopt_t opt, void *val, size_t len)
{
    //TODO
    return 0;
}

const netdev2_driver_t sx1276_driver = {
    .send = _send,
    .recv = _recv,
    .init = _init,
    .isr = _isr,
    .get = _get,
    .set = _set,
};

