{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 17:29:54 2019 " "Info: Processing started: Wed Mar 27 17:29:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV32IM -c RV32IM " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RV32IM -c RV32IM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toolbox.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file toolbox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOOLBOX " "Info: Found design unit 1: TOOLBOX" {  } { { "TOOLBOX.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/TOOLBOX.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPELINE " "Info: Found design unit 1: PIPELINE" {  } { { "PIPELINE.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/PIPELINE.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rv32i.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RV32I-STRUCTURAL " "Info: Found design unit 1: RV32I-STRUCTURAL" {  } { { "RV32I.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/RV32I.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RV32I " "Info: Found entity 1: RV32I" {  } { { "RV32I.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/RV32I.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32im.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rv32im.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RV32IM-STRUCTURAL " "Info: Found design unit 1: RV32IM-STRUCTURAL" {  } { { "RV32IM.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/RV32IM.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RV32IM " "Info: Found entity 1: RV32IM" {  } { { "RV32IM.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/RV32IM.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_instrmem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file if_instrmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 if_instrmem-SYN " "Info: Found design unit 1: if_instrmem-SYN" {  } { { "IF_INSTRMEM.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/IF_INSTRMEM.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IF_INSTRMEM " "Info: Found entity 1: IF_INSTRMEM" {  } { { "IF_INSTRMEM.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/IF_INSTRMEM.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_fetch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instruction_fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INSTRUCTION_FETCH-STRUCTURAL " "Info: Found design unit 1: INSTRUCTION_FETCH-STRUCTURAL" {  } { { "INSTRUCTION_FETCH.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/INSTRUCTION_FETCH.vhd" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_FETCH " "Info: Found entity 1: INSTRUCTION_FETCH" {  } { { "INSTRUCTION_FETCH.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/INSTRUCTION_FETCH.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_f.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file i_f.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I_F-STRUCTURAL " "Info: Found design unit 1: I_F-STRUCTURAL" {  } { { "I_F.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_F.vhd" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 I_F " "Info: Found entity 1: I_F" {  } { { "I_F.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_F.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_f_memtest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file i_f_memtest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 I_F_MEMTEST " "Info: Found entity 1: I_F_MEMTEST" {  } { { "I_F_MEMTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_F_MEMTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2X1-RTL " "Info: Found design unit 1: MUX2X1-RTL" {  } { { "MUX2X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX2X1.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX2X1 " "Info: Found entity 1: MUX2X1" {  } { { "MUX2X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX2X1.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2x1test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2X1TEST " "Info: Found entity 1: MUX2X1TEST" {  } { { "MUX2X1TEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX2X1TEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux8x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX8X1-RTL " "Info: Found design unit 1: MUX8X1-RTL" {  } { { "MUX8X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX8X1.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX8X1 " "Info: Found entity 1: MUX8X1" {  } { { "MUX8X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX8X1.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux8x1test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX8X1TEST " "Info: Found entity 1: MUX8X1TEST" {  } { { "MUX8X1TEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX8X1TEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32x1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux32x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX32X1-RTL " "Info: Found design unit 1: MUX32X1-RTL" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX32X1 " "Info: Found entity 1: MUX32X1" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32x1test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux32x1test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX32X1TEST " "Info: Found entity 1: MUX32X1TEST" {  } { { "MUX32X1TEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1TEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_flipper.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_flipper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_FLIPPER-RTL " "Info: Found design unit 1: REG_FLIPPER-RTL" {  } { { "REG_FLIPPER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_FLIPPER.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REG_FLIPPER " "Info: Found entity 1: REG_FLIPPER" {  } { { "REG_FLIPPER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_FLIPPER.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_flippertest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg_flippertest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG_FLIPPERTEST " "Info: Found entity 1: REG_FLIPPERTEST" {  } { { "REG_FLIPPERTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_FLIPPERTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file id_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_DECODER-STRUCTURAL " "Info: Found design unit 1: ID_DECODER-STRUCTURAL" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ID_DECODER " "Info: Found entity 1: ID_DECODER" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 56 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_decodertest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file id_decodertest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ID_DECODERTEST " "Info: Found entity 1: ID_DECODERTEST" {  } { { "ID_DECODERTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODERTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_imm_generator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file id_imm_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_IMM_GENERATOR-RTL " "Info: Found design unit 1: ID_IMM_GENERATOR-RTL" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 47 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ID_IMM_GENERATOR " "Info: Found entity 1: ID_IMM_GENERATOR" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_imm_generatortest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file id_imm_generatortest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ID_IMM_GENERATORTEST " "Info: Found entity 1: ID_IMM_GENERATORTEST" {  } { { "ID_IMM_GENERATORTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATORTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32b_casual.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_32b_casual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_32B_CASUAL-RTL " "Info: Found design unit 1: REG_32B_CASUAL-RTL" {  } { { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REG_32B_CASUAL " "Info: Found entity 1: REG_32B_CASUAL" {  } { { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32b_casualtest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg_32b_casualtest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG_32B_CASUALTEST " "Info: Found entity 1: REG_32B_CASUALTEST" {  } { { "REG_32B_CASUALTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUALTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32b_zero.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_32b_zero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_32B_ZERO-RTL " "Info: Found design unit 1: REG_32B_ZERO-RTL" {  } { { "REG_32B_ZERO.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_ZERO.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REG_32B_ZERO " "Info: Found entity 1: REG_32B_ZERO" {  } { { "REG_32B_ZERO.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_ZERO.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32b_zerotest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg_32b_zerotest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG_32B_ZEROTEST " "Info: Found entity 1: REG_32B_ZEROTEST" {  } { { "REG_32B_ZEROTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_ZEROTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTER_FILE-STRUCTURAL " "Info: Found design unit 1: REGISTER_FILE-STRUCTURAL" {  } { { "REGISTER_FILE.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REGISTER_FILE.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_FILE " "Info: Found entity 1: REGISTER_FILE" {  } { { "REGISTER_FILE.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REGISTER_FILE.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_filetest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file register_filetest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_FILETEST " "Info: Found entity 1: REGISTER_FILETEST" {  } { { "REGISTER_FILETEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REGISTER_FILETEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel_cell.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file barrel_cell.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BARREL_CELL-STRUCTURAL " "Info: Found design unit 1: BARREL_CELL-STRUCTURAL" {  } { { "BARREL_CELL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/BARREL_CELL.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BARREL_CELL " "Info: Found entity 1: BARREL_CELL" {  } { { "BARREL_CELL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/BARREL_CELL.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel_celltest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file barrel_celltest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BARREL_CELLTEST " "Info: Found entity 1: BARREL_CELLTEST" {  } { { "BARREL_CELLTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/BARREL_CELLTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux2x1_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2X1_BIT-BEHAVIORAL " "Info: Found design unit 1: MUX2X1_BIT-BEHAVIORAL" {  } { { "MUX2X1_BIT.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX2X1_BIT.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX2X1_BIT " "Info: Found entity 1: MUX2X1_BIT" {  } { { "MUX2X1_BIT.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX2X1_BIT.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_bittest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2x1_bittest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2X1_BITTEST " "Info: Found entity 1: MUX2X1_BITTEST" {  } { { "MUX2X1_BITTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX2X1_BITTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel_shifter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file barrel_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BARREL_SHIFTER-STRUCTURAL " "Info: Found design unit 1: BARREL_SHIFTER-STRUCTURAL" {  } { { "BARREL_SHIFTER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/BARREL_SHIFTER.vhd" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BARREL_SHIFTER " "Info: Found entity 1: BARREL_SHIFTER" {  } { { "BARREL_SHIFTER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/BARREL_SHIFTER.vhd" 35 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel_shiftertest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file barrel_shiftertest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BARREL_SHIFTERTEST " "Info: Found entity 1: BARREL_SHIFTERTEST" {  } { { "BARREL_SHIFTERTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/BARREL_SHIFTERTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_2b.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adder_2b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDER_2B-RTL " "Info: Found design unit 1: ADDER_2B-RTL" {  } { { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ADDER_2B " "Info: Found entity 1: ADDER_2B" {  } { { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_2btest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder_2btest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER_2BTEST " "Info: Found entity 1: ADDER_2BTEST" {  } { { "ADDER_2BTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2BTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file id_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_ADDER-STRUCTURAL " "Info: Found design unit 1: ID_ADDER-STRUCTURAL" {  } { { "ID_ADDER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_ADDER.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ID_ADDER " "Info: Found entity 1: ID_ADDER" {  } { { "ID_ADDER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_ADDER.vhd" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_addertest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file id_addertest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ID_ADDERTEST " "Info: Found entity 1: ID_ADDERTEST" {  } { { "ID_ADDERTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_ADDERTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_d.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file i_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I_D-STRUCTURAL " "Info: Found design unit 1: I_D-STRUCTURAL" {  } { { "I_D.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_D.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 I_D " "Info: Found entity 1: I_D" {  } { { "I_D.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_D.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decode.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instruction_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INSTRUCTION_DECODE-STRUCTURAL " "Info: Found design unit 1: INSTRUCTION_DECODE-STRUCTURAL" {  } { { "INSTRUCTION_DECODE.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/INSTRUCTION_DECODE.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_DECODE " "Info: Found entity 1: INSTRUCTION_DECODE" {  } { { "INSTRUCTION_DECODE.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/INSTRUCTION_DECODE.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_dtest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file i_dtest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 I_DTEST " "Info: Found entity 1: I_DTEST" {  } { { "I_DTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_DTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_logic_module.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file exe_logic_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXE_LOGIC_MODULE-BEHAVIORAL " "Info: Found design unit 1: EXE_LOGIC_MODULE-BEHAVIORAL" {  } { { "EXE_LOGIC_MODULE.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/EXE_LOGIC_MODULE.vhd" 36 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 EXE_LOGIC_MODULE " "Info: Found entity 1: EXE_LOGIC_MODULE" {  } { { "EXE_LOGIC_MODULE.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/EXE_LOGIC_MODULE.vhd" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_logic_moduletest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file exe_logic_moduletest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_LOGIC_MODULETEST " "Info: Found entity 1: EXE_LOGIC_MODULETEST" {  } { { "EXE_LOGIC_MODULETEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/EXE_LOGIC_MODULETEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_adder_subber_cell.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file exe_adder_subber_cell.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXE_ADDER_SUBBER_CELL-RTL " "Info: Found design unit 1: EXE_ADDER_SUBBER_CELL-RTL" {  } { { "EXE_ADDER_SUBBER_CELL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/EXE_ADDER_SUBBER_CELL.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 EXE_ADDER_SUBBER_CELL " "Info: Found entity 1: EXE_ADDER_SUBBER_CELL" {  } { { "EXE_ADDER_SUBBER_CELL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/EXE_ADDER_SUBBER_CELL.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_adder_subber_celltest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file exe_adder_subber_celltest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_ADDER_SUBBER_CELLTEST " "Info: Found entity 1: EXE_ADDER_SUBBER_CELLTEST" {  } { { "EXE_ADDER_SUBBER_CELLTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/EXE_ADDER_SUBBER_CELLTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_adder_subber.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file exe_adder_subber.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXE_ADDER_SUBBER-STRUCTURAL " "Info: Found design unit 1: EXE_ADDER_SUBBER-STRUCTURAL" {  } { { "EXE_ADDER_SUBBER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/EXE_ADDER_SUBBER.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 EXE_ADDER_SUBBER " "Info: Found entity 1: EXE_ADDER_SUBBER" {  } { { "EXE_ADDER_SUBBER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/EXE_ADDER_SUBBER.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_adder_subbertest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file exe_adder_subbertest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_ADDER_SUBBERTEST " "Info: Found entity 1: EXE_ADDER_SUBBERTEST" {  } { { "EXE_ADDER_SUBBERTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/EXE_ADDER_SUBBERTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec5x32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dec5x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEC5X32-BEHAVIORAL " "Info: Found design unit 1: DEC5X32-BEHAVIORAL" {  } { { "DEC5X32.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/DEC5X32.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DEC5X32 " "Info: Found entity 1: DEC5X32" {  } { { "DEC5X32.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/DEC5X32.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec5x32test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file dec5x32test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DEC5X32TEST " "Info: Found entity 1: DEC5X32TEST" {  } { { "DEC5X32TEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/DEC5X32TEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_branch_resolve.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file exe_branch_resolve.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXE_BRANCH_RESOLVE-RTL " "Info: Found design unit 1: EXE_BRANCH_RESOLVE-RTL" {  } { { "EXE_BRANCH_RESOLVE.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/EXE_BRANCH_RESOLVE.vhd" 47 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 EXE_BRANCH_RESOLVE " "Info: Found entity 1: EXE_BRANCH_RESOLVE" {  } { { "EXE_BRANCH_RESOLVE.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/EXE_BRANCH_RESOLVE.vhd" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_branch_resolvetest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file exe_branch_resolvetest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_BRANCH_RESOLVETEST " "Info: Found entity 1: EXE_BRANCH_RESOLVETEST" {  } { { "EXE_BRANCH_RESOLVETEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/EXE_BRANCH_RESOLVETEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_slt_module.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file exe_slt_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXE_SLT_MODULE-BEHAVIORAL " "Info: Found design unit 1: EXE_SLT_MODULE-BEHAVIORAL" {  } { { "EXE_SLT_MODULE.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/EXE_SLT_MODULE.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 EXE_SLT_MODULE " "Info: Found entity 1: EXE_SLT_MODULE" {  } { { "EXE_SLT_MODULE.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/EXE_SLT_MODULE.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_slt_moduletest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file exe_slt_moduletest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_SLT_MODULETEST " "Info: Found entity 1: EXE_SLT_MODULETEST" {  } { { "EXE_SLT_MODULETEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/EXE_SLT_MODULETEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file exe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXE-STRUCTURAL " "Info: Found design unit 1: EXE-STRUCTURAL" {  } { { "EXE.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/EXE.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 EXE " "Info: Found entity 1: EXE" {  } { { "EXE.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/EXE.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exetest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file exetest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EXETEST " "Info: Found entity 1: EXETEST" {  } { { "EXETEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/EXETEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4X1-RTL " "Info: Found design unit 1: MUX4X1-RTL" {  } { { "MUX4X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX4X1.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX4X1 " "Info: Found entity 1: MUX4X1" {  } { { "MUX4X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX4X1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_datamem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mem_datamem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_datamem-SYN " "Info: Found design unit 1: mem_datamem-SYN" {  } { { "MEM_DATAMEM.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MEM_DATAMEM.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MEM_DATAMEM " "Info: Found entity 1: MEM_DATAMEM" {  } { { "MEM_DATAMEM.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MEM_DATAMEM.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_byte_enable.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mem_byte_enable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_BYTE_ENABLE-BEHAVIORAL " "Info: Found design unit 1: MEM_BYTE_ENABLE-BEHAVIORAL" {  } { { "MEM_BYTE_ENABLE.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MEM_BYTE_ENABLE.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MEM_BYTE_ENABLE " "Info: Found entity 1: MEM_BYTE_ENABLE" {  } { { "MEM_BYTE_ENABLE.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MEM_BYTE_ENABLE.vhd" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_byte_en_msbs.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mem_byte_en_msbs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_BYTE_EN_MSBS-BEHAVIORAL " "Info: Found design unit 1: MEM_BYTE_EN_MSBS-BEHAVIORAL" {  } { { "MEM_BYTE_EN_MSBS.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MEM_BYTE_EN_MSBS.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MEM_BYTE_EN_MSBS " "Info: Found entity 1: MEM_BYTE_EN_MSBS" {  } { { "MEM_BYTE_EN_MSBS.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MEM_BYTE_EN_MSBS.vhd" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_byte_en_msbstest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mem_byte_en_msbstest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_BYTE_EN_MSBSTEST " "Info: Found entity 1: MEM_BYTE_EN_MSBSTEST" {  } { { "MEM_BYTE_EN_MSBSTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MEM_BYTE_EN_MSBSTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM-STRUCTURAL " "Info: Found design unit 1: MEM-STRUCTURAL" {  } { { "MEM.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MEM.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Info: Found entity 1: MEM" {  } { { "MEM.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MEM.vhd" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEMORY-STRUCTURAL " "Info: Found design unit 1: MEMORY-STRUCTURAL" {  } { { "MEMORY.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MEMORY.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MEMORY " "Info: Found entity 1: MEMORY" {  } { { "MEMORY.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MEMORY.vhd" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memtest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file memtest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MEMTEST " "Info: Found entity 1: MEMTEST" {  } { { "MEMTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MEMTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WB-STRUCTURAL " "Info: Found design unit 1: WB-STRUCTURAL" {  } { { "WB.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/WB.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 WB " "Info: Found entity 1: WB" {  } { { "WB.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/WB.vhd" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wbtest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file wbtest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 WBTEST " "Info: Found entity 1: WBTEST" {  } { { "WBTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/WBTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_to_execute.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decode_to_execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODE_TO_EXECUTE-STRUCTURAL " "Info: Found design unit 1: DECODE_TO_EXECUTE-STRUCTURAL" {  } { { "DECODE_TO_EXECUTE.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/DECODE_TO_EXECUTE.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DECODE_TO_EXECUTE " "Info: Found entity 1: DECODE_TO_EXECUTE" {  } { { "DECODE_TO_EXECUTE.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/DECODE_TO_EXECUTE.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_to_wb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mem_to_wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_TO_WB-STRUCTURAL " "Info: Found design unit 1: MEM_TO_WB-STRUCTURAL" {  } { { "MEM_TO_WB.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MEM_TO_WB.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MEM_TO_WB " "Info: Found entity 1: MEM_TO_WB" {  } { { "MEM_TO_WB.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MEM_TO_WB.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_plus_4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pc_plus_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_PLUS_4-BEHAVIORAL " "Info: Found design unit 1: PC_PLUS_4-BEHAVIORAL" {  } { { "PC_PLUS_4.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/PC_PLUS_4.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC_PLUS_4 " "Info: Found entity 1: PC_PLUS_4" {  } { { "PC_PLUS_4.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/PC_PLUS_4.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_plus_4test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file pc_plus_4test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC_PLUS_4TEST " "Info: Found entity 1: PC_PLUS_4TEST" {  } { { "PC_PLUS_4TEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/PC_PLUS_4TEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stall_fwd_predict.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file stall_fwd_predict.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STALL_FWD_PREDICT-RTL " "Info: Found design unit 1: STALL_FWD_PREDICT-RTL" {  } { { "STALL_FWD_PREDICT.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/STALL_FWD_PREDICT.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 STALL_FWD_PREDICT " "Info: Found entity 1: STALL_FWD_PREDICT" {  } { { "STALL_FWD_PREDICT.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/STALL_FWD_PREDICT.vhd" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stall_fwd_predicttest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file stall_fwd_predicttest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 STALL_FWD_PREDICTTEST " "Info: Found entity 1: STALL_FWD_PREDICTTEST" {  } { { "STALL_FWD_PREDICTTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/STALL_FWD_PREDICTTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_register.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pc_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_REGISTER-BEHAVIORAL " "Info: Found design unit 1: PC_REGISTER-BEHAVIORAL" {  } { { "PC_REGISTER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/PC_REGISTER.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC_REGISTER " "Info: Found entity 1: PC_REGISTER" {  } { { "PC_REGISTER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/PC_REGISTER.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_registertest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file pc_registertest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC_REGISTERTEST " "Info: Found entity 1: PC_REGISTERTEST" {  } { { "PC_REGISTERTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/PC_REGISTERTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_if_to_id_register.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pipe_if_to_id_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPE_IF_TO_ID_REGISTER-BEHAVIORAL " "Info: Found design unit 1: PIPE_IF_TO_ID_REGISTER-BEHAVIORAL" {  } { { "PIPE_IF_TO_ID_REGISTER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/PIPE_IF_TO_ID_REGISTER.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PIPE_IF_TO_ID_REGISTER " "Info: Found entity 1: PIPE_IF_TO_ID_REGISTER" {  } { { "PIPE_IF_TO_ID_REGISTER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/PIPE_IF_TO_ID_REGISTER.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_if_to_id_registertest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file pipe_if_to_id_registertest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PIPE_IF_TO_ID_REGISTERTEST " "Info: Found entity 1: PIPE_IF_TO_ID_REGISTERTEST" {  } { { "PIPE_IF_TO_ID_REGISTERTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/PIPE_IF_TO_ID_REGISTERTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_id_to_exe_register.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pipe_id_to_exe_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPE_ID_TO_EXE_REGISTER-BEHAVIORAL " "Info: Found design unit 1: PIPE_ID_TO_EXE_REGISTER-BEHAVIORAL" {  } { { "PIPE_ID_TO_EXE_REGISTER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/PIPE_ID_TO_EXE_REGISTER.vhd" 42 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PIPE_ID_TO_EXE_REGISTER " "Info: Found entity 1: PIPE_ID_TO_EXE_REGISTER" {  } { { "PIPE_ID_TO_EXE_REGISTER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/PIPE_ID_TO_EXE_REGISTER.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_exe_to_mem_register.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pipe_exe_to_mem_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPE_EXE_TO_MEM_REGISTER-BEHAVIORAL " "Info: Found design unit 1: PIPE_EXE_TO_MEM_REGISTER-BEHAVIORAL" {  } { { "PIPE_EXE_TO_MEM_REGISTER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/PIPE_EXE_TO_MEM_REGISTER.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PIPE_EXE_TO_MEM_REGISTER " "Info: Found entity 1: PIPE_EXE_TO_MEM_REGISTER" {  } { { "PIPE_EXE_TO_MEM_REGISTER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/PIPE_EXE_TO_MEM_REGISTER.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_mem_to_wb_register.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pipe_mem_to_wb_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPE_MEM_TO_WB_REGISTER-BEHAVIORAL " "Info: Found design unit 1: PIPE_MEM_TO_WB_REGISTER-BEHAVIORAL" {  } { { "PIPE_MEM_TO_WB_REGISTER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/PIPE_MEM_TO_WB_REGISTER.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PIPE_MEM_TO_WB_REGISTER " "Info: Found entity 1: PIPE_MEM_TO_WB_REGISTER" {  } { { "PIPE_MEM_TO_WB_REGISTER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/PIPE_MEM_TO_WB_REGISTER.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_word_regroup.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file control_word_regroup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROL_WORD_REGROUP-RTL " "Info: Found design unit 1: CONTROL_WORD_REGROUP-RTL" {  } { { "CONTROL_WORD_REGROUP.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/CONTROL_WORD_REGROUP.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_WORD_REGROUP " "Info: Found entity 1: CONTROL_WORD_REGROUP" {  } { { "CONTROL_WORD_REGROUP.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/CONTROL_WORD_REGROUP.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32imtest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file rv32imtest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RV32IMTEST " "Info: Found entity 1: RV32IMTEST" {  } { { "RV32IMTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/RV32IMTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "package_error.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file package_error.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PACKAGE_ERROR-WHAT " "Info: Found design unit 1: PACKAGE_ERROR-WHAT" {  } { { "PACKAGE_ERROR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/PACKAGE_ERROR.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PACKAGE_ERROR " "Info: Found entity 1: PACKAGE_ERROR" {  } { { "PACKAGE_ERROR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/PACKAGE_ERROR.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_back.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file write_back.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WRITE_BACK-STRUCTURAL " "Info: Found design unit 1: WRITE_BACK-STRUCTURAL" {  } { { "WRITE_BACK.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/WRITE_BACK.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 WRITE_BACK " "Info: Found entity 1: WRITE_BACK" {  } { { "WRITE_BACK.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/WRITE_BACK.vhd" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "RV32I " "Info: Elaborating entity \"RV32I\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "WB RV32I.vhd(34) " "Warning (10541): VHDL Signal Declaration warning at RV32I.vhd(34): used implicit default value for signal \"WB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RV32I.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/RV32I.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PIPE_C_OUT_MEM_OP_DUMP RV32I.vhd(62) " "Warning (10036): Verilog HDL or VHDL warning at RV32I.vhd(62): object \"PIPE_C_OUT_MEM_OP_DUMP\" assigned a value but never read" {  } { { "RV32I.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/RV32I.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PIPE_C_RS2_VAL_DUMP RV32I.vhd(64) " "Warning (10036): Verilog HDL or VHDL warning at RV32I.vhd(64): object \"PIPE_C_RS2_VAL_DUMP\" assigned a value but never read" {  } { { "RV32I.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/RV32I.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_REGISTER PC_REGISTER:PC0 " "Info: Elaborating entity \"PC_REGISTER\" for hierarchy \"PC_REGISTER:PC0\"" {  } { { "RV32I.vhd" "PC0" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/RV32I.vhd" 136 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTRUCTION_FETCH INSTRUCTION_FETCH:IF1 " "Info: Elaborating entity \"INSTRUCTION_FETCH\" for hierarchy \"INSTRUCTION_FETCH:IF1\"" {  } { { "RV32I.vhd" "IF1" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/RV32I.vhd" 140 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "GND INSTRUCTION_FETCH.vhd(46) " "Warning (10540): VHDL Signal Declaration warning at INSTRUCTION_FETCH.vhd(46): used explicit default value for signal \"GND\" because signal was never assigned a value" {  } { { "INSTRUCTION_FETCH.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/INSTRUCTION_FETCH.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_INSTRMEM INSTRUCTION_FETCH:IF1\|IF_INSTRMEM:MEM " "Info: Elaborating entity \"IF_INSTRMEM\" for hierarchy \"INSTRUCTION_FETCH:IF1\|IF_INSTRMEM:MEM\"" {  } { { "INSTRUCTION_FETCH.vhd" "MEM" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/INSTRUCTION_FETCH.vhd" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram INSTRUCTION_FETCH:IF1\|IF_INSTRMEM:MEM\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"INSTRUCTION_FETCH:IF1\|IF_INSTRMEM:MEM\|altsyncram:altsyncram_component\"" {  } { { "IF_INSTRMEM.vhd" "altsyncram_component" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/IF_INSTRMEM.vhd" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "INSTRUCTION_FETCH:IF1\|IF_INSTRMEM:MEM\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"INSTRUCTION_FETCH:IF1\|IF_INSTRMEM:MEM\|altsyncram:altsyncram_component\"" {  } { { "IF_INSTRMEM.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/IF_INSTRMEM.vhd" 92 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "INSTRUCTION_FETCH:IF1\|IF_INSTRMEM:MEM\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"INSTRUCTION_FETCH:IF1\|IF_INSTRMEM:MEM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file INSTRUCTION_CACHE.mif " "Info: Parameter \"init_file\" = \"INSTRUCTION_CACHE.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Info: Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "IF_INSTRMEM.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/IF_INSTRMEM.vhd" 92 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bog1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bog1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bog1 " "Info: Found entity 1: altsyncram_bog1" {  } { { "db/altsyncram_bog1.tdf" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/db/altsyncram_bog1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bog1 INSTRUCTION_FETCH:IF1\|IF_INSTRMEM:MEM\|altsyncram:altsyncram_component\|altsyncram_bog1:auto_generated " "Info: Elaborating entity \"altsyncram_bog1\" for hierarchy \"INSTRUCTION_FETCH:IF1\|IF_INSTRMEM:MEM\|altsyncram:altsyncram_component\|altsyncram_bog1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/academic/software/quartuswebedition/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPE_IF_TO_ID_REGISTER PIPE_IF_TO_ID_REGISTER:PIPE_A " "Info: Elaborating entity \"PIPE_IF_TO_ID_REGISTER\" for hierarchy \"PIPE_IF_TO_ID_REGISTER:PIPE_A\"" {  } { { "RV32I.vhd" "PIPE_A" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/RV32I.vhd" 154 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "NOP PIPE_IF_TO_ID_REGISTER.vhd(42) " "Warning (10540): VHDL Signal Declaration warning at PIPE_IF_TO_ID_REGISTER.vhd(42): used explicit default value for signal \"NOP\" because signal was never assigned a value" {  } { { "PIPE_IF_TO_ID_REGISTER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/PIPE_IF_TO_ID_REGISTER.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NOP PIPE_IF_TO_ID_REGISTER.vhd(52) " "Warning (10492): VHDL Process Statement warning at PIPE_IF_TO_ID_REGISTER.vhd(52): signal \"NOP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PIPE_IF_TO_ID_REGISTER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/PIPE_IF_TO_ID_REGISTER.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NOP PIPE_IF_TO_ID_REGISTER.vhd(53) " "Warning (10492): VHDL Process Statement warning at PIPE_IF_TO_ID_REGISTER.vhd(53): signal \"NOP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PIPE_IF_TO_ID_REGISTER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/PIPE_IF_TO_ID_REGISTER.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTRUCTION_DECODE INSTRUCTION_DECODE:ID2 " "Info: Elaborating entity \"INSTRUCTION_DECODE\" for hierarchy \"INSTRUCTION_DECODE:ID2\"" {  } { { "RV32I.vhd" "ID2" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/RV32I.vhd" 168 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_DECODER INSTRUCTION_DECODE:ID2\|ID_DECODER:DEC " "Info: Elaborating entity \"ID_DECODER\" for hierarchy \"INSTRUCTION_DECODE:ID2\|ID_DECODER:DEC\"" {  } { { "INSTRUCTION_DECODE.vhd" "DEC" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/INSTRUCTION_DECODE.vhd" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "L_LB ID_DECODER.vhd(72) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(72): used explicit default value for signal \"L_LB\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 72 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "L_LH ID_DECODER.vhd(73) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(73): used explicit default value for signal \"L_LH\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 73 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "L_LW ID_DECODER.vhd(74) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(74): used explicit default value for signal \"L_LW\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 74 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "L_LBU ID_DECODER.vhd(75) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(75): used explicit default value for signal \"L_LBU\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 75 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "L_LHU ID_DECODER.vhd(76) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(76): used explicit default value for signal \"L_LHU\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 76 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "I_ADDI ID_DECODER.vhd(78) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(78): used explicit default value for signal \"I_ADDI\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 78 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "I_SLLI ID_DECODER.vhd(79) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(79): used explicit default value for signal \"I_SLLI\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 79 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "I_SLTI ID_DECODER.vhd(80) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(80): used explicit default value for signal \"I_SLTI\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 80 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "I_SLTIU ID_DECODER.vhd(81) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(81): used explicit default value for signal \"I_SLTIU\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 81 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "I_XORI ID_DECODER.vhd(82) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(82): used explicit default value for signal \"I_XORI\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 82 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "I_SRLI ID_DECODER.vhd(83) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(83): used explicit default value for signal \"I_SRLI\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 83 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "I_SRAI ID_DECODER.vhd(84) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(84): used explicit default value for signal \"I_SRAI\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 84 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "I_ORI ID_DECODER.vhd(85) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(85): used explicit default value for signal \"I_ORI\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 85 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "I_ANDI ID_DECODER.vhd(86) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(86): used explicit default value for signal \"I_ANDI\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 86 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "S_SB ID_DECODER.vhd(88) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(88): used explicit default value for signal \"S_SB\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 88 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "S_SH ID_DECODER.vhd(89) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(89): used explicit default value for signal \"S_SH\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 89 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "S_SW ID_DECODER.vhd(90) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(90): used explicit default value for signal \"S_SW\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 90 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "R_ADD ID_DECODER.vhd(92) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(92): used explicit default value for signal \"R_ADD\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 92 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "R_SUB ID_DECODER.vhd(93) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(93): used explicit default value for signal \"R_SUB\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 93 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "R_SLL ID_DECODER.vhd(94) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(94): used explicit default value for signal \"R_SLL\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 94 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "R_SLT ID_DECODER.vhd(95) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(95): used explicit default value for signal \"R_SLT\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 95 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "R_SLTU ID_DECODER.vhd(96) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(96): used explicit default value for signal \"R_SLTU\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 96 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "R_XOR ID_DECODER.vhd(97) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(97): used explicit default value for signal \"R_XOR\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 97 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "R_SRL ID_DECODER.vhd(98) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(98): used explicit default value for signal \"R_SRL\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 98 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "R_SRA ID_DECODER.vhd(99) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(99): used explicit default value for signal \"R_SRA\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 99 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "R_OR ID_DECODER.vhd(100) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(100): used explicit default value for signal \"R_OR\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 100 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "R_AND ID_DECODER.vhd(101) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(101): used explicit default value for signal \"R_AND\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 101 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "B_BEQ ID_DECODER.vhd(103) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(103): used explicit default value for signal \"B_BEQ\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 103 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "B_BNE ID_DECODER.vhd(104) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(104): used explicit default value for signal \"B_BNE\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 104 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "B_BLT ID_DECODER.vhd(105) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(105): used explicit default value for signal \"B_BLT\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 105 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "B_BGE ID_DECODER.vhd(106) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(106): used explicit default value for signal \"B_BGE\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 106 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "B_BLTU ID_DECODER.vhd(107) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(107): used explicit default value for signal \"B_BLTU\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 107 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "B_BGEU ID_DECODER.vhd(108) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(108): used explicit default value for signal \"B_BGEU\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 108 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "AUIPC ID_DECODER.vhd(110) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(110): used explicit default value for signal \"AUIPC\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 110 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LUI ID_DECODER.vhd(111) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(111): used explicit default value for signal \"LUI\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 111 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "JALR ID_DECODER.vhd(112) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(112): used explicit default value for signal \"JALR\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 112 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "JAL ID_DECODER.vhd(113) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(113): used explicit default value for signal \"JAL\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 113 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "GND ID_DECODER.vhd(125) " "Warning (10540): VHDL Signal Declaration warning at ID_DECODER.vhd(125): used explicit default value for signal \"GND\" because signal was never assigned a value" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 125 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2X1 INSTRUCTION_DECODE:ID2\|ID_DECODER:DEC\|MUX2X1:MUX_2X1_A " "Info: Elaborating entity \"MUX2X1\" for hierarchy \"INSTRUCTION_DECODE:ID2\|ID_DECODER:DEC\|MUX2X1:MUX_2X1_A\"" {  } { { "ID_DECODER.vhd" "MUX_2X1_A" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 129 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8X1 INSTRUCTION_DECODE:ID2\|ID_DECODER:DEC\|MUX8X1:MUX_8X1_A " "Info: Elaborating entity \"MUX8X1\" for hierarchy \"INSTRUCTION_DECODE:ID2\|ID_DECODER:DEC\|MUX8X1:MUX_8X1_A\"" {  } { { "ID_DECODER.vhd" "MUX_8X1_A" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 154 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D0 MUX8X1.vhd(33) " "Warning (10492): VHDL Process Statement warning at MUX8X1.vhd(33): signal \"D0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX8X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX8X1.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1 MUX8X1.vhd(34) " "Warning (10492): VHDL Process Statement warning at MUX8X1.vhd(34): signal \"D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX8X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX8X1.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D2 MUX8X1.vhd(35) " "Warning (10492): VHDL Process Statement warning at MUX8X1.vhd(35): signal \"D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX8X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX8X1.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D3 MUX8X1.vhd(36) " "Warning (10492): VHDL Process Statement warning at MUX8X1.vhd(36): signal \"D3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX8X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX8X1.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D4 MUX8X1.vhd(37) " "Warning (10492): VHDL Process Statement warning at MUX8X1.vhd(37): signal \"D4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX8X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX8X1.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D5 MUX8X1.vhd(38) " "Warning (10492): VHDL Process Statement warning at MUX8X1.vhd(38): signal \"D5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX8X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX8X1.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D6 MUX8X1.vhd(39) " "Warning (10492): VHDL Process Statement warning at MUX8X1.vhd(39): signal \"D6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX8X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX8X1.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D7 MUX8X1.vhd(40) " "Warning (10492): VHDL Process Statement warning at MUX8X1.vhd(40): signal \"D7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX8X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX8X1.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX32X1 INSTRUCTION_DECODE:ID2\|ID_DECODER:DEC\|MUX32X1:MUX_32X1 " "Info: Elaborating entity \"MUX32X1\" for hierarchy \"INSTRUCTION_DECODE:ID2\|ID_DECODER:DEC\|MUX32X1:MUX_32X1\"" {  } { { "ID_DECODER.vhd" "MUX_32X1" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 225 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D0 MUX32X1.vhd(61) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(61): signal \"D0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1 MUX32X1.vhd(62) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(62): signal \"D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D2 MUX32X1.vhd(63) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(63): signal \"D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D3 MUX32X1.vhd(64) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(64): signal \"D3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D4 MUX32X1.vhd(65) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(65): signal \"D4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D5 MUX32X1.vhd(66) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(66): signal \"D5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D6 MUX32X1.vhd(67) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(67): signal \"D6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D7 MUX32X1.vhd(68) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(68): signal \"D7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D8 MUX32X1.vhd(69) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(69): signal \"D8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D9 MUX32X1.vhd(70) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(70): signal \"D9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D10 MUX32X1.vhd(71) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(71): signal \"D10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D11 MUX32X1.vhd(72) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(72): signal \"D11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D12 MUX32X1.vhd(73) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(73): signal \"D12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D13 MUX32X1.vhd(74) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(74): signal \"D13\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D14 MUX32X1.vhd(75) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(75): signal \"D14\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D15 MUX32X1.vhd(76) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(76): signal \"D15\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D16 MUX32X1.vhd(77) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(77): signal \"D16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D17 MUX32X1.vhd(78) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(78): signal \"D17\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D18 MUX32X1.vhd(79) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(79): signal \"D18\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D19 MUX32X1.vhd(80) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(80): signal \"D19\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D20 MUX32X1.vhd(81) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(81): signal \"D20\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D21 MUX32X1.vhd(82) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(82): signal \"D21\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D22 MUX32X1.vhd(83) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(83): signal \"D22\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D23 MUX32X1.vhd(84) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(84): signal \"D23\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D24 MUX32X1.vhd(85) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(85): signal \"D24\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D25 MUX32X1.vhd(86) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(86): signal \"D25\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D26 MUX32X1.vhd(87) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(87): signal \"D26\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D27 MUX32X1.vhd(88) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(88): signal \"D27\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D28 MUX32X1.vhd(89) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(89): signal \"D28\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D29 MUX32X1.vhd(90) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(90): signal \"D29\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D30 MUX32X1.vhd(91) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(91): signal \"D30\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D31 MUX32X1.vhd(92) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(92): signal \"D31\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_IMM_GENERATOR INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG " "Info: Elaborating entity \"ID_IMM_GENERATOR\" for hierarchy \"INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\"" {  } { { "INSTRUCTION_DECODE.vhd" "IMG" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/INSTRUCTION_DECODE.vhd" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(59) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(59): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(60) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(60): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(61) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(61): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(62) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(62): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(64) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(64): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(65) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(65): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(66) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(66): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(67) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(67): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(69) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(69): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(70) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(70): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(71) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(71): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(72) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(72): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(75) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(75): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(76) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(76): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(77) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(77): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(80) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(80): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(81) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(81): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(82) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(82): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(83) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(83): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(84) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(84): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEC5X32 INSTRUCTION_DECODE:ID2\|DEC5X32:ADR " "Info: Elaborating entity \"DEC5X32\" for hierarchy \"INSTRUCTION_DECODE:ID2\|DEC5X32:ADR\"" {  } { { "INSTRUCTION_DECODE.vhd" "ADR" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/INSTRUCTION_DECODE.vhd" 95 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER_FILE INSTRUCTION_DECODE:ID2\|REGISTER_FILE:REG " "Info: Elaborating entity \"REGISTER_FILE\" for hierarchy \"INSTRUCTION_DECODE:ID2\|REGISTER_FILE:REG\"" {  } { { "INSTRUCTION_DECODE.vhd" "REG" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/INSTRUCTION_DECODE.vhd" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_32B_ZERO INSTRUCTION_DECODE:ID2\|REGISTER_FILE:REG\|REG_32B_ZERO:\\GEN:0:CASE0:ZERO_REG " "Info: Elaborating entity \"REG_32B_ZERO\" for hierarchy \"INSTRUCTION_DECODE:ID2\|REGISTER_FILE:REG\|REG_32B_ZERO:\\GEN:0:CASE0:ZERO_REG\"" {  } { { "REGISTER_FILE.vhd" "\\GEN:0:CASE0:ZERO_REG" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REGISTER_FILE.vhd" 54 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_32B_CASUAL INSTRUCTION_DECODE:ID2\|REGISTER_FILE:REG\|REG_32B_CASUAL:\\GEN:1:CASE1:CASUALS " "Info: Elaborating entity \"REG_32B_CASUAL\" for hierarchy \"INSTRUCTION_DECODE:ID2\|REGISTER_FILE:REG\|REG_32B_CASUAL:\\GEN:1:CASE1:CASUALS\"" {  } { { "REGISTER_FILE.vhd" "\\GEN:1:CASE1:CASUALS" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REGISTER_FILE.vhd" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LOAD REG_32B_CASUAL.vhd(29) " "Warning (10492): VHDL Process Statement warning at REG_32B_CASUAL.vhd(29): signal \"LOAD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX32X1 INSTRUCTION_DECODE:ID2\|REGISTER_FILE:REG\|MUX32X1:RS1_MUX " "Info: Elaborating entity \"MUX32X1\" for hierarchy \"INSTRUCTION_DECODE:ID2\|REGISTER_FILE:REG\|MUX32X1:RS1_MUX\"" {  } { { "REGISTER_FILE.vhd" "RS1_MUX" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REGISTER_FILE.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D0 MUX32X1.vhd(61) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(61): signal \"D0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1 MUX32X1.vhd(62) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(62): signal \"D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D2 MUX32X1.vhd(63) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(63): signal \"D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D3 MUX32X1.vhd(64) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(64): signal \"D3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D4 MUX32X1.vhd(65) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(65): signal \"D4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D5 MUX32X1.vhd(66) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(66): signal \"D5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D6 MUX32X1.vhd(67) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(67): signal \"D6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D7 MUX32X1.vhd(68) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(68): signal \"D7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D8 MUX32X1.vhd(69) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(69): signal \"D8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D9 MUX32X1.vhd(70) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(70): signal \"D9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D10 MUX32X1.vhd(71) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(71): signal \"D10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D11 MUX32X1.vhd(72) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(72): signal \"D11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D12 MUX32X1.vhd(73) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(73): signal \"D12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D13 MUX32X1.vhd(74) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(74): signal \"D13\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D14 MUX32X1.vhd(75) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(75): signal \"D14\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D15 MUX32X1.vhd(76) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(76): signal \"D15\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D16 MUX32X1.vhd(77) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(77): signal \"D16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D17 MUX32X1.vhd(78) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(78): signal \"D17\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D18 MUX32X1.vhd(79) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(79): signal \"D18\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D19 MUX32X1.vhd(80) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(80): signal \"D19\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D20 MUX32X1.vhd(81) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(81): signal \"D20\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D21 MUX32X1.vhd(82) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(82): signal \"D21\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D22 MUX32X1.vhd(83) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(83): signal \"D22\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D23 MUX32X1.vhd(84) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(84): signal \"D23\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D24 MUX32X1.vhd(85) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(85): signal \"D24\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D25 MUX32X1.vhd(86) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(86): signal \"D25\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D26 MUX32X1.vhd(87) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(87): signal \"D26\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D27 MUX32X1.vhd(88) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(88): signal \"D27\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D28 MUX32X1.vhd(89) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(89): signal \"D28\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D29 MUX32X1.vhd(90) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(90): signal \"D29\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D30 MUX32X1.vhd(91) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(91): signal \"D30\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D31 MUX32X1.vhd(92) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(92): signal \"D31\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2X1 INSTRUCTION_DECODE:ID2\|MUX2X1:MXC " "Info: Elaborating entity \"MUX2X1\" for hierarchy \"INSTRUCTION_DECODE:ID2\|MUX2X1:MXC\"" {  } { { "INSTRUCTION_DECODE.vhd" "MXC" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/INSTRUCTION_DECODE.vhd" 116 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_ADDER INSTRUCTION_DECODE:ID2\|ID_ADDER:ADD " "Info: Elaborating entity \"ID_ADDER\" for hierarchy \"INSTRUCTION_DECODE:ID2\|ID_ADDER:ADD\"" {  } { { "INSTRUCTION_DECODE.vhd" "ADD" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/INSTRUCTION_DECODE.vhd" 125 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CO_DUMP ID_ADDER.vhd(38) " "Warning (10036): Verilog HDL or VHDL warning at ID_ADDER.vhd(38): object \"CO_DUMP\" assigned a value but never read" {  } { { "ID_ADDER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_ADDER.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER_2B INSTRUCTION_DECODE:ID2\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:0:OTHER:ADDERS " "Info: Elaborating entity \"ADDER_2B\" for hierarchy \"INSTRUCTION_DECODE:ID2\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:0:OTHER:ADDERS\"" {  } { { "ID_ADDER.vhd" "\\ADDERS:0:OTHER:ADDERS" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_ADDER.vhd" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STALL_FWD_PREDICT INSTRUCTION_DECODE:ID2\|STALL_FWD_PREDICT:SFW " "Info: Elaborating entity \"STALL_FWD_PREDICT\" for hierarchy \"INSTRUCTION_DECODE:ID2\|STALL_FWD_PREDICT:SFW\"" {  } { { "INSTRUCTION_DECODE.vhd" "SFW" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/INSTRUCTION_DECODE.vhd" 132 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "GND STALL_FWD_PREDICT.vhd(71) " "Warning (10540): VHDL Signal Declaration warning at STALL_FWD_PREDICT.vhd(71): used explicit default value for signal \"GND\" because signal was never assigned a value" {  } { { "STALL_FWD_PREDICT.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/STALL_FWD_PREDICT.vhd" 71 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2X1_BIT INSTRUCTION_DECODE:ID2\|STALL_FWD_PREDICT:SFW\|MUX2X1_BIT:EXE_MUX_RS1 " "Info: Elaborating entity \"MUX2X1_BIT\" for hierarchy \"INSTRUCTION_DECODE:ID2\|STALL_FWD_PREDICT:SFW\|MUX2X1_BIT:EXE_MUX_RS1\"" {  } { { "STALL_FWD_PREDICT.vhd" "EXE_MUX_RS1" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/STALL_FWD_PREDICT.vhd" 110 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPE_ID_TO_EXE_REGISTER PIPE_ID_TO_EXE_REGISTER:PIPE_B " "Info: Elaborating entity \"PIPE_ID_TO_EXE_REGISTER\" for hierarchy \"PIPE_ID_TO_EXE_REGISTER:PIPE_B\"" {  } { { "RV32I.vhd" "PIPE_B" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/RV32I.vhd" 201 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL_WORD_REGROUP CONTROL_WORD_REGROUP:CTRL_FIX " "Info: Elaborating entity \"CONTROL_WORD_REGROUP\" for hierarchy \"CONTROL_WORD_REGROUP:CTRL_FIX\"" {  } { { "RV32I.vhd" "CTRL_FIX" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/RV32I.vhd" 229 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODE_TO_EXECUTE DECODE_TO_EXECUTE:ALU_IN " "Info: Elaborating entity \"DECODE_TO_EXECUTE\" for hierarchy \"DECODE_TO_EXECUTE:ALU_IN\"" {  } { { "RV32I.vhd" "ALU_IN" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/RV32I.vhd" 241 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE EXE:EXE3 " "Info: Elaborating entity \"EXE\" for hierarchy \"EXE:EXE3\"" {  } { { "RV32I.vhd" "EXE3" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/RV32I.vhd" 292 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_ADDER_SUBBER EXE:EXE3\|EXE_ADDER_SUBBER:ADSB " "Info: Elaborating entity \"EXE_ADDER_SUBBER\" for hierarchy \"EXE:EXE3\|EXE_ADDER_SUBBER:ADSB\"" {  } { { "EXE.vhd" "ADSB" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/EXE.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CO_DUMP EXE_ADDER_SUBBER.vhd(40) " "Warning (10036): Verilog HDL or VHDL warning at EXE_ADDER_SUBBER.vhd(40): object \"CO_DUMP\" assigned a value but never read" {  } { { "EXE_ADDER_SUBBER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/EXE_ADDER_SUBBER.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_ADDER_SUBBER_CELL EXE:EXE3\|EXE_ADDER_SUBBER:ADSB\|EXE_ADDER_SUBBER_CELL:\\MAIN:0:LSB:LSBCELL " "Info: Elaborating entity \"EXE_ADDER_SUBBER_CELL\" for hierarchy \"EXE:EXE3\|EXE_ADDER_SUBBER:ADSB\|EXE_ADDER_SUBBER_CELL:\\MAIN:0:LSB:LSBCELL\"" {  } { { "EXE_ADDER_SUBBER.vhd" "\\MAIN:0:LSB:LSBCELL" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/EXE_ADDER_SUBBER.vhd" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_BRANCH_RESOLVE EXE:EXE3\|EXE_BRANCH_RESOLVE:BRANCH " "Info: Elaborating entity \"EXE_BRANCH_RESOLVE\" for hierarchy \"EXE:EXE3\|EXE_BRANCH_RESOLVE:BRANCH\"" {  } { { "EXE.vhd" "BRANCH" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/EXE.vhd" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_SLT_MODULE EXE:EXE3\|EXE_SLT_MODULE:SLTU " "Info: Elaborating entity \"EXE_SLT_MODULE\" for hierarchy \"EXE:EXE3\|EXE_SLT_MODULE:SLTU\"" {  } { { "EXE.vhd" "SLTU" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/EXE.vhd" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_LOGIC_MODULE EXE:EXE3\|EXE_LOGIC_MODULE:LOGIC " "Info: Elaborating entity \"EXE_LOGIC_MODULE\" for hierarchy \"EXE:EXE3\|EXE_LOGIC_MODULE:LOGIC\"" {  } { { "EXE.vhd" "LOGIC" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/EXE.vhd" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BARREL_SHIFTER EXE:EXE3\|BARREL_SHIFTER:SHIFT " "Info: Elaborating entity \"BARREL_SHIFTER\" for hierarchy \"EXE:EXE3\|BARREL_SHIFTER:SHIFT\"" {  } { { "EXE.vhd" "SHIFT" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/EXE.vhd" 106 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BARREL_CELL EXE:EXE3\|BARREL_SHIFTER:SHIFT\|BARREL_CELL:\\SHIFT_STAGES:4:SHIFT_BY_16:CELLS:31:TOP_16_BITS:MSBS " "Info: Elaborating entity \"BARREL_CELL\" for hierarchy \"EXE:EXE3\|BARREL_SHIFTER:SHIFT\|BARREL_CELL:\\SHIFT_STAGES:4:SHIFT_BY_16:CELLS:31:TOP_16_BITS:MSBS\"" {  } { { "BARREL_SHIFTER.vhd" "\\SHIFT_STAGES:4:SHIFT_BY_16:CELLS:31:TOP_16_BITS:MSBS" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/BARREL_SHIFTER.vhd" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4X1 EXE:EXE3\|MUX4X1:ALU_MUX " "Info: Elaborating entity \"MUX4X1\" for hierarchy \"EXE:EXE3\|MUX4X1:ALU_MUX\"" {  } { { "EXE.vhd" "ALU_MUX" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/EXE.vhd" 131 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D0 MUX4X1.vhd(28) " "Warning (10492): VHDL Process Statement warning at MUX4X1.vhd(28): signal \"D0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX4X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX4X1.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1 MUX4X1.vhd(29) " "Warning (10492): VHDL Process Statement warning at MUX4X1.vhd(29): signal \"D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX4X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX4X1.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D2 MUX4X1.vhd(30) " "Warning (10492): VHDL Process Statement warning at MUX4X1.vhd(30): signal \"D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX4X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX4X1.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D3 MUX4X1.vhd(31) " "Warning (10492): VHDL Process Statement warning at MUX4X1.vhd(31): signal \"D3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX4X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX4X1.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_PLUS_4 PC_PLUS_4:PC_P4 " "Info: Elaborating entity \"PC_PLUS_4\" for hierarchy \"PC_PLUS_4:PC_P4\"" {  } { { "RV32I.vhd" "PC_P4" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/RV32I.vhd" 318 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "FOUR PC_PLUS_4.vhd(17) " "Warning (10540): VHDL Signal Declaration warning at PC_PLUS_4.vhd(17): used explicit default value for signal \"FOUR\" because signal was never assigned a value" {  } { { "PC_PLUS_4.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/PC_PLUS_4.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPE_EXE_TO_MEM_REGISTER PIPE_EXE_TO_MEM_REGISTER:PIPE_C " "Info: Elaborating entity \"PIPE_EXE_TO_MEM_REGISTER\" for hierarchy \"PIPE_EXE_TO_MEM_REGISTER:PIPE_C\"" {  } { { "RV32I.vhd" "PIPE_C" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/RV32I.vhd" 334 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST PIPE_EXE_TO_MEM_REGISTER.vhd(55) " "Warning (10492): VHDL Process Statement warning at PIPE_EXE_TO_MEM_REGISTER.vhd(55): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PIPE_EXE_TO_MEM_REGISTER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/PIPE_EXE_TO_MEM_REGISTER.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMORY MEMORY:MEM4 " "Info: Elaborating entity \"MEMORY\" for hierarchy \"MEMORY:MEM4\"" {  } { { "RV32I.vhd" "MEM4" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/RV32I.vhd" 360 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_BYTE_ENABLE MEMORY:MEM4\|MEM_BYTE_ENABLE:BYTE_ENA " "Info: Elaborating entity \"MEM_BYTE_ENABLE\" for hierarchy \"MEMORY:MEM4\|MEM_BYTE_ENABLE:BYTE_ENA\"" {  } { { "MEMORY.vhd" "BYTE_ENA" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MEMORY.vhd" 51 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_DATAMEM MEMORY:MEM4\|MEM_DATAMEM:DATA_MEM " "Info: Elaborating entity \"MEM_DATAMEM\" for hierarchy \"MEMORY:MEM4\|MEM_DATAMEM:DATA_MEM\"" {  } { { "MEMORY.vhd" "DATA_MEM" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MEMORY.vhd" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MEMORY:MEM4\|MEM_DATAMEM:DATA_MEM\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"MEMORY:MEM4\|MEM_DATAMEM:DATA_MEM\|altsyncram:altsyncram_component\"" {  } { { "MEM_DATAMEM.vhd" "altsyncram_component" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MEM_DATAMEM.vhd" 95 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MEMORY:MEM4\|MEM_DATAMEM:DATA_MEM\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"MEMORY:MEM4\|MEM_DATAMEM:DATA_MEM\|altsyncram:altsyncram_component\"" {  } { { "MEM_DATAMEM.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MEM_DATAMEM.vhd" 95 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MEMORY:MEM4\|MEM_DATAMEM:DATA_MEM\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"MEMORY:MEM4\|MEM_DATAMEM:DATA_MEM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DATA_CACHE.mif " "Info: Parameter \"init_file\" = \"DATA_CACHE.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Info: Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info: Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "MEM_DATAMEM.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MEM_DATAMEM.vhd" 95 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h0i1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_h0i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h0i1 " "Info: Found entity 1: altsyncram_h0i1" {  } { { "db/altsyncram_h0i1.tdf" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/db/altsyncram_h0i1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h0i1 MEMORY:MEM4\|MEM_DATAMEM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_h0i1:auto_generated " "Info: Elaborating entity \"altsyncram_h0i1\" for hierarchy \"MEMORY:MEM4\|MEM_DATAMEM:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_h0i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/academic/software/quartuswebedition/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_BYTE_EN_MSBS MEMORY:MEM4\|MEM_BYTE_EN_MSBS:EXTEND " "Info: Elaborating entity \"MEM_BYTE_EN_MSBS\" for hierarchy \"MEMORY:MEM4\|MEM_BYTE_EN_MSBS:EXTEND\"" {  } { { "MEMORY.vhd" "EXTEND" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MEMORY.vhd" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPE_MEM_TO_WB_REGISTER PIPE_MEM_TO_WB_REGISTER:PIPE_D " "Info: Elaborating entity \"PIPE_MEM_TO_WB_REGISTER\" for hierarchy \"PIPE_MEM_TO_WB_REGISTER:PIPE_D\"" {  } { { "RV32I.vhd" "PIPE_D" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/RV32I.vhd" 381 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_TO_WB MEM_TO_WB:SEL_FEED " "Info: Elaborating entity \"MEM_TO_WB\" for hierarchy \"MEM_TO_WB:SEL_FEED\"" {  } { { "RV32I.vhd" "SEL_FEED" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/RV32I.vhd" 396 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WRITE_BACK WRITE_BACK:WB5 " "Info: Elaborating entity \"WRITE_BACK\" for hierarchy \"WRITE_BACK:WB5\"" {  } { { "RV32I.vhd" "WB5" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/RV32I.vhd" 404 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "GND WRITE_BACK.vhd(43) " "Warning (10540): VHDL Signal Declaration warning at WRITE_BACK.vhd(43): used explicit default value for signal \"GND\" because signal was never assigned a value" {  } { { "WRITE_BACK.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/WRITE_BACK.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2X1 WRITE_BACK:WB5\|MUX2X1:MUX_DATA " "Info: Elaborating entity \"MUX2X1\" for hierarchy \"WRITE_BACK:WB5\|MUX2X1:MUX_DATA\"" {  } { { "WRITE_BACK.vhd" "MUX_DATA" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/WRITE_BACK.vhd" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "MEMORY:MEM4\|MEM_BYTE_ENABLE:BYTE_ENA\|BYTEEN\[0\] " "Warning: Converted tri-state buffer \"MEMORY:MEM4\|MEM_BYTE_ENABLE:BYTE_ENA\|BYTEEN\[0\]\" feeding internal logic into a wire" {  } { { "MEM_BYTE_ENABLE.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MEM_BYTE_ENABLE.vhd" 27 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "MEMORY:MEM4\|MEM_BYTE_ENABLE:BYTE_ENA\|BYTEEN\[1\] " "Warning: Converted tri-state buffer \"MEMORY:MEM4\|MEM_BYTE_ENABLE:BYTE_ENA\|BYTEEN\[1\]\" feeding internal logic into a wire" {  } { { "MEM_BYTE_ENABLE.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MEM_BYTE_ENABLE.vhd" 27 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "MEMORY:MEM4\|MEM_BYTE_ENABLE:BYTE_ENA\|BYTEEN\[2\] " "Warning: Converted tri-state buffer \"MEMORY:MEM4\|MEM_BYTE_ENABLE:BYTE_ENA\|BYTEEN\[2\]\" feeding internal logic into a wire" {  } { { "MEM_BYTE_ENABLE.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MEM_BYTE_ENABLE.vhd" 27 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "MEMORY:MEM4\|MEM_BYTE_ENABLE:BYTE_ENA\|BYTEEN\[3\] " "Warning: Converted tri-state buffer \"MEMORY:MEM4\|MEM_BYTE_ENABLE:BYTE_ENA\|BYTEEN\[3\]\" feeding internal logic into a wire" {  } { { "MEM_BYTE_ENABLE.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MEM_BYTE_ENABLE.vhd" 27 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[0\] " "Warning: Converted tri-state buffer \"INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[0\]\" feeding internal logic into a wire" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[1\] " "Warning: Converted tri-state buffer \"INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[1\]\" feeding internal logic into a wire" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[2\] " "Warning: Converted tri-state buffer \"INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[2\]\" feeding internal logic into a wire" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[3\] " "Warning: Converted tri-state buffer \"INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[3\]\" feeding internal logic into a wire" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[4\] " "Warning: Converted tri-state buffer \"INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[4\]\" feeding internal logic into a wire" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[5\] " "Warning: Converted tri-state buffer \"INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[5\]\" feeding internal logic into a wire" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[6\] " "Warning: Converted tri-state buffer \"INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[6\]\" feeding internal logic into a wire" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[7\] " "Warning: Converted tri-state buffer \"INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[7\]\" feeding internal logic into a wire" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[8\] " "Warning: Converted tri-state buffer \"INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[8\]\" feeding internal logic into a wire" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[9\] " "Warning: Converted tri-state buffer \"INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[9\]\" feeding internal logic into a wire" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[10\] " "Warning: Converted tri-state buffer \"INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[10\]\" feeding internal logic into a wire" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[11\] " "Warning: Converted tri-state buffer \"INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[11\]\" feeding internal logic into a wire" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[12\] " "Warning: Converted tri-state buffer \"INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[12\]\" feeding internal logic into a wire" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[13\] " "Warning: Converted tri-state buffer \"INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[13\]\" feeding internal logic into a wire" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[14\] " "Warning: Converted tri-state buffer \"INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[14\]\" feeding internal logic into a wire" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[15\] " "Warning: Converted tri-state buffer \"INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[15\]\" feeding internal logic into a wire" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[16\] " "Warning: Converted tri-state buffer \"INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[16\]\" feeding internal logic into a wire" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[17\] " "Warning: Converted tri-state buffer \"INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[17\]\" feeding internal logic into a wire" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[18\] " "Warning: Converted tri-state buffer \"INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[18\]\" feeding internal logic into a wire" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[19\] " "Warning: Converted tri-state buffer \"INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[19\]\" feeding internal logic into a wire" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[20\] " "Warning: Converted tri-state buffer \"INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[20\]\" feeding internal logic into a wire" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[21\] " "Warning: Converted tri-state buffer \"INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[21\]\" feeding internal logic into a wire" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[22\] " "Warning: Converted tri-state buffer \"INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[22\]\" feeding internal logic into a wire" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[23\] " "Warning: Converted tri-state buffer \"INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[23\]\" feeding internal logic into a wire" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[24\] " "Warning: Converted tri-state buffer \"INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[24\]\" feeding internal logic into a wire" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[25\] " "Warning: Converted tri-state buffer \"INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[25\]\" feeding internal logic into a wire" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[26\] " "Warning: Converted tri-state buffer \"INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[26\]\" feeding internal logic into a wire" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[27\] " "Warning: Converted tri-state buffer \"INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[27\]\" feeding internal logic into a wire" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[28\] " "Warning: Converted tri-state buffer \"INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[28\]\" feeding internal logic into a wire" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[29\] " "Warning: Converted tri-state buffer \"INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[29\]\" feeding internal logic into a wire" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[30\] " "Warning: Converted tri-state buffer \"INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[30\]\" feeding internal logic into a wire" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[31\] " "Warning: Converted tri-state buffer \"INSTRUCTION_DECODE:ID2\|ID_IMM_GENERATOR:IMG\|IMMEDIATE\[31\]\" feeding internal logic into a wire" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "INSTRUCTION_DECODE:ID2\|DEC5X32:ADR\|Ram0 " "Info: RAM logic \"INSTRUCTION_DECODE:ID2\|DEC5X32:ADR\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "DEC5X32.vhd" "Ram0" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/DEC5X32.vhd" 23 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "PIPE_ID_TO_EXE_REGISTER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/PIPE_ID_TO_EXE_REGISTER.vhd" 63 -1 0 } } { "PIPE_IF_TO_ID_REGISTER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/PIPE_IF_TO_ID_REGISTER.vhd" 50 -1 0 } } { "PIPE_MEM_TO_WB_REGISTER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/PIPE_MEM_TO_WB_REGISTER.vhd" 35 -1 0 } } { "PIPE_EXE_TO_MEM_REGISTER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/PIPE_EXE_TO_MEM_REGISTER.vhd" 55 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "WB\[0\] GND " "Warning (13410): Pin \"WB\[0\]\" is stuck at GND" {  } { { "RV32I.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/RV32I.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "WB\[1\] GND " "Warning (13410): Pin \"WB\[1\]\" is stuck at GND" {  } { { "RV32I.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/RV32I.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "WB\[2\] GND " "Warning (13410): Pin \"WB\[2\]\" is stuck at GND" {  } { { "RV32I.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/RV32I.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "WB\[3\] GND " "Warning (13410): Pin \"WB\[3\]\" is stuck at GND" {  } { { "RV32I.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/RV32I.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "WB\[4\] GND " "Warning (13410): Pin \"WB\[4\]\" is stuck at GND" {  } { { "RV32I.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/RV32I.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3681 " "Info: Implemented 3681 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "151 " "Info: Implemented 151 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3464 " "Info: Implemented 3464 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Info: Implemented 64 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 191 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 191 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "294 " "Info: Peak virtual memory: 294 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 27 17:30:06 2019 " "Info: Processing ended: Wed Mar 27 17:30:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
