THis REPOSITORY consists of basic to intermidiate verilog design & verification Projects
