# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Esercizio13_ReteNeurale.srcs/sources_1/imports/sources_1/new/defs.vhd" \
"../../../../Esercizio13_ReteNeurale.srcs/sources_1/new/ControlUnit.vhd" \
"../../../../Esercizio13_ReteNeurale.srcs/sources_1/new/CounterMod16.vhd" \
"../../../../Esercizio13_ReteNeurale.srcs/sources_1/new/DisplayManager.vhd" \
"../../../../Esercizio13_ReteNeurale.srcs/sources_1/imports/sources_1/new/HiddenLayer.vhd" \
"../../../../Esercizio13_ReteNeurale.srcs/sources_1/imports/sources_1/imports/Desktop/HiddenLayerNeuron.vhd" \
"../../../../Esercizio13_ReteNeurale.srcs/sources_1/new/InputManager.vhd" \
"../../../../Esercizio13_ReteNeurale.srcs/sources_1/new/Max.vhd" \
"../../../../Esercizio13_ReteNeurale.srcs/sources_1/imports/sources_1/new/MicroROM.vhd" \
"../../../../Esercizio13_ReteNeurale.srcs/sources_1/imports/sources_1/new/Network.vhd" \
"../../../../Esercizio13_ReteNeurale.srcs/sources_1/new/NeuralNetworkOnBoard.vhd" \
"../../../../Esercizio13_ReteNeurale.srcs/sources_1/imports/sources_1/new/OutputLayer.vhd" \
"../../../../Esercizio13_ReteNeurale.srcs/sources_1/imports/sources_1/imports/Telegram Desktop/OutputLayerNeuron.vhd" \
"../../../../Esercizio13_ReteNeurale.srcs/sources_1/imports/Telegram Desktop/btn_enabler.vhd" \
"../../../../Esercizio13_ReteNeurale.srcs/sources_1/imports/Desktop/tb_nodeb.vhd" \

# Do not sort compile order
nosort
