[INFO] Images destination: /usr/local/share/uhd/images
[INFO] No inventory file found at /usr/local/share/uhd/images/inventory.json. Creating an empty one.
[INFO] Downloading x3xx_x310_fpga_default-gfde2a94e.zip, total size: 19441.967 kB
[INFO] Downloading x3xx_x300_fpga_default-gfde2a94e.zip, total size: 18696.866 kB
[INFO] Downloading e3xx_e310_sg1_fpga_default-gfde2a94e.zip, total size: 1533.222 kB
[INFO] Downloading e3xx_e310_sg3_fpga_default-gfde2a94e.zip, total size: 1521.665 kB
[INFO] Downloading e3xx_e320_fpga_default-gfde2a94e.zip, total size: 9069.528 kB
[INFO] Downloading n3xx_n310_fpga_default-gfde2a94e.zip, total size: 23070.689 kB
[INFO] Downloading n3xx_n300_fpga_default-gfde2a94e.zip, total size: 16071.29 kB
[INFO] Downloading n3xx_n320_fpga_default-gfde2a94e.zip, total size: 24995.093 kB
[INFO] Downloading b2xx_b200_fpga_default-gfde2a94e.zip, total size: 478.32 kB
[INFO] Downloading b2xx_b200mini_fpga_default-gfde2a94e.zip, total size: 463.516 kB
[INFO] Downloading b2xx_b210_fpga_default-gfde2a94e.zip, total size: 878.644 kB
[INFO] Downloading b2xx_b205mini_fpga_default-gfde2a94e.zip, total size: 522.303 kB
[INFO] Downloading b2xx_common_fw_default-g2bdad498.zip, total size: 161.492 kB
[INFO] Downloading usrp2_usrp2_fw_default-g6bea23d.zip, total size: 6.895 kB
[INFO] Downloading usrp2_usrp2_fpga_default-g6bea23d.zip, total size: 449.14 kB
[INFO] Downloading usrp2_n200_fpga_default-g6bea23d.zip, total size: 2414.912 kB
[INFO] Downloading usrp2_n200_fw_default-g6bea23d.zip, total size: 8.091 kB
[INFO] Downloading usrp2_n210_fpga_default-g6bea23d.zip, total size: 2756.697 kB
[INFO] Downloading usrp2_n210_fw_default-g6bea23d.zip, total size: 8.091 kB
[INFO] Downloading n230_n230_fpga_default-gfde2a94e.zip, total size: 2075.984 kB
[INFO] Downloading usrp1_usrp1_fpga_default-g6bea23d.zip, total size: 318.994 kB
[INFO] Downloading usrp1_b100_fpga_default-g6bea23d.zip, total size: 521.329 kB
[INFO] Downloading usrp1_b100_fw_default-g6bea23d.zip, total size: 5.44 kB
[INFO] Downloading octoclock_octoclock_fw_default-g14000041.zip, total size: 16.249 kB
[INFO] Downloading usb_common_windrv_default-g14000041.zip, total size: 4838.302 kB
[INFO] Images download complete.
[CONFIG] get parameters from libconfig /opt/oai-enb/enb.conf , debug flags: 0x00000000
[LIBCONFIG] Path for include directive set to: /opt/oai-enb
[CONFIG] function config_libconfig_init returned 0
[CONFIG] config module libconfig loaded
[LIBCONFIG] config: 1/1 parameters successfully set, (1 to default value)
# /dev/cpu_dma_latency set to 0us
[LIBCONFIG] log_config: 3/3 parameters successfully set, (1 to default value)
[LIBCONFIG] log_config: 53/53 parameters successfully set, (47 to default value)
[LIBCONFIG] log_config: 53/53 parameters successfully set, (53 to default value)
[LIBCONFIG] log_config: 16/16 parameters successfully set, (16 to default value)
[LIBCONFIG] log_config: 16/16 parameters successfully set, (16 to default value)
log init done
Reading in command-line options
[LIBCONFIG] (root): 31/31 parameters successfully set, (27 to default value)
[LIBCONFIG] (root): 6/6 parameters successfully set, (5 to default value)
nokrnmod bit enabled 
[0m[ENB_APP]   nfapi running mode: MONOLITHIC
[0m[LOADER] library libNB_IoT.so is not loaded: libNB_IoT.so: cannot open shared object file: No such file or directory
Getting ENBSParams
[LIBCONFIG] (root): 3/3 parameters successfully set, (1 to default value)
[LIBCONFIG] THREAD_STRUCT.[0]: 2/2 parameters successfully set, (0 to default value)
[CONFIG] parallel_conf is set to 0
[LIBCONFIG] THREAD_STRUCT.[0]: 2/2 parameters successfully set, (0 to default value)
[CONFIG] worker_conf is set to 1
Configuration: nb_rrc_inst 1, nb_L1_inst 1, nb_ru 1
[LIBCONFIG] loader: 2/2 parameters successfully set, (2 to default value)
[LIBCONFIG] loader.NB_IoT: 2/2 parameters successfully set, (1 to default value)
               nb_nbiot_rrc_inst 0, nb_nbiot_L1_inst 0, nb_nbiot_macrlc_inst 0
[LIBCONFIG] TTracer: 4/4 parameters successfully set, (4 to default value)
configuring for RAU/RRU
CPU Freq is 3.000170 
ITTI init, useMME: 0
[0m[TMR]   Starting itti queue: TASK_UNKNOWN as task 0
[0m[0m[TMR]   Starting itti queue: TASK_TIMER as task 1
[0m[0m[TMR]   Starting itti queue: TASK_L2L1 as task 2
[0m[0m[TMR]   Starting itti queue: TASK_BM as task 3
[0m[0m[TMR]   Starting itti queue: TASK_PHY_ENB as task 4
[0m[0m[TMR]   Starting itti queue: TASK_MAC_ENB as task 5
[0m[0m[TMR]   Starting itti queue: TASK_RLC_ENB as task 6
[0m[0m[TMR]   Starting itti queue: TASK_RRC_ENB_NB_IoT as task 7
[0m[0m[TMR]   Starting itti queue: TASK_PDCP_ENB as task 8
[0m[0m[TMR]   Starting itti queue: TASK_DATA_FORWARDING as task 9
[0m[0m[TMR]   Starting itti queue: TASK_END_MARKER as task 10
[0m[0m[TMR]   Starting itti queue: TASK_RRC_ENB as task 11
[0m[0m[TMR]   Starting itti queue: TASK_RRC_GNB as task 12
[0m[0m[TMR]   Starting itti queue: TASK_RAL_ENB as task 13
[0m[0m[TMR]   Starting itti queue: TASK_S1AP as task 14
[0m[0m[TMR]   Starting itti queue: TASK_NGAP as task 15
[0m[0m[TMR]   Starting itti queue: TASK_X2AP as task 16
[0m[0m[TMR]   Starting itti queue: TASK_M2AP_ENB as task 17
[0m[0m[TMR]   Starting itti queue: TASK_M2AP_MCE as task 18
[0m[0m[TMR]   Starting itti queue: TASK_M3AP as task 19
[0m[0m[TMR]   Starting itti queue: TASK_M3AP_MME as task 20
[0m[0m[TMR]   Starting itti queue: TASK_M3AP_MCE as task 21
[0m[0m[TMR]   Starting itti queue: TASK_SCTP as task 22
[0m[0m[TMR]   Starting itti queue: TASK_ENB_APP as task 23
[0m[0m[TMR]   Starting itti queue: TASK_GNB_APP as task 24
[0m[0m[TMR]   Starting itti queue: TASK_MCE_APP as task 25
[0m[0m[TMR]   Starting itti queue: TASK_MME_APP as task 26
[0m[0m[TMR]   Starting itti queue: TASK_FLEXRAN_AGENT as task 27
[0m[0m[TMR]   Starting itti queue: TASK_PHY_UE as task 28
[0m[0m[TMR]   Starting itti queue: TASK_MAC_UE as task 29
[0m[0m[TMR]   Starting itti queue: TASK_RLC_UE as task 30
[0m[0m[TMR]   Starting itti queue: TASK_PDCP_UE as task 31
[0m[0m[TMR]   Starting itti queue: TASK_RRC_UE as task 32
[0m[0m[TMR]   Starting itti queue: TASK_RRC_NRUE as task 33
[0m[0m[TMR]   Starting itti queue: TASK_NAS_UE as task 34
[0m[0m[TMR]   Starting itti queue: TASK_RAL_UE as task 35
[0m[0m[TMR]   Starting itti queue: TASK_MSC as task 36
[0m[0m[TMR]   Starting itti queue: TASK_GTPV1_U as task 37
[0m[0m[TMR]   Starting itti queue: OCP_GTPV1_U as task 38
[0m[0m[TMR]   Starting itti queue: TASK_UDP as task 39
[0m[0m[TMR]   Starting itti queue: TASK_CU_F1 as task 40
[0m[0m[TMR]   Starting itti queue: TASK_DU_F1 as task 41
[0m[0m[TMR]   Starting itti queue: TASK_RRC_UE_SIM as task 42
[0m[0m[TMR]   Starting itti queue: TASK_RRC_GNB_SIM as task 43
[0m[0m[TMR]   Starting itti queue: TASK_NAS_NRUE as task 44
[0m[LIBCONFIG] opt: 3/3 parameters successfully set, (3 to default value)
[0m[OPT]   OPT disabled
[0mSend signal 35 to display resource usage...
reported resolution = 1 ns
[0m[HW]   Version: Branch: HEAD Abrev. Hash: 5319d22039 Date: Mon Nov 22 19:53:26 2021 +0000
[0mRuntime table
[0m[PHY]   RC.eNB = 0x5557ae7a0170
[0m[LIBCONFIG] L1s.[0]: 25/25 parameters successfully set, (23 to default value)
[0m[PHY]   RC.eNB[0] = 0x5557ae7a01b0
[0m[0m[PHY]   RC.eNB[0][0] = 0x7fb04cd69010
[0m[0m[ENB_APP]   PUSCH singal threshold = 635 
[0m[0m[ENB_APP]   Initializing northbound interface for L1
[0m[0m[PHY]   l1_north_init_eNB() RC.nb_L1_inst:1
[0m[0m[PHY]   l1_north_init_eNB() RC.nb_L1_CC[0]:1
[0m[0m[PHY]   l1_north_init_eNB() RC.eNB[0][0] installing callbacks
[0m[0m[PHY]   read_config_and_init() RC.nb_L1_inst: 1
[0m[LIBCONFIG] MACRLCs.[0]: 26/26 parameters successfully set, (21 to default value)
[LIBCONFIG] MACRLCs.[0]: 26/26 parameters successfully set, (21 to default value)
[0m[MAC]   [MAIN] Init function start:nb_macrlc_inst=1
[0m[0m[PDCP]   PDCP layer has been initialized
[0m[0m[ENB_APP]   MAC instance 0 parameters : pusch_snr 16.000000, pucch_snr 16.000000, ue_multiple_max 4, use_mcs_offset 1, bler_lower 0.500000, bler_upper 2.000000,max_ul_rb_index 22
[0m[0m[ENB_APP]   Configuring local RRC for MACRLC
[0m[0m[ENB_APP]   sched mode = default 0 [default]
[0m[0m[ENB_APP]   using default scheduler DL algo 'round_robin_dl'
[0m[0m[MAC]   read_config_and_init() RC.nb_macrlc_inst: 1
[0m[0m[PHY]   l1_north_init_eNB() RC.nb_L1_inst:1
[0m[0m[PHY]   l1_north_init_eNB() RC.nb_L1_CC[0]:1
[0m[0m[PHY]   l1_north_init_eNB() RC.eNB[0][0] installing callbacks
[0m[LIBCONFIG] (root): 3/3 parameters successfully set, (1 to default value)
[LIBCONFIG] eNBs.[0]: 25/25 parameters successfully set, (15 to default value)
[0m[RRC]   Instance 0: Southbound Transport local_mac
[0m[0m[RRC]   Setting node_type to ngran_eNB
[0m[LIBCONFIG] eNBs.[0].plmn_list.[0]: 3/3 parameters successfully set, (0 to default value)
[0m[RRC]   num component carriers 1 
[0m[0m[RRC]   enb_config::RCconfig_RRC() parameter number: 0, total number of parameters: 79, ccspath: eNBs.[0].component_carriers.[0] 
 
[0m[LIBCONFIG] eNBs.[0].component_carriers.[0]: 79/79 parameters successfully set, (17 to default value)
phich.resource 0 (ONESIXTH), phich.duration 0 (NORMAL)
No eMBMS configuration, skipping it
[LIBCONFIG] eNBs.[0].component_carriers.[0].emtc_parameters: 88/88 parameters successfully set, (88 to default value)
No eMTC configuration, skipping it
[LIBCONFIG] eNBs.[0].component_carriers.[0].SLparameters: 39/39 parameters successfully set, (39 to default value)
No SL configuration skipping it
[LIBCONFIG] eNBs.[0].srb1_parameters: 6/6 parameters successfully set, (0 to default value)
[0m[RRC]   Node type 0 
 [0m[LIBCONFIG] (root): 3/3 parameters successfully set, (1 to default value)
[LIBCONFIG] NETWORK_CONTROLLER: 6/6 parameters successfully set, (0 to default value)
[LIBCONFIG] RUs.[0]: 29/29 parameters successfully set, (20 to default value)
[0m[PHY]   Creating ru[0]:0x5557ae7b7290
[0m[0m[PHY]   RU 0 is_slave=no
[0m[0m[PHY]   RU 0 ota_sync_enabled=no
[0mSetting function for RU 0 to eNodeB_3GPP
[0m[PHY]   number of L1 instances 1, number of RU 1, number of CPU cores 36
[0m[0m[FLEXRAN_AGENT]   FlexRAN Agent for eNB 0 is DISABLED
[0m[0m[PDCP]   PDCP layer has been initialized
[0m[0m[PDCP]   pdcp init, usenetlink
[0m[LIBCONFIG] nas.noS1: 3/3 parameters successfully set, (3 to default value)
[NETLINK]Opened socket oaitun_enb1 with fd nas_sock_fd[0]=98
[0m[OIP]   Interface oaitun_enb1 successfully configured, ip address 10.0.1.1, mask 255.255.255.0 broadcast address 10.0.1.255
[0mCannot find device "oip1"
[NETLINK]Opened socket oaitun_enm1 with fd 99
[0m[OIP]   Interface oaitun_enm1 successfully configured, ip address 10.0.2.1, mask 255.255.255.0 broadcast address 10.0.2.255
[0m[0m[PDCP]   ENB pdcp will use mbms tun interface
[0m[0m[PDCP]   ENB pdcp will use tun interface
[0m[0m[ENB_APP]   Creating ENB_APP eNB Task
[0m[0m[TMR]   Created Posix thread TASK_ENB_APP
[0m[0m[RRC]   Creating RRC eNB Task
[0m[LIBCONFIG] eNBs.[0]: 1/1 parameters successfully set, (0 to default value)
[LIBCONFIG] gNBs.[0]: 1/1 parameters successfully set, (1 to default value)
[LIBCONFIG] eNBs.[0]: 1/1 parameters successfully set, (1 to default value)
[0m[ENB_APP]   TASK_ENB_APP is ready
[0m[0m[RRC]   Entering main loop of RRC message task
[0m[0m[TMR]   Created Posix thread TASK_RRC_ENB
[0m[0m[MAC]   Creating MAC eNB Task
[0m[0m[MAC]   Starting main loop of MAC message task
[0m[0m[TMR]   Created Posix thread TASK_MAC_ENB
[0m[0m[RRC]   [eNB 0] Received RRC_CONFIGURATION_REQ : 0x5557ae7c4070
[0m[0m[RRC]   [FRAME 00000][eNB][MOD 00][RNTI 0] Init...
[0m[0m[RRC]   [FRAME 00000][eNB][MOD 00][RNTI 0] Checking release 
[0m[0m[RRC]   [FRAME 00000][eNB][MOD 00][RNTI 0] Rel14 RRC detected, MBMS flag 0
[0m[0m[RRC]   [eNB 0] Node type 0 
 [0m[0m[RRC]   configuration->schedulingInfoSIB1_BR_r13[CC_id] 0
[0m[0m[RRC]   Configuring MIB (N_RB_DL 25,phich_Resource 0,phich_Duration 0)
[0m[0m[RRC]   [MIB] systemBandwidth 2, phich_duration 0, phich_resource 0, sfn 0
[0m[0m[RRC]   [MIB] schedulingInfoSIB1 0
[0m[0m[RRC]   [eNB 0] Configuration SIB2/3, eMBMS = 0
[0m[0m[RRC]   do_SIB23, size 38 
 [0m[0m[MAC]   Configuring MIB for instance 0, CCid 0 : (band 7,N_RB_DL 25,Nid_cell 0,p 1,DL freq 2680000000,phich_config.resource 0, phich_config.duration 0)
[0m[0m[MAC]   config_mib() NFAPI_CONFIG_REQUEST(num_tlv:16) DL_BW:25 UL_BW:25 Ncp 0,p_eNB 1,earfcn 3350,band 7,phich_resource 0 phich_duration 0 phich_power_offset 6000 PSS 6000 SSS 6000 PCI 0 PBCH repetition 0
[0m[0m[MAC]   [CONFIG]SIB2/3 Contents (partial)
[0m[0m[MAC]   [CONFIG]pusch_config_common.n_SB = 1
[0m[0m[MAC]   [CONFIG]pusch_config_common.hoppingMode = 0
[0m[0m[MAC]   [CONFIG]pusch_config_common.pusch_HoppingOffset = 0
[0m[0m[MAC]   [CONFIG]pusch_config_common.enable64QAM = 0
[0m[0m[MAC]   [CONFIG]pusch_config_common.groupHoppingEnabled = 1
[0m[0m[MAC]   [CONFIG]pusch_config_common.groupAssignmentPUSCH = 0
[0m[0m[MAC]   [CONFIG]pusch_config_common.sequenceHoppingEnabled = 0
[0m[0m[MAC]   [CONFIG]pusch_config_common.cyclicShift  = 1
[0m[0m[PHY]   Configuring MIB for instance 0, CCid 0 : (band 7,N_RB_DL 25, N_RB_UL 25, Nid_cell 0,eNB_tx_antenna_ports 1,Ncp 0,DL freq 3350,phich_config.resource 0, phich_config.duration 0)
[0m[0m[PHY]   Initializing frame parms for N_RB_DL 25, Ncp 0, osf 1
[0m[0m[PHY]   lte_parms.c: Setting N_RB_DL to 25, ofdm_symbol_size 512
[0m[LIBCONFIG] loader.coding: 2/2 parameters successfully set, (1 to default value)
[LOADER] library libcoding.so successfully loaded
[0m[PHY]   prach_config_common.rootSequenceIndex = 0
[0m[0m[PHY]   prach_config_common.prach_ConfigInfo.prach_ConfigIndex = 0
[0m[0m[PHY]   prach_config_common.prach_ConfigInfo.highSpeedFlag = 0
[0m[0m[PHY]   prach_config_common.prach_ConfigInfo.zeroCorrelationZoneConfig = 1
[0m[0m[PHY]   prach_config_common.prach_ConfigInfo.prach_FreqOffset = 2
[0m[0m[PHY]   pusch_config_common.n_SB = 1
[0m[0m[PHY]   pusch_config_common.hoppingMode = 0
[0m[0m[PHY]   pusch_config_common.pusch_HoppingOffset = 0
[0m[0m[PHY]   pusch_config_common.enable64QAM = 0
[0m[0m[PHY]   pusch_config_common.ul_ReferenceSignalsPUSCH.groupHoppingEnabled = 1
[0m[0m[PHY]   pusch_config_common.ul_ReferenceSignalsPUSCH.groupAssignmentPUSCH = 0
[0m[0m[PHY]   pusch_config_common.ul_ReferenceSignalsPUSCH.sequenceHoppingEnabled = 0
[0m[0m[PHY]   pusch_config_common.ul_ReferenceSignalsPUSCH.cyclicShift = 2
[0m[0m[PHY]   eNB 0/0 configured
[0m[0m[RRC]   [eNB] handover active state is 0 
[0m[0m[RRC]   [eNB] eMBMS active state is 0 
[0m[0m[RRC]   [FRAME 00000][eNB][MOD 00][RNTI 0] ENB:OPENAIR RRC IN....
[0m[0m[ENB_APP]   START MAIN THREADS
[0mRC.nb_L1_inst:1
Initializing eNB threads single_thread_flag:0 wait_for_sync:0
[0m[PHY]   [lte-softmodem.c] eNB structure about to allocated RC.nb_L1_inst:1 RC.nb_L1_CC[0]:1
[0m[0m[PHY]   [lte-softmodem.c] eNB structure RC.eNB allocated
[0m[0m[PHY]   Initializing eNB 0 CC_id 0 single_thread_flag:0
[0m[0m[PHY]   Initializing eNB 0 CC_id 0
[0m[0m[PHY]   Registering with MAC interface module
[0m[0m[PHY]   Setting indication lists
[0m[0m[PHY]   [lte-softmodem.c] eNB structure allocated
[0mwait_eNBs()
Waiting for eNB L1 instances to all get configured ... sleeping 50ms (nb_L1_inst 1)
RC.nb_L1_CC[0]:1
eNB L1 are configured
About to Init RU threads RC.nb_RU:1
Initializing RU threads
[0m[1;31m[PHY]   DJP - delete code above this /oai-ran/targets/RT/USER/lte-ru.c:2721
[0m[0m[PHY]   Copying frame parms from eNB 0 to ru 0
[0m[0m[PHY]   Initializing RRU descriptor 0 : (local RF,synch_to_ext_device,0)
[0m[0m[PHY]   NFGI_RRU_IF4p5: configuring ru_id 0 (start_rf 0x5557ac6eac10)
[0m[0m[PHY]   channel 0, Setting tx_gain offset 0.000000, rx_gain offset 125.000000, tx_freq 2680000000.000000, rx_freq 2560000000.000000
[0m[0m[PHY]   Initializing frame parms for N_RB_DL 25, Ncp 0, osf 1
[0m[0m[PHY]   lte_parms.c: Setting N_RB_DL to 25, ofdm_symbol_size 512
[0m[0m[PHY]   Starting ru_thread 0, is_slave 0, send_dmrs 0
[0m[0m[PHY]   Initializing RU proc 0 (eNodeB_3GPP,synch_to_ext_device),
[0m[0m[PHY]   init_RU_proc() DJP - added creation of pthread_prach
[0m[0m[93m[HW]   thread_top_init() called with affinity>0, but overruled by #ifndef CPU_AFFINITY.
[0m[0m[93m[HW]   thread_top_init() called with affinity>0, but overruled by #ifndef CPU_AFFINITY.
[0m[0m[HW]   [SCHED][eNB] ru_thread started on CPU 5, sched_policy = SCHED_FIFO , priority = 99, CPU Affinity= CPU_0 CPU_1 CPU_2 CPU_3 CPU_4 CPU_5 CPU_6 CPU_7 CPU_8 CPU_9 CPU_10 CPU_11 CPU_12 CPU_13 CPU_14 CPU_15 CPU_16 CPU_17 CPU_18 CPU_19 CPU_20 CPU_21 CPU_22 CPU_23 CPU_24 CPU_25 CPU_26 CPU_27 CPU_28 CPU_29 CPU_30 CPU_31 CPU_32 CPU_33 CPU_34 CPU_35 
[0m[0m[PHY]   thread ru created id=35
[0m[0m[PHY]   Starting RU 0 (eNodeB_3GPP,synch_to_ext_device),
[0m[0m[PHY]   RU 0 has no OAI ctrl port
[0m[0m[PHY]   channel 0, Setting tx_gain offset 0.000000, rx_gain offset 125.000000, tx_freq 2680000000.000000, rx_freq 2560000000.000000
[0m[0m[PHY]   Initializing frame parms for N_RB_DL 25, Ncp 0, osf 1
[0m[0m[PHY]   lte_parms.c: Setting N_RB_DL to 25, ofdm_symbol_size 512
[0m[0m[HW]   [SCHED][eNB] ru_thread_prach started on CPU 11, sched_policy = SCHED_FIFO , priority = 99, CPU Affinity= CPU_0 CPU_1 CPU_2 CPU_3 CPU_4 CPU_5 CPU_6 CPU_7 CPU_8 CPU_9 CPU_10 CPU_11 CPU_12 CPU_13 CPU_14 CPU_15 CPU_16 CPU_17 CPU_18 CPU_19 CPU_20 CPU_21 CPU_22 CPU_23 CPU_24 CPU_25 CPU_26 CPU_27 CPU_28 CPU_29 CPU_30 CPU_31 CPU_32 CPU_33 CPU_34 CPU_35 
[0m[LIBCONFIG] device.recplay: 7/7 parameters successfully set, (7 to default value)
[LIBCONFIG] device: 1/1 parameters successfully set, (1 to default value)
[LIBCONFIG] loader.oai_device: 2/2 parameters successfully set, (1 to default value)
[0m[PHY]   ru_thread_prach() RU configured - RACH processing thread running
[0m[0m[PHY]   thread feptx created 
[0mwait RUs
[0m[ENB_APP]   Waiting for RUs to be configured ... RC.ru_mask:01
[0m[LOADER] library liboai_device.so successfully loaded
[0m[HW]   openair0_cfg[0].sdr_addrs == '(null)'
[0m[0m[HW]   openair0_cfg[0].clock_source == '-1' (internal = 0, external = 1)
[0m[0m[HW]   UHD version 3.15.0.HEAD-0-gaea0e2de (3.15.0)
[0m[INFO] [UHD] linux; GNU C++ version 7.5.0; Boost_106501; UHD_3.15.0.HEAD-0-gaea0e2de
[0m[HW]   Found USRP b200
[0m[INFO] [B200] Detected Device: B210
[INFO] [B200] Operating over USB 3.
[INFO] [B200] Initialize CODEC control...
[INFO] [B200] Initialize Radio control...
[INFO] [B200] Performing register loopback test... 
[INFO] [B200] Register loopback test passed
[INFO] [B200] Performing register loopback test... 
[INFO] [B200] Register loopback test passed
[INFO] [B200] Asking for clock rate 30.720000 MHz... 
[INFO] [B200] Actually got clock rate 30.720000 MHz.
[0m[93m[HW]   Clock source set neither in usrp_args nor on command line, using default!
[0m[0m[93m[HW]   Time source set neither in usrp_args nor on command line, using default!
[0m-- Using calibration table: calib_table_b210_38
[INFO] [B200] Asking for clock rate 30.720000 MHz... 
[INFO] [B200] OK
[0m[HW]   cal 0: freq 3500000000.000000, offset 44.000000, diff 940000000.000000
[0m[0m[HW]   cal 1: freq 2660000000.000000, offset 49.800000, diff 100000000.000000
[0m[0m[HW]   cal 2: freq 2300000000.000000, offset 51.000000, diff 260000000.000000
[0m[0m[HW]   cal 3: freq 1880000000.000000, offset 53.000000, diff 680000000.000000
[0m[0m[HW]   cal 4: freq 816000000.000000, offset 57.000000, diff 1744000000.000000
[0m[0m[HW]   RX Gain 0 125.000000 (55.800000) => 69.200000 (max 76.000000)
[0m[0m[HW]   USRP TX_GAIN:89.75 gain_range:89.75 tx_gain:0.00
[0m[0m[HW]   Actual master clock: 30.720000MHz...
[0m[0m[HW]   Actual clock source internal...
[0m[0m[HW]   Actual time source internal...
[0m[0m[HW]   RF board max packet size 1916, size for 100µs jitter 768 
[0m[0m[HW]   rx_max_num_samps 768
[0m[0m[HW]   setting rx channel 0
[0m[0m[HW]   RX Channel 0
[0m[0m[HW]     Actual RX sample rate: 7.680000MSps...
[0m[0m[HW]     Actual RX frequency: 2.560000GHz...
[0m[0m[HW]     Actual RX gain: 69.000000...
[0m[0m[HW]     Actual RX bandwidth: 20.000000M...
[0m[0m[HW]     Actual RX antenna: RX2...
[0m[0m[HW]   TX Channel 0
[0m[0m[HW]     Actual TX sample rate: 7.680000MSps...
[0m[0m[HW]     Actual TX frequency: 2.680000GHz...
[0m[0m[HW]     Actual TX gain: 89.750000...
[0m[0m[HW]     Actual TX bandwidth: 20.000000M...
[0m[0m[HW]     Actual TX antenna: TX/RX...
[0m[0m[HW]     Actual TX packet size: 1916
[0m[0m[HW]   Device timestamp: 1.809851...
[0m[0m[HW]   [RAU] has loaded USRP B200 device.
[0m[0m[PHY]   Initializing RU signal buffers (if_south local RF) nb_tx 1
[0m[0m[PHY]   [INIT] common.txdata[0] = 0x7fb04805e040 (307200 bytes)
[0m[LIBCONFIG] loader.dfts: 2/2 parameters successfully set, (1 to default value)
[LOADER] library libdfts.so successfully loaded
[0m[PHY]   nb_tx 1
[0m[0m[PHY]   rxdata_7_5kHz[0] 0x7fb038521100 for RU 0
[0m[0m[PHY]   [INIT] common.txdata_BF= 0x7fb038127980 (8 bytes)
[0m[0m[PHY]   txdataF_BF[0] 0x7fb03853f160 for RU 0
[0m[0m[PHY]   rxdataF[0] 0x7fb0385461e0 for RU 0
[0m[0m[PHY]   setup_RU_buffers: frame_parms = 0x7fb04cd69e98
[0mwaiting for sync (ru_thread,-1/0x5557ad274248,0x5557adc41c20,0x5557adb27ac0)
RC.ru_mask:00
[0m[PHY]   RUs configured
[0m[0m[ENB_APP]   RC.nb_RU:1
[0mALL RUs ready - init eNBs
[0m[ENB_APP]   Not NFAPI mode - call init_eNB_afterRU()
[0m[0m[PHY]   init_eNB_afterRU() RC.nb_inst:1
[0m[0m[PHY]   RC.nb_CC[inst]:1
[0m[0m[PHY]   RC.nb_CC[inst:0][CC_id:0]:0x7fb04cd69010
[0m[0m[PHY]   Mapping RX ports from 1 RUs to eNB 0
[0m[0m[PHY]   eNB->num_RU:1
[0m[0m[PHY]   [eNB 0] phy_init_lte_eNB() About to wait for eNB to be configured[0m[0m[PHY]   [eNB 0] Initializing DL_FRAME_PARMS : N_RB_DL 25, PHICH Resource 1, PHICH Duration 0 nb_antennas_tx:0 nb_antennas_rx:1 nb_antenna_ports_eNB:1 PRACH[rootSequenceIndex:0 prach_Config_enabled:1 configIndex:0 highSpeed:0 zeroCorrelationZoneConfig:1 freqOffset:2]
[0m[0m[PHY]   [eNB 0] Initializing DL_FRAME_PARMS : N_RB_DL 25, PHICH Resource 1, PHICH Duration 0
[0mpcfich_reg : 0,12,25,37
[0m[PHY]   [INIT] NB_ANTENNA_PORTS_ENB:6 fp->nb_antenna_ports_eNB:1
[0m[0m[PHY]   [INIT] common_vars->txdataF[0] = 0x7fb031034040 (286720 bytes)
[0m[0m[PHY]   [INIT] common_vars->txdataF[5] = 0x7fb030fed040 (286720 bytes)
[0m[0m[PHY]   [INIT]SRS allocation
[0m[0m[PHY]   PRACH allocation
[0mNUMBER_OF_ULSCH_MAX 8
[0m[PHY]   Overwriting eNB->prach_vars.rxsigF[0]:0x5557af2eb960
[0m[0m[PHY]   Overwriting eNB->prach_vars_br.rxsigF.rxsigF[0]:(nil)
[0m[0m[PHY]   Overwriting eNB->prach_vars_br.rxsigF.rxsigF[0]:(nil)
[0m[0m[PHY]   Overwriting eNB->prach_vars_br.rxsigF.rxsigF[0]:(nil)
[0m[0m[PHY]   Overwriting eNB->prach_vars_br.rxsigF.rxsigF[0]:(nil)
[0m[0m[PHY]   Attaching RU 0 antenna 0 to eNB antenna 0
[0m[0m[PHY]   init_eNB_afterRU() ************* DJP ***** eNB->frame_parms.nb_antennas_tx:0 - GOING TO HARD CODE TO 1[0m[0m[PHY]   inst 0, CC_id 0 : nb_antennas_rx 1
[0m[0m[PHY]   Initialise transport
[0m[0m[PHY]   Allocating Transport Channel Buffers for DLSCH 0/8/1
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[0] 0x7fb0308d6040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[1] 0x7fb030882040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[2] 0x7fb02953f040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[3] 0x7fb0294eb040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[4] 0x7fb029497040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[5] 0x7fb0281be040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[6] 0x7fb02816a040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[7] 0x7fb028116040
[0m[0m[PHY]   eNB->dlsch[0][0] 0x5557af52cf60
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[0] 0x7fb0280c2040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[1] 0x7fb02806e040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[2] 0x7fb02801a040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[3] 0x7fb01ad69040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[4] 0x7fb01ad15040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[5] 0x7fb01acc1040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[6] 0x7fb01ac6d040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[7] 0x7fb01ac19040
[0m[0m[PHY]   eNB->dlsch[0][1] 0x5557af5c4120
[0m[0m[PHY]   Allocating Transport Channel Buffers for DLSCH 1/8/1
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[0] 0x7fb01abc5040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[1] 0x7fb01ab71040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[2] 0x7fb01ab1d040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[3] 0x7fb01aac9040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[4] 0x7fb01aa75040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[5] 0x7fb01aa21040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[6] 0x7fb01a9cd040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[7] 0x7fb01a979040
[0m[0m[PHY]   eNB->dlsch[1][0] 0x5557af65b360
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[0] 0x7fb01a925040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[1] 0x7fb01a8d1040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[2] 0x7fb01a87d040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[3] 0x7fb01a829040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[4] 0x7fb01a7d5040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[5] 0x7fb01a781040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[6] 0x7fb01a72d040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[7] 0x7fb01a6d9040
[0m[0m[PHY]   eNB->dlsch[1][1] 0x5557af6f25a0
[0m[0m[PHY]   Allocating Transport Channel Buffers for DLSCH 2/8/1
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[0] 0x7fb01a685040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[1] 0x7fb01a631040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[2] 0x7fb01a5dd040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[3] 0x7fb01a589040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[4] 0x7fb01a535040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[5] 0x7fb01a4e1040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[6] 0x7fb01a48d040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[7] 0x7fb01a439040
[0m[0m[PHY]   eNB->dlsch[2][0] 0x5557af7897e0
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[0] 0x7fb01a3e5040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[1] 0x7fb01a391040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[2] 0x7fb01a33d040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[3] 0x7fb01a2e9040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[4] 0x7fb01a295040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[5] 0x7fb01a241040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[6] 0x7fb01a1ed040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[7] 0x7fb01a199040
[0m[0m[PHY]   eNB->dlsch[2][1] 0x5557af820a20
[0m[0m[PHY]   Allocating Transport Channel Buffers for DLSCH 3/8/1
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[0] 0x7fb01a145040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[1] 0x7fb01a0f1040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[2] 0x7fb01a09d040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[3] 0x7fb01a049040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[4] 0x7fb019ff5040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[5] 0x7fb019fa1040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[6] 0x7fb019f4d040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[7] 0x7fb019ef9040
[0m[0m[PHY]   eNB->dlsch[3][0] 0x5557af8b7c60
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[0] 0x7fb019ea5040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[1] 0x7fb019e51040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[2] 0x7fb019dfd040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[3] 0x7fb019da9040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[4] 0x7fb019d55040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[5] 0x7fb019d01040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[6] 0x7fb019cad040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[7] 0x7fb019c59040
[0m[0m[PHY]   eNB->dlsch[3][1] 0x5557af94eea0
[0m[0m[PHY]   Allocating Transport Channel Buffers for DLSCH 4/8/1
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[0] 0x7fb019c05040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[1] 0x7fb019bb1040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[2] 0x7fb019b5d040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[3] 0x7fb019b09040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[4] 0x7fb019ab5040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[5] 0x7fb019a61040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[6] 0x7fb019a0d040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[7] 0x7fb0199b9040
[0m[0m[PHY]   eNB->dlsch[4][0] 0x5557af9e60e0
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[0] 0x7fb019965040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[1] 0x7fb019911040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[2] 0x7fb0198bd040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[3] 0x7fb019869040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[4] 0x7fb019815040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[5] 0x7fb0197c1040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[6] 0x7fb01976d040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[7] 0x7fb019719040
[0m[0m[PHY]   eNB->dlsch[4][1] 0x5557afa7d320
[0m[0m[PHY]   Allocating Transport Channel Buffers for DLSCH 5/8/1
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[0] 0x7fb0196c5040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[1] 0x7fb019671040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[2] 0x7fb01961d040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[3] 0x7fb0195c9040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[4] 0x7fb019575040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[5] 0x7fb019521040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[6] 0x7fb0194cd040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[7] 0x7fb019479040
[0m[0m[PHY]   eNB->dlsch[5][0] 0x5557afb14560
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[0] 0x7fb019425040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[1] 0x7fb0193d1040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[2] 0x7fb01937d040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[3] 0x7fb019329040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[4] 0x7fb0192d5040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[5] 0x7fb019281040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[6] 0x7fb01922d040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[7] 0x7fb0191d9040
[0m[0m[PHY]   eNB->dlsch[5][1] 0x5557afbab7a0
[0m[0m[PHY]   Allocating Transport Channel Buffers for DLSCH 6/8/1
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[0] 0x7fb019185040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[1] 0x7fb019131040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[2] 0x7fb0190dd040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[3] 0x7fb019089040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[4] 0x7fb019035040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[5] 0x7fb018fe1040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[6] 0x7fb018f8d040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[7] 0x7fb018f39040
[0m[0m[PHY]   eNB->dlsch[6][0] 0x5557afc429e0
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[0] 0x7fb018ee5040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[1] 0x7fb018e91040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[2] 0x7fb018e3d040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[3] 0x7fb018de9040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[4] 0x7fb018d95040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[5] 0x7fb018d41040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[6] 0x7fb018ced040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[7] 0x7fb018c99040
[0m[0m[PHY]   eNB->dlsch[6][1] 0x5557afcd9c20
[0m[0m[PHY]   Allocating Transport Channel Buffers for DLSCH 7/8/1
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[0] 0x7fb018c45040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[1] 0x7fb018bf1040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[2] 0x7fb018b9d040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[3] 0x7fb018b49040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[4] 0x7fb018af5040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[5] 0x7fb018aa1040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[6] 0x7fb018a4d040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[7] 0x7fb0189f9040
[0m[0m[PHY]   eNB->dlsch[7][0] 0x5557afd70e60
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[0] 0x7fb0189a5040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[1] 0x7fb018951040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[2] 0x7fb0188fd040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[3] 0x7fb0188a9040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[4] 0x7fb018855040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[5] 0x7fb018801040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[6] 0x7fb0187ad040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[7] 0x7fb018759040
[0m[0m[PHY]   eNB->dlsch[7][1] 0x5557afe080a0
[0m[0m[PHY]   Allocating Transport Channel Buffer for ULSCH 0/8
[0m[0m[PHY]   Allocating Transport Channel Buffer for ULSCH 1/8
[0m[0m[PHY]   Allocating Transport Channel Buffer for ULSCH 2/8
[0m[0m[PHY]   Allocating Transport Channel Buffer for ULSCH 3/8
[0m[0m[PHY]   Allocating Transport Channel Buffer for ULSCH 4/8
[0m[0m[PHY]   Allocating Transport Channel Buffer for ULSCH 5/8
[0m[0m[PHY]   Allocating Transport Channel Buffer for ULSCH 6/8
[0m[0m[PHY]   Allocating Transport Channel Buffer for ULSCH 7/8
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[0] 0x7fb010285040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[1] 0x7fb010231040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[2] 0x7fb0101dd040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[3] 0x7fb010189040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[4] 0x7fb010135040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[5] 0x7fb0100e1040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[6] 0x7fb01008d040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[7] 0x7fb010039040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[0] 0x7fb00ffe5040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[1] 0x7fb00ff91040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[2] 0x7fb00ff3d040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[3] 0x7fb00fee9040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[4] 0x7fb00fe95040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[5] 0x7fb00fe41040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[6] 0x7fb00fded040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[7] 0x7fb00fd99040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[0] 0x7fb00fd45040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[1] 0x7fb00fcf1040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[2] 0x7fb00fc9d040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[3] 0x7fb00fc49040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[4] 0x7fb00fbf5040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[5] 0x7fb00fba1040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[6] 0x7fb00fb4d040
[0m[0m[PHY]   Required DLSCH mem size 2496 (bw scaling 4), dlsch->harq_processes[7] 0x7fb00faf9040
[0m[0m[PHY]   init_eNB_proc(inst:0) RC.nb_CC[inst]:1 
[0m[0m[PHY]   Initializing eNB processes instance:0 CC_id 0 
[0m[0m[PHY]   eNB->single_thread_flag:0
[0m[0m[93m[HW]   thread_top_init() called with affinity>0, but overruled by #ifndef CPU_AFFINITY.
[0m[0m[93m[HW]   thread_top_init() called with affinity>0, but overruled by #ifndef CPU_AFFINITY.
[0m[0m[ENB_APP]   ALL RUs ready - ALL eNBs ready
[0mwaiting for sync (L1_stats_thread,-1/0x5557ad274248,0x5557adc41c20,0x5557adb27ac0)
[0m[HW]   [SCHED][eNB] eNB_thread_prach_br started on CPU 3, sched_policy = SCHED_FIFO , priority = 99, CPU Affinity= CPU_0 CPU_1 CPU_2 CPU_3 CPU_4 CPU_5 CPU_6 CPU_7 CPU_8 CPU_9 CPU_10 CPU_11 CPU_12 CPU_13 CPU_14 CPU_15 CPU_16 CPU_17 CPU_18 CPU_19 CPU_20 CPU_21 CPU_22 CPU_23 CPU_24 CPU_25 CPU_26 CPU_27 CPU_28 CPU_29 CPU_30 CPU_31 CPU_32 CPU_33 CPU_34 CPU_35 
[0m[0m[HW]   [SCHED][eNB] eNB_thread_prach started on CPU 7, sched_policy = SCHED_FIFO , priority = 99, CPU Affinity= CPU_0 CPU_1 CPU_2 CPU_3 CPU_4 CPU_5 CPU_6 CPU_7 CPU_8 CPU_9 CPU_10 CPU_11 CPU_12 CPU_13 CPU_14 CPU_15 CPU_16 CPU_17 CPU_18 CPU_19 CPU_20 CPU_21 CPU_22 CPU_23 CPU_24 CPU_25 CPU_26 CPU_27 CPU_28 CPU_29 CPU_30 CPU_31 CPU_32 CPU_33 CPU_34 CPU_35 
[0m[0m[ENB_APP]   Sending sync to all threads
[0mgot sync (ru_thread)
got sync (L1_stats_thread)
[0m[SCTP]   Starting SCTP layer
[0m[0m[TMR]   Created Posix thread TASK_SCTP
[0m[0m[MME_APP]   Creating MME_APP eNB Task
[0m[0m[TMR]   Created Posix thread TASK_MME_APP
[0m[LIBCONFIG] MMEs.[0]: 1/1 parameters successfully set, (1 to default value)
[0m[MCE_APP]   Creating MCE_APP eNB Task
[0m[0m[TMR]   Created Posix thread TASK_MCE_APP
[0m[LIBCONFIG] MCEs.[0]: 1/1 parameters successfully set, (1 to default value)
[LIBCONFIG] MCEs.[0]: 1/1 parameters successfully set, (1 to default value)
[0m[UDP]   Initializing UDP task interface
[0m[0m[UDP]   Initializing UDP task interface: DONE
[0m[0m[TMR]   Created Posix thread TASK_UDP
[0m[0m[TMR]   Created Posix thread TASK_GTPV1_U
[0m[0m[GTPU]   Initializing GTPU stack 0x5557adcfbeb0
[0m[0m[ENB_APP]   TYPE <CTRL-C> TO TERMINATE
[0m[0m[PHY]   RU 0 rf device ready
[0m[0m[PHY]   RU 0 Starting steady-state operation
[0msleep...
sleep...
sleep...
sleep...
sleep...
sleep...
sleep...
sleep...
sleep...
[0m[93m[RLC]   rlc_tick: discontinuity (expected 0.1, got 0.4)
[0m[0m[1;31m[MAC]   SCHED_MODE = 0
[0m