
Starting:    C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synplify.exe
Install:     C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    MONICA-PC
Date:        Tue Dec 19 12:10:37 2023
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro cyq_VM1_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem



TCL script complete: "cyq_VM1_syn.tcl"
New HDL Analyst: enabled
log file: "E:\3122008883\J3122008883_test3\synthesis\cyq_74HC165.srr"
Running: synthesis in foreground

Running cyq_VM1_syn|synthesis

Running: compile (Compile) on cyq_VM1_syn|synthesis
# Tue Dec 19 12:10:42 2023

Running: compile_flow (Compile Process) on cyq_VM1_syn|synthesis
# Tue Dec 19 12:10:42 2023

Running: compiler (Compile Input) on cyq_VM1_syn|synthesis
# Tue Dec 19 12:10:42 2023
Copied E:\3122008883\J3122008883_test3\synthesis\synwork\cyq_74HC165_comp.srs to E:\3122008883\J3122008883_test3\synthesis\cyq_74HC165.srs

compiler completed
# Tue Dec 19 12:10:44 2023

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on cyq_VM1_syn|synthesis
# Tue Dec 19 12:10:44 2023

multi_srs_gen completed
# Tue Dec 19 12:10:44 2023

Return Code: 0
Run Time:00h:00m:00s
Copied E:\3122008883\J3122008883_test3\synthesis\synwork\cyq_74HC165_mult.srs to E:\3122008883\J3122008883_test3\synthesis\cyq_74HC165.srs
Complete: Compile Process on cyq_VM1_syn|synthesis

Running: premap (Pre-mapping) on cyq_VM1_syn|synthesis
# Tue Dec 19 12:10:44 2023

premap completed with warnings
# Tue Dec 19 12:10:44 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on cyq_VM1_syn|synthesis

Running: map (Map) on cyq_VM1_syn|synthesis
# Tue Dec 19 12:10:44 2023

Running: fpga_mapper (Map & Optimize) on cyq_VM1_syn|synthesis
# Tue Dec 19 12:10:44 2023
Copied E:\3122008883\J3122008883_test3\synthesis\synwork\cyq_74HC165_m.srm to E:\3122008883\J3122008883_test3\synthesis\cyq_74HC165.srm

fpga_mapper completed with warnings
# Tue Dec 19 12:10:45 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on cyq_VM1_syn|synthesis
Complete: Logic Synthesis on cyq_VM1_syn|synthesis
Note: Opening local project RTL file 'E:\3122008883\J3122008883_test3\synthesis\cyq_74HC165.srs'
exit status=0
License checkin: synplifypro_actel
