

================================================================
== Vivado HLS Report for 'Loop_partialsum_proc'
================================================================
* Date:           Wed Oct 19 18:16:23 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        BlockMatrix_multiplication
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12| 0.120 us | 0.120 us |   12|   12|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- partialsum  |       10|       10|         4|          1|          1|     8|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     48|       0|    980|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    138|    -|
|Register         |        0|      -|    1357|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     48|    1357|   1150|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     21|       1|      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln27_10_fu_249_p2             |     *    |      3|  0|  20|          32|          32|
    |mul_ln27_11_fu_253_p2             |     *    |      3|  0|  20|          32|          32|
    |mul_ln27_12_fu_257_p2             |     *    |      3|  0|  20|          32|          32|
    |mul_ln27_13_fu_261_p2             |     *    |      3|  0|  20|          32|          32|
    |mul_ln27_14_fu_265_p2             |     *    |      3|  0|  20|          32|          32|
    |mul_ln27_15_fu_269_p2             |     *    |      3|  0|  20|          32|          32|
    |mul_ln27_1_fu_213_p2              |     *    |      3|  0|  20|          32|          32|
    |mul_ln27_2_fu_217_p2              |     *    |      3|  0|  20|          32|          32|
    |mul_ln27_3_fu_221_p2              |     *    |      3|  0|  20|          32|          32|
    |mul_ln27_4_fu_225_p2              |     *    |      3|  0|  20|          32|          32|
    |mul_ln27_5_fu_229_p2              |     *    |      3|  0|  20|          32|          32|
    |mul_ln27_6_fu_233_p2              |     *    |      3|  0|  20|          32|          32|
    |mul_ln27_7_fu_237_p2              |     *    |      3|  0|  20|          32|          32|
    |mul_ln27_8_fu_241_p2              |     *    |      3|  0|  20|          32|          32|
    |mul_ln27_9_fu_245_p2              |     *    |      3|  0|  20|          32|          32|
    |mul_ln27_fu_209_p2                |     *    |      3|  0|  20|          32|          32|
    |add_ln27_10_fu_427_p2             |     +    |      0|  0|  39|          32|          32|
    |add_ln27_11_fu_442_p2             |     +    |      0|  0|  39|          32|          32|
    |add_ln27_12_fu_457_p2             |     +    |      0|  0|  39|          32|          32|
    |add_ln27_13_fu_472_p2             |     +    |      0|  0|  39|          32|          32|
    |add_ln27_14_fu_487_p2             |     +    |      0|  0|  39|          32|          32|
    |add_ln27_15_fu_502_p2             |     +    |      0|  0|  39|          32|          32|
    |add_ln27_1_fu_292_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln27_2_fu_307_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln27_3_fu_322_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln27_4_fu_337_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln27_5_fu_352_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln27_6_fu_367_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln27_7_fu_382_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln27_8_fu_397_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln27_9_fu_412_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln27_fu_277_p2                |     +    |      0|  0|  39|          32|          32|
    |k_fu_187_p2                       |     +    |      0|  0|  13|           4|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op22          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln22_fu_181_p2               |   icmp   |      0|  0|  11|           4|           5|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |     48|  0| 980|        1039|        1037|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |AB_2_loc_0_i_reg_158     |   9|          2|  512|       1024|
    |A_0_blk_n                |   9|          2|    1|          2|
    |A_1_blk_n                |   9|          2|    1|          2|
    |A_2_blk_n                |   9|          2|    1|          2|
    |A_3_blk_n                |   9|          2|    1|          2|
    |Bcols_V_a_0_blk_n        |   9|          2|    1|          2|
    |Bcols_V_a_1_blk_n        |   9|          2|    1|          2|
    |Bcols_V_a_2_blk_n        |   9|          2|    1|          2|
    |Bcols_V_a_3_blk_n        |   9|          2|    1|          2|
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |k_0_i_i_i_reg_170        |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 138|         30|  528|       1058|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+-----+----+-----+-----------+
    |           Name           |  FF | LUT| Bits| Const Bits|
    +--------------------------+-----+----+-----+-----------+
    |AB_2_loc_0_i_reg_158      |  512|   0|  512|          0|
    |A_0_read_reg_584          |   32|   0|   32|          0|
    |A_1_read_reg_592          |   32|   0|   32|          0|
    |A_2_read_reg_600          |   32|   0|   32|          0|
    |A_3_read_reg_608          |   32|   0|   32|          0|
    |ap_CS_fsm                 |    3|   0|    3|          0|
    |ap_done_reg               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |    1|   0|    1|          0|
    |icmp_ln22_reg_543         |    1|   0|    1|          0|
    |k_0_i_i_i_reg_170         |    4|   0|    4|          0|
    |mul_ln27_10_reg_666       |   32|   0|   32|          0|
    |mul_ln27_11_reg_671       |   32|   0|   32|          0|
    |mul_ln27_12_reg_676       |   32|   0|   32|          0|
    |mul_ln27_13_reg_681       |   32|   0|   32|          0|
    |mul_ln27_14_reg_686       |   32|   0|   32|          0|
    |mul_ln27_15_reg_691       |   32|   0|   32|          0|
    |mul_ln27_1_reg_621        |   32|   0|   32|          0|
    |mul_ln27_2_reg_626        |   32|   0|   32|          0|
    |mul_ln27_3_reg_631        |   32|   0|   32|          0|
    |mul_ln27_4_reg_636        |   32|   0|   32|          0|
    |mul_ln27_5_reg_641        |   32|   0|   32|          0|
    |mul_ln27_6_reg_646        |   32|   0|   32|          0|
    |mul_ln27_7_reg_651        |   32|   0|   32|          0|
    |mul_ln27_8_reg_656        |   32|   0|   32|          0|
    |mul_ln27_9_reg_661        |   32|   0|   32|          0|
    |mul_ln27_reg_616          |   32|   0|   32|          0|
    |tmp_a_1_01_i_i_i_reg_552  |   32|   0|   32|          0|
    |tmp_a_1_12_i_i_i_reg_560  |   32|   0|   32|          0|
    |tmp_a_1_23_i_i_i_reg_568  |   32|   0|   32|          0|
    |tmp_a_1_34_i_i_i_reg_576  |   32|   0|   32|          0|
    |icmp_ln22_reg_543         |   64|  32|    1|          0|
    +--------------------------+-----+----+-----+-----------+
    |Total                     | 1357|  32| 1294|          0|
    +--------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------+-----+-----+------------+----------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | Loop_partialsum_proc | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | Loop_partialsum_proc | return value |
|ap_start             |  in |    1| ap_ctrl_hs | Loop_partialsum_proc | return value |
|ap_done              | out |    1| ap_ctrl_hs | Loop_partialsum_proc | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | Loop_partialsum_proc | return value |
|ap_idle              | out |    1| ap_ctrl_hs | Loop_partialsum_proc | return value |
|ap_ready             | out |    1| ap_ctrl_hs | Loop_partialsum_proc | return value |
|ap_return            | out |  512| ap_ctrl_hs | Loop_partialsum_proc | return value |
|Bcols_V_a_0_dout     |  in |   32|   ap_fifo  |      Bcols_V_a_0     |    pointer   |
|Bcols_V_a_0_empty_n  |  in |    1|   ap_fifo  |      Bcols_V_a_0     |    pointer   |
|Bcols_V_a_0_read     | out |    1|   ap_fifo  |      Bcols_V_a_0     |    pointer   |
|Bcols_V_a_1_dout     |  in |   32|   ap_fifo  |      Bcols_V_a_1     |    pointer   |
|Bcols_V_a_1_empty_n  |  in |    1|   ap_fifo  |      Bcols_V_a_1     |    pointer   |
|Bcols_V_a_1_read     | out |    1|   ap_fifo  |      Bcols_V_a_1     |    pointer   |
|Bcols_V_a_2_dout     |  in |   32|   ap_fifo  |      Bcols_V_a_2     |    pointer   |
|Bcols_V_a_2_empty_n  |  in |    1|   ap_fifo  |      Bcols_V_a_2     |    pointer   |
|Bcols_V_a_2_read     | out |    1|   ap_fifo  |      Bcols_V_a_2     |    pointer   |
|Bcols_V_a_3_dout     |  in |   32|   ap_fifo  |      Bcols_V_a_3     |    pointer   |
|Bcols_V_a_3_empty_n  |  in |    1|   ap_fifo  |      Bcols_V_a_3     |    pointer   |
|Bcols_V_a_3_read     | out |    1|   ap_fifo  |      Bcols_V_a_3     |    pointer   |
|A_0_dout             |  in |   32|   ap_fifo  |          A_0         |    pointer   |
|A_0_empty_n          |  in |    1|   ap_fifo  |          A_0         |    pointer   |
|A_0_read             | out |    1|   ap_fifo  |          A_0         |    pointer   |
|A_1_dout             |  in |   32|   ap_fifo  |          A_1         |    pointer   |
|A_1_empty_n          |  in |    1|   ap_fifo  |          A_1         |    pointer   |
|A_1_read             | out |    1|   ap_fifo  |          A_1         |    pointer   |
|A_2_dout             |  in |   32|   ap_fifo  |          A_2         |    pointer   |
|A_2_empty_n          |  in |    1|   ap_fifo  |          A_2         |    pointer   |
|A_2_read             | out |    1|   ap_fifo  |          A_2         |    pointer   |
|A_3_dout             |  in |   32|   ap_fifo  |          A_3         |    pointer   |
|A_3_empty_n          |  in |    1|   ap_fifo  |          A_3         |    pointer   |
|A_3_read             | out |    1|   ap_fifo  |          A_3         |    pointer   |
+---------------------+-----+-----+------------+----------------------+--------------+

