/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [7:0] _06_;
  wire [5:0] _07_;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [35:0] celloutsig_0_13z;
  wire celloutsig_0_17z;
  wire [10:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_91z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [12:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = celloutsig_0_22z ? celloutsig_0_17z : celloutsig_0_19z[1];
  assign celloutsig_0_9z = celloutsig_0_5z[2] ? celloutsig_0_7z : celloutsig_0_6z;
  assign celloutsig_0_22z = _01_ ? celloutsig_0_8z : celloutsig_0_7z;
  assign celloutsig_1_3z = ~(celloutsig_1_2z[0] | in_data[175]);
  assign celloutsig_1_7z = ~(celloutsig_1_5z | celloutsig_1_1z);
  assign celloutsig_1_9z = ~(celloutsig_1_4z[3] | celloutsig_1_4z[1]);
  assign celloutsig_0_17z = ~(celloutsig_0_7z | celloutsig_0_13z[20]);
  assign celloutsig_0_4z = _04_ ^ in_data[24];
  assign celloutsig_0_10z = celloutsig_0_2z ^ _05_;
  reg [7:0] _17_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _17_ <= 8'h00;
    else _17_ <= in_data[48:41];
  assign { _02_, _05_, _03_, _00_, _04_, _06_[2:0] } = _17_;
  reg [6:0] _18_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _18_ <= 7'h00;
    else _18_ <= { celloutsig_0_13z[15:11], celloutsig_0_4z, celloutsig_0_31z };
  assign out_data[38:32] = _18_;
  reg [5:0] _19_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _19_ <= 6'h00;
    else _19_ <= celloutsig_0_11z[6:1];
  assign { _07_[5:1], _01_ } = _19_;
  assign celloutsig_1_2z = in_data[115:113] / { 1'h1, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_12z = in_data[10:5] / { 1'h1, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_0_8z = ! { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_1_5z = celloutsig_1_3z & ~(celloutsig_1_0z);
  assign celloutsig_1_18z = celloutsig_1_15z[12] & ~(celloutsig_1_7z);
  assign celloutsig_0_5z = { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z } * in_data[17:14];
  assign celloutsig_1_11z = { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_6z } * { celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_9z };
  assign celloutsig_0_91z = _07_[3:1] | _07_[4:2];
  assign celloutsig_0_6z = | { _05_, _03_, _00_, _04_, _06_[2:0], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_6z = | { celloutsig_1_4z[1], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_13z = | { celloutsig_1_11z[7:1], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_2z = celloutsig_0_1z & _06_[0];
  assign celloutsig_1_1z = celloutsig_1_0z & in_data[187];
  assign celloutsig_0_3z = | { celloutsig_0_1z, in_data[94:89] };
  assign celloutsig_1_8z = | { celloutsig_1_2z, in_data[114:108] };
  assign celloutsig_1_19z = celloutsig_1_15z[8:4] << { celloutsig_1_4z[3:0], celloutsig_1_3z };
  assign celloutsig_0_11z = { in_data[57:55], celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_1z } << { celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_19z = { celloutsig_0_12z[1], celloutsig_0_4z, _02_, _05_, _03_, _00_, _04_, _06_[2:0], celloutsig_0_2z } << { celloutsig_0_13z[13:12], celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_1z, _07_[5:1], _01_ };
  assign celloutsig_1_4z = { in_data[127:124], celloutsig_1_0z } >>> { celloutsig_1_2z[1], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_13z = { _02_, _05_, _03_, _00_, _04_, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_3z } >>> { in_data[45:23], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_1_15z = { celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_2z } ^ { in_data[107:99], celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_13z };
  assign celloutsig_0_7z = ~((in_data[45] & celloutsig_0_2z) | celloutsig_0_6z);
  assign celloutsig_1_0z = ~((in_data[169] & in_data[133]) | in_data[151]);
  assign celloutsig_0_1z = ~((in_data[68] & _00_) | _04_);
  assign _06_[7:3] = { _02_, _05_, _03_, _00_, _04_ };
  assign _07_[0] = _01_;
  assign { out_data[128], out_data[100:96], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_91z };
endmodule
