begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2015 Semihalf.  * Copyright (c) 2015 Stormshield.  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/sysctl.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<machine/fdt.h>
end_include

begin_include
include|#
directive|include
file|<arm/mv/mvwin.h>
end_include

begin_include
include|#
directive|include
file|<arm/mv/mvreg.h>
end_include

begin_include
include|#
directive|include
file|<arm/mv/mvvar.h>
end_include

begin_function_decl
name|int
name|armada38x_open_bootrom_win
parameter_list|(
name|void
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
name|int
name|armada38x_scu_enable
parameter_list|(
name|void
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
name|int
name|armada38x_win_set_iosync_barrier
parameter_list|(
name|void
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
name|int
name|armada38x_mbus_optimization
parameter_list|(
name|void
parameter_list|)
function_decl|;
end_function_decl

begin_decl_stmt
specifier|static
name|int
name|hw_clockrate
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|SYSCTL_INT
argument_list|(
name|_hw
argument_list|,
name|OID_AUTO
argument_list|,
name|clockrate
argument_list|,
name|CTLFLAG_RD
argument_list|,
operator|&
name|hw_clockrate
argument_list|,
literal|0
argument_list|,
literal|"CPU instruction clock rate"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_function
name|uint32_t
name|get_tclk
parameter_list|(
name|void
parameter_list|)
block|{
name|uint32_t
name|sar
decl_stmt|;
comment|/* 	 * On Armada38x TCLK can be configured to 250 MHz or 200 MHz. 	 * Current setting is read from Sample At Reset register. 	 */
name|sar
operator|=
operator|(
name|uint32_t
operator|)
name|get_sar_value
argument_list|()
expr_stmt|;
name|sar
operator|=
operator|(
name|sar
operator|&
name|TCLK_MASK
operator|)
operator|>>
name|TCLK_SHIFT
expr_stmt|;
if|if
condition|(
name|sar
operator|==
literal|0
condition|)
return|return
operator|(
name|TCLK_250MHZ
operator|)
return|;
else|else
return|return
operator|(
name|TCLK_200MHZ
operator|)
return|;
block|}
end_function

begin_function
name|uint32_t
name|get_cpu_freq
parameter_list|(
name|void
parameter_list|)
block|{
name|uint32_t
name|sar
decl_stmt|;
specifier|static
specifier|const
name|uint32_t
name|cpu_frequencies
index|[]
init|=
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1066
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1332
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1600
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1866
block|,
literal|0
block|,
literal|0
block|,
literal|2000
block|}
decl_stmt|;
name|sar
operator|=
operator|(
name|uint32_t
operator|)
name|get_sar_value
argument_list|()
expr_stmt|;
name|sar
operator|=
operator|(
name|sar
operator|&
name|A38X_CPU_DDR_CLK_MASK
operator|)
operator|>>
name|A38X_CPU_DDR_CLK_SHIFT
expr_stmt|;
if|if
condition|(
name|sar
operator|>=
name|nitems
argument_list|(
name|cpu_frequencies
argument_list|)
condition|)
return|return
operator|(
literal|0
operator|)
return|;
name|hw_clockrate
operator|=
name|cpu_frequencies
index|[
name|sar
index|]
expr_stmt|;
return|return
operator|(
name|hw_clockrate
operator|*
literal|1000
operator|*
literal|1000
operator|)
return|;
block|}
end_function

begin_function
name|int
name|armada38x_win_set_iosync_barrier
parameter_list|(
name|void
parameter_list|)
block|{
name|bus_space_handle_t
name|vaddr_iowind
decl_stmt|;
name|int
name|rv
decl_stmt|;
name|rv
operator|=
name|bus_space_map
argument_list|(
name|fdtbus_bs_tag
argument_list|,
operator|(
name|bus_addr_t
operator|)
name|MV_MBUS_BRIDGE_BASE
argument_list|,
name|MV_CPU_SUBSYS_REGS_LEN
argument_list|,
literal|0
argument_list|,
operator|&
name|vaddr_iowind
argument_list|)
expr_stmt|;
if|if
condition|(
name|rv
operator|!=
literal|0
condition|)
return|return
operator|(
name|rv
operator|)
return|;
comment|/* Set Sync Barrier flags for all Mbus internal units */
name|bus_space_write_4
argument_list|(
name|fdtbus_bs_tag
argument_list|,
name|vaddr_iowind
argument_list|,
name|MV_SYNC_BARRIER_CTRL
argument_list|,
name|MV_SYNC_BARRIER_CTRL_ALL
argument_list|)
expr_stmt|;
name|bus_space_barrier
argument_list|(
name|fdtbus_bs_tag
argument_list|,
name|vaddr_iowind
argument_list|,
literal|0
argument_list|,
name|MV_CPU_SUBSYS_REGS_LEN
argument_list|,
name|BUS_SPACE_BARRIER_WRITE
argument_list|)
expr_stmt|;
name|bus_space_unmap
argument_list|(
name|fdtbus_bs_tag
argument_list|,
name|vaddr_iowind
argument_list|,
name|MV_CPU_SUBSYS_REGS_LEN
argument_list|)
expr_stmt|;
return|return
operator|(
name|rv
operator|)
return|;
block|}
end_function

begin_function
name|int
name|armada38x_open_bootrom_win
parameter_list|(
name|void
parameter_list|)
block|{
name|bus_space_handle_t
name|vaddr_iowind
decl_stmt|;
name|uint32_t
name|val
decl_stmt|;
name|int
name|rv
decl_stmt|;
name|rv
operator|=
name|bus_space_map
argument_list|(
name|fdtbus_bs_tag
argument_list|,
operator|(
name|bus_addr_t
operator|)
name|MV_MBUS_BRIDGE_BASE
argument_list|,
name|MV_CPU_SUBSYS_REGS_LEN
argument_list|,
literal|0
argument_list|,
operator|&
name|vaddr_iowind
argument_list|)
expr_stmt|;
if|if
condition|(
name|rv
operator|!=
literal|0
condition|)
return|return
operator|(
name|rv
operator|)
return|;
name|val
operator|=
operator|(
name|MV_BOOTROM_WIN_SIZE
operator|&
name|IO_WIN_SIZE_MASK
operator|)
operator|<<
name|IO_WIN_SIZE_SHIFT
expr_stmt|;
name|val
operator||=
operator|(
name|MBUS_BOOTROM_ATTR
operator|&
name|IO_WIN_ATTR_MASK
operator|)
operator|<<
name|IO_WIN_ATTR_SHIFT
expr_stmt|;
name|val
operator||=
operator|(
name|MBUS_BOOTROM_TGT_ID
operator|&
name|IO_WIN_TGT_MASK
operator|)
operator|<<
name|IO_WIN_TGT_SHIFT
expr_stmt|;
comment|/* Enable window and Sync Barrier */
name|val
operator||=
operator|(
literal|0x1
operator|&
name|IO_WIN_SYNC_MASK
operator|)
operator|<<
name|IO_WIN_SYNC_SHIFT
expr_stmt|;
name|val
operator||=
operator|(
literal|0x1
operator|&
name|IO_WIN_ENA_MASK
operator|)
operator|<<
name|IO_WIN_ENA_SHIFT
expr_stmt|;
comment|/* Configure IO Window Control Register */
name|bus_space_write_4
argument_list|(
name|fdtbus_bs_tag
argument_list|,
name|vaddr_iowind
argument_list|,
name|IO_WIN_9_CTRL_OFFSET
argument_list|,
name|val
argument_list|)
expr_stmt|;
comment|/* Configure IO Window Base Register */
name|bus_space_write_4
argument_list|(
name|fdtbus_bs_tag
argument_list|,
name|vaddr_iowind
argument_list|,
name|IO_WIN_9_BASE_OFFSET
argument_list|,
name|MV_BOOTROM_MEM_ADDR
argument_list|)
expr_stmt|;
name|bus_space_barrier
argument_list|(
name|fdtbus_bs_tag
argument_list|,
name|vaddr_iowind
argument_list|,
literal|0
argument_list|,
name|MV_CPU_SUBSYS_REGS_LEN
argument_list|,
name|BUS_SPACE_BARRIER_WRITE
argument_list|)
expr_stmt|;
name|bus_space_unmap
argument_list|(
name|fdtbus_bs_tag
argument_list|,
name|vaddr_iowind
argument_list|,
name|MV_CPU_SUBSYS_REGS_LEN
argument_list|)
expr_stmt|;
return|return
operator|(
name|rv
operator|)
return|;
block|}
end_function

begin_function
name|int
name|armada38x_mbus_optimization
parameter_list|(
name|void
parameter_list|)
block|{
name|bus_space_handle_t
name|vaddr_iowind
decl_stmt|;
name|int
name|rv
decl_stmt|;
name|rv
operator|=
name|bus_space_map
argument_list|(
name|fdtbus_bs_tag
argument_list|,
operator|(
name|bus_addr_t
operator|)
name|MV_MBUS_CTRL_BASE
argument_list|,
name|MV_MBUS_CTRL_REGS_LEN
argument_list|,
literal|0
argument_list|,
operator|&
name|vaddr_iowind
argument_list|)
expr_stmt|;
if|if
condition|(
name|rv
operator|!=
literal|0
condition|)
return|return
operator|(
name|rv
operator|)
return|;
comment|/* 	 * MBUS Units Priority Control Register - Prioritize XOR, 	 * PCIe and GbEs (ID=4,6,3,7,8) DRAM access 	 * GbE is High and others are Medium. 	 */
name|bus_space_write_4
argument_list|(
name|fdtbus_bs_tag
argument_list|,
name|vaddr_iowind
argument_list|,
literal|0
argument_list|,
literal|0x19180
argument_list|)
expr_stmt|;
comment|/* 	 * Fabric Units Priority Control Register - 	 * Prioritize CPUs requests. 	 */
name|bus_space_write_4
argument_list|(
name|fdtbus_bs_tag
argument_list|,
name|vaddr_iowind
argument_list|,
literal|0x4
argument_list|,
literal|0x3000A
argument_list|)
expr_stmt|;
comment|/* 	 * MBUS Units Prefetch Control Register - 	 * Pre-fetch enable for all IO masters. 	 */
name|bus_space_write_4
argument_list|(
name|fdtbus_bs_tag
argument_list|,
name|vaddr_iowind
argument_list|,
literal|0x8
argument_list|,
literal|0xFFFF
argument_list|)
expr_stmt|;
comment|/* 	 * Fabric Units Prefetch Control Register - 	 * Enable the CPUs Instruction and Data prefetch. 	 */
name|bus_space_write_4
argument_list|(
name|fdtbus_bs_tag
argument_list|,
name|vaddr_iowind
argument_list|,
literal|0xc
argument_list|,
literal|0x303
argument_list|)
expr_stmt|;
name|bus_space_barrier
argument_list|(
name|fdtbus_bs_tag
argument_list|,
name|vaddr_iowind
argument_list|,
literal|0
argument_list|,
name|MV_MBUS_CTRL_REGS_LEN
argument_list|,
name|BUS_SPACE_BARRIER_WRITE
argument_list|)
expr_stmt|;
name|bus_space_unmap
argument_list|(
name|fdtbus_bs_tag
argument_list|,
name|vaddr_iowind
argument_list|,
name|MV_MBUS_CTRL_REGS_LEN
argument_list|)
expr_stmt|;
return|return
operator|(
name|rv
operator|)
return|;
block|}
end_function

begin_function
name|int
name|armada38x_scu_enable
parameter_list|(
name|void
parameter_list|)
block|{
name|bus_space_handle_t
name|vaddr_scu
decl_stmt|;
name|int
name|rv
decl_stmt|;
name|uint32_t
name|val
decl_stmt|;
name|rv
operator|=
name|bus_space_map
argument_list|(
name|fdtbus_bs_tag
argument_list|,
operator|(
name|bus_addr_t
operator|)
name|MV_SCU_BASE
argument_list|,
name|MV_SCU_REGS_LEN
argument_list|,
literal|0
argument_list|,
operator|&
name|vaddr_scu
argument_list|)
expr_stmt|;
if|if
condition|(
name|rv
operator|!=
literal|0
condition|)
return|return
operator|(
name|rv
operator|)
return|;
comment|/* Enable SCU */
name|val
operator|=
name|bus_space_read_4
argument_list|(
name|fdtbus_bs_tag
argument_list|,
name|vaddr_scu
argument_list|,
name|MV_SCU_REG_CTRL
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
operator|(
name|val
operator|&
name|MV_SCU_ENABLE
operator|)
condition|)
block|{
comment|/* Enable SCU Speculative linefills to L2 */
name|val
operator||=
name|MV_SCU_SL_L2_ENABLE
expr_stmt|;
name|bus_space_write_4
argument_list|(
name|fdtbus_bs_tag
argument_list|,
name|vaddr_scu
argument_list|,
literal|0
argument_list|,
name|val
operator||
name|MV_SCU_ENABLE
argument_list|)
expr_stmt|;
block|}
name|bus_space_unmap
argument_list|(
name|fdtbus_bs_tag
argument_list|,
name|vaddr_scu
argument_list|,
name|MV_SCU_REGS_LEN
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

end_unit

