// Seed: 1774689932
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4, id_5;
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input wor id_2,
    id_10,
    output uwire id_3,
    id_11,
    output supply1 id_4,
    input tri1 id_5,
    input wire id_6,
    output supply0 id_7,
    input wire id_8
);
  wire id_12;
  assign id_10 = id_12;
  assign id_4  = -1;
  wire id_13;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_13
  );
  wire id_14;
  wire id_15;
endmodule
