
time_base_100ms.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000c08  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000dcc  08000dcc  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000dcc  08000dcc  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08000dcc  08000dcc  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000dcc  08000dcc  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000dcc  08000dcc  00010dcc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000dd0  08000dd0  00010dd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08000dd4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000068  2000000c  08000de0  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000074  08000de0  00020074  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007f0c  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000114e  00000000  00000000  00027f48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007a8  00000000  00000000  00029098  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000710  00000000  00000000  00029840  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000212e8  00000000  00000000  00029f50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007e9c  00000000  00000000  0004b238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ce710  00000000  00000000  000530d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001217e4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001f28  00000000  00000000  00121838  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	2000000c 	.word	0x2000000c
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000db4 	.word	0x08000db4

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000010 	.word	0x20000010
 8000200:	08000db4 	.word	0x08000db4

08000204 <main>:

TIM_HandleTypeDef htimer6;


int main(void)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	b082      	sub	sp, #8
 8000208:	af00      	add	r7, sp, #0
	HAL_Init();
 800020a:	f000 f911 	bl	8000430 <HAL_Init>
	SystemClockConfig();
 800020e:	f000 f83d 	bl	800028c <SystemClockConfig>
	GPIO_Init();
 8000212:	f000 f843 	bl	800029c <GPIO_Init>
	TIMER6_Init();
 8000216:	f000 f865 	bl	80002e4 <TIMER6_Init>
	__HAL_RCC_BKPSRAM_CLK_ENABLE();
 800021a:	2300      	movs	r3, #0
 800021c:	607b      	str	r3, [r7, #4]
 800021e:	4b17      	ldr	r3, [pc, #92]	; (800027c <main+0x78>)
 8000220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000222:	4a16      	ldr	r2, [pc, #88]	; (800027c <main+0x78>)
 8000224:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000228:	6313      	str	r3, [r2, #48]	; 0x30
 800022a:	4b14      	ldr	r3, [pc, #80]	; (800027c <main+0x78>)
 800022c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800022e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000232:	607b      	str	r3, [r7, #4]
 8000234:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_PWR_CLK_ENABLE();
 8000236:	2300      	movs	r3, #0
 8000238:	603b      	str	r3, [r7, #0]
 800023a:	4b10      	ldr	r3, [pc, #64]	; (800027c <main+0x78>)
 800023c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800023e:	4a0f      	ldr	r2, [pc, #60]	; (800027c <main+0x78>)
 8000240:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000244:	6413      	str	r3, [r2, #64]	; 0x40
 8000246:	4b0d      	ldr	r3, [pc, #52]	; (800027c <main+0x78>)
 8000248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800024a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800024e:	603b      	str	r3, [r7, #0]
 8000250:	683b      	ldr	r3, [r7, #0]
	HAL_PWR_EnableBkUpAccess();
 8000252:	f000 fc1f 	bl	8000a94 <HAL_PWR_EnableBkUpAccess>
	//Lets start timer
	HAL_TIM_Base_Start(&htimer6);
 8000256:	480a      	ldr	r0, [pc, #40]	; (8000280 <main+0x7c>)
 8000258:	f000 fc80 	bl	8000b5c <HAL_TIM_Base_Start>

	while(1)
	{
		/* Loop until the update event flag is set */
		while( ! (TIM6->SR & TIM_SR_UIF) );
 800025c:	bf00      	nop
 800025e:	4b09      	ldr	r3, [pc, #36]	; (8000284 <main+0x80>)
 8000260:	691b      	ldr	r3, [r3, #16]
 8000262:	f003 0301 	and.w	r3, r3, #1
 8000266:	2b00      	cmp	r3, #0
 8000268:	d0f9      	beq.n	800025e <main+0x5a>
		/* The required time delay has been elapsed */
		/* User code can be executed */
		TIM6->SR = 0;
 800026a:	4b06      	ldr	r3, [pc, #24]	; (8000284 <main+0x80>)
 800026c:	2200      	movs	r2, #0
 800026e:	611a      	str	r2, [r3, #16]
		HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
 8000270:	2120      	movs	r1, #32
 8000272:	4805      	ldr	r0, [pc, #20]	; (8000288 <main+0x84>)
 8000274:	f000 fbf4 	bl	8000a60 <HAL_GPIO_TogglePin>
		while( ! (TIM6->SR & TIM_SR_UIF) );
 8000278:	e7f0      	b.n	800025c <main+0x58>
 800027a:	bf00      	nop
 800027c:	40023800 	.word	0x40023800
 8000280:	20000028 	.word	0x20000028
 8000284:	40001000 	.word	0x40001000
 8000288:	40020000 	.word	0x40020000

0800028c <SystemClockConfig>:
	return 0;
}


void SystemClockConfig(void)
{
 800028c:	b480      	push	{r7}
 800028e:	af00      	add	r7, sp, #0


}
 8000290:	bf00      	nop
 8000292:	46bd      	mov	sp, r7
 8000294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000298:	4770      	bx	lr
	...

0800029c <GPIO_Init>:


void GPIO_Init(void)
{
 800029c:	b580      	push	{r7, lr}
 800029e:	b086      	sub	sp, #24
 80002a0:	af00      	add	r7, sp, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80002a2:	2300      	movs	r3, #0
 80002a4:	603b      	str	r3, [r7, #0]
 80002a6:	4b0d      	ldr	r3, [pc, #52]	; (80002dc <GPIO_Init+0x40>)
 80002a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002aa:	4a0c      	ldr	r2, [pc, #48]	; (80002dc <GPIO_Init+0x40>)
 80002ac:	f043 0301 	orr.w	r3, r3, #1
 80002b0:	6313      	str	r3, [r2, #48]	; 0x30
 80002b2:	4b0a      	ldr	r3, [pc, #40]	; (80002dc <GPIO_Init+0x40>)
 80002b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002b6:	f003 0301 	and.w	r3, r3, #1
 80002ba:	603b      	str	r3, [r7, #0]
 80002bc:	683b      	ldr	r3, [r7, #0]
	GPIO_InitTypeDef ledgpio;
	ledgpio.Pin = GPIO_PIN_5;
 80002be:	2320      	movs	r3, #32
 80002c0:	607b      	str	r3, [r7, #4]
	ledgpio.Mode = GPIO_MODE_OUTPUT_PP;
 80002c2:	2301      	movs	r3, #1
 80002c4:	60bb      	str	r3, [r7, #8]
	ledgpio.Pull = GPIO_NOPULL;
 80002c6:	2300      	movs	r3, #0
 80002c8:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA,&ledgpio);
 80002ca:	1d3b      	adds	r3, r7, #4
 80002cc:	4619      	mov	r1, r3
 80002ce:	4804      	ldr	r0, [pc, #16]	; (80002e0 <GPIO_Init+0x44>)
 80002d0:	f000 fa32 	bl	8000738 <HAL_GPIO_Init>
}
 80002d4:	bf00      	nop
 80002d6:	3718      	adds	r7, #24
 80002d8:	46bd      	mov	sp, r7
 80002da:	bd80      	pop	{r7, pc}
 80002dc:	40023800 	.word	0x40023800
 80002e0:	40020000 	.word	0x40020000

080002e4 <TIMER6_Init>:

void TIMER6_Init(void)
{
 80002e4:	b580      	push	{r7, lr}
 80002e6:	af00      	add	r7, sp, #0
	htimer6.Instance = TIM6;
 80002e8:	4b0a      	ldr	r3, [pc, #40]	; (8000314 <TIMER6_Init+0x30>)
 80002ea:	4a0b      	ldr	r2, [pc, #44]	; (8000318 <TIMER6_Init+0x34>)
 80002ec:	601a      	str	r2, [r3, #0]
	htimer6.Init.Prescaler = 4999;
 80002ee:	4b09      	ldr	r3, [pc, #36]	; (8000314 <TIMER6_Init+0x30>)
 80002f0:	f241 3287 	movw	r2, #4999	; 0x1387
 80002f4:	605a      	str	r2, [r3, #4]
	htimer6.Init.Period = 10000-1;
 80002f6:	4b07      	ldr	r3, [pc, #28]	; (8000314 <TIMER6_Init+0x30>)
 80002f8:	f242 720f 	movw	r2, #9999	; 0x270f
 80002fc:	60da      	str	r2, [r3, #12]
	if( HAL_TIM_Base_Init(&htimer6) != HAL_OK )
 80002fe:	4805      	ldr	r0, [pc, #20]	; (8000314 <TIMER6_Init+0x30>)
 8000300:	f000 fbdc 	bl	8000abc <HAL_TIM_Base_Init>
 8000304:	4603      	mov	r3, r0
 8000306:	2b00      	cmp	r3, #0
 8000308:	d001      	beq.n	800030e <TIMER6_Init+0x2a>
	{
		Error_handler();
 800030a:	f000 f807 	bl	800031c <Error_handler>
	}

}
 800030e:	bf00      	nop
 8000310:	bd80      	pop	{r7, pc}
 8000312:	bf00      	nop
 8000314:	20000028 	.word	0x20000028
 8000318:	40001000 	.word	0x40001000

0800031c <Error_handler>:


void Error_handler(void)
{
 800031c:	b480      	push	{r7}
 800031e:	af00      	add	r7, sp, #0
	while(1);
 8000320:	e7fe      	b.n	8000320 <Error_handler+0x4>
	...

08000324 <HAL_MspInit>:
#include "main.h"

void HAL_MspInit(void)
{
 8000324:	b580      	push	{r7, lr}
 8000326:	af00      	add	r7, sp, #0
 //Here will do low level processor specific inits.
	//1. Set up the priority grouping of the arm cortex mx processor
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000328:	2003      	movs	r0, #3
 800032a:	f000 f9b7 	bl	800069c <HAL_NVIC_SetPriorityGrouping>

	//2. Enable the required system exceptions of the arm cortex mx processor
	SCB->SHCSR |= 0x7 << 16; //usage fault, memory fault and bus fault system exceptions
 800032e:	4b0d      	ldr	r3, [pc, #52]	; (8000364 <HAL_MspInit+0x40>)
 8000330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000332:	4a0c      	ldr	r2, [pc, #48]	; (8000364 <HAL_MspInit+0x40>)
 8000334:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8000338:	6253      	str	r3, [r2, #36]	; 0x24

	//3. configure the priority for the system exceptions
	HAL_NVIC_SetPriority(MemoryManagement_IRQn,0,0);
 800033a:	2200      	movs	r2, #0
 800033c:	2100      	movs	r1, #0
 800033e:	f06f 000b 	mvn.w	r0, #11
 8000342:	f000 f9b6 	bl	80006b2 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn,0,0);
 8000346:	2200      	movs	r2, #0
 8000348:	2100      	movs	r1, #0
 800034a:	f06f 000a 	mvn.w	r0, #10
 800034e:	f000 f9b0 	bl	80006b2 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn,0,0);
 8000352:	2200      	movs	r2, #0
 8000354:	2100      	movs	r1, #0
 8000356:	f06f 0009 	mvn.w	r0, #9
 800035a:	f000 f9aa 	bl	80006b2 <HAL_NVIC_SetPriority>
}
 800035e:	bf00      	nop
 8000360:	bd80      	pop	{r7, pc}
 8000362:	bf00      	nop
 8000364:	e000ed00 	.word	0xe000ed00

08000368 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htimer)
{
 8000368:	b580      	push	{r7, lr}
 800036a:	b084      	sub	sp, #16
 800036c:	af00      	add	r7, sp, #0
 800036e:	6078      	str	r0, [r7, #4]

	//1. enable the clock for the TIM6 peripheral
	__HAL_RCC_TIM6_CLK_ENABLE();
 8000370:	2300      	movs	r3, #0
 8000372:	60fb      	str	r3, [r7, #12]
 8000374:	4b0b      	ldr	r3, [pc, #44]	; (80003a4 <HAL_TIM_Base_MspInit+0x3c>)
 8000376:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000378:	4a0a      	ldr	r2, [pc, #40]	; (80003a4 <HAL_TIM_Base_MspInit+0x3c>)
 800037a:	f043 0310 	orr.w	r3, r3, #16
 800037e:	6413      	str	r3, [r2, #64]	; 0x40
 8000380:	4b08      	ldr	r3, [pc, #32]	; (80003a4 <HAL_TIM_Base_MspInit+0x3c>)
 8000382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000384:	f003 0310 	and.w	r3, r3, #16
 8000388:	60fb      	str	r3, [r7, #12]
 800038a:	68fb      	ldr	r3, [r7, #12]

	//2. Enable the IRQ of TIM6
	HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800038c:	2036      	movs	r0, #54	; 0x36
 800038e:	f000 f9ac 	bl	80006ea <HAL_NVIC_EnableIRQ>

	//3. setup the priority for TIM6_DAC_IRQn
	HAL_NVIC_SetPriority(TIM6_DAC_IRQn,15,0);
 8000392:	2200      	movs	r2, #0
 8000394:	210f      	movs	r1, #15
 8000396:	2036      	movs	r0, #54	; 0x36
 8000398:	f000 f98b 	bl	80006b2 <HAL_NVIC_SetPriority>

}
 800039c:	bf00      	nop
 800039e:	3710      	adds	r7, #16
 80003a0:	46bd      	mov	sp, r7
 80003a2:	bd80      	pop	{r7, pc}
 80003a4:	40023800 	.word	0x40023800

080003a8 <SysTick_Handler>:

#include "main.h"
void SysTick_Handler (void)
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	af00      	add	r7, sp, #0
	HAL_IncTick();
 80003ac:	f000 f892 	bl	80004d4 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 80003b0:	f000 f9b5 	bl	800071e <HAL_SYSTICK_IRQHandler>
}
 80003b4:	bf00      	nop
 80003b6:	bd80      	pop	{r7, pc}

080003b8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80003b8:	b480      	push	{r7}
 80003ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80003bc:	4b06      	ldr	r3, [pc, #24]	; (80003d8 <SystemInit+0x20>)
 80003be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80003c2:	4a05      	ldr	r2, [pc, #20]	; (80003d8 <SystemInit+0x20>)
 80003c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80003c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80003cc:	bf00      	nop
 80003ce:	46bd      	mov	sp, r7
 80003d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d4:	4770      	bx	lr
 80003d6:	bf00      	nop
 80003d8:	e000ed00 	.word	0xe000ed00

080003dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80003dc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000414 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80003e0:	480d      	ldr	r0, [pc, #52]	; (8000418 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80003e2:	490e      	ldr	r1, [pc, #56]	; (800041c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80003e4:	4a0e      	ldr	r2, [pc, #56]	; (8000420 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80003e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003e8:	e002      	b.n	80003f0 <LoopCopyDataInit>

080003ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003ee:	3304      	adds	r3, #4

080003f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003f4:	d3f9      	bcc.n	80003ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003f6:	4a0b      	ldr	r2, [pc, #44]	; (8000424 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80003f8:	4c0b      	ldr	r4, [pc, #44]	; (8000428 <LoopFillZerobss+0x26>)
  movs r3, #0
 80003fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003fc:	e001      	b.n	8000402 <LoopFillZerobss>

080003fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000400:	3204      	adds	r2, #4

08000402 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000402:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000404:	d3fb      	bcc.n	80003fe <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000406:	f7ff ffd7 	bl	80003b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800040a:	f000 fcaf 	bl	8000d6c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800040e:	f7ff fef9 	bl	8000204 <main>
  bx  lr    
 8000412:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000414:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000418:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800041c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000420:	08000dd4 	.word	0x08000dd4
  ldr r2, =_sbss
 8000424:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000428:	20000074 	.word	0x20000074

0800042c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800042c:	e7fe      	b.n	800042c <ADC_IRQHandler>
	...

08000430 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000434:	4b0e      	ldr	r3, [pc, #56]	; (8000470 <HAL_Init+0x40>)
 8000436:	681b      	ldr	r3, [r3, #0]
 8000438:	4a0d      	ldr	r2, [pc, #52]	; (8000470 <HAL_Init+0x40>)
 800043a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800043e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000440:	4b0b      	ldr	r3, [pc, #44]	; (8000470 <HAL_Init+0x40>)
 8000442:	681b      	ldr	r3, [r3, #0]
 8000444:	4a0a      	ldr	r2, [pc, #40]	; (8000470 <HAL_Init+0x40>)
 8000446:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800044a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800044c:	4b08      	ldr	r3, [pc, #32]	; (8000470 <HAL_Init+0x40>)
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	4a07      	ldr	r2, [pc, #28]	; (8000470 <HAL_Init+0x40>)
 8000452:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000456:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000458:	2003      	movs	r0, #3
 800045a:	f000 f91f 	bl	800069c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800045e:	2000      	movs	r0, #0
 8000460:	f000 f808 	bl	8000474 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000464:	f7ff ff5e 	bl	8000324 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000468:	2300      	movs	r3, #0
}
 800046a:	4618      	mov	r0, r3
 800046c:	bd80      	pop	{r7, pc}
 800046e:	bf00      	nop
 8000470:	40023c00 	.word	0x40023c00

08000474 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	b082      	sub	sp, #8
 8000478:	af00      	add	r7, sp, #0
 800047a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800047c:	4b12      	ldr	r3, [pc, #72]	; (80004c8 <HAL_InitTick+0x54>)
 800047e:	681a      	ldr	r2, [r3, #0]
 8000480:	4b12      	ldr	r3, [pc, #72]	; (80004cc <HAL_InitTick+0x58>)
 8000482:	781b      	ldrb	r3, [r3, #0]
 8000484:	4619      	mov	r1, r3
 8000486:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800048a:	fbb3 f3f1 	udiv	r3, r3, r1
 800048e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000492:	4618      	mov	r0, r3
 8000494:	f000 f937 	bl	8000706 <HAL_SYSTICK_Config>
 8000498:	4603      	mov	r3, r0
 800049a:	2b00      	cmp	r3, #0
 800049c:	d001      	beq.n	80004a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800049e:	2301      	movs	r3, #1
 80004a0:	e00e      	b.n	80004c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	2b0f      	cmp	r3, #15
 80004a6:	d80a      	bhi.n	80004be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80004a8:	2200      	movs	r2, #0
 80004aa:	6879      	ldr	r1, [r7, #4]
 80004ac:	f04f 30ff 	mov.w	r0, #4294967295
 80004b0:	f000 f8ff 	bl	80006b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80004b4:	4a06      	ldr	r2, [pc, #24]	; (80004d0 <HAL_InitTick+0x5c>)
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80004ba:	2300      	movs	r3, #0
 80004bc:	e000      	b.n	80004c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80004be:	2301      	movs	r3, #1
}
 80004c0:	4618      	mov	r0, r3
 80004c2:	3708      	adds	r7, #8
 80004c4:	46bd      	mov	sp, r7
 80004c6:	bd80      	pop	{r7, pc}
 80004c8:	20000000 	.word	0x20000000
 80004cc:	20000008 	.word	0x20000008
 80004d0:	20000004 	.word	0x20000004

080004d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80004d4:	b480      	push	{r7}
 80004d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80004d8:	4b06      	ldr	r3, [pc, #24]	; (80004f4 <HAL_IncTick+0x20>)
 80004da:	781b      	ldrb	r3, [r3, #0]
 80004dc:	461a      	mov	r2, r3
 80004de:	4b06      	ldr	r3, [pc, #24]	; (80004f8 <HAL_IncTick+0x24>)
 80004e0:	681b      	ldr	r3, [r3, #0]
 80004e2:	4413      	add	r3, r2
 80004e4:	4a04      	ldr	r2, [pc, #16]	; (80004f8 <HAL_IncTick+0x24>)
 80004e6:	6013      	str	r3, [r2, #0]
}
 80004e8:	bf00      	nop
 80004ea:	46bd      	mov	sp, r7
 80004ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop
 80004f4:	20000008 	.word	0x20000008
 80004f8:	20000070 	.word	0x20000070

080004fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80004fc:	b480      	push	{r7}
 80004fe:	b085      	sub	sp, #20
 8000500:	af00      	add	r7, sp, #0
 8000502:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	f003 0307 	and.w	r3, r3, #7
 800050a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800050c:	4b0c      	ldr	r3, [pc, #48]	; (8000540 <__NVIC_SetPriorityGrouping+0x44>)
 800050e:	68db      	ldr	r3, [r3, #12]
 8000510:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000512:	68ba      	ldr	r2, [r7, #8]
 8000514:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000518:	4013      	ands	r3, r2
 800051a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800051c:	68fb      	ldr	r3, [r7, #12]
 800051e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000520:	68bb      	ldr	r3, [r7, #8]
 8000522:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000524:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000528:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800052c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800052e:	4a04      	ldr	r2, [pc, #16]	; (8000540 <__NVIC_SetPriorityGrouping+0x44>)
 8000530:	68bb      	ldr	r3, [r7, #8]
 8000532:	60d3      	str	r3, [r2, #12]
}
 8000534:	bf00      	nop
 8000536:	3714      	adds	r7, #20
 8000538:	46bd      	mov	sp, r7
 800053a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053e:	4770      	bx	lr
 8000540:	e000ed00 	.word	0xe000ed00

08000544 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000544:	b480      	push	{r7}
 8000546:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000548:	4b04      	ldr	r3, [pc, #16]	; (800055c <__NVIC_GetPriorityGrouping+0x18>)
 800054a:	68db      	ldr	r3, [r3, #12]
 800054c:	0a1b      	lsrs	r3, r3, #8
 800054e:	f003 0307 	and.w	r3, r3, #7
}
 8000552:	4618      	mov	r0, r3
 8000554:	46bd      	mov	sp, r7
 8000556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055a:	4770      	bx	lr
 800055c:	e000ed00 	.word	0xe000ed00

08000560 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000560:	b480      	push	{r7}
 8000562:	b083      	sub	sp, #12
 8000564:	af00      	add	r7, sp, #0
 8000566:	4603      	mov	r3, r0
 8000568:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800056a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800056e:	2b00      	cmp	r3, #0
 8000570:	db0b      	blt.n	800058a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000572:	79fb      	ldrb	r3, [r7, #7]
 8000574:	f003 021f 	and.w	r2, r3, #31
 8000578:	4907      	ldr	r1, [pc, #28]	; (8000598 <__NVIC_EnableIRQ+0x38>)
 800057a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800057e:	095b      	lsrs	r3, r3, #5
 8000580:	2001      	movs	r0, #1
 8000582:	fa00 f202 	lsl.w	r2, r0, r2
 8000586:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800058a:	bf00      	nop
 800058c:	370c      	adds	r7, #12
 800058e:	46bd      	mov	sp, r7
 8000590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop
 8000598:	e000e100 	.word	0xe000e100

0800059c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800059c:	b480      	push	{r7}
 800059e:	b083      	sub	sp, #12
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	4603      	mov	r3, r0
 80005a4:	6039      	str	r1, [r7, #0]
 80005a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	db0a      	blt.n	80005c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005b0:	683b      	ldr	r3, [r7, #0]
 80005b2:	b2da      	uxtb	r2, r3
 80005b4:	490c      	ldr	r1, [pc, #48]	; (80005e8 <__NVIC_SetPriority+0x4c>)
 80005b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005ba:	0112      	lsls	r2, r2, #4
 80005bc:	b2d2      	uxtb	r2, r2
 80005be:	440b      	add	r3, r1
 80005c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80005c4:	e00a      	b.n	80005dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005c6:	683b      	ldr	r3, [r7, #0]
 80005c8:	b2da      	uxtb	r2, r3
 80005ca:	4908      	ldr	r1, [pc, #32]	; (80005ec <__NVIC_SetPriority+0x50>)
 80005cc:	79fb      	ldrb	r3, [r7, #7]
 80005ce:	f003 030f 	and.w	r3, r3, #15
 80005d2:	3b04      	subs	r3, #4
 80005d4:	0112      	lsls	r2, r2, #4
 80005d6:	b2d2      	uxtb	r2, r2
 80005d8:	440b      	add	r3, r1
 80005da:	761a      	strb	r2, [r3, #24]
}
 80005dc:	bf00      	nop
 80005de:	370c      	adds	r7, #12
 80005e0:	46bd      	mov	sp, r7
 80005e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e6:	4770      	bx	lr
 80005e8:	e000e100 	.word	0xe000e100
 80005ec:	e000ed00 	.word	0xe000ed00

080005f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80005f0:	b480      	push	{r7}
 80005f2:	b089      	sub	sp, #36	; 0x24
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	60f8      	str	r0, [r7, #12]
 80005f8:	60b9      	str	r1, [r7, #8]
 80005fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80005fc:	68fb      	ldr	r3, [r7, #12]
 80005fe:	f003 0307 	and.w	r3, r3, #7
 8000602:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000604:	69fb      	ldr	r3, [r7, #28]
 8000606:	f1c3 0307 	rsb	r3, r3, #7
 800060a:	2b04      	cmp	r3, #4
 800060c:	bf28      	it	cs
 800060e:	2304      	movcs	r3, #4
 8000610:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000612:	69fb      	ldr	r3, [r7, #28]
 8000614:	3304      	adds	r3, #4
 8000616:	2b06      	cmp	r3, #6
 8000618:	d902      	bls.n	8000620 <NVIC_EncodePriority+0x30>
 800061a:	69fb      	ldr	r3, [r7, #28]
 800061c:	3b03      	subs	r3, #3
 800061e:	e000      	b.n	8000622 <NVIC_EncodePriority+0x32>
 8000620:	2300      	movs	r3, #0
 8000622:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000624:	f04f 32ff 	mov.w	r2, #4294967295
 8000628:	69bb      	ldr	r3, [r7, #24]
 800062a:	fa02 f303 	lsl.w	r3, r2, r3
 800062e:	43da      	mvns	r2, r3
 8000630:	68bb      	ldr	r3, [r7, #8]
 8000632:	401a      	ands	r2, r3
 8000634:	697b      	ldr	r3, [r7, #20]
 8000636:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000638:	f04f 31ff 	mov.w	r1, #4294967295
 800063c:	697b      	ldr	r3, [r7, #20]
 800063e:	fa01 f303 	lsl.w	r3, r1, r3
 8000642:	43d9      	mvns	r1, r3
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000648:	4313      	orrs	r3, r2
         );
}
 800064a:	4618      	mov	r0, r3
 800064c:	3724      	adds	r7, #36	; 0x24
 800064e:	46bd      	mov	sp, r7
 8000650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000654:	4770      	bx	lr
	...

08000658 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	3b01      	subs	r3, #1
 8000664:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000668:	d301      	bcc.n	800066e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800066a:	2301      	movs	r3, #1
 800066c:	e00f      	b.n	800068e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800066e:	4a0a      	ldr	r2, [pc, #40]	; (8000698 <SysTick_Config+0x40>)
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	3b01      	subs	r3, #1
 8000674:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000676:	210f      	movs	r1, #15
 8000678:	f04f 30ff 	mov.w	r0, #4294967295
 800067c:	f7ff ff8e 	bl	800059c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000680:	4b05      	ldr	r3, [pc, #20]	; (8000698 <SysTick_Config+0x40>)
 8000682:	2200      	movs	r2, #0
 8000684:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000686:	4b04      	ldr	r3, [pc, #16]	; (8000698 <SysTick_Config+0x40>)
 8000688:	2207      	movs	r2, #7
 800068a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800068c:	2300      	movs	r3, #0
}
 800068e:	4618      	mov	r0, r3
 8000690:	3708      	adds	r7, #8
 8000692:	46bd      	mov	sp, r7
 8000694:	bd80      	pop	{r7, pc}
 8000696:	bf00      	nop
 8000698:	e000e010 	.word	0xe000e010

0800069c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b082      	sub	sp, #8
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80006a4:	6878      	ldr	r0, [r7, #4]
 80006a6:	f7ff ff29 	bl	80004fc <__NVIC_SetPriorityGrouping>
}
 80006aa:	bf00      	nop
 80006ac:	3708      	adds	r7, #8
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bd80      	pop	{r7, pc}

080006b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80006b2:	b580      	push	{r7, lr}
 80006b4:	b086      	sub	sp, #24
 80006b6:	af00      	add	r7, sp, #0
 80006b8:	4603      	mov	r3, r0
 80006ba:	60b9      	str	r1, [r7, #8]
 80006bc:	607a      	str	r2, [r7, #4]
 80006be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80006c0:	2300      	movs	r3, #0
 80006c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80006c4:	f7ff ff3e 	bl	8000544 <__NVIC_GetPriorityGrouping>
 80006c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80006ca:	687a      	ldr	r2, [r7, #4]
 80006cc:	68b9      	ldr	r1, [r7, #8]
 80006ce:	6978      	ldr	r0, [r7, #20]
 80006d0:	f7ff ff8e 	bl	80005f0 <NVIC_EncodePriority>
 80006d4:	4602      	mov	r2, r0
 80006d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006da:	4611      	mov	r1, r2
 80006dc:	4618      	mov	r0, r3
 80006de:	f7ff ff5d 	bl	800059c <__NVIC_SetPriority>
}
 80006e2:	bf00      	nop
 80006e4:	3718      	adds	r7, #24
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bd80      	pop	{r7, pc}

080006ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80006ea:	b580      	push	{r7, lr}
 80006ec:	b082      	sub	sp, #8
 80006ee:	af00      	add	r7, sp, #0
 80006f0:	4603      	mov	r3, r0
 80006f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80006f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006f8:	4618      	mov	r0, r3
 80006fa:	f7ff ff31 	bl	8000560 <__NVIC_EnableIRQ>
}
 80006fe:	bf00      	nop
 8000700:	3708      	adds	r7, #8
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}

08000706 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000706:	b580      	push	{r7, lr}
 8000708:	b082      	sub	sp, #8
 800070a:	af00      	add	r7, sp, #0
 800070c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800070e:	6878      	ldr	r0, [r7, #4]
 8000710:	f7ff ffa2 	bl	8000658 <SysTick_Config>
 8000714:	4603      	mov	r3, r0
}
 8000716:	4618      	mov	r0, r3
 8000718:	3708      	adds	r7, #8
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}

0800071e <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800071e:	b580      	push	{r7, lr}
 8000720:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000722:	f000 f802 	bl	800072a <HAL_SYSTICK_Callback>
}
 8000726:	bf00      	nop
 8000728:	bd80      	pop	{r7, pc}

0800072a <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 800072a:	b480      	push	{r7}
 800072c:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 800072e:	bf00      	nop
 8000730:	46bd      	mov	sp, r7
 8000732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000736:	4770      	bx	lr

08000738 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000738:	b480      	push	{r7}
 800073a:	b089      	sub	sp, #36	; 0x24
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
 8000740:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000742:	2300      	movs	r3, #0
 8000744:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000746:	2300      	movs	r3, #0
 8000748:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800074a:	2300      	movs	r3, #0
 800074c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800074e:	2300      	movs	r3, #0
 8000750:	61fb      	str	r3, [r7, #28]
 8000752:	e165      	b.n	8000a20 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000754:	2201      	movs	r2, #1
 8000756:	69fb      	ldr	r3, [r7, #28]
 8000758:	fa02 f303 	lsl.w	r3, r2, r3
 800075c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800075e:	683b      	ldr	r3, [r7, #0]
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	697a      	ldr	r2, [r7, #20]
 8000764:	4013      	ands	r3, r2
 8000766:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000768:	693a      	ldr	r2, [r7, #16]
 800076a:	697b      	ldr	r3, [r7, #20]
 800076c:	429a      	cmp	r2, r3
 800076e:	f040 8154 	bne.w	8000a1a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000772:	683b      	ldr	r3, [r7, #0]
 8000774:	685b      	ldr	r3, [r3, #4]
 8000776:	f003 0303 	and.w	r3, r3, #3
 800077a:	2b01      	cmp	r3, #1
 800077c:	d005      	beq.n	800078a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800077e:	683b      	ldr	r3, [r7, #0]
 8000780:	685b      	ldr	r3, [r3, #4]
 8000782:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000786:	2b02      	cmp	r3, #2
 8000788:	d130      	bne.n	80007ec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	689b      	ldr	r3, [r3, #8]
 800078e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000790:	69fb      	ldr	r3, [r7, #28]
 8000792:	005b      	lsls	r3, r3, #1
 8000794:	2203      	movs	r2, #3
 8000796:	fa02 f303 	lsl.w	r3, r2, r3
 800079a:	43db      	mvns	r3, r3
 800079c:	69ba      	ldr	r2, [r7, #24]
 800079e:	4013      	ands	r3, r2
 80007a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80007a2:	683b      	ldr	r3, [r7, #0]
 80007a4:	68da      	ldr	r2, [r3, #12]
 80007a6:	69fb      	ldr	r3, [r7, #28]
 80007a8:	005b      	lsls	r3, r3, #1
 80007aa:	fa02 f303 	lsl.w	r3, r2, r3
 80007ae:	69ba      	ldr	r2, [r7, #24]
 80007b0:	4313      	orrs	r3, r2
 80007b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	69ba      	ldr	r2, [r7, #24]
 80007b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	685b      	ldr	r3, [r3, #4]
 80007be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80007c0:	2201      	movs	r2, #1
 80007c2:	69fb      	ldr	r3, [r7, #28]
 80007c4:	fa02 f303 	lsl.w	r3, r2, r3
 80007c8:	43db      	mvns	r3, r3
 80007ca:	69ba      	ldr	r2, [r7, #24]
 80007cc:	4013      	ands	r3, r2
 80007ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80007d0:	683b      	ldr	r3, [r7, #0]
 80007d2:	685b      	ldr	r3, [r3, #4]
 80007d4:	091b      	lsrs	r3, r3, #4
 80007d6:	f003 0201 	and.w	r2, r3, #1
 80007da:	69fb      	ldr	r3, [r7, #28]
 80007dc:	fa02 f303 	lsl.w	r3, r2, r3
 80007e0:	69ba      	ldr	r2, [r7, #24]
 80007e2:	4313      	orrs	r3, r2
 80007e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	69ba      	ldr	r2, [r7, #24]
 80007ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80007ec:	683b      	ldr	r3, [r7, #0]
 80007ee:	685b      	ldr	r3, [r3, #4]
 80007f0:	f003 0303 	and.w	r3, r3, #3
 80007f4:	2b03      	cmp	r3, #3
 80007f6:	d017      	beq.n	8000828 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	68db      	ldr	r3, [r3, #12]
 80007fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80007fe:	69fb      	ldr	r3, [r7, #28]
 8000800:	005b      	lsls	r3, r3, #1
 8000802:	2203      	movs	r2, #3
 8000804:	fa02 f303 	lsl.w	r3, r2, r3
 8000808:	43db      	mvns	r3, r3
 800080a:	69ba      	ldr	r2, [r7, #24]
 800080c:	4013      	ands	r3, r2
 800080e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000810:	683b      	ldr	r3, [r7, #0]
 8000812:	689a      	ldr	r2, [r3, #8]
 8000814:	69fb      	ldr	r3, [r7, #28]
 8000816:	005b      	lsls	r3, r3, #1
 8000818:	fa02 f303 	lsl.w	r3, r2, r3
 800081c:	69ba      	ldr	r2, [r7, #24]
 800081e:	4313      	orrs	r3, r2
 8000820:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	69ba      	ldr	r2, [r7, #24]
 8000826:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000828:	683b      	ldr	r3, [r7, #0]
 800082a:	685b      	ldr	r3, [r3, #4]
 800082c:	f003 0303 	and.w	r3, r3, #3
 8000830:	2b02      	cmp	r3, #2
 8000832:	d123      	bne.n	800087c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000834:	69fb      	ldr	r3, [r7, #28]
 8000836:	08da      	lsrs	r2, r3, #3
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	3208      	adds	r2, #8
 800083c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000840:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000842:	69fb      	ldr	r3, [r7, #28]
 8000844:	f003 0307 	and.w	r3, r3, #7
 8000848:	009b      	lsls	r3, r3, #2
 800084a:	220f      	movs	r2, #15
 800084c:	fa02 f303 	lsl.w	r3, r2, r3
 8000850:	43db      	mvns	r3, r3
 8000852:	69ba      	ldr	r2, [r7, #24]
 8000854:	4013      	ands	r3, r2
 8000856:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000858:	683b      	ldr	r3, [r7, #0]
 800085a:	691a      	ldr	r2, [r3, #16]
 800085c:	69fb      	ldr	r3, [r7, #28]
 800085e:	f003 0307 	and.w	r3, r3, #7
 8000862:	009b      	lsls	r3, r3, #2
 8000864:	fa02 f303 	lsl.w	r3, r2, r3
 8000868:	69ba      	ldr	r2, [r7, #24]
 800086a:	4313      	orrs	r3, r2
 800086c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800086e:	69fb      	ldr	r3, [r7, #28]
 8000870:	08da      	lsrs	r2, r3, #3
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	3208      	adds	r2, #8
 8000876:	69b9      	ldr	r1, [r7, #24]
 8000878:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000882:	69fb      	ldr	r3, [r7, #28]
 8000884:	005b      	lsls	r3, r3, #1
 8000886:	2203      	movs	r2, #3
 8000888:	fa02 f303 	lsl.w	r3, r2, r3
 800088c:	43db      	mvns	r3, r3
 800088e:	69ba      	ldr	r2, [r7, #24]
 8000890:	4013      	ands	r3, r2
 8000892:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000894:	683b      	ldr	r3, [r7, #0]
 8000896:	685b      	ldr	r3, [r3, #4]
 8000898:	f003 0203 	and.w	r2, r3, #3
 800089c:	69fb      	ldr	r3, [r7, #28]
 800089e:	005b      	lsls	r3, r3, #1
 80008a0:	fa02 f303 	lsl.w	r3, r2, r3
 80008a4:	69ba      	ldr	r2, [r7, #24]
 80008a6:	4313      	orrs	r3, r2
 80008a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	69ba      	ldr	r2, [r7, #24]
 80008ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80008b0:	683b      	ldr	r3, [r7, #0]
 80008b2:	685b      	ldr	r3, [r3, #4]
 80008b4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	f000 80ae 	beq.w	8000a1a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008be:	2300      	movs	r3, #0
 80008c0:	60fb      	str	r3, [r7, #12]
 80008c2:	4b5d      	ldr	r3, [pc, #372]	; (8000a38 <HAL_GPIO_Init+0x300>)
 80008c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008c6:	4a5c      	ldr	r2, [pc, #368]	; (8000a38 <HAL_GPIO_Init+0x300>)
 80008c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008cc:	6453      	str	r3, [r2, #68]	; 0x44
 80008ce:	4b5a      	ldr	r3, [pc, #360]	; (8000a38 <HAL_GPIO_Init+0x300>)
 80008d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008d6:	60fb      	str	r3, [r7, #12]
 80008d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80008da:	4a58      	ldr	r2, [pc, #352]	; (8000a3c <HAL_GPIO_Init+0x304>)
 80008dc:	69fb      	ldr	r3, [r7, #28]
 80008de:	089b      	lsrs	r3, r3, #2
 80008e0:	3302      	adds	r3, #2
 80008e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80008e8:	69fb      	ldr	r3, [r7, #28]
 80008ea:	f003 0303 	and.w	r3, r3, #3
 80008ee:	009b      	lsls	r3, r3, #2
 80008f0:	220f      	movs	r2, #15
 80008f2:	fa02 f303 	lsl.w	r3, r2, r3
 80008f6:	43db      	mvns	r3, r3
 80008f8:	69ba      	ldr	r2, [r7, #24]
 80008fa:	4013      	ands	r3, r2
 80008fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	4a4f      	ldr	r2, [pc, #316]	; (8000a40 <HAL_GPIO_Init+0x308>)
 8000902:	4293      	cmp	r3, r2
 8000904:	d025      	beq.n	8000952 <HAL_GPIO_Init+0x21a>
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	4a4e      	ldr	r2, [pc, #312]	; (8000a44 <HAL_GPIO_Init+0x30c>)
 800090a:	4293      	cmp	r3, r2
 800090c:	d01f      	beq.n	800094e <HAL_GPIO_Init+0x216>
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	4a4d      	ldr	r2, [pc, #308]	; (8000a48 <HAL_GPIO_Init+0x310>)
 8000912:	4293      	cmp	r3, r2
 8000914:	d019      	beq.n	800094a <HAL_GPIO_Init+0x212>
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	4a4c      	ldr	r2, [pc, #304]	; (8000a4c <HAL_GPIO_Init+0x314>)
 800091a:	4293      	cmp	r3, r2
 800091c:	d013      	beq.n	8000946 <HAL_GPIO_Init+0x20e>
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	4a4b      	ldr	r2, [pc, #300]	; (8000a50 <HAL_GPIO_Init+0x318>)
 8000922:	4293      	cmp	r3, r2
 8000924:	d00d      	beq.n	8000942 <HAL_GPIO_Init+0x20a>
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	4a4a      	ldr	r2, [pc, #296]	; (8000a54 <HAL_GPIO_Init+0x31c>)
 800092a:	4293      	cmp	r3, r2
 800092c:	d007      	beq.n	800093e <HAL_GPIO_Init+0x206>
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	4a49      	ldr	r2, [pc, #292]	; (8000a58 <HAL_GPIO_Init+0x320>)
 8000932:	4293      	cmp	r3, r2
 8000934:	d101      	bne.n	800093a <HAL_GPIO_Init+0x202>
 8000936:	2306      	movs	r3, #6
 8000938:	e00c      	b.n	8000954 <HAL_GPIO_Init+0x21c>
 800093a:	2307      	movs	r3, #7
 800093c:	e00a      	b.n	8000954 <HAL_GPIO_Init+0x21c>
 800093e:	2305      	movs	r3, #5
 8000940:	e008      	b.n	8000954 <HAL_GPIO_Init+0x21c>
 8000942:	2304      	movs	r3, #4
 8000944:	e006      	b.n	8000954 <HAL_GPIO_Init+0x21c>
 8000946:	2303      	movs	r3, #3
 8000948:	e004      	b.n	8000954 <HAL_GPIO_Init+0x21c>
 800094a:	2302      	movs	r3, #2
 800094c:	e002      	b.n	8000954 <HAL_GPIO_Init+0x21c>
 800094e:	2301      	movs	r3, #1
 8000950:	e000      	b.n	8000954 <HAL_GPIO_Init+0x21c>
 8000952:	2300      	movs	r3, #0
 8000954:	69fa      	ldr	r2, [r7, #28]
 8000956:	f002 0203 	and.w	r2, r2, #3
 800095a:	0092      	lsls	r2, r2, #2
 800095c:	4093      	lsls	r3, r2
 800095e:	69ba      	ldr	r2, [r7, #24]
 8000960:	4313      	orrs	r3, r2
 8000962:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000964:	4935      	ldr	r1, [pc, #212]	; (8000a3c <HAL_GPIO_Init+0x304>)
 8000966:	69fb      	ldr	r3, [r7, #28]
 8000968:	089b      	lsrs	r3, r3, #2
 800096a:	3302      	adds	r3, #2
 800096c:	69ba      	ldr	r2, [r7, #24]
 800096e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000972:	4b3a      	ldr	r3, [pc, #232]	; (8000a5c <HAL_GPIO_Init+0x324>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000978:	693b      	ldr	r3, [r7, #16]
 800097a:	43db      	mvns	r3, r3
 800097c:	69ba      	ldr	r2, [r7, #24]
 800097e:	4013      	ands	r3, r2
 8000980:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000982:	683b      	ldr	r3, [r7, #0]
 8000984:	685b      	ldr	r3, [r3, #4]
 8000986:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800098a:	2b00      	cmp	r3, #0
 800098c:	d003      	beq.n	8000996 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800098e:	69ba      	ldr	r2, [r7, #24]
 8000990:	693b      	ldr	r3, [r7, #16]
 8000992:	4313      	orrs	r3, r2
 8000994:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000996:	4a31      	ldr	r2, [pc, #196]	; (8000a5c <HAL_GPIO_Init+0x324>)
 8000998:	69bb      	ldr	r3, [r7, #24]
 800099a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800099c:	4b2f      	ldr	r3, [pc, #188]	; (8000a5c <HAL_GPIO_Init+0x324>)
 800099e:	685b      	ldr	r3, [r3, #4]
 80009a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80009a2:	693b      	ldr	r3, [r7, #16]
 80009a4:	43db      	mvns	r3, r3
 80009a6:	69ba      	ldr	r2, [r7, #24]
 80009a8:	4013      	ands	r3, r2
 80009aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80009ac:	683b      	ldr	r3, [r7, #0]
 80009ae:	685b      	ldr	r3, [r3, #4]
 80009b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d003      	beq.n	80009c0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80009b8:	69ba      	ldr	r2, [r7, #24]
 80009ba:	693b      	ldr	r3, [r7, #16]
 80009bc:	4313      	orrs	r3, r2
 80009be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80009c0:	4a26      	ldr	r2, [pc, #152]	; (8000a5c <HAL_GPIO_Init+0x324>)
 80009c2:	69bb      	ldr	r3, [r7, #24]
 80009c4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80009c6:	4b25      	ldr	r3, [pc, #148]	; (8000a5c <HAL_GPIO_Init+0x324>)
 80009c8:	689b      	ldr	r3, [r3, #8]
 80009ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80009cc:	693b      	ldr	r3, [r7, #16]
 80009ce:	43db      	mvns	r3, r3
 80009d0:	69ba      	ldr	r2, [r7, #24]
 80009d2:	4013      	ands	r3, r2
 80009d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80009d6:	683b      	ldr	r3, [r7, #0]
 80009d8:	685b      	ldr	r3, [r3, #4]
 80009da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d003      	beq.n	80009ea <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80009e2:	69ba      	ldr	r2, [r7, #24]
 80009e4:	693b      	ldr	r3, [r7, #16]
 80009e6:	4313      	orrs	r3, r2
 80009e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80009ea:	4a1c      	ldr	r2, [pc, #112]	; (8000a5c <HAL_GPIO_Init+0x324>)
 80009ec:	69bb      	ldr	r3, [r7, #24]
 80009ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80009f0:	4b1a      	ldr	r3, [pc, #104]	; (8000a5c <HAL_GPIO_Init+0x324>)
 80009f2:	68db      	ldr	r3, [r3, #12]
 80009f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80009f6:	693b      	ldr	r3, [r7, #16]
 80009f8:	43db      	mvns	r3, r3
 80009fa:	69ba      	ldr	r2, [r7, #24]
 80009fc:	4013      	ands	r3, r2
 80009fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000a00:	683b      	ldr	r3, [r7, #0]
 8000a02:	685b      	ldr	r3, [r3, #4]
 8000a04:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d003      	beq.n	8000a14 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8000a0c:	69ba      	ldr	r2, [r7, #24]
 8000a0e:	693b      	ldr	r3, [r7, #16]
 8000a10:	4313      	orrs	r3, r2
 8000a12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000a14:	4a11      	ldr	r2, [pc, #68]	; (8000a5c <HAL_GPIO_Init+0x324>)
 8000a16:	69bb      	ldr	r3, [r7, #24]
 8000a18:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000a1a:	69fb      	ldr	r3, [r7, #28]
 8000a1c:	3301      	adds	r3, #1
 8000a1e:	61fb      	str	r3, [r7, #28]
 8000a20:	69fb      	ldr	r3, [r7, #28]
 8000a22:	2b0f      	cmp	r3, #15
 8000a24:	f67f ae96 	bls.w	8000754 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000a28:	bf00      	nop
 8000a2a:	bf00      	nop
 8000a2c:	3724      	adds	r7, #36	; 0x24
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a34:	4770      	bx	lr
 8000a36:	bf00      	nop
 8000a38:	40023800 	.word	0x40023800
 8000a3c:	40013800 	.word	0x40013800
 8000a40:	40020000 	.word	0x40020000
 8000a44:	40020400 	.word	0x40020400
 8000a48:	40020800 	.word	0x40020800
 8000a4c:	40020c00 	.word	0x40020c00
 8000a50:	40021000 	.word	0x40021000
 8000a54:	40021400 	.word	0x40021400
 8000a58:	40021800 	.word	0x40021800
 8000a5c:	40013c00 	.word	0x40013c00

08000a60 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000a60:	b480      	push	{r7}
 8000a62:	b085      	sub	sp, #20
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
 8000a68:	460b      	mov	r3, r1
 8000a6a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	695b      	ldr	r3, [r3, #20]
 8000a70:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000a72:	887a      	ldrh	r2, [r7, #2]
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	4013      	ands	r3, r2
 8000a78:	041a      	lsls	r2, r3, #16
 8000a7a:	68fb      	ldr	r3, [r7, #12]
 8000a7c:	43d9      	mvns	r1, r3
 8000a7e:	887b      	ldrh	r3, [r7, #2]
 8000a80:	400b      	ands	r3, r1
 8000a82:	431a      	orrs	r2, r3
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	619a      	str	r2, [r3, #24]
}
 8000a88:	bf00      	nop
 8000a8a:	3714      	adds	r7, #20
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a92:	4770      	bx	lr

08000a94 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	b083      	sub	sp, #12
 8000a98:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8000a9a:	4b06      	ldr	r3, [pc, #24]	; (8000ab4 <HAL_PWR_EnableBkUpAccess+0x20>)
 8000a9c:	2201      	movs	r2, #1
 8000a9e:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8000aa0:	4b05      	ldr	r3, [pc, #20]	; (8000ab8 <HAL_PWR_EnableBkUpAccess+0x24>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8000aa6:	687b      	ldr	r3, [r7, #4]
}
 8000aa8:	bf00      	nop
 8000aaa:	370c      	adds	r7, #12
 8000aac:	46bd      	mov	sp, r7
 8000aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab2:	4770      	bx	lr
 8000ab4:	420e0020 	.word	0x420e0020
 8000ab8:	40007000 	.word	0x40007000

08000abc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b082      	sub	sp, #8
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d101      	bne.n	8000ace <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8000aca:	2301      	movs	r3, #1
 8000acc:	e041      	b.n	8000b52 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000ad4:	b2db      	uxtb	r3, r3
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d106      	bne.n	8000ae8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	2200      	movs	r2, #0
 8000ade:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8000ae2:	6878      	ldr	r0, [r7, #4]
 8000ae4:	f7ff fc40 	bl	8000368 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	2202      	movs	r2, #2
 8000aec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	681a      	ldr	r2, [r3, #0]
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	3304      	adds	r3, #4
 8000af8:	4619      	mov	r1, r3
 8000afa:	4610      	mov	r0, r2
 8000afc:	f000 f896 	bl	8000c2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	2201      	movs	r2, #1
 8000b04:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	2201      	movs	r2, #1
 8000b0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	2201      	movs	r2, #1
 8000b14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	2201      	movs	r2, #1
 8000b24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	2201      	movs	r2, #1
 8000b2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	2201      	movs	r2, #1
 8000b34:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	2201      	movs	r2, #1
 8000b3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	2201      	movs	r2, #1
 8000b44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	2201      	movs	r2, #1
 8000b4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8000b50:	2300      	movs	r3, #0
}
 8000b52:	4618      	mov	r0, r3
 8000b54:	3708      	adds	r7, #8
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
	...

08000b5c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	b085      	sub	sp, #20
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000b6a:	b2db      	uxtb	r3, r3
 8000b6c:	2b01      	cmp	r3, #1
 8000b6e:	d001      	beq.n	8000b74 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8000b70:	2301      	movs	r3, #1
 8000b72:	e046      	b.n	8000c02 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	2202      	movs	r2, #2
 8000b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a23      	ldr	r2, [pc, #140]	; (8000c10 <HAL_TIM_Base_Start+0xb4>)
 8000b82:	4293      	cmp	r3, r2
 8000b84:	d022      	beq.n	8000bcc <HAL_TIM_Base_Start+0x70>
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000b8e:	d01d      	beq.n	8000bcc <HAL_TIM_Base_Start+0x70>
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	4a1f      	ldr	r2, [pc, #124]	; (8000c14 <HAL_TIM_Base_Start+0xb8>)
 8000b96:	4293      	cmp	r3, r2
 8000b98:	d018      	beq.n	8000bcc <HAL_TIM_Base_Start+0x70>
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	4a1e      	ldr	r2, [pc, #120]	; (8000c18 <HAL_TIM_Base_Start+0xbc>)
 8000ba0:	4293      	cmp	r3, r2
 8000ba2:	d013      	beq.n	8000bcc <HAL_TIM_Base_Start+0x70>
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	4a1c      	ldr	r2, [pc, #112]	; (8000c1c <HAL_TIM_Base_Start+0xc0>)
 8000baa:	4293      	cmp	r3, r2
 8000bac:	d00e      	beq.n	8000bcc <HAL_TIM_Base_Start+0x70>
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	4a1b      	ldr	r2, [pc, #108]	; (8000c20 <HAL_TIM_Base_Start+0xc4>)
 8000bb4:	4293      	cmp	r3, r2
 8000bb6:	d009      	beq.n	8000bcc <HAL_TIM_Base_Start+0x70>
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	4a19      	ldr	r2, [pc, #100]	; (8000c24 <HAL_TIM_Base_Start+0xc8>)
 8000bbe:	4293      	cmp	r3, r2
 8000bc0:	d004      	beq.n	8000bcc <HAL_TIM_Base_Start+0x70>
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	4a18      	ldr	r2, [pc, #96]	; (8000c28 <HAL_TIM_Base_Start+0xcc>)
 8000bc8:	4293      	cmp	r3, r2
 8000bca:	d111      	bne.n	8000bf0 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	689b      	ldr	r3, [r3, #8]
 8000bd2:	f003 0307 	and.w	r3, r3, #7
 8000bd6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	2b06      	cmp	r3, #6
 8000bdc:	d010      	beq.n	8000c00 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	681a      	ldr	r2, [r3, #0]
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	f042 0201 	orr.w	r2, r2, #1
 8000bec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8000bee:	e007      	b.n	8000c00 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	681a      	ldr	r2, [r3, #0]
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	f042 0201 	orr.w	r2, r2, #1
 8000bfe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8000c00:	2300      	movs	r3, #0
}
 8000c02:	4618      	mov	r0, r3
 8000c04:	3714      	adds	r7, #20
 8000c06:	46bd      	mov	sp, r7
 8000c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0c:	4770      	bx	lr
 8000c0e:	bf00      	nop
 8000c10:	40010000 	.word	0x40010000
 8000c14:	40000400 	.word	0x40000400
 8000c18:	40000800 	.word	0x40000800
 8000c1c:	40000c00 	.word	0x40000c00
 8000c20:	40010400 	.word	0x40010400
 8000c24:	40014000 	.word	0x40014000
 8000c28:	40001800 	.word	0x40001800

08000c2c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	b085      	sub	sp, #20
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
 8000c34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	4a40      	ldr	r2, [pc, #256]	; (8000d40 <TIM_Base_SetConfig+0x114>)
 8000c40:	4293      	cmp	r3, r2
 8000c42:	d013      	beq.n	8000c6c <TIM_Base_SetConfig+0x40>
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000c4a:	d00f      	beq.n	8000c6c <TIM_Base_SetConfig+0x40>
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	4a3d      	ldr	r2, [pc, #244]	; (8000d44 <TIM_Base_SetConfig+0x118>)
 8000c50:	4293      	cmp	r3, r2
 8000c52:	d00b      	beq.n	8000c6c <TIM_Base_SetConfig+0x40>
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	4a3c      	ldr	r2, [pc, #240]	; (8000d48 <TIM_Base_SetConfig+0x11c>)
 8000c58:	4293      	cmp	r3, r2
 8000c5a:	d007      	beq.n	8000c6c <TIM_Base_SetConfig+0x40>
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	4a3b      	ldr	r2, [pc, #236]	; (8000d4c <TIM_Base_SetConfig+0x120>)
 8000c60:	4293      	cmp	r3, r2
 8000c62:	d003      	beq.n	8000c6c <TIM_Base_SetConfig+0x40>
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	4a3a      	ldr	r2, [pc, #232]	; (8000d50 <TIM_Base_SetConfig+0x124>)
 8000c68:	4293      	cmp	r3, r2
 8000c6a:	d108      	bne.n	8000c7e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000c72:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	685b      	ldr	r3, [r3, #4]
 8000c78:	68fa      	ldr	r2, [r7, #12]
 8000c7a:	4313      	orrs	r3, r2
 8000c7c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	4a2f      	ldr	r2, [pc, #188]	; (8000d40 <TIM_Base_SetConfig+0x114>)
 8000c82:	4293      	cmp	r3, r2
 8000c84:	d02b      	beq.n	8000cde <TIM_Base_SetConfig+0xb2>
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000c8c:	d027      	beq.n	8000cde <TIM_Base_SetConfig+0xb2>
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	4a2c      	ldr	r2, [pc, #176]	; (8000d44 <TIM_Base_SetConfig+0x118>)
 8000c92:	4293      	cmp	r3, r2
 8000c94:	d023      	beq.n	8000cde <TIM_Base_SetConfig+0xb2>
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	4a2b      	ldr	r2, [pc, #172]	; (8000d48 <TIM_Base_SetConfig+0x11c>)
 8000c9a:	4293      	cmp	r3, r2
 8000c9c:	d01f      	beq.n	8000cde <TIM_Base_SetConfig+0xb2>
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	4a2a      	ldr	r2, [pc, #168]	; (8000d4c <TIM_Base_SetConfig+0x120>)
 8000ca2:	4293      	cmp	r3, r2
 8000ca4:	d01b      	beq.n	8000cde <TIM_Base_SetConfig+0xb2>
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	4a29      	ldr	r2, [pc, #164]	; (8000d50 <TIM_Base_SetConfig+0x124>)
 8000caa:	4293      	cmp	r3, r2
 8000cac:	d017      	beq.n	8000cde <TIM_Base_SetConfig+0xb2>
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	4a28      	ldr	r2, [pc, #160]	; (8000d54 <TIM_Base_SetConfig+0x128>)
 8000cb2:	4293      	cmp	r3, r2
 8000cb4:	d013      	beq.n	8000cde <TIM_Base_SetConfig+0xb2>
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	4a27      	ldr	r2, [pc, #156]	; (8000d58 <TIM_Base_SetConfig+0x12c>)
 8000cba:	4293      	cmp	r3, r2
 8000cbc:	d00f      	beq.n	8000cde <TIM_Base_SetConfig+0xb2>
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	4a26      	ldr	r2, [pc, #152]	; (8000d5c <TIM_Base_SetConfig+0x130>)
 8000cc2:	4293      	cmp	r3, r2
 8000cc4:	d00b      	beq.n	8000cde <TIM_Base_SetConfig+0xb2>
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	4a25      	ldr	r2, [pc, #148]	; (8000d60 <TIM_Base_SetConfig+0x134>)
 8000cca:	4293      	cmp	r3, r2
 8000ccc:	d007      	beq.n	8000cde <TIM_Base_SetConfig+0xb2>
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	4a24      	ldr	r2, [pc, #144]	; (8000d64 <TIM_Base_SetConfig+0x138>)
 8000cd2:	4293      	cmp	r3, r2
 8000cd4:	d003      	beq.n	8000cde <TIM_Base_SetConfig+0xb2>
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	4a23      	ldr	r2, [pc, #140]	; (8000d68 <TIM_Base_SetConfig+0x13c>)
 8000cda:	4293      	cmp	r3, r2
 8000cdc:	d108      	bne.n	8000cf0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000ce4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000ce6:	683b      	ldr	r3, [r7, #0]
 8000ce8:	68db      	ldr	r3, [r3, #12]
 8000cea:	68fa      	ldr	r2, [r7, #12]
 8000cec:	4313      	orrs	r3, r2
 8000cee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000cf6:	683b      	ldr	r3, [r7, #0]
 8000cf8:	695b      	ldr	r3, [r3, #20]
 8000cfa:	4313      	orrs	r3, r2
 8000cfc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	68fa      	ldr	r2, [r7, #12]
 8000d02:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8000d04:	683b      	ldr	r3, [r7, #0]
 8000d06:	689a      	ldr	r2, [r3, #8]
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8000d0c:	683b      	ldr	r3, [r7, #0]
 8000d0e:	681a      	ldr	r2, [r3, #0]
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	4a0a      	ldr	r2, [pc, #40]	; (8000d40 <TIM_Base_SetConfig+0x114>)
 8000d18:	4293      	cmp	r3, r2
 8000d1a:	d003      	beq.n	8000d24 <TIM_Base_SetConfig+0xf8>
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	4a0c      	ldr	r2, [pc, #48]	; (8000d50 <TIM_Base_SetConfig+0x124>)
 8000d20:	4293      	cmp	r3, r2
 8000d22:	d103      	bne.n	8000d2c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8000d24:	683b      	ldr	r3, [r7, #0]
 8000d26:	691a      	ldr	r2, [r3, #16]
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	2201      	movs	r2, #1
 8000d30:	615a      	str	r2, [r3, #20]
}
 8000d32:	bf00      	nop
 8000d34:	3714      	adds	r7, #20
 8000d36:	46bd      	mov	sp, r7
 8000d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3c:	4770      	bx	lr
 8000d3e:	bf00      	nop
 8000d40:	40010000 	.word	0x40010000
 8000d44:	40000400 	.word	0x40000400
 8000d48:	40000800 	.word	0x40000800
 8000d4c:	40000c00 	.word	0x40000c00
 8000d50:	40010400 	.word	0x40010400
 8000d54:	40014000 	.word	0x40014000
 8000d58:	40014400 	.word	0x40014400
 8000d5c:	40014800 	.word	0x40014800
 8000d60:	40001800 	.word	0x40001800
 8000d64:	40001c00 	.word	0x40001c00
 8000d68:	40002000 	.word	0x40002000

08000d6c <__libc_init_array>:
 8000d6c:	b570      	push	{r4, r5, r6, lr}
 8000d6e:	4d0d      	ldr	r5, [pc, #52]	; (8000da4 <__libc_init_array+0x38>)
 8000d70:	4c0d      	ldr	r4, [pc, #52]	; (8000da8 <__libc_init_array+0x3c>)
 8000d72:	1b64      	subs	r4, r4, r5
 8000d74:	10a4      	asrs	r4, r4, #2
 8000d76:	2600      	movs	r6, #0
 8000d78:	42a6      	cmp	r6, r4
 8000d7a:	d109      	bne.n	8000d90 <__libc_init_array+0x24>
 8000d7c:	4d0b      	ldr	r5, [pc, #44]	; (8000dac <__libc_init_array+0x40>)
 8000d7e:	4c0c      	ldr	r4, [pc, #48]	; (8000db0 <__libc_init_array+0x44>)
 8000d80:	f000 f818 	bl	8000db4 <_init>
 8000d84:	1b64      	subs	r4, r4, r5
 8000d86:	10a4      	asrs	r4, r4, #2
 8000d88:	2600      	movs	r6, #0
 8000d8a:	42a6      	cmp	r6, r4
 8000d8c:	d105      	bne.n	8000d9a <__libc_init_array+0x2e>
 8000d8e:	bd70      	pop	{r4, r5, r6, pc}
 8000d90:	f855 3b04 	ldr.w	r3, [r5], #4
 8000d94:	4798      	blx	r3
 8000d96:	3601      	adds	r6, #1
 8000d98:	e7ee      	b.n	8000d78 <__libc_init_array+0xc>
 8000d9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8000d9e:	4798      	blx	r3
 8000da0:	3601      	adds	r6, #1
 8000da2:	e7f2      	b.n	8000d8a <__libc_init_array+0x1e>
 8000da4:	08000dcc 	.word	0x08000dcc
 8000da8:	08000dcc 	.word	0x08000dcc
 8000dac:	08000dcc 	.word	0x08000dcc
 8000db0:	08000dd0 	.word	0x08000dd0

08000db4 <_init>:
 8000db4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000db6:	bf00      	nop
 8000db8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000dba:	bc08      	pop	{r3}
 8000dbc:	469e      	mov	lr, r3
 8000dbe:	4770      	bx	lr

08000dc0 <_fini>:
 8000dc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000dc2:	bf00      	nop
 8000dc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000dc6:	bc08      	pop	{r3}
 8000dc8:	469e      	mov	lr, r3
 8000dca:	4770      	bx	lr
